
*** Running vivado
    with args -log fault_injector.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fault_injector.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source fault_injector.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1336.793 ; gain = 22.836 ; free physical = 37202 ; free virtual = 75129
Command: read_checkpoint -auto_incremental -incremental /home/azafeer/Desktop/test/fault_injector/fault_injector.srcs/utils_1/imports/synth_1/fault_injector.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/azafeer/Desktop/test/fault_injector/fault_injector.srcs/utils_1/imports/synth_1/fault_injector.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top fault_injector -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2024.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1071156
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2239.406 ; gain = 403.746 ; free physical = 36023 ; free virtual = 73951
---------------------------------------------------------------------------------
WARNING: [Synth 8-10929] literal value 'hAA truncated to fit in 7 bits [/home/azafeer/Desktop/test/fault_injector/fault_injector.srcs/sources_1/imports/new/fault_injector.sv:48]
INFO: [Synth 8-6157] synthesizing module 'fault_injector' [/home/azafeer/Desktop/test/fault_injector/fault_injector.srcs/sources_1/imports/new/fault_injector.sv:38]
INFO: [Synth 8-6157] synthesizing module 'lfsr_address_gen' [/home/azafeer/Desktop/test/fault_injector/fault_injector.srcs/sources_1/new/pseudo_random_gen.sv:26]
	Parameter address_width bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lfsr_address_gen' (0#1) [/home/azafeer/Desktop/test/fault_injector/fault_injector.srcs/sources_1/new/pseudo_random_gen.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'fault_injector' (0#1) [/home/azafeer/Desktop/test/fault_injector/fault_injector.srcs/sources_1/imports/new/fault_injector.sv:38]
WARNING: [Synth 8-7137] Register lfsr_reg_reg in module lfsr_address_gen has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/azafeer/Desktop/test/fault_injector/fault_injector.srcs/sources_1/new/pseudo_random_gen.sv:37]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2322.375 ; gain = 486.715 ; free physical = 35926 ; free virtual = 73854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2340.188 ; gain = 504.527 ; free physical = 35924 ; free virtual = 73852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2340.188 ; gain = 504.527 ; free physical = 35924 ; free virtual = 73852
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2340.188 ; gain = 0.000 ; free physical = 35924 ; free virtual = 73852
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/azafeer/Desktop/test/fault_injector/fault_injector.srcs/constrs_1/imports/fault_injector/constraints_FI.xdc]
Finished Parsing XDC File [/home/azafeer/Desktop/test/fault_injector/fault_injector.srcs/constrs_1/imports/fault_injector/constraints_FI.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2477.938 ; gain = 0.000 ; free physical = 35916 ; free virtual = 73845
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2477.973 ; gain = 0.000 ; free physical = 35916 ; free virtual = 73844
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2477.973 ; gain = 642.312 ; free physical = 35914 ; free virtual = 73842
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2477.973 ; gain = 642.312 ; free physical = 35914 ; free virtual = 73842
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2477.973 ; gain = 642.312 ; free physical = 35914 ; free virtual = 73842
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'fault_injector'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                   DELAY |                              010 |                               01
                   PULSE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'fault_injector'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2477.973 ; gain = 642.312 ; free physical = 35909 ; free virtual = 73839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input  256 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2477.973 ; gain = 642.312 ; free physical = 35884 ; free virtual = 73817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2477.973 ; gain = 642.312 ; free physical = 35885 ; free virtual = 73818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2477.973 ; gain = 642.312 ; free physical = 35885 ; free virtual = 73818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2477.973 ; gain = 642.312 ; free physical = 35885 ; free virtual = 73818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2477.973 ; gain = 642.312 ; free physical = 35886 ; free virtual = 73820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2477.973 ; gain = 642.312 ; free physical = 35886 ; free virtual = 73820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2477.973 ; gain = 642.312 ; free physical = 35886 ; free virtual = 73820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2477.973 ; gain = 642.312 ; free physical = 35886 ; free virtual = 73820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2477.973 ; gain = 642.312 ; free physical = 35886 ; free virtual = 73820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2477.973 ; gain = 642.312 ; free physical = 35886 ; free virtual = 73820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     3|
|4     |LUT3 |     3|
|5     |LUT4 |     3|
|6     |LUT5 |     3|
|7     |LUT6 |   284|
|8     |FDCE |   278|
|9     |FDPE |     4|
|10    |IBUF |     2|
|11    |OBUF |   256|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2477.973 ; gain = 642.312 ; free physical = 35886 ; free virtual = 73820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2477.973 ; gain = 504.527 ; free physical = 35886 ; free virtual = 73819
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2477.973 ; gain = 642.312 ; free physical = 35886 ; free virtual = 73819
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2477.973 ; gain = 0.000 ; free physical = 36136 ; free virtual = 74070
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2477.973 ; gain = 0.000 ; free physical = 36166 ; free virtual = 74099
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 65bedebf
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 2477.973 ; gain = 1138.211 ; free physical = 36166 ; free virtual = 74099
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1956.627; main = 1623.150; forked = 358.899
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3428.461; main = 2477.941; forked = 982.535
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.949 ; gain = 0.000 ; free physical = 36166 ; free virtual = 74099
INFO: [Common 17-1381] The checkpoint '/home/azafeer/Desktop/test/fault_injector/fault_injector.runs/synth_1/fault_injector.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fault_injector_utilization_synth.rpt -pb fault_injector_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 20 00:59:54 2024...
