.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADC_DEC */
.set ADC_DEC__COHER, CYREG_DEC_COHER
.set ADC_DEC__CR, CYREG_DEC_CR
.set ADC_DEC__DR1, CYREG_DEC_DR1
.set ADC_DEC__DR2, CYREG_DEC_DR2
.set ADC_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DEC__PM_ACT_MSK, 0x01
.set ADC_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DEC__PM_STBY_MSK, 0x01
.set ADC_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DEC__SR, CYREG_DEC_SR
.set ADC_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DSM */
.set ADC_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_DSM__CLK, CYREG_DSM0_CLK
.set ADC_DSM__CR0, CYREG_DSM0_CR0
.set ADC_DSM__CR1, CYREG_DSM0_CR1
.set ADC_DSM__CR10, CYREG_DSM0_CR10
.set ADC_DSM__CR11, CYREG_DSM0_CR11
.set ADC_DSM__CR12, CYREG_DSM0_CR12
.set ADC_DSM__CR13, CYREG_DSM0_CR13
.set ADC_DSM__CR14, CYREG_DSM0_CR14
.set ADC_DSM__CR15, CYREG_DSM0_CR15
.set ADC_DSM__CR16, CYREG_DSM0_CR16
.set ADC_DSM__CR17, CYREG_DSM0_CR17
.set ADC_DSM__CR2, CYREG_DSM0_CR2
.set ADC_DSM__CR3, CYREG_DSM0_CR3
.set ADC_DSM__CR4, CYREG_DSM0_CR4
.set ADC_DSM__CR5, CYREG_DSM0_CR5
.set ADC_DSM__CR6, CYREG_DSM0_CR6
.set ADC_DSM__CR7, CYREG_DSM0_CR7
.set ADC_DSM__CR8, CYREG_DSM0_CR8
.set ADC_DSM__CR9, CYREG_DSM0_CR9
.set ADC_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_DSM__MISC, CYREG_DSM0_MISC
.set ADC_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_DSM__REF0, CYREG_DSM0_REF0
.set ADC_DSM__REF1, CYREG_DSM0_REF1
.set ADC_DSM__REF2, CYREG_DSM0_REF2
.set ADC_DSM__REF3, CYREG_DSM0_REF3
.set ADC_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DSM__SW0, CYREG_DSM0_SW0
.set ADC_DSM__SW2, CYREG_DSM0_SW2
.set ADC_DSM__SW3, CYREG_DSM0_SW3
.set ADC_DSM__SW4, CYREG_DSM0_SW4
.set ADC_DSM__SW6, CYREG_DSM0_SW6
.set ADC_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DSM__TST0, CYREG_DSM0_TST0
.set ADC_DSM__TST1, CYREG_DSM0_TST1

/* ADC_Ext_CP_Clk */
.set ADC_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_Ext_CP_Clk__INDEX, 0x00
.set ADC_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ADC_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_Ext_CP_Clk__PM_STBY_MSK, 0x01

/* ADC_IRQ */
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_IRQ__INTC_MASK, 0x20000000
.set ADC_IRQ__INTC_NUMBER, 29
.set ADC_IRQ__INTC_PRIOR_NUM, 7
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_theACLK */
.set ADC_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_theACLK__INDEX, 0x00
.set ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_theACLK__PM_ACT_MSK, 0x01
.set ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_theACLK__PM_STBY_MSK, 0x01

/* psoc_I2C_FF */
.set psoc_I2C_FF__ADR, CYREG_I2C_ADR
.set psoc_I2C_FF__CFG, CYREG_I2C_CFG
.set psoc_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set psoc_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set psoc_I2C_FF__CSR, CYREG_I2C_CSR
.set psoc_I2C_FF__D, CYREG_I2C_D
.set psoc_I2C_FF__MCSR, CYREG_I2C_MCSR
.set psoc_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set psoc_I2C_FF__PM_ACT_MSK, 0x04
.set psoc_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set psoc_I2C_FF__PM_STBY_MSK, 0x04
.set psoc_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set psoc_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set psoc_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set psoc_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set psoc_I2C_FF__XCFG, CYREG_I2C_XCFG

/* psoc_I2C_IRQ */
.set psoc_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set psoc_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set psoc_I2C_IRQ__INTC_MASK, 0x8000
.set psoc_I2C_IRQ__INTC_NUMBER, 15
.set psoc_I2C_IRQ__INTC_PRIOR_NUM, 7
.set psoc_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set psoc_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set psoc_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SCL_1 */
.set SCL_1__0__MASK, 0x10
.set SCL_1__0__PC, CYREG_PRT12_PC4
.set SCL_1__0__PORT, 12
.set SCL_1__0__SHIFT, 4
.set SCL_1__AG, CYREG_PRT12_AG
.set SCL_1__BIE, CYREG_PRT12_BIE
.set SCL_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL_1__BYP, CYREG_PRT12_BYP
.set SCL_1__DM0, CYREG_PRT12_DM0
.set SCL_1__DM1, CYREG_PRT12_DM1
.set SCL_1__DM2, CYREG_PRT12_DM2
.set SCL_1__DR, CYREG_PRT12_DR
.set SCL_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL_1__MASK, 0x10
.set SCL_1__PORT, 12
.set SCL_1__PRT, CYREG_PRT12_PRT
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL_1__PS, CYREG_PRT12_PS
.set SCL_1__SHIFT, 4
.set SCL_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL_1__SLW, CYREG_PRT12_SLW

/* SDA_1 */
.set SDA_1__0__MASK, 0x08
.set SDA_1__0__PC, CYREG_PRT12_PC3
.set SDA_1__0__PORT, 12
.set SDA_1__0__SHIFT, 3
.set SDA_1__AG, CYREG_PRT12_AG
.set SDA_1__BIE, CYREG_PRT12_BIE
.set SDA_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA_1__BYP, CYREG_PRT12_BYP
.set SDA_1__DM0, CYREG_PRT12_DM0
.set SDA_1__DM1, CYREG_PRT12_DM1
.set SDA_1__DM2, CYREG_PRT12_DM2
.set SDA_1__DR, CYREG_PRT12_DR
.set SDA_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA_1__MASK, 0x08
.set SDA_1__PORT, 12
.set SDA_1__PRT, CYREG_PRT12_PRT
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA_1__PS, CYREG_PRT12_PS
.set SDA_1__SHIFT, 3
.set SDA_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA_1__SLW, CYREG_PRT12_SLW

/* clock */
.set clock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set clock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set clock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set clock__CFG2_SRC_SEL_MASK, 0x07
.set clock__INDEX, 0x01
.set clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set clock__PM_ACT_MSK, 0x02
.set clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set clock__PM_STBY_MSK, 0x02

/* SBD_Rx */
.set SBD_Rx__0__MASK, 0x01
.set SBD_Rx__0__PC, CYREG_PRT2_PC0
.set SBD_Rx__0__PORT, 2
.set SBD_Rx__0__SHIFT, 0
.set SBD_Rx__AG, CYREG_PRT2_AG
.set SBD_Rx__AMUX, CYREG_PRT2_AMUX
.set SBD_Rx__BIE, CYREG_PRT2_BIE
.set SBD_Rx__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SBD_Rx__BYP, CYREG_PRT2_BYP
.set SBD_Rx__CTL, CYREG_PRT2_CTL
.set SBD_Rx__DM0, CYREG_PRT2_DM0
.set SBD_Rx__DM1, CYREG_PRT2_DM1
.set SBD_Rx__DM2, CYREG_PRT2_DM2
.set SBD_Rx__DR, CYREG_PRT2_DR
.set SBD_Rx__INP_DIS, CYREG_PRT2_INP_DIS
.set SBD_Rx__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SBD_Rx__LCD_EN, CYREG_PRT2_LCD_EN
.set SBD_Rx__MASK, 0x01
.set SBD_Rx__PORT, 2
.set SBD_Rx__PRT, CYREG_PRT2_PRT
.set SBD_Rx__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SBD_Rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SBD_Rx__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SBD_Rx__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SBD_Rx__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SBD_Rx__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SBD_Rx__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SBD_Rx__PS, CYREG_PRT2_PS
.set SBD_Rx__SHIFT, 0
.set SBD_Rx__SLW, CYREG_PRT2_SLW

/* SBD_Tx */
.set SBD_Tx__0__MASK, 0x02
.set SBD_Tx__0__PC, CYREG_PRT2_PC1
.set SBD_Tx__0__PORT, 2
.set SBD_Tx__0__SHIFT, 1
.set SBD_Tx__AG, CYREG_PRT2_AG
.set SBD_Tx__AMUX, CYREG_PRT2_AMUX
.set SBD_Tx__BIE, CYREG_PRT2_BIE
.set SBD_Tx__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SBD_Tx__BYP, CYREG_PRT2_BYP
.set SBD_Tx__CTL, CYREG_PRT2_CTL
.set SBD_Tx__DM0, CYREG_PRT2_DM0
.set SBD_Tx__DM1, CYREG_PRT2_DM1
.set SBD_Tx__DM2, CYREG_PRT2_DM2
.set SBD_Tx__DR, CYREG_PRT2_DR
.set SBD_Tx__INP_DIS, CYREG_PRT2_INP_DIS
.set SBD_Tx__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SBD_Tx__LCD_EN, CYREG_PRT2_LCD_EN
.set SBD_Tx__MASK, 0x02
.set SBD_Tx__PORT, 2
.set SBD_Tx__PRT, CYREG_PRT2_PRT
.set SBD_Tx__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SBD_Tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SBD_Tx__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SBD_Tx__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SBD_Tx__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SBD_Tx__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SBD_Tx__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SBD_Tx__PS, CYREG_PRT2_PS
.set SBD_Tx__SHIFT, 1
.set SBD_Tx__SLW, CYREG_PRT2_SLW

/* master_BSPIM */
.set master_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set master_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set master_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set master_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set master_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set master_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set master_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set master_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set master_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set master_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set master_BSPIM_BitCounter__CONTROL_REG, CYREG_B1_UDB10_CTL
.set master_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set master_BSPIM_BitCounter__COUNT_REG, CYREG_B1_UDB10_CTL
.set master_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set master_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set master_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set master_BSPIM_BitCounter__PERIOD_REG, CYREG_B1_UDB10_MSK
.set master_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set master_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set master_BSPIM_BitCounter_ST__MASK_REG, CYREG_B1_UDB10_MSK
.set master_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set master_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set master_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set master_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB10_ST_CTL
.set master_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB10_ST_CTL
.set master_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B1_UDB10_ST
.set master_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set master_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set master_BSPIM_RxStsReg__4__MASK, 0x10
.set master_BSPIM_RxStsReg__4__POS, 4
.set master_BSPIM_RxStsReg__5__MASK, 0x20
.set master_BSPIM_RxStsReg__5__POS, 5
.set master_BSPIM_RxStsReg__6__MASK, 0x40
.set master_BSPIM_RxStsReg__6__POS, 6
.set master_BSPIM_RxStsReg__MASK, 0x70
.set master_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB08_MSK
.set master_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set master_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB08_ST
.set master_BSPIM_sR16_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set master_BSPIM_sR16_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set master_BSPIM_sR16_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set master_BSPIM_sR16_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set master_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set master_BSPIM_sR16_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set master_BSPIM_sR16_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set master_BSPIM_sR16_Dp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set master_BSPIM_sR16_Dp_u0__A0_REG, CYREG_B0_UDB08_A0
.set master_BSPIM_sR16_Dp_u0__A1_REG, CYREG_B0_UDB08_A1
.set master_BSPIM_sR16_Dp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set master_BSPIM_sR16_Dp_u0__D0_REG, CYREG_B0_UDB08_D0
.set master_BSPIM_sR16_Dp_u0__D1_REG, CYREG_B0_UDB08_D1
.set master_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set master_BSPIM_sR16_Dp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set master_BSPIM_sR16_Dp_u0__F0_REG, CYREG_B0_UDB08_F0
.set master_BSPIM_sR16_Dp_u0__F1_REG, CYREG_B0_UDB08_F1
.set master_BSPIM_sR16_Dp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set master_BSPIM_sR16_Dp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set master_BSPIM_sR16_Dp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set master_BSPIM_sR16_Dp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set master_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set master_BSPIM_sR16_Dp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set master_BSPIM_sR16_Dp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set master_BSPIM_sR16_Dp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set master_BSPIM_sR16_Dp_u1__A0_REG, CYREG_B0_UDB09_A0
.set master_BSPIM_sR16_Dp_u1__A1_REG, CYREG_B0_UDB09_A1
.set master_BSPIM_sR16_Dp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set master_BSPIM_sR16_Dp_u1__D0_REG, CYREG_B0_UDB09_D0
.set master_BSPIM_sR16_Dp_u1__D1_REG, CYREG_B0_UDB09_D1
.set master_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set master_BSPIM_sR16_Dp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set master_BSPIM_sR16_Dp_u1__F0_REG, CYREG_B0_UDB09_F0
.set master_BSPIM_sR16_Dp_u1__F1_REG, CYREG_B0_UDB09_F1
.set master_BSPIM_TxStsReg__0__MASK, 0x01
.set master_BSPIM_TxStsReg__0__POS, 0
.set master_BSPIM_TxStsReg__1__MASK, 0x02
.set master_BSPIM_TxStsReg__1__POS, 1
.set master_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set master_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set master_BSPIM_TxStsReg__2__MASK, 0x04
.set master_BSPIM_TxStsReg__2__POS, 2
.set master_BSPIM_TxStsReg__3__MASK, 0x08
.set master_BSPIM_TxStsReg__3__POS, 3
.set master_BSPIM_TxStsReg__4__MASK, 0x10
.set master_BSPIM_TxStsReg__4__POS, 4
.set master_BSPIM_TxStsReg__MASK, 0x1F
.set master_BSPIM_TxStsReg__MASK_REG, CYREG_B1_UDB09_MSK
.set master_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set master_BSPIM_TxStsReg__STATUS_REG, CYREG_B1_UDB09_ST

/* Wind_Rx */
.set Wind_Rx__0__MASK, 0x20
.set Wind_Rx__0__PC, CYREG_PRT2_PC5
.set Wind_Rx__0__PORT, 2
.set Wind_Rx__0__SHIFT, 5
.set Wind_Rx__AG, CYREG_PRT2_AG
.set Wind_Rx__AMUX, CYREG_PRT2_AMUX
.set Wind_Rx__BIE, CYREG_PRT2_BIE
.set Wind_Rx__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Wind_Rx__BYP, CYREG_PRT2_BYP
.set Wind_Rx__CTL, CYREG_PRT2_CTL
.set Wind_Rx__DM0, CYREG_PRT2_DM0
.set Wind_Rx__DM1, CYREG_PRT2_DM1
.set Wind_Rx__DM2, CYREG_PRT2_DM2
.set Wind_Rx__DR, CYREG_PRT2_DR
.set Wind_Rx__INP_DIS, CYREG_PRT2_INP_DIS
.set Wind_Rx__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Wind_Rx__LCD_EN, CYREG_PRT2_LCD_EN
.set Wind_Rx__MASK, 0x20
.set Wind_Rx__PORT, 2
.set Wind_Rx__PRT, CYREG_PRT2_PRT
.set Wind_Rx__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Wind_Rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Wind_Rx__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Wind_Rx__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Wind_Rx__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Wind_Rx__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Wind_Rx__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Wind_Rx__PS, CYREG_PRT2_PS
.set Wind_Rx__SHIFT, 5
.set Wind_Rx__SLW, CYREG_PRT2_SLW

/* Wind_Tx */
.set Wind_Tx__0__MASK, 0x40
.set Wind_Tx__0__PC, CYREG_PRT2_PC6
.set Wind_Tx__0__PORT, 2
.set Wind_Tx__0__SHIFT, 6
.set Wind_Tx__AG, CYREG_PRT2_AG
.set Wind_Tx__AMUX, CYREG_PRT2_AMUX
.set Wind_Tx__BIE, CYREG_PRT2_BIE
.set Wind_Tx__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Wind_Tx__BYP, CYREG_PRT2_BYP
.set Wind_Tx__CTL, CYREG_PRT2_CTL
.set Wind_Tx__DM0, CYREG_PRT2_DM0
.set Wind_Tx__DM1, CYREG_PRT2_DM1
.set Wind_Tx__DM2, CYREG_PRT2_DM2
.set Wind_Tx__DR, CYREG_PRT2_DR
.set Wind_Tx__INP_DIS, CYREG_PRT2_INP_DIS
.set Wind_Tx__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Wind_Tx__LCD_EN, CYREG_PRT2_LCD_EN
.set Wind_Tx__MASK, 0x40
.set Wind_Tx__PORT, 2
.set Wind_Tx__PRT, CYREG_PRT2_PRT
.set Wind_Tx__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Wind_Tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Wind_Tx__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Wind_Tx__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Wind_Tx__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Wind_Tx__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Wind_Tx__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Wind_Tx__PS, CYREG_PRT2_PS
.set Wind_Tx__SHIFT, 6
.set Wind_Tx__SLW, CYREG_PRT2_SLW

/* dataPin */
.set dataPin__0__MASK, 0x04
.set dataPin__0__PC, CYREG_PRT2_PC2
.set dataPin__0__PORT, 2
.set dataPin__0__SHIFT, 2
.set dataPin__AG, CYREG_PRT2_AG
.set dataPin__AMUX, CYREG_PRT2_AMUX
.set dataPin__BIE, CYREG_PRT2_BIE
.set dataPin__BIT_MASK, CYREG_PRT2_BIT_MASK
.set dataPin__BYP, CYREG_PRT2_BYP
.set dataPin__CTL, CYREG_PRT2_CTL
.set dataPin__DM0, CYREG_PRT2_DM0
.set dataPin__DM1, CYREG_PRT2_DM1
.set dataPin__DM2, CYREG_PRT2_DM2
.set dataPin__DR, CYREG_PRT2_DR
.set dataPin__INP_DIS, CYREG_PRT2_INP_DIS
.set dataPin__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set dataPin__LCD_EN, CYREG_PRT2_LCD_EN
.set dataPin__MASK, 0x04
.set dataPin__PORT, 2
.set dataPin__PRT, CYREG_PRT2_PRT
.set dataPin__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set dataPin__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set dataPin__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set dataPin__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set dataPin__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set dataPin__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set dataPin__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set dataPin__PS, CYREG_PRT2_PS
.set dataPin__SHIFT, 2
.set dataPin__SLW, CYREG_PRT2_SLW

/* UART_SBD_BUART */
.set UART_SBD_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set UART_SBD_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set UART_SBD_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set UART_SBD_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set UART_SBD_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set UART_SBD_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set UART_SBD_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set UART_SBD_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set UART_SBD_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set UART_SBD_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set UART_SBD_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB12_CTL
.set UART_SBD_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set UART_SBD_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB12_CTL
.set UART_SBD_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set UART_SBD_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set UART_SBD_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set UART_SBD_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB12_MSK
.set UART_SBD_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set UART_SBD_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set UART_SBD_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB12_MSK
.set UART_SBD_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set UART_SBD_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set UART_SBD_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set UART_SBD_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB12_ST_CTL
.set UART_SBD_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB12_ST_CTL
.set UART_SBD_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB12_ST
.set UART_SBD_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set UART_SBD_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set UART_SBD_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set UART_SBD_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set UART_SBD_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_SBD_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set UART_SBD_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set UART_SBD_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set UART_SBD_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB11_A0
.set UART_SBD_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB11_A1
.set UART_SBD_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set UART_SBD_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB11_D0
.set UART_SBD_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB11_D1
.set UART_SBD_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_SBD_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set UART_SBD_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB11_F0
.set UART_SBD_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB11_F1
.set UART_SBD_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_SBD_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set UART_SBD_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_SBD_BUART_sRX_RxSts__3__POS, 3
.set UART_SBD_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_SBD_BUART_sRX_RxSts__4__POS, 4
.set UART_SBD_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_SBD_BUART_sRX_RxSts__5__POS, 5
.set UART_SBD_BUART_sRX_RxSts__MASK, 0x38
.set UART_SBD_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB11_MSK
.set UART_SBD_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_SBD_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB11_ST
.set UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB11_A0
.set UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB11_A1
.set UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB11_D0
.set UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB11_D1
.set UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB11_F0
.set UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB11_F1
.set UART_SBD_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_SBD_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_SBD_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_SBD_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_SBD_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_SBD_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_SBD_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_SBD_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_SBD_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB08_A0
.set UART_SBD_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB08_A1
.set UART_SBD_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_SBD_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB08_D0
.set UART_SBD_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB08_D1
.set UART_SBD_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_SBD_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_SBD_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB08_F0
.set UART_SBD_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB08_F1
.set UART_SBD_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_SBD_BUART_sTX_TxSts__0__POS, 0
.set UART_SBD_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_SBD_BUART_sTX_TxSts__1__POS, 1
.set UART_SBD_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_SBD_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set UART_SBD_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_SBD_BUART_sTX_TxSts__2__POS, 2
.set UART_SBD_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_SBD_BUART_sTX_TxSts__3__POS, 3
.set UART_SBD_BUART_sTX_TxSts__MASK, 0x0F
.set UART_SBD_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB08_MSK
.set UART_SBD_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_SBD_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB08_ST

/* UART_SBD_IntClock */
.set UART_SBD_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_SBD_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_SBD_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_SBD_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_SBD_IntClock__INDEX, 0x02
.set UART_SBD_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_SBD_IntClock__PM_ACT_MSK, 0x04
.set UART_SBD_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_SBD_IntClock__PM_STBY_MSK, 0x04

/* clockPin */
.set clockPin__0__MASK, 0x10
.set clockPin__0__PC, CYREG_PRT2_PC4
.set clockPin__0__PORT, 2
.set clockPin__0__SHIFT, 4
.set clockPin__AG, CYREG_PRT2_AG
.set clockPin__AMUX, CYREG_PRT2_AMUX
.set clockPin__BIE, CYREG_PRT2_BIE
.set clockPin__BIT_MASK, CYREG_PRT2_BIT_MASK
.set clockPin__BYP, CYREG_PRT2_BYP
.set clockPin__CTL, CYREG_PRT2_CTL
.set clockPin__DM0, CYREG_PRT2_DM0
.set clockPin__DM1, CYREG_PRT2_DM1
.set clockPin__DM2, CYREG_PRT2_DM2
.set clockPin__DR, CYREG_PRT2_DR
.set clockPin__INP_DIS, CYREG_PRT2_INP_DIS
.set clockPin__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set clockPin__LCD_EN, CYREG_PRT2_LCD_EN
.set clockPin__MASK, 0x10
.set clockPin__PORT, 2
.set clockPin__PRT, CYREG_PRT2_PRT
.set clockPin__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set clockPin__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set clockPin__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set clockPin__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set clockPin__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set clockPin__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set clockPin__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set clockPin__PS, CYREG_PRT2_PS
.set clockPin__SHIFT, 4
.set clockPin__SLW, CYREG_PRT2_SLW

/* isr_Wind */
.set isr_Wind__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Wind__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Wind__INTC_MASK, 0x02
.set isr_Wind__INTC_NUMBER, 1
.set isr_Wind__INTC_PRIOR_NUM, 0
.set isr_Wind__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_Wind__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Wind__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SBD_reply */
.set SBD_reply__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SBD_reply__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SBD_reply__INTC_MASK, 0x01
.set SBD_reply__INTC_NUMBER, 0
.set SBD_reply__INTC_PRIOR_NUM, 1
.set SBD_reply__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set SBD_reply__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SBD_reply__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_Wind_BUART */
.set UART_Wind_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_Wind_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set UART_Wind_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set UART_Wind_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set UART_Wind_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set UART_Wind_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set UART_Wind_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set UART_Wind_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set UART_Wind_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set UART_Wind_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_Wind_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB14_CTL
.set UART_Wind_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set UART_Wind_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB14_CTL
.set UART_Wind_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set UART_Wind_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_Wind_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_Wind_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB14_MSK
.set UART_Wind_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_Wind_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set UART_Wind_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB14_MSK
.set UART_Wind_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_Wind_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_Wind_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_Wind_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB14_ST_CTL
.set UART_Wind_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB14_ST_CTL
.set UART_Wind_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB14_ST
.set UART_Wind_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set UART_Wind_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set UART_Wind_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set UART_Wind_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set UART_Wind_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_Wind_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set UART_Wind_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set UART_Wind_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set UART_Wind_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB14_A0
.set UART_Wind_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB14_A1
.set UART_Wind_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set UART_Wind_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB14_D0
.set UART_Wind_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB14_D1
.set UART_Wind_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_Wind_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set UART_Wind_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB14_F0
.set UART_Wind_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB14_F1
.set UART_Wind_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_Wind_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_Wind_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_Wind_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set UART_Wind_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_Wind_BUART_sRX_RxSts__3__POS, 3
.set UART_Wind_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_Wind_BUART_sRX_RxSts__4__POS, 4
.set UART_Wind_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_Wind_BUART_sRX_RxSts__5__POS, 5
.set UART_Wind_BUART_sRX_RxSts__MASK, 0x38
.set UART_Wind_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB13_MSK
.set UART_Wind_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_Wind_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB13_ST
.set UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB13_A0
.set UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB13_A1
.set UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB13_D0
.set UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB13_D1
.set UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB13_F0
.set UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB13_F1
.set UART_Wind_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set UART_Wind_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set UART_Wind_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set UART_Wind_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set UART_Wind_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_Wind_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set UART_Wind_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set UART_Wind_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set UART_Wind_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB10_A0
.set UART_Wind_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB10_A1
.set UART_Wind_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set UART_Wind_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB10_D0
.set UART_Wind_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB10_D1
.set UART_Wind_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_Wind_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set UART_Wind_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB10_F0
.set UART_Wind_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB10_F1
.set UART_Wind_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_Wind_BUART_sTX_TxSts__0__POS, 0
.set UART_Wind_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_Wind_BUART_sTX_TxSts__1__POS, 1
.set UART_Wind_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_Wind_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set UART_Wind_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_Wind_BUART_sTX_TxSts__2__POS, 2
.set UART_Wind_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_Wind_BUART_sTX_TxSts__3__POS, 3
.set UART_Wind_BUART_sTX_TxSts__MASK, 0x0F
.set UART_Wind_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB09_MSK
.set UART_Wind_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_Wind_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB09_ST

/* UART_Wind_IntClock */
.set UART_Wind_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set UART_Wind_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set UART_Wind_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set UART_Wind_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_Wind_IntClock__INDEX, 0x03
.set UART_Wind_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_Wind_IntClock__PM_ACT_MSK, 0x08
.set UART_Wind_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_Wind_IntClock__PM_STBY_MSK, 0x08

/* selectPin */
.set selectPin__0__MASK, 0x08
.set selectPin__0__PC, CYREG_PRT2_PC3
.set selectPin__0__PORT, 2
.set selectPin__0__SHIFT, 3
.set selectPin__AG, CYREG_PRT2_AG
.set selectPin__AMUX, CYREG_PRT2_AMUX
.set selectPin__BIE, CYREG_PRT2_BIE
.set selectPin__BIT_MASK, CYREG_PRT2_BIT_MASK
.set selectPin__BYP, CYREG_PRT2_BYP
.set selectPin__CTL, CYREG_PRT2_CTL
.set selectPin__DM0, CYREG_PRT2_DM0
.set selectPin__DM1, CYREG_PRT2_DM1
.set selectPin__DM2, CYREG_PRT2_DM2
.set selectPin__DR, CYREG_PRT2_DR
.set selectPin__INP_DIS, CYREG_PRT2_INP_DIS
.set selectPin__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set selectPin__LCD_EN, CYREG_PRT2_LCD_EN
.set selectPin__MASK, 0x08
.set selectPin__PORT, 2
.set selectPin__PRT, CYREG_PRT2_PRT
.set selectPin__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set selectPin__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set selectPin__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set selectPin__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set selectPin__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set selectPin__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set selectPin__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set selectPin__PS, CYREG_PRT2_PS
.set selectPin__SHIFT, 3
.set selectPin__SLW, CYREG_PRT2_SLW

/* Battery_in */
.set Battery_in__0__MASK, 0x01
.set Battery_in__0__PC, CYREG_PRT0_PC0
.set Battery_in__0__PORT, 0
.set Battery_in__0__SHIFT, 0
.set Battery_in__AG, CYREG_PRT0_AG
.set Battery_in__AMUX, CYREG_PRT0_AMUX
.set Battery_in__BIE, CYREG_PRT0_BIE
.set Battery_in__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Battery_in__BYP, CYREG_PRT0_BYP
.set Battery_in__CTL, CYREG_PRT0_CTL
.set Battery_in__DM0, CYREG_PRT0_DM0
.set Battery_in__DM1, CYREG_PRT0_DM1
.set Battery_in__DM2, CYREG_PRT0_DM2
.set Battery_in__DR, CYREG_PRT0_DR
.set Battery_in__INP_DIS, CYREG_PRT0_INP_DIS
.set Battery_in__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Battery_in__LCD_EN, CYREG_PRT0_LCD_EN
.set Battery_in__MASK, 0x01
.set Battery_in__PORT, 0
.set Battery_in__PRT, CYREG_PRT0_PRT
.set Battery_in__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Battery_in__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Battery_in__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Battery_in__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Battery_in__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Battery_in__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Battery_in__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Battery_in__PS, CYREG_PRT0_PS
.set Battery_in__SHIFT, 0
.set Battery_in__SLW, CYREG_PRT0_SLW

/* Battery_Ground */
.set Battery_Ground__0__MASK, 0x40
.set Battery_Ground__0__PC, CYREG_PRT3_PC6
.set Battery_Ground__0__PORT, 3
.set Battery_Ground__0__SHIFT, 6
.set Battery_Ground__AG, CYREG_PRT3_AG
.set Battery_Ground__AMUX, CYREG_PRT3_AMUX
.set Battery_Ground__BIE, CYREG_PRT3_BIE
.set Battery_Ground__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Battery_Ground__BYP, CYREG_PRT3_BYP
.set Battery_Ground__CTL, CYREG_PRT3_CTL
.set Battery_Ground__DM0, CYREG_PRT3_DM0
.set Battery_Ground__DM1, CYREG_PRT3_DM1
.set Battery_Ground__DM2, CYREG_PRT3_DM2
.set Battery_Ground__DR, CYREG_PRT3_DR
.set Battery_Ground__INP_DIS, CYREG_PRT3_INP_DIS
.set Battery_Ground__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Battery_Ground__LCD_EN, CYREG_PRT3_LCD_EN
.set Battery_Ground__MASK, 0x40
.set Battery_Ground__PORT, 3
.set Battery_Ground__PRT, CYREG_PRT3_PRT
.set Battery_Ground__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Battery_Ground__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Battery_Ground__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Battery_Ground__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Battery_Ground__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Battery_Ground__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Battery_Ground__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Battery_Ground__PS, CYREG_PRT3_PS
.set Battery_Ground__SHIFT, 6
.set Battery_Ground__SLW, CYREG_PRT3_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 4
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E127069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_5A, 4
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_ES0, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008003
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
