Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (lin64) Build 3605665 Fri Aug  5 22:52:02 MDT 2022
| Date         : Fri Sep  8 00:16:00 2023
| Host         : brg-zhang-xcel.ece.cornell.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization -slr -file slr_util_routed.rpt -pb slr_util_routed.pb
| Design       : level0_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Routed
----------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  5178 |       |     23040 | 22.47 |
|   SLR1 -> SLR2                   |  2615 |       |           | 11.35 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR2 -> SLR1                   |  2563 |       |           | 11.12 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
| SLR1 <-> SLR0                    |  7233 |       |     23040 | 31.39 |
|   SLR0 -> SLR1                   |  3312 |       |           | 14.38 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR1 -> SLR0                   |  3921 |       |           | 17.02 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 12411 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 2427 |  136 |
| SLR1      | 2548 |    0 | 3785 |
| SLR0      |   67 | 3245 |    0 |
+-----------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+-------+-------+-------+--------+--------+--------+
|          Site Type         |  SLR0 |  SLR1 |  SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+-------+-------+-------+--------+--------+--------+
| CLB                        | 11162 | 10438 |  7226 |  20.31 |  19.33 |  13.38 |
|   CLBL                     |  5809 |  5657 |  3794 |  19.84 |  19.32 |  12.96 |
|   CLBM                     |  5353 |  4781 |  3432 |  20.85 |  19.34 |  13.88 |
| CLB LUTs                   | 38884 | 59025 | 25914 |   8.84 |  13.66 |   6.00 |
|   LUT as Logic             | 35345 | 55200 | 24384 |   8.04 |  12.78 |   5.64 |
|     using O5 output only   |  1164 |   857 |   460 |   0.26 |   0.20 |   0.11 |
|     using O6 output only   | 26148 | 40086 | 17296 |   5.95 |   9.28 |   4.00 |
|     using O5 and O6        |  8033 | 14257 |  6628 |   1.83 |   3.30 |   1.53 |
|   LUT as Memory            |  3539 |  3825 |  1530 |   1.72 |   1.93 |   0.77 |
|     LUT as Distributed RAM |  1138 |  3706 |   820 |   0.55 |   1.87 |   0.41 |
|       using O5 output only |     0 |     0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |   240 |   386 |     4 |   0.12 |   0.20 |  <0.01 |
|       using O5 and O6      |   898 |  3320 |   816 |   0.44 |   1.68 |   0.41 |
|     LUT as Shift Register  |  2401 |   119 |   710 |   1.17 |   0.06 |   0.36 |
|       using O5 output only |     0 |     0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |  1385 |    63 |   676 |   0.67 |   0.03 |   0.34 |
|       using O5 and O6      |  1016 |    56 |    34 |   0.49 |   0.03 |   0.02 |
| CLB Registers              | 63239 | 68547 | 35121 |   7.19 |   7.93 |   4.06 |
| CARRY8                     |   403 |   582 |   109 |   0.73 |   1.08 |   0.20 |
| F7 Muxes                   |  1603 |  1105 |   437 |   0.73 |   0.51 |   0.20 |
| F8 Muxes                   |   192 |   320 |     0 |   0.17 |   0.30 |   0.00 |
| F9 Muxes                   |     0 |     0 |     0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  67.5 |    82 |    50 |  10.04 |  12.20 |   7.44 |
|   RAMB36/FIFO              |    66 |    81 |    50 |   9.82 |  12.05 |   7.44 |
|     RAMB36E2 only          |    66 |    81 |    50 |   9.82 |  12.05 |   7.44 |
|   RAMB18                   |     3 |     2 |     0 |   0.22 |   0.15 |   0.00 |
| URAM                       |     0 |     0 |     0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |     0 |     0 |     4 |   0.00 |   0.00 |   0.13 |
| Unique Control Sets        |  2758 |  3440 |  1143 |   2.51 |   3.19 |   1.06 |
+----------------------------+-------+-------+-------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        15 |    7.21 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        16 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


