[1;34m[src/device/io/mmio.c,18,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100000ff][0m
sh: 1: spike-dasm: not found
Emu compiled at Apr 11 2022, 21:01:09
The image is /home/jy/oscpu/bin/non-output/cpu-tests/select-sort-cpu-tests.bin
Using simulated 4096MB RAM
--diff is not given, try to use $(NEMU_HOME)/build/riscv64-nemu-interpreter-so by default
NemuProxy using /home/jy/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 

============== Commit Group Trace (Core 0) ==============
commit group [00]: pc 0080000098 cmtcnt 1
commit group [01]: pc 0080000080 cmtcnt 2
commit group [02]: pc 0080000088 cmtcnt 1
commit group [03]: pc 0080000094 cmtcnt 1
commit group [04]: pc 0080000098 cmtcnt 1
commit group [05]: pc 0080000080 cmtcnt 2
commit group [06]: pc 0080000088 cmtcnt 1
commit group [07]: pc 0080000094 cmtcnt 1
commit group [08]: pc 0080000098 cmtcnt 2
commit group [09]: pc 00800000a0 cmtcnt 2
commit group [10]: pc 00800000a8 cmtcnt 2
commit group [11]: pc 00800000b0 cmtcnt 1
commit group [12]: pc 0080000068 cmtcnt 2 <--
commit group [13]: pc 0080000080 cmtcnt 2
commit group [14]: pc 0080000088 cmtcnt 1
commit group [15]: pc 0080000094 cmtcnt 1

============== Commit Instr Trace ==============
commit inst [00]: pc 0080000088 inst 00c6d663 wen 0 dst 00000000 data 0000000080000220
commit inst [01]: pc 0080000094 inst 0017879b wen 1 dst 0000000f data 0000000000000010
commit inst [02]: pc 0080000098 inst fea794e3 wen 0 dst 00000000 data 0000000080000220
commit inst [03]: pc 0080000080 inst 00072683 wen 1 dst 0000000d data 000000000000000d
commit inst [04]: pc 0080000084 inst 00470713 wen 1 dst 0000000e data 0000000080000444
commit inst [05]: pc 0080000088 inst 00c6d663 wen 0 dst 00000000 data 0000000080000220
commit inst [06]: pc 0080000094 inst 0017879b wen 1 dst 0000000f data 0000000000000011
commit inst [07]: pc 0080000098 inst fea794e3 wen 0 dst 00000000 data 0000000080000220
commit inst [08]: pc 0080000080 inst 00072683 wen 1 dst 0000000d data 0000000000000010
commit inst [09]: pc 0080000084 inst 00470713 wen 1 dst 0000000e data 0000000080000448
commit inst [10]: pc 0080000088 inst 00c6d663 wen 0 dst 00000000 data 0000000080000220
commit inst [11]: pc 0080000094 inst 0017879b wen 1 dst 0000000f data 0000000000000012
commit inst [12]: pc 0080000098 inst fea794e3 wen 0 dst 00000000 data 0000000080000220
commit inst [13]: pc 0080000080 inst 00072683 wen 1 dst 0000000d data 000000000000000e
commit inst [14]: pc 0080000084 inst 00470713 wen 1 dst 0000000e data 000000008000044c
commit inst [15]: pc 0080000088 inst 00c6d663 wen 0 dst 00000000 data 0000000080000220
commit inst [16]: pc 0080000094 inst 0017879b wen 1 dst 0000000f data 0000000000000013
commit inst [17]: pc 0080000098 inst fea794e3 wen 0 dst 00000000 data 0000000080000220
commit inst [18]: pc 0080000080 inst 00072683 wen 1 dst 0000000d data 0000000000000011
commit inst [19]: pc 0080000084 inst 00470713 wen 1 dst 0000000e data 0000000080000450
commit inst [20]: pc 0080000088 inst 00c6d663 wen 0 dst 00000000 data 0000000080000220
commit inst [21]: pc 0080000094 inst 0017879b wen 1 dst 0000000f data 0000000000000014
commit inst [22]: pc 0080000098 inst fea794e3 wen 0 dst 00000000 data 0000000080000220
commit inst [23]: pc 008000009c inst 00259593 wen 1 dst 0000000b data 0000000000000034
commit inst [24]: pc 00800000a0 inst fec8ae23 wen 0 dst 00000000 data 0000000080000220
commit inst [25]: pc 00800000a4 inst 00ba05b3 wen 1 dst 0000000b data 0000000080000434
commit inst [26]: pc 00800000a8 inst 0065a023 wen 0 dst 00000000 data 0000000080000220
commit inst [27]: pc 00800000ac inst 00488893 wen 1 dst 00000011 data 0000000080000438
commit inst [28]: pc 00800000b0 inst fbc81ce3 wen 0 dst 00000000 data 0000000080000220
commit inst [29]: pc 0080000068 inst ffc8a303 wen 1 dst 00000006 data 000000000000000c
commit inst [30]: pc 008000006c inst 00080593 wen 1 dst 0000000b data 000000000000000d <--
commit inst [31]: pc 0080000084 inst 00470713 wen 1 dst 0000000e data 0000000080000440

==============  REF Regs  ==============
[WARNING] difftest store queue overflow
  $0: 0x0000000000000000   ra: 0x00000000800001d8   sp: 0x0000000080008fb0   gp: 0x352fdf98e52fcfc7 
  tp: 0xdcbf0f62626151e5   t0: 0x00ed0eace4dae482   t1: 0x0000000000000012   t2: 0xedfc400e6a038067 
  s0: 0x0000000080000404   s1: 0x974425e3ad3552c1   a0: 0x0000000000000014   a1: 0x000000000000000d 
  a2: 0x000000000000000c   a3: 0x0000000000000011   a4: 0x0000000080000450   a5: 0x0000000000000014 
  a6: 0x000000000000000d   a7: 0x0000000080000438   s2: 0x908b6f65851affbf   s3: 0xcd7c3b8b35bef882 
  s4: 0x0000000080000400   s5: 0xb1bcba8f7aefabc4   s6: 0xa0e62d20b46b5236   s7: 0xaecbb226c4d1e497 
  s8: 0x88bfc3bc6b955579   s9: 0xd07d9a22a3aa966a  s10: 0xe1be04456234661d  s11: 0x4c23bcb7582560ee 
  t3: 0x0000000000000013   t4: 0xe30e9ccab7e1ce94   t5: 0xf3632551678d6045   t6: 0x5f8d2c8d47e26698 
 ft0: 0x0000051701c000ef  ft1: 0xe55ff0ef22c50513  ft2: 0x0000006b00050513  ft3: 0x000007970000006f 
 ft4: 0x0007b50326c78793  ft5: 0xff0101130087b583  ft6: 0x0000061300000693  ft7: 0x0011342340a585b3 
 fs0: 0x00813083018000ef  fs1: 0x24a7b82300000797  fa0: 0x0000806701010113  fa1: 0xfd0101131a050e63 
 fa2: 0x00913c2302813023  fa3: 0x0211342301f57793  fa4: 0x0131342301213823  fa5: 0x0005049301413023 
 fa6: 0x0000051300050413  fa7: 0x27f0071314079a63  fs2: 0x0007851300058913  fs3: 0x0074f51314b77263 
 fs4: 0x00060a1300153513  fs5: 0xf35ff0ef00068993  fs6: 0x2004b02320048793  fs7: 0x2134b8232144b423 
 fs8: 0x0084041300043023  fs9: 0xfff00793fe879ce3 fs10: 0x03f79793dc090413 fs11: 0x000784131287f863 
 ft8: 0xefdff0ef00100513  ft9: 0x0017d793f8300793 ft10: 0x00f53533fc040513 ft11: 0x01f4f513ee9ff0ef 
pc: 0x0000000080000070 mstatus: 0x0000000000000000 mcause: 0x0000000000000000 mepc: 0x0000000000000000
                       sstatus: 0x0000000000000000 scause: 0x0000000000000000 sepc: 0x0000000000000000
satp: 0x0000000000000000
mip: 0x0000000000000000 mie: 0x0000000000000000 mscratch: 0x0000000000000000 sscratch: 0x0000000000000000
mideleg: 0x0000000000000000 medeleg: 0x0000000000000000
mtval: 0x0000000000000000 stval: 0x0000000000000000 mtvec: 0x0000000000000000 stvec: 0x0000000000000000
privilege mode:3  pmp: below
 0: cfg:0x00 addr:0x0000000000000000| 1: cfg:0x00 addr:0x0000000000000000
 2: cfg:0x00 addr:0x0000000000000000| 3: cfg:0x00 addr:0x0000000000000000
 4: cfg:0x00 addr:0x0000000000000000| 5: cfg:0x00 addr:0x0000000000000000
 6: cfg:0x00 addr:0x0000000000000000| 7: cfg:0x00 addr:0x0000000000000000
 8: cfg:0x00 addr:0x0000000000000000| 9: cfg:0x00 addr:0x0000000000000000
10: cfg:0x00 addr:0x0000000000000000|11: cfg:0x00 addr:0x0000000000000000
12: cfg:0x00 addr:0x0000000000000000|13: cfg:0x00 addr:0x0000000000000000
14: cfg:0x00 addr:0x0000000000000000|15: cfg:0x00 addr:0x0000000000000000
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
aluValid id:0
priviledgeMode: 3
     t1 different at pc = 0x0080000068, right= 0x0000000000000012, wrong = 0x000000000000000c
Core 0: [31mABORT at pc = 0x80000068
[0m[35mtotal guest instructions = 1,501
[0m[35minstrCnt = 1,501, cycleCnt = 4,978, IPC = 0.301527
[0m[34mSeed=0 Guest cycle spent: 4,979 (this will be different from cycleCnt if emu loads a snapshot)
[0m[34mHost time spent: 17ms
[0m