/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [13:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [18:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [29:0] celloutsig_0_21z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire [13:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [10:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [15:0] celloutsig_1_15z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  reg [11:0] celloutsig_1_7z;
  wire [22:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_19z = ~((celloutsig_0_0z[2] | celloutsig_0_12z[1]) & (celloutsig_0_18z[2] | celloutsig_0_0z[10]));
  assign celloutsig_1_11z = in_data[117] ^ celloutsig_1_10z;
  assign celloutsig_0_26z = celloutsig_0_3z[0] ^ celloutsig_0_18z[0];
  assign celloutsig_1_0z = in_data[169:167] + in_data[118:116];
  reg [11:0] _04_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 12'h000;
    else _04_ <= celloutsig_0_21z[23:12];
  assign out_data[43:32] = _04_;
  assign celloutsig_0_1z = in_data[59:41] & in_data[82:64];
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z } == { in_data[168:152], celloutsig_1_1z };
  assign celloutsig_1_9z = celloutsig_1_8z[15:11] > { celloutsig_1_7z[5:2], celloutsig_1_1z };
  assign celloutsig_1_19z = celloutsig_1_15z[8:0] > { celloutsig_1_7z[11:9], celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_5z = celloutsig_0_1z[12:7] > celloutsig_0_1z[16:11];
  assign celloutsig_0_9z = celloutsig_0_4z[7:4] > celloutsig_0_7z[4:1];
  assign celloutsig_1_5z = ! { in_data[178:176], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_13z = ! in_data[59:57];
  assign celloutsig_1_1z = ! celloutsig_1_0z;
  assign celloutsig_1_15z = { celloutsig_1_8z[20:6], celloutsig_1_11z } % { 1'h1, in_data[157:153], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_12z = { celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_5z } % { 1'h1, celloutsig_0_1z[13:12] };
  assign celloutsig_0_14z = { celloutsig_0_7z[9:3], celloutsig_0_2z } % { 1'h1, celloutsig_0_4z[6:1], celloutsig_0_6z };
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z } != { celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_8z = - { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_18z = - celloutsig_1_8z[18:12];
  assign celloutsig_1_3z = - { celloutsig_1_0z[2], celloutsig_1_0z };
  assign celloutsig_0_11z = celloutsig_0_7z[4] & celloutsig_0_2z;
  assign celloutsig_0_2z = in_data[22] & celloutsig_0_1z[13];
  assign celloutsig_0_6z = | { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z[15:13] };
  assign celloutsig_0_20z = | celloutsig_0_14z;
  assign celloutsig_1_2z = | { celloutsig_1_1z, celloutsig_1_0z, in_data[114:110] };
  assign celloutsig_0_3z = celloutsig_0_1z[16:13] <<< in_data[19:16];
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z } <<< { celloutsig_1_0z[1], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_4z = celloutsig_0_1z[17:4] <<< celloutsig_0_0z;
  assign celloutsig_0_10z = { celloutsig_0_1z[13:12], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_9z } <<< { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_18z = { celloutsig_0_14z, celloutsig_0_13z } <<< { celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_0_0z = in_data[56:43] >>> in_data[15:2];
  assign celloutsig_0_21z = { in_data[67:62], celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_20z } >>> { celloutsig_0_1z[16:4], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_18z };
  always_latch
    if (clkin_data[96]) celloutsig_1_7z = 12'h000;
    else if (!clkin_data[32]) celloutsig_1_7z = { celloutsig_1_6z[3:0], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_7z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_7z = celloutsig_0_4z[13:3];
  assign { out_data[134:128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z };
endmodule
