for the verilog ,it will be discribe the logic circut.
