#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jun  5 14:57:09 2018
# Process ID: 5656
# Current directory: C:/Users/Tarik/Desktop/CNN
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6332 C:\Users\Tarik\Desktop\CNN\CNN.xpr
# Log file: C:/Users/Tarik/Desktop/CNN/vivado.log
# Journal file: C:/Users/Tarik/Desktop/CNN\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Tarik/Desktop/CNN/CNN.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/new/Counter2.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 874.250 ; gain = 144.809
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/new/Counter2.v] -no_script -reset -force -quiet
remove_files  C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/new/Counter2.v
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 2443 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Tarik/Desktop/CNN/CNN.srcs/constrs_1/imports/VLSI/timing.xdc]
Finished Parsing XDC File [C:/Users/Tarik/Desktop/CNN/CNN.srcs/constrs_1/imports/VLSI/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1376.879 ; gain = 493.375
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/synth/timing/xsim/TB_CNN_time_synth.v"
write_verilog: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1404.602 ; gain = 27.367
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/synth/timing/xsim/TB_CNN_time_synth.sdf"
write_sdf: Time (s): cpu = 00:05:15 ; elapsed = 00:05:08 . Memory (MB): peak = 1841.484 ; gain = 436.883
INFO: [SIM-utils-36] Netlist generated:C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/synth/timing/xsim/TB_CNN_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/synth/timing/xsim/TB_CNN_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/synth/timing/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/synth/timing/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/synth/timing/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/synth/timing/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/synth/timing/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/synth/timing/xsim/BM_image_R.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/synth/timing/xsim/TB_CNN_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-311] analyzing module ShiftReg2_0
INFO: [VRFC 10-311] analyzing module ShiftReg2_1
INFO: [VRFC 10-311] analyzing module ShiftReg2_2
INFO: [VRFC 10-311] analyzing module ShiftReg2_3
INFO: [VRFC 10-311] analyzing module ShiftReg2_4
INFO: [VRFC 10-311] analyzing module ShiftReg2_5
INFO: [VRFC 10-311] analyzing module ShiftReg2_6
INFO: [VRFC 10-311] analyzing module ShiftReg_7
INFO: [VRFC 10-311] analyzing module ShiftReg_8
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__7
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr__parameterized2_11
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr__parameterized2_16
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr__parameterized2_21
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr__parameterized2_26
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr__parameterized2_31
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr__parameterized2_36
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr__parameterized2_41
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized2_12
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized2_17
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized2_22
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized2_27
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized2_32
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized2_37
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized2_42
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_13
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_18
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_23
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_28
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_33
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_38
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_43
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top__parameterized2_10
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top__parameterized2_15
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top__parameterized2_20
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top__parameterized2_25
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top__parameterized2_30
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top__parameterized2_35
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top__parameterized2_40
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_1__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_1__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_1__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_1__parameterized5__1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_1__parameterized5__2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_1__parameterized5__3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_1__parameterized5__4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_1__parameterized5__5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_1__parameterized5__6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_1__parameterized5__7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_1_synth__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_1_synth__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_1_synth__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_1_synth__parameterized2_14
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_1_synth__parameterized2_19
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_1_synth__parameterized2_24
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_1_synth__parameterized2_29
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_1_synth__parameterized2_34
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_1_synth__parameterized2_39
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_1_synth__parameterized2_9
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/synth/timing/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot TB_CNN_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "TB_CNN_time_synth.sdf", for root module "TB_CNN/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "TB_CNN_time_synth.sdf", for root module "TB_CNN/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.NODE_0
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.FC_LAYER
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper_43
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_generic_cstr__parame...
Compiling module xil_defaultlib.blk_mem_gen_top__parameterized2_...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_1_synth__parame...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_1__parameterize...
Compiling module xil_defaultlib.blk_mem_gen_0__1
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper_38
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_generic_cstr__parame...
Compiling module xil_defaultlib.blk_mem_gen_top__parameterized2_...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_1_synth__parame...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_1__parameterize...
Compiling module xil_defaultlib.blk_mem_gen_0__2
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper_33
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_generic_cstr__parame...
Compiling module xil_defaultlib.blk_mem_gen_top__parameterized2_...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_1_synth__parame...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_1__parameterize...
Compiling module xil_defaultlib.blk_mem_gen_0__3
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper_28
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_generic_cstr__parame...
Compiling module xil_defaultlib.blk_mem_gen_top__parameterized2_...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_1_synth__parame...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_1__parameterize...
Compiling module xil_defaultlib.blk_mem_gen_0__4
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper_23
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_generic_cstr__parame...
Compiling module xil_defaultlib.blk_mem_gen_top__parameterized2_...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_1_synth__parame...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_1__parameterize...
Compiling module xil_defaultlib.blk_mem_gen_0__5
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper_18
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_generic_cstr__parame...
Compiling module xil_defaultlib.blk_mem_gen_top__parameterized2_...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_1_synth__parame...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_1__parameterize...
Compiling module xil_defaultlib.blk_mem_gen_0__6
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper_13
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_generic_cstr__parame...
Compiling module xil_defaultlib.blk_mem_gen_top__parameterized2_...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_1_synth__parame...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_1__parameterize...
Compiling module xil_defaultlib.blk_mem_gen_0__7
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_generic_cstr__parame...
Compiling module xil_defaultlib.blk_mem_gen_top__parameterized2
Compiling module xil_defaultlib.blk_mem_gen_v8_4_1_synth__parame...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_1__parameterize...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.Counter
Compiling module simprims_ver.SRLC32E_default
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.ShiftReg_7
Compiling module xil_defaultlib.ShiftReg_8
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.CONV1
Compiling module simprims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,A_INPUT="CA...
Compiling module xil_defaultlib.Counter2
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.ShiftReg2_0
Compiling module xil_defaultlib.ShiftReg2_1
Compiling module xil_defaultlib.ShiftReg2_2
Compiling module xil_defaultlib.ShiftReg2_3
Compiling module xil_defaultlib.ShiftReg2_4
Compiling module xil_defaultlib.ShiftReg2_5
Compiling module xil_defaultlib.ShiftReg2_6
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper_init__p...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_generic_cstr__parame...
Compiling module xil_defaultlib.blk_mem_gen_top__parameterized1
Compiling module xil_defaultlib.blk_mem_gen_v8_4_1_synth__parame...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_1__parameterize...
Compiling module xil_defaultlib.BM_image_B
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper_init__p...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_generic_cstr__parame...
Compiling module xil_defaultlib.blk_mem_gen_top__parameterized0
Compiling module xil_defaultlib.blk_mem_gen_v8_4_1_synth__parame...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_1__parameterize...
Compiling module xil_defaultlib.BM_image_G
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper_init
Compiling module xil_defaultlib.blk_mem_gen_prim_width
Compiling module xil_defaultlib.blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.BM_image_R
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_time_synth

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/synth/timing/xsim/xsim.dir/TB_CNN_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/synth/timing/xsim/xsim.dir/TB_CNN_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun  5 15:19:19 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun  5 15:19:19 2018...
run_program: Time (s): cpu = 00:00:14 ; elapsed = 00:13:40 . Memory (MB): peak = 1841.484 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '821' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CNN_time_synth -key {Post-Synthesis:sim_1:Timing:TB_CNN} -tclbatch {TB_CNN.tcl} -view {C:/Users/Tarik/Desktop/CNN/TB_CNN_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config C:/Users/Tarik/Desktop/CNN/TB_CNN_behav.wcfg
WARNING: Simulation object /TB_CNN/uut/conv1/clk was not found in the design.
WARNING: Simulation object /TB_CNN/uut/conv1/R was not found in the design.
WARNING: Simulation object /TB_CNN/uut/conv1/G was not found in the design.
WARNING: Simulation object /TB_CNN/uut/conv1/ws was not found in the design.
WARNING: Simulation object /TB_CNN/uut/conv1/filter was not found in the design.
WARNING: Simulation object /TB_CNN/uut/conv1/ws_count was not found in the design.
WARNING: Simulation object /TB_CNN/uut/conv1/y was not found in the design.
WARNING: Simulation object /TB_CNN/uut/relu1/out was not found in the design.
WARNING: Simulation object /TB_CNN/uut/maxpool1/z was not found in the design.
WARNING: Simulation object /TB_CNN/uut/conv2/G1 was not found in the design.
WARNING: Simulation object /TB_CNN/uut/conv2/G2 was not found in the design.
WARNING: Simulation object /TB_CNN/uut/conv2/G3 was not found in the design.
WARNING: Simulation object /TB_CNN/uut/conv2/G4 was not found in the design.
WARNING: Simulation object /TB_CNN/uut/conv2/G5 was not found in the design.
WARNING: Simulation object /TB_CNN/uut/conv2/G6 was not found in the design.
WARNING: Simulation object /TB_CNN/uut/conv2/G7 was not found in the design.
WARNING: Simulation object /TB_CNN/uut/conv2/G8 was not found in the design.
WARNING: Simulation object /TB_CNN/uut/conv2/filter was not found in the design.
WARNING: Simulation object /TB_CNN/uut/conv2/ws_count was not found in the design.
WARNING: Simulation object /TB_CNN/uut/ws_conv2 was not found in the design.
WARNING: Simulation object /TB_CNN/uut/enb was not found in the design.
WARNING: Simulation object /TB_CNN/uut/conv2/enable was not found in the design.
WARNING: Simulation object /TB_CNN/uut/conv2/shiftreg_1/Register was not found in the design.
WARNING: Simulation object /TB_CNN/uut/conv2/count_done was not found in the design.
WARNING: Simulation object /TB_CNN/uut/conv2/count1 was not found in the design.
WARNING: Simulation object /TB_CNN/uut/conv2/count2 was not found in the design.
WARNING: Simulation object /TB_CNN/uut/ws_conv2 was not found in the design.
WARNING: Simulation object /TB_CNN/uut/relu2_out was not found in the design.
WARNING: Simulation object /TB_CNN/uut/mx2_done was not found in the design.
WARNING: Simulation object /TB_CNN/uut/mx2_count was not found in the design.
WARNING: Simulation object /TB_CNN/uut/maxpool2/count1 was not found in the design.
WARNING: Simulation object /TB_CNN/uut/maxpool2/count2 was not found in the design.
WARNING: Simulation object /TB_CNN/uut/maxpool2/done was not found in the design.
WARNING: Simulation object /TB_CNN/uut/FC_input was not found in the design.
WARNING: Simulation object /TB_CNN/uut/FC_count was not found in the design.
WARNING: Simulation object /TB_CNN/uut/FC_read was not found in the design.
WARNING: Simulation object /TB_CNN/uut/FC_output was not found in the design.
source TB_CNN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1882.008 ; gain = 7.641
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1882.008 ; gain = 40.523
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CNN_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:06:33 ; elapsed = 00:19:41 . Memory (MB): peak = 1882.008 ; gain = 998.504
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1885.652 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CNN_behav -key {Behavioral:sim_1:Functional:TB_CNN} -tclbatch {TB_CNN.tcl} -view {C:/Users/Tarik/Desktop/CNN/TB_CNN_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config C:/Users/Tarik/Desktop/CNN/TB_CNN_behav.wcfg
source TB_CNN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CNN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1885.652 ; gain = 0.000
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 330625000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 331435000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 332245000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 333055000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 333865000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 334835000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5, B  ra`d address: 5
blk_mem_gen_v8_4_1 collision detected at time: 335665000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 336475000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 337285000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 338095000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 338905000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 339765000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: b, B  ra`d address: b
blk_mem_gen_v8_4_1 collision detected at time: 340615000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 341425000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 342235000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 343045000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 343855000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 344675000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 10, B  ra`d address: 10
blk_mem_gen_v8_4_1 collision detected at time: 344685000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 10, B  ra`d address: 10
blk_mem_gen_v8_4_1 collision detected at time: 345565000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 346375000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 347185000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 347995000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 348805000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 349615000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 350515000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 351325000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 352135000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 352945000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 353755000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 354565000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 355465000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 356275000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 357085000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 357895000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 358705000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 359515000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 360385000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2c, B  ra`d address: 2c
blk_mem_gen_v8_4_1 collision detected at time: 360395000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2d, B  ra`d address: 2d
blk_mem_gen_v8_4_1 collision detected at time: 361225000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 362035000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 362845000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 363655000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 364465000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 365315000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 32, B  ra`d address: 32
blk_mem_gen_v8_4_1 collision detected at time: 366175000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 366985000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 367795000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 368605000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 369415000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 370225000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 370235000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 38, B  ra`d address: 38
blk_mem_gen_v8_4_1 collision detected at time: 370245000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 38, B  ra`d address: 38
blk_mem_gen_v8_4_1 collision detected at time: 371125000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 371935000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 372745000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 373555000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 374365000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 375175000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 376165000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 376975000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 377785000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 378595000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 379405000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 380215000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 381115000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 381925000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 382735000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 383545000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 384355000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 385165000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 386045000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 15, B  ra`d address: 15
blk_mem_gen_v8_4_1 collision detected at time: 386875000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 387685000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 388495000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 389305000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 390115000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 390975000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1b, B  ra`d address: 1b
blk_mem_gen_v8_4_1 collision detected at time: 391825000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 392635000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 393445000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 394255000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 395065000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 395885000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B  ra`d address: 20
blk_mem_gen_v8_4_1 collision detected at time: 395895000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B  ra`d address: 20
blk_mem_gen_v8_4_1 collision detected at time: 396775000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 397585000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 398395000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 399205000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 400015000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 400825000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1894.031 ; gain = 8.379
create_wave_config
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 330625000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 331435000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 332245000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 333055000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 333865000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 334835000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5, B  ra`d address: 5
blk_mem_gen_v8_4_1 collision detected at time: 335665000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 336475000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 337285000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 338095000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 338905000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 339765000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: b, B  ra`d address: b
blk_mem_gen_v8_4_1 collision detected at time: 340615000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 341425000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 342235000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 343045000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 343855000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 344675000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 10, B  ra`d address: 10
blk_mem_gen_v8_4_1 collision detected at time: 344685000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 10, B  ra`d address: 10
blk_mem_gen_v8_4_1 collision detected at time: 345565000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 346375000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 347185000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 347995000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 348805000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 349615000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 350515000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 351325000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 352135000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 352945000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 353755000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 354565000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 355465000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 356275000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 357085000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 357895000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 358705000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 359515000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 360385000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2c, B  ra`d address: 2c
blk_mem_gen_v8_4_1 collision detected at time: 360395000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2d, B  ra`d address: 2d
blk_mem_gen_v8_4_1 collision detected at time: 361225000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 362035000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 362845000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 363655000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 364465000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 365315000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 32, B  ra`d address: 32
blk_mem_gen_v8_4_1 collision detected at time: 366175000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 366985000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 367795000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 368605000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 369415000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 370225000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 370235000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 38, B  ra`d address: 38
blk_mem_gen_v8_4_1 collision detected at time: 370245000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 38, B  ra`d address: 38
blk_mem_gen_v8_4_1 collision detected at time: 371125000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 371935000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 372745000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 373555000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 374365000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 375175000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 376165000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 376975000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 377785000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 378595000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 379405000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 380215000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 381115000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 381925000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 382735000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 383545000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 384355000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 385165000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 386045000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 15, B  ra`d address: 15
blk_mem_gen_v8_4_1 collision detected at time: 386875000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 387685000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 388495000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 389305000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 390115000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 390975000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1b, B  ra`d address: 1b
blk_mem_gen_v8_4_1 collision detected at time: 391825000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 392635000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 393445000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 394255000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 395065000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 395885000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B  ra`d address: 20
blk_mem_gen_v8_4_1 collision detected at time: 395895000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B  ra`d address: 20
blk_mem_gen_v8_4_1 collision detected at time: 396775000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 397585000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 398395000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 399205000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1991.250 ; gain = 91.242
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2010.891 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2010.891 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2010.891 ; gain = 0.000
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 330625000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 331435000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 332245000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 333055000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 333865000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 334835000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5, B  ra`d address: 5
blk_mem_gen_v8_4_1 collision detected at time: 335665000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 336475000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 337285000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 338095000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 338905000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 339765000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: b, B  ra`d address: b
blk_mem_gen_v8_4_1 collision detected at time: 340615000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 341425000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 342235000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 343045000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 343855000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 344675000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 10, B  ra`d address: 10
blk_mem_gen_v8_4_1 collision detected at time: 344685000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 10, B  ra`d address: 10
blk_mem_gen_v8_4_1 collision detected at time: 345565000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 346375000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 347185000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 347995000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 348805000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 349615000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 350515000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 351325000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 352135000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 352945000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 353755000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 354565000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 355465000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 356275000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 357085000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 357895000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 358705000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 359515000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 360385000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2c, B  ra`d address: 2c
blk_mem_gen_v8_4_1 collision detected at time: 360395000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2d, B  ra`d address: 2d
blk_mem_gen_v8_4_1 collision detected at time: 361225000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 362035000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 362845000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 363655000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 364465000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 365315000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 32, B  ra`d address: 32
blk_mem_gen_v8_4_1 collision detected at time: 366175000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 366985000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 367795000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 368605000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 369415000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 370225000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 370235000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 38, B  ra`d address: 38
blk_mem_gen_v8_4_1 collision detected at time: 370245000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 38, B  ra`d address: 38
blk_mem_gen_v8_4_1 collision detected at time: 371125000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 371935000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 372745000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 373555000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 374365000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 375175000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 376165000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 376975000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 377785000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 378595000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 379405000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 380215000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 381115000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 381925000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 382735000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 383545000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 384355000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 385165000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 386045000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 15, B  ra`d address: 15
blk_mem_gen_v8_4_1 collision detected at time: 386875000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 387685000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 388495000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 389305000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 390115000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 390975000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1b, B  ra`d address: 1b
blk_mem_gen_v8_4_1 collision detected at time: 391825000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 392635000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 393445000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 394255000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 395065000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 395885000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B  ra`d address: 20
blk_mem_gen_v8_4_1 collision detected at time: 395895000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B  ra`d address: 20
blk_mem_gen_v8_4_1 collision detected at time: 396775000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 397585000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 398395000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 399205000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 400015000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 400825000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2029.656 ; gain = 18.766
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 330625000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 331435000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 332245000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 333055000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 333865000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 334835000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5, B  ra`d address: 5
blk_mem_gen_v8_4_1 collision detected at time: 335665000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 336475000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 337285000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 338095000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 338905000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 339765000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: b, B  ra`d address: b
blk_mem_gen_v8_4_1 collision detected at time: 340615000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 341425000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 342235000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 343045000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 343855000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 344675000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 10, B  ra`d address: 10
blk_mem_gen_v8_4_1 collision detected at time: 344685000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 10, B  ra`d address: 10
blk_mem_gen_v8_4_1 collision detected at time: 345565000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 346375000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 347185000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 347995000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 348805000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 349615000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 350515000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 351325000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 352135000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 352945000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 353755000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 354565000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 355465000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 356275000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 357085000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 357895000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 358705000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 359515000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 360385000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2c, B  ra`d address: 2c
blk_mem_gen_v8_4_1 collision detected at time: 360395000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2d, B  ra`d address: 2d
blk_mem_gen_v8_4_1 collision detected at time: 361225000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 362035000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 362845000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 363655000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 364465000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 365315000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 32, B  ra`d address: 32
blk_mem_gen_v8_4_1 collision detected at time: 366175000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 366985000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 367795000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 368605000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 369415000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 370225000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 370235000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 38, B  ra`d address: 38
blk_mem_gen_v8_4_1 collision detected at time: 370245000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 38, B  ra`d address: 38
blk_mem_gen_v8_4_1 collision detected at time: 371125000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 371935000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 372745000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 373555000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 374365000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 375175000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 376165000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 376975000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 377785000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 378595000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 379405000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 380215000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 381115000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 381925000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 382735000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 383545000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 384355000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 385165000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 386045000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 15, B  ra`d address: 15
blk_mem_gen_v8_4_1 collision detected at time: 386875000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 387685000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 388495000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 389305000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 390115000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 390975000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1b, B  ra`d address: 1b
blk_mem_gen_v8_4_1 collision detected at time: 391825000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 392635000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 393445000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 394255000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 395065000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 395885000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B  ra`d address: 20
blk_mem_gen_v8_4_1 collision detected at time: 395895000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B  ra`d address: 20
blk_mem_gen_v8_4_1 collision detected at time: 396775000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 397585000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 398395000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 399205000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2097.098 ; gain = 66.855
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Tarik/Desktop/CNN/CNN.runs/synth_1

launch_runs impl_1 -jobs 7
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Jun  5 17:32:55 2018] Launched synth_1...
Run output will be captured here: C:/Users/Tarik/Desktop/CNN/CNN.runs/synth_1/runme.log
[Tue Jun  5 17:32:55 2018] Launched impl_1...
Run output will be captured here: C:/Users/Tarik/Desktop/CNN/CNN.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2110.426 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CNN_behav -key {Behavioral:sim_1:Functional:TB_CNN} -tclbatch {TB_CNN.tcl} -view {C:/Users/Tarik/Desktop/CNN/TB_CNN_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config C:/Users/Tarik/Desktop/CNN/TB_CNN_behav.wcfg
WARNING: Simulation object /TB_CNN/uut/conv1/ws_count was not found in the design.
source TB_CNN.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CNN_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2110.426 ; gain = 0.000
create_wave_config
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 330625000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 331435000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 332245000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 333055000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 333865000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 334835000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 5, B  ra`d address: 5
blk_mem_gen_v8_4_1 collision detected at time: 335665000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 336475000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 337285000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 338095000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 338905000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 339765000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: b, B  ra`d address: b
blk_mem_gen_v8_4_1 collision detected at time: 340615000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 341425000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 342235000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 343045000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 343855000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 344675000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 10, B  ra`d address: 10
blk_mem_gen_v8_4_1 collision detected at time: 344685000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 10, B  ra`d address: 10
blk_mem_gen_v8_4_1 collision detected at time: 345565000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 346375000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 347185000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 347995000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 348805000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 349615000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 350515000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 351325000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 352135000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 352945000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 353755000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 354565000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 355465000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 356275000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 357085000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 357895000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 358705000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 359515000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 360385000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2c, B  ra`d address: 2c
blk_mem_gen_v8_4_1 collision detected at time: 360395000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2d, B  ra`d address: 2d
blk_mem_gen_v8_4_1 collision detected at time: 361225000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 362035000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 362845000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 363655000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 364465000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 365315000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 32, B  ra`d address: 32
blk_mem_gen_v8_4_1 collision detected at time: 366175000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 366985000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 367795000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 368605000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 369415000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 370225000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 370235000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 38, B  ra`d address: 38
blk_mem_gen_v8_4_1 collision detected at time: 370245000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 38, B  ra`d address: 38
blk_mem_gen_v8_4_1 collision detected at time: 371125000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 371935000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 372745000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 373555000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 374365000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 375175000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 376165000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 376975000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 377785000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 378595000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 379405000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 380215000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 381115000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 381925000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 382735000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 383545000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 384355000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 385165000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 386045000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 15, B  ra`d address: 15
blk_mem_gen_v8_4_1 collision detected at time: 386875000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 387685000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 388495000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 389305000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 390115000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 390975000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1b, B  ra`d address: 1b
blk_mem_gen_v8_4_1 collision detected at time: 391825000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 392635000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 393445000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 394255000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 395065000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 395885000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B  ra`d address: 20
blk_mem_gen_v8_4_1 collision detected at time: 395895000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B  ra`d address: 20
blk_mem_gen_v8_4_1 collision detected at time: 396775000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 397585000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 398395000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 399205000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2110.426 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2110.426 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2110.426 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2110.426 ; gain = 0.000
run 400000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 345955000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 346765000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 347575000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 348385000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 349195000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 350015000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350025000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350135000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 350995000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 351805000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 352615000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 353425000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 354235000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355045000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355945000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 356755000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 357565000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 358375000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359185000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359995000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 360835000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B  ra`d address: 11
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B  ra`d address: 12
blk_mem_gen_v8_4_1 collision detected at time: 361705000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 362515000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 363325000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364135000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364945000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 365755000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 366655000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 367465000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 368275000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369085000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369895000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 370705000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 371545000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B  ra`d address: 21
blk_mem_gen_v8_4_1 collision detected at time: 372415000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 373225000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374035000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374845000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 375655000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 376465000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 377365000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378175000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378985000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 379795000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 380605000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 381415000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 382255000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B  ra`d address: 31
blk_mem_gen_v8_4_1 collision detected at time: 383125000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 383935000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 384745000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 385555000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 386365000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 387175000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 388075000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 388885000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 389695000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 390505000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 391315000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392125000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392965000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B  ra`d address: 1
blk_mem_gen_v8_4_1 collision detected at time: 393065000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 393925000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 394735000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 395545000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 396355000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397165000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397975000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 398875000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 399685000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2110.426 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 345955000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 346765000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 347575000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 348385000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 349195000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 350015000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350025000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350135000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 350995000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 351805000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 352615000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 353425000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 354235000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355045000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355945000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 356755000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 357565000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 358375000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359185000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359995000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 360835000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B  ra`d address: 11
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B  ra`d address: 12
blk_mem_gen_v8_4_1 collision detected at time: 361705000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 362515000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 363325000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364135000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364945000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 365755000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 366655000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 367465000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 368275000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369085000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369895000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 370705000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 371545000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B  ra`d address: 21
blk_mem_gen_v8_4_1 collision detected at time: 372415000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 373225000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374035000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374845000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 375655000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 376465000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 377365000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378175000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378985000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 379795000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 380605000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 381415000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 382255000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B  ra`d address: 31
blk_mem_gen_v8_4_1 collision detected at time: 383125000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 383935000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 384745000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 385555000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 386365000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 387175000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 388075000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 388885000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 389695000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 390505000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 391315000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392125000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392965000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B  ra`d address: 1
blk_mem_gen_v8_4_1 collision detected at time: 393065000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 393925000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 394735000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 395545000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 396355000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397165000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397975000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 398875000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 399685000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2132.121 ; gain = 21.695
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 345955000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 346765000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 347575000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 348385000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 349195000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 350015000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350025000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350135000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 350995000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 351805000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 352615000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 353425000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 354235000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355045000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355945000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 356755000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 357565000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 358375000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359185000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359995000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 360835000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B  ra`d address: 11
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B  ra`d address: 12
blk_mem_gen_v8_4_1 collision detected at time: 361705000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 362515000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 363325000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364135000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364945000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 365755000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 366655000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 367465000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 368275000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369085000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369895000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 370705000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 371545000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B  ra`d address: 21
blk_mem_gen_v8_4_1 collision detected at time: 372415000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 373225000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374035000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374845000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 375655000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 376465000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 377365000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378175000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378985000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 379795000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 380605000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 381415000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 382255000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B  ra`d address: 31
blk_mem_gen_v8_4_1 collision detected at time: 383125000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 383935000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 384745000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 385555000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 386365000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 387175000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 388075000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 388885000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 389695000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 390505000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 391315000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392125000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392965000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B  ra`d address: 1
blk_mem_gen_v8_4_1 collision detected at time: 393065000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 393925000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 394735000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 395545000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 396355000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397165000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397975000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 398875000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 399685000, Instance: TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2161.117 ; gain = 28.672
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2162.473 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2162.473 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2162.473 ; gain = 0.000
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 345955000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 346765000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 347575000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 348385000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 349195000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 350015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 350995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 351805000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 352615000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 353425000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 354235000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355045000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 356755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 357565000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 358375000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359185000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 360835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B  ra`d address: 11
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B  ra`d address: 12
blk_mem_gen_v8_4_1 collision detected at time: 361705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 362515000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 363325000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 365755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 366655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 367465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 368275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 370705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 371545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B  ra`d address: 21
blk_mem_gen_v8_4_1 collision detected at time: 372415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 373225000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 375655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 376465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 377365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378985000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 379795000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 380605000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 381415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 382255000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B  ra`d address: 31
blk_mem_gen_v8_4_1 collision detected at time: 383125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 383935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 384745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 385555000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 386365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 387175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 388075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 388885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 389695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 390505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 391315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392965000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B  ra`d address: 1
blk_mem_gen_v8_4_1 collision detected at time: 393065000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 393925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 394735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 395545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 396355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 398875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 399685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 400495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2171.340 ; gain = 8.559
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 345955000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 346765000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 347575000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 348385000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 349195000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 350015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 350995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 351805000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 352615000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 353425000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 354235000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355045000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 356755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 357565000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 358375000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359185000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 360835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B  ra`d address: 11
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B  ra`d address: 12
blk_mem_gen_v8_4_1 collision detected at time: 361705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 362515000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 363325000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 365755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 366655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 367465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 368275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 370705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 371545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B  ra`d address: 21
blk_mem_gen_v8_4_1 collision detected at time: 372415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 373225000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 375655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 376465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 377365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378985000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 379795000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 380605000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 381415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 382255000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B  ra`d address: 31
blk_mem_gen_v8_4_1 collision detected at time: 383125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 383935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 384745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 385555000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 386365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 387175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 388075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 388885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 389695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 390505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 391315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392965000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B  ra`d address: 1
blk_mem_gen_v8_4_1 collision detected at time: 393065000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 393925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 394735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 395545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 396355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 398875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 399685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2202.305 ; gain = 28.750
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CNN' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_B.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_G.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim/BM_image_R.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_CNN_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_B/sim/BM_image_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_G/sim/BM_image_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/ip/BM_image_R/sim/BM_image_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BM_image_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/AdderTree_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/CONV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/Counter_ws.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_ws
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/FC_LAYER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_LAYER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/MAXPOOL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAXPOOL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/NODE_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NODE_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/RELU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RELU2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_G
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/WeightsRAM_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightsRAM_R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tarik/Desktop/CNN/CNN.srcs/sources_1/imports/VLSI/TB_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_CNN
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2202.773 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2202.773 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tarik/Desktop/CNN/CNN.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b03df4e0f2a94f51992af0b27970411b --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_CNN_behav xil_defaultlib.TB_CNN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_R
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_G
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BM_image_B
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Counter_ws
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.WeightsRAM_R
Compiling module xil_defaultlib.AdderTree_R
Compiling module xil_defaultlib.WeightsRAM_G
Compiling module xil_defaultlib.AdderTree_G
Compiling module xil_defaultlib.WeightsRAM_B
Compiling module xil_defaultlib.AdderTree_B
Compiling module xil_defaultlib.CONV1
Compiling module xil_defaultlib.RELU1
Compiling module xil_defaultlib.Counter_64
Compiling module xil_defaultlib.MAXPOOL1
Compiling module xil_defaultlib.ShiftReg2
Compiling module xil_defaultlib.Counter2
Compiling module xil_defaultlib.WeightsRAM_1
Compiling module xil_defaultlib.WeightsRAM_2
Compiling module xil_defaultlib.WeightsRAM_3
Compiling module xil_defaultlib.WeightsRAM_4
Compiling module xil_defaultlib.WeightsRAM_5
Compiling module xil_defaultlib.WeightsRAM_6
Compiling module xil_defaultlib.WeightsRAM_7
Compiling module xil_defaultlib.WeightsRAM_8
Compiling module xil_defaultlib.CONV2
Compiling module xil_defaultlib.RELU2
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.MAXPOOL2
Compiling module xil_defaultlib.NODE_0
Compiling module xil_defaultlib.NODE_1
Compiling module xil_defaultlib.NODE_2
Compiling module xil_defaultlib.NODE_3
Compiling module xil_defaultlib.NODE_4
Compiling module xil_defaultlib.NODE_5
Compiling module xil_defaultlib.NODE_6
Compiling module xil_defaultlib.NODE_7
Compiling module xil_defaultlib.NODE_8
Compiling module xil_defaultlib.NODE_9
Compiling module xil_defaultlib.NODE_10
Compiling module xil_defaultlib.NODE_11
Compiling module xil_defaultlib.NODE_12
Compiling module xil_defaultlib.NODE_13
Compiling module xil_defaultlib.NODE_14
Compiling module xil_defaultlib.NODE_15
Compiling module xil_defaultlib.FC_LAYER
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.CNN
Compiling module xil_defaultlib.TB_CNN
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CNN_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_R.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_G.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_CNN.uut.image_B.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg4.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg5.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg6.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg7.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2202.949 ; gain = 0.215
run 400000 ns
blk_mem_gen_v8_4_1 collision detected at time: 345955000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 346765000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 347575000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 348385000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 349195000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 350015000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350025000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 0, B  ra`d address: 0
blk_mem_gen_v8_4_1 collision detected at time: 350135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 350995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 351805000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 352615000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 353425000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 354235000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355045000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 355945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 356755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 357565000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 358375000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359185000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 359995000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 360835000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 11, B  ra`d address: 11
blk_mem_gen_v8_4_1 collision detected at time: 360845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 12, B  ra`d address: 12
blk_mem_gen_v8_4_1 collision detected at time: 361705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 362515000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 363325000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364135000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 364945000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 365755000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 17, B  ra`d address: 17
blk_mem_gen_v8_4_1 collision detected at time: 366655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 367465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 368275000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369085000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 369895000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 370705000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1f, B  ra`d address: 1f
blk_mem_gen_v8_4_1 collision detected at time: 371545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 21, B  ra`d address: 21
blk_mem_gen_v8_4_1 collision detected at time: 372415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 373225000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374035000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 374845000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 375655000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 376465000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 27, B  ra`d address: 27
blk_mem_gen_v8_4_1 collision detected at time: 377365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 378985000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 379795000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 380605000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 381415000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2f, B  ra`d address: 2f
blk_mem_gen_v8_4_1 collision detected at time: 382255000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 31, B  ra`d address: 31
blk_mem_gen_v8_4_1 collision detected at time: 383125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 383935000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 384745000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 385555000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 386365000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 387175000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 37, B  ra`d address: 37
blk_mem_gen_v8_4_1 collision detected at time: 388075000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 388885000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 389695000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 390505000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 391315000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392125000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 3f, B  ra`d address: 3f
blk_mem_gen_v8_4_1 collision detected at time: 392965000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1, B  ra`d address: 1
blk_mem_gen_v8_4_1 collision detected at time: 393065000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B  ra`d address: 2
blk_mem_gen_v8_4_1 collision detected at time: 393925000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 394735000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 395545000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 396355000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397165000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 397975000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 7, B  ra`d address: 7
blk_mem_gen_v8_4_1 collision detected at time: 398875000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 399685000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
blk_mem_gen_v8_4_1 collision detected at time: 400495000, Instance: TB_CNN.uut.bmg8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B  ra`d address: f
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2208.383 ; gain = 5.434
refresh_design
INFO: [Netlist 29-17] Analyzing 2391 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Tarik/Desktop/CNN/CNN.srcs/constrs_1/imports/VLSI/timing.xdc]
INFO: [Common 17-41] Interrupt caught. Command should exit soon. [C:/Users/Tarik/Desktop/CNN/CNN.srcs/constrs_1/imports/VLSI/timing.xdc:1]
INFO: [Common 17-344] 'create_clock' was cancelled [C:/Users/Tarik/Desktop/CNN/CNN.srcs/constrs_1/imports/VLSI/timing.xdc:1]
Finished Parsing XDC File [C:/Users/Tarik/Desktop/CNN/CNN.srcs/constrs_1/imports/VLSI/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
