#include <kernel/arch/x86/dt.h>
#include <kernel/arch/x86/isr.h>
#include <kernel/arch/x86/io.h>
#include <kernel/lib/string.h>

/* Three ASM function defined in dt.s to load GDT, IDT and TSS */
extern void gdt_flush(uint32_t);
extern void idt_flush(uint32_t);
extern void tss_flush(void);

/* Internal function prototypes */
static void gdt_init(void);
static void idt_init(void);
static void gdt_set_gate(int32_t, uint32_t, uint32_t, uint8_t ,uint8_t);
static void idt_set_gate(uint8_t, uint32_t, uint16_t, uint8_t);
static void tss_write(int32_t, uint16_t, uint32_t);

/* Our GDT, with 6 entries, and finally our special GDT pointer */
gdt_entry_t gdt_entries[6];
gdt_ptr_t   gdt_ptr;
/* Declare an IDT of 256 entries. Although we will only use the
*  first 32 entries, the rest exists as a bit of a trap. If any
*  undefined IDT entry is hit, it normally will cause an
*  "Unhandled Interrupt" exception. Any descriptor for which the
*  'presence' bit is cleared (0) will generate an "Unhandled
*  Interrupt" exception */
idt_entry_t idt_entries[256];
idt_ptr_t   idt_ptr;
tss_entry_t tss_entry;

/* Here are the ISR handler array so we can nullify them on startup */
extern isr_t irq_handlers[];

/* Install the GDT and the IDT */
void dt_init() {
    /* Initialise the global descriptor table. */
    gdt_init();
    /* Initialise the interrupt descriptor table. */
    idt_init();
    /* Nullify all the interrupt handlers. */
    memset(&irq_handlers, 0, sizeof(isr_t)*256);
}

/* Should be called by main. This will setup the special GDT
*  pointer, set up the first 5 entries in our GDT, and then
*  finally call gdt_flush() in our assembler file in order
*  to tell the processor where the new GDT is and update the
*  new segment registers */
static void gdt_init() {
    /* Setup the GDT pointer and limit */
    gdt_ptr.limit = (sizeof(gdt_entry_t) * 6) - 1;
    gdt_ptr.base  = (uint32_t)&gdt_entries;

    gdt_set_gate(0, 0, 0, 0, 0);                /* Null segment */
    gdt_set_gate(1, 0, 0xFFFFFFFF, 0x9A, 0xCF); /* Code segment */
    gdt_set_gate(2, 0, 0xFFFFFFFF, 0x92, 0xCF); /* Data segment */
    gdt_set_gate(3, 0, 0xFFFFFFFF, 0xFA, 0xCF); /* User mode code segment */
    gdt_set_gate(4, 0, 0xFFFFFFFF, 0xF2, 0xCF); /* User mode data segment */
    tss_write(5, 0x10, 0x0);

    /* Flush out the old GDT and install the new changes */
    gdt_flush((uint32_t)&gdt_ptr);

    tss_flush();
}

/* Setup a descriptor in the Global Descriptor Table */
static void gdt_set_gate(int32_t num, uint32_t base, uint32_t limit, uint8_t access, uint8_t gran) {
    gdt_entries[num].base_low    = (base & 0xFFFF);
    gdt_entries[num].base_middle = (base >> 16) & 0xFF;
    gdt_entries[num].base_high   = (base >> 24) & 0xFF;

    gdt_entries[num].limit_low   = (limit & 0xFFFF);
    gdt_entries[num].granularity = (limit >> 16) & 0x0F;

    gdt_entries[num].granularity |= gran & 0xF0;
    gdt_entries[num].access      = access;
}

/* Installs the IDT */
static void idt_init() {
    /* Sets the special IDT pointer up */
    idt_ptr.limit = sizeof(idt_entry_t) * 256 -1;
    idt_ptr.base  = (uint32_t)&idt_entries;

    /* Clear out the entire IDT, initializing it to zeros */
    memset(&idt_entries, 0, sizeof(idt_entry_t)*256);

    /* Normally, IRQs 0 to 7 are mapped to entries 8 to 15. This
    *  is a problem in protected mode, because IDT entry 8 is a
    *  Double Fault! Without remapping, every time IRQ0 fires,
    *  you get a Double Fault Exception, which is NOT actually
    *  what's happening. We send commands to the Programmable
    *  Interrupt Controller (PICs - also called the 8259's) in
    *  order to make IRQ0 to 15 be remapped to IDT entries 32 to
    *  47 */
    io_outb(0x20, 0x11);
    io_outb(0xA0, 0x11);
    io_outb(0x21, 0x20);
    io_outb(0xA1, 0x28);
    io_outb(0x21, 0x04);
    io_outb(0xA1, 0x02);
    io_outb(0x21, 0x01);
    io_outb(0xA1, 0x01);
    io_outb(0x21, 0x0);
    io_outb(0xA1, 0x0);

    /* Add any new ISRs to the IDT here using idt_set_gate */
    idt_set_gate(IRQ_DE,	(uint32_t)isr0 , 0x08, 0x8E);
    idt_set_gate(IRQ_DB,	(uint32_t)isr1 , 0x08, 0x8E);
    idt_set_gate(IRQ_NI,	(uint32_t)isr2 , 0x08, 0x8E);
    idt_set_gate(IRQ_BP,	(uint32_t)isr3 , 0x08, 0x8E);
    idt_set_gate(IRQ_OF,	(uint32_t)isr4 , 0x08, 0x8E);
    idt_set_gate(IRQ_BR,	(uint32_t)isr5 , 0x08, 0x8E);
    idt_set_gate(IRQ_UD,	(uint32_t)isr6 , 0x08, 0x8E);
    idt_set_gate(IRQ_NM,	(uint32_t)isr7 , 0x08, 0x8E);
    idt_set_gate(IRQ_DF,	(uint32_t)isr8 , 0x08, 0x8E);
    idt_set_gate(IRQ_CO,	(uint32_t)isr9 , 0x08, 0x8E);
    idt_set_gate(IRQ_TS,	(uint32_t)isr10, 0x08, 0x8E);
    idt_set_gate(IRQ_NP,	(uint32_t)isr11, 0x08, 0x8E);
    idt_set_gate(IRQ_SS,	(uint32_t)isr12, 0x08, 0x8E);
    idt_set_gate(IRQ_GP,	(uint32_t)isr13, 0x08, 0x8E);
    idt_set_gate(IRQ_PF,	(uint32_t)isr14, 0x08, 0x8E);
    idt_set_gate(15,		(uint32_t)isr15, 0x08, 0x8E);
    idt_set_gate(IRQ_MF,	(uint32_t)isr16, 0x08, 0x8E);
    idt_set_gate(IRQ_AC,	(uint32_t)isr17, 0x08, 0x8E);
    idt_set_gate(IRQ_MC,	(uint32_t)isr18, 0x08, 0x8E);
    idt_set_gate(IRQ_XM,	(uint32_t)isr19, 0x08, 0x8E);
    idt_set_gate(20,		(uint32_t)isr20, 0x08, 0x8E);
    idt_set_gate(21,		(uint32_t)isr21, 0x08, 0x8E);
    idt_set_gate(22,		(uint32_t)isr22, 0x08, 0x8E);
    idt_set_gate(23,		(uint32_t)isr23, 0x08, 0x8E);
    idt_set_gate(24,		(uint32_t)isr24, 0x08, 0x8E);
    idt_set_gate(25,		(uint32_t)isr25, 0x08, 0x8E);
    idt_set_gate(26,		(uint32_t)isr26, 0x08, 0x8E);
    idt_set_gate(27,		(uint32_t)isr27, 0x08, 0x8E);
    idt_set_gate(28,		(uint32_t)isr28, 0x08, 0x8E);
    idt_set_gate(29,		(uint32_t)isr29, 0x08, 0x8E);
    idt_set_gate(30,		(uint32_t)isr30, 0x08, 0x8E);
    idt_set_gate(31,		(uint32_t)isr31, 0x08, 0x8E);

    idt_set_gate(IRQ_PIT,	(uint32_t)isr32, 0x08, 0x8E);
    idt_set_gate(IRQ_KBD,	(uint32_t)isr33, 0x08, 0x8E);
    idt_set_gate(IRQ_CASCADE,	(uint32_t)isr34, 0x08, 0x8E);
    idt_set_gate(IRQ_COM2,	(uint32_t)isr35, 0x08, 0x8E);
    idt_set_gate(IRQ_COM1,	(uint32_t)isr36, 0x08, 0x8E);
    idt_set_gate(IRQ_SOUND,	(uint32_t)isr37, 0x08, 0x8E);
    idt_set_gate(IRQ_SDA,	(uint32_t)isr38, 0x08, 0x8E);
    idt_set_gate(IRQ_PP,	(uint32_t)isr39, 0x08, 0x8E);
    idt_set_gate(IRQ_RTC,	(uint32_t)isr40, 0x08, 0x8E);
    idt_set_gate(41,		(uint32_t)isr41, 0x08, 0x8E);
    idt_set_gate(42,		(uint32_t)isr42, 0x08, 0x8E);
    idt_set_gate(43,		(uint32_t)isr43, 0x08, 0x8E);
    idt_set_gate(IRQ_MOUSE,	(uint32_t)isr44, 0x08, 0x8E);
    idt_set_gate(IRQ_FPU,	(uint32_t)isr45, 0x08, 0x8E);
    idt_set_gate(IRQ_ATAP,	(uint32_t)isr46, 0x08, 0x8E);
    idt_set_gate(IRQ_ATAS,	(uint32_t)isr47, 0x08, 0x8E);
    idt_set_gate(IRQ_SYSCALL,	(uint32_t)isr128, 0x08, 0x8E);

    /* Points the processor's internal register to the new IDT */
    idt_flush((uint32_t)&idt_ptr);
}

static void idt_set_gate(uint8_t num, uint32_t base, uint16_t sel, uint8_t flags) {
    idt_entries[num].base_lo = base & 0xFFFF;
    idt_entries[num].base_hi = (base >> 16) & 0xFFFF;

    idt_entries[num].sel     = sel;
    idt_entries[num].always0 = 0;	/* (uint8_t) 0x01110; */
    /* We must uncomment the OR below when we get to using user-mode.
    *  It sets the interrupt gate's privilege level to 3. */
    idt_entries[num].flags   = flags | 0x60 ;
}

/* Init the task state segment structure */
static void tss_write(int32_t num, uint16_t ss0, uint32_t esp0)
{
    uint32_t base, limit;
    /* Firstly, let's compute the base and limit of our entry into the GDT */
    base = (uint32_t) &tss_entry;
    limit = base + sizeof(tss_entry);

    /* Now add the TSS descriptor's address to the GDT */
    gdt_set_gate(num, base, limit, 0xE9, 0x00);

    /* Ensure the descriptor is initially zero */
    memset(&tss_entry, 0, sizeof(tss_entry));

    tss_entry.ss0 = ss0;    /* Set the kernel stack segment */
    tss_entry.esp0 = esp0;  /* Set the kernel stack pointer */

    /* Here we set the cs, ss, ds, es, fs and gs entries in the TSS. The specify
    *  what segments should be loaded when the processor switches to kernel mode.
    *  Therefore they are just the normal kernel code/data segments - 0x08 and
    *  0x10 respectively, but with the last two bits set, making 0x0b and 0x13.
    *  The setting of these bits sets the RP (Requested Privilege Level) to 3,
    *  meaning that this TSS can be used to switch to kernel mode from ring 3 */
    tss_entry.cs = 0x0b;
    tss_entry.ss = tss_entry.ds = tss_entry.es = tss_entry.fs = tss_entry.gs = 0x13;
}

/* Update the TSS entry with the address of the correct kernel stack */
void task_set_stack(uint32_t stack)
{
    tss_entry.esp0 = stack;
}
