{"peripheral_accesses":[{"accesses":[{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitDebugConsole","line":53}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitDebugConsole","line":54}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitDebugConsole","line":57}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":119}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":120}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":121}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":122}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":123}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":124}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":125}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ClockPreConfig","line":126}},{"access_type":"volatile_read","address":"0x400010B8","bits_modified":[],"data_size":32,"purpose":"Access REG_0x184 register","register_name":"REG_0x184","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":374}},{"access_type":"volatile_read","address":"0x400010BC","bits_modified":[],"data_size":32,"purpose":"Access REG_0x188 register","register_name":"REG_0x188","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":375}},{"access_type":"volatile_write","address":"0x40001040","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Access PSCCTL0_SET register","register_name":"PSCCTL0_SET","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":383}},{"access_type":"volatile_write","address":"0x400010B8","bits_modified":["bit_2"],"data_size":32,"purpose":"Access REG_0x184 register","register_name":"REG_0x184","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":385}},{"access_type":"volatile_write","address":"0x400010BC","bits_modified":["bit_8","bit_9","bit_10","bit_11","bit_12","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"data_size":32,"purpose":"Access REG_0x188 register","register_name":"REG_0x188","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":386}},{"access_type":"volatile_read","address":"0x400010BC","bits_modified":[],"data_size":32,"purpose":"Access REG_0x188 register","register_name":"REG_0x188","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":387}},{"access_type":"volatile_write","address":"0x40001024","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Access PSCCTL5 register","register_name":"PSCCTL5","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":391}},{"access_type":"volatile_read","address":"0x400010C4","bits_modified":[],"data_size":32,"purpose":"Access REG_0x196 register","register_name":"REG_0x196","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":398}},{"access_type":"volatile_read","address":"0x400010C8","bits_modified":[],"data_size":32,"purpose":"Access REG_0x200 register","register_name":"REG_0x200","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":399}},{"access_type":"volatile_write","address":"0x40001040","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Access PSCCTL0_SET register","register_name":"PSCCTL0_SET","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":407}},{"access_type":"volatile_write","address":"0x400010C4","bits_modified":["bit_2"],"data_size":32,"purpose":"Access REG_0x196 register","register_name":"REG_0x196","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":409}},{"access_type":"volatile_write","address":"0x400010C8","bits_modified":["bit_8","bit_9","bit_10","bit_11","bit_12","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"data_size":32,"purpose":"Access REG_0x200 register","register_name":"REG_0x200","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":410}},{"access_type":"volatile_read","address":"0x400010C8","bits_modified":[],"data_size":32,"purpose":"Access REG_0x200 register","register_name":"REG_0x200","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":411}},{"access_type":"volatile_write","address":"0x40001024","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Access PSCCTL5 register","register_name":"PSCCTL5","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":415}},{"access_type":"volatile_write","address":"0x40001024","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Initialize CLKCTL0 controller","register_name":"PSCCTL5","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_DeinitXspi","line":294}},{"access_type":"volatile_write","address":"0x40001024","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Initialize CLKCTL0 controller","register_name":"PSCCTL5","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_DeinitXspi","line":299}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_Init16bitsPsRam","line":613}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_Init16bitsPsRam","line":614}},{"access_type":"function_call_write","address":"0x40001434","bits_modified":[],"data_size":32,"purpose":"Clock source attachment","register_name":"CLKSEL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_Init16bitsPsRam","line":626}},{"access_type":"function_call_write","address":"0x40001400","bits_modified":[],"data_size":32,"purpose":"Clock divider configuration","register_name":"CLKDIV","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_Init16bitsPsRam","line":627}}],"base_address":"0x40001000","peripheral_name":"CLKCTL0"},{"accesses":[{"access_type":"volatile_write","address":"0x40100000","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Write data to GPIO0","register_name":"PDOR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h","function":"GPIO_PinWrite","line":350}},{"access_type":"volatile_write","address":"0x40100000","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Write data to GPIO0","register_name":"PDOR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h","function":"GPIO_PinWrite","line":354}},{"access_type":"volatile_read","address":"0x40100000","bits_modified":[],"data_size":32,"purpose":"Read data from GPIO0","register_name":"PDOR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h","function":"GPIO_PinRead","line":429}}],"base_address":"0x40100000","peripheral_name":"GPIO0"},{"accesses":[{"access_type":"function_call_write","address":"0x40100014","bits_modified":["PIN_DIRECTION"],"data_size":32,"purpose":"GPIO pin initialization","register_name":"PDDR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_I2c2RecoverBus","line":711}},{"access_type":"function_call_write","address":"0x40100014","bits_modified":["PIN_DIRECTION"],"data_size":32,"purpose":"GPIO pin initialization","register_name":"PDDR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_I2c2RecoverBus","line":716}},{"access_type":"function_call_write","address":"0x40100000","bits_modified":["PIN_DATA"],"data_size":32,"purpose":"GPIO pin write: HIGH","register_name":"PDOR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_I2c2RecoverBus","line":722}},{"access_type":"function_call_read","address":"0x40100010","bits_modified":[],"data_size":32,"purpose":"GPIO pin read","register_name":"PDIR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_I2c2RecoverBus","line":726}},{"access_type":"function_call_write","address":"0x40100014","bits_modified":["PIN_DIRECTION"],"data_size":32,"purpose":"GPIO pin initialization","register_name":"PDDR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_I2c2RecoverBus","line":731}},{"access_type":"function_call_write","address":"0x40100000","bits_modified":["PIN_DATA"],"data_size":32,"purpose":"GPIO pin write: HIGH","register_name":"PDOR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_I2c2RecoverBus","line":734}},{"access_type":"function_call_write","address":"0x40100000","bits_modified":["PIN_DATA"],"data_size":32,"purpose":"GPIO pin write: HIGH","register_name":"PDOR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_I2c2RecoverBus","line":738}},{"access_type":"function_call_write","address":"0x40100000","bits_modified":["PIN_DATA"],"data_size":32,"purpose":"GPIO pin write: HIGH","register_name":"PDOR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_I2c2RecoverBus","line":746}}],"base_address":"0x40102000","peripheral_name":"GPIO1"},{"accesses":[{"access_type":"volatile_read","address":"0x4000402D","bits_modified":[],"data_size":32,"purpose":"Initialize IOPCTL0 controller","register_name":"REG_0x45","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitI2c2PinAsGpio","line":691}},{"access_type":"volatile_write","address":"0x4000402D","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Initialize IOPCTL0 controller","register_name":"REG_0x45","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitI2c2PinAsGpio","line":692}},{"access_type":"volatile_read","address":"0x40004031","bits_modified":[],"data_size":32,"purpose":"Initialize IOPCTL0 controller","register_name":"REG_0x49","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitI2c2PinAsGpio","line":694}},{"access_type":"volatile_write","address":"0x40004031","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Initialize IOPCTL0 controller","register_name":"REG_0x49","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitI2c2PinAsGpio","line":695}},{"access_type":"volatile_write","address":"0x4000402D","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Access REG_0x45 register","register_name":"REG_0x45","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_RestoreI2c2PinMux","line":700}},{"access_type":"volatile_write","address":"0x40004031","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Access REG_0x49 register","register_name":"REG_0x49","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_RestoreI2c2PinMux","line":701}}],"base_address":"0x40004000","peripheral_name":"IOPCTL0"},{"accesses":[{"access_type":"function_call_write","address":"0xE000ED94","bits_modified":["ENABLE"],"data_size":32,"purpose":"MPU disable","register_name":"CTRL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":228}},{"access_type":"function_call_write","address":"0xE000EDC0","bits_modified":["ATTR0","ATTR1","ATTR2","ATTR3"],"data_size":32,"purpose":"MPU memory attribute 0","register_name":"MAIR0","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":231}},{"access_type":"function_call_write","address":"0xE000EDC0","bits_modified":["ATTR0","ATTR1","ATTR2","ATTR3"],"data_size":32,"purpose":"MPU memory attribute 1","register_name":"MAIR0","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":233}},{"access_type":"function_call_write","address":"0xE000EDC0","bits_modified":["ATTR0","ATTR1","ATTR2","ATTR3"],"data_size":32,"purpose":"MPU memory attribute 2","register_name":"MAIR0","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":236}},{"access_type":"function_call_write","address":"0xE000EDC0","bits_modified":["ATTR0","ATTR1","ATTR2","ATTR3"],"data_size":32,"purpose":"MPU memory attribute 3","register_name":"MAIR0","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":239}},{"access_type":"function_call_write","address":"0xE000ED9C","bits_modified":[],"data_size":32,"purpose":"MPU region configuration","register_name":"RBAR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":242}},{"access_type":"function_call_write","address":"0xE000ED9C","bits_modified":[],"data_size":32,"purpose":"MPU region configuration","register_name":"RBAR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":245}},{"access_type":"function_call_write","address":"0xE000ED9C","bits_modified":[],"data_size":32,"purpose":"MPU region configuration","register_name":"RBAR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":253}},{"access_type":"function_call_write","address":"0xE000ED94","bits_modified":["ENABLE","HFNMIENA","PRIVDEFENA"],"data_size":32,"purpose":"MPU enable with control value 0x7","register_name":"CTRL","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":262}}],"base_address":"0xE000ED90","peripheral_name":"MPU"},{"accesses":[{"access_type":"function_call_write","address":"0x40000070","bits_modified":[],"data_size":32,"purpose":"Clear peripheral reset","register_name":"PRSTCTL_CLR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitI2c2PinAsGpio","line":688}}],"peripheral_name":"RSTCTL"},{"accesses":[{"access_type":"function_call_write","address":"0x40180000","bits_modified":["ENCACHE"],"data_size":32,"purpose":"Cache disable","register_name":"CCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":224}},{"access_type":"function_call_write","address":"0x40180000","bits_modified":["ENCACHE"],"data_size":32,"purpose":"Cache disable","register_name":"CCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":225}},{"access_type":"function_call_write","address":"0x40180000","bits_modified":[],"data_size":32,"purpose":"Cache enable","register_name":"CCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":265}},{"access_type":"function_call_write","address":"0x40180000","bits_modified":[],"data_size":32,"purpose":"Cache enable","register_name":"CCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_ConfigMPU","line":266}}],"base_address":"0x40180000","peripheral_name":"XCACHE0"}]}
