

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">sam3_smc.h</div>  </div>
</div>
<div class="contents">
<a href="sam3__smc_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00036"></a>00036 <span class="preprocessor">#ifndef SAM3_SMC_H</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span><span class="preprocessor">#define SAM3_SMC_H</span>
<a name="l00038"></a>00038 <span class="preprocessor"></span>
<a name="l00039"></a>00039 <span class="comment">/*</span>
<a name="l00040"></a>00040 <span class="comment"> * SMC registers defined only for SAM3X/A and U for now</span>
<a name="l00041"></a>00041 <span class="comment"> */</span>
<a name="l00042"></a>00042 <span class="preprocessor">#if CPU_CM3_SAM3X || CPU_CM3_SAM3U</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span>
<a name="l00045"></a>00045 <span class="preprocessor">#define SMC_BASE  0x400E0000</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 
<a name="l00051"></a>00051 <span class="comment">/*\{*/</span>
<a name="l00052"></a>00052 <span class="preprocessor">#define SMC_CFG_OFF         0x000  ///&lt; NFC Configuration</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CTRL_OFF        0x004  ///&lt; NFC Control</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SR_OFF          0x008  ///&lt; NFC Status</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span><span class="preprocessor">#define SMC_IER_OFF         0x00C  ///&lt; NFC Interrupt Enable</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define SMC_IDR_OFF         0x010  ///&lt; NFC Interrupt Disable</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="preprocessor">#define SMC_IMR_OFF         0x014  ///&lt; NFC Interrupt Mask</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ADDR_OFF        0x018  ///&lt; NFC Address Cycle Zero</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span><span class="preprocessor">#define SMC_BANK_OFF        0x01C  ///&lt; Bank Address</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_CTRL_OFF    0x020  ///&lt; ECC Control</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_MD_OFF      0x024  ///&lt; ECC Mode</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_SR1_OFF     0x028  ///&lt; ECC Status 1</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR0_OFF     0x02C  ///&lt; ECC Parity 0</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR1_OFF     0x030  ///&lt; ECC parity 1</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_SR2_OFF     0x034  ///&lt; ECC status 2</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR2_OFF     0x038  ///&lt; ECC parity 2</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR3_OFF     0x03C  ///&lt; ECC parity 3</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR4_OFF     0x040  ///&lt; ECC parity 4</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR5_OFF     0x044  ///&lt; ECC parity 5</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR6_OFF     0x048  ///&lt; ECC parity 6</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR7_OFF     0x04C  ///&lt; ECC parity 7</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR8_OFF     0x050  ///&lt; ECC parity 8</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR9_OFF     0x054  ///&lt; ECC parity 9</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR10_OFF    0x058  ///&lt; ECC parity 10</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR11_OFF    0x05C  ///&lt; ECC parity 11</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR12_OFF    0x060  ///&lt; ECC parity 12</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR13_OFF    0x064  ///&lt; ECC parity 13</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR14_OFF    0x068  ///&lt; ECC parity 14</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR15_OFF    0x06C  ///&lt; ECC parity 15</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP0_OFF      0x070  ///&lt; SETUP (CS_number = 0)</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE0_OFF      0x074  ///&lt; PULSE (CS_number = 0)</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CYCLE0_OFF      0x078  ///&lt; CYCLE (CS_number = 0)</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS0_OFF    0x07C  ///&lt; TIMINGS (CS_number = 0)</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE0_OFF       0x080  ///&lt; MODE (CS_number = 0)</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP1_OFF      0x084  ///&lt; SETUP (CS_number = 1)</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE1_OFF      0x088  ///&lt; PULSE (CS_number = 1)</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CYCLE1_OFF      0x08C  ///&lt; CYCLE (CS_number = 1)</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS1_OFF    0x090  ///&lt; TIMINGS (CS_number = 1)</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE1_OFF       0x094  ///&lt; MODE (CS_number = 1)</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP2_OFF      0x098  ///&lt; SETUP (CS_number = 2)</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE2_OFF      0x09C  ///&lt; PULSE (CS_number = 2)</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CYCLE2_OFF      0x0A0  ///&lt; CYCLE (CS_number = 2)</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS2_OFF    0x0A4  ///&lt; TIMINGS (CS_number = 2)</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE2_OFF       0x0A8  ///&lt; MODE (CS_number = 2)</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP3_OFF      0x0AC  ///&lt; SETUP (CS_number = 3)</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE3_OFF      0x0B0  ///&lt; PULSE (CS_number = 3)</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CYCLE3_OFF      0x0B4  ///&lt; CYCLE (CS_number = 3)</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS3_OFF    0x0B8  ///&lt; TIMINGS (CS_number = 3)</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE3_OFF       0x0BC  ///&lt; MODE (CS_number = 3)</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP4_OFF      0x0C0  ///&lt; SETUP (CS_number = 4)</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE4_OFF      0x0C4  ///&lt; PULSE (CS_number = 4)</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CYCLE4_OFF      0x0C8  ///&lt; CYCLE (CS_number = 4)</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS4_OFF    0x0CC  ///&lt; TIMINGS (CS_number = 4)</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE4_OFF       0x0D0  ///&lt; MODE (CS_number = 4)</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP5_OFF      0x0D4  ///&lt; SETUP (CS_number = 5)</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE5_OFF      0x0D8  ///&lt; PULSE (CS_number = 5)</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CYCLE5_OFF      0x0DC  ///&lt; CYCLE (CS_number = 5)</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS5_OFF    0x0E0  ///&lt; TIMINGS (CS_number = 5)</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE5_OFF       0x0E4  ///&lt; MODE (CS_number = 5)</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP6_OFF      0x0E8  ///&lt; SETUP (CS_number = 6)</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE6_OFF      0x0EC  ///&lt; PULSE (CS_number = 6)</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CYCLE6_OFF      0x0F0  ///&lt; CYCLE (CS_number = 6)</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS6_OFF    0x0F4  ///&lt; TIMINGS (CS_number = 6)</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE6_OFF       0x0F8  ///&lt; MODE (CS_number = 6)</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP7_OFF      0x0FC  ///&lt; SETUP (CS_number = 7)</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE7_OFF      0x100  ///&lt; PULSE (CS_number = 7)</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CYCLE7_OFF      0x104  ///&lt; CYCLE (CS_number = 7)</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS7_OFF    0x108  ///&lt; TIMINGS (CS_number = 7)</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE7_OFF       0x10C  ///&lt; MODE (CS_number = 7)</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#define SMC_OCMS_OFF        0x110  ///&lt; OCMS MODE</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#define SMC_KEY1_OFF        0x114  ///&lt; KEY1</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define SMC_KEY2_OFF        0x118  ///&lt; KEY2</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">#define SMC_WPCR_OFF        0x1E4  ///&lt; Write Protection Control</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#define SMC_WPSR_OFF        0x1E8  ///&lt; Write Protection Status</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00126"></a>00126 
<a name="l00130"></a>00130 <span class="comment">/*\{*/</span>
<a name="l00131"></a>00131 <span class="preprocessor">#define SMC_CFG        (*((reg32_t *)(SMC_BASE + SMC_CFG_OFF)))</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CTRL       (*((reg32_t *)(SMC_BASE + SMC_CTRL_OFF)))</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SR         (*((reg32_t *)(SMC_BASE + SMC_SR_OFF)))</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">#define SMC_IER        (*((reg32_t *)(SMC_BASE + SMC_IER_OFF)))</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">#define SMC_IDR        (*((reg32_t *)(SMC_BASE + SMC_IDR_OFF)))</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">#define SMC_IMR        (*((reg32_t *)(SMC_BASE + SMC_IMR_OFF)))</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ADDR       (*((reg32_t *)(SMC_BASE + SMC_ADDR_OFF)))</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#define SMC_BANK       (*((reg32_t *)(SMC_BASE + SMC_BANK_OFF)))</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_CTRL   (*((reg32_t *)(SMC_BASE + SMC_ECC_CTRL_OFF)))</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_MD     (*((reg32_t *)(SMC_BASE + SMC_ECC_MD_OFF)))</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_SR1    (*((reg32_t *)(SMC_BASE + SMC_ECC_SR1_OFF)))</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR0    (*((reg32_t *)(SMC_BASE + SMC_ECC_PR0_OFF)))</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR1    (*((reg32_t *)(SMC_BASE + SMC_ECC_PR1_OFF)))</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_SR2    (*((reg32_t *)(SMC_BASE + SMC_ECC_SR2_OFF)))</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR2    (*((reg32_t *)(SMC_BASE + SMC_ECC_PR2_OFF)))</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR3    (*((reg32_t *)(SMC_BASE + SMC_ECC_PR3_OFF)))</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR4    (*((reg32_t *)(SMC_BASE + SMC_ECC_PR4_OFF)))</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR5    (*((reg32_t *)(SMC_BASE + SMC_ECC_PR5_OFF)))</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR6    (*((reg32_t *)(SMC_BASE + SMC_ECC_PR6_OFF)))</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR7    (*((reg32_t *)(SMC_BASE + SMC_ECC_PR7_OFF)))</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR8    (*((reg32_t *)(SMC_BASE + SMC_ECC_PR8_OFF)))</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR9    (*((reg32_t *)(SMC_BASE + SMC_ECC_PR9_OFF)))</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR10   (*((reg32_t *)(SMC_BASE + SMC_ECC_PR10_OFF)))</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR11   (*((reg32_t *)(SMC_BASE + SMC_ECC_PR11_OFF)))</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR12   (*((reg32_t *)(SMC_BASE + SMC_ECC_PR12_OFF)))</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR13   (*((reg32_t *)(SMC_BASE + SMC_ECC_PR13_OFF)))</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR14   (*((reg32_t *)(SMC_BASE + SMC_ECC_PR14_OFF)))</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_PR15   (*((reg32_t *)(SMC_BASE + SMC_ECC_PR15_OFF)))</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP0     (*((reg32_t *)(SMC_BASE + SMC_SETUP0_OFF)))</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE0     (*((reg32_t *)(SMC_BASE + SMC_PULSE0_OFF)))</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CYCLE0     (*((reg32_t *)(SMC_BASE + SMC_CYCLE0_OFF)))</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS0   (*((reg32_t *)(SMC_BASE + SMC_TIMINGS0_OFF)))</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE0      (*((reg32_t *)(SMC_BASE + SMC_MODE0_OFF)))</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP1     (*((reg32_t *)(SMC_BASE + SMC_SETUP1_OFF)))</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE1     (*((reg32_t *)(SMC_BASE + SMC_PULSE1_OFF)))</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CYCLE1     (*((reg32_t *)(SMC_BASE + SMC_CYCLE1_OFF)))</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS1   (*((reg32_t *)(SMC_BASE + SMC_TIMINGS1_OFF)))</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE1      (*((reg32_t *)(SMC_BASE + SMC_MODE1_OFF)))</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP2     (*((reg32_t *)(SMC_BASE + SMC_SETUP2_OFF)))</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE2     (*((reg32_t *)(SMC_BASE + SMC_PULSE2_OFF)))</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CYCLE2     (*((reg32_t *)(SMC_BASE + SMC_CYCLE2_OFF)))</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS2   (*((reg32_t *)(SMC_BASE + SMC_TIMINGS2_OFF)))</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE2      (*((reg32_t *)(SMC_BASE + SMC_MODE2_OFF)))</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP3     (*((reg32_t *)(SMC_BASE + SMC_SETUP3_OFF)))</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE3     (*((reg32_t *)(SMC_BASE + SMC_PULSE3_OFF)))</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CYCLE3     (*((reg32_t *)(SMC_BASE + SMC_CYCLE3_OFF)))</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS3   (*((reg32_t *)(SMC_BASE + SMC_TIMINGS3_OFF)))</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE3      (*((reg32_t *)(SMC_BASE + SMC_MODE3_OFF)))</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP4     (*((reg32_t *)(SMC_BASE + SMC_SETUP4_OFF)))</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE4     (*((reg32_t *)(SMC_BASE + SMC_PULSE4_OFF)))</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CYCLE4     (*((reg32_t *)(SMC_BASE + SMC_CYCLE4_OFF)))</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS4   (*((reg32_t *)(SMC_BASE + SMC_TIMINGS4_OFF)))</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE4      (*((reg32_t *)(SMC_BASE + SMC_MODE4_OFF)))</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP5     (*((reg32_t *)(SMC_BASE + SMC_SETUP5_OFF)))</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE5     (*((reg32_t *)(SMC_BASE + SMC_PULSE5_OFF)))</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CYCLE5     (*((reg32_t *)(SMC_BASE + SMC_CYCLE5_OFF)))</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS5   (*((reg32_t *)(SMC_BASE + SMC_TIMINGS5_OFF)))</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE5      (*((reg32_t *)(SMC_BASE + SMC_MODE5_OFF)))</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP6     (*((reg32_t *)(SMC_BASE + SMC_SETUP6_OFF)))</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE6     (*((reg32_t *)(SMC_BASE + SMC_PULSE6_OFF)))</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CYCLE6     (*((reg32_t *)(SMC_BASE + SMC_CYCLE6_OFF)))</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS6   (*((reg32_t *)(SMC_BASE + SMC_TIMINGS6_OFF)))</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE6      (*((reg32_t *)(SMC_BASE + SMC_MODE6_OFF)))</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP7     (*((reg32_t *)(SMC_BASE + SMC_SETUP7_OFF)))</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE7     (*((reg32_t *)(SMC_BASE + SMC_PULSE7_OFF)))</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CYCLE7     (*((reg32_t *)(SMC_BASE + SMC_CYCLE7_OFF)))</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS7   (*((reg32_t *)(SMC_BASE + SMC_TIMINGS7_OFF)))</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE7      (*((reg32_t *)(SMC_BASE + SMC_MODE7_OFF)))</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#define SMC_OCMS       (*((reg32_t *)(SMC_BASE + SMC_OCMS_OFF)))</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="preprocessor">#define SMC_KEY1       (*((reg32_t *)(SMC_BASE + SMC_KEY1_OFF)))</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span><span class="preprocessor">#define SMC_KEY2       (*((reg32_t *)(SMC_BASE + SMC_KEY2_OFF)))</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="preprocessor">#define SMC_WPCR       (*((reg32_t *)(SMC_BASE + SMC_WPCR_OFF)))</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="preprocessor">#define SMC_WPSR       (*((reg32_t *)(SMC_BASE + SMC_WPSR_OFF)))</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00205"></a>00205 
<a name="l00209"></a>00209 <span class="comment">/*\{*/</span>
<a name="l00210"></a>00210 <span class="preprocessor">#define NFC_SRAM_BASE_ADDR  0x20100000  ///&lt; Base address of NFC SRAM</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="preprocessor">#define NFC_CMD_BASE_ADDR   0x60000000  ///&lt; Base address for NFC Address Command</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00213"></a>00213 
<a name="l00217"></a>00217 <span class="comment">/*\{*/</span>
<a name="l00218"></a>00218 <span class="preprocessor">#define NFC_CMD_CMD1           (0xFF &lt;&lt;  2)  ///&lt; Command Register Value for Cycle 1</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#define NFC_CMD_CMD2           (0xFF &lt;&lt; 10)  ///&lt; Command Register Value for Cycle 2</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#define NFC_CMD_VCMD2          BV(18)        ///&lt; Valid Cycle 2 Command</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="preprocessor">#define NFC_CMD_ACYCLE_SHIFT   19</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="preprocessor">#define NFC_CMD_ACYCLE_MASK    (0x7 &lt;&lt; 19)   ///&lt; Number of Address required for the current command</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="preprocessor">#define NFC_CMD_ACYCLE_NONE    (0x0 &lt;&lt; 19)   ///&lt; No address cycle</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="preprocessor">#define NFC_CMD_ACYCLE_ONE     (0x1 &lt;&lt; 19)   ///&lt; One address cycle</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="preprocessor">#define NFC_CMD_ACYCLE_TWO     (0x2 &lt;&lt; 19)   ///&lt; Two address cycles</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span><span class="preprocessor">#define NFC_CMD_ACYCLE_THREE   (0x3 &lt;&lt; 19)   ///&lt; Three address cycles</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span><span class="preprocessor">#define NFC_CMD_ACYCLE_FOUR    (0x4 &lt;&lt; 19)   ///&lt; Four address cycles</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span><span class="preprocessor">#define NFC_CMD_ACYCLE_FIVE    (0x5 &lt;&lt; 19)   ///&lt; Five address cycles</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span><span class="preprocessor">#define NFC_CMD_CSID_SHIFT     22            ///&lt; Chip Select shift</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#define NFC_CMD_CSID_MASK      (0x7 &lt;&lt; NFC_CMD_CSID_SHIFT)   ///&lt; Chip Select mask</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">#define NFC_CMD_NFCEN          BV(25)        ///&lt; NFC Enable</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="preprocessor">#define NFC_CMD_NFCWR          BV(26)        ///&lt; NFC Write Enable</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="preprocessor">#define NFC_CMD_NFCCMD         BV(27)        ///&lt; NFC Command Enable</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00235"></a>00235 
<a name="l00236"></a>00236 
<a name="l00240"></a>00240 <span class="comment">/*\{*/</span>
<a name="l00241"></a>00241 <span class="preprocessor">#define SMC_CFG_PAGESIZE_SHIFT       0</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CFG_PAGESIZE_MASK        (0x3 &lt;&lt; SMC_CFG_PAGESIZE_SHIFT)</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CFG_PAGESIZE_PS512_16    (0x0 &lt;&lt; 0)</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CFG_PAGESIZE_PS1024_32   (0x1 &lt;&lt; 0)</span>
<a name="l00245"></a>00245 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CFG_PAGESIZE_PS2048_64   (0x2 &lt;&lt; 0)</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CFG_PAGESIZE_PS4096_128  (0x3 &lt;&lt; 0)</span>
<a name="l00247"></a>00247 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CFG_WSPARE               (0x1 &lt;&lt; 8)</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CFG_RSPARE               (0x1 &lt;&lt; 9)</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CFG_EDGECTRL             (0x1 &lt;&lt; 12)</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CFG_RBEDGE               (0x1 &lt;&lt; 13)</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CFG_DTOCYC_SHIFT         16</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CFG_DTOCYC_MASK          (0xf &lt;&lt; SMC_CFG_DTOCYC_SHIFT)</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CFG_DTOCYC(value)        (SMC_CFG_DTOCYC_MASK &amp; ((value) &lt;&lt; SMC_CFG_DTOCYC_SHIFT))</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CFG_DTOMUL_SHIFT         20</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CFG_DTOMUL_MASK          (0x7 &lt;&lt; SMC_CFG_DTOMUL_SHIFT)</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CFG_DTOMUL_X1            (0x0 &lt;&lt; 20)</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CFG_DTOMUL_X16           (0x1 &lt;&lt; 20)</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CFG_DTOMUL_X128          (0x2 &lt;&lt; 20)</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CFG_DTOMUL_X256          (0x3 &lt;&lt; 20)</span>
<a name="l00260"></a>00260 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CFG_DTOMUL_X1024         (0x4 &lt;&lt; 20)</span>
<a name="l00261"></a>00261 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CFG_DTOMUL_X4096         (0x5 &lt;&lt; 20)</span>
<a name="l00262"></a>00262 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CFG_DTOMUL_X65536        (0x6 &lt;&lt; 20)</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CFG_DTOMUL_X1048576      (0x7 &lt;&lt; 20)</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00265"></a>00265 
<a name="l00269"></a>00269 <span class="comment">/*\{*/</span>
<a name="l00270"></a>00270 <span class="preprocessor">#define SMC_CTRL_NFCEN   BV(0)</span>
<a name="l00271"></a>00271 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CTRL_NFCDIS  BV(1)</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00273"></a>00273 
<a name="l00277"></a>00277 <span class="comment">/*\{*/</span>
<a name="l00278"></a>00278 <span class="preprocessor">#define SMC_SR_SMCSTS        BV(0)</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SR_RB_RISE       BV(4)</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SR_RB_FALL       BV(5)</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SR_NFCBUSY       BV(8)</span>
<a name="l00282"></a>00282 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SR_NFCWR         BV(11)</span>
<a name="l00283"></a>00283 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SR_NFCSID_SHIFT  12</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SR_NFCSID_MASK   (0x7 &lt;&lt; SMC_SR_NFCSID_SHIFT)</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SR_XFRDONE       BV(16)</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SR_CMDDONE       BV(17)</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SR_DTOE          BV(20)</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SR_UNDEF         BV(21)</span>
<a name="l00289"></a>00289 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SR_AWB           BV(22)</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SR_NFCASE        BV(23)</span>
<a name="l00291"></a>00291 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SR_RB_EDGE0      BV(24)</span>
<a name="l00292"></a>00292 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00293"></a>00293 
<a name="l00297"></a>00297 <span class="comment">/*\{*/</span>
<a name="l00298"></a>00298 <span class="preprocessor">#define SMC_ECC_CTRL_RST    BV(0)</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_CTRL_SWRST  BV(1)</span>
<a name="l00300"></a>00300 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00301"></a>00301 
<a name="l00305"></a>00305 <span class="comment">/*\{*/</span>
<a name="l00306"></a>00306 <span class="preprocessor">#define SMC_ECC_MD_ECC_PAGESIZE_SHIFT        0</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_MD_ECC_PAGESIZE_MASK         0x3</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_MD_ECC_PAGESIZE_PS512_16     0x0</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_MD_ECC_PAGESIZE_PS1024_32    0x1</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_MD_ECC_PAGESIZE_PS2048_64    0x2</span>
<a name="l00311"></a>00311 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_MD_ECC_PAGESIZE_PS4096_128   0x3</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_MD_TYPCORREC_SHIFT           4</span>
<a name="l00313"></a>00313 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_MD_TYPCORREC_MASK            (0x3 &lt;&lt; SMC_ECC_MD_TYPCORREC_SHIFT)</span>
<a name="l00314"></a>00314 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_MD_TYPCORREC_CPAGE           (0x0 &lt;&lt; SMC_ECC_MD_TYPCORREC_SHIFT)</span>
<a name="l00315"></a>00315 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_MD_TYPCORREC_C256B           (0x1 &lt;&lt; SMC_ECC_MD_TYPCORREC_SHIFT)</span>
<a name="l00316"></a>00316 <span class="preprocessor"></span><span class="preprocessor">#define SMC_ECC_MD_TYPCORREC_C512B           (0x2 &lt;&lt; SMC_ECC_MD_TYPCORREC_SHIFT)</span>
<a name="l00317"></a>00317 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00318"></a>00318 
<a name="l00322"></a>00322 <span class="comment">/*\{*/</span>
<a name="l00323"></a>00323 <span class="preprocessor">#define SMC_SETUP_NWE_SETUP_MASK      0x3f</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP_NWE_SETUP(x)        (SMC_SETUP_NWE_SETUP_MASK &amp; (x))</span>
<a name="l00325"></a>00325 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP_NCS_WR_SETUP_SHIFT  8</span>
<a name="l00326"></a>00326 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP_NCS_WR_SETUP_MASK   (0x3f &lt;&lt; SMC_SETUP_NCS_WR_SETUP_SHIFT)</span>
<a name="l00327"></a>00327 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP_NCS_WR_SETUP(x)     (SMC_SETUP_NCS_WR_SETUP_MASK &amp; ((x) &lt;&lt; SMC_SETUP_NCS_WR_SETUP_SHIFT))</span>
<a name="l00328"></a>00328 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP_NRD_SETUP_SHIFT     16</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP_NRD_SETUP_MASK      (0x3f &lt;&lt; SMC_SETUP_NRD_SETUP_SHIFT)</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP_NRD_SETUP(x)        (SMC_SETUP_NRD_SETUP_MASK &amp; ((x) &lt;&lt; SMC_SETUP_NRD_SETUP_SHIFT))</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP_NCS_RD_SETUP_SHIFT  24</span>
<a name="l00332"></a>00332 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP_NCS_RD_SETUP_MASK   (0x3f &lt;&lt; SMC_SETUP_NCS_RD_SETUP_SHIFT)</span>
<a name="l00333"></a>00333 <span class="preprocessor"></span><span class="preprocessor">#define SMC_SETUP_NCS_RD_SETUP(x)     (SMC_SETUP_NCS_RD_SETUP_MASK &amp; ((x) &lt;&lt; SMC_SETUP_NCS_RD_SETUP_SHIFT))</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00335"></a>00335 
<a name="l00339"></a>00339 <span class="comment">/*\{*/</span>
<a name="l00340"></a>00340 <span class="preprocessor">#define SMC_PULSE_NWE_PULSE_MASK      0x3f</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE_NWE_PULSE(x)        (SMC_PULSE_NWE_PULSE_MASK &amp; (x))</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE_NCS_WR_PULSE_SHIFT  8</span>
<a name="l00343"></a>00343 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE_NCS_WR_PULSE_MASK   (0x3f &lt;&lt; SMC_PULSE_NCS_WR_PULSE_SHIFT)</span>
<a name="l00344"></a>00344 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE_NCS_WR_PULSE(x)     (SMC_PULSE_NCS_WR_PULSE_MASK &amp; ((x) &lt;&lt; SMC_PULSE_NCS_WR_PULSE_SHIFT))</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE_NRD_PULSE_SHIFT     16</span>
<a name="l00346"></a>00346 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE_NRD_PULSE_MASK      (0x3f &lt;&lt; SMC_PULSE_NRD_PULSE_SHIFT)</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE_NRD_PULSE(x)        (SMC_PULSE_NRD_PULSE_MASK &amp; ((x) &lt;&lt; SMC_PULSE_NRD_PULSE_SHIFT))</span>
<a name="l00348"></a>00348 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE_NCS_RD_PULSE_SHIFT  24</span>
<a name="l00349"></a>00349 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE_NCS_RD_PULSE_MASK   (0x3f &lt;&lt; SMC_PULSE_NCS_RD_PULSE_SHIFT)</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span><span class="preprocessor">#define SMC_PULSE_NCS_RD_PULSE(x)     (SMC_PULSE_NCS_RD_PULSE_MASK &amp; ((x) &lt;&lt; SMC_PULSE_NCS_RD_PULSE_SHIFT))</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00352"></a>00352 
<a name="l00356"></a>00356 <span class="comment">/*\{*/</span>
<a name="l00357"></a>00357 <span class="preprocessor">#define SMC_CYCLE_NWE_CYCLE_MASK      0x1ff</span>
<a name="l00358"></a>00358 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CYCLE_NWE_CYCLE(x)        (SMC_CYCLE_NWE_CYCLE_MASK &amp; (x))</span>
<a name="l00359"></a>00359 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CYCLE_NRD_CYCLE_SHIFT     16</span>
<a name="l00360"></a>00360 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CYCLE_NRD_CYCLE_MASK      (0x1ff &lt;&lt; SMC_CYCLE_NRD_CYCLE_SHIFT)</span>
<a name="l00361"></a>00361 <span class="preprocessor"></span><span class="preprocessor">#define SMC_CYCLE_NRD_CYCLE(x)        (SMC_CYCLE_NRD_CYCLE_MASK &amp; ((x) &lt;&lt; SMC_CYCLE_NRD_CYCLE_SHIFT))</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00363"></a>00363 
<a name="l00367"></a>00367 <span class="comment">/*\{*/</span>
<a name="l00368"></a>00368 <span class="preprocessor">#define SMC_TIMINGS_TCLR_SHIFT     0</span>
<a name="l00369"></a>00369 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS_TCLR_MASK      (0xf &lt;&lt; SMC_TIMINGS_TCLR_SHIFT)</span>
<a name="l00370"></a>00370 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS_TCLR(value)    (SMC_TIMINGS_TCLR_MASK &amp; ((value) &lt;&lt; SMC_TIMINGS_TCLR_SHIFT))</span>
<a name="l00371"></a>00371 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS_TADL_SHIFT     4</span>
<a name="l00372"></a>00372 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS_TADL_MASK      (0xf &lt;&lt; SMC_TIMINGS_TADL_SHIFT)</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS_TADL(value)    (SMC_TIMINGS_TADL_MASK &amp; ((value) &lt;&lt; SMC_TIMINGS_TADL_SHIFT))</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS_TAR_SHIFT      8</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS_TAR_MASK       (0xf &lt;&lt; SMC_TIMINGS_TAR_SHIFT)</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS_TAR(value)     (SMC_TIMINGS_TAR_MASK &amp; ((value) &lt;&lt; SMC_TIMINGS_TAR_SHIFT))</span>
<a name="l00377"></a>00377 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS_OCMS           BV(12)</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS_TRR_SHIFT      16</span>
<a name="l00379"></a>00379 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS_TRR_MASK       (0xf &lt;&lt; SMC_TIMINGS_TRR_SHIFT)</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS_TRR(value)     (SMC_TIMINGS_TRR_MASK &amp; ((value) &lt;&lt; SMC_TIMINGS_TRR_SHIFT))</span>
<a name="l00381"></a>00381 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS_TWB_SHIFT      24</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS_TWB_MASK       (0xf &lt;&lt; SMC_TIMINGS_TWB_SHIFT)</span>
<a name="l00383"></a>00383 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS_TWB(value)     (SMC_TIMINGS_TWB_MASK &amp; ((value) &lt;&lt; SMC_TIMINGS_TWB_SHIFT))</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS_RBNSEL_SHIFT   28</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS_RBNSEL_MASK    (0x7 &lt;&lt; SMC_TIMINGS_RBNSEL_SHIFT)</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS_RBNSEL(value)  (SMC_TIMINGS_RBNSEL_MASK &amp; ((value) &lt;&lt; SMC_TIMINGS_RBNSEL_SHIFT))</span>
<a name="l00387"></a>00387 <span class="preprocessor"></span><span class="preprocessor">#define SMC_TIMINGS_NFSEL          BV(31)</span>
<a name="l00388"></a>00388 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00389"></a>00389 
<a name="l00393"></a>00393 <span class="comment">/*\{*/</span>
<a name="l00394"></a>00394 <span class="preprocessor">#define SMC_MODE_READ_MODE            BV(0)</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE_WRITE_MODE           BV(1)</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE_EXNW_MODE_SHIFT      4</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE_EXNW_MODE_MASK       (0x3 &lt;&lt; SMC_MODE_EXNW_MODE_SHIFT)</span>
<a name="l00398"></a>00398 <span class="preprocessor"></span><span class="preprocessor">#define   SMC_MODE_EXNW_MODE_DISABLED (0x0 &lt;&lt; SNC_MODE_EXNW_MODE_SHIFT)</span>
<a name="l00399"></a>00399 <span class="preprocessor"></span><span class="preprocessor">#define   SMC_MODE_EXNW_MODE_FROZEN   (0x2 &lt;&lt; SNC_MODE_EXNW_MODE_SHIFT)</span>
<a name="l00400"></a>00400 <span class="preprocessor"></span><span class="preprocessor">#define   SMC_MODE_EXNW_MODE_READY    (0x3 &lt;&lt; SNC_MODE_EXNW_MODE_SHIFT)</span>
<a name="l00401"></a>00401 <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE_BAT                  BV(8)</span>
<a name="l00402"></a>00402 <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE_DBW                  BV(12)</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE_TDF_CYCLES_SHIFT     16</span>
<a name="l00404"></a>00404 <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE_TDF_CYCLES_MASK      (0xf &lt;&lt; SMC_MODE_TDF_CYCLES_SHIFT)</span>
<a name="l00405"></a>00405 <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE_TDF_CYCLES(x)        (SMC_MODE_TDF_CYCLES_MASK &amp; ((x) &lt;&lt; SMC_MODE_TDF_CYCLES_SHIFT))</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="preprocessor">#define SMC_MODE_TDF_MODE             BV(20)</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00408"></a>00408 
<a name="l00409"></a>00409 <span class="preprocessor">#endif </span><span class="comment">/* CPU_CM3_SAM3X || CPU_CM3_SAM3U */</span>
<a name="l00410"></a>00410 
<a name="l00411"></a>00411 <span class="preprocessor">#endif </span><span class="comment">/* SAM3_SMC_H */</span>
</pre></div></div>
</div>


