
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/vedic8x8/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/vedic8x8
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8.v
# synth_design -part xc7z020clg484-3 -top vedic8x8 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top vedic8x8 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13448 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1500.539 ; gain = 25.895 ; free physical = 253069 ; free virtual = 314425
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vedic8x8' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8.v:1]
INFO: [Synth 8-6157] synthesizing module 'vedic4x4' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8.v:21]
INFO: [Synth 8-6157] synthesizing module 'vedic2x2' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8.v:41]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8.v:107]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8.v:107]
INFO: [Synth 8-6155] done synthesizing module 'vedic2x2' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8.v:41]
INFO: [Synth 8-6157] synthesizing module 'ripple_adder_4bit' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8.v:87]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8.v:97]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8.v:97]
INFO: [Synth 8-6155] done synthesizing module 'ripple_adder_4bit' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8.v:87]
INFO: [Synth 8-6157] synthesizing module 'ripple_adder_6bit' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8.v:74]
INFO: [Synth 8-6155] done synthesizing module 'ripple_adder_6bit' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8.v:74]
INFO: [Synth 8-6155] done synthesizing module 'vedic4x4' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8.v:21]
INFO: [Synth 8-6157] synthesizing module 'ripple_adder_8bit' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8.v:65]
INFO: [Synth 8-6155] done synthesizing module 'ripple_adder_8bit' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8.v:65]
INFO: [Synth 8-6157] synthesizing module 'ripple_adder_12bit' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8.v:56]
INFO: [Synth 8-6155] done synthesizing module 'ripple_adder_12bit' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8.v:56]
INFO: [Synth 8-6155] done synthesizing module 'vedic8x8' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/vedic8x8.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 71.660 ; free physical = 253079 ; free virtual = 314431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 71.660 ; free physical = 253064 ; free virtual = 314415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.305 ; gain = 79.660 ; free physical = 253069 ; free virtual = 314420
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.305 ; gain = 87.660 ; free physical = 253051 ; free virtual = 314403
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 224   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module half_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1725.324 ; gain = 250.680 ; free physical = 253355 ; free virtual = 314707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1725.324 ; gain = 250.680 ; free physical = 253332 ; free virtual = 314684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1725.324 ; gain = 250.680 ; free physical = 253333 ; free virtual = 314684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1725.324 ; gain = 250.680 ; free physical = 253268 ; free virtual = 314620
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1725.324 ; gain = 250.680 ; free physical = 253268 ; free virtual = 314619
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1725.324 ; gain = 250.680 ; free physical = 253267 ; free virtual = 314618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1725.324 ; gain = 250.680 ; free physical = 253267 ; free virtual = 314618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1725.324 ; gain = 250.680 ; free physical = 253265 ; free virtual = 314617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1725.324 ; gain = 250.680 ; free physical = 253265 ; free virtual = 314617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    13|
|2     |LUT3 |    10|
|3     |LUT4 |    16|
|4     |LUT5 |    21|
|5     |LUT6 |    64|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   124|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1725.324 ; gain = 250.680 ; free physical = 253265 ; free virtual = 314616
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1725.324 ; gain = 250.680 ; free physical = 253262 ; free virtual = 314613
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1725.324 ; gain = 250.680 ; free physical = 253268 ; free virtual = 314619
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1850.480 ; gain = 0.000 ; free physical = 252955 ; free virtual = 314307
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1850.480 ; gain = 375.934 ; free physical = 253010 ; free virtual = 314362
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2412.137 ; gain = 561.656 ; free physical = 251552 ; free virtual = 312916
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.137 ; gain = 0.000 ; free physical = 251551 ; free virtual = 312915
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2436.148 ; gain = 0.000 ; free physical = 251551 ; free virtual = 312916
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/vedic8x8/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/vedic8x8/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2498.184 ; gain = 0.000 ; free physical = 252593 ; free virtual = 313953

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1deb0b54

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2498.184 ; gain = 0.000 ; free physical = 252596 ; free virtual = 313957

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1deb0b54

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2498.184 ; gain = 0.000 ; free physical = 253572 ; free virtual = 314945
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1deb0b54

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2498.184 ; gain = 0.000 ; free physical = 253573 ; free virtual = 314946
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1deb0b54

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2498.184 ; gain = 0.000 ; free physical = 253572 ; free virtual = 314945
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1deb0b54

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2498.184 ; gain = 0.000 ; free physical = 253573 ; free virtual = 314946
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1deb0b54

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2498.184 ; gain = 0.000 ; free physical = 253572 ; free virtual = 314945
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1deb0b54

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2498.184 ; gain = 0.000 ; free physical = 253572 ; free virtual = 314945
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2498.184 ; gain = 0.000 ; free physical = 253572 ; free virtual = 314945
Ending Logic Optimization Task | Checksum: 1deb0b54

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2498.184 ; gain = 0.000 ; free physical = 253572 ; free virtual = 314945

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1deb0b54

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2498.184 ; gain = 0.000 ; free physical = 253567 ; free virtual = 314943

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1deb0b54

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2498.184 ; gain = 0.000 ; free physical = 253567 ; free virtual = 314943

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2498.184 ; gain = 0.000 ; free physical = 253567 ; free virtual = 314943
Ending Netlist Obfuscation Task | Checksum: 1deb0b54

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2498.184 ; gain = 0.000 ; free physical = 253567 ; free virtual = 314943
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2498.184 ; gain = 0.000 ; free physical = 253567 ; free virtual = 314943
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 1deb0b54
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module vedic8x8 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2514.164 ; gain = 0.000 ; free physical = 253555 ; free virtual = 314932
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2514.164 ; gain = 0.000 ; free physical = 253554 ; free virtual = 314931
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2514.164 ; gain = 0.000 ; free physical = 253553 ; free virtual = 314931
Power optimization passes: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2514.164 ; gain = 0.000 ; free physical = 253553 ; free virtual = 314931
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2514.164 ; gain = 0.000 ; free physical = 253514 ; free virtual = 314886
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 253515 ; free virtual = 314888


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design vedic8x8 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 1deb0b54

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 253515 ; free virtual = 314887
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 1deb0b54
Power optimization: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2634.223 ; gain = 136.039 ; free physical = 253515 ; free virtual = 314887
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27714064 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1deb0b54

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 253554 ; free virtual = 314926
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 1deb0b54

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 253554 ; free virtual = 314926
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 1deb0b54

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 253552 ; free virtual = 314924
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 1deb0b54

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 253552 ; free virtual = 314924
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1deb0b54

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 253551 ; free virtual = 314924

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 253551 ; free virtual = 314924
Ending Netlist Obfuscation Task | Checksum: 1deb0b54

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 253551 ; free virtual = 314924
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 252767 ; free virtual = 314124
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12f38912

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 252767 ; free virtual = 314124
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 252766 ; free virtual = 314123

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12f38912

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 252730 ; free virtual = 314088

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 75473c73

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 252744 ; free virtual = 314101

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 75473c73

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 252744 ; free virtual = 314102
Phase 1 Placer Initialization | Checksum: 75473c73

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 252744 ; free virtual = 314102

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 75473c73

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 252742 ; free virtual = 314100
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 5caf3044

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 252569 ; free virtual = 313926

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 5caf3044

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 252567 ; free virtual = 313924

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 7ac29726

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 252565 ; free virtual = 313922

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 84e93353

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 252563 ; free virtual = 313920

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 84e93353

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 252562 ; free virtual = 313919

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1b656e123

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 252535 ; free virtual = 313892

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b656e123

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 252530 ; free virtual = 313887

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b656e123

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 252528 ; free virtual = 313886
Phase 3 Detail Placement | Checksum: 1b656e123

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 252528 ; free virtual = 313885

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1b656e123

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 252526 ; free virtual = 313883

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b656e123

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 252524 ; free virtual = 313882

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b656e123

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 252523 ; free virtual = 313880

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 252521 ; free virtual = 313879
Phase 4.4 Final Placement Cleanup | Checksum: 1b656e123

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 252521 ; free virtual = 313878
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b656e123

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 252520 ; free virtual = 313877
Ending Placer Task | Checksum: d8e63641

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 252525 ; free virtual = 313882
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 252524 ; free virtual = 313881
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
3 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 252493 ; free virtual = 313850
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 252555 ; free virtual = 313912
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 252517 ; free virtual = 313875
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/vedic8x8/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c5f2ad2f ConstDB: 0 ShapeSum: 12f38912 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "a[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: cd621969

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 255220 ; free virtual = 316523
Post Restoration Checksum: NetGraph: 70b01f26 NumContArr: 5cb1fa43 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: cd621969

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 255222 ; free virtual = 316524

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: cd621969

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 255186 ; free virtual = 316488

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: cd621969

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 255187 ; free virtual = 316489
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e30ff918

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 255168 ; free virtual = 316470
Phase 2 Router Initialization | Checksum: e30ff918

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 255167 ; free virtual = 316469

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1307c2b59

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 255058 ; free virtual = 316360

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1307c2b59

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 255055 ; free virtual = 316358
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 1307c2b59

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 255052 ; free virtual = 316354

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
Phase 4.2 Global Iteration 1 | Checksum: 197965382

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 255036 ; free virtual = 316338
Phase 4 Rip-up And Reroute | Checksum: 197965382

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 255036 ; free virtual = 316338

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 197965382

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 255033 ; free virtual = 316335

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 197965382

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 255040 ; free virtual = 316342
Phase 5 Delay and Skew Optimization | Checksum: 197965382

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 255039 ; free virtual = 316341

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 197965382

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 255043 ; free virtual = 316345
Phase 6.1 Hold Fix Iter | Checksum: 197965382

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 255042 ; free virtual = 316344
Phase 6 Post Hold Fix | Checksum: 197965382

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 255043 ; free virtual = 316345

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00497049 %
  Global Horizontal Routing Utilization  = 0.00388776 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 197965382

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 255022 ; free virtual = 316324

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 197965382

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 255021 ; free virtual = 316323

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: dedc834a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 255018 ; free virtual = 316320

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: dedc834a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 255016 ; free virtual = 316318
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 255044 ; free virtual = 316346

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 255055 ; free virtual = 316357
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 255072 ; free virtual = 316374
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 255010 ; free virtual = 316313
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.223 ; gain = 0.000 ; free physical = 255008 ; free virtual = 316311
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/vedic8x8/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/vedic8x8/post_route_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/vedic8x8/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/vedic8x8/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2733.371 ; gain = 0.000 ; free physical = 254755 ; free virtual = 316057
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 22:04:38 2022...
