
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009422                       # Number of seconds simulated
sim_ticks                                  9422075500                       # Number of ticks simulated
final_tick                                 9422075500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  91395                       # Simulator instruction rate (inst/s)
host_op_rate                                   129879                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              810919896                       # Simulator tick rate (ticks/s)
host_mem_usage                                 649208                       # Number of bytes of host memory used
host_seconds                                    11.62                       # Real time elapsed on the host
sim_insts                                     1061912                       # Number of instructions simulated
sim_ops                                       1509062                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           30336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         8590592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8620928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        30336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         30336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      6327424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6327424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           134228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              134702                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         98866                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              98866                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            3219673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          911751556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             914971229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       3219673                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3219673                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       671553099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            671553099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       671553099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           3219673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         911751556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1586524328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      134702                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      98866                       # Number of write requests accepted
system.mem_ctrls.readBursts                    134702                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    98866                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                8620928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6326208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8620928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6327424                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6274                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    9422024500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                134702                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                98866                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  113678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        36389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    410.747424                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   320.359961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.247461                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4399     12.09%     12.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6118     16.81%     28.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1657      4.55%     33.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1064      2.92%     36.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21001     57.71%     94.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           59      0.16%     94.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           76      0.21%     94.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          157      0.43%     94.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1858      5.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36389                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6176                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.809585                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.293875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.381604                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6046     97.90%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           18      0.29%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          110      1.78%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6176                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.005019                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.004635                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.117218                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6164     99.81%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.02%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3      0.05%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6176                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1676616250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              4202278750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  673510000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12446.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31196.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       914.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       671.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    914.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    671.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   111772                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   85386                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.37                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      40339.53                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                137236680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 74881125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               524292600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              319489920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            615357600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           5513703480                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            816391500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             8001352905                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            849.254245                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   1293964250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     314600000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    7813072000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                137849040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 75215250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               526320600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              320934960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            615357600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           5523280335                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            807982500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             8006940285                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            849.848523                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1281767250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     314600000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    7825255250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                  141033                       # Number of BP lookups
system.cpu.branchPred.condPredicted            141033                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              4982                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               116905                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  114243                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.722937                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2621                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 97                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.cpu.numCycles                         18844152                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              82141                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1153475                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      141033                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             116864                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      18723744                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   10082                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   48                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           402                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     68288                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2403                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           18811398                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.089241                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.756450                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 18478146     98.23%     98.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    58734      0.31%     98.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    25605      0.14%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    31660      0.17%     98.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    31252      0.17%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    14284      0.08%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    33019      0.18%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    30306      0.16%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   108392      0.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             18811398                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.007484                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.061211                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    86771                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              18509953                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     42237                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                167396                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   5041                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                1655288                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   5041                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   140611                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 9075703                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2084                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    134337                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               9453622                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1622262                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   268                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    316                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   2596                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                9380362                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             1605471                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               4433060                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          2754378                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               976                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1473191                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   132238                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 33                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             32                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    960427                       # count of insts added to the skid buffer
system.cpu.rename.exceptionEntryStallCycles            0                       # count of cycles rename stalled for exception entry serializing insts
system.cpu.rename.modifyProgramStatusStallCycles            0                       # count of cycles rename stalled for modifying CPRS reg serializing insts
system.cpu.rename.explicitSyncStallCycles            0                       # count of cycles rename stalled for explicit syncronization serializing insts
system.cpu.rename.otherStallCycles                  0                       # count of cycles rename stalled for other serializing insts
system.cpu.rename.serializeBeforeStallCycles            0                       # count of cycles rename stalled for before serializing insts
system.cpu.rename.serializeAfterStallCycles         2084                       # count of cycles rename stalled for after serializing insts
system.cpu.rename.exceptionEntrySerialInstNum            0                       # the number of exception entry serializing insts
system.cpu.rename.modifyProgramStatusSerialInstNum            0                       # the number of modifying CPSR registers serializing insts
system.cpu.rename.explicitSyncSerialInstNum            0                       # the number of explicit syncronization serializing insts
system.cpu.rename.otherSerialInstNum                0                       # the number of other serializing insts
system.cpu.rename.serializeBeforeNum                0                       # the number of before serializing insts
system.cpu.rename.serializeAfterNum                33                       # the number of before serializing insts
system.cpu.memDep0.insertedLoads               362954                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              328359                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               220                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3322                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1555736                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               12351                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1554015                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               146                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           58957                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        80595                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            101                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      18811398                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.082610                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.521763                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            18106648     96.25%     96.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              377252      2.01%     98.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              120430      0.64%     98.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               26509      0.14%     99.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               68449      0.36%     99.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               95591      0.51%     99.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               11354      0.06%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                4819      0.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 346      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        18811398                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     404      1.01%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     9      0.02%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  34971     87.51%     88.54% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4578     11.46%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             20721      1.33%      1.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                843839     54.30%     55.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   22      0.00%     55.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    42      0.00%     55.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 325      0.02%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               361483     23.26%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              327583     21.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1554015                       # Type of FU issued
system.cpu.iq.rate                           0.082467                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       39962                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.025715                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           21958361                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1626316                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1545936                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                1175                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                742                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          566                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1572658                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     598                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              258                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         3504                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1779                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         16020                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   5041                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    6425                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               8730125                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1568087                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              7739                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                362954                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               328359                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              12236                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               8684079                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             14                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            195                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         5066                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 5261                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1547470                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                360877                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6545                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       688265                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   121557                       # Number of branches executed
system.cpu.iew.exec_stores                     327388                       # Number of stores executed
system.cpu.iew.exec_rate                     0.082119                       # Inst execution rate
system.cpu.iew.wb_sent                        1546870                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1546502                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    583824                       # num instructions producing a value
system.cpu.iew.wb_consumers                    806819                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.082068                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.723612                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           59006                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           12246                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              5028                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     18801140                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.080264                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.530258                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     18186754     96.73%     96.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       218014      1.16%     97.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       129233      0.69%     98.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       181962      0.97%     99.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        33319      0.18%     99.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        16476      0.09%     99.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2847      0.02%     99.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         6322      0.03%     99.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        26213      0.14%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     18801140                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1061912                       # Number of instructions committed
system.cpu.commit.committedOps                1509062                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         685973                       # Number of memory references committed
system.cpu.commit.loads                        359418                       # Number of loads committed
system.cpu.commit.membars                          24                       # Number of memory barriers committed
system.cpu.commit.branches                     120702                       # Number of branches committed
system.cpu.commit.fp_insts                        544                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1492418                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  161                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        16350      1.08%      1.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           806362     53.43%     54.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              21      0.00%     54.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               42      0.00%     54.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            314      0.02%     54.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     54.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     54.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     54.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     54.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     54.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     54.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     54.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     54.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     54.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     54.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     54.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     54.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     54.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     54.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     54.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     54.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     54.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     54.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     54.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     54.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          359418     23.82%     78.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         326555     21.64%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1509062                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 26213                       # number cycles where commit BW limit reached
system.cpu.commit.totCriticalPathLength             0                       # Total critical path length when mis-branch enters ROB
system.cpu.commit.numSerializingInsts               0                       # Total number of serializing instructions
system.cpu.commit.avgCriticalPathLength           nan                       # Average critical path length when mis-branch enters ROB
system.cpu.commit.robInstDistr::samples             0                       # number of instructions in ROB when serializing instruction entering
system.cpu.rob.rob_reads                     20342995                       # The number of ROB reads
system.cpu.rob.rob_writes                     3146524                       # The number of ROB writes
system.cpu.timesIdled                             275                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           32754                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1061912                       # Number of Instructions Simulated
system.cpu.committedOps                       1509062                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              17.745493                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        17.745493                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.056352                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.056352                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  2640132                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1076950                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       826                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      332                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    630969                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   436254                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  928554                       # number of misc regfile reads
system.cpu.dcache.tags.replacements            150101                       # number of replacements
system.cpu.dcache.tags.tagsinuse           260.351480                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              547366                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            150613                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.634255                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        7569206000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   260.351480                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.508499                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.508499                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          199                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          313                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3014369                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3014369                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       296722                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          296722                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       250644                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         250644                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        547366                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           547366                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       547366                       # number of overall hits
system.cpu.dcache.overall_hits::total          547366                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        30805                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         30805                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       104998                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       104998                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        32770                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        32770                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data       135803                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         135803                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       168573                       # number of overall misses
system.cpu.dcache.overall_misses::total        168573                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1364107250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1364107250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   8608975497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8608975497                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   9973082747                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9973082747                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   9973082747                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9973082747                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       327527                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       327527                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       355642                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       355642                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        32770                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        32770                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       683169                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       683169                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       715939                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       715939                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.094053                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094053                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.295235                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.295235                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.198784                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.198784                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.235457                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.235457                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 44282.007791                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44282.007791                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 81991.804577                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81991.804577                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 73437.867698                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73437.867698                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 59161.803770                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59161.803770                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       986279                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             15905                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    62.010626                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       127317                       # number of writebacks
system.cpu.dcache.writebacks::total            127317                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        17957                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17957                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        17958                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17958                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        17958                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17958                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        12848                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12848                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       104997                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       104997                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        32770                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        32770                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       117845                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       117845                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       150615                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       150615                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    540027500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    540027500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   8406359747                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8406359747                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   2309382500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   2309382500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   8946387247                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8946387247                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  11255769747                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11255769747                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.039227                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.039227                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.295232                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.295232                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.172498                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.172498                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.210374                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.210374                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 42032.028331                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42032.028331                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 80062.856529                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80062.856529                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 70472.459567                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 70472.459567                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 75916.561984                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75916.561984                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 74732.063520                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74732.063520                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               117                       # number of replacements
system.cpu.icache.tags.tagsinuse           340.282930                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               67655                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               510                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            132.656863                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   340.282930                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.664615                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.664615                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          393                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            273662                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           273662                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst        67655                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           67655                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         67655                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            67655                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        67655                       # number of overall hits
system.cpu.icache.overall_hits::total           67655                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          633                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           633                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          633                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            633                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          633                       # number of overall misses
system.cpu.icache.overall_misses::total           633                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     46187750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46187750                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     46187750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46187750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     46187750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46187750                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        68288                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        68288                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        68288                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        68288                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        68288                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        68288                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.009270                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009270                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.009270                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009270                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.009270                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009270                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 72966.429700                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72966.429700                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 72966.429700                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72966.429700                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 72966.429700                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72966.429700                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          123                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          123                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          123                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          123                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          123                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          123                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          510                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          510                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          510                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          510                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          510                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          510                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     37428000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37428000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     37428000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37428000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     37428000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37428000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.007468                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007468                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.007468                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007468                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.007468                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007468                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 73388.235294                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73388.235294                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 73388.235294                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73388.235294                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 73388.235294                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73388.235294                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    101932                       # number of replacements
system.l2.tags.tagsinuse                  6820.024603                       # Cycle average of tags in use
system.l2.tags.total_refs                       39000                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    134444                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.290084                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2493.809935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        320.897155                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       4005.317513                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.076105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.009793                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.122233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.208131                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          199                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1801                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        12070                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18442                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2466976                       # Number of tag accesses
system.l2.tags.data_accesses                  2466976                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                   36                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                16372                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16408                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           127317                       # number of Writeback hits
system.l2.Writeback_hits::total                127317                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                 15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    15                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                    36                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 16387                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16423                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   36                       # number of overall hits
system.l2.overall_hits::cpu.data                16387                       # number of overall hits
system.l2.overall_hits::total                   16423                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                474                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              29246                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 29720                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data           104982                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              104982                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 474                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              134228                       # number of demand (read+write) misses
system.l2.demand_misses::total                 134702                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                474                       # number of overall misses
system.l2.overall_misses::cpu.data             134228                       # number of overall misses
system.l2.overall_misses::total                134702                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     36536750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data   2618234750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2654771500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   8301200000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8301200000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      36536750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   10919434750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10955971500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     36536750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  10919434750                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10955971500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              510                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            45618                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               46128                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       127317                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            127317                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         104997                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            104997                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               510                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            150615                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               151125                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              510                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           150615                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              151125                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.929412                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.641107                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.644294                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.999857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999857                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.929412                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.891199                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.891328                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.929412                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.891199                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.891328                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 77081.751055                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 89524.541818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 89326.093540                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 79072.602922                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79072.602922                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 77081.751055                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 81349.902777                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81334.883669                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 77081.751055                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 81349.902777                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81334.883669                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                98866                       # number of writebacks
system.l2.writebacks::total                     98866                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           474                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         29246                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            29720                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       104982                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         104982                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            474                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         134228                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            134702                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        134228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           134702                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     30605750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data   2258077250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2288683000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   6988840000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6988840000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     30605750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   9246917250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9277523000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     30605750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   9246917250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9277523000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.929412                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.641107                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.644294                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.999857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999857                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.929412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.891199                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.891328                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.929412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.891199                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.891328                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 64569.092827                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 77209.780825                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 77008.176312                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 66571.793260                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66571.793260                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 64569.092827                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 68889.629958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68874.426512                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 64569.092827                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 68889.629958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68874.426512                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               29720                       # Transaction distribution
system.membus.trans_dist::ReadResp              29719                       # Transaction distribution
system.membus.trans_dist::Writeback             98866                       # Transaction distribution
system.membus.trans_dist::ReadExReq            104982                       # Transaction distribution
system.membus.trans_dist::ReadExResp           104981                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       368268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       368268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 368268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     14948224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     14948224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14948224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            233568                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  233568    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              233568                       # Request fanout histogram
system.membus.reqLayer2.occupancy           641517500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          710010000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq              46128                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             46127                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           127317                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           104997                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          104996                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       428545                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                429565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     17787520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               17820160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           278442                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   3                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 278442    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             278442                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          266538000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            859500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         251363000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
