#include <lil/imports.h>
#include <lil/intel.h>

#include "src/kaby_lake/cdclk.hpp"
#include "src/pci.h"
#include "src/regs.h"

namespace {

struct {
	uint8_t select;
	int mb;
} graphics_mode_select_table[] = {
	{ 0, 0 }, { 1, 32 }, { 2, 64 }, { 3, 96 }, { 4, 128 }, { 5, 160 }, { 6, 192 }, { 7, 224 },
	{ 8, 256 }, { 9, 288 }, { 10, 320 }, { 11, 352 }, { 12, 384 }, { 13, 416 }, { 14, 448 }, { 15, 480 },
	{ 16, 512 }, { 32, 1024 }, { 48, 1536 }, { 64, 2048 },
	{ 240, 4 }, { 241, 8 }, { 242, 12 }, { 243, 16 }, { 244, 20 }, { 245, 24 }, { 246, 28 }, { 247, 32 },
	{ 248, 36 }, { 249, 40 }, { 250, 44 }, { 251, 48 }, { 252, 52 }, { 253, 56 }, { 254, 60 },
};

uint32_t transcoders[4] = { TRANSCODER_A_BASE, TRANSCODER_B_BASE, TRANSCODER_C_BASE, TRANSCODER_EDP_BASE };

constexpr size_t PORT_COUNT = 4;

static struct port_info {
	uint32_t strap_reg;
	uint32_t strap_mask;
	uint32_t hpd_enable_mask;
	uint32_t hpd_status_mask;
} ports[PORT_COUNT] = {
	{ DDI_BUF_CTL(0), (1 << 0), (1 << 28), (3 << 24), },
	{ SFUSE_STRAP, (1 << 2), (1 << 4), (3 << 0), },
	{ SFUSE_STRAP, (1 << 1), (1 << 12), (3 << 8), },
	{ SFUSE_STRAP, (1 << 0), (1 << 20), (3 << 16), },
};

uint32_t get_gtt_size(void* device) {
    uint16_t mggc0 = lil_pci_readw(device, PCI_MGGC0);
    uint8_t size = 1 << ((mggc0 >> 6) & 0b11);

    return size * 1024 * 1024;
}

} // namespace

namespace kbl::setup {

void setup(LilGpu *gpu) {
	/* enable Bus Mastering and Memory + I/O space access */
	uint16_t command = lil_pci_readw(gpu->dev, PCI_HDR_COMMAND);
	lil_pci_writew(gpu->dev, PCI_HDR_COMMAND, command | 7); /* Bus Master | Memory Space | I/O Space */
	command = lil_pci_readw(gpu->dev, PCI_HDR_COMMAND);
	lil_assert(command & 2);

	lil_assert(gpu->pch_gen != INVALID_PCH_GEN);
	if(gpu->pch_gen == LPT) {
		/* LPT has this meme where apparently the reference clock is 125 MHz */
		gpu->ref_clock_freq = 125;
	} else {
		gpu->ref_clock_freq = 24;
	}

	if(gpu->pch_gen != NO_PCH)
		lil_log(VERBOSE, "\tPCH gen %u\n", gpu->pch_gen);

	/* read the `GMCH Graphics Control` register */
	uint8_t graphics_mode_select = lil_pci_readb(gpu->dev, 0x51);
	size_t pre_allocated_memory_mb = 0;

	for(size_t i = 0; i < sizeof(graphics_mode_select_table) / sizeof(*graphics_mode_select_table); i++) {
		if(graphics_mode_select == graphics_mode_select_table[i].select) {
			pre_allocated_memory_mb = graphics_mode_select_table[i].mb;
			break;
		}
	}

	lil_log(VERBOSE, "%lu MiB pre-allocated memory\n", pre_allocated_memory_mb);

	gpu->stolen_memory_pages = (pre_allocated_memory_mb << 10) >> 2;

	uintptr_t bar0_base = 0;
    uintptr_t bar0_len = 0;
    lil_get_bar(gpu->dev, 0, &bar0_base, &bar0_len);

    gpu->mmio_start = bar0_base;
	gpu->gpio_start = 0xC0000;

	/* Half of the BAR space is registers, half is GTT PTEs */
    gpu->gtt_size = bar0_len / 2;
    gpu->gtt_address = gpu->mmio_start + (bar0_len / 2);

	uintptr_t bar2_base = 0;
    uintptr_t bar2_len = gpu->stolen_memory_pages << 12;
    lil_get_bar(gpu->dev, 2, &bar2_base, &bar2_len);
    gpu->vram = bar2_base;
}

void initialize_display(LilGpu* gpu) {
	REG(GDT_CHICKEN_BITS) &= ~0x80;
	REG(NDE_RSTWRN_OPT) |= 0x10;

	lil_assert(wait_for_bit_set(REG_PTR(FUSE_STATUS), FUSE_STATUS_PG0, 5, 1));

	REG(HSW_PWR_WELL_CTL1) |= HSW_PWR_WELL_CTL1_POWER_WELL_1_REQUEST | HSW_PWR_WELL_CTL1_POWER_WELL_MISC_IO_REQUEST;

	lil_assert(wait_for_bit_set(REG_PTR(HSW_PWR_WELL_CTL1), HSW_PWR_WELL_CTL1_POWER_WELL_MISC_IO_STATE | HSW_PWR_WELL_CTL1_POWER_WELL_1_STATE, 10, 2));
	lil_assert(wait_for_bit_set(REG_PTR(FUSE_STATUS), FUSE_STATUS_PG1, 5, 1));

	lil_assert(REG(HSW_PWR_WELL_CTL1) & HSW_PWR_WELL_CTL1_POWER_WELL_1_STATE);

	REG(HSW_PWR_WELL_CTL1) |= HSW_PWR_WELL_CTL1_POWER_WELL_2_REQUEST;
	lil_assert(wait_for_bit_set(REG_PTR(HSW_PWR_WELL_CTL1), HSW_PWR_WELL_CTL1_POWER_WELL_2_STATE, 10, 2));
	lil_assert(wait_for_bit_set(REG_PTR(FUSE_STATUS), FUSE_STATUS_PG2, 5, 1));

	REG(CDCLK_CTL) = (REG(CDCLK_CTL) & 0xF3FFF800) | 0x80002A1;

	REG(DPLL_CTRL1) = (REG(DPLL_CTRL1) & ~(DPLL_CTRL1_PROGRAM_ENABLE(0) | DPLL_CTRL1_LINK_RATE_MASK(0))) | DPLL_CTRL1_PROGRAM_ENABLE(0) | DPLL_CTRL1_LINK_RATE(0, DPLL_CTRL1_LINK_RATE_810_MHZ);
	REG(LCPLL1_CTL) |= LCPLL1_ENABLE;

	lil_usleep(5000);

	lil_assert(wait_for_bit_set(REG_PTR(DPLL_STATUS), DPLL_STATUS_LOCK(0), 5000, 100));

	kbl::cdclk::set_freq(gpu, 338);

	REG(DBUF_CTL) |= DBUF_CTL_POWER_ENABLE;
	wait_for_bit_set(REG_PTR(DBUF_CTL), DBUF_CTL_POWER_STATE, 10, 2);

	if((gpu->variant == ULT || gpu->variant == ULX) && (gpu->pch_gen == LPT_LP/* || gpu->pch_gen == WPT_LP */)) {
		REG(SOUTH_DSPCLK_GATE_D) |= SOUTH_DSPCLK_GATE_D_PCH_LP_PARTITION_LEVEL_DISABLE;
	}
}

void psr_disable(LilGpu *gpu) {
	lil_log(VERBOSE, "disabling PSR for all transcoders\n");

	for(size_t i = 0; i < 4; i++) {
		uint32_t srd_ctl = transcoders[i] + SRD_CTL;
		uint32_t srd_status = transcoders[i] + SRD_STATUS;

		if(REG(srd_ctl) & (1 << 31)) {
			REG(srd_ctl) &= ~(1 << 31);
			wait_for_bit_unset(REG_PTR(srd_status), 7 << 29, 10, 1);
		}
	}
}

void hotplug_enable(LilGpu *gpu) {
	lil_log(VERBOSE, "enabling HPD for all ports\n");

	for(size_t i = 0; i < PORT_COUNT; i++) {
		struct port_info *info = &ports[i];

		if(REG(info->strap_reg) & info->strap_mask) {
			REG(SHOTPLUG_CTL) = (REG(SHOTPLUG_CTL) & 0x03030303) | info->hpd_enable_mask | info->hpd_status_mask;
		}
	}
}

} // namespace kbl::setup
