Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 25 17:03:01 2024
| Host         : miahafiz running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -file ./report/depolarize_hls_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (253)
6. checking no_output_delay (214)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (253)
--------------------------------
 There are 253 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (214)
---------------------------------
 There are 214 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.805        0.000                      0                10332        0.252        0.000                      0                10332        4.020        0.000                       0                  5151  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.805        0.000                      0                10332        0.252        0.000                      0                10332        4.020        0.000                       0                  5151  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.805ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/din1_buf1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 3.080ns (51.843%)  route 2.861ns (48.157%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5156, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/din1_buf1_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/din1_buf1_reg[24]/Q
                         net (fo=7, unplaced)         0.505     1.934    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/s_axis_b_tdata[24]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.229 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_carry_i_3/O
                         net (fo=1, unplaced)         0.000     2.229    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_carry_i_3_n_3
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.779 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_carry/CO[3]
                         net (fo=1, unplaced)         0.009     2.788    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_carry_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.902 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.902    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_carry__0_n_3
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     3.195 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__1/CO[0]
                         net (fo=20, unplaced)        0.371     3.566    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CO[0]
                         LUT3 (Prop_lut3_I2_O)        0.367     3.933 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, unplaced)         0.000     3.933    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/EXP_OFF.ext_mux[1]
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.513 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=2, unplaced)         0.679     5.192    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.ext_largest_exp[2]
                         LUT4 (Prop_lut4_I0_O)        0.301     5.493 f  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2_i_2/O
                         net (fo=1, unplaced)         0.964     6.457    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2_i_2_n_3
                         LUT6 (Prop_lut6_I1_O)        0.124     6.581 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2_i_1/O
                         net (fo=1, unplaced)         0.333     6.914    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY/i_pipe/EXP_OFF.lrg_almost_over
                         SRL16E                                       r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5156, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY/i_pipe/aclk
                         SRL16E                                       r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.170    10.719    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2
  -------------------------------------------------------------------
                         required time                         10.719    
                         arrival time                          -6.914    
  -------------------------------------------------------------------
                         slack                                  3.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.rs_req/data_p1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.229ns (62.786%)  route 0.136ns (37.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5156, unset)         0.410     0.410    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.131     0.541 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[10]/Q
                         net (fo=2, unplaced)         0.136     0.677    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.rs_req/D[8]
                         LUT4 (Prop_lut4_I3_O)        0.098     0.775 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.rs_req/data_p1[10]_i_1__2/O
                         net (fo=1, unplaced)         0.000     0.775    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.rs_req/data_p1[10]_i_1__2_n_3
                         FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.rs_req/data_p1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5156, unset)         0.432     0.432    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.rs_req/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.rs_req/data_p1_reg[10]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.rs_req/data_p1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                bd_0_i/hls_inst/U0/mul_31ns_32ns_63_2_1_U32/buff0_reg__0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020                bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020                bd_0_i/hls_inst/U0/gmem_m_axi_U/bus_read/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15/CLK



