Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date             : Wed Feb 19 23:24:53 2025
| Host             : DEKTOP-MOV670 running 64-bit major release  (build 9200)
| Command          : report_power -file simple_io_power_routed.rpt -pb simple_io_power_summary_routed.pb -rpx simple_io_power_routed.rpx
| Design           : simple_io
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.592        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.519        |
| Device Static (W)        | 0.073        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 82.0         |
| Junction Temperature (C) | 28.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.013 |        7 |       --- |             --- |
| Slice Logic    |     0.006 |      961 |       --- |             --- |
|   LUT as Logic |     0.005 |      206 |     20800 |            0.99 |
|   Register     |    <0.001 |      483 |     41600 |            1.16 |
|   BUFG         |    <0.001 |        2 |        32 |            6.25 |
|   CARRY4       |    <0.001 |        9 |      8150 |            0.11 |
|   Others       |     0.000 |      198 |       --- |             --- |
| Signals        |     0.024 |      632 |       --- |             --- |
| Block RAM      |     0.099 |        5 |        50 |           10.00 |
| PLL            |     0.109 |        1 |         5 |           20.00 |
| I/O            |     0.267 |       24 |       106 |           22.64 |
| Static Power   |     0.073 |          |           |                 |
| Total          |     0.592 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.165 |       0.154 |      0.011 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.076 |       0.063 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.075 |       0.074 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.008 |       0.007 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-------------------------------------+-----------------+
| Clock              | Domain                              | Constraint (ns) |
+--------------------+-------------------------------------+-----------------+
| clk_out1_clk_wiz_0 | clock_wiz_0/inst/clk_out1_clk_wiz_0 |            81.4 |
| clk_out2_clk_wiz_0 | clock_wiz_0/inst/clk_out2_clk_wiz_0 |             1.0 |
| clkfbout_clk_wiz_0 | clock_wiz_0/inst/clkfbout_clk_wiz_0 |            50.0 |
| sys_clk_pin        | CLK100MHZ                           |            10.0 |
| sys_clk_pin        | CLK100MHZ_IBUF_BUFG                 |            10.0 |
+--------------------+-------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| simple_io                           |     0.519 |
|   clock_wiz_0                       |     0.110 |
|     inst                            |     0.110 |
|   dmic_fifo                         |     0.007 |
|     U0                              |     0.007 |
|       inst_fifo_gen                 |     0.007 |
|   lms                               |     0.001 |
|   output_fifo                       |     0.012 |
|     U0                              |     0.012 |
|       inst_fifo_gen                 |     0.012 |
|   ram1                              |     0.083 |
|     bram10                          |     0.011 |
|       U0                            |     0.011 |
|     bram11                          |     0.011 |
|       U0                            |     0.011 |
|     bram12                          |     0.011 |
|       U0                            |     0.011 |
|     bram13                          |     0.011 |
|       U0                            |     0.011 |
|     bram7                           |     0.013 |
|       U0                            |     0.013 |
|     bram8                           |     0.011 |
|       U0                            |     0.011 |
|     bram9                           |     0.011 |
|       U0                            |     0.011 |
|   rom                               |     0.022 |
|     rom                             |     0.022 |
|       channel_7                     |     0.021 |
|   u_multi_ddr_to_sdr                |     0.018 |
|     ddr_to_sdr_inst[0].u_ddr_to_sdr |     0.002 |
|     ddr_to_sdr_inst[1].u_ddr_to_sdr |     0.002 |
|     ddr_to_sdr_inst[2].u_ddr_to_sdr |     0.002 |
|     ddr_to_sdr_inst[3].u_ddr_to_sdr |     0.002 |
|     ddr_to_sdr_inst[4].u_ddr_to_sdr |     0.002 |
|     ddr_to_sdr_inst[5].u_ddr_to_sdr |     0.002 |
|     ddr_to_sdr_inst[6].u_ddr_to_sdr |     0.002 |
|     ddr_to_sdr_inst[7].u_ddr_to_sdr |     0.003 |
+-------------------------------------+-----------+


