###############################################################
#  Generated by:      Cadence Innovus 17.12-s095_1
#  OS:                Linux x86_64(Host ID ece-linlabsrv01.ece.gatech.edu)
#  Generated on:      Wed Apr 22 22:04:46 2020
#  Design:            PresentEnc
#  Command:           report_timing > timing_report.txt
###############################################################
Path 1: MET Setup Check with Pin SM/state_reg[1]/CLK 
Endpoint:   SM/state_reg[1]/D  (^) checked with  leading edge of 'clk'
Beginpoint: count/cnt_reg[3]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: present_enc_av
Other End Arrival Time          0.000
- Setup                         0.095
+ Phase Shift                   0.800
= Required Time                 0.705
- Arrival Time                  0.642
= Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |     Arc      | Arrival |  Cell   | Delay | Edge | Fanin | Fanout |         Pin          |     Instance     |  Load |       Net        | Pin |  Pin  | Required |  Slew |  Time |     Timing Point     |  Wire | 
     |              |  Time   |         |       |      |       |        |                      |                  |       |                  |     |  Load |   Time   |       | Given |                      |  Load | 
     |              |         |         |       |      |       |        |                      |                  |       |                  |     |       |          |       |  To   |                      |       | 
     |              |         |         |       |      |       |        |                      |                  |       |                  |     |       |          |       | Start |                      |       | 
     |              |         |         |       |      |       |        |                      |                  |       |                  |     |       |          |       | Point |                      |       | 
     |--------------+---------+---------+-------+------+-------+--------+----------------------+------------------+-------+------------------+-----+-------+----------+-------+-------+----------------------+-------| 
     | CLK ^        |   0.000 |         |       |  ^   |     1 |      9 | count/cnt_reg[3]/CLK | count/cnt_reg[3] | 0.093 | clk              | CLK | 0.012 |    0.063 | 0.000 |       | count/cnt_reg[3]/CLK | 0.080 | 
     | CLK ^ -> Q ^ |   0.424 | DFFSR   | 0.424 |  ^   |     1 |      6 | count/cnt_reg[3]/Q   | count/cnt_reg[3] | 0.033 | keynum[3]        | Q   | 0.021 |    0.487 | 0.354 |       | count/cnt_reg[3]/Q   | 0.012 | 
     | B ^ -> Y v   |   0.551 | NAND3X1 | 0.127 |  v   |     1 |      2 | SM/U25/Y             | SM/U25           | 0.006 | SM/n17           | Y   | 0.004 |    0.614 | 0.074 |       | SM/U25/Y             | 0.001 | 
     | A v -> Y ^   |   0.641 | OAI21X1 | 0.090 |  ^   |     1 |      1 | SM/U23/Y             | SM/U23           | 0.011 | SM/next_state[1] | Y   | 0.002 |    0.704 | 0.054 |       | SM/U23/Y             | 0.009 | 
     | D ^          |   0.642 | DFFSR   | 0.001 |  ^   |       |        | SM/state_reg[1]/D    | SM/state_reg[1]  | 0.011 |                  | D   |       |    0.705 | 0.054 |       | SM/state_reg[1]/D    |       | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 

