{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588669635775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588669635795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 05 11:07:15 2020 " "Processing started: Tue May 05 11:07:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588669635795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588669635795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588669635795 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588669637073 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588669637073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unitatcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unitatcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnitatControl-Behavioral " "Found design unit 1: UnitatControl-Behavioral" {  } { { "UnitatControl.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/UnitatControl.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669649924 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnitatControl " "Found entity 1: UnitatControl" {  } { { "UnitatControl.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/UnitatControl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669649924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588669649924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum4-Behavioral " "Found design unit 1: sum4-Behavioral" {  } { { "sum4.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/sum4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669649934 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum4 " "Found entity 1: sum4" {  } { { "sum4.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/sum4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669649934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588669649934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_32Bits-Behavioral " "Found design unit 1: reg_32Bits-Behavioral" {  } { { "reg_32Bits.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/reg_32Bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669649934 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_32Bits " "Found entity 1: reg_32Bits" {  } { { "reg_32Bits.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/reg_32Bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669649934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588669649934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavior " "Found design unit 1: PC-behavior" {  } { { "PC.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/PC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669649944 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669649944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588669649944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_32bits-atrib " "Found design unit 1: mux2x1_32bits-atrib" {  } { { "mux2x1_32bits.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/mux2x1_32bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669649954 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_32bits " "Found entity 1: mux2x1_32bits" {  } { { "mux2x1_32bits.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/mux2x1_32bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669649954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588669649954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_5bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_5bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_5bits-behavior " "Found design unit 1: mux2x1_5bits-behavior" {  } { { "mux2x1_5bits.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/mux2x1_5bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669649964 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_5bits " "Found entity 1: mux2x1_5bits" {  } { { "mux2x1_5bits.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/mux2x1_5bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669649964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588669649964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meminst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file meminst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemInst-Behavioral " "Found design unit 1: MemInst-Behavioral" {  } { { "memInst.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/memInst.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669649964 ""} { "Info" "ISGN_ENTITY_NAME" "1 memInst " "Found entity 1: memInst" {  } { { "memInst.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/memInst.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669649964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588669649964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memdada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memDada-behavior " "Found design unit 1: memDada-behavior" {  } { { "memDada.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/memDada.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669649974 ""} { "Info" "ISGN_ENTITY_NAME" "1 memDada " "Found entity 1: memDada" {  } { { "memDada.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/memDada.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669649974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588669649974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-behavior " "Found design unit 1: IR-behavior" {  } { { "IR.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/IR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669649984 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669649984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588669649984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extsig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extsig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extSig-behavior " "Found design unit 1: extSig-behavior" {  } { { "extSig.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/extSig.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669649984 ""} { "Info" "ISGN_ENTITY_NAME" "1 extSig " "Found entity 1: extSig" {  } { { "extSig.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/extSig.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669649984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588669649984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arch " "Found design unit 1: CPU-arch" {  } { { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669650034 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669650034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588669650034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlALU-arch " "Found design unit 1: ControlALU-arch" {  } { { "ControlALU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/ControlALU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669650044 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlALU " "Found entity 1: ControlALU" {  } { { "ControlALU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/ControlALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669650044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588669650044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cond_salt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cond_salt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SALT-arch " "Found design unit 1: SALT-arch" {  } { { "Cond_salt.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/Cond_salt.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669650054 ""} { "Info" "ISGN_ENTITY_NAME" "1 SALT " "Found entity 1: SALT" {  } { { "Cond_salt.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/Cond_salt.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669650054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588669650054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancregistres.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancregistres.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancRegistres-behavior " "Found design unit 1: BancRegistres-behavior" {  } { { "BancRegistres.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/BancRegistres.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669650054 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancRegistres " "Found entity 1: BancRegistres" {  } { { "BancRegistres.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/BancRegistres.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669650054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588669650054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU32-arch " "Found design unit 1: ALU32-arch" {  } { { "ALU32.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/ALU32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669650064 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU32 " "Found entity 1: ALU32" {  } { { "ALU32.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/ALU32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669650064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588669650064 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588669650184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_1 " "Elaborating entity \"PC\" for hierarchy \"PC:PC_1\"" {  } { { "CPU.vhd" "PC_1" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588669650384 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Esc PC.vhd(17) " "VHDL Process Statement warning at PC.vhd(17): signal \"Esc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/PC.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588669650404 "|CPU|PC:PC_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memInst memInst:memInst_1 " "Elaborating entity \"memInst\" for hierarchy \"memInst:memInst_1\"" {  } { { "CPU.vhd" "memInst_1" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588669650424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:IR_1 " "Elaborating entity \"IR\" for hierarchy \"IR:IR_1\"" {  } { { "CPU.vhd" "IR_1" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588669650444 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Escr IR.vhd(17) " "VHDL Process Statement warning at IR.vhd(17): signal \"Escr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IR.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/IR.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588669650444 "|CPU|IR:IR_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_5bits mux2x1_5bits:mux0_5bits_1 " "Elaborating entity \"mux2x1_5bits\" for hierarchy \"mux2x1_5bits:mux0_5bits_1\"" {  } { { "CPU.vhd" "mux0_5bits_1" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588669650464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancRegistres BancRegistres:BancRegistres_1 " "Elaborating entity \"BancRegistres\" for hierarchy \"BancRegistres:BancRegistres_1\"" {  } { { "CPU.vhd" "BancRegistres_1" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588669650504 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dada BancRegistres.vhd(30) " "VHDL Process Statement warning at BancRegistres.vhd(30): signal \"dada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancRegistres.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/BancRegistres.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588669650504 "|CPU|BancRegistres:BancRegistres_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dada BancRegistres.vhd(31) " "VHDL Process Statement warning at BancRegistres.vhd(31): signal \"dada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancRegistres.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/BancRegistres.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588669650504 "|CPU|BancRegistres:BancRegistres_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extSig extSig:extSig_1 " "Elaborating entity \"extSig\" for hierarchy \"extSig:extSig_1\"" {  } { { "CPU.vhd" "extSig_1" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588669650544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32Bits reg_32Bits:Imm_1 " "Elaborating entity \"reg_32Bits\" for hierarchy \"reg_32Bits:Imm_1\"" {  } { { "CPU.vhd" "Imm_1" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588669650564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_32bits mux2x1_32bits:mux1_1 " "Elaborating entity \"mux2x1_32bits\" for hierarchy \"mux2x1_32bits:mux1_1\"" {  } { { "CPU.vhd" "mux1_1" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588669650594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU32 ALU32:ALU32_1 " "Elaborating entity \"ALU32\" for hierarchy \"ALU32:ALU32_1\"" {  } { { "CPU.vhd" "ALU32_1" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588669650614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlALU ControlALU:ControlALU_1 " "Elaborating entity \"ControlALU\" for hierarchy \"ControlALU:ControlALU_1\"" {  } { { "CPU.vhd" "ControlALU_1" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588669650644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SALT SALT:Cond_salt_1 " "Elaborating entity \"SALT\" for hierarchy \"SALT:Cond_salt_1\"" {  } { { "CPU.vhd" "Cond_salt_1" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588669650664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memDada memDada:memDada_1 " "Elaborating entity \"memDada\" for hierarchy \"memDada:memDada_1\"" {  } { { "CPU.vhd" "memDada_1" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588669650714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum4 sum4:sum4_1 " "Elaborating entity \"sum4\" for hierarchy \"sum4:sum4_1\"" {  } { { "CPU.vhd" "sum4_1" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588669651084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnitatControl UnitatControl:UnitatControl_1 " "Elaborating entity \"UnitatControl\" for hierarchy \"UnitatControl:UnitatControl_1\"" {  } { { "CPU.vhd" "UnitatControl_1" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588669651114 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memInst:memInst_1\|Programa_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memInst:memInst_1\|Programa_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CPU.ram0_memInst_5f19e838.hdl.mif " "Parameter INIT_FILE set to db/CPU.ram0_memInst_5f19e838.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BancRegistres:BancRegistres_1\|dada_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BancRegistres:BancRegistres_1\|dada_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CPU.ram0_BancRegistres_19fe63cf.hdl.mif " "Parameter INIT_FILE set to db/CPU.ram0_BancRegistres_19fe63cf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BancRegistres:BancRegistres_1\|dada_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"BancRegistres:BancRegistres_1\|dada_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CPU.ram0_BancRegistres_19fe63cf.hdl.mif " "Parameter INIT_FILE set to db/CPU.ram0_BancRegistres_19fe63cf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588669671064 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588669671064 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1588669671064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memInst:memInst_1\|altsyncram:Programa_rtl_0 " "Elaborated megafunction instantiation \"memInst:memInst_1\|altsyncram:Programa_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588669672014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memInst:memInst_1\|altsyncram:Programa_rtl_0 " "Instantiated megafunction \"memInst:memInst_1\|altsyncram:Programa_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588669672014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588669672014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588669672014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588669672014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588669672014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588669672014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588669672014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588669672014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588669672014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CPU.ram0_memInst_5f19e838.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CPU.ram0_memInst_5f19e838.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588669672014 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588669672014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v971.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v971.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v971 " "Found entity 1: altsyncram_v971" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669672144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588669672144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0 " "Elaborated megafunction instantiation \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588669672554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0 " "Instantiated megafunction \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588669672554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588669672554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588669672554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588669672554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588669672554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588669672554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588669672554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588669672554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588669672554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588669672554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588669672554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588669672554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588669672554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588669672554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CPU.ram0_BancRegistres_19fe63cf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CPU.ram0_BancRegistres_19fe63cf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588669672554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588669672554 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588669672554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uol1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uol1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uol1 " "Found entity 1: altsyncram_uol1" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588669672624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588669672624 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a0 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a1 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 67 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a2 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a3 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a4 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a5 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a6 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 217 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a7 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a8 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a9 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a10 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a11 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a12 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a13 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a14 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a15 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a16 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a17 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 547 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a18 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a19 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a20 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a21 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 667 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a22 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a23 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a24 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a25 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 787 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a26 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 817 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a27 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a28 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a29 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a30 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 937 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a31 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_1\|altsyncram_uol1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_1|altsyncram_uol1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a0 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a1 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 67 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a2 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a3 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a4 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a5 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a6 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 217 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a7 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a8 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a9 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a10 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a11 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a12 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a13 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a14 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a15 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a16 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a17 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 547 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a18 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a19 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a20 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a21 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 667 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a22 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a23 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a24 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a25 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 787 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a26 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 817 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a27 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a28 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a29 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a30 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 937 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a31 " "Synthesized away node \"BancRegistres:BancRegistres_1\|altsyncram:dada_rtl_0\|altsyncram_uol1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_uol1.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_uol1.tdf" 967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 193 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|BancRegistres:BancRegistres_1|altsyncram:dada_rtl_0|altsyncram_uol1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a0 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a1 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a2 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a3 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a4 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a5 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a6 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a7 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a8 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a9 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a10 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a11 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a12 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a13 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a14 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a15 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a16 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a17 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a18 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a19 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a20 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a21 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a22 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a23 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a24 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a25 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 560 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a26 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 581 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a27 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 602 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a28 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a29 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a30 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a31 " "Synthesized away node \"memInst:memInst_1\|altsyncram:Programa_rtl_0\|altsyncram_v971:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_v971.tdf" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/db/altsyncram_v971.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669673114 "|CPU|memInst:memInst_1|altsyncram:Programa_rtl_0|altsyncram_v971:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1588669673114 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1588669673114 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2206 " "2206 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588669673484 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588669674244 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588669674244 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669675774 "|CPU|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "CPU.vhd" "" { Text "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/CPU.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588669675774 "|CPU|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1588669675774 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588669675774 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588669675774 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588669675774 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588669675884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 05 11:07:55 2020 " "Processing ended: Tue May 05 11:07:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588669675884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588669675884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588669675884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588669675884 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1588669680714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588669680724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 05 11:07:57 2020 " "Processing started: Tue May 05 11:07:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588669680724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1588669680724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1588669680724 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1588669681164 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1588669681174 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1588669681174 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1588669681324 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1588669681324 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1588669681344 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588669681424 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588669681424 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1588669682004 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1588669682044 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588669683144 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588669683144 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588669683144 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1588669683144 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588669683284 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588669683284 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588669683284 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588669683284 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588669683284 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1588669683284 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1588669683384 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1588669684044 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1588669684524 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1588669684524 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1588669684524 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1588669684524 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1588669684544 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1588669684544 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1588669684544 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1588669684594 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588669684594 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588669684594 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588669684594 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588669684594 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1588669684594 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1588669684594 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1588669684594 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1588669684594 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1588669684594 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1588669684594 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1588669684624 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1588669684624 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1588669684624 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588669684624 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588669684624 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588669684624 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588669684624 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588669684624 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588669684624 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588669684624 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588669684624 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1588669684624 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1588669684624 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588669684644 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1588669684784 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1588669686374 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588669686604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1588669686694 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1588669686904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588669686904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1588669687234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X9_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34" {  } { { "loc" "" { Generic "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34"} { { 12 { 0 ""} 0 23 10 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1588669688144 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1588669688144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1588669688224 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1588669688224 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1588669688224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588669688224 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1588669688464 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588669688464 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588669688684 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588669688684 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588669689144 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588669689604 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1588669689954 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5409 " "Peak virtual memory: 5409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588669690434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 05 11:08:10 2020 " "Processing ended: Tue May 05 11:08:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588669690434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588669690434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588669690434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1588669690434 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1588669694244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588669694254 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 05 11:08:14 2020 " "Processing started: Tue May 05 11:08:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588669694254 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1588669694254 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1588669694254 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1588669694894 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1588669696054 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1588669696124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588669696684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 05 11:08:16 2020 " "Processing ended: Tue May 05 11:08:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588669696684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588669696684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588669696684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1588669696684 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1588669697324 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1588669698764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588669698784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 05 11:08:17 2020 " "Processing started: Tue May 05 11:08:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588669698784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1588669698784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1588669698784 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1588669699644 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1588669700244 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1588669700244 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588669700314 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588669700314 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1588669700634 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1588669700634 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1588669700634 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1588669700634 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1588669700634 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1588669700634 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1588669700634 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1588669700654 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1588669700674 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588669700684 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588669700714 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588669700724 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588669700734 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588669700734 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588669700744 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588669700754 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1588669700804 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1588669701324 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1588669701354 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1588669701354 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1588669701354 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1588669701354 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588669701364 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588669701374 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588669701384 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588669701394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588669701394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588669701404 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588669701414 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1588669701494 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1588669701494 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1588669701494 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1588669701494 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588669701504 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588669701504 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588669701514 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588669701524 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1588669701534 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588669702004 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588669702004 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588669702094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 05 11:08:22 2020 " "Processing ended: Tue May 05 11:08:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588669702094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588669702094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588669702094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1588669702094 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1588669704044 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588669704054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 05 11:08:23 2020 " "Processing started: Tue May 05 11:08:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588669704054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1588669704054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1588669704054 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1588669705654 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_6_1200mv_85c_slow.vho C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/simulation/modelsim/ simulation " "Generated file CPU_6_1200mv_85c_slow.vho in folder \"C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588669705934 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_6_1200mv_0c_slow.vho C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/simulation/modelsim/ simulation " "Generated file CPU_6_1200mv_0c_slow.vho in folder \"C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588669705994 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_min_1200mv_0c_fast.vho C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/simulation/modelsim/ simulation " "Generated file CPU_min_1200mv_0c_fast.vho in folder \"C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588669706054 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU.vho C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/simulation/modelsim/ simulation " "Generated file CPU.vho in folder \"C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588669706094 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_6_1200mv_85c_vhd_slow.sdo C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/simulation/modelsim/ simulation " "Generated file CPU_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588669706114 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_6_1200mv_0c_vhd_slow.sdo C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/simulation/modelsim/ simulation " "Generated file CPU_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588669706134 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_min_1200mv_0c_vhd_fast.sdo C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/simulation/modelsim/ simulation " "Generated file CPU_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588669706174 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_vhd.sdo C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/simulation/modelsim/ simulation " "Generated file CPU_vhd.sdo in folder \"C:/Users/user/Desktop/Uni/Q4/Arq/PR4G/Arquitectura-de-computadors/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588669706194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588669706264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 05 11:08:26 2020 " "Processing ended: Tue May 05 11:08:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588669706264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588669706264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588669706264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1588669706264 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 119 s " "Quartus Prime Full Compilation was successful. 0 errors, 119 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1588669706894 ""}
