Lab 1A - Implementing a 4 to 1 multiplexer on systemverilog
