// Seed: 5067720
module module_0 ();
  always begin : LABEL_0
    if (id_1) #1;
  end
  assign module_1.id_24 = 0;
  wire id_2;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wire id_3,
    output wire id_4,
    input wire id_5,
    input tri0 id_6,
    input supply0 id_7,
    input wire id_8,
    input wor id_9,
    input supply1 id_10,
    input wand id_11,
    input wor id_12,
    output wor id_13,
    output uwire id_14,
    output supply1 id_15,
    output tri1 id_16,
    input wor id_17,
    input tri0 id_18,
    inout tri1 id_19,
    output wand id_20,
    output uwire id_21,
    output tri0 id_22,
    output wor id_23,
    input supply1 id_24,
    input wire id_25,
    input wor id_26
);
  wire id_28;
  module_0 modCall_1 ();
endmodule
