# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:33 on Nov 12,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 19:18:33 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:33 on Nov 12,2021
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 19:18:33 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:33 on Nov 12,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:18:33 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:33 on Nov 12,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:18:33 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:33 on Nov 12,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:18:33 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:33 on Nov 12,2021
# vlog -reportprogress 300 ./processor.sv 
# -- Compiling module processor
# -- Compiling module processor_testbench
# 
# Top level modules:
# 	processor_testbench
# End time: 19:18:33 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work processor_testbench 
# Start time: 19:18:34 on Nov 12,2021
# Loading sv_std.std
# Loading work.processor_testbench
# Loading work.processor
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.instruction_decoder
# Loading work.swap
# Loading work.mux2_1_5x
# Loading work.mux4_1_64x
# Loading work.regfile
# Loading work.edecoder5_32
# Loading work.edecoder2_4
# Loading work.edecoder3_8
# Loading work.register64_32x
# Loading work.register64
# Loading work.mux32_1_64x
# Loading work.zero_extender
# Loading work.shifter
# Loading work.mult
# Loading work.alu
# Loading work.add_sub_64
# Loading work.add_sub
# Loading work.mux2_1
# Loading work.bitwise_and_64
# Loading work.bitwise_or_64
# Loading work.bitwise_xor_64
# Loading work.mux8_1_64x
# Loading work.nor_64
# Loading work.flag_handler
# Loading work.D_FF
# Loading work.datamem
# Loading work.eD_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux4_1
# Loading work.mux8_1
# ** Warning: (vsim-3015) ./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) ./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /processor_testbench/dut/ih/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: Design size of 13430 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftegm70q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftegm70q
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test12_Division.arm
# ** Note: $stop    : ./processor.sv(82)
#    Time: 75075 ns  Iteration: 1  Instance: /processor_testbench
# Break in Module processor_testbench at ./processor.sv line 82
# End time: 19:23:32 on Nov 12,2021, Elapsed time: 0:04:58
# Errors: 0, Warnings: 5
