
tel_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011bf0  080001f0  080001f0  000011f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007f8  08011de0  08011de0  00012de0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080125d8  080125d8  00014330  2**0
                  CONTENTS
  4 .ARM          00000008  080125d8  080125d8  000135d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080125e0  080125e0  00014330  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080125e0  080125e0  000135e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080125e4  080125e4  000135e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000330  20000000  080125e8  00014000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005860  20000330  08012918  00014330  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005b90  08012918  00014b90  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00014330  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002119f  00000000  00000000  00014359  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000568e  00000000  00000000  000354f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001cb0  00000000  00000000  0003ab88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000162e  00000000  00000000  0003c838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020621  00000000  00000000  0003de66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025ad5  00000000  00000000  0005e487  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ae1a2  00000000  00000000  00083f5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001320fe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000090f4  00000000  00000000  00132144  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  0013b238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	@ (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	@ (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	@ (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	20000330 	.word	0x20000330
 800020c:	00000000 	.word	0x00000000
 8000210:	08011dc8 	.word	0x08011dc8

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	@ (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	@ (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	@ (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	20000334 	.word	0x20000334
 800022c:	08011dc8 	.word	0x08011dc8

08000230 <strcmp>:
 8000230:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000234:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000238:	2a01      	cmp	r2, #1
 800023a:	bf28      	it	cs
 800023c:	429a      	cmpcs	r2, r3
 800023e:	d0f7      	beq.n	8000230 <strcmp>
 8000240:	1ad0      	subs	r0, r2, r3
 8000242:	4770      	bx	lr

08000244 <strlen>:
 8000244:	4603      	mov	r3, r0
 8000246:	f813 2b01 	ldrb.w	r2, [r3], #1
 800024a:	2a00      	cmp	r2, #0
 800024c:	d1fb      	bne.n	8000246 <strlen+0x2>
 800024e:	1a18      	subs	r0, r3, r0
 8000250:	3801      	subs	r0, #1
 8000252:	4770      	bx	lr

08000254 <__aeabi_drsub>:
 8000254:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000258:	e002      	b.n	8000260 <__adddf3>
 800025a:	bf00      	nop

0800025c <__aeabi_dsub>:
 800025c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000260 <__adddf3>:
 8000260:	b530      	push	{r4, r5, lr}
 8000262:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000266:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800026a:	ea94 0f05 	teq	r4, r5
 800026e:	bf08      	it	eq
 8000270:	ea90 0f02 	teqeq	r0, r2
 8000274:	bf1f      	itttt	ne
 8000276:	ea54 0c00 	orrsne.w	ip, r4, r0
 800027a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800027e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000282:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000286:	f000 80e2 	beq.w	800044e <__adddf3+0x1ee>
 800028a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800028e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000292:	bfb8      	it	lt
 8000294:	426d      	neglt	r5, r5
 8000296:	dd0c      	ble.n	80002b2 <__adddf3+0x52>
 8000298:	442c      	add	r4, r5
 800029a:	ea80 0202 	eor.w	r2, r0, r2
 800029e:	ea81 0303 	eor.w	r3, r1, r3
 80002a2:	ea82 0000 	eor.w	r0, r2, r0
 80002a6:	ea83 0101 	eor.w	r1, r3, r1
 80002aa:	ea80 0202 	eor.w	r2, r0, r2
 80002ae:	ea81 0303 	eor.w	r3, r1, r3
 80002b2:	2d36      	cmp	r5, #54	@ 0x36
 80002b4:	bf88      	it	hi
 80002b6:	bd30      	pophi	{r4, r5, pc}
 80002b8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002bc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002c0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002c4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x70>
 80002ca:	4240      	negs	r0, r0
 80002cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002d0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002d4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002d8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002dc:	d002      	beq.n	80002e4 <__adddf3+0x84>
 80002de:	4252      	negs	r2, r2
 80002e0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002e4:	ea94 0f05 	teq	r4, r5
 80002e8:	f000 80a7 	beq.w	800043a <__adddf3+0x1da>
 80002ec:	f1a4 0401 	sub.w	r4, r4, #1
 80002f0:	f1d5 0e20 	rsbs	lr, r5, #32
 80002f4:	db0d      	blt.n	8000312 <__adddf3+0xb2>
 80002f6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002fa:	fa22 f205 	lsr.w	r2, r2, r5
 80002fe:	1880      	adds	r0, r0, r2
 8000300:	f141 0100 	adc.w	r1, r1, #0
 8000304:	fa03 f20e 	lsl.w	r2, r3, lr
 8000308:	1880      	adds	r0, r0, r2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	4159      	adcs	r1, r3
 8000310:	e00e      	b.n	8000330 <__adddf3+0xd0>
 8000312:	f1a5 0520 	sub.w	r5, r5, #32
 8000316:	f10e 0e20 	add.w	lr, lr, #32
 800031a:	2a01      	cmp	r2, #1
 800031c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000320:	bf28      	it	cs
 8000322:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	18c0      	adds	r0, r0, r3
 800032c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000330:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000334:	d507      	bpl.n	8000346 <__adddf3+0xe6>
 8000336:	f04f 0e00 	mov.w	lr, #0
 800033a:	f1dc 0c00 	rsbs	ip, ip, #0
 800033e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000342:	eb6e 0101 	sbc.w	r1, lr, r1
 8000346:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800034a:	d31b      	bcc.n	8000384 <__adddf3+0x124>
 800034c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000350:	d30c      	bcc.n	800036c <__adddf3+0x10c>
 8000352:	0849      	lsrs	r1, r1, #1
 8000354:	ea5f 0030 	movs.w	r0, r0, rrx
 8000358:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800035c:	f104 0401 	add.w	r4, r4, #1
 8000360:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000364:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000368:	f080 809a 	bcs.w	80004a0 <__adddf3+0x240>
 800036c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000370:	bf08      	it	eq
 8000372:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000376:	f150 0000 	adcs.w	r0, r0, #0
 800037a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800037e:	ea41 0105 	orr.w	r1, r1, r5
 8000382:	bd30      	pop	{r4, r5, pc}
 8000384:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000388:	4140      	adcs	r0, r0
 800038a:	eb41 0101 	adc.w	r1, r1, r1
 800038e:	3c01      	subs	r4, #1
 8000390:	bf28      	it	cs
 8000392:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000396:	d2e9      	bcs.n	800036c <__adddf3+0x10c>
 8000398:	f091 0f00 	teq	r1, #0
 800039c:	bf04      	itt	eq
 800039e:	4601      	moveq	r1, r0
 80003a0:	2000      	moveq	r0, #0
 80003a2:	fab1 f381 	clz	r3, r1
 80003a6:	bf08      	it	eq
 80003a8:	3320      	addeq	r3, #32
 80003aa:	f1a3 030b 	sub.w	r3, r3, #11
 80003ae:	f1b3 0220 	subs.w	r2, r3, #32
 80003b2:	da0c      	bge.n	80003ce <__adddf3+0x16e>
 80003b4:	320c      	adds	r2, #12
 80003b6:	dd08      	ble.n	80003ca <__adddf3+0x16a>
 80003b8:	f102 0c14 	add.w	ip, r2, #20
 80003bc:	f1c2 020c 	rsb	r2, r2, #12
 80003c0:	fa01 f00c 	lsl.w	r0, r1, ip
 80003c4:	fa21 f102 	lsr.w	r1, r1, r2
 80003c8:	e00c      	b.n	80003e4 <__adddf3+0x184>
 80003ca:	f102 0214 	add.w	r2, r2, #20
 80003ce:	bfd8      	it	le
 80003d0:	f1c2 0c20 	rsble	ip, r2, #32
 80003d4:	fa01 f102 	lsl.w	r1, r1, r2
 80003d8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003dc:	bfdc      	itt	le
 80003de:	ea41 010c 	orrle.w	r1, r1, ip
 80003e2:	4090      	lslle	r0, r2
 80003e4:	1ae4      	subs	r4, r4, r3
 80003e6:	bfa2      	ittt	ge
 80003e8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003ec:	4329      	orrge	r1, r5
 80003ee:	bd30      	popge	{r4, r5, pc}
 80003f0:	ea6f 0404 	mvn.w	r4, r4
 80003f4:	3c1f      	subs	r4, #31
 80003f6:	da1c      	bge.n	8000432 <__adddf3+0x1d2>
 80003f8:	340c      	adds	r4, #12
 80003fa:	dc0e      	bgt.n	800041a <__adddf3+0x1ba>
 80003fc:	f104 0414 	add.w	r4, r4, #20
 8000400:	f1c4 0220 	rsb	r2, r4, #32
 8000404:	fa20 f004 	lsr.w	r0, r0, r4
 8000408:	fa01 f302 	lsl.w	r3, r1, r2
 800040c:	ea40 0003 	orr.w	r0, r0, r3
 8000410:	fa21 f304 	lsr.w	r3, r1, r4
 8000414:	ea45 0103 	orr.w	r1, r5, r3
 8000418:	bd30      	pop	{r4, r5, pc}
 800041a:	f1c4 040c 	rsb	r4, r4, #12
 800041e:	f1c4 0220 	rsb	r2, r4, #32
 8000422:	fa20 f002 	lsr.w	r0, r0, r2
 8000426:	fa01 f304 	lsl.w	r3, r1, r4
 800042a:	ea40 0003 	orr.w	r0, r0, r3
 800042e:	4629      	mov	r1, r5
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	fa21 f004 	lsr.w	r0, r1, r4
 8000436:	4629      	mov	r1, r5
 8000438:	bd30      	pop	{r4, r5, pc}
 800043a:	f094 0f00 	teq	r4, #0
 800043e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000442:	bf06      	itte	eq
 8000444:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000448:	3401      	addeq	r4, #1
 800044a:	3d01      	subne	r5, #1
 800044c:	e74e      	b.n	80002ec <__adddf3+0x8c>
 800044e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000452:	bf18      	it	ne
 8000454:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000458:	d029      	beq.n	80004ae <__adddf3+0x24e>
 800045a:	ea94 0f05 	teq	r4, r5
 800045e:	bf08      	it	eq
 8000460:	ea90 0f02 	teqeq	r0, r2
 8000464:	d005      	beq.n	8000472 <__adddf3+0x212>
 8000466:	ea54 0c00 	orrs.w	ip, r4, r0
 800046a:	bf04      	itt	eq
 800046c:	4619      	moveq	r1, r3
 800046e:	4610      	moveq	r0, r2
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea91 0f03 	teq	r1, r3
 8000476:	bf1e      	ittt	ne
 8000478:	2100      	movne	r1, #0
 800047a:	2000      	movne	r0, #0
 800047c:	bd30      	popne	{r4, r5, pc}
 800047e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000482:	d105      	bne.n	8000490 <__adddf3+0x230>
 8000484:	0040      	lsls	r0, r0, #1
 8000486:	4149      	adcs	r1, r1
 8000488:	bf28      	it	cs
 800048a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800048e:	bd30      	pop	{r4, r5, pc}
 8000490:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000494:	bf3c      	itt	cc
 8000496:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800049a:	bd30      	popcc	{r4, r5, pc}
 800049c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004a0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004a4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004a8:	f04f 0000 	mov.w	r0, #0
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004b2:	bf1a      	itte	ne
 80004b4:	4619      	movne	r1, r3
 80004b6:	4610      	movne	r0, r2
 80004b8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004bc:	bf1c      	itt	ne
 80004be:	460b      	movne	r3, r1
 80004c0:	4602      	movne	r2, r0
 80004c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004c6:	bf06      	itte	eq
 80004c8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004cc:	ea91 0f03 	teqeq	r1, r3
 80004d0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	bf00      	nop

080004d8 <__aeabi_ui2d>:
 80004d8:	f090 0f00 	teq	r0, #0
 80004dc:	bf04      	itt	eq
 80004de:	2100      	moveq	r1, #0
 80004e0:	4770      	bxeq	lr
 80004e2:	b530      	push	{r4, r5, lr}
 80004e4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ec:	f04f 0500 	mov.w	r5, #0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e750      	b.n	8000398 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_i2d>:
 80004f8:	f090 0f00 	teq	r0, #0
 80004fc:	bf04      	itt	eq
 80004fe:	2100      	moveq	r1, #0
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000508:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800050c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000510:	bf48      	it	mi
 8000512:	4240      	negmi	r0, r0
 8000514:	f04f 0100 	mov.w	r1, #0
 8000518:	e73e      	b.n	8000398 <__adddf3+0x138>
 800051a:	bf00      	nop

0800051c <__aeabi_f2d>:
 800051c:	0042      	lsls	r2, r0, #1
 800051e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000522:	ea4f 0131 	mov.w	r1, r1, rrx
 8000526:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800052a:	bf1f      	itttt	ne
 800052c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000530:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000534:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000538:	4770      	bxne	lr
 800053a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800053e:	bf08      	it	eq
 8000540:	4770      	bxeq	lr
 8000542:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000546:	bf04      	itt	eq
 8000548:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000554:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000558:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800055c:	e71c      	b.n	8000398 <__adddf3+0x138>
 800055e:	bf00      	nop

08000560 <__aeabi_ul2d>:
 8000560:	ea50 0201 	orrs.w	r2, r0, r1
 8000564:	bf08      	it	eq
 8000566:	4770      	bxeq	lr
 8000568:	b530      	push	{r4, r5, lr}
 800056a:	f04f 0500 	mov.w	r5, #0
 800056e:	e00a      	b.n	8000586 <__aeabi_l2d+0x16>

08000570 <__aeabi_l2d>:
 8000570:	ea50 0201 	orrs.w	r2, r0, r1
 8000574:	bf08      	it	eq
 8000576:	4770      	bxeq	lr
 8000578:	b530      	push	{r4, r5, lr}
 800057a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800057e:	d502      	bpl.n	8000586 <__aeabi_l2d+0x16>
 8000580:	4240      	negs	r0, r0
 8000582:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000586:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800058a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800058e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000592:	f43f aed8 	beq.w	8000346 <__adddf3+0xe6>
 8000596:	f04f 0203 	mov.w	r2, #3
 800059a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800059e:	bf18      	it	ne
 80005a0:	3203      	addne	r2, #3
 80005a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005a6:	bf18      	it	ne
 80005a8:	3203      	addne	r2, #3
 80005aa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ae:	f1c2 0320 	rsb	r3, r2, #32
 80005b2:	fa00 fc03 	lsl.w	ip, r0, r3
 80005b6:	fa20 f002 	lsr.w	r0, r0, r2
 80005ba:	fa01 fe03 	lsl.w	lr, r1, r3
 80005be:	ea40 000e 	orr.w	r0, r0, lr
 80005c2:	fa21 f102 	lsr.w	r1, r1, r2
 80005c6:	4414      	add	r4, r2
 80005c8:	e6bd      	b.n	8000346 <__adddf3+0xe6>
 80005ca:	bf00      	nop

080005cc <__aeabi_dmul>:
 80005cc:	b570      	push	{r4, r5, r6, lr}
 80005ce:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005d2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005da:	bf1d      	ittte	ne
 80005dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005e0:	ea94 0f0c 	teqne	r4, ip
 80005e4:	ea95 0f0c 	teqne	r5, ip
 80005e8:	f000 f8de 	bleq	80007a8 <__aeabi_dmul+0x1dc>
 80005ec:	442c      	add	r4, r5
 80005ee:	ea81 0603 	eor.w	r6, r1, r3
 80005f2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005f6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005fa:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005fe:	bf18      	it	ne
 8000600:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000604:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000608:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800060c:	d038      	beq.n	8000680 <__aeabi_dmul+0xb4>
 800060e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000612:	f04f 0500 	mov.w	r5, #0
 8000616:	fbe1 e502 	umlal	lr, r5, r1, r2
 800061a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800061e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000622:	f04f 0600 	mov.w	r6, #0
 8000626:	fbe1 5603 	umlal	r5, r6, r1, r3
 800062a:	f09c 0f00 	teq	ip, #0
 800062e:	bf18      	it	ne
 8000630:	f04e 0e01 	orrne.w	lr, lr, #1
 8000634:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000638:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800063c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000640:	d204      	bcs.n	800064c <__aeabi_dmul+0x80>
 8000642:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000646:	416d      	adcs	r5, r5
 8000648:	eb46 0606 	adc.w	r6, r6, r6
 800064c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000650:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000654:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000658:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800065c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000660:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000664:	bf88      	it	hi
 8000666:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800066a:	d81e      	bhi.n	80006aa <__aeabi_dmul+0xde>
 800066c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000670:	bf08      	it	eq
 8000672:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000676:	f150 0000 	adcs.w	r0, r0, #0
 800067a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800067e:	bd70      	pop	{r4, r5, r6, pc}
 8000680:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000684:	ea46 0101 	orr.w	r1, r6, r1
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	ea81 0103 	eor.w	r1, r1, r3
 8000690:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000694:	bfc2      	ittt	gt
 8000696:	ebd4 050c 	rsbsgt	r5, r4, ip
 800069a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800069e:	bd70      	popgt	{r4, r5, r6, pc}
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a4:	f04f 0e00 	mov.w	lr, #0
 80006a8:	3c01      	subs	r4, #1
 80006aa:	f300 80ab 	bgt.w	8000804 <__aeabi_dmul+0x238>
 80006ae:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006b2:	bfde      	ittt	le
 80006b4:	2000      	movle	r0, #0
 80006b6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006ba:	bd70      	pople	{r4, r5, r6, pc}
 80006bc:	f1c4 0400 	rsb	r4, r4, #0
 80006c0:	3c20      	subs	r4, #32
 80006c2:	da35      	bge.n	8000730 <__aeabi_dmul+0x164>
 80006c4:	340c      	adds	r4, #12
 80006c6:	dc1b      	bgt.n	8000700 <__aeabi_dmul+0x134>
 80006c8:	f104 0414 	add.w	r4, r4, #20
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f305 	lsl.w	r3, r0, r5
 80006d4:	fa20 f004 	lsr.w	r0, r0, r4
 80006d8:	fa01 f205 	lsl.w	r2, r1, r5
 80006dc:	ea40 0002 	orr.w	r0, r0, r2
 80006e0:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ec:	fa21 f604 	lsr.w	r6, r1, r4
 80006f0:	eb42 0106 	adc.w	r1, r2, r6
 80006f4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f8:	bf08      	it	eq
 80006fa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fe:	bd70      	pop	{r4, r5, r6, pc}
 8000700:	f1c4 040c 	rsb	r4, r4, #12
 8000704:	f1c4 0520 	rsb	r5, r4, #32
 8000708:	fa00 f304 	lsl.w	r3, r0, r4
 800070c:	fa20 f005 	lsr.w	r0, r0, r5
 8000710:	fa01 f204 	lsl.w	r2, r1, r4
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	f141 0100 	adc.w	r1, r1, #0
 8000724:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000728:	bf08      	it	eq
 800072a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072e:	bd70      	pop	{r4, r5, r6, pc}
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f205 	lsl.w	r2, r0, r5
 8000738:	ea4e 0e02 	orr.w	lr, lr, r2
 800073c:	fa20 f304 	lsr.w	r3, r0, r4
 8000740:	fa01 f205 	lsl.w	r2, r1, r5
 8000744:	ea43 0302 	orr.w	r3, r3, r2
 8000748:	fa21 f004 	lsr.w	r0, r1, r4
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	fa21 f204 	lsr.w	r2, r1, r4
 8000754:	ea20 0002 	bic.w	r0, r0, r2
 8000758:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800075c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000760:	bf08      	it	eq
 8000762:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000766:	bd70      	pop	{r4, r5, r6, pc}
 8000768:	f094 0f00 	teq	r4, #0
 800076c:	d10f      	bne.n	800078e <__aeabi_dmul+0x1c2>
 800076e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000772:	0040      	lsls	r0, r0, #1
 8000774:	eb41 0101 	adc.w	r1, r1, r1
 8000778:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800077c:	bf08      	it	eq
 800077e:	3c01      	subeq	r4, #1
 8000780:	d0f7      	beq.n	8000772 <__aeabi_dmul+0x1a6>
 8000782:	ea41 0106 	orr.w	r1, r1, r6
 8000786:	f095 0f00 	teq	r5, #0
 800078a:	bf18      	it	ne
 800078c:	4770      	bxne	lr
 800078e:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000792:	0052      	lsls	r2, r2, #1
 8000794:	eb43 0303 	adc.w	r3, r3, r3
 8000798:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 800079c:	bf08      	it	eq
 800079e:	3d01      	subeq	r5, #1
 80007a0:	d0f7      	beq.n	8000792 <__aeabi_dmul+0x1c6>
 80007a2:	ea43 0306 	orr.w	r3, r3, r6
 80007a6:	4770      	bx	lr
 80007a8:	ea94 0f0c 	teq	r4, ip
 80007ac:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007b0:	bf18      	it	ne
 80007b2:	ea95 0f0c 	teqne	r5, ip
 80007b6:	d00c      	beq.n	80007d2 <__aeabi_dmul+0x206>
 80007b8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007bc:	bf18      	it	ne
 80007be:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c2:	d1d1      	bne.n	8000768 <__aeabi_dmul+0x19c>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f04f 0000 	mov.w	r0, #0
 80007d0:	bd70      	pop	{r4, r5, r6, pc}
 80007d2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d6:	bf06      	itte	eq
 80007d8:	4610      	moveq	r0, r2
 80007da:	4619      	moveq	r1, r3
 80007dc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e0:	d019      	beq.n	8000816 <__aeabi_dmul+0x24a>
 80007e2:	ea94 0f0c 	teq	r4, ip
 80007e6:	d102      	bne.n	80007ee <__aeabi_dmul+0x222>
 80007e8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007ec:	d113      	bne.n	8000816 <__aeabi_dmul+0x24a>
 80007ee:	ea95 0f0c 	teq	r5, ip
 80007f2:	d105      	bne.n	8000800 <__aeabi_dmul+0x234>
 80007f4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007f8:	bf1c      	itt	ne
 80007fa:	4610      	movne	r0, r2
 80007fc:	4619      	movne	r1, r3
 80007fe:	d10a      	bne.n	8000816 <__aeabi_dmul+0x24a>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800080c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000810:	f04f 0000 	mov.w	r0, #0
 8000814:	bd70      	pop	{r4, r5, r6, pc}
 8000816:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800081a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800081e:	bd70      	pop	{r4, r5, r6, pc}

08000820 <__aeabi_ddiv>:
 8000820:	b570      	push	{r4, r5, r6, lr}
 8000822:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000826:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800082a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800082e:	bf1d      	ittte	ne
 8000830:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000834:	ea94 0f0c 	teqne	r4, ip
 8000838:	ea95 0f0c 	teqne	r5, ip
 800083c:	f000 f8a7 	bleq	800098e <__aeabi_ddiv+0x16e>
 8000840:	eba4 0405 	sub.w	r4, r4, r5
 8000844:	ea81 0e03 	eor.w	lr, r1, r3
 8000848:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800084c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000850:	f000 8088 	beq.w	8000964 <__aeabi_ddiv+0x144>
 8000854:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000858:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800085c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000860:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000864:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000868:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800086c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000870:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000874:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000878:	429d      	cmp	r5, r3
 800087a:	bf08      	it	eq
 800087c:	4296      	cmpeq	r6, r2
 800087e:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000882:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000886:	d202      	bcs.n	800088e <__aeabi_ddiv+0x6e>
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	1ab6      	subs	r6, r6, r2
 8000890:	eb65 0503 	sbc.w	r5, r5, r3
 8000894:	085b      	lsrs	r3, r3, #1
 8000896:	ea4f 0232 	mov.w	r2, r2, rrx
 800089a:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800089e:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008a2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008aa:	bf22      	ittt	cs
 80008ac:	1ab6      	subcs	r6, r6, r2
 80008ae:	4675      	movcs	r5, lr
 80008b0:	ea40 000c 	orrcs.w	r0, r0, ip
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	ebb6 0e02 	subs.w	lr, r6, r2
 80008be:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c2:	bf22      	ittt	cs
 80008c4:	1ab6      	subcs	r6, r6, r2
 80008c6:	4675      	movcs	r5, lr
 80008c8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008cc:	085b      	lsrs	r3, r3, #1
 80008ce:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008da:	bf22      	ittt	cs
 80008dc:	1ab6      	subcs	r6, r6, r2
 80008de:	4675      	movcs	r5, lr
 80008e0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ee:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f2:	bf22      	ittt	cs
 80008f4:	1ab6      	subcs	r6, r6, r2
 80008f6:	4675      	movcs	r5, lr
 80008f8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008fc:	ea55 0e06 	orrs.w	lr, r5, r6
 8000900:	d018      	beq.n	8000934 <__aeabi_ddiv+0x114>
 8000902:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000906:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800090a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800090e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000912:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000916:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800091a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800091e:	d1c0      	bne.n	80008a2 <__aeabi_ddiv+0x82>
 8000920:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000924:	d10b      	bne.n	800093e <__aeabi_ddiv+0x11e>
 8000926:	ea41 0100 	orr.w	r1, r1, r0
 800092a:	f04f 0000 	mov.w	r0, #0
 800092e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000932:	e7b6      	b.n	80008a2 <__aeabi_ddiv+0x82>
 8000934:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000938:	bf04      	itt	eq
 800093a:	4301      	orreq	r1, r0
 800093c:	2000      	moveq	r0, #0
 800093e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000942:	bf88      	it	hi
 8000944:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000948:	f63f aeaf 	bhi.w	80006aa <__aeabi_dmul+0xde>
 800094c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000950:	bf04      	itt	eq
 8000952:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000956:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800095a:	f150 0000 	adcs.w	r0, r0, #0
 800095e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000962:	bd70      	pop	{r4, r5, r6, pc}
 8000964:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000968:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800096c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000970:	bfc2      	ittt	gt
 8000972:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000976:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800097a:	bd70      	popgt	{r4, r5, r6, pc}
 800097c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000980:	f04f 0e00 	mov.w	lr, #0
 8000984:	3c01      	subs	r4, #1
 8000986:	e690      	b.n	80006aa <__aeabi_dmul+0xde>
 8000988:	ea45 0e06 	orr.w	lr, r5, r6
 800098c:	e68d      	b.n	80006aa <__aeabi_dmul+0xde>
 800098e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000992:	ea94 0f0c 	teq	r4, ip
 8000996:	bf08      	it	eq
 8000998:	ea95 0f0c 	teqeq	r5, ip
 800099c:	f43f af3b 	beq.w	8000816 <__aeabi_dmul+0x24a>
 80009a0:	ea94 0f0c 	teq	r4, ip
 80009a4:	d10a      	bne.n	80009bc <__aeabi_ddiv+0x19c>
 80009a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009aa:	f47f af34 	bne.w	8000816 <__aeabi_dmul+0x24a>
 80009ae:	ea95 0f0c 	teq	r5, ip
 80009b2:	f47f af25 	bne.w	8000800 <__aeabi_dmul+0x234>
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	e72c      	b.n	8000816 <__aeabi_dmul+0x24a>
 80009bc:	ea95 0f0c 	teq	r5, ip
 80009c0:	d106      	bne.n	80009d0 <__aeabi_ddiv+0x1b0>
 80009c2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009c6:	f43f aefd 	beq.w	80007c4 <__aeabi_dmul+0x1f8>
 80009ca:	4610      	mov	r0, r2
 80009cc:	4619      	mov	r1, r3
 80009ce:	e722      	b.n	8000816 <__aeabi_dmul+0x24a>
 80009d0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009d4:	bf18      	it	ne
 80009d6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009da:	f47f aec5 	bne.w	8000768 <__aeabi_dmul+0x19c>
 80009de:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009e2:	f47f af0d 	bne.w	8000800 <__aeabi_dmul+0x234>
 80009e6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ea:	f47f aeeb 	bne.w	80007c4 <__aeabi_dmul+0x1f8>
 80009ee:	e712      	b.n	8000816 <__aeabi_dmul+0x24a>

080009f0 <__gedf2>:
 80009f0:	f04f 3cff 	mov.w	ip, #4294967295
 80009f4:	e006      	b.n	8000a04 <__cmpdf2+0x4>
 80009f6:	bf00      	nop

080009f8 <__ledf2>:
 80009f8:	f04f 0c01 	mov.w	ip, #1
 80009fc:	e002      	b.n	8000a04 <__cmpdf2+0x4>
 80009fe:	bf00      	nop

08000a00 <__cmpdf2>:
 8000a00:	f04f 0c01 	mov.w	ip, #1
 8000a04:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a14:	bf18      	it	ne
 8000a16:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a1a:	d01b      	beq.n	8000a54 <__cmpdf2+0x54>
 8000a1c:	b001      	add	sp, #4
 8000a1e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a22:	bf0c      	ite	eq
 8000a24:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a28:	ea91 0f03 	teqne	r1, r3
 8000a2c:	bf02      	ittt	eq
 8000a2e:	ea90 0f02 	teqeq	r0, r2
 8000a32:	2000      	moveq	r0, #0
 8000a34:	4770      	bxeq	lr
 8000a36:	f110 0f00 	cmn.w	r0, #0
 8000a3a:	ea91 0f03 	teq	r1, r3
 8000a3e:	bf58      	it	pl
 8000a40:	4299      	cmppl	r1, r3
 8000a42:	bf08      	it	eq
 8000a44:	4290      	cmpeq	r0, r2
 8000a46:	bf2c      	ite	cs
 8000a48:	17d8      	asrcs	r0, r3, #31
 8000a4a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a4e:	f040 0001 	orr.w	r0, r0, #1
 8000a52:	4770      	bx	lr
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	d102      	bne.n	8000a64 <__cmpdf2+0x64>
 8000a5e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a62:	d107      	bne.n	8000a74 <__cmpdf2+0x74>
 8000a64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	d1d6      	bne.n	8000a1c <__cmpdf2+0x1c>
 8000a6e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a72:	d0d3      	beq.n	8000a1c <__cmpdf2+0x1c>
 8000a74:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <__aeabi_cdrcmple>:
 8000a7c:	4684      	mov	ip, r0
 8000a7e:	4610      	mov	r0, r2
 8000a80:	4662      	mov	r2, ip
 8000a82:	468c      	mov	ip, r1
 8000a84:	4619      	mov	r1, r3
 8000a86:	4663      	mov	r3, ip
 8000a88:	e000      	b.n	8000a8c <__aeabi_cdcmpeq>
 8000a8a:	bf00      	nop

08000a8c <__aeabi_cdcmpeq>:
 8000a8c:	b501      	push	{r0, lr}
 8000a8e:	f7ff ffb7 	bl	8000a00 <__cmpdf2>
 8000a92:	2800      	cmp	r0, #0
 8000a94:	bf48      	it	mi
 8000a96:	f110 0f00 	cmnmi.w	r0, #0
 8000a9a:	bd01      	pop	{r0, pc}

08000a9c <__aeabi_dcmpeq>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff fff4 	bl	8000a8c <__aeabi_cdcmpeq>
 8000aa4:	bf0c      	ite	eq
 8000aa6:	2001      	moveq	r0, #1
 8000aa8:	2000      	movne	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmplt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffea 	bl	8000a8c <__aeabi_cdcmpeq>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmple>:
 8000ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac8:	f7ff ffe0 	bl	8000a8c <__aeabi_cdcmpeq>
 8000acc:	bf94      	ite	ls
 8000ace:	2001      	movls	r0, #1
 8000ad0:	2000      	movhi	r0, #0
 8000ad2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_dcmpge>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff ffce 	bl	8000a7c <__aeabi_cdrcmple>
 8000ae0:	bf94      	ite	ls
 8000ae2:	2001      	movls	r0, #1
 8000ae4:	2000      	movhi	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmpgt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffc4 	bl	8000a7c <__aeabi_cdrcmple>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmpun>:
 8000b00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d102      	bne.n	8000b10 <__aeabi_dcmpun+0x10>
 8000b0a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b0e:	d10a      	bne.n	8000b26 <__aeabi_dcmpun+0x26>
 8000b10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b18:	d102      	bne.n	8000b20 <__aeabi_dcmpun+0x20>
 8000b1a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b1e:	d102      	bne.n	8000b26 <__aeabi_dcmpun+0x26>
 8000b20:	f04f 0000 	mov.w	r0, #0
 8000b24:	4770      	bx	lr
 8000b26:	f04f 0001 	mov.w	r0, #1
 8000b2a:	4770      	bx	lr

08000b2c <__aeabi_d2iz>:
 8000b2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b34:	d215      	bcs.n	8000b62 <__aeabi_d2iz+0x36>
 8000b36:	d511      	bpl.n	8000b5c <__aeabi_d2iz+0x30>
 8000b38:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d912      	bls.n	8000b68 <__aeabi_d2iz+0x3c>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b52:	fa23 f002 	lsr.w	r0, r3, r2
 8000b56:	bf18      	it	ne
 8000b58:	4240      	negne	r0, r0
 8000b5a:	4770      	bx	lr
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b66:	d105      	bne.n	8000b74 <__aeabi_d2iz+0x48>
 8000b68:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b6c:	bf08      	it	eq
 8000b6e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b72:	4770      	bx	lr
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_d2uiz>:
 8000b7c:	004a      	lsls	r2, r1, #1
 8000b7e:	d211      	bcs.n	8000ba4 <__aeabi_d2uiz+0x28>
 8000b80:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b84:	d211      	bcs.n	8000baa <__aeabi_d2uiz+0x2e>
 8000b86:	d50d      	bpl.n	8000ba4 <__aeabi_d2uiz+0x28>
 8000b88:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b90:	d40e      	bmi.n	8000bb0 <__aeabi_d2uiz+0x34>
 8000b92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b96:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	4770      	bx	lr
 8000ba4:	f04f 0000 	mov.w	r0, #0
 8000ba8:	4770      	bx	lr
 8000baa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bae:	d102      	bne.n	8000bb6 <__aeabi_d2uiz+0x3a>
 8000bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bb4:	4770      	bx	lr
 8000bb6:	f04f 0000 	mov.w	r0, #0
 8000bba:	4770      	bx	lr

08000bbc <__aeabi_d2f>:
 8000bbc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bc0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc4:	bf24      	itt	cs
 8000bc6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bce:	d90d      	bls.n	8000bec <__aeabi_d2f+0x30>
 8000bd0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bdc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000be0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be4:	bf08      	it	eq
 8000be6:	f020 0001 	biceq.w	r0, r0, #1
 8000bea:	4770      	bx	lr
 8000bec:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bf0:	d121      	bne.n	8000c36 <__aeabi_d2f+0x7a>
 8000bf2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf6:	bfbc      	itt	lt
 8000bf8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bfc:	4770      	bxlt	lr
 8000bfe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c06:	f1c2 0218 	rsb	r2, r2, #24
 8000c0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c12:	fa20 f002 	lsr.w	r0, r0, r2
 8000c16:	bf18      	it	ne
 8000c18:	f040 0001 	orrne.w	r0, r0, #1
 8000c1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c28:	ea40 000c 	orr.w	r0, r0, ip
 8000c2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c34:	e7cc      	b.n	8000bd0 <__aeabi_d2f+0x14>
 8000c36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c3a:	d107      	bne.n	8000c4c <__aeabi_d2f+0x90>
 8000c3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c40:	bf1e      	ittt	ne
 8000c42:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c46:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c4a:	4770      	bxne	lr
 8000c4c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c50:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c54:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop

08000c5c <__aeabi_frsub>:
 8000c5c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c60:	e002      	b.n	8000c68 <__addsf3>
 8000c62:	bf00      	nop

08000c64 <__aeabi_fsub>:
 8000c64:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c68 <__addsf3>:
 8000c68:	0042      	lsls	r2, r0, #1
 8000c6a:	bf1f      	itttt	ne
 8000c6c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c70:	ea92 0f03 	teqne	r2, r3
 8000c74:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c78:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c7c:	d06a      	beq.n	8000d54 <__addsf3+0xec>
 8000c7e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c82:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c86:	bfc1      	itttt	gt
 8000c88:	18d2      	addgt	r2, r2, r3
 8000c8a:	4041      	eorgt	r1, r0
 8000c8c:	4048      	eorgt	r0, r1
 8000c8e:	4041      	eorgt	r1, r0
 8000c90:	bfb8      	it	lt
 8000c92:	425b      	neglt	r3, r3
 8000c94:	2b19      	cmp	r3, #25
 8000c96:	bf88      	it	hi
 8000c98:	4770      	bxhi	lr
 8000c9a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c9e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ca6:	bf18      	it	ne
 8000ca8:	4240      	negne	r0, r0
 8000caa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000cae:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000cb2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000cb6:	bf18      	it	ne
 8000cb8:	4249      	negne	r1, r1
 8000cba:	ea92 0f03 	teq	r2, r3
 8000cbe:	d03f      	beq.n	8000d40 <__addsf3+0xd8>
 8000cc0:	f1a2 0201 	sub.w	r2, r2, #1
 8000cc4:	fa41 fc03 	asr.w	ip, r1, r3
 8000cc8:	eb10 000c 	adds.w	r0, r0, ip
 8000ccc:	f1c3 0320 	rsb	r3, r3, #32
 8000cd0:	fa01 f103 	lsl.w	r1, r1, r3
 8000cd4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cd8:	d502      	bpl.n	8000ce0 <__addsf3+0x78>
 8000cda:	4249      	negs	r1, r1
 8000cdc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ce0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000ce4:	d313      	bcc.n	8000d0e <__addsf3+0xa6>
 8000ce6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000cea:	d306      	bcc.n	8000cfa <__addsf3+0x92>
 8000cec:	0840      	lsrs	r0, r0, #1
 8000cee:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cf2:	f102 0201 	add.w	r2, r2, #1
 8000cf6:	2afe      	cmp	r2, #254	@ 0xfe
 8000cf8:	d251      	bcs.n	8000d9e <__addsf3+0x136>
 8000cfa:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	ea40 0003 	orr.w	r0, r0, r3
 8000d0c:	4770      	bx	lr
 8000d0e:	0049      	lsls	r1, r1, #1
 8000d10:	eb40 0000 	adc.w	r0, r0, r0
 8000d14:	3a01      	subs	r2, #1
 8000d16:	bf28      	it	cs
 8000d18:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d1c:	d2ed      	bcs.n	8000cfa <__addsf3+0x92>
 8000d1e:	fab0 fc80 	clz	ip, r0
 8000d22:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d26:	ebb2 020c 	subs.w	r2, r2, ip
 8000d2a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d2e:	bfaa      	itet	ge
 8000d30:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d34:	4252      	neglt	r2, r2
 8000d36:	4318      	orrge	r0, r3
 8000d38:	bfbc      	itt	lt
 8000d3a:	40d0      	lsrlt	r0, r2
 8000d3c:	4318      	orrlt	r0, r3
 8000d3e:	4770      	bx	lr
 8000d40:	f092 0f00 	teq	r2, #0
 8000d44:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d48:	bf06      	itte	eq
 8000d4a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d4e:	3201      	addeq	r2, #1
 8000d50:	3b01      	subne	r3, #1
 8000d52:	e7b5      	b.n	8000cc0 <__addsf3+0x58>
 8000d54:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d58:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d5c:	bf18      	it	ne
 8000d5e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d62:	d021      	beq.n	8000da8 <__addsf3+0x140>
 8000d64:	ea92 0f03 	teq	r2, r3
 8000d68:	d004      	beq.n	8000d74 <__addsf3+0x10c>
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	bf08      	it	eq
 8000d70:	4608      	moveq	r0, r1
 8000d72:	4770      	bx	lr
 8000d74:	ea90 0f01 	teq	r0, r1
 8000d78:	bf1c      	itt	ne
 8000d7a:	2000      	movne	r0, #0
 8000d7c:	4770      	bxne	lr
 8000d7e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d82:	d104      	bne.n	8000d8e <__addsf3+0x126>
 8000d84:	0040      	lsls	r0, r0, #1
 8000d86:	bf28      	it	cs
 8000d88:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d8c:	4770      	bx	lr
 8000d8e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d92:	bf3c      	itt	cc
 8000d94:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d98:	4770      	bxcc	lr
 8000d9a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d9e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000da2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000da6:	4770      	bx	lr
 8000da8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000dac:	bf16      	itet	ne
 8000dae:	4608      	movne	r0, r1
 8000db0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000db4:	4601      	movne	r1, r0
 8000db6:	0242      	lsls	r2, r0, #9
 8000db8:	bf06      	itte	eq
 8000dba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000dbe:	ea90 0f01 	teqeq	r0, r1
 8000dc2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000dc6:	4770      	bx	lr

08000dc8 <__aeabi_ui2f>:
 8000dc8:	f04f 0300 	mov.w	r3, #0
 8000dcc:	e004      	b.n	8000dd8 <__aeabi_i2f+0x8>
 8000dce:	bf00      	nop

08000dd0 <__aeabi_i2f>:
 8000dd0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000dd4:	bf48      	it	mi
 8000dd6:	4240      	negmi	r0, r0
 8000dd8:	ea5f 0c00 	movs.w	ip, r0
 8000ddc:	bf08      	it	eq
 8000dde:	4770      	bxeq	lr
 8000de0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000de4:	4601      	mov	r1, r0
 8000de6:	f04f 0000 	mov.w	r0, #0
 8000dea:	e01c      	b.n	8000e26 <__aeabi_l2f+0x2a>

08000dec <__aeabi_ul2f>:
 8000dec:	ea50 0201 	orrs.w	r2, r0, r1
 8000df0:	bf08      	it	eq
 8000df2:	4770      	bxeq	lr
 8000df4:	f04f 0300 	mov.w	r3, #0
 8000df8:	e00a      	b.n	8000e10 <__aeabi_l2f+0x14>
 8000dfa:	bf00      	nop

08000dfc <__aeabi_l2f>:
 8000dfc:	ea50 0201 	orrs.w	r2, r0, r1
 8000e00:	bf08      	it	eq
 8000e02:	4770      	bxeq	lr
 8000e04:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e08:	d502      	bpl.n	8000e10 <__aeabi_l2f+0x14>
 8000e0a:	4240      	negs	r0, r0
 8000e0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e10:	ea5f 0c01 	movs.w	ip, r1
 8000e14:	bf02      	ittt	eq
 8000e16:	4684      	moveq	ip, r0
 8000e18:	4601      	moveq	r1, r0
 8000e1a:	2000      	moveq	r0, #0
 8000e1c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e20:	bf08      	it	eq
 8000e22:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e26:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e2a:	fabc f28c 	clz	r2, ip
 8000e2e:	3a08      	subs	r2, #8
 8000e30:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e34:	db10      	blt.n	8000e58 <__aeabi_l2f+0x5c>
 8000e36:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e3a:	4463      	add	r3, ip
 8000e3c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e40:	f1c2 0220 	rsb	r2, r2, #32
 8000e44:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e48:	fa20 f202 	lsr.w	r2, r0, r2
 8000e4c:	eb43 0002 	adc.w	r0, r3, r2
 8000e50:	bf08      	it	eq
 8000e52:	f020 0001 	biceq.w	r0, r0, #1
 8000e56:	4770      	bx	lr
 8000e58:	f102 0220 	add.w	r2, r2, #32
 8000e5c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e60:	f1c2 0220 	rsb	r2, r2, #32
 8000e64:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e68:	fa21 f202 	lsr.w	r2, r1, r2
 8000e6c:	eb43 0002 	adc.w	r0, r3, r2
 8000e70:	bf08      	it	eq
 8000e72:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e76:	4770      	bx	lr

08000e78 <__aeabi_fmul>:
 8000e78:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e7c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e80:	bf1e      	ittt	ne
 8000e82:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e86:	ea92 0f0c 	teqne	r2, ip
 8000e8a:	ea93 0f0c 	teqne	r3, ip
 8000e8e:	d06f      	beq.n	8000f70 <__aeabi_fmul+0xf8>
 8000e90:	441a      	add	r2, r3
 8000e92:	ea80 0c01 	eor.w	ip, r0, r1
 8000e96:	0240      	lsls	r0, r0, #9
 8000e98:	bf18      	it	ne
 8000e9a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e9e:	d01e      	beq.n	8000ede <__aeabi_fmul+0x66>
 8000ea0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000ea4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000ea8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000eac:	fba0 3101 	umull	r3, r1, r0, r1
 8000eb0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000eb4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000eb8:	bf3e      	ittt	cc
 8000eba:	0049      	lslcc	r1, r1, #1
 8000ebc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000ec0:	005b      	lslcc	r3, r3, #1
 8000ec2:	ea40 0001 	orr.w	r0, r0, r1
 8000ec6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000eca:	2afd      	cmp	r2, #253	@ 0xfd
 8000ecc:	d81d      	bhi.n	8000f0a <__aeabi_fmul+0x92>
 8000ece:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000ed2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ed6:	bf08      	it	eq
 8000ed8:	f020 0001 	biceq.w	r0, r0, #1
 8000edc:	4770      	bx	lr
 8000ede:	f090 0f00 	teq	r0, #0
 8000ee2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ee6:	bf08      	it	eq
 8000ee8:	0249      	lsleq	r1, r1, #9
 8000eea:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eee:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ef2:	3a7f      	subs	r2, #127	@ 0x7f
 8000ef4:	bfc2      	ittt	gt
 8000ef6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000efa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000efe:	4770      	bxgt	lr
 8000f00:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f04:	f04f 0300 	mov.w	r3, #0
 8000f08:	3a01      	subs	r2, #1
 8000f0a:	dc5d      	bgt.n	8000fc8 <__aeabi_fmul+0x150>
 8000f0c:	f112 0f19 	cmn.w	r2, #25
 8000f10:	bfdc      	itt	le
 8000f12:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000f16:	4770      	bxle	lr
 8000f18:	f1c2 0200 	rsb	r2, r2, #0
 8000f1c:	0041      	lsls	r1, r0, #1
 8000f1e:	fa21 f102 	lsr.w	r1, r1, r2
 8000f22:	f1c2 0220 	rsb	r2, r2, #32
 8000f26:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f2a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f2e:	f140 0000 	adc.w	r0, r0, #0
 8000f32:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f36:	bf08      	it	eq
 8000f38:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f3c:	4770      	bx	lr
 8000f3e:	f092 0f00 	teq	r2, #0
 8000f42:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f46:	bf02      	ittt	eq
 8000f48:	0040      	lsleq	r0, r0, #1
 8000f4a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f4e:	3a01      	subeq	r2, #1
 8000f50:	d0f9      	beq.n	8000f46 <__aeabi_fmul+0xce>
 8000f52:	ea40 000c 	orr.w	r0, r0, ip
 8000f56:	f093 0f00 	teq	r3, #0
 8000f5a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f5e:	bf02      	ittt	eq
 8000f60:	0049      	lsleq	r1, r1, #1
 8000f62:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f66:	3b01      	subeq	r3, #1
 8000f68:	d0f9      	beq.n	8000f5e <__aeabi_fmul+0xe6>
 8000f6a:	ea41 010c 	orr.w	r1, r1, ip
 8000f6e:	e78f      	b.n	8000e90 <__aeabi_fmul+0x18>
 8000f70:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f74:	ea92 0f0c 	teq	r2, ip
 8000f78:	bf18      	it	ne
 8000f7a:	ea93 0f0c 	teqne	r3, ip
 8000f7e:	d00a      	beq.n	8000f96 <__aeabi_fmul+0x11e>
 8000f80:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f84:	bf18      	it	ne
 8000f86:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f8a:	d1d8      	bne.n	8000f3e <__aeabi_fmul+0xc6>
 8000f8c:	ea80 0001 	eor.w	r0, r0, r1
 8000f90:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f94:	4770      	bx	lr
 8000f96:	f090 0f00 	teq	r0, #0
 8000f9a:	bf17      	itett	ne
 8000f9c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000fa0:	4608      	moveq	r0, r1
 8000fa2:	f091 0f00 	teqne	r1, #0
 8000fa6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000faa:	d014      	beq.n	8000fd6 <__aeabi_fmul+0x15e>
 8000fac:	ea92 0f0c 	teq	r2, ip
 8000fb0:	d101      	bne.n	8000fb6 <__aeabi_fmul+0x13e>
 8000fb2:	0242      	lsls	r2, r0, #9
 8000fb4:	d10f      	bne.n	8000fd6 <__aeabi_fmul+0x15e>
 8000fb6:	ea93 0f0c 	teq	r3, ip
 8000fba:	d103      	bne.n	8000fc4 <__aeabi_fmul+0x14c>
 8000fbc:	024b      	lsls	r3, r1, #9
 8000fbe:	bf18      	it	ne
 8000fc0:	4608      	movne	r0, r1
 8000fc2:	d108      	bne.n	8000fd6 <__aeabi_fmul+0x15e>
 8000fc4:	ea80 0001 	eor.w	r0, r0, r1
 8000fc8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000fcc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fd4:	4770      	bx	lr
 8000fd6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fda:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000fde:	4770      	bx	lr

08000fe0 <__aeabi_fdiv>:
 8000fe0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000fe4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fe8:	bf1e      	ittt	ne
 8000fea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fee:	ea92 0f0c 	teqne	r2, ip
 8000ff2:	ea93 0f0c 	teqne	r3, ip
 8000ff6:	d069      	beq.n	80010cc <__aeabi_fdiv+0xec>
 8000ff8:	eba2 0203 	sub.w	r2, r2, r3
 8000ffc:	ea80 0c01 	eor.w	ip, r0, r1
 8001000:	0249      	lsls	r1, r1, #9
 8001002:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8001006:	d037      	beq.n	8001078 <__aeabi_fdiv+0x98>
 8001008:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800100c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8001010:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8001014:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8001018:	428b      	cmp	r3, r1
 800101a:	bf38      	it	cc
 800101c:	005b      	lslcc	r3, r3, #1
 800101e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8001022:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8001026:	428b      	cmp	r3, r1
 8001028:	bf24      	itt	cs
 800102a:	1a5b      	subcs	r3, r3, r1
 800102c:	ea40 000c 	orrcs.w	r0, r0, ip
 8001030:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001034:	bf24      	itt	cs
 8001036:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800103a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800103e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001042:	bf24      	itt	cs
 8001044:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8001048:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800104c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001050:	bf24      	itt	cs
 8001052:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8001056:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800105a:	011b      	lsls	r3, r3, #4
 800105c:	bf18      	it	ne
 800105e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001062:	d1e0      	bne.n	8001026 <__aeabi_fdiv+0x46>
 8001064:	2afd      	cmp	r2, #253	@ 0xfd
 8001066:	f63f af50 	bhi.w	8000f0a <__aeabi_fmul+0x92>
 800106a:	428b      	cmp	r3, r1
 800106c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001070:	bf08      	it	eq
 8001072:	f020 0001 	biceq.w	r0, r0, #1
 8001076:	4770      	bx	lr
 8001078:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800107c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001080:	327f      	adds	r2, #127	@ 0x7f
 8001082:	bfc2      	ittt	gt
 8001084:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8001088:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800108c:	4770      	bxgt	lr
 800108e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001092:	f04f 0300 	mov.w	r3, #0
 8001096:	3a01      	subs	r2, #1
 8001098:	e737      	b.n	8000f0a <__aeabi_fmul+0x92>
 800109a:	f092 0f00 	teq	r2, #0
 800109e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80010a2:	bf02      	ittt	eq
 80010a4:	0040      	lsleq	r0, r0, #1
 80010a6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80010aa:	3a01      	subeq	r2, #1
 80010ac:	d0f9      	beq.n	80010a2 <__aeabi_fdiv+0xc2>
 80010ae:	ea40 000c 	orr.w	r0, r0, ip
 80010b2:	f093 0f00 	teq	r3, #0
 80010b6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80010ba:	bf02      	ittt	eq
 80010bc:	0049      	lsleq	r1, r1, #1
 80010be:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80010c2:	3b01      	subeq	r3, #1
 80010c4:	d0f9      	beq.n	80010ba <__aeabi_fdiv+0xda>
 80010c6:	ea41 010c 	orr.w	r1, r1, ip
 80010ca:	e795      	b.n	8000ff8 <__aeabi_fdiv+0x18>
 80010cc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010d0:	ea92 0f0c 	teq	r2, ip
 80010d4:	d108      	bne.n	80010e8 <__aeabi_fdiv+0x108>
 80010d6:	0242      	lsls	r2, r0, #9
 80010d8:	f47f af7d 	bne.w	8000fd6 <__aeabi_fmul+0x15e>
 80010dc:	ea93 0f0c 	teq	r3, ip
 80010e0:	f47f af70 	bne.w	8000fc4 <__aeabi_fmul+0x14c>
 80010e4:	4608      	mov	r0, r1
 80010e6:	e776      	b.n	8000fd6 <__aeabi_fmul+0x15e>
 80010e8:	ea93 0f0c 	teq	r3, ip
 80010ec:	d104      	bne.n	80010f8 <__aeabi_fdiv+0x118>
 80010ee:	024b      	lsls	r3, r1, #9
 80010f0:	f43f af4c 	beq.w	8000f8c <__aeabi_fmul+0x114>
 80010f4:	4608      	mov	r0, r1
 80010f6:	e76e      	b.n	8000fd6 <__aeabi_fmul+0x15e>
 80010f8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80010fc:	bf18      	it	ne
 80010fe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8001102:	d1ca      	bne.n	800109a <__aeabi_fdiv+0xba>
 8001104:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001108:	f47f af5c 	bne.w	8000fc4 <__aeabi_fmul+0x14c>
 800110c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8001110:	f47f af3c 	bne.w	8000f8c <__aeabi_fmul+0x114>
 8001114:	e75f      	b.n	8000fd6 <__aeabi_fmul+0x15e>
 8001116:	bf00      	nop

08001118 <__gesf2>:
 8001118:	f04f 3cff 	mov.w	ip, #4294967295
 800111c:	e006      	b.n	800112c <__cmpsf2+0x4>
 800111e:	bf00      	nop

08001120 <__lesf2>:
 8001120:	f04f 0c01 	mov.w	ip, #1
 8001124:	e002      	b.n	800112c <__cmpsf2+0x4>
 8001126:	bf00      	nop

08001128 <__cmpsf2>:
 8001128:	f04f 0c01 	mov.w	ip, #1
 800112c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001130:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001134:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001138:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800113c:	bf18      	it	ne
 800113e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001142:	d011      	beq.n	8001168 <__cmpsf2+0x40>
 8001144:	b001      	add	sp, #4
 8001146:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800114a:	bf18      	it	ne
 800114c:	ea90 0f01 	teqne	r0, r1
 8001150:	bf58      	it	pl
 8001152:	ebb2 0003 	subspl.w	r0, r2, r3
 8001156:	bf88      	it	hi
 8001158:	17c8      	asrhi	r0, r1, #31
 800115a:	bf38      	it	cc
 800115c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001160:	bf18      	it	ne
 8001162:	f040 0001 	orrne.w	r0, r0, #1
 8001166:	4770      	bx	lr
 8001168:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800116c:	d102      	bne.n	8001174 <__cmpsf2+0x4c>
 800116e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001172:	d105      	bne.n	8001180 <__cmpsf2+0x58>
 8001174:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001178:	d1e4      	bne.n	8001144 <__cmpsf2+0x1c>
 800117a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800117e:	d0e1      	beq.n	8001144 <__cmpsf2+0x1c>
 8001180:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop

08001188 <__aeabi_cfrcmple>:
 8001188:	4684      	mov	ip, r0
 800118a:	4608      	mov	r0, r1
 800118c:	4661      	mov	r1, ip
 800118e:	e7ff      	b.n	8001190 <__aeabi_cfcmpeq>

08001190 <__aeabi_cfcmpeq>:
 8001190:	b50f      	push	{r0, r1, r2, r3, lr}
 8001192:	f7ff ffc9 	bl	8001128 <__cmpsf2>
 8001196:	2800      	cmp	r0, #0
 8001198:	bf48      	it	mi
 800119a:	f110 0f00 	cmnmi.w	r0, #0
 800119e:	bd0f      	pop	{r0, r1, r2, r3, pc}

080011a0 <__aeabi_fcmpeq>:
 80011a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011a4:	f7ff fff4 	bl	8001190 <__aeabi_cfcmpeq>
 80011a8:	bf0c      	ite	eq
 80011aa:	2001      	moveq	r0, #1
 80011ac:	2000      	movne	r0, #0
 80011ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80011b2:	bf00      	nop

080011b4 <__aeabi_fcmplt>:
 80011b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011b8:	f7ff ffea 	bl	8001190 <__aeabi_cfcmpeq>
 80011bc:	bf34      	ite	cc
 80011be:	2001      	movcc	r0, #1
 80011c0:	2000      	movcs	r0, #0
 80011c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011c6:	bf00      	nop

080011c8 <__aeabi_fcmple>:
 80011c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011cc:	f7ff ffe0 	bl	8001190 <__aeabi_cfcmpeq>
 80011d0:	bf94      	ite	ls
 80011d2:	2001      	movls	r0, #1
 80011d4:	2000      	movhi	r0, #0
 80011d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80011da:	bf00      	nop

080011dc <__aeabi_fcmpge>:
 80011dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011e0:	f7ff ffd2 	bl	8001188 <__aeabi_cfrcmple>
 80011e4:	bf94      	ite	ls
 80011e6:	2001      	movls	r0, #1
 80011e8:	2000      	movhi	r0, #0
 80011ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80011ee:	bf00      	nop

080011f0 <__aeabi_fcmpgt>:
 80011f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011f4:	f7ff ffc8 	bl	8001188 <__aeabi_cfrcmple>
 80011f8:	bf34      	ite	cc
 80011fa:	2001      	movcc	r0, #1
 80011fc:	2000      	movcs	r0, #0
 80011fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8001202:	bf00      	nop

08001204 <__aeabi_fcmpun>:
 8001204:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001208:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800120c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001210:	d102      	bne.n	8001218 <__aeabi_fcmpun+0x14>
 8001212:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001216:	d108      	bne.n	800122a <__aeabi_fcmpun+0x26>
 8001218:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800121c:	d102      	bne.n	8001224 <__aeabi_fcmpun+0x20>
 800121e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001222:	d102      	bne.n	800122a <__aeabi_fcmpun+0x26>
 8001224:	f04f 0000 	mov.w	r0, #0
 8001228:	4770      	bx	lr
 800122a:	f04f 0001 	mov.w	r0, #1
 800122e:	4770      	bx	lr

08001230 <__aeabi_d2lz>:
 8001230:	b538      	push	{r3, r4, r5, lr}
 8001232:	2200      	movs	r2, #0
 8001234:	2300      	movs	r3, #0
 8001236:	4604      	mov	r4, r0
 8001238:	460d      	mov	r5, r1
 800123a:	f7ff fc39 	bl	8000ab0 <__aeabi_dcmplt>
 800123e:	b928      	cbnz	r0, 800124c <__aeabi_d2lz+0x1c>
 8001240:	4620      	mov	r0, r4
 8001242:	4629      	mov	r1, r5
 8001244:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001248:	f000 b80a 	b.w	8001260 <__aeabi_d2ulz>
 800124c:	4620      	mov	r0, r4
 800124e:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001252:	f000 f805 	bl	8001260 <__aeabi_d2ulz>
 8001256:	4240      	negs	r0, r0
 8001258:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800125c:	bd38      	pop	{r3, r4, r5, pc}
 800125e:	bf00      	nop

08001260 <__aeabi_d2ulz>:
 8001260:	b5d0      	push	{r4, r6, r7, lr}
 8001262:	2200      	movs	r2, #0
 8001264:	4b0b      	ldr	r3, [pc, #44]	@ (8001294 <__aeabi_d2ulz+0x34>)
 8001266:	4606      	mov	r6, r0
 8001268:	460f      	mov	r7, r1
 800126a:	f7ff f9af 	bl	80005cc <__aeabi_dmul>
 800126e:	f7ff fc85 	bl	8000b7c <__aeabi_d2uiz>
 8001272:	4604      	mov	r4, r0
 8001274:	f7ff f930 	bl	80004d8 <__aeabi_ui2d>
 8001278:	2200      	movs	r2, #0
 800127a:	4b07      	ldr	r3, [pc, #28]	@ (8001298 <__aeabi_d2ulz+0x38>)
 800127c:	f7ff f9a6 	bl	80005cc <__aeabi_dmul>
 8001280:	4602      	mov	r2, r0
 8001282:	460b      	mov	r3, r1
 8001284:	4630      	mov	r0, r6
 8001286:	4639      	mov	r1, r7
 8001288:	f7fe ffe8 	bl	800025c <__aeabi_dsub>
 800128c:	f7ff fc76 	bl	8000b7c <__aeabi_d2uiz>
 8001290:	4621      	mov	r1, r4
 8001292:	bdd0      	pop	{r4, r6, r7, pc}
 8001294:	3df00000 	.word	0x3df00000
 8001298:	41f00000 	.word	0x41f00000

0800129c <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 80012a0:	4b17      	ldr	r3, [pc, #92]	@ (8001300 <MX_CAN_Init+0x64>)
 80012a2:	4a18      	ldr	r2, [pc, #96]	@ (8001304 <MX_CAN_Init+0x68>)
 80012a4:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 8;
 80012a6:	4b16      	ldr	r3, [pc, #88]	@ (8001300 <MX_CAN_Init+0x64>)
 80012a8:	2208      	movs	r2, #8
 80012aa:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80012ac:	4b14      	ldr	r3, [pc, #80]	@ (8001300 <MX_CAN_Init+0x64>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80012b2:	4b13      	ldr	r3, [pc, #76]	@ (8001300 <MX_CAN_Init+0x64>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_4TQ;
 80012b8:	4b11      	ldr	r3, [pc, #68]	@ (8001300 <MX_CAN_Init+0x64>)
 80012ba:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80012be:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 80012c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001300 <MX_CAN_Init+0x64>)
 80012c2:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 80012c6:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80012c8:	4b0d      	ldr	r3, [pc, #52]	@ (8001300 <MX_CAN_Init+0x64>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80012ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001300 <MX_CAN_Init+0x64>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80012d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001300 <MX_CAN_Init+0x64>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80012da:	4b09      	ldr	r3, [pc, #36]	@ (8001300 <MX_CAN_Init+0x64>)
 80012dc:	2200      	movs	r2, #0
 80012de:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80012e0:	4b07      	ldr	r3, [pc, #28]	@ (8001300 <MX_CAN_Init+0x64>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80012e6:	4b06      	ldr	r3, [pc, #24]	@ (8001300 <MX_CAN_Init+0x64>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80012ec:	4804      	ldr	r0, [pc, #16]	@ (8001300 <MX_CAN_Init+0x64>)
 80012ee:	f003 fa41 	bl	8004774 <HAL_CAN_Init>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <MX_CAN_Init+0x60>
  {
    Error_Handler();
 80012f8:	f001 ff5a 	bl	80031b0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80012fc:	bf00      	nop
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	20000354 	.word	0x20000354
 8001304:	40006400 	.word	0x40006400

08001308 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b08a      	sub	sp, #40	@ 0x28
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001310:	f107 0314 	add.w	r3, r7, #20
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]
 8001318:	605a      	str	r2, [r3, #4]
 800131a:	609a      	str	r2, [r3, #8]
 800131c:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4a29      	ldr	r2, [pc, #164]	@ (80013c8 <HAL_CAN_MspInit+0xc0>)
 8001324:	4293      	cmp	r3, r2
 8001326:	d14b      	bne.n	80013c0 <HAL_CAN_MspInit+0xb8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001328:	4b28      	ldr	r3, [pc, #160]	@ (80013cc <HAL_CAN_MspInit+0xc4>)
 800132a:	69db      	ldr	r3, [r3, #28]
 800132c:	4a27      	ldr	r2, [pc, #156]	@ (80013cc <HAL_CAN_MspInit+0xc4>)
 800132e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001332:	61d3      	str	r3, [r2, #28]
 8001334:	4b25      	ldr	r3, [pc, #148]	@ (80013cc <HAL_CAN_MspInit+0xc4>)
 8001336:	69db      	ldr	r3, [r3, #28]
 8001338:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800133c:	613b      	str	r3, [r7, #16]
 800133e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001340:	4b22      	ldr	r3, [pc, #136]	@ (80013cc <HAL_CAN_MspInit+0xc4>)
 8001342:	699b      	ldr	r3, [r3, #24]
 8001344:	4a21      	ldr	r2, [pc, #132]	@ (80013cc <HAL_CAN_MspInit+0xc4>)
 8001346:	f043 0308 	orr.w	r3, r3, #8
 800134a:	6193      	str	r3, [r2, #24]
 800134c:	4b1f      	ldr	r3, [pc, #124]	@ (80013cc <HAL_CAN_MspInit+0xc4>)
 800134e:	699b      	ldr	r3, [r3, #24]
 8001350:	f003 0308 	and.w	r3, r3, #8
 8001354:	60fb      	str	r3, [r7, #12]
 8001356:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001358:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800135c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800135e:	2300      	movs	r3, #0
 8001360:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001362:	2300      	movs	r3, #0
 8001364:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001366:	f107 0314 	add.w	r3, r7, #20
 800136a:	4619      	mov	r1, r3
 800136c:	4818      	ldr	r0, [pc, #96]	@ (80013d0 <HAL_CAN_MspInit+0xc8>)
 800136e:	f004 f921 	bl	80055b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001372:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001376:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001378:	2302      	movs	r3, #2
 800137a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800137c:	2303      	movs	r3, #3
 800137e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001380:	f107 0314 	add.w	r3, r7, #20
 8001384:	4619      	mov	r1, r3
 8001386:	4812      	ldr	r0, [pc, #72]	@ (80013d0 <HAL_CAN_MspInit+0xc8>)
 8001388:	f004 f914 	bl	80055b4 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 800138c:	4b11      	ldr	r3, [pc, #68]	@ (80013d4 <HAL_CAN_MspInit+0xcc>)
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	627b      	str	r3, [r7, #36]	@ 0x24
 8001392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001394:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 8001398:	627b      	str	r3, [r7, #36]	@ 0x24
 800139a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800139c:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80013a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80013a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80013aa:	4a0a      	ldr	r2, [pc, #40]	@ (80013d4 <HAL_CAN_MspInit+0xcc>)
 80013ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013ae:	6053      	str	r3, [r2, #4]

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 80013b0:	2200      	movs	r2, #0
 80013b2:	2105      	movs	r1, #5
 80013b4:	2014      	movs	r0, #20
 80013b6:	f004 f8d2 	bl	800555e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80013ba:	2014      	movs	r0, #20
 80013bc:	f004 f8eb 	bl	8005596 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80013c0:	bf00      	nop
 80013c2:	3728      	adds	r7, #40	@ 0x28
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	40006400 	.word	0x40006400
 80013cc:	40021000 	.word	0x40021000
 80013d0:	40010c00 	.word	0x40010c00
 80013d4:	40010000 	.word	0x40010000

080013d8 <CanFilterSetup>:
}

/* USER CODE BEGIN 1 */

void CanFilterSetup(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
  /* TODO: Review Filter Implementation */
  // Use mask and list mode to filter IDs from the CAN ID BOM

  // Filter for 0x500 and 0x600 IDs
  CAN_filter0.FilterIdHigh = 0x0000;
 80013dc:	4b10      	ldr	r3, [pc, #64]	@ (8001420 <CanFilterSetup+0x48>)
 80013de:	2200      	movs	r2, #0
 80013e0:	601a      	str	r2, [r3, #0]
  CAN_filter0.FilterMaskIdHigh = 0x0000;
 80013e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001420 <CanFilterSetup+0x48>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	609a      	str	r2, [r3, #8]

  CAN_filter0.FilterIdLow = 0x0000;
 80013e8:	4b0d      	ldr	r3, [pc, #52]	@ (8001420 <CanFilterSetup+0x48>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	605a      	str	r2, [r3, #4]
  CAN_filter0.FilterMaskIdLow = 0x0000;
 80013ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001420 <CanFilterSetup+0x48>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	60da      	str	r2, [r3, #12]

  CAN_filter0.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80013f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001420 <CanFilterSetup+0x48>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	611a      	str	r2, [r3, #16]
  CAN_filter0.FilterBank = (uint32_t) 0;
 80013fa:	4b09      	ldr	r3, [pc, #36]	@ (8001420 <CanFilterSetup+0x48>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	615a      	str	r2, [r3, #20]
  CAN_filter0.FilterMode = CAN_FILTERMODE_IDMASK;
 8001400:	4b07      	ldr	r3, [pc, #28]	@ (8001420 <CanFilterSetup+0x48>)
 8001402:	2200      	movs	r2, #0
 8001404:	619a      	str	r2, [r3, #24]
  CAN_filter0.FilterScale = CAN_FILTERSCALE_16BIT;
 8001406:	4b06      	ldr	r3, [pc, #24]	@ (8001420 <CanFilterSetup+0x48>)
 8001408:	2200      	movs	r2, #0
 800140a:	61da      	str	r2, [r3, #28]
  CAN_filter0.FilterActivation = CAN_FILTER_ENABLE;
 800140c:	4b04      	ldr	r3, [pc, #16]	@ (8001420 <CanFilterSetup+0x48>)
 800140e:	2201      	movs	r2, #1
 8001410:	621a      	str	r2, [r3, #32]

  // Configure reception filters
  HAL_CAN_ConfigFilter(&hcan, &CAN_filter0);
 8001412:	4903      	ldr	r1, [pc, #12]	@ (8001420 <CanFilterSetup+0x48>)
 8001414:	4803      	ldr	r0, [pc, #12]	@ (8001424 <CanFilterSetup+0x4c>)
 8001416:	f003 faa8 	bl	800496a <HAL_CAN_ConfigFilter>
}
 800141a:	bf00      	nop
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	2000070c 	.word	0x2000070c
 8001424:	20000354 	.word	0x20000354

08001428 <Can_Init>:

/*
 * CAN set-up: Sets up the filters, Starts CAN with HAL, and Activates notifications for interrupts.
 */
void Can_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
  CanFilterSetup();
 800142e:	f7ff ffd3 	bl	80013d8 <CanFilterSetup>
  can_start = HAL_CAN_Start(&hcan);
 8001432:	4808      	ldr	r0, [pc, #32]	@ (8001454 <Can_Init+0x2c>)
 8001434:	f003 fb62 	bl	8004afc <HAL_CAN_Start>
 8001438:	4603      	mov	r3, r0
 800143a:	461a      	mov	r2, r3
 800143c:	4b06      	ldr	r3, [pc, #24]	@ (8001458 <Can_Init+0x30>)
 800143e:	701a      	strb	r2, [r3, #0]
  assert_param(can_start == HAL_OK);

  HAL_StatusTypeDef can_notification_status = HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001440:	2102      	movs	r1, #2
 8001442:	4804      	ldr	r0, [pc, #16]	@ (8001454 <Can_Init+0x2c>)
 8001444:	f003 fd8e 	bl	8004f64 <HAL_CAN_ActivateNotification>
 8001448:	4603      	mov	r3, r0
 800144a:	71fb      	strb	r3, [r7, #7]
  assert_param(can_notification_status == HAL_OK);

  /* To avoid warning of unused variable */
  (void) can_notification_status;
}
 800144c:	bf00      	nop
 800144e:	3708      	adds	r7, #8
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	20000354 	.word	0x20000354
 8001458:	2000034c 	.word	0x2000034c

0800145c <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800145c:	b5b0      	push	{r4, r5, r7, lr}
 800145e:	b08e      	sub	sp, #56	@ 0x38
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  uint8_t can_data[8];


  /* Get CAN message */
//  while(HAL_CAN_GetRxFifoFillLevel(hcan, CAN_RX_FIFO0) != 0) {
    HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &can_rx_header, can_data);  // TODO: Put can_rx_header and can_data into a data structure able to be accessed in the freertos task
 8001464:	f107 030c 	add.w	r3, r7, #12
 8001468:	f107 0214 	add.w	r2, r7, #20
 800146c:	2100      	movs	r1, #0
 800146e:	6878      	ldr	r0, [r7, #4]
 8001470:	f003 fc57 	bl	8004d22 <HAL_CAN_GetRxMessage>
  //  printf("%d\n\r", HAL_CAN_GetRxFifoFillLevel(hcan, CAN_RX_FIFO0));
    /* Put CAN message in the Queue */
    CAN_msg_t *new_CAN_msg;
    new_CAN_msg = osPoolAlloc(CAN_MSG_memory_pool);
 8001474:	4b1e      	ldr	r3, [pc, #120]	@ (80014f0 <HAL_CAN_RxFifo0MsgPendingCallback+0x94>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4618      	mov	r0, r3
 800147a:	f008 fd56 	bl	8009f2a <osPoolAlloc>
 800147e:	6338      	str	r0, [r7, #48]	@ 0x30
    new_CAN_msg->header = can_rx_header;
 8001480:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001482:	461d      	mov	r5, r3
 8001484:	f107 0414 	add.w	r4, r7, #20
 8001488:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800148a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800148c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001490:	e885 0007 	stmia.w	r5, {r0, r1, r2}
    for(int i = 0; i < 8; i++) {
 8001494:	2300      	movs	r3, #0
 8001496:	637b      	str	r3, [r7, #52]	@ 0x34
 8001498:	e00d      	b.n	80014b6 <HAL_CAN_RxFifo0MsgPendingCallback+0x5a>
      new_CAN_msg->data[i] = can_data[i];
 800149a:	f107 020c 	add.w	r2, r7, #12
 800149e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80014a0:	4413      	add	r3, r2
 80014a2:	7819      	ldrb	r1, [r3, #0]
 80014a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80014a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80014a8:	4413      	add	r3, r2
 80014aa:	331c      	adds	r3, #28
 80014ac:	460a      	mov	r2, r1
 80014ae:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < 8; i++) {
 80014b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80014b2:	3301      	adds	r3, #1
 80014b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80014b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80014b8:	2b07      	cmp	r3, #7
 80014ba:	ddee      	ble.n	800149a <HAL_CAN_RxFifo0MsgPendingCallback+0x3e>
    }
    new_CAN_msg->timestamp.double_value = get_current_timestamp();
 80014bc:	f002 fda0 	bl	8004000 <get_current_timestamp>
 80014c0:	4602      	mov	r2, r0
 80014c2:	460b      	mov	r3, r1
 80014c4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80014c6:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    osMessagePut(CAN_MSG_Rx_Queue, new_CAN_msg, osWaitForever);
 80014ca:	4b0a      	ldr	r3, [pc, #40]	@ (80014f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x98>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4618      	mov	r0, r3
 80014d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014d2:	f04f 32ff 	mov.w	r2, #4294967295
 80014d6:	4619      	mov	r1, r3
 80014d8:	f008 fdf2 	bl	800a0c0 <osMessagePut>
//  }

  /* Set the Flag to CAN_READY */
  osSignalSet(readCANTaskHandle, CAN_READY);
 80014dc:	4b06      	ldr	r3, [pc, #24]	@ (80014f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2101      	movs	r1, #1
 80014e2:	4618      	mov	r0, r3
 80014e4:	f008 fc38 	bl	8009d58 <osSignalSet>

  /* To avoid warning of unused variable */
  //(void) status;
}
 80014e8:	bf00      	nop
 80014ea:	3738      	adds	r7, #56	@ 0x38
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bdb0      	pop	{r4, r5, r7, pc}
 80014f0:	2000038c 	.word	0x2000038c
 80014f4:	20000390 	.word	0x20000390
 80014f8:	20000398 	.word	0x20000398

080014fc <DebugIO_Init>:
 * Configure a UART peripheral assignment for printf debugging
 *
 * @param huart HAL handle for the UART to use for printf debugging
*/
void DebugIO_Init(UART_HandleTypeDef *huart)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b083      	sub	sp, #12
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
    io_huart = huart;
 8001504:	4a03      	ldr	r2, [pc, #12]	@ (8001514 <DebugIO_Init+0x18>)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6013      	str	r3, [r2, #0]
}
 800150a:	bf00      	nop
 800150c:	370c      	adds	r7, #12
 800150e:	46bd      	mov	sp, r7
 8001510:	bc80      	pop	{r7}
 8001512:	4770      	bx	lr
 8001514:	2000037c 	.word	0x2000037c

08001518 <__io_putchar>:

// Configure where printf() and putchar() output goes
int __io_putchar(int ch)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
#ifdef USE_UART
    // Output on UART
    HAL_UART_Transmit(io_huart, (uint8_t *)&ch, 1, 0xFFFF);
 8001520:	4b06      	ldr	r3, [pc, #24]	@ (800153c <__io_putchar+0x24>)
 8001522:	6818      	ldr	r0, [r3, #0]
 8001524:	1d39      	adds	r1, r7, #4
 8001526:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800152a:	2201      	movs	r2, #1
 800152c:	f008 f940 	bl	80097b0 <HAL_UART_Transmit>
#ifdef USE_SWO
    // Output on Serial Wire Output (SWO)
    ITM_SendChar(ch);
#endif // USE_SWO

    return ch;
 8001530:	687b      	ldr	r3, [r7, #4]
}
 8001532:	4618      	mov	r0, r3
 8001534:	3708      	adds	r7, #8
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	2000037c 	.word	0x2000037c

08001540 <__io_getchar>:

int __io_getchar()
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0
    // Implement if needed
    return 0;
 8001544:	2300      	movs	r3, #0
}
 8001546:	4618      	mov	r0, r3
 8001548:	46bd      	mov	sp, r7
 800154a:	bc80      	pop	{r7}
 800154c:	4770      	bx	lr

0800154e <_read>:

#ifdef NO_SYSCALL
int _read(int file, char *ptr, int len)
{
 800154e:	b580      	push	{r7, lr}
 8001550:	b086      	sub	sp, #24
 8001552:	af00      	add	r7, sp, #0
 8001554:	60f8      	str	r0, [r7, #12]
 8001556:	60b9      	str	r1, [r7, #8]
 8001558:	607a      	str	r2, [r7, #4]
    int DataIdx;

    for (DataIdx = 0; DataIdx < len; DataIdx++)
 800155a:	2300      	movs	r3, #0
 800155c:	617b      	str	r3, [r7, #20]
 800155e:	e00a      	b.n	8001576 <_read+0x28>
    {
        *ptr++ = __io_getchar();
 8001560:	f7ff ffee 	bl	8001540 <__io_getchar>
 8001564:	4601      	mov	r1, r0
 8001566:	68bb      	ldr	r3, [r7, #8]
 8001568:	1c5a      	adds	r2, r3, #1
 800156a:	60ba      	str	r2, [r7, #8]
 800156c:	b2ca      	uxtb	r2, r1
 800156e:	701a      	strb	r2, [r3, #0]
    for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	3301      	adds	r3, #1
 8001574:	617b      	str	r3, [r7, #20]
 8001576:	697a      	ldr	r2, [r7, #20]
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	429a      	cmp	r2, r3
 800157c:	dbf0      	blt.n	8001560 <_read+0x12>
    }

    return len;
 800157e:	687b      	ldr	r3, [r7, #4]
}
 8001580:	4618      	mov	r0, r3
 8001582:	3718      	adds	r7, #24
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}

08001588 <_write>:

int _write(int file, char *ptr, int len)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b086      	sub	sp, #24
 800158c:	af00      	add	r7, sp, #0
 800158e:	60f8      	str	r0, [r7, #12]
 8001590:	60b9      	str	r1, [r7, #8]
 8001592:	607a      	str	r2, [r7, #4]
    int DataIdx;

    for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001594:	2300      	movs	r3, #0
 8001596:	617b      	str	r3, [r7, #20]
 8001598:	e009      	b.n	80015ae <_write+0x26>
    {
        __io_putchar(*ptr++);
 800159a:	68bb      	ldr	r3, [r7, #8]
 800159c:	1c5a      	adds	r2, r3, #1
 800159e:	60ba      	str	r2, [r7, #8]
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	4618      	mov	r0, r3
 80015a4:	f7ff ffb8 	bl	8001518 <__io_putchar>
    for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	3301      	adds	r3, #1
 80015ac:	617b      	str	r3, [r7, #20]
 80015ae:	697a      	ldr	r2, [r7, #20]
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	429a      	cmp	r2, r3
 80015b4:	dbf1      	blt.n	800159a <_write+0x12>
    }
    return len;
 80015b6:	687b      	ldr	r3, [r7, #4]
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	3718      	adds	r7, #24
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}

080015c0 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 80015c4:	2200      	movs	r2, #0
 80015c6:	2140      	movs	r1, #64	@ 0x40
 80015c8:	4803      	ldr	r0, [pc, #12]	@ (80015d8 <SELECT+0x18>)
 80015ca:	f004 f99e 	bl	800590a <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80015ce:	2001      	movs	r0, #1
 80015d0:	f003 f8ac 	bl	800472c <HAL_Delay>
}
 80015d4:	bf00      	nop
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	40010c00 	.word	0x40010c00

080015dc <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 80015e0:	2201      	movs	r2, #1
 80015e2:	2140      	movs	r1, #64	@ 0x40
 80015e4:	4803      	ldr	r0, [pc, #12]	@ (80015f4 <DESELECT+0x18>)
 80015e6:	f004 f990 	bl	800590a <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80015ea:	2001      	movs	r0, #1
 80015ec:	f003 f89e 	bl	800472c <HAL_Delay>
}
 80015f0:	bf00      	nop
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	40010c00 	.word	0x40010c00

080015f8 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	4603      	mov	r3, r0
 8001600:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001602:	bf00      	nop
 8001604:	4b08      	ldr	r3, [pc, #32]	@ (8001628 <SPI_TxByte+0x30>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	689b      	ldr	r3, [r3, #8]
 800160a:	f003 0302 	and.w	r3, r3, #2
 800160e:	2b02      	cmp	r3, #2
 8001610:	d1f8      	bne.n	8001604 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8001612:	1df9      	adds	r1, r7, #7
 8001614:	2364      	movs	r3, #100	@ 0x64
 8001616:	2201      	movs	r2, #1
 8001618:	4803      	ldr	r0, [pc, #12]	@ (8001628 <SPI_TxByte+0x30>)
 800161a:	f007 fa6f 	bl	8008afc <HAL_SPI_Transmit>
}
 800161e:	bf00      	nop
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	20000784 	.word	0x20000784

0800162c <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
 8001634:	460b      	mov	r3, r1
 8001636:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001638:	bf00      	nop
 800163a:	4b08      	ldr	r3, [pc, #32]	@ (800165c <SPI_TxBuffer+0x30>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	689b      	ldr	r3, [r3, #8]
 8001640:	f003 0302 	and.w	r3, r3, #2
 8001644:	2b02      	cmp	r3, #2
 8001646:	d1f8      	bne.n	800163a <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8001648:	887a      	ldrh	r2, [r7, #2]
 800164a:	2364      	movs	r3, #100	@ 0x64
 800164c:	6879      	ldr	r1, [r7, #4]
 800164e:	4803      	ldr	r0, [pc, #12]	@ (800165c <SPI_TxBuffer+0x30>)
 8001650:	f007 fa54 	bl	8008afc <HAL_SPI_Transmit>
}
 8001654:	bf00      	nop
 8001656:	3708      	adds	r7, #8
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	20000784 	.word	0x20000784

08001660 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b084      	sub	sp, #16
 8001664:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 8001666:	23ff      	movs	r3, #255	@ 0xff
 8001668:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800166a:	bf00      	nop
 800166c:	4b09      	ldr	r3, [pc, #36]	@ (8001694 <SPI_RxByte+0x34>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	689b      	ldr	r3, [r3, #8]
 8001672:	f003 0302 	and.w	r3, r3, #2
 8001676:	2b02      	cmp	r3, #2
 8001678:	d1f8      	bne.n	800166c <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 800167a:	1dba      	adds	r2, r7, #6
 800167c:	1df9      	adds	r1, r7, #7
 800167e:	2364      	movs	r3, #100	@ 0x64
 8001680:	9300      	str	r3, [sp, #0]
 8001682:	2301      	movs	r3, #1
 8001684:	4803      	ldr	r0, [pc, #12]	@ (8001694 <SPI_RxByte+0x34>)
 8001686:	f007 fb7c 	bl	8008d82 <HAL_SPI_TransmitReceive>

	return data;
 800168a:	79bb      	ldrb	r3, [r7, #6]
}
 800168c:	4618      	mov	r0, r3
 800168e:	3708      	adds	r7, #8
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	20000784 	.word	0x20000784

08001698 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 80016a0:	f7ff ffde 	bl	8001660 <SPI_RxByte>
 80016a4:	4603      	mov	r3, r0
 80016a6:	461a      	mov	r2, r3
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	701a      	strb	r2, [r3, #0]
}
 80016ac:	bf00      	nop
 80016ae:	3708      	adds	r7, #8
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}

080016b4 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 80016ba:	4b0a      	ldr	r3, [pc, #40]	@ (80016e4 <SD_ReadyWait+0x30>)
 80016bc:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80016c0:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 80016c2:	f7ff ffcd 	bl	8001660 <SPI_RxByte>
 80016c6:	4603      	mov	r3, r0
 80016c8:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 80016ca:	79fb      	ldrb	r3, [r7, #7]
 80016cc:	2bff      	cmp	r3, #255	@ 0xff
 80016ce:	d003      	beq.n	80016d8 <SD_ReadyWait+0x24>
 80016d0:	4b04      	ldr	r3, [pc, #16]	@ (80016e4 <SD_ReadyWait+0x30>)
 80016d2:	881b      	ldrh	r3, [r3, #0]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d1f4      	bne.n	80016c2 <SD_ReadyWait+0xe>

	return res;
 80016d8:	79fb      	ldrb	r3, [r7, #7]
}
 80016da:	4618      	mov	r0, r3
 80016dc:	3708      	adds	r7, #8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	20000382 	.word	0x20000382

080016e8 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b084      	sub	sp, #16
 80016ec:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 80016ee:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 80016f2:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 80016f4:	f7ff ff72 	bl	80015dc <DESELECT>
	for(int i = 0; i < 10; i++)
 80016f8:	2300      	movs	r3, #0
 80016fa:	60bb      	str	r3, [r7, #8]
 80016fc:	e005      	b.n	800170a <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 80016fe:	20ff      	movs	r0, #255	@ 0xff
 8001700:	f7ff ff7a 	bl	80015f8 <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 8001704:	68bb      	ldr	r3, [r7, #8]
 8001706:	3301      	adds	r3, #1
 8001708:	60bb      	str	r3, [r7, #8]
 800170a:	68bb      	ldr	r3, [r7, #8]
 800170c:	2b09      	cmp	r3, #9
 800170e:	ddf6      	ble.n	80016fe <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 8001710:	f7ff ff56 	bl	80015c0 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 8001714:	2340      	movs	r3, #64	@ 0x40
 8001716:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 8001718:	2300      	movs	r3, #0
 800171a:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 800171c:	2300      	movs	r3, #0
 800171e:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 8001720:	2300      	movs	r3, #0
 8001722:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 8001724:	2300      	movs	r3, #0
 8001726:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 8001728:	2395      	movs	r3, #149	@ 0x95
 800172a:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 800172c:	463b      	mov	r3, r7
 800172e:	2106      	movs	r1, #6
 8001730:	4618      	mov	r0, r3
 8001732:	f7ff ff7b 	bl	800162c <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 8001736:	e002      	b.n	800173e <SD_PowerOn+0x56>
	{
		cnt--;
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	3b01      	subs	r3, #1
 800173c:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 800173e:	f7ff ff8f 	bl	8001660 <SPI_RxByte>
 8001742:	4603      	mov	r3, r0
 8001744:	2b01      	cmp	r3, #1
 8001746:	d002      	beq.n	800174e <SD_PowerOn+0x66>
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d1f4      	bne.n	8001738 <SD_PowerOn+0x50>
	}

	DESELECT();
 800174e:	f7ff ff45 	bl	80015dc <DESELECT>
	SPI_TxByte(0XFF);
 8001752:	20ff      	movs	r0, #255	@ 0xff
 8001754:	f7ff ff50 	bl	80015f8 <SPI_TxByte>

	PowerFlag = 1;
 8001758:	4b03      	ldr	r3, [pc, #12]	@ (8001768 <SD_PowerOn+0x80>)
 800175a:	2201      	movs	r2, #1
 800175c:	701a      	strb	r2, [r3, #0]
}
 800175e:	bf00      	nop
 8001760:	3710      	adds	r7, #16
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	20000385 	.word	0x20000385

0800176c <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8001770:	4b03      	ldr	r3, [pc, #12]	@ (8001780 <SD_PowerOff+0x14>)
 8001772:	2200      	movs	r2, #0
 8001774:	701a      	strb	r2, [r3, #0]
}
 8001776:	bf00      	nop
 8001778:	46bd      	mov	sp, r7
 800177a:	bc80      	pop	{r7}
 800177c:	4770      	bx	lr
 800177e:	bf00      	nop
 8001780:	20000385 	.word	0x20000385

08001784 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
	return PowerFlag;
 8001788:	4b02      	ldr	r3, [pc, #8]	@ (8001794 <SD_CheckPower+0x10>)
 800178a:	781b      	ldrb	r3, [r3, #0]
}
 800178c:	4618      	mov	r0, r3
 800178e:	46bd      	mov	sp, r7
 8001790:	bc80      	pop	{r7}
 8001792:	4770      	bx	lr
 8001794:	20000385 	.word	0x20000385

08001798 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 80017a2:	4b13      	ldr	r3, [pc, #76]	@ (80017f0 <SD_RxDataBlock+0x58>)
 80017a4:	22c8      	movs	r2, #200	@ 0xc8
 80017a6:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 80017a8:	f7ff ff5a 	bl	8001660 <SPI_RxByte>
 80017ac:	4603      	mov	r3, r0
 80017ae:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 80017b0:	7bfb      	ldrb	r3, [r7, #15]
 80017b2:	2bff      	cmp	r3, #255	@ 0xff
 80017b4:	d103      	bne.n	80017be <SD_RxDataBlock+0x26>
 80017b6:	4b0e      	ldr	r3, [pc, #56]	@ (80017f0 <SD_RxDataBlock+0x58>)
 80017b8:	881b      	ldrh	r3, [r3, #0]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d1f4      	bne.n	80017a8 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 80017be:	7bfb      	ldrb	r3, [r7, #15]
 80017c0:	2bfe      	cmp	r3, #254	@ 0xfe
 80017c2:	d001      	beq.n	80017c8 <SD_RxDataBlock+0x30>
 80017c4:	2300      	movs	r3, #0
 80017c6:	e00f      	b.n	80017e8 <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	1c5a      	adds	r2, r3, #1
 80017cc:	607a      	str	r2, [r7, #4]
 80017ce:	4618      	mov	r0, r3
 80017d0:	f7ff ff62 	bl	8001698 <SPI_RxBytePtr>
	} while(len--);
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	1e5a      	subs	r2, r3, #1
 80017d8:	603a      	str	r2, [r7, #0]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d1f4      	bne.n	80017c8 <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 80017de:	f7ff ff3f 	bl	8001660 <SPI_RxByte>
	SPI_RxByte();
 80017e2:	f7ff ff3d 	bl	8001660 <SPI_RxByte>

	return TRUE;
 80017e6:	2301      	movs	r3, #1
}
 80017e8:	4618      	mov	r0, r3
 80017ea:	3710      	adds	r7, #16
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	20000380 	.word	0x20000380

080017f4 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b084      	sub	sp, #16
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	460b      	mov	r3, r1
 80017fe:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 8001800:	2300      	movs	r3, #0
 8001802:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 8001804:	f7ff ff56 	bl	80016b4 <SD_ReadyWait>
 8001808:	4603      	mov	r3, r0
 800180a:	2bff      	cmp	r3, #255	@ 0xff
 800180c:	d001      	beq.n	8001812 <SD_TxDataBlock+0x1e>
 800180e:	2300      	movs	r3, #0
 8001810:	e02f      	b.n	8001872 <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 8001812:	78fb      	ldrb	r3, [r7, #3]
 8001814:	4618      	mov	r0, r3
 8001816:	f7ff feef 	bl	80015f8 <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 800181a:	78fb      	ldrb	r3, [r7, #3]
 800181c:	2bfd      	cmp	r3, #253	@ 0xfd
 800181e:	d020      	beq.n	8001862 <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 8001820:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001824:	6878      	ldr	r0, [r7, #4]
 8001826:	f7ff ff01 	bl	800162c <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 800182a:	f7ff ff19 	bl	8001660 <SPI_RxByte>
		SPI_RxByte();
 800182e:	f7ff ff17 	bl	8001660 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 8001832:	e00b      	b.n	800184c <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 8001834:	f7ff ff14 	bl	8001660 <SPI_RxByte>
 8001838:	4603      	mov	r3, r0
 800183a:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 800183c:	7bfb      	ldrb	r3, [r7, #15]
 800183e:	f003 031f 	and.w	r3, r3, #31
 8001842:	2b05      	cmp	r3, #5
 8001844:	d006      	beq.n	8001854 <SD_TxDataBlock+0x60>
			i++;
 8001846:	7bbb      	ldrb	r3, [r7, #14]
 8001848:	3301      	adds	r3, #1
 800184a:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 800184c:	7bbb      	ldrb	r3, [r7, #14]
 800184e:	2b40      	cmp	r3, #64	@ 0x40
 8001850:	d9f0      	bls.n	8001834 <SD_TxDataBlock+0x40>
 8001852:	e000      	b.n	8001856 <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 8001854:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 8001856:	bf00      	nop
 8001858:	f7ff ff02 	bl	8001660 <SPI_RxByte>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d0fa      	beq.n	8001858 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 8001862:	7bfb      	ldrb	r3, [r7, #15]
 8001864:	f003 031f 	and.w	r3, r3, #31
 8001868:	2b05      	cmp	r3, #5
 800186a:	d101      	bne.n	8001870 <SD_TxDataBlock+0x7c>
 800186c:	2301      	movs	r3, #1
 800186e:	e000      	b.n	8001872 <SD_TxDataBlock+0x7e>

	return FALSE;
 8001870:	2300      	movs	r3, #0
}
 8001872:	4618      	mov	r0, r3
 8001874:	3710      	adds	r7, #16
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}

0800187a <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 800187a:	b580      	push	{r7, lr}
 800187c:	b084      	sub	sp, #16
 800187e:	af00      	add	r7, sp, #0
 8001880:	4603      	mov	r3, r0
 8001882:	6039      	str	r1, [r7, #0]
 8001884:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 8001886:	f7ff ff15 	bl	80016b4 <SD_ReadyWait>
 800188a:	4603      	mov	r3, r0
 800188c:	2bff      	cmp	r3, #255	@ 0xff
 800188e:	d001      	beq.n	8001894 <SD_SendCmd+0x1a>
 8001890:	23ff      	movs	r3, #255	@ 0xff
 8001892:	e042      	b.n	800191a <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 8001894:	79fb      	ldrb	r3, [r7, #7]
 8001896:	4618      	mov	r0, r3
 8001898:	f7ff feae 	bl	80015f8 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	0e1b      	lsrs	r3, r3, #24
 80018a0:	b2db      	uxtb	r3, r3
 80018a2:	4618      	mov	r0, r3
 80018a4:	f7ff fea8 	bl	80015f8 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	0c1b      	lsrs	r3, r3, #16
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7ff fea2 	bl	80015f8 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	0a1b      	lsrs	r3, r3, #8
 80018b8:	b2db      	uxtb	r3, r3
 80018ba:	4618      	mov	r0, r3
 80018bc:	f7ff fe9c 	bl	80015f8 <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	b2db      	uxtb	r3, r3
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7ff fe97 	bl	80015f8 <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 80018ca:	79fb      	ldrb	r3, [r7, #7]
 80018cc:	2b40      	cmp	r3, #64	@ 0x40
 80018ce:	d102      	bne.n	80018d6 <SD_SendCmd+0x5c>
 80018d0:	2395      	movs	r3, #149	@ 0x95
 80018d2:	73fb      	strb	r3, [r7, #15]
 80018d4:	e007      	b.n	80018e6 <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 80018d6:	79fb      	ldrb	r3, [r7, #7]
 80018d8:	2b48      	cmp	r3, #72	@ 0x48
 80018da:	d102      	bne.n	80018e2 <SD_SendCmd+0x68>
 80018dc:	2387      	movs	r3, #135	@ 0x87
 80018de:	73fb      	strb	r3, [r7, #15]
 80018e0:	e001      	b.n	80018e6 <SD_SendCmd+0x6c>
	else crc = 1;
 80018e2:	2301      	movs	r3, #1
 80018e4:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 80018e6:	7bfb      	ldrb	r3, [r7, #15]
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff fe85 	bl	80015f8 <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 80018ee:	79fb      	ldrb	r3, [r7, #7]
 80018f0:	2b4c      	cmp	r3, #76	@ 0x4c
 80018f2:	d101      	bne.n	80018f8 <SD_SendCmd+0x7e>
 80018f4:	f7ff feb4 	bl	8001660 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 80018f8:	230a      	movs	r3, #10
 80018fa:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 80018fc:	f7ff feb0 	bl	8001660 <SPI_RxByte>
 8001900:	4603      	mov	r3, r0
 8001902:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 8001904:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001908:	2b00      	cmp	r3, #0
 800190a:	da05      	bge.n	8001918 <SD_SendCmd+0x9e>
 800190c:	7bbb      	ldrb	r3, [r7, #14]
 800190e:	3b01      	subs	r3, #1
 8001910:	73bb      	strb	r3, [r7, #14]
 8001912:	7bbb      	ldrb	r3, [r7, #14]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d1f1      	bne.n	80018fc <SD_SendCmd+0x82>

	return res;
 8001918:	7b7b      	ldrb	r3, [r7, #13]
}
 800191a:	4618      	mov	r0, r3
 800191c:	3710      	adds	r7, #16
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
	...

08001924 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv)
{
 8001924:	b590      	push	{r4, r7, lr}
 8001926:	b085      	sub	sp, #20
 8001928:	af00      	add	r7, sp, #0
 800192a:	4603      	mov	r3, r0
 800192c:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 800192e:	79fb      	ldrb	r3, [r7, #7]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <SD_disk_initialize+0x14>
 8001934:	2301      	movs	r3, #1
 8001936:	e0d1      	b.n	8001adc <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 8001938:	4b6a      	ldr	r3, [pc, #424]	@ (8001ae4 <SD_disk_initialize+0x1c0>)
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	b2db      	uxtb	r3, r3
 800193e:	f003 0302 	and.w	r3, r3, #2
 8001942:	2b00      	cmp	r3, #0
 8001944:	d003      	beq.n	800194e <SD_disk_initialize+0x2a>
 8001946:	4b67      	ldr	r3, [pc, #412]	@ (8001ae4 <SD_disk_initialize+0x1c0>)
 8001948:	781b      	ldrb	r3, [r3, #0]
 800194a:	b2db      	uxtb	r3, r3
 800194c:	e0c6      	b.n	8001adc <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 800194e:	f7ff fecb 	bl	80016e8 <SD_PowerOn>

	/* slave select */
	SELECT();
 8001952:	f7ff fe35 	bl	80015c0 <SELECT>

	/* check disk type */
	type = 0;
 8001956:	2300      	movs	r3, #0
 8001958:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 800195a:	2100      	movs	r1, #0
 800195c:	2040      	movs	r0, #64	@ 0x40
 800195e:	f7ff ff8c 	bl	800187a <SD_SendCmd>
 8001962:	4603      	mov	r3, r0
 8001964:	2b01      	cmp	r3, #1
 8001966:	f040 80a1 	bne.w	8001aac <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 800196a:	4b5f      	ldr	r3, [pc, #380]	@ (8001ae8 <SD_disk_initialize+0x1c4>)
 800196c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001970:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8001972:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8001976:	2048      	movs	r0, #72	@ 0x48
 8001978:	f7ff ff7f 	bl	800187a <SD_SendCmd>
 800197c:	4603      	mov	r3, r0
 800197e:	2b01      	cmp	r3, #1
 8001980:	d155      	bne.n	8001a2e <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 8001982:	2300      	movs	r3, #0
 8001984:	73fb      	strb	r3, [r7, #15]
 8001986:	e00c      	b.n	80019a2 <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 8001988:	7bfc      	ldrb	r4, [r7, #15]
 800198a:	f7ff fe69 	bl	8001660 <SPI_RxByte>
 800198e:	4603      	mov	r3, r0
 8001990:	461a      	mov	r2, r3
 8001992:	f104 0310 	add.w	r3, r4, #16
 8001996:	443b      	add	r3, r7
 8001998:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 800199c:	7bfb      	ldrb	r3, [r7, #15]
 800199e:	3301      	adds	r3, #1
 80019a0:	73fb      	strb	r3, [r7, #15]
 80019a2:	7bfb      	ldrb	r3, [r7, #15]
 80019a4:	2b03      	cmp	r3, #3
 80019a6:	d9ef      	bls.n	8001988 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 80019a8:	7abb      	ldrb	r3, [r7, #10]
 80019aa:	2b01      	cmp	r3, #1
 80019ac:	d17e      	bne.n	8001aac <SD_disk_initialize+0x188>
 80019ae:	7afb      	ldrb	r3, [r7, #11]
 80019b0:	2baa      	cmp	r3, #170	@ 0xaa
 80019b2:	d17b      	bne.n	8001aac <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80019b4:	2100      	movs	r1, #0
 80019b6:	2077      	movs	r0, #119	@ 0x77
 80019b8:	f7ff ff5f 	bl	800187a <SD_SendCmd>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d807      	bhi.n	80019d2 <SD_disk_initialize+0xae>
 80019c2:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80019c6:	2069      	movs	r0, #105	@ 0x69
 80019c8:	f7ff ff57 	bl	800187a <SD_SendCmd>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d004      	beq.n	80019dc <SD_disk_initialize+0xb8>
				} while (Timer1);
 80019d2:	4b45      	ldr	r3, [pc, #276]	@ (8001ae8 <SD_disk_initialize+0x1c4>)
 80019d4:	881b      	ldrh	r3, [r3, #0]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d1ec      	bne.n	80019b4 <SD_disk_initialize+0x90>
 80019da:	e000      	b.n	80019de <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80019dc:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 80019de:	4b42      	ldr	r3, [pc, #264]	@ (8001ae8 <SD_disk_initialize+0x1c4>)
 80019e0:	881b      	ldrh	r3, [r3, #0]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d062      	beq.n	8001aac <SD_disk_initialize+0x188>
 80019e6:	2100      	movs	r1, #0
 80019e8:	207a      	movs	r0, #122	@ 0x7a
 80019ea:	f7ff ff46 	bl	800187a <SD_SendCmd>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d15b      	bne.n	8001aac <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 80019f4:	2300      	movs	r3, #0
 80019f6:	73fb      	strb	r3, [r7, #15]
 80019f8:	e00c      	b.n	8001a14 <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 80019fa:	7bfc      	ldrb	r4, [r7, #15]
 80019fc:	f7ff fe30 	bl	8001660 <SPI_RxByte>
 8001a00:	4603      	mov	r3, r0
 8001a02:	461a      	mov	r2, r3
 8001a04:	f104 0310 	add.w	r3, r4, #16
 8001a08:	443b      	add	r3, r7
 8001a0a:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 8001a0e:	7bfb      	ldrb	r3, [r7, #15]
 8001a10:	3301      	adds	r3, #1
 8001a12:	73fb      	strb	r3, [r7, #15]
 8001a14:	7bfb      	ldrb	r3, [r7, #15]
 8001a16:	2b03      	cmp	r3, #3
 8001a18:	d9ef      	bls.n	80019fa <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 8001a1a:	7a3b      	ldrb	r3, [r7, #8]
 8001a1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d001      	beq.n	8001a28 <SD_disk_initialize+0x104>
 8001a24:	230c      	movs	r3, #12
 8001a26:	e000      	b.n	8001a2a <SD_disk_initialize+0x106>
 8001a28:	2304      	movs	r3, #4
 8001a2a:	73bb      	strb	r3, [r7, #14]
 8001a2c:	e03e      	b.n	8001aac <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8001a2e:	2100      	movs	r1, #0
 8001a30:	2077      	movs	r0, #119	@ 0x77
 8001a32:	f7ff ff22 	bl	800187a <SD_SendCmd>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	d808      	bhi.n	8001a4e <SD_disk_initialize+0x12a>
 8001a3c:	2100      	movs	r1, #0
 8001a3e:	2069      	movs	r0, #105	@ 0x69
 8001a40:	f7ff ff1b 	bl	800187a <SD_SendCmd>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b01      	cmp	r3, #1
 8001a48:	d801      	bhi.n	8001a4e <SD_disk_initialize+0x12a>
 8001a4a:	2302      	movs	r3, #2
 8001a4c:	e000      	b.n	8001a50 <SD_disk_initialize+0x12c>
 8001a4e:	2301      	movs	r3, #1
 8001a50:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 8001a52:	7bbb      	ldrb	r3, [r7, #14]
 8001a54:	2b02      	cmp	r3, #2
 8001a56:	d10e      	bne.n	8001a76 <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8001a58:	2100      	movs	r1, #0
 8001a5a:	2077      	movs	r0, #119	@ 0x77
 8001a5c:	f7ff ff0d 	bl	800187a <SD_SendCmd>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b01      	cmp	r3, #1
 8001a64:	d80e      	bhi.n	8001a84 <SD_disk_initialize+0x160>
 8001a66:	2100      	movs	r1, #0
 8001a68:	2069      	movs	r0, #105	@ 0x69
 8001a6a:	f7ff ff06 	bl	800187a <SD_SendCmd>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d107      	bne.n	8001a84 <SD_disk_initialize+0x160>
 8001a74:	e00c      	b.n	8001a90 <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8001a76:	2100      	movs	r1, #0
 8001a78:	2041      	movs	r0, #65	@ 0x41
 8001a7a:	f7ff fefe 	bl	800187a <SD_SendCmd>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d004      	beq.n	8001a8e <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 8001a84:	4b18      	ldr	r3, [pc, #96]	@ (8001ae8 <SD_disk_initialize+0x1c4>)
 8001a86:	881b      	ldrh	r3, [r3, #0]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d1e2      	bne.n	8001a52 <SD_disk_initialize+0x12e>
 8001a8c:	e000      	b.n	8001a90 <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8001a8e:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8001a90:	4b15      	ldr	r3, [pc, #84]	@ (8001ae8 <SD_disk_initialize+0x1c4>)
 8001a92:	881b      	ldrh	r3, [r3, #0]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d007      	beq.n	8001aa8 <SD_disk_initialize+0x184>
 8001a98:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a9c:	2050      	movs	r0, #80	@ 0x50
 8001a9e:	f7ff feec 	bl	800187a <SD_SendCmd>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d001      	beq.n	8001aac <SD_disk_initialize+0x188>
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 8001aac:	4a0f      	ldr	r2, [pc, #60]	@ (8001aec <SD_disk_initialize+0x1c8>)
 8001aae:	7bbb      	ldrb	r3, [r7, #14]
 8001ab0:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 8001ab2:	f7ff fd93 	bl	80015dc <DESELECT>
	SPI_RxByte();
 8001ab6:	f7ff fdd3 	bl	8001660 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 8001aba:	7bbb      	ldrb	r3, [r7, #14]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d008      	beq.n	8001ad2 <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 8001ac0:	4b08      	ldr	r3, [pc, #32]	@ (8001ae4 <SD_disk_initialize+0x1c0>)
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	f023 0301 	bic.w	r3, r3, #1
 8001aca:	b2da      	uxtb	r2, r3
 8001acc:	4b05      	ldr	r3, [pc, #20]	@ (8001ae4 <SD_disk_initialize+0x1c0>)
 8001ace:	701a      	strb	r2, [r3, #0]
 8001ad0:	e001      	b.n	8001ad6 <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 8001ad2:	f7ff fe4b 	bl	800176c <SD_PowerOff>
	}

	return Stat;
 8001ad6:	4b03      	ldr	r3, [pc, #12]	@ (8001ae4 <SD_disk_initialize+0x1c0>)
 8001ad8:	781b      	ldrb	r3, [r3, #0]
 8001ada:	b2db      	uxtb	r3, r3
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3714      	adds	r7, #20
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd90      	pop	{r4, r7, pc}
 8001ae4:	200000d8 	.word	0x200000d8
 8001ae8:	20000380 	.word	0x20000380
 8001aec:	20000384 	.word	0x20000384

08001af0 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b083      	sub	sp, #12
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	4603      	mov	r3, r0
 8001af8:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 8001afa:	79fb      	ldrb	r3, [r7, #7]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d001      	beq.n	8001b04 <SD_disk_status+0x14>
 8001b00:	2301      	movs	r3, #1
 8001b02:	e002      	b.n	8001b0a <SD_disk_status+0x1a>
	return Stat;
 8001b04:	4b03      	ldr	r3, [pc, #12]	@ (8001b14 <SD_disk_status+0x24>)
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	b2db      	uxtb	r3, r3
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	370c      	adds	r7, #12
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bc80      	pop	{r7}
 8001b12:	4770      	bx	lr
 8001b14:	200000d8 	.word	0x200000d8

08001b18 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b084      	sub	sp, #16
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	60b9      	str	r1, [r7, #8]
 8001b20:	607a      	str	r2, [r7, #4]
 8001b22:	603b      	str	r3, [r7, #0]
 8001b24:	4603      	mov	r3, r0
 8001b26:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8001b28:	7bfb      	ldrb	r3, [r7, #15]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d102      	bne.n	8001b34 <SD_disk_read+0x1c>
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d101      	bne.n	8001b38 <SD_disk_read+0x20>
 8001b34:	2304      	movs	r3, #4
 8001b36:	e051      	b.n	8001bdc <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001b38:	4b2a      	ldr	r3, [pc, #168]	@ (8001be4 <SD_disk_read+0xcc>)
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	b2db      	uxtb	r3, r3
 8001b3e:	f003 0301 	and.w	r3, r3, #1
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <SD_disk_read+0x32>
 8001b46:	2303      	movs	r3, #3
 8001b48:	e048      	b.n	8001bdc <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8001b4a:	4b27      	ldr	r3, [pc, #156]	@ (8001be8 <SD_disk_read+0xd0>)
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	f003 0304 	and.w	r3, r3, #4
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d102      	bne.n	8001b5c <SD_disk_read+0x44>
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	025b      	lsls	r3, r3, #9
 8001b5a:	607b      	str	r3, [r7, #4]

	SELECT();
 8001b5c:	f7ff fd30 	bl	80015c0 <SELECT>

	if (count == 1)
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d111      	bne.n	8001b8a <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8001b66:	6879      	ldr	r1, [r7, #4]
 8001b68:	2051      	movs	r0, #81	@ 0x51
 8001b6a:	f7ff fe86 	bl	800187a <SD_SendCmd>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d129      	bne.n	8001bc8 <SD_disk_read+0xb0>
 8001b74:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b78:	68b8      	ldr	r0, [r7, #8]
 8001b7a:	f7ff fe0d 	bl	8001798 <SD_RxDataBlock>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d021      	beq.n	8001bc8 <SD_disk_read+0xb0>
 8001b84:	2300      	movs	r3, #0
 8001b86:	603b      	str	r3, [r7, #0]
 8001b88:	e01e      	b.n	8001bc8 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8001b8a:	6879      	ldr	r1, [r7, #4]
 8001b8c:	2052      	movs	r0, #82	@ 0x52
 8001b8e:	f7ff fe74 	bl	800187a <SD_SendCmd>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d117      	bne.n	8001bc8 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8001b98:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b9c:	68b8      	ldr	r0, [r7, #8]
 8001b9e:	f7ff fdfb 	bl	8001798 <SD_RxDataBlock>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d00a      	beq.n	8001bbe <SD_disk_read+0xa6>
				buff += 512;
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001bae:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	3b01      	subs	r3, #1
 8001bb4:	603b      	str	r3, [r7, #0]
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d1ed      	bne.n	8001b98 <SD_disk_read+0x80>
 8001bbc:	e000      	b.n	8001bc0 <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 8001bbe:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	204c      	movs	r0, #76	@ 0x4c
 8001bc4:	f7ff fe59 	bl	800187a <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8001bc8:	f7ff fd08 	bl	80015dc <DESELECT>
	SPI_RxByte();
 8001bcc:	f7ff fd48 	bl	8001660 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	bf14      	ite	ne
 8001bd6:	2301      	movne	r3, #1
 8001bd8:	2300      	moveq	r3, #0
 8001bda:	b2db      	uxtb	r3, r3
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3710      	adds	r7, #16
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	200000d8 	.word	0x200000d8
 8001be8:	20000384 	.word	0x20000384

08001bec <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b084      	sub	sp, #16
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	60b9      	str	r1, [r7, #8]
 8001bf4:	607a      	str	r2, [r7, #4]
 8001bf6:	603b      	str	r3, [r7, #0]
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8001bfc:	7bfb      	ldrb	r3, [r7, #15]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d102      	bne.n	8001c08 <SD_disk_write+0x1c>
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d101      	bne.n	8001c0c <SD_disk_write+0x20>
 8001c08:	2304      	movs	r3, #4
 8001c0a:	e06b      	b.n	8001ce4 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001c0c:	4b37      	ldr	r3, [pc, #220]	@ (8001cec <SD_disk_write+0x100>)
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	b2db      	uxtb	r3, r3
 8001c12:	f003 0301 	and.w	r3, r3, #1
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <SD_disk_write+0x32>
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	e062      	b.n	8001ce4 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8001c1e:	4b33      	ldr	r3, [pc, #204]	@ (8001cec <SD_disk_write+0x100>)
 8001c20:	781b      	ldrb	r3, [r3, #0]
 8001c22:	b2db      	uxtb	r3, r3
 8001c24:	f003 0304 	and.w	r3, r3, #4
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <SD_disk_write+0x44>
 8001c2c:	2302      	movs	r3, #2
 8001c2e:	e059      	b.n	8001ce4 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8001c30:	4b2f      	ldr	r3, [pc, #188]	@ (8001cf0 <SD_disk_write+0x104>)
 8001c32:	781b      	ldrb	r3, [r3, #0]
 8001c34:	f003 0304 	and.w	r3, r3, #4
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d102      	bne.n	8001c42 <SD_disk_write+0x56>
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	025b      	lsls	r3, r3, #9
 8001c40:	607b      	str	r3, [r7, #4]

	SELECT();
 8001c42:	f7ff fcbd 	bl	80015c0 <SELECT>

	if (count == 1)
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	2b01      	cmp	r3, #1
 8001c4a:	d110      	bne.n	8001c6e <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8001c4c:	6879      	ldr	r1, [r7, #4]
 8001c4e:	2058      	movs	r0, #88	@ 0x58
 8001c50:	f7ff fe13 	bl	800187a <SD_SendCmd>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d13a      	bne.n	8001cd0 <SD_disk_write+0xe4>
 8001c5a:	21fe      	movs	r1, #254	@ 0xfe
 8001c5c:	68b8      	ldr	r0, [r7, #8]
 8001c5e:	f7ff fdc9 	bl	80017f4 <SD_TxDataBlock>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d033      	beq.n	8001cd0 <SD_disk_write+0xe4>
			count = 0;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	603b      	str	r3, [r7, #0]
 8001c6c:	e030      	b.n	8001cd0 <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 8001c6e:	4b20      	ldr	r3, [pc, #128]	@ (8001cf0 <SD_disk_write+0x104>)
 8001c70:	781b      	ldrb	r3, [r3, #0]
 8001c72:	f003 0302 	and.w	r3, r3, #2
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d007      	beq.n	8001c8a <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8001c7a:	2100      	movs	r1, #0
 8001c7c:	2077      	movs	r0, #119	@ 0x77
 8001c7e:	f7ff fdfc 	bl	800187a <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8001c82:	6839      	ldr	r1, [r7, #0]
 8001c84:	2057      	movs	r0, #87	@ 0x57
 8001c86:	f7ff fdf8 	bl	800187a <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8001c8a:	6879      	ldr	r1, [r7, #4]
 8001c8c:	2059      	movs	r0, #89	@ 0x59
 8001c8e:	f7ff fdf4 	bl	800187a <SD_SendCmd>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d11b      	bne.n	8001cd0 <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8001c98:	21fc      	movs	r1, #252	@ 0xfc
 8001c9a:	68b8      	ldr	r0, [r7, #8]
 8001c9c:	f7ff fdaa 	bl	80017f4 <SD_TxDataBlock>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d00a      	beq.n	8001cbc <SD_disk_write+0xd0>
				buff += 512;
 8001ca6:	68bb      	ldr	r3, [r7, #8]
 8001ca8:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001cac:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	3b01      	subs	r3, #1
 8001cb2:	603b      	str	r3, [r7, #0]
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d1ee      	bne.n	8001c98 <SD_disk_write+0xac>
 8001cba:	e000      	b.n	8001cbe <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8001cbc:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 8001cbe:	21fd      	movs	r1, #253	@ 0xfd
 8001cc0:	2000      	movs	r0, #0
 8001cc2:	f7ff fd97 	bl	80017f4 <SD_TxDataBlock>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d101      	bne.n	8001cd0 <SD_disk_write+0xe4>
			{
				count = 1;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8001cd0:	f7ff fc84 	bl	80015dc <DESELECT>
	SPI_RxByte();
 8001cd4:	f7ff fcc4 	bl	8001660 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	bf14      	ite	ne
 8001cde:	2301      	movne	r3, #1
 8001ce0:	2300      	moveq	r3, #0
 8001ce2:	b2db      	uxtb	r3, r3
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	3710      	adds	r7, #16
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	200000d8 	.word	0x200000d8
 8001cf0:	20000384 	.word	0x20000384

08001cf4 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 8001cf4:	b590      	push	{r4, r7, lr}
 8001cf6:	b08b      	sub	sp, #44	@ 0x2c
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	603a      	str	r2, [r7, #0]
 8001cfe:	71fb      	strb	r3, [r7, #7]
 8001d00:	460b      	mov	r3, r1
 8001d02:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 8001d08:	79fb      	ldrb	r3, [r7, #7]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <SD_disk_ioctl+0x1e>
 8001d0e:	2304      	movs	r3, #4
 8001d10:	e113      	b.n	8001f3a <SD_disk_ioctl+0x246>
	res = RES_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (ctrl == CTRL_POWER)
 8001d18:	79bb      	ldrb	r3, [r7, #6]
 8001d1a:	2b05      	cmp	r3, #5
 8001d1c:	d124      	bne.n	8001d68 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 8001d1e:	6a3b      	ldr	r3, [r7, #32]
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	2b02      	cmp	r3, #2
 8001d24:	d012      	beq.n	8001d4c <SD_disk_ioctl+0x58>
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	dc1a      	bgt.n	8001d60 <SD_disk_ioctl+0x6c>
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d002      	beq.n	8001d34 <SD_disk_ioctl+0x40>
 8001d2e:	2b01      	cmp	r3, #1
 8001d30:	d006      	beq.n	8001d40 <SD_disk_ioctl+0x4c>
 8001d32:	e015      	b.n	8001d60 <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8001d34:	f7ff fd1a 	bl	800176c <SD_PowerOff>
			res = RES_OK;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8001d3e:	e0fa      	b.n	8001f36 <SD_disk_ioctl+0x242>
		case 1:
			SD_PowerOn();		/* Power On */
 8001d40:	f7ff fcd2 	bl	80016e8 <SD_PowerOn>
			res = RES_OK;
 8001d44:	2300      	movs	r3, #0
 8001d46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8001d4a:	e0f4      	b.n	8001f36 <SD_disk_ioctl+0x242>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 8001d4c:	6a3b      	ldr	r3, [r7, #32]
 8001d4e:	1c5c      	adds	r4, r3, #1
 8001d50:	f7ff fd18 	bl	8001784 <SD_CheckPower>
 8001d54:	4603      	mov	r3, r0
 8001d56:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 8001d58:	2300      	movs	r3, #0
 8001d5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8001d5e:	e0ea      	b.n	8001f36 <SD_disk_ioctl+0x242>
		default:
			res = RES_PARERR;
 8001d60:	2304      	movs	r3, #4
 8001d62:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001d66:	e0e6      	b.n	8001f36 <SD_disk_ioctl+0x242>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001d68:	4b76      	ldr	r3, [pc, #472]	@ (8001f44 <SD_disk_ioctl+0x250>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	b2db      	uxtb	r3, r3
 8001d6e:	f003 0301 	and.w	r3, r3, #1
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <SD_disk_ioctl+0x86>
 8001d76:	2303      	movs	r3, #3
 8001d78:	e0df      	b.n	8001f3a <SD_disk_ioctl+0x246>

		SELECT();
 8001d7a:	f7ff fc21 	bl	80015c0 <SELECT>

		switch (ctrl)
 8001d7e:	79bb      	ldrb	r3, [r7, #6]
 8001d80:	2b0d      	cmp	r3, #13
 8001d82:	f200 80c9 	bhi.w	8001f18 <SD_disk_ioctl+0x224>
 8001d86:	a201      	add	r2, pc, #4	@ (adr r2, 8001d8c <SD_disk_ioctl+0x98>)
 8001d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d8c:	08001e83 	.word	0x08001e83
 8001d90:	08001dc5 	.word	0x08001dc5
 8001d94:	08001e73 	.word	0x08001e73
 8001d98:	08001f19 	.word	0x08001f19
 8001d9c:	08001f19 	.word	0x08001f19
 8001da0:	08001f19 	.word	0x08001f19
 8001da4:	08001f19 	.word	0x08001f19
 8001da8:	08001f19 	.word	0x08001f19
 8001dac:	08001f19 	.word	0x08001f19
 8001db0:	08001f19 	.word	0x08001f19
 8001db4:	08001f19 	.word	0x08001f19
 8001db8:	08001e95 	.word	0x08001e95
 8001dbc:	08001eb9 	.word	0x08001eb9
 8001dc0:	08001edd 	.word	0x08001edd
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8001dc4:	2100      	movs	r1, #0
 8001dc6:	2049      	movs	r0, #73	@ 0x49
 8001dc8:	f7ff fd57 	bl	800187a <SD_SendCmd>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	f040 80a6 	bne.w	8001f20 <SD_disk_ioctl+0x22c>
 8001dd4:	f107 030c 	add.w	r3, r7, #12
 8001dd8:	2110      	movs	r1, #16
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f7ff fcdc 	bl	8001798 <SD_RxDataBlock>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	f000 809c 	beq.w	8001f20 <SD_disk_ioctl+0x22c>
			{
				if ((csd[0] >> 6) == 1)
 8001de8:	7b3b      	ldrb	r3, [r7, #12]
 8001dea:	099b      	lsrs	r3, r3, #6
 8001dec:	b2db      	uxtb	r3, r3
 8001dee:	2b01      	cmp	r3, #1
 8001df0:	d10d      	bne.n	8001e0e <SD_disk_ioctl+0x11a>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8001df2:	7d7b      	ldrb	r3, [r7, #21]
 8001df4:	461a      	mov	r2, r3
 8001df6:	7d3b      	ldrb	r3, [r7, #20]
 8001df8:	021b      	lsls	r3, r3, #8
 8001dfa:	b29b      	uxth	r3, r3
 8001dfc:	4413      	add	r3, r2
 8001dfe:	b29b      	uxth	r3, r3
 8001e00:	3301      	adds	r3, #1
 8001e02:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 8001e04:	8bfb      	ldrh	r3, [r7, #30]
 8001e06:	029a      	lsls	r2, r3, #10
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	601a      	str	r2, [r3, #0]
 8001e0c:	e02d      	b.n	8001e6a <SD_disk_ioctl+0x176>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8001e0e:	7c7b      	ldrb	r3, [r7, #17]
 8001e10:	f003 030f 	and.w	r3, r3, #15
 8001e14:	b2da      	uxtb	r2, r3
 8001e16:	7dbb      	ldrb	r3, [r7, #22]
 8001e18:	09db      	lsrs	r3, r3, #7
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	4413      	add	r3, r2
 8001e1e:	b2da      	uxtb	r2, r3
 8001e20:	7d7b      	ldrb	r3, [r7, #21]
 8001e22:	005b      	lsls	r3, r3, #1
 8001e24:	b2db      	uxtb	r3, r3
 8001e26:	f003 0306 	and.w	r3, r3, #6
 8001e2a:	b2db      	uxtb	r3, r3
 8001e2c:	4413      	add	r3, r2
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	3302      	adds	r3, #2
 8001e32:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8001e36:	7d3b      	ldrb	r3, [r7, #20]
 8001e38:	099b      	lsrs	r3, r3, #6
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	461a      	mov	r2, r3
 8001e3e:	7cfb      	ldrb	r3, [r7, #19]
 8001e40:	009b      	lsls	r3, r3, #2
 8001e42:	b29b      	uxth	r3, r3
 8001e44:	4413      	add	r3, r2
 8001e46:	b29a      	uxth	r2, r3
 8001e48:	7cbb      	ldrb	r3, [r7, #18]
 8001e4a:	029b      	lsls	r3, r3, #10
 8001e4c:	b29b      	uxth	r3, r3
 8001e4e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001e52:	b29b      	uxth	r3, r3
 8001e54:	4413      	add	r3, r2
 8001e56:	b29b      	uxth	r3, r3
 8001e58:	3301      	adds	r3, #1
 8001e5a:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8001e5c:	8bfa      	ldrh	r2, [r7, #30]
 8001e5e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001e62:	3b09      	subs	r3, #9
 8001e64:	409a      	lsls	r2, r3
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			}
			break;
 8001e70:	e056      	b.n	8001f20 <SD_disk_ioctl+0x22c>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e78:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8001e80:	e055      	b.n	8001f2e <SD_disk_ioctl+0x23a>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8001e82:	f7ff fc17 	bl	80016b4 <SD_ReadyWait>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2bff      	cmp	r3, #255	@ 0xff
 8001e8a:	d14b      	bne.n	8001f24 <SD_disk_ioctl+0x230>
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8001e92:	e047      	b.n	8001f24 <SD_disk_ioctl+0x230>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001e94:	2100      	movs	r1, #0
 8001e96:	2049      	movs	r0, #73	@ 0x49
 8001e98:	f7ff fcef 	bl	800187a <SD_SendCmd>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d142      	bne.n	8001f28 <SD_disk_ioctl+0x234>
 8001ea2:	2110      	movs	r1, #16
 8001ea4:	6a38      	ldr	r0, [r7, #32]
 8001ea6:	f7ff fc77 	bl	8001798 <SD_RxDataBlock>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d03b      	beq.n	8001f28 <SD_disk_ioctl+0x234>
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8001eb6:	e037      	b.n	8001f28 <SD_disk_ioctl+0x234>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001eb8:	2100      	movs	r1, #0
 8001eba:	204a      	movs	r0, #74	@ 0x4a
 8001ebc:	f7ff fcdd 	bl	800187a <SD_SendCmd>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d132      	bne.n	8001f2c <SD_disk_ioctl+0x238>
 8001ec6:	2110      	movs	r1, #16
 8001ec8:	6a38      	ldr	r0, [r7, #32]
 8001eca:	f7ff fc65 	bl	8001798 <SD_RxDataBlock>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d02b      	beq.n	8001f2c <SD_disk_ioctl+0x238>
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8001eda:	e027      	b.n	8001f2c <SD_disk_ioctl+0x238>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 8001edc:	2100      	movs	r1, #0
 8001ede:	207a      	movs	r0, #122	@ 0x7a
 8001ee0:	f7ff fccb 	bl	800187a <SD_SendCmd>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d116      	bne.n	8001f18 <SD_disk_ioctl+0x224>
			{
				for (n = 0; n < 4; n++)
 8001eea:	2300      	movs	r3, #0
 8001eec:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001ef0:	e00b      	b.n	8001f0a <SD_disk_ioctl+0x216>
				{
					*ptr++ = SPI_RxByte();
 8001ef2:	6a3c      	ldr	r4, [r7, #32]
 8001ef4:	1c63      	adds	r3, r4, #1
 8001ef6:	623b      	str	r3, [r7, #32]
 8001ef8:	f7ff fbb2 	bl	8001660 <SPI_RxByte>
 8001efc:	4603      	mov	r3, r0
 8001efe:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8001f00:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001f04:	3301      	adds	r3, #1
 8001f06:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001f0a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001f0e:	2b03      	cmp	r3, #3
 8001f10:	d9ef      	bls.n	8001ef2 <SD_disk_ioctl+0x1fe>
				}
				res = RES_OK;
 8001f12:	2300      	movs	r3, #0
 8001f14:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			}
		default:
			res = RES_PARERR;
 8001f18:	2304      	movs	r3, #4
 8001f1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001f1e:	e006      	b.n	8001f2e <SD_disk_ioctl+0x23a>
			break;
 8001f20:	bf00      	nop
 8001f22:	e004      	b.n	8001f2e <SD_disk_ioctl+0x23a>
			break;
 8001f24:	bf00      	nop
 8001f26:	e002      	b.n	8001f2e <SD_disk_ioctl+0x23a>
			break;
 8001f28:	bf00      	nop
 8001f2a:	e000      	b.n	8001f2e <SD_disk_ioctl+0x23a>
			break;
 8001f2c:	bf00      	nop
		}

		DESELECT();
 8001f2e:	f7ff fb55 	bl	80015dc <DESELECT>
		SPI_RxByte();
 8001f32:	f7ff fb95 	bl	8001660 <SPI_RxByte>
	}

	return res;
 8001f36:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	372c      	adds	r7, #44	@ 0x2c
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd90      	pop	{r4, r7, pc}
 8001f42:	bf00      	nop
 8001f44:	200000d8 	.word	0x200000d8

08001f48 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b085      	sub	sp, #20
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	60f8      	str	r0, [r7, #12]
 8001f50:	60b9      	str	r1, [r7, #8]
 8001f52:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	4a06      	ldr	r2, [pc, #24]	@ (8001f70 <vApplicationGetIdleTaskMemory+0x28>)
 8001f58:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001f5a:	68bb      	ldr	r3, [r7, #8]
 8001f5c:	4a05      	ldr	r2, [pc, #20]	@ (8001f74 <vApplicationGetIdleTaskMemory+0x2c>)
 8001f5e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2280      	movs	r2, #128	@ 0x80
 8001f64:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001f66:	bf00      	nop
 8001f68:	3714      	adds	r7, #20
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bc80      	pop	{r7}
 8001f6e:	4770      	bx	lr
 8001f70:	200003ac 	.word	0x200003ac
 8001f74:	2000045c 	.word	0x2000045c

08001f78 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001f78:	b5b0      	push	{r4, r5, r7, lr}
 8001f7a:	b0aa      	sub	sp, #168	@ 0xa8
 8001f7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  drive_cmd_count = 0;
 8001f7e:	4b42      	ldr	r3, [pc, #264]	@ (8002088 <MX_FREERTOS_Init+0x110>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */

  CAN_MSG_memory_pool = osPoolCreate(osPool(CAN_MSG_memory_pool));                 // create memory pool
 8001f84:	4841      	ldr	r0, [pc, #260]	@ (800208c <MX_FREERTOS_Init+0x114>)
 8001f86:	f007 ff73 	bl	8009e70 <osPoolCreate>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	4a40      	ldr	r2, [pc, #256]	@ (8002090 <MX_FREERTOS_Init+0x118>)
 8001f8e:	6013      	str	r3, [r2, #0]
  CAN_MSG_Rx_Queue = osMessageCreate(osMessageQ(CAN_MSG_Rx_Queue), NULL);  // create msg queue
 8001f90:	2100      	movs	r1, #0
 8001f92:	4840      	ldr	r0, [pc, #256]	@ (8002094 <MX_FREERTOS_Init+0x11c>)
 8001f94:	f008 f86b 	bl	800a06e <osMessageCreate>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	4a3f      	ldr	r2, [pc, #252]	@ (8002098 <MX_FREERTOS_Init+0x120>)
 8001f9c:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of StartDefaultTask */
  osThreadDef(StartDefaultTask, startDefaultTask, osPriorityLow, 0, 128);
 8001f9e:	4b3f      	ldr	r3, [pc, #252]	@ (800209c <MX_FREERTOS_Init+0x124>)
 8001fa0:	f107 048c 	add.w	r4, r7, #140	@ 0x8c
 8001fa4:	461d      	mov	r5, r3
 8001fa6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001fa8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001faa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001fae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  StartDefaultTaskHandle = osThreadCreate(osThread(StartDefaultTask), NULL);
 8001fb2:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8001fb6:	2100      	movs	r1, #0
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f007 fe6d 	bl	8009c98 <osThreadCreate>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	4a37      	ldr	r2, [pc, #220]	@ (80020a0 <MX_FREERTOS_Init+0x128>)
 8001fc2:	6013      	str	r3, [r2, #0]

  /* definition and creation of readCANTask */
  osThreadDef(readCANTask, read_CAN_task, osPriorityNormal, 0, 512);
 8001fc4:	4b37      	ldr	r3, [pc, #220]	@ (80020a4 <MX_FREERTOS_Init+0x12c>)
 8001fc6:	f107 0470 	add.w	r4, r7, #112	@ 0x70
 8001fca:	461d      	mov	r5, r3
 8001fcc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001fce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001fd0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001fd4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  readCANTaskHandle = osThreadCreate(osThread(readCANTask), NULL);
 8001fd8:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001fdc:	2100      	movs	r1, #0
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f007 fe5a 	bl	8009c98 <osThreadCreate>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	4a30      	ldr	r2, [pc, #192]	@ (80020a8 <MX_FREERTOS_Init+0x130>)
 8001fe8:	6013      	str	r3, [r2, #0]

  /* definition and creation of readIMUTask */
  osThreadDef(readIMUTask, read_IMU_task, osPriorityNormal, 0, 512);
 8001fea:	4b30      	ldr	r3, [pc, #192]	@ (80020ac <MX_FREERTOS_Init+0x134>)
 8001fec:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8001ff0:	461d      	mov	r5, r3
 8001ff2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ff4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ff6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001ffa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  readIMUTaskHandle = osThreadCreate(osThread(readIMUTask), NULL);
 8001ffe:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002002:	2100      	movs	r1, #0
 8002004:	4618      	mov	r0, r3
 8002006:	f007 fe47 	bl	8009c98 <osThreadCreate>
 800200a:	4603      	mov	r3, r0
 800200c:	4a28      	ldr	r2, [pc, #160]	@ (80020b0 <MX_FREERTOS_Init+0x138>)
 800200e:	6013      	str	r3, [r2, #0]

  /* definition and creation of readGPSTask */
  osThreadDef(readGPSTask, read_GPS_task, osPriorityNormal, 0, 1536);
 8002010:	4b28      	ldr	r3, [pc, #160]	@ (80020b4 <MX_FREERTOS_Init+0x13c>)
 8002012:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8002016:	461d      	mov	r5, r3
 8002018:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800201a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800201c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002020:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  readGPSTaskHandle = osThreadCreate(osThread(readGPSTask), NULL);
 8002024:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002028:	2100      	movs	r1, #0
 800202a:	4618      	mov	r0, r3
 800202c:	f007 fe34 	bl	8009c98 <osThreadCreate>
 8002030:	4603      	mov	r3, r0
 8002032:	4a21      	ldr	r2, [pc, #132]	@ (80020b8 <MX_FREERTOS_Init+0x140>)
 8002034:	6013      	str	r3, [r2, #0]

  /* definition and creation of transmitRTCTask */
  osThreadDef(transmitRTCTask, transmit_RTC_task, osPriorityNormal, 0, 512);
 8002036:	4b21      	ldr	r3, [pc, #132]	@ (80020bc <MX_FREERTOS_Init+0x144>)
 8002038:	f107 041c 	add.w	r4, r7, #28
 800203c:	461d      	mov	r5, r3
 800203e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002040:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002042:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002046:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  transmitRTCTaskHandle = osThreadCreate(osThread(transmitRTCTask), NULL);
 800204a:	f107 031c 	add.w	r3, r7, #28
 800204e:	2100      	movs	r1, #0
 8002050:	4618      	mov	r0, r3
 8002052:	f007 fe21 	bl	8009c98 <osThreadCreate>
 8002056:	4603      	mov	r3, r0
 8002058:	4a19      	ldr	r2, [pc, #100]	@ (80020c0 <MX_FREERTOS_Init+0x148>)
 800205a:	6013      	str	r3, [r2, #0]

  /* definition and creation of transmitDiagnosticsTask */
  osThreadDef(transmitDiagnosticsTask, transmit_Diagnostics_task, osPriorityNormal, 0, 512);
 800205c:	4b19      	ldr	r3, [pc, #100]	@ (80020c4 <MX_FREERTOS_Init+0x14c>)
 800205e:	463c      	mov	r4, r7
 8002060:	461d      	mov	r5, r3
 8002062:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002064:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002066:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800206a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  transmitDiagnosticsTaskHandle = osThreadCreate(osThread(transmitDiagnosticsTask), NULL);
 800206e:	463b      	mov	r3, r7
 8002070:	2100      	movs	r1, #0
 8002072:	4618      	mov	r0, r3
 8002074:	f007 fe10 	bl	8009c98 <osThreadCreate>
 8002078:	4603      	mov	r3, r0
 800207a:	4a13      	ldr	r2, [pc, #76]	@ (80020c8 <MX_FREERTOS_Init+0x150>)
 800207c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 800207e:	bf00      	nop
 8002080:	37a8      	adds	r7, #168	@ 0xa8
 8002082:	46bd      	mov	sp, r7
 8002084:	bdb0      	pop	{r4, r5, r7, pc}
 8002086:	bf00      	nop
 8002088:	20000388 	.word	0x20000388
 800208c:	08011fd0 	.word	0x08011fd0
 8002090:	2000038c 	.word	0x2000038c
 8002094:	08011fdc 	.word	0x08011fdc
 8002098:	20000390 	.word	0x20000390
 800209c:	08011df4 	.word	0x08011df4
 80020a0:	20000394 	.word	0x20000394
 80020a4:	08011e1c 	.word	0x08011e1c
 80020a8:	20000398 	.word	0x20000398
 80020ac:	08011e44 	.word	0x08011e44
 80020b0:	2000039c 	.word	0x2000039c
 80020b4:	08011e6c 	.word	0x08011e6c
 80020b8:	200003a0 	.word	0x200003a0
 80020bc:	08011e98 	.word	0x08011e98
 80020c0:	200003a4 	.word	0x200003a4
 80020c4:	08011ecc 	.word	0x08011ecc
 80020c8:	200003a8 	.word	0x200003a8

080020cc <startDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_startDefaultTask */
void startDefaultTask(void const * argument)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startDefaultTask */
  Can_Init();
 80020d4:	f7ff f9a8 	bl	8001428 <Can_Init>
  /* Infinite loop */
  for(;;)
  {
    //printf("startDefaultTask()\n\r");
//    HAL_GPIO_TogglePin(USER_LED_GPIO_Port, USER_LED_Pin);
    osDelay(DEFAULT_TASK_DELAY);
 80020d8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80020dc:	f007 fe28 	bl	8009d30 <osDelay>
 80020e0:	e7fa      	b.n	80020d8 <startDefaultTask+0xc>
	...

080020e4 <read_CAN_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_read_CAN_task */
void read_CAN_task(void const * argument)
{
 80020e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020e6:	b093      	sub	sp, #76	@ 0x4c
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6178      	str	r0, [r7, #20]

  /* Infinite loop */
  while (1) {
    //printf("read_CAN_task()\n\r");
    /* Wait for thread flags to be set in the CAN Rx FIFO0 Interrupt Callback */
    osSignalWait(CAN_READY, osWaitForever);
 80020ec:	463b      	mov	r3, r7
 80020ee:	f04f 32ff 	mov.w	r2, #4294967295
 80020f2:	2101      	movs	r1, #1
 80020f4:	4618      	mov	r0, r3
 80020f6:	f007 fe6f 	bl	8009dd8 <osSignalWait>
     * Once empty, wait for flag again.
     */

    /* Get CAN Message from Queue */
    while(1) {
      uint8_t radio_buffer[CAN_BUFFER_LEN] = {0};
 80020fa:	2300      	movs	r3, #0
 80020fc:	61fb      	str	r3, [r7, #28]
 80020fe:	f107 0320 	add.w	r3, r7, #32
 8002102:	2200      	movs	r2, #0
 8002104:	601a      	str	r2, [r3, #0]
 8002106:	605a      	str	r2, [r3, #4]
 8002108:	609a      	str	r2, [r3, #8]
 800210a:	60da      	str	r2, [r3, #12]
 800210c:	611a      	str	r2, [r3, #16]
      evt = osMessageGet(CAN_MSG_Rx_Queue, osWaitForever);
 800210e:	4b50      	ldr	r3, [pc, #320]	@ (8002250 <read_CAN_task+0x16c>)
 8002110:	6819      	ldr	r1, [r3, #0]
 8002112:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002116:	f04f 32ff 	mov.w	r2, #4294967295
 800211a:	4618      	mov	r0, r3
 800211c:	f008 f810 	bl	800a140 <osMessageGet>
      if (evt.status == osEventMessage) {
 8002120:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002122:	2b10      	cmp	r3, #16
 8002124:	d1e2      	bne.n	80020ec <read_CAN_task+0x8>
	  HAL_GPIO_TogglePin(USER_LED_GPIO_Port, USER_LED_Pin);
 8002126:	2102      	movs	r1, #2
 8002128:	484a      	ldr	r0, [pc, #296]	@ (8002254 <read_CAN_task+0x170>)
 800212a:	f003 fc06 	bl	800593a <HAL_GPIO_TogglePin>
	  rx_CAN_msg = evt.value.p; // Get pointer from the queue union
 800212e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002130:	643b      	str	r3, [r7, #64]	@ 0x40
	 // 22: '\r'             // TODO: Do we need this? maybe just use \0 instead?
	 // 23: '\n'

	 /* TIMESTAMP */

	 for (uint8_t i = 0; i < 8; i++) {
 8002132:	2300      	movs	r3, #0
 8002134:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8002138:	e021      	b.n	800217e <read_CAN_task+0x9a>
//	   radio_buffer[7 - i] = GET_BYTE_FROM_WORD(i, current_timestamp.double_as_int);
	   radio_buffer[7 - i] = (char) GET_BYTE_FROM_WORD(i, rx_CAN_msg->timestamp.double_as_int);
 800213a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800213c:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8002140:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 8002144:	00c9      	lsls	r1, r1, #3
 8002146:	f1c1 0620 	rsb	r6, r1, #32
 800214a:	f1a1 0020 	sub.w	r0, r1, #32
 800214e:	fa22 f401 	lsr.w	r4, r2, r1
 8002152:	fa03 f606 	lsl.w	r6, r3, r6
 8002156:	4334      	orrs	r4, r6
 8002158:	fa23 f000 	lsr.w	r0, r3, r0
 800215c:	4304      	orrs	r4, r0
 800215e:	fa23 f501 	lsr.w	r5, r3, r1
 8002162:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002166:	f1c3 0307 	rsb	r3, r3, #7
 800216a:	b2e2      	uxtb	r2, r4
 800216c:	3348      	adds	r3, #72	@ 0x48
 800216e:	443b      	add	r3, r7
 8002170:	f803 2c2c 	strb.w	r2, [r3, #-44]
	 for (uint8_t i = 0; i < 8; i++) {
 8002174:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002178:	3301      	adds	r3, #1
 800217a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800217e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002182:	2b07      	cmp	r3, #7
 8002184:	d9d9      	bls.n	800213a <read_CAN_task+0x56>
	 }

	 /* CAN MESSAGE IDENTIFIER */
	 radio_buffer[8] = '#';
 8002186:	2323      	movs	r3, #35	@ 0x23
 8002188:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

	 /* CAN ID */ // TODO: Check if this is correct. Are the 0 bytes in the STD in the correct spot?
	 if (rx_CAN_msg->header.IDE == CAN_ID_STD)
 800218c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d10b      	bne.n	80021ac <read_CAN_task+0xc8>
	 {
	   radio_buffer[12]  = 0xFF & (rx_CAN_msg->header.StdId);
 8002194:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	b2db      	uxtb	r3, r3
 800219a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	   radio_buffer[11] = 0xFF & (rx_CAN_msg->header.StdId >> 8);
 800219e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	0a1b      	lsrs	r3, r3, #8
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80021aa:	e01a      	b.n	80021e2 <read_CAN_task+0xfe>
	 }
	 else if (rx_CAN_msg->header.IDE == CAN_ID_EXT)
 80021ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	2b04      	cmp	r3, #4
 80021b2:	d116      	bne.n	80021e2 <read_CAN_task+0xfe>
	 {
	   radio_buffer[12]  = 0xFF & (rx_CAN_msg->header.ExtId);
 80021b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	   radio_buffer[11] = 0xFF & (rx_CAN_msg->header.ExtId >> 8);
 80021be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	0a1b      	lsrs	r3, r3, #8
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	   radio_buffer[10] = 0xFF & (rx_CAN_msg->header.ExtId >> 16);
 80021ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	0c1b      	lsrs	r3, r3, #16
 80021d0:	b2db      	uxtb	r3, r3
 80021d2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	   radio_buffer[9] = 0xFF & (rx_CAN_msg->header.ExtId >> 24);
 80021d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	0e1b      	lsrs	r3, r3, #24
 80021dc:	b2db      	uxtb	r3, r3
 80021de:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	 }

	 /* CAN DATA */
	 for (uint8_t i = 0; i < 8; i++) {
 80021e2:	2300      	movs	r3, #0
 80021e4:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80021e8:	e010      	b.n	800220c <read_CAN_task+0x128>
	   radio_buffer[13 + i] = rx_CAN_msg->data[i];
 80021ea:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80021ee:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80021f2:	330d      	adds	r3, #13
 80021f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80021f6:	440a      	add	r2, r1
 80021f8:	7f12      	ldrb	r2, [r2, #28]
 80021fa:	3348      	adds	r3, #72	@ 0x48
 80021fc:	443b      	add	r3, r7
 80021fe:	f803 2c2c 	strb.w	r2, [r3, #-44]
	 for (uint8_t i = 0; i < 8; i++) {
 8002202:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002206:	3301      	adds	r3, #1
 8002208:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 800220c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002210:	2b07      	cmp	r3, #7
 8002212:	d9ea      	bls.n	80021ea <read_CAN_task+0x106>
	 }

	 /* CAN DATA LENGTH */
	 radio_buffer[21] = rx_CAN_msg->header.DLC & 0xF;
 8002214:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002216:	691b      	ldr	r3, [r3, #16]
 8002218:	b2db      	uxtb	r3, r3
 800221a:	f003 030f 	and.w	r3, r3, #15
 800221e:	b2db      	uxtb	r3, r3
 8002220:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

	 /* CARRIAGE RETURN */
	 radio_buffer[CAN_BUFFER_LEN - 2] = '\r';
 8002224:	230d      	movs	r3, #13
 8002226:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

	 /* NEW LINE */
	 radio_buffer[CAN_BUFFER_LEN - 1] = '\n';
 800222a:	230a      	movs	r3, #10
 800222c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

//	 sd_append_as_hexnums(logfile, radio_buffer, CAN_BUFFER_LEN);

	 /* Transmit over Radio */
	 HAL_UART_Transmit(&huart1, radio_buffer, sizeof(radio_buffer), 1000);
 8002230:	f107 011c 	add.w	r1, r7, #28
 8002234:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002238:	2218      	movs	r2, #24
 800223a:	4807      	ldr	r0, [pc, #28]	@ (8002258 <read_CAN_task+0x174>)
 800223c:	f007 fab8 	bl	80097b0 <HAL_UART_Transmit>
//	   /* Convert radio_buffer to hex_string so it can be logged. MUST NOT USE strlen */
//	   sd_append_as_hexnums(logfile, radio_buffer, CAN_BUFFER_LEN);
//	 }

	/* Free the memory allocated for this message */
	osPoolFree(CAN_MSG_memory_pool, rx_CAN_msg);
 8002240:	4b06      	ldr	r3, [pc, #24]	@ (800225c <read_CAN_task+0x178>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002246:	4618      	mov	r0, r3
 8002248:	f007 fed1 	bl	8009fee <osPoolFree>
    while(1) {
 800224c:	e755      	b.n	80020fa <read_CAN_task+0x16>
 800224e:	bf00      	nop
 8002250:	20000390 	.word	0x20000390
 8002254:	40010800 	.word	0x40010800
 8002258:	20000874 	.word	0x20000874
 800225c:	2000038c 	.word	0x2000038c

08002260 <read_IMU_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_read_IMU_task */
void read_IMU_task(void const * argument)
{
 8002260:	b5b0      	push	{r4, r5, r7, lr}
 8002262:	b0ba      	sub	sp, #232	@ 0xe8
 8002264:	af04      	add	r7, sp, #16
 8002266:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  while(1)
  {
    //printf("read_IMU_task()\n\r");
    /* Initialize a IMU buffer */
    uint8_t imu_buffer[IMU_MESSAGE_LEN] = {0};
 8002268:	2300      	movs	r3, #0
 800226a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800226e:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8002272:	2200      	movs	r2, #0
 8002274:	601a      	str	r2, [r3, #0]
 8002276:	605a      	str	r2, [r3, #4]
 8002278:	609a      	str	r2, [r3, #8]
 800227a:	731a      	strb	r2, [r3, #12]

    union FloatBytes ax_x, ax_y, ax_z, gy_x, gy_y, gy_z;

    /* Read accelerator data */
    uint8_t accel_data[NUM_ACCEL_BYTES];
    HAL_StatusTypeDef imu_status = HAL_OK;
 800227c:	2300      	movs	r3, #0
 800227e:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3

    imu_status |= HAL_I2C_Mem_Read(&hi2c2, IMU_DEVICE_ADDRESS, ACCEL_XOUT_H_REG, 1, accel_data, NUM_ACCEL_BYTES, 1000);
 8002282:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002286:	9302      	str	r3, [sp, #8]
 8002288:	2306      	movs	r3, #6
 800228a:	9301      	str	r3, [sp, #4]
 800228c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002290:	9300      	str	r3, [sp, #0]
 8002292:	2301      	movs	r3, #1
 8002294:	223b      	movs	r2, #59	@ 0x3b
 8002296:	21d0      	movs	r1, #208	@ 0xd0
 8002298:	4887      	ldr	r0, [pc, #540]	@ (80024b8 <read_IMU_task+0x258>)
 800229a:	f004 f811 	bl	80062c0 <HAL_I2C_Mem_Read>
 800229e:	4603      	mov	r3, r0
 80022a0:	461a      	mov	r2, r3
 80022a2:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80022a6:	4313      	orrs	r3, r2
 80022a8:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3

    uint16_t Accel_X_RAW = (uint16_t)(accel_data[0] << 8 | accel_data[1]);
 80022ac:	f897 3094 	ldrb.w	r3, [r7, #148]	@ 0x94
 80022b0:	021b      	lsls	r3, r3, #8
 80022b2:	b21a      	sxth	r2, r3
 80022b4:	f897 3095 	ldrb.w	r3, [r7, #149]	@ 0x95
 80022b8:	b21b      	sxth	r3, r3
 80022ba:	4313      	orrs	r3, r2
 80022bc:	b21b      	sxth	r3, r3
 80022be:	f8a7 30d0 	strh.w	r3, [r7, #208]	@ 0xd0
    uint16_t Accel_Y_RAW = (uint16_t)(accel_data[2] << 8 | accel_data[3]);
 80022c2:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 80022c6:	021b      	lsls	r3, r3, #8
 80022c8:	b21a      	sxth	r2, r3
 80022ca:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80022ce:	b21b      	sxth	r3, r3
 80022d0:	4313      	orrs	r3, r2
 80022d2:	b21b      	sxth	r3, r3
 80022d4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
    uint16_t Accel_Z_RAW = (uint16_t)(accel_data[4] << 8 | accel_data[5]);
 80022d8:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 80022dc:	021b      	lsls	r3, r3, #8
 80022de:	b21a      	sxth	r2, r3
 80022e0:	f897 3099 	ldrb.w	r3, [r7, #153]	@ 0x99
 80022e4:	b21b      	sxth	r3, r3
 80022e6:	4313      	orrs	r3, r2
 80022e8:	b21b      	sxth	r3, r3
 80022ea:	f8a7 30cc 	strh.w	r3, [r7, #204]	@ 0xcc
    /*
     * Convert the RAW values into acceleration in 'g' we have to divide according to the Full scale value
     * set in FS_SEL. Have configured FS_SEL = 0. So I am dividing by 16384.0
     * For more details check ACCEL_CONFIG Register.
     */
    ax_x.float_value = Accel_X_RAW / 16384.0;  // get the float g
 80022ee:	f8b7 30d0 	ldrh.w	r3, [r7, #208]	@ 0xd0
 80022f2:	4618      	mov	r0, r3
 80022f4:	f7fe f900 	bl	80004f8 <__aeabi_i2d>
 80022f8:	f04f 0200 	mov.w	r2, #0
 80022fc:	4b6f      	ldr	r3, [pc, #444]	@ (80024bc <read_IMU_task+0x25c>)
 80022fe:	f7fe fa8f 	bl	8000820 <__aeabi_ddiv>
 8002302:	4602      	mov	r2, r0
 8002304:	460b      	mov	r3, r1
 8002306:	4610      	mov	r0, r2
 8002308:	4619      	mov	r1, r3
 800230a:	f7fe fc57 	bl	8000bbc <__aeabi_d2f>
 800230e:	4603      	mov	r3, r0
 8002310:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    ax_y.float_value = Accel_Y_RAW / 16384.0;
 8002314:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002318:	4618      	mov	r0, r3
 800231a:	f7fe f8ed 	bl	80004f8 <__aeabi_i2d>
 800231e:	f04f 0200 	mov.w	r2, #0
 8002322:	4b66      	ldr	r3, [pc, #408]	@ (80024bc <read_IMU_task+0x25c>)
 8002324:	f7fe fa7c 	bl	8000820 <__aeabi_ddiv>
 8002328:	4602      	mov	r2, r0
 800232a:	460b      	mov	r3, r1
 800232c:	4610      	mov	r0, r2
 800232e:	4619      	mov	r1, r3
 8002330:	f7fe fc44 	bl	8000bbc <__aeabi_d2f>
 8002334:	4603      	mov	r3, r0
 8002336:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    ax_z.float_value = Accel_Z_RAW / 16384.0;
 800233a:	f8b7 30cc 	ldrh.w	r3, [r7, #204]	@ 0xcc
 800233e:	4618      	mov	r0, r3
 8002340:	f7fe f8da 	bl	80004f8 <__aeabi_i2d>
 8002344:	f04f 0200 	mov.w	r2, #0
 8002348:	4b5c      	ldr	r3, [pc, #368]	@ (80024bc <read_IMU_task+0x25c>)
 800234a:	f7fe fa69 	bl	8000820 <__aeabi_ddiv>
 800234e:	4602      	mov	r2, r0
 8002350:	460b      	mov	r3, r1
 8002352:	4610      	mov	r0, r2
 8002354:	4619      	mov	r1, r3
 8002356:	f7fe fc31 	bl	8000bbc <__aeabi_d2f>
 800235a:	4603      	mov	r3, r0
 800235c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

    osDelay(250);
 8002360:	20fa      	movs	r0, #250	@ 0xfa
 8002362:	f007 fce5 	bl	8009d30 <osDelay>

    /* Read gyroscope data */
    uint8_t gyro_data[NUM_GYRO_BYTES];

    imu_status |= HAL_I2C_Mem_Read(&hi2c2, IMU_DEVICE_ADDRESS, GYRO_XOUT_H_REG, 1, gyro_data, NUM_GYRO_BYTES, 1000);
 8002366:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800236a:	9302      	str	r3, [sp, #8]
 800236c:	2306      	movs	r3, #6
 800236e:	9301      	str	r3, [sp, #4]
 8002370:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8002374:	9300      	str	r3, [sp, #0]
 8002376:	2301      	movs	r3, #1
 8002378:	2243      	movs	r2, #67	@ 0x43
 800237a:	21d0      	movs	r1, #208	@ 0xd0
 800237c:	484e      	ldr	r0, [pc, #312]	@ (80024b8 <read_IMU_task+0x258>)
 800237e:	f003 ff9f 	bl	80062c0 <HAL_I2C_Mem_Read>
 8002382:	4603      	mov	r3, r0
 8002384:	461a      	mov	r2, r3
 8002386:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800238a:	4313      	orrs	r3, r2
 800238c:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
    uint16_t Gyro_X_RAW = (uint16_t)(gyro_data[0] << 8 | gyro_data[1]);
 8002390:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 8002394:	021b      	lsls	r3, r3, #8
 8002396:	b21a      	sxth	r2, r3
 8002398:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800239c:	b21b      	sxth	r3, r3
 800239e:	4313      	orrs	r3, r2
 80023a0:	b21b      	sxth	r3, r3
 80023a2:	f8a7 30ca 	strh.w	r3, [r7, #202]	@ 0xca
    uint16_t Gyro_Y_RAW = (uint16_t)(gyro_data[2] << 8 | gyro_data[3]);
 80023a6:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 80023aa:	021b      	lsls	r3, r3, #8
 80023ac:	b21a      	sxth	r2, r3
 80023ae:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 80023b2:	b21b      	sxth	r3, r3
 80023b4:	4313      	orrs	r3, r2
 80023b6:	b21b      	sxth	r3, r3
 80023b8:	f8a7 30c8 	strh.w	r3, [r7, #200]	@ 0xc8
    uint16_t Gyro_Z_RAW = (uint16_t)(gyro_data[4] << 8 | gyro_data[5]);
 80023bc:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 80023c0:	021b      	lsls	r3, r3, #8
 80023c2:	b21a      	sxth	r2, r3
 80023c4:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 80023c8:	b21b      	sxth	r3, r3
 80023ca:	4313      	orrs	r3, r2
 80023cc:	b21b      	sxth	r3, r3
 80023ce:	f8a7 30c6 	strh.w	r3, [r7, #198]	@ 0xc6
    /*
     * Convert the RAW values into dps (degrees/s) we have to divide according to the
     * Full scale value set in FS_SEL. Have configured FS_SEL = 0.
     * So I am dividing by 131.0. For more details check GYRO_CONFIG Register
     */
    gy_x.float_value = Gyro_X_RAW / 131.0;  // get the float g
 80023d2:	f8b7 30ca 	ldrh.w	r3, [r7, #202]	@ 0xca
 80023d6:	4618      	mov	r0, r3
 80023d8:	f7fe f88e 	bl	80004f8 <__aeabi_i2d>
 80023dc:	a334      	add	r3, pc, #208	@ (adr r3, 80024b0 <read_IMU_task+0x250>)
 80023de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023e2:	f7fe fa1d 	bl	8000820 <__aeabi_ddiv>
 80023e6:	4602      	mov	r2, r0
 80023e8:	460b      	mov	r3, r1
 80023ea:	4610      	mov	r0, r2
 80023ec:	4619      	mov	r1, r3
 80023ee:	f7fe fbe5 	bl	8000bbc <__aeabi_d2f>
 80023f2:	4603      	mov	r3, r0
 80023f4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    gy_y.float_value = Gyro_Y_RAW / 131.0;
 80023f8:	f8b7 30c8 	ldrh.w	r3, [r7, #200]	@ 0xc8
 80023fc:	4618      	mov	r0, r3
 80023fe:	f7fe f87b 	bl	80004f8 <__aeabi_i2d>
 8002402:	a32b      	add	r3, pc, #172	@ (adr r3, 80024b0 <read_IMU_task+0x250>)
 8002404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002408:	f7fe fa0a 	bl	8000820 <__aeabi_ddiv>
 800240c:	4602      	mov	r2, r0
 800240e:	460b      	mov	r3, r1
 8002410:	4610      	mov	r0, r2
 8002412:	4619      	mov	r1, r3
 8002414:	f7fe fbd2 	bl	8000bbc <__aeabi_d2f>
 8002418:	4603      	mov	r3, r0
 800241a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    gy_z.float_value = Gyro_Z_RAW / 131.0;
 800241e:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	@ 0xc6
 8002422:	4618      	mov	r0, r3
 8002424:	f7fe f868 	bl	80004f8 <__aeabi_i2d>
 8002428:	a321      	add	r3, pc, #132	@ (adr r3, 80024b0 <read_IMU_task+0x250>)
 800242a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800242e:	f7fe f9f7 	bl	8000820 <__aeabi_ddiv>
 8002432:	4602      	mov	r2, r0
 8002434:	460b      	mov	r3, r1
 8002436:	4610      	mov	r0, r2
 8002438:	4619      	mov	r1, r3
 800243a:	f7fe fbbf 	bl	8000bbc <__aeabi_d2f>
 800243e:	4603      	mov	r3, r0
 8002440:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    /* Verify IMU is connected */
    // check_IMU_result(ax_x, ax_y, ax_z, gy_x, gy_y, gy_z); // TODO set flag

    /* Get current epoch Time Stamp */
    union DoubleBytes current_timestamp;
    current_timestamp.double_value = get_current_timestamp();
 8002444:	f001 fddc 	bl	8004000 <get_current_timestamp>
 8002448:	4602      	mov	r2, r0
 800244a:	460b      	mov	r3, r1
 800244c:	e9c7 2320 	strd	r2, r3, [r7, #128]	@ 0x80
//    transmit_imu_data(current_timestamp.double_as_int, gy_z.bytes, 'G', 'Z');

    CAN_Radio_msg_t x_axis_data, y_axis_data, z_axis_data;

    /* Set headers */
    x_axis_data.header = IMU_x_axis_header;
 8002450:	4b1b      	ldr	r3, [pc, #108]	@ (80024c0 <read_IMU_task+0x260>)
 8002452:	f107 0408 	add.w	r4, r7, #8
 8002456:	461d      	mov	r5, r3
 8002458:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800245a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800245c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002460:	e884 0003 	stmia.w	r4, {r0, r1}
    y_axis_data.header = IMU_y_axis_header;
 8002464:	4b17      	ldr	r3, [pc, #92]	@ (80024c4 <read_IMU_task+0x264>)
 8002466:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 800246a:	461d      	mov	r5, r3
 800246c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800246e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002470:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002474:	e884 0003 	stmia.w	r4, {r0, r1}
    z_axis_data.header = IMU_z_axis_header;
 8002478:	4b13      	ldr	r3, [pc, #76]	@ (80024c8 <read_IMU_task+0x268>)
 800247a:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 800247e:	461d      	mov	r5, r3
 8002480:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002482:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002484:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002488:	e884 0003 	stmia.w	r4, {r0, r1}

    /* Assign the timestamp */
    x_axis_data.timestamp = current_timestamp;
 800248c:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8002490:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    y_axis_data.timestamp = current_timestamp;
 8002494:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8002498:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    z_axis_data.timestamp = current_timestamp;
 800249c:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 80024a0:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78

    for (int i = 0; i < 4; i++) {
 80024a4:	2300      	movs	r3, #0
 80024a6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80024aa:	e062      	b.n	8002572 <read_IMU_task+0x312>
 80024ac:	f3af 8000 	nop.w
 80024b0:	00000000 	.word	0x00000000
 80024b4:	40606000 	.word	0x40606000
 80024b8:	200006b0 	.word	0x200006b0
 80024bc:	40d00000 	.word	0x40d00000
 80024c0:	20000030 	.word	0x20000030
 80024c4:	20000048 	.word	0x20000048
 80024c8:	20000060 	.word	0x20000060
	// X-axis data
	x_axis_data.data[i] = ax_x.bytes[i];
 80024cc:	f107 02b0 	add.w	r2, r7, #176	@ 0xb0
 80024d0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80024d4:	4413      	add	r3, r2
 80024d6:	7819      	ldrb	r1, [r3, #0]
 80024d8:	f107 0220 	add.w	r2, r7, #32
 80024dc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80024e0:	4413      	add	r3, r2
 80024e2:	460a      	mov	r2, r1
 80024e4:	701a      	strb	r2, [r3, #0]
	x_axis_data.data[4+i] = gy_x.bytes[i];
 80024e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80024ea:	3304      	adds	r3, #4
 80024ec:	f107 01a4 	add.w	r1, r7, #164	@ 0xa4
 80024f0:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80024f4:	440a      	add	r2, r1
 80024f6:	7812      	ldrb	r2, [r2, #0]
 80024f8:	33d8      	adds	r3, #216	@ 0xd8
 80024fa:	443b      	add	r3, r7
 80024fc:	f803 2cb8 	strb.w	r2, [r3, #-184]

	// Y-axis data
	y_axis_data.data[i] = ax_y.bytes[i];
 8002500:	f107 02ac 	add.w	r2, r7, #172	@ 0xac
 8002504:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002508:	4413      	add	r3, r2
 800250a:	7819      	ldrb	r1, [r3, #0]
 800250c:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8002510:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002514:	4413      	add	r3, r2
 8002516:	460a      	mov	r2, r1
 8002518:	701a      	strb	r2, [r3, #0]
	y_axis_data.data[4+i] = gy_y.bytes[i];
 800251a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800251e:	3304      	adds	r3, #4
 8002520:	f107 01a0 	add.w	r1, r7, #160	@ 0xa0
 8002524:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8002528:	440a      	add	r2, r1
 800252a:	7812      	ldrb	r2, [r2, #0]
 800252c:	33d8      	adds	r3, #216	@ 0xd8
 800252e:	443b      	add	r3, r7
 8002530:	f803 2c90 	strb.w	r2, [r3, #-144]

	// Z-axis data
	z_axis_data.data[i] = ax_z.bytes[i];
 8002534:	f107 02a8 	add.w	r2, r7, #168	@ 0xa8
 8002538:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800253c:	4413      	add	r3, r2
 800253e:	7819      	ldrb	r1, [r3, #0]
 8002540:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 8002544:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002548:	4413      	add	r3, r2
 800254a:	460a      	mov	r2, r1
 800254c:	701a      	strb	r2, [r3, #0]
	z_axis_data.data[4+i] = gy_z.bytes[i];
 800254e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002552:	3304      	adds	r3, #4
 8002554:	f107 019c 	add.w	r1, r7, #156	@ 0x9c
 8002558:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800255c:	440a      	add	r2, r1
 800255e:	7812      	ldrb	r2, [r2, #0]
 8002560:	33d8      	adds	r3, #216	@ 0xd8
 8002562:	443b      	add	r3, r7
 8002564:	f803 2c68 	strb.w	r2, [r3, #-104]
    for (int i = 0; i < 4; i++) {
 8002568:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800256c:	3301      	adds	r3, #1
 800256e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8002572:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002576:	2b03      	cmp	r3, #3
 8002578:	dda8      	ble.n	80024cc <read_IMU_task+0x26c>
    }

    printf("IMU G_X: %f\n\r", gy_x.float_value);
 800257a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800257e:	4618      	mov	r0, r3
 8002580:	f7fd ffcc 	bl	800051c <__aeabi_f2d>
 8002584:	4602      	mov	r2, r0
 8002586:	460b      	mov	r3, r1
 8002588:	4828      	ldr	r0, [pc, #160]	@ (800262c <read_IMU_task+0x3cc>)
 800258a:	f00b fdc5 	bl	800e118 <iprintf>
    printf("IMU G_Y: %f\n\r", gy_y.float_value);
 800258e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002592:	4618      	mov	r0, r3
 8002594:	f7fd ffc2 	bl	800051c <__aeabi_f2d>
 8002598:	4602      	mov	r2, r0
 800259a:	460b      	mov	r3, r1
 800259c:	4824      	ldr	r0, [pc, #144]	@ (8002630 <read_IMU_task+0x3d0>)
 800259e:	f00b fdbb 	bl	800e118 <iprintf>
    printf("IMU G_Z: %f\n\r", gy_z.float_value);
 80025a2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80025a6:	4618      	mov	r0, r3
 80025a8:	f7fd ffb8 	bl	800051c <__aeabi_f2d>
 80025ac:	4602      	mov	r2, r0
 80025ae:	460b      	mov	r3, r1
 80025b0:	4820      	ldr	r0, [pc, #128]	@ (8002634 <read_IMU_task+0x3d4>)
 80025b2:	f00b fdb1 	bl	800e118 <iprintf>

    /* Transmit the messages */
    HAL_CAN_AddTxMessage(&hcan, &x_axis_data.header, x_axis_data.data, &can_mailbox);
 80025b6:	f107 0308 	add.w	r3, r7, #8
 80025ba:	f103 0218 	add.w	r2, r3, #24
 80025be:	f107 0108 	add.w	r1, r7, #8
 80025c2:	4b1d      	ldr	r3, [pc, #116]	@ (8002638 <read_IMU_task+0x3d8>)
 80025c4:	481d      	ldr	r0, [pc, #116]	@ (800263c <read_IMU_task+0x3dc>)
 80025c6:	f002 fadd 	bl	8004b84 <HAL_CAN_AddTxMessage>
    send_CAN_Radio(&x_axis_data);
 80025ca:	f107 0308 	add.w	r3, r7, #8
 80025ce:	4618      	mov	r0, r3
 80025d0:	f000 fac8 	bl	8002b64 <send_CAN_Radio>

    HAL_CAN_AddTxMessage(&hcan, &y_axis_data.header, y_axis_data.data, &can_mailbox);
 80025d4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80025d8:	f103 0218 	add.w	r2, r3, #24
 80025dc:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 80025e0:	4b15      	ldr	r3, [pc, #84]	@ (8002638 <read_IMU_task+0x3d8>)
 80025e2:	4816      	ldr	r0, [pc, #88]	@ (800263c <read_IMU_task+0x3dc>)
 80025e4:	f002 face 	bl	8004b84 <HAL_CAN_AddTxMessage>
    send_CAN_Radio(&y_axis_data);
 80025e8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80025ec:	4618      	mov	r0, r3
 80025ee:	f000 fab9 	bl	8002b64 <send_CAN_Radio>

    HAL_CAN_AddTxMessage(&hcan, &z_axis_data.header, z_axis_data.data, &can_mailbox);
 80025f2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80025f6:	f103 0218 	add.w	r2, r3, #24
 80025fa:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 80025fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002638 <read_IMU_task+0x3d8>)
 8002600:	480e      	ldr	r0, [pc, #56]	@ (800263c <read_IMU_task+0x3dc>)
 8002602:	f002 fabf 	bl	8004b84 <HAL_CAN_AddTxMessage>
    send_CAN_Radio(&z_axis_data);
 8002606:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800260a:	4618      	mov	r0, r3
 800260c:	f000 faaa 	bl	8002b64 <send_CAN_Radio>

    // Update diagnostics
    g_tel_diagnostics.imu_fail = (imu_status != HAL_OK);
 8002610:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002614:	2b00      	cmp	r3, #0
 8002616:	bf14      	ite	ne
 8002618:	2301      	movne	r3, #1
 800261a:	2300      	moveq	r3, #0
 800261c:	b2da      	uxtb	r2, r3
 800261e:	4b08      	ldr	r3, [pc, #32]	@ (8002640 <read_IMU_task+0x3e0>)
 8002620:	709a      	strb	r2, [r3, #2]

    /* Delay */
//    osDelay(READ_IMU_DELAY * 5); // 500 ms
    osDelay(250);
 8002622:	20fa      	movs	r0, #250	@ 0xfa
 8002624:	f007 fb84 	bl	8009d30 <osDelay>
  {
 8002628:	e61e      	b.n	8002268 <read_IMU_task+0x8>
 800262a:	bf00      	nop
 800262c:	08011ee8 	.word	0x08011ee8
 8002630:	08011ef8 	.word	0x08011ef8
 8002634:	08011f08 	.word	0x08011f08
 8002638:	20000350 	.word	0x20000350
 800263c:	20000354 	.word	0x20000354
 8002640:	20000704 	.word	0x20000704

08002644 <read_GPS_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_read_GPS_task */
void read_GPS_task(void const * argument)
{
 8002644:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002648:	f5ad 7d79 	sub.w	sp, sp, #996	@ 0x3e4
 800264c:	af02      	add	r7, sp, #8
 800264e:	f507 7376 	add.w	r3, r7, #984	@ 0x3d8
 8002652:	f5a3 7375 	sub.w	r3, r3, #980	@ 0x3d4
 8002656:	6018      	str	r0, [r3, #0]
    /* Initialize buffers */
    //printf("read_GPS_task()\n\r");
    uint8_t receive_buffer[GPS_RCV_BUFFER_SIZE];
    GPS gps_data;
    GPS_msg_t gps_message;
    uint8_t gps_buffer[GPS_MESSAGE_LEN] = {0};
 8002658:	f507 7376 	add.w	r3, r7, #984	@ 0x3d8
 800265c:	f5a3 733c 	sub.w	r3, r3, #752	@ 0x2f0
 8002660:	2200      	movs	r2, #0
 8002662:	601a      	str	r2, [r3, #0]
 8002664:	3304      	adds	r3, #4
 8002666:	22c4      	movs	r2, #196	@ 0xc4
 8002668:	2100      	movs	r1, #0
 800266a:	4618      	mov	r0, r3
 800266c:	f00b fdab 	bl	800e1c6 <memset>

    /* Read in an NMEA message into the buffer */
    if(HAL_I2C_IsDeviceReady(&hi2c1, GPS_DEVICE_ADDRESS, 1, HAL_MAX_DELAY) == HAL_OK) {
 8002670:	f04f 33ff 	mov.w	r3, #4294967295
 8002674:	2201      	movs	r2, #1
 8002676:	2184      	movs	r1, #132	@ 0x84
 8002678:	48cf      	ldr	r0, [pc, #828]	@ (80029b8 <read_GPS_task+0x374>)
 800267a:	f004 f889 	bl	8006790 <HAL_I2C_IsDeviceReady>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d10a      	bne.n	800269a <read_GPS_task+0x56>
	    HAL_I2C_Master_Receive(&hi2c1, GPS_DEVICE_ADDRESS, receive_buffer, sizeof(receive_buffer), HAL_MAX_DELAY);
 8002684:	f507 72d8 	add.w	r2, r7, #432	@ 0x1b0
 8002688:	f04f 33ff 	mov.w	r3, #4294967295
 800268c:	9300      	str	r3, [sp, #0]
 800268e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002692:	2184      	movs	r1, #132	@ 0x84
 8002694:	48c8      	ldr	r0, [pc, #800]	@ (80029b8 <read_GPS_task+0x374>)
 8002696:	f003 faad 	bl	8005bf4 <HAL_I2C_Master_Receive>
    }

    /* Parse the buffer data --> gets stored in gps_data; */
    nmea_parse(&gps_data, &receive_buffer);
 800269a:	f507 72d8 	add.w	r2, r7, #432	@ 0x1b0
 800269e:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 80026a2:	4611      	mov	r1, r2
 80026a4:	4618      	mov	r0, r3
 80026a6:	f001 fa17 	bl	8003ad8 <nmea_parse>
    /* Transmit the NMEA message over UART to radio */
//    HAL_UART_Transmit(&huart1, gps_buffer, sizeof(gps_buffer), 1000);

    /* Get current epoch Time Stamp */
    union DoubleBytes current_timestamp;
    current_timestamp.double_value = get_current_timestamp();
 80026aa:	f001 fca9 	bl	8004000 <get_current_timestamp>
 80026ae:	4602      	mov	r2, r0
 80026b0:	460b      	mov	r3, r1
 80026b2:	e9c7 23f2 	strd	r2, r3, [r7, #968]	@ 0x3c8
    CAN_Radio_msg_t latitude_msg, longitude_msg, altitude_hdop_msg, side_and_count_msg;
    union DoubleBytes latitude_bytes, longitude_bytes;
    union FloatBytes altitude_bytes, hdop_bytes;

    /* Assign headers */
    latitude_msg.header = GPS_latitude_header;
 80026b6:	f507 7376 	add.w	r3, r7, #984	@ 0x3d8
 80026ba:	f5a3 7374 	sub.w	r3, r3, #976	@ 0x3d0
 80026be:	4abf      	ldr	r2, [pc, #764]	@ (80029bc <read_GPS_task+0x378>)
 80026c0:	461e      	mov	r6, r3
 80026c2:	4694      	mov	ip, r2
 80026c4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80026c8:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80026ca:	e89c 0003 	ldmia.w	ip, {r0, r1}
 80026ce:	e886 0003 	stmia.w	r6, {r0, r1}
    longitude_msg.header = GPS_longitude_header;
 80026d2:	f507 7376 	add.w	r3, r7, #984	@ 0x3d8
 80026d6:	f5a3 736a 	sub.w	r3, r3, #936	@ 0x3a8
 80026da:	4ab9      	ldr	r2, [pc, #740]	@ (80029c0 <read_GPS_task+0x37c>)
 80026dc:	461e      	mov	r6, r3
 80026de:	4694      	mov	ip, r2
 80026e0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80026e4:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80026e6:	e89c 0003 	ldmia.w	ip, {r0, r1}
 80026ea:	e886 0003 	stmia.w	r6, {r0, r1}
    altitude_hdop_msg.header = GPS_altitude_hdop_header;
 80026ee:	f507 7376 	add.w	r3, r7, #984	@ 0x3d8
 80026f2:	f5a3 7360 	sub.w	r3, r3, #896	@ 0x380
 80026f6:	4ab3      	ldr	r2, [pc, #716]	@ (80029c4 <read_GPS_task+0x380>)
 80026f8:	461e      	mov	r6, r3
 80026fa:	4694      	mov	ip, r2
 80026fc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8002700:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002702:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8002706:	e886 0003 	stmia.w	r6, {r0, r1}
    side_and_count_msg.header = GPS_side_count_header;
 800270a:	f507 7376 	add.w	r3, r7, #984	@ 0x3d8
 800270e:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 8002712:	4aad      	ldr	r2, [pc, #692]	@ (80029c8 <read_GPS_task+0x384>)
 8002714:	461e      	mov	r6, r3
 8002716:	4694      	mov	ip, r2
 8002718:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800271c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800271e:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8002722:	e886 0003 	stmia.w	r6, {r0, r1}

    /* Assign timestamps */
    latitude_msg.timestamp = current_timestamp;
 8002726:	f507 7376 	add.w	r3, r7, #984	@ 0x3d8
 800272a:	f5a3 7174 	sub.w	r1, r3, #976	@ 0x3d0
 800272e:	e9d7 23f2 	ldrd	r2, r3, [r7, #968]	@ 0x3c8
 8002732:	e9c1 2308 	strd	r2, r3, [r1, #32]
    longitude_msg.timestamp = current_timestamp;
 8002736:	f507 7376 	add.w	r3, r7, #984	@ 0x3d8
 800273a:	f5a3 716a 	sub.w	r1, r3, #936	@ 0x3a8
 800273e:	e9d7 23f2 	ldrd	r2, r3, [r7, #968]	@ 0x3c8
 8002742:	e9c1 2308 	strd	r2, r3, [r1, #32]
    altitude_hdop_msg.timestamp = current_timestamp;
 8002746:	f507 7376 	add.w	r3, r7, #984	@ 0x3d8
 800274a:	f5a3 7160 	sub.w	r1, r3, #896	@ 0x380
 800274e:	e9d7 23f2 	ldrd	r2, r3, [r7, #968]	@ 0x3c8
 8002752:	e9c1 2308 	strd	r2, r3, [r1, #32]
    side_and_count_msg.timestamp = current_timestamp;
 8002756:	f507 7376 	add.w	r3, r7, #984	@ 0x3d8
 800275a:	f5a3 7156 	sub.w	r1, r3, #856	@ 0x358
 800275e:	e9d7 23f2 	ldrd	r2, r3, [r7, #968]	@ 0x3c8
 8002762:	e9c1 2308 	strd	r2, r3, [r1, #32]

    /* Assign data as double/float so it can be read as uint64/uint8x4 */
    latitude_bytes.double_value = gps_data.latitude;
 8002766:	f507 7376 	add.w	r3, r7, #984	@ 0x3d8
 800276a:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 800276e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002772:	e9c7 23f0 	strd	r2, r3, [r7, #960]	@ 0x3c0
    longitude_bytes.double_value = gps_data.longitude;
 8002776:	f507 7376 	add.w	r3, r7, #984	@ 0x3d8
 800277a:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 800277e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002782:	e9c7 23ee 	strd	r2, r3, [r7, #952]	@ 0x3b8
    altitude_bytes.float_value = gps_data.altitude;
 8002786:	f507 7376 	add.w	r3, r7, #984	@ 0x3d8
 800278a:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 800278e:	69db      	ldr	r3, [r3, #28]
 8002790:	f8c7 33b4 	str.w	r3, [r7, #948]	@ 0x3b4
    hdop_bytes.float_value = gps_data.hdop;
 8002794:	f507 7376 	add.w	r3, r7, #984	@ 0x3d8
 8002798:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 800279c:	6a1b      	ldr	r3, [r3, #32]
 800279e:	f8c7 33b0 	str.w	r3, [r7, #944]	@ 0x3b0

    for  (uint8_t i=0; i < 8; i++) {
 80027a2:	2300      	movs	r3, #0
 80027a4:	f887 33d7 	strb.w	r3, [r7, #983]	@ 0x3d7
 80027a8:	e069      	b.n	800287e <read_GPS_task+0x23a>
	latitude_msg.data[7 - i] = GET_BYTE_FROM_WORD(i, latitude_bytes.double_as_int);
 80027aa:	e9d7 23f0 	ldrd	r2, r3, [r7, #960]	@ 0x3c0
 80027ae:	f897 13d7 	ldrb.w	r1, [r7, #983]	@ 0x3d7
 80027b2:	00c9      	lsls	r1, r1, #3
 80027b4:	f1c1 0620 	rsb	r6, r1, #32
 80027b8:	f1a1 0020 	sub.w	r0, r1, #32
 80027bc:	fa22 f401 	lsr.w	r4, r2, r1
 80027c0:	fa03 f606 	lsl.w	r6, r3, r6
 80027c4:	4334      	orrs	r4, r6
 80027c6:	fa23 f000 	lsr.w	r0, r3, r0
 80027ca:	4304      	orrs	r4, r0
 80027cc:	fa23 f501 	lsr.w	r5, r3, r1
 80027d0:	f897 33d7 	ldrb.w	r3, [r7, #983]	@ 0x3d7
 80027d4:	f1c3 0307 	rsb	r3, r3, #7
 80027d8:	b2e1      	uxtb	r1, r4
 80027da:	f507 7276 	add.w	r2, r7, #984	@ 0x3d8
 80027de:	f5a2 7274 	sub.w	r2, r2, #976	@ 0x3d0
 80027e2:	4413      	add	r3, r2
 80027e4:	460a      	mov	r2, r1
 80027e6:	761a      	strb	r2, [r3, #24]
	longitude_msg.data[7 - i] = GET_BYTE_FROM_WORD(i, longitude_bytes.double_as_int);
 80027e8:	e9d7 23ee 	ldrd	r2, r3, [r7, #952]	@ 0x3b8
 80027ec:	f897 13d7 	ldrb.w	r1, [r7, #983]	@ 0x3d7
 80027f0:	00c9      	lsls	r1, r1, #3
 80027f2:	f1c1 0620 	rsb	r6, r1, #32
 80027f6:	f1a1 0020 	sub.w	r0, r1, #32
 80027fa:	fa22 f801 	lsr.w	r8, r2, r1
 80027fe:	fa03 f606 	lsl.w	r6, r3, r6
 8002802:	ea48 0806 	orr.w	r8, r8, r6
 8002806:	fa23 f000 	lsr.w	r0, r3, r0
 800280a:	ea48 0800 	orr.w	r8, r8, r0
 800280e:	fa23 f901 	lsr.w	r9, r3, r1
 8002812:	f897 33d7 	ldrb.w	r3, [r7, #983]	@ 0x3d7
 8002816:	f1c3 0307 	rsb	r3, r3, #7
 800281a:	fa5f f188 	uxtb.w	r1, r8
 800281e:	f507 7276 	add.w	r2, r7, #984	@ 0x3d8
 8002822:	f5a2 726a 	sub.w	r2, r2, #936	@ 0x3a8
 8002826:	4413      	add	r3, r2
 8002828:	460a      	mov	r2, r1
 800282a:	761a      	strb	r2, [r3, #24]
	altitude_hdop_msg.data[3 - i] = altitude_bytes.bytes[i];
 800282c:	f897 23d7 	ldrb.w	r2, [r7, #983]	@ 0x3d7
 8002830:	f897 33d7 	ldrb.w	r3, [r7, #983]	@ 0x3d7
 8002834:	f1c3 0303 	rsb	r3, r3, #3
 8002838:	f502 7276 	add.w	r2, r2, #984	@ 0x3d8
 800283c:	443a      	add	r2, r7
 800283e:	f812 1c24 	ldrb.w	r1, [r2, #-36]
 8002842:	f507 7276 	add.w	r2, r7, #984	@ 0x3d8
 8002846:	f5a2 7260 	sub.w	r2, r2, #896	@ 0x380
 800284a:	4413      	add	r3, r2
 800284c:	460a      	mov	r2, r1
 800284e:	761a      	strb	r2, [r3, #24]
	altitude_hdop_msg.data[7 - i] = hdop_bytes.bytes[i];
 8002850:	f897 23d7 	ldrb.w	r2, [r7, #983]	@ 0x3d7
 8002854:	f897 33d7 	ldrb.w	r3, [r7, #983]	@ 0x3d7
 8002858:	f1c3 0307 	rsb	r3, r3, #7
 800285c:	f502 7276 	add.w	r2, r2, #984	@ 0x3d8
 8002860:	443a      	add	r2, r7
 8002862:	f812 1c28 	ldrb.w	r1, [r2, #-40]
 8002866:	f507 7276 	add.w	r2, r7, #984	@ 0x3d8
 800286a:	f5a2 7260 	sub.w	r2, r2, #896	@ 0x380
 800286e:	4413      	add	r3, r2
 8002870:	460a      	mov	r2, r1
 8002872:	761a      	strb	r2, [r3, #24]
    for  (uint8_t i=0; i < 8; i++) {
 8002874:	f897 33d7 	ldrb.w	r3, [r7, #983]	@ 0x3d7
 8002878:	3301      	adds	r3, #1
 800287a:	f887 33d7 	strb.w	r3, [r7, #983]	@ 0x3d7
 800287e:	f897 33d7 	ldrb.w	r3, [r7, #983]	@ 0x3d7
 8002882:	2b07      	cmp	r3, #7
 8002884:	d991      	bls.n	80027aa <read_GPS_task+0x166>
    }

    /* Satellite Count Cast */
    uint32_t sat_count = (uint32_t) gps_data.satelliteCount;
 8002886:	f507 7376 	add.w	r3, r7, #984	@ 0x3d8
 800288a:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 800288e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002890:	f8c7 33d0 	str.w	r3, [r7, #976]	@ 0x3d0
    side_and_count_msg.data[0] = gps_data.latSide;
 8002894:	f507 7376 	add.w	r3, r7, #984	@ 0x3d8
 8002898:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 800289c:	7a1a      	ldrb	r2, [r3, #8]
 800289e:	f507 7376 	add.w	r3, r7, #984	@ 0x3d8
 80028a2:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 80028a6:	761a      	strb	r2, [r3, #24]
    side_and_count_msg.data[1] = gps_data.lonSide;
 80028a8:	f507 7376 	add.w	r3, r7, #984	@ 0x3d8
 80028ac:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 80028b0:	7e1a      	ldrb	r2, [r3, #24]
 80028b2:	f507 7376 	add.w	r3, r7, #984	@ 0x3d8
 80028b6:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 80028ba:	765a      	strb	r2, [r3, #25]
    for  (uint8_t i=0; i < 4; i++) {
 80028bc:	2300      	movs	r3, #0
 80028be:	f887 33d6 	strb.w	r3, [r7, #982]	@ 0x3d6
 80028c2:	e01c      	b.n	80028fe <read_GPS_task+0x2ba>
	side_and_count_msg.data[5 - i] = ((sat_count >> (8 * i)) && 0xFF);
 80028c4:	f897 33d6 	ldrb.w	r3, [r7, #982]	@ 0x3d6
 80028c8:	00db      	lsls	r3, r3, #3
 80028ca:	f8d7 23d0 	ldr.w	r2, [r7, #976]	@ 0x3d0
 80028ce:	fa22 f303 	lsr.w	r3, r2, r3
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	bf14      	ite	ne
 80028d6:	2301      	movne	r3, #1
 80028d8:	2300      	moveq	r3, #0
 80028da:	b2da      	uxtb	r2, r3
 80028dc:	f897 33d6 	ldrb.w	r3, [r7, #982]	@ 0x3d6
 80028e0:	f1c3 0305 	rsb	r3, r3, #5
 80028e4:	4611      	mov	r1, r2
 80028e6:	f507 7276 	add.w	r2, r7, #984	@ 0x3d8
 80028ea:	f5a2 7256 	sub.w	r2, r2, #856	@ 0x358
 80028ee:	4413      	add	r3, r2
 80028f0:	460a      	mov	r2, r1
 80028f2:	761a      	strb	r2, [r3, #24]
    for  (uint8_t i=0; i < 4; i++) {
 80028f4:	f897 33d6 	ldrb.w	r3, [r7, #982]	@ 0x3d6
 80028f8:	3301      	adds	r3, #1
 80028fa:	f887 33d6 	strb.w	r3, [r7, #982]	@ 0x3d6
 80028fe:	f897 33d6 	ldrb.w	r3, [r7, #982]	@ 0x3d6
 8002902:	2b03      	cmp	r3, #3
 8002904:	d9de      	bls.n	80028c4 <read_GPS_task+0x280>
    }
    side_and_count_msg.data[6] = 0;
 8002906:	f507 7376 	add.w	r3, r7, #984	@ 0x3d8
 800290a:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 800290e:	2200      	movs	r2, #0
 8002910:	779a      	strb	r2, [r3, #30]
    side_and_count_msg.data[7] = 0;
 8002912:	f507 7376 	add.w	r3, r7, #984	@ 0x3d8
 8002916:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 800291a:	2200      	movs	r2, #0
 800291c:	77da      	strb	r2, [r3, #31]

    /* Transmit a message every 2 seconds */
    HAL_CAN_AddTxMessage(&hcan, &latitude_msg.header, latitude_msg.data, &can_mailbox);
 800291e:	f107 0308 	add.w	r3, r7, #8
 8002922:	f103 0218 	add.w	r2, r3, #24
 8002926:	f107 0108 	add.w	r1, r7, #8
 800292a:	4b28      	ldr	r3, [pc, #160]	@ (80029cc <read_GPS_task+0x388>)
 800292c:	4828      	ldr	r0, [pc, #160]	@ (80029d0 <read_GPS_task+0x38c>)
 800292e:	f002 f929 	bl	8004b84 <HAL_CAN_AddTxMessage>
    send_CAN_Radio(&latitude_msg);
 8002932:	f107 0308 	add.w	r3, r7, #8
 8002936:	4618      	mov	r0, r3
 8002938:	f000 f914 	bl	8002b64 <send_CAN_Radio>
    osDelay(2000);
 800293c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002940:	f007 f9f6 	bl	8009d30 <osDelay>

    HAL_CAN_AddTxMessage(&hcan, &longitude_msg.header, longitude_msg.data, &can_mailbox);
 8002944:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002948:	f103 0218 	add.w	r2, r3, #24
 800294c:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8002950:	4b1e      	ldr	r3, [pc, #120]	@ (80029cc <read_GPS_task+0x388>)
 8002952:	481f      	ldr	r0, [pc, #124]	@ (80029d0 <read_GPS_task+0x38c>)
 8002954:	f002 f916 	bl	8004b84 <HAL_CAN_AddTxMessage>
    send_CAN_Radio(&longitude_msg);
 8002958:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800295c:	4618      	mov	r0, r3
 800295e:	f000 f901 	bl	8002b64 <send_CAN_Radio>
    osDelay(2000);
 8002962:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002966:	f007 f9e3 	bl	8009d30 <osDelay>

    HAL_CAN_AddTxMessage(&hcan, &altitude_hdop_msg.header, altitude_hdop_msg.data, &can_mailbox);
 800296a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800296e:	f103 0218 	add.w	r2, r3, #24
 8002972:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 8002976:	4b15      	ldr	r3, [pc, #84]	@ (80029cc <read_GPS_task+0x388>)
 8002978:	4815      	ldr	r0, [pc, #84]	@ (80029d0 <read_GPS_task+0x38c>)
 800297a:	f002 f903 	bl	8004b84 <HAL_CAN_AddTxMessage>
    send_CAN_Radio(&altitude_hdop_msg);
 800297e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002982:	4618      	mov	r0, r3
 8002984:	f000 f8ee 	bl	8002b64 <send_CAN_Radio>
    osDelay(2000);
 8002988:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800298c:	f007 f9d0 	bl	8009d30 <osDelay>

    HAL_CAN_AddTxMessage(&hcan, &side_and_count_msg.header, side_and_count_msg.data, &can_mailbox);
 8002990:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8002994:	f103 0218 	add.w	r2, r3, #24
 8002998:	f107 0180 	add.w	r1, r7, #128	@ 0x80
 800299c:	4b0b      	ldr	r3, [pc, #44]	@ (80029cc <read_GPS_task+0x388>)
 800299e:	480c      	ldr	r0, [pc, #48]	@ (80029d0 <read_GPS_task+0x38c>)
 80029a0:	f002 f8f0 	bl	8004b84 <HAL_CAN_AddTxMessage>
    send_CAN_Radio(&side_and_count_msg);
 80029a4:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 80029a8:	4618      	mov	r0, r3
 80029aa:	f000 f8db 	bl	8002b64 <send_CAN_Radio>
    osDelay(4000); // 4000 so we have 2 + 2 + 2 + 4 = 10 seconds total
 80029ae:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 80029b2:	f007 f9bd 	bl	8009d30 <osDelay>
  while(1) {
 80029b6:	e64f      	b.n	8002658 <read_GPS_task+0x14>
 80029b8:	2000065c 	.word	0x2000065c
 80029bc:	20000078 	.word	0x20000078
 80029c0:	20000090 	.word	0x20000090
 80029c4:	200000a8 	.word	0x200000a8
 80029c8:	200000c0 	.word	0x200000c0
 80029cc:	20000350 	.word	0x20000350
 80029d0:	20000354 	.word	0x20000354

080029d4 <transmit_RTC_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_transmit_RTC_task */
void transmit_RTC_task(void const * argument)
{
 80029d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029d6:	b091      	sub	sp, #68	@ 0x44
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {

    CAN_Radio_msg_t rtc_msg;
    rtc_msg.header = rtc_timestamp_header;
 80029dc:	4b25      	ldr	r3, [pc, #148]	@ (8002a74 <transmit_RTC_task+0xa0>)
 80029de:	f107 0608 	add.w	r6, r7, #8
 80029e2:	469c      	mov	ip, r3
 80029e4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80029e8:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80029ea:	e89c 0003 	ldmia.w	ip, {r0, r1}
 80029ee:	e886 0003 	stmia.w	r6, {r0, r1}

    union DoubleBytes current_timestamp;
    current_timestamp.double_value = get_current_timestamp();
 80029f2:	f001 fb05 	bl	8004000 <get_current_timestamp>
 80029f6:	4602      	mov	r2, r0
 80029f8:	460b      	mov	r3, r1
 80029fa:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    rtc_msg.timestamp = current_timestamp;
 80029fe:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002a02:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    // Populate data_send array
    for (int i = 0; i < 8; i++) {
 8002a06:	2300      	movs	r3, #0
 8002a08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002a0a:	e01b      	b.n	8002a44 <transmit_RTC_task+0x70>
        rtc_msg.data[i] = (current_timestamp.double_as_int >> (8 * i)) & 0xFF;
 8002a0c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002a10:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002a12:	00c9      	lsls	r1, r1, #3
 8002a14:	f1c1 0620 	rsb	r6, r1, #32
 8002a18:	f1a1 0020 	sub.w	r0, r1, #32
 8002a1c:	fa22 f401 	lsr.w	r4, r2, r1
 8002a20:	fa03 f606 	lsl.w	r6, r3, r6
 8002a24:	4334      	orrs	r4, r6
 8002a26:	fa23 f000 	lsr.w	r0, r3, r0
 8002a2a:	4304      	orrs	r4, r0
 8002a2c:	fa23 f501 	lsr.w	r5, r3, r1
 8002a30:	b2e1      	uxtb	r1, r4
 8002a32:	f107 0220 	add.w	r2, r7, #32
 8002a36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a38:	4413      	add	r3, r2
 8002a3a:	460a      	mov	r2, r1
 8002a3c:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 8; i++) {
 8002a3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a40:	3301      	adds	r3, #1
 8002a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002a44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a46:	2b07      	cmp	r3, #7
 8002a48:	dde0      	ble.n	8002a0c <transmit_RTC_task+0x38>
    }
    
    HAL_CAN_AddTxMessage(&hcan, &rtc_msg.header, rtc_msg.data, &can_mailbox);
 8002a4a:	f107 0308 	add.w	r3, r7, #8
 8002a4e:	f103 0218 	add.w	r2, r3, #24
 8002a52:	f107 0108 	add.w	r1, r7, #8
 8002a56:	4b08      	ldr	r3, [pc, #32]	@ (8002a78 <transmit_RTC_task+0xa4>)
 8002a58:	4808      	ldr	r0, [pc, #32]	@ (8002a7c <transmit_RTC_task+0xa8>)
 8002a5a:	f002 f893 	bl	8004b84 <HAL_CAN_AddTxMessage>
    send_CAN_Radio(&rtc_msg);
 8002a5e:	f107 0308 	add.w	r3, r7, #8
 8002a62:	4618      	mov	r0, r3
 8002a64:	f000 f87e 	bl	8002b64 <send_CAN_Radio>

    osDelay(TRANSMIT_RTC_DELAY);
 8002a68:	f241 3088 	movw	r0, #5000	@ 0x1388
 8002a6c:	f007 f960 	bl	8009d30 <osDelay>
  {
 8002a70:	e7b4      	b.n	80029dc <transmit_RTC_task+0x8>
 8002a72:	bf00      	nop
 8002a74:	20000000 	.word	0x20000000
 8002a78:	20000350 	.word	0x20000350
 8002a7c:	20000354 	.word	0x20000354

08002a80 <transmit_Diagnostics_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_transmit_Diagnostics_task */
void transmit_Diagnostics_task(void const * argument)
{
 8002a80:	b5b0      	push	{r4, r5, r7, lr}
 8002a82:	b090      	sub	sp, #64	@ 0x40
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN transmit_Diagnostics_task */
  /* Infinite loop */
  for(;;)
  {
    uint8_t data_send = 0x00;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

    CAN_Radio_msg_t diagnostics_msg;
    diagnostics_msg.header = tel_diagnostics_header;
 8002a8e:	4b31      	ldr	r3, [pc, #196]	@ (8002b54 <transmit_Diagnostics_task+0xd4>)
 8002a90:	f107 0408 	add.w	r4, r7, #8
 8002a94:	461d      	mov	r5, r3
 8002a96:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a98:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a9a:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002a9e:	e884 0003 	stmia.w	r4, {r0, r1}
    
    union DoubleBytes current_timestamp;
    current_timestamp.double_value = get_current_timestamp();
 8002aa2:	f001 faad 	bl	8004000 <get_current_timestamp>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	460b      	mov	r3, r1
 8002aaa:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    diagnostics_msg.timestamp = current_timestamp;
 8002aae:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002ab2:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    if(g_tel_diagnostics.rtc_reset) 
 8002ab6:	4b28      	ldr	r3, [pc, #160]	@ (8002b58 <transmit_Diagnostics_task+0xd8>)
 8002ab8:	781b      	ldrb	r3, [r3, #0]
 8002aba:	b2db      	uxtb	r3, r3
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d005      	beq.n	8002acc <transmit_Diagnostics_task+0x4c>
      SET_BIT(data_send, 1 << 0);
 8002ac0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002ac4:	f043 0301 	orr.w	r3, r3, #1
 8002ac8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    if(g_tel_diagnostics.gps_sync_fail)
 8002acc:	4b22      	ldr	r3, [pc, #136]	@ (8002b58 <transmit_Diagnostics_task+0xd8>)
 8002ace:	785b      	ldrb	r3, [r3, #1]
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d005      	beq.n	8002ae2 <transmit_Diagnostics_task+0x62>
      SET_BIT(data_send, 1 << 1);
 8002ad6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002ada:	f043 0302 	orr.w	r3, r3, #2
 8002ade:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    if(g_tel_diagnostics.imu_fail)
 8002ae2:	4b1d      	ldr	r3, [pc, #116]	@ (8002b58 <transmit_Diagnostics_task+0xd8>)
 8002ae4:	789b      	ldrb	r3, [r3, #2]
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d005      	beq.n	8002af8 <transmit_Diagnostics_task+0x78>
      SET_BIT(data_send, 1 << 2);
 8002aec:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002af0:	f043 0304 	orr.w	r3, r3, #4
 8002af4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    if(g_tel_diagnostics.gps_fail)
 8002af8:	4b17      	ldr	r3, [pc, #92]	@ (8002b58 <transmit_Diagnostics_task+0xd8>)
 8002afa:	78db      	ldrb	r3, [r3, #3]
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d005      	beq.n	8002b0e <transmit_Diagnostics_task+0x8e>
      SET_BIT(data_send, 1 << 3);
 8002b02:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002b06:	f043 0308 	orr.w	r3, r3, #8
 8002b0a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    if(g_tel_diagnostics.watchdog_reset)
 8002b0e:	4b12      	ldr	r3, [pc, #72]	@ (8002b58 <transmit_Diagnostics_task+0xd8>)
 8002b10:	791b      	ldrb	r3, [r3, #4]
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d005      	beq.n	8002b24 <transmit_Diagnostics_task+0xa4>
      SET_BIT(data_send, 1 << 4);
 8002b18:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002b1c:	f043 0310 	orr.w	r3, r3, #16
 8002b20:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    
    diagnostics_msg.data[0] = data_send;
 8002b24:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002b28:	f887 3020 	strb.w	r3, [r7, #32]
    
    HAL_CAN_AddTxMessage(&hcan, &diagnostics_msg.header, diagnostics_msg.data, &can_mailbox);
 8002b2c:	f107 0308 	add.w	r3, r7, #8
 8002b30:	f103 0218 	add.w	r2, r3, #24
 8002b34:	f107 0108 	add.w	r1, r7, #8
 8002b38:	4b08      	ldr	r3, [pc, #32]	@ (8002b5c <transmit_Diagnostics_task+0xdc>)
 8002b3a:	4809      	ldr	r0, [pc, #36]	@ (8002b60 <transmit_Diagnostics_task+0xe0>)
 8002b3c:	f002 f822 	bl	8004b84 <HAL_CAN_AddTxMessage>
    send_CAN_Radio(&diagnostics_msg);
 8002b40:	f107 0308 	add.w	r3, r7, #8
 8002b44:	4618      	mov	r0, r3
 8002b46:	f000 f80d 	bl	8002b64 <send_CAN_Radio>

    osDelay(TRANSMIT_DIAGNOSTICS_DELAY);
 8002b4a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002b4e:	f007 f8ef 	bl	8009d30 <osDelay>
  {
 8002b52:	e799      	b.n	8002a88 <transmit_Diagnostics_task+0x8>
 8002b54:	20000018 	.word	0x20000018
 8002b58:	20000704 	.word	0x20000704
 8002b5c:	20000350 	.word	0x20000350
 8002b60:	20000354 	.word	0x20000354

08002b64 <send_CAN_Radio>:
      initIMU();
  }
}

void send_CAN_Radio(CAN_Radio_msg_t *tx_CAN_msg)
{
 8002b64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b66:	b08b      	sub	sp, #44	@ 0x2c
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  uint8_t radio_buffer[CAN_BUFFER_LEN] = {0};
 8002b6c:	2100      	movs	r1, #0
 8002b6e:	60f9      	str	r1, [r7, #12]
 8002b70:	f107 0110 	add.w	r1, r7, #16
 8002b74:	2000      	movs	r0, #0
 8002b76:	6008      	str	r0, [r1, #0]
 8002b78:	6048      	str	r0, [r1, #4]
 8002b7a:	6088      	str	r0, [r1, #8]
 8002b7c:	60c8      	str	r0, [r1, #12]
 8002b7e:	6108      	str	r0, [r1, #16]

  /* TIMESTAMP */
  for (uint8_t i = 0; i < 8; i++) {
 8002b80:	2100      	movs	r1, #0
 8002b82:	f887 1027 	strb.w	r1, [r7, #39]	@ 0x27
 8002b86:	e021      	b.n	8002bcc <send_CAN_Radio+0x68>
    radio_buffer[7 - i] = (char) GET_BYTE_FROM_WORD(i, tx_CAN_msg->timestamp.double_as_int);
 8002b88:	6879      	ldr	r1, [r7, #4]
 8002b8a:	e9d1 0108 	ldrd	r0, r1, [r1, #32]
 8002b8e:	f897 4027 	ldrb.w	r4, [r7, #39]	@ 0x27
 8002b92:	00e4      	lsls	r4, r4, #3
 8002b94:	f1c4 0620 	rsb	r6, r4, #32
 8002b98:	f1a4 0520 	sub.w	r5, r4, #32
 8002b9c:	fa20 f204 	lsr.w	r2, r0, r4
 8002ba0:	fa01 f606 	lsl.w	r6, r1, r6
 8002ba4:	4332      	orrs	r2, r6
 8002ba6:	fa21 f505 	lsr.w	r5, r1, r5
 8002baa:	432a      	orrs	r2, r5
 8002bac:	fa21 f304 	lsr.w	r3, r1, r4
 8002bb0:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 8002bb4:	f1c1 0107 	rsb	r1, r1, #7
 8002bb8:	b2d0      	uxtb	r0, r2
 8002bba:	3128      	adds	r1, #40	@ 0x28
 8002bbc:	4439      	add	r1, r7
 8002bbe:	f801 0c1c 	strb.w	r0, [r1, #-28]
  for (uint8_t i = 0; i < 8; i++) {
 8002bc2:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 8002bc6:	3101      	adds	r1, #1
 8002bc8:	f887 1027 	strb.w	r1, [r7, #39]	@ 0x27
 8002bcc:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 8002bd0:	2907      	cmp	r1, #7
 8002bd2:	d9d9      	bls.n	8002b88 <send_CAN_Radio+0x24>
  }

  /* CAN MESSAGE IDENTIFIER */
  radio_buffer[8] = '#';
 8002bd4:	2323      	movs	r3, #35	@ 0x23
 8002bd6:	753b      	strb	r3, [r7, #20]

  /* CAN ID */
  if (tx_CAN_msg->header.IDE == CAN_ID_STD)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	689b      	ldr	r3, [r3, #8]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d109      	bne.n	8002bf4 <send_CAN_Radio+0x90>
  {
    radio_buffer[12]  = 0xFF & (tx_CAN_msg->header.StdId);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	763b      	strb	r3, [r7, #24]
    radio_buffer[11] = 0xFF & (tx_CAN_msg->header.StdId >> 8);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	0a1b      	lsrs	r3, r3, #8
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	75fb      	strb	r3, [r7, #23]
 8002bf2:	e016      	b.n	8002c22 <send_CAN_Radio+0xbe>
  }
  else if (tx_CAN_msg->header.IDE == CAN_ID_EXT)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	2b04      	cmp	r3, #4
 8002bfa:	d112      	bne.n	8002c22 <send_CAN_Radio+0xbe>
  {
     radio_buffer[12]  = 0xFF & (tx_CAN_msg->header.ExtId);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	763b      	strb	r3, [r7, #24]
     radio_buffer[11] = 0xFF & (tx_CAN_msg->header.ExtId >> 8);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	0a1b      	lsrs	r3, r3, #8
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	75fb      	strb	r3, [r7, #23]
     radio_buffer[10] = 0xFF & (tx_CAN_msg->header.ExtId >> 16);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	0c1b      	lsrs	r3, r3, #16
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	75bb      	strb	r3, [r7, #22]
     radio_buffer[9] = 0xFF & (tx_CAN_msg->header.ExtId >> 24);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	0e1b      	lsrs	r3, r3, #24
 8002c1e:	b2db      	uxtb	r3, r3
 8002c20:	757b      	strb	r3, [r7, #21]
  }

   /* CAN DATA */
   for (uint8_t i = 0; i < 8; i++) {
 8002c22:	2300      	movs	r3, #0
 8002c24:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8002c28:	e010      	b.n	8002c4c <send_CAN_Radio+0xe8>
     radio_buffer[13 + i] = tx_CAN_msg->data[i];
 8002c2a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002c2e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002c32:	330d      	adds	r3, #13
 8002c34:	6879      	ldr	r1, [r7, #4]
 8002c36:	440a      	add	r2, r1
 8002c38:	7e12      	ldrb	r2, [r2, #24]
 8002c3a:	3328      	adds	r3, #40	@ 0x28
 8002c3c:	443b      	add	r3, r7
 8002c3e:	f803 2c1c 	strb.w	r2, [r3, #-28]
   for (uint8_t i = 0; i < 8; i++) {
 8002c42:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002c46:	3301      	adds	r3, #1
 8002c48:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8002c4c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002c50:	2b07      	cmp	r3, #7
 8002c52:	d9ea      	bls.n	8002c2a <send_CAN_Radio+0xc6>
   }

   /* CAN DATA LENGTH */
   radio_buffer[21] = tx_CAN_msg->header.DLC & 0xF;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	691b      	ldr	r3, [r3, #16]
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	f003 030f 	and.w	r3, r3, #15
 8002c5e:	b2db      	uxtb	r3, r3
 8002c60:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

   /* CARRIAGE RETURN */
   radio_buffer[CAN_BUFFER_LEN - 2] = '\r';
 8002c64:	230d      	movs	r3, #13
 8002c66:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

   /* NEW LINE */
   radio_buffer[CAN_BUFFER_LEN - 1] = '\n';
 8002c6a:	230a      	movs	r3, #10
 8002c6c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

   HAL_UART_Transmit(&huart1, radio_buffer, sizeof(radio_buffer), 1000);
 8002c70:	f107 010c 	add.w	r1, r7, #12
 8002c74:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c78:	2218      	movs	r2, #24
 8002c7a:	4803      	ldr	r0, [pc, #12]	@ (8002c88 <send_CAN_Radio+0x124>)
 8002c7c:	f006 fd98 	bl	80097b0 <HAL_UART_Transmit>

}
 8002c80:	bf00      	nop
 8002c82:	372c      	adds	r7, #44	@ 0x2c
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c88:	20000874 	.word	0x20000874

08002c8c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b088      	sub	sp, #32
 8002c90:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c92:	f107 0310 	add.w	r3, r7, #16
 8002c96:	2200      	movs	r2, #0
 8002c98:	601a      	str	r2, [r3, #0]
 8002c9a:	605a      	str	r2, [r3, #4]
 8002c9c:	609a      	str	r2, [r3, #8]
 8002c9e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ca0:	4b49      	ldr	r3, [pc, #292]	@ (8002dc8 <MX_GPIO_Init+0x13c>)
 8002ca2:	699b      	ldr	r3, [r3, #24]
 8002ca4:	4a48      	ldr	r2, [pc, #288]	@ (8002dc8 <MX_GPIO_Init+0x13c>)
 8002ca6:	f043 0310 	orr.w	r3, r3, #16
 8002caa:	6193      	str	r3, [r2, #24]
 8002cac:	4b46      	ldr	r3, [pc, #280]	@ (8002dc8 <MX_GPIO_Init+0x13c>)
 8002cae:	699b      	ldr	r3, [r3, #24]
 8002cb0:	f003 0310 	and.w	r3, r3, #16
 8002cb4:	60fb      	str	r3, [r7, #12]
 8002cb6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002cb8:	4b43      	ldr	r3, [pc, #268]	@ (8002dc8 <MX_GPIO_Init+0x13c>)
 8002cba:	699b      	ldr	r3, [r3, #24]
 8002cbc:	4a42      	ldr	r2, [pc, #264]	@ (8002dc8 <MX_GPIO_Init+0x13c>)
 8002cbe:	f043 0320 	orr.w	r3, r3, #32
 8002cc2:	6193      	str	r3, [r2, #24]
 8002cc4:	4b40      	ldr	r3, [pc, #256]	@ (8002dc8 <MX_GPIO_Init+0x13c>)
 8002cc6:	699b      	ldr	r3, [r3, #24]
 8002cc8:	f003 0320 	and.w	r3, r3, #32
 8002ccc:	60bb      	str	r3, [r7, #8]
 8002cce:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cd0:	4b3d      	ldr	r3, [pc, #244]	@ (8002dc8 <MX_GPIO_Init+0x13c>)
 8002cd2:	699b      	ldr	r3, [r3, #24]
 8002cd4:	4a3c      	ldr	r2, [pc, #240]	@ (8002dc8 <MX_GPIO_Init+0x13c>)
 8002cd6:	f043 0304 	orr.w	r3, r3, #4
 8002cda:	6193      	str	r3, [r2, #24]
 8002cdc:	4b3a      	ldr	r3, [pc, #232]	@ (8002dc8 <MX_GPIO_Init+0x13c>)
 8002cde:	699b      	ldr	r3, [r3, #24]
 8002ce0:	f003 0304 	and.w	r3, r3, #4
 8002ce4:	607b      	str	r3, [r7, #4]
 8002ce6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ce8:	4b37      	ldr	r3, [pc, #220]	@ (8002dc8 <MX_GPIO_Init+0x13c>)
 8002cea:	699b      	ldr	r3, [r3, #24]
 8002cec:	4a36      	ldr	r2, [pc, #216]	@ (8002dc8 <MX_GPIO_Init+0x13c>)
 8002cee:	f043 0308 	orr.w	r3, r3, #8
 8002cf2:	6193      	str	r3, [r2, #24]
 8002cf4:	4b34      	ldr	r3, [pc, #208]	@ (8002dc8 <MX_GPIO_Init+0x13c>)
 8002cf6:	699b      	ldr	r3, [r3, #24]
 8002cf8:	f003 0308 	and.w	r3, r3, #8
 8002cfc:	603b      	str	r3, [r7, #0]
 8002cfe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RADIO_GPIO_DIO7_Pin|RADIO_GPIO_DIO9_SLEEP_Pin|RADIO_GPIO_DIO11_Pin|RADIO_GPIO_DIO10_Pin, GPIO_PIN_RESET);
 8002d00:	2200      	movs	r2, #0
 8002d02:	2178      	movs	r1, #120	@ 0x78
 8002d04:	4831      	ldr	r0, [pc, #196]	@ (8002dcc <MX_GPIO_Init+0x140>)
 8002d06:	f002 fe00 	bl	800590a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, USER_LED_Pin|SDL_CS_Pin, GPIO_PIN_RESET);
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	2112      	movs	r1, #18
 8002d0e:	4830      	ldr	r0, [pc, #192]	@ (8002dd0 <MX_GPIO_Init+0x144>)
 8002d10:	f002 fdfb 	bl	800590a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RADIO_GPIO_DIO4_Pin|RADIO_GPIO_DIO3_Pin|RADIO_GPIO_DIO2_Pin, GPIO_PIN_SET);
 8002d14:	2201      	movs	r2, #1
 8002d16:	f24a 0101 	movw	r1, #40961	@ 0xa001
 8002d1a:	482e      	ldr	r0, [pc, #184]	@ (8002dd4 <MX_GPIO_Init+0x148>)
 8002d1c:	f002 fdf5 	bl	800590a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RADIO_GPIO_DIO12_Pin|RADIO_GPIO_DIO6_Pin|RADIO_DIO8_SLEEP_CONTROL_Pin, GPIO_PIN_RESET);
 8002d20:	2200      	movs	r2, #0
 8002d22:	f245 0102 	movw	r1, #20482	@ 0x5002
 8002d26:	482b      	ldr	r0, [pc, #172]	@ (8002dd4 <MX_GPIO_Init+0x148>)
 8002d28:	f002 fdef 	bl	800590a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RADIO_GPIO_DIO1_Pin|RADIO_GPIO_DIO0_Pin, GPIO_PIN_SET);
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8002d32:	4826      	ldr	r0, [pc, #152]	@ (8002dcc <MX_GPIO_Init+0x140>)
 8002d34:	f002 fde9 	bl	800590a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin */
  GPIO_InitStruct.Pin = RADIO_GPIO_DIO7_Pin|RADIO_GPIO_DIO9_SLEEP_Pin|RADIO_GPIO_DIO11_Pin|RADIO_GPIO_DIO10_Pin
 8002d38:	f44f 73fc 	mov.w	r3, #504	@ 0x1f8
 8002d3c:	613b      	str	r3, [r7, #16]
                          |RADIO_GPIO_DIO1_Pin|RADIO_GPIO_DIO0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d42:	2300      	movs	r3, #0
 8002d44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d46:	2302      	movs	r3, #2
 8002d48:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d4a:	f107 0310 	add.w	r3, r7, #16
 8002d4e:	4619      	mov	r1, r3
 8002d50:	481e      	ldr	r0, [pc, #120]	@ (8002dcc <MX_GPIO_Init+0x140>)
 8002d52:	f002 fc2f 	bl	80055b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = USER_LED_Pin|SDL_CS_Pin;
 8002d56:	2312      	movs	r3, #18
 8002d58:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d62:	2302      	movs	r3, #2
 8002d64:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d66:	f107 0310 	add.w	r3, r7, #16
 8002d6a:	4619      	mov	r1, r3
 8002d6c:	4818      	ldr	r0, [pc, #96]	@ (8002dd0 <MX_GPIO_Init+0x144>)
 8002d6e:	f002 fc21 	bl	80055b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = RTC_SYNC_Pin|SDL_CD_Pin;
 8002d72:	230c      	movs	r3, #12
 8002d74:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d76:	2300      	movs	r3, #0
 8002d78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d7e:	f107 0310 	add.w	r3, r7, #16
 8002d82:	4619      	mov	r1, r3
 8002d84:	4812      	ldr	r0, [pc, #72]	@ (8002dd0 <MX_GPIO_Init+0x144>)
 8002d86:	f002 fc15 	bl	80055b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = RADIO_GPIO_DIO4_Pin|RADIO_GPIO_DIO12_Pin|RADIO_GPIO_DIO6_Pin|RADIO_GPIO_DIO3_Pin
 8002d8a:	f24f 0303 	movw	r3, #61443	@ 0xf003
 8002d8e:	613b      	str	r3, [r7, #16]
                          |RADIO_DIO8_SLEEP_CONTROL_Pin|RADIO_GPIO_DIO2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d90:	2301      	movs	r3, #1
 8002d92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d94:	2300      	movs	r3, #0
 8002d96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d98:	2302      	movs	r3, #2
 8002d9a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d9c:	f107 0310 	add.w	r3, r7, #16
 8002da0:	4619      	mov	r1, r3
 8002da2:	480c      	ldr	r0, [pc, #48]	@ (8002dd4 <MX_GPIO_Init+0x148>)
 8002da4:	f002 fc06 	bl	80055b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8002da8:	2304      	movs	r3, #4
 8002daa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002dac:	2300      	movs	r3, #0
 8002dae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db0:	2300      	movs	r3, #0
 8002db2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8002db4:	f107 0310 	add.w	r3, r7, #16
 8002db8:	4619      	mov	r1, r3
 8002dba:	4806      	ldr	r0, [pc, #24]	@ (8002dd4 <MX_GPIO_Init+0x148>)
 8002dbc:	f002 fbfa 	bl	80055b4 <HAL_GPIO_Init>

}
 8002dc0:	bf00      	nop
 8002dc2:	3720      	adds	r7, #32
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	40021000 	.word	0x40021000
 8002dcc:	40011000 	.word	0x40011000
 8002dd0:	40010800 	.word	0x40010800
 8002dd4:	40010c00 	.word	0x40010c00

08002dd8 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002ddc:	4b12      	ldr	r3, [pc, #72]	@ (8002e28 <MX_I2C1_Init+0x50>)
 8002dde:	4a13      	ldr	r2, [pc, #76]	@ (8002e2c <MX_I2C1_Init+0x54>)
 8002de0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002de2:	4b11      	ldr	r3, [pc, #68]	@ (8002e28 <MX_I2C1_Init+0x50>)
 8002de4:	4a12      	ldr	r2, [pc, #72]	@ (8002e30 <MX_I2C1_Init+0x58>)
 8002de6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002de8:	4b0f      	ldr	r3, [pc, #60]	@ (8002e28 <MX_I2C1_Init+0x50>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002dee:	4b0e      	ldr	r3, [pc, #56]	@ (8002e28 <MX_I2C1_Init+0x50>)
 8002df0:	2200      	movs	r2, #0
 8002df2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002df4:	4b0c      	ldr	r3, [pc, #48]	@ (8002e28 <MX_I2C1_Init+0x50>)
 8002df6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002dfa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002dfc:	4b0a      	ldr	r3, [pc, #40]	@ (8002e28 <MX_I2C1_Init+0x50>)
 8002dfe:	2200      	movs	r2, #0
 8002e00:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002e02:	4b09      	ldr	r3, [pc, #36]	@ (8002e28 <MX_I2C1_Init+0x50>)
 8002e04:	2200      	movs	r2, #0
 8002e06:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002e08:	4b07      	ldr	r3, [pc, #28]	@ (8002e28 <MX_I2C1_Init+0x50>)
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002e0e:	4b06      	ldr	r3, [pc, #24]	@ (8002e28 <MX_I2C1_Init+0x50>)
 8002e10:	2200      	movs	r2, #0
 8002e12:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002e14:	4804      	ldr	r0, [pc, #16]	@ (8002e28 <MX_I2C1_Init+0x50>)
 8002e16:	f002 fda9 	bl	800596c <HAL_I2C_Init>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d001      	beq.n	8002e24 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002e20:	f000 f9c6 	bl	80031b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002e24:	bf00      	nop
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	2000065c 	.word	0x2000065c
 8002e2c:	40005400 	.word	0x40005400
 8002e30:	000186a0 	.word	0x000186a0

08002e34 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002e38:	4b12      	ldr	r3, [pc, #72]	@ (8002e84 <MX_I2C2_Init+0x50>)
 8002e3a:	4a13      	ldr	r2, [pc, #76]	@ (8002e88 <MX_I2C2_Init+0x54>)
 8002e3c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8002e3e:	4b11      	ldr	r3, [pc, #68]	@ (8002e84 <MX_I2C2_Init+0x50>)
 8002e40:	4a12      	ldr	r2, [pc, #72]	@ (8002e8c <MX_I2C2_Init+0x58>)
 8002e42:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002e44:	4b0f      	ldr	r3, [pc, #60]	@ (8002e84 <MX_I2C2_Init+0x50>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002e4a:	4b0e      	ldr	r3, [pc, #56]	@ (8002e84 <MX_I2C2_Init+0x50>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002e50:	4b0c      	ldr	r3, [pc, #48]	@ (8002e84 <MX_I2C2_Init+0x50>)
 8002e52:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002e56:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002e58:	4b0a      	ldr	r3, [pc, #40]	@ (8002e84 <MX_I2C2_Init+0x50>)
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002e5e:	4b09      	ldr	r3, [pc, #36]	@ (8002e84 <MX_I2C2_Init+0x50>)
 8002e60:	2200      	movs	r2, #0
 8002e62:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002e64:	4b07      	ldr	r3, [pc, #28]	@ (8002e84 <MX_I2C2_Init+0x50>)
 8002e66:	2200      	movs	r2, #0
 8002e68:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002e6a:	4b06      	ldr	r3, [pc, #24]	@ (8002e84 <MX_I2C2_Init+0x50>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002e70:	4804      	ldr	r0, [pc, #16]	@ (8002e84 <MX_I2C2_Init+0x50>)
 8002e72:	f002 fd7b 	bl	800596c <HAL_I2C_Init>
 8002e76:	4603      	mov	r3, r0
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d001      	beq.n	8002e80 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002e7c:	f000 f998 	bl	80031b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002e80:	bf00      	nop
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	200006b0 	.word	0x200006b0
 8002e88:	40005800 	.word	0x40005800
 8002e8c:	000186a0 	.word	0x000186a0

08002e90 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b08a      	sub	sp, #40	@ 0x28
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e98:	f107 0318 	add.w	r3, r7, #24
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	601a      	str	r2, [r3, #0]
 8002ea0:	605a      	str	r2, [r3, #4]
 8002ea2:	609a      	str	r2, [r3, #8]
 8002ea4:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a2b      	ldr	r2, [pc, #172]	@ (8002f58 <HAL_I2C_MspInit+0xc8>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d124      	bne.n	8002efa <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eb0:	4b2a      	ldr	r3, [pc, #168]	@ (8002f5c <HAL_I2C_MspInit+0xcc>)
 8002eb2:	699b      	ldr	r3, [r3, #24]
 8002eb4:	4a29      	ldr	r2, [pc, #164]	@ (8002f5c <HAL_I2C_MspInit+0xcc>)
 8002eb6:	f043 0308 	orr.w	r3, r3, #8
 8002eba:	6193      	str	r3, [r2, #24]
 8002ebc:	4b27      	ldr	r3, [pc, #156]	@ (8002f5c <HAL_I2C_MspInit+0xcc>)
 8002ebe:	699b      	ldr	r3, [r3, #24]
 8002ec0:	f003 0308 	and.w	r3, r3, #8
 8002ec4:	617b      	str	r3, [r7, #20]
 8002ec6:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPS_SCL_Pin|GPS_SDA_Pin;
 8002ec8:	23c0      	movs	r3, #192	@ 0xc0
 8002eca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ecc:	2312      	movs	r3, #18
 8002ece:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ed0:	2303      	movs	r3, #3
 8002ed2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ed4:	f107 0318 	add.w	r3, r7, #24
 8002ed8:	4619      	mov	r1, r3
 8002eda:	4821      	ldr	r0, [pc, #132]	@ (8002f60 <HAL_I2C_MspInit+0xd0>)
 8002edc:	f002 fb6a 	bl	80055b4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002ee0:	4b1e      	ldr	r3, [pc, #120]	@ (8002f5c <HAL_I2C_MspInit+0xcc>)
 8002ee2:	69db      	ldr	r3, [r3, #28]
 8002ee4:	4a1d      	ldr	r2, [pc, #116]	@ (8002f5c <HAL_I2C_MspInit+0xcc>)
 8002ee6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002eea:	61d3      	str	r3, [r2, #28]
 8002eec:	4b1b      	ldr	r3, [pc, #108]	@ (8002f5c <HAL_I2C_MspInit+0xcc>)
 8002eee:	69db      	ldr	r3, [r3, #28]
 8002ef0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ef4:	613b      	str	r3, [r7, #16]
 8002ef6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8002ef8:	e029      	b.n	8002f4e <HAL_I2C_MspInit+0xbe>
  else if(i2cHandle->Instance==I2C2)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a19      	ldr	r2, [pc, #100]	@ (8002f64 <HAL_I2C_MspInit+0xd4>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d124      	bne.n	8002f4e <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f04:	4b15      	ldr	r3, [pc, #84]	@ (8002f5c <HAL_I2C_MspInit+0xcc>)
 8002f06:	699b      	ldr	r3, [r3, #24]
 8002f08:	4a14      	ldr	r2, [pc, #80]	@ (8002f5c <HAL_I2C_MspInit+0xcc>)
 8002f0a:	f043 0308 	orr.w	r3, r3, #8
 8002f0e:	6193      	str	r3, [r2, #24]
 8002f10:	4b12      	ldr	r3, [pc, #72]	@ (8002f5c <HAL_I2C_MspInit+0xcc>)
 8002f12:	699b      	ldr	r3, [r3, #24]
 8002f14:	f003 0308 	and.w	r3, r3, #8
 8002f18:	60fb      	str	r3, [r7, #12]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = IMU_SCL_Pin|IMU_SDA_Pin;
 8002f1c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002f20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f22:	2312      	movs	r3, #18
 8002f24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f26:	2303      	movs	r3, #3
 8002f28:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f2a:	f107 0318 	add.w	r3, r7, #24
 8002f2e:	4619      	mov	r1, r3
 8002f30:	480b      	ldr	r0, [pc, #44]	@ (8002f60 <HAL_I2C_MspInit+0xd0>)
 8002f32:	f002 fb3f 	bl	80055b4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002f36:	4b09      	ldr	r3, [pc, #36]	@ (8002f5c <HAL_I2C_MspInit+0xcc>)
 8002f38:	69db      	ldr	r3, [r3, #28]
 8002f3a:	4a08      	ldr	r2, [pc, #32]	@ (8002f5c <HAL_I2C_MspInit+0xcc>)
 8002f3c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002f40:	61d3      	str	r3, [r2, #28]
 8002f42:	4b06      	ldr	r3, [pc, #24]	@ (8002f5c <HAL_I2C_MspInit+0xcc>)
 8002f44:	69db      	ldr	r3, [r3, #28]
 8002f46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f4a:	60bb      	str	r3, [r7, #8]
 8002f4c:	68bb      	ldr	r3, [r7, #8]
}
 8002f4e:	bf00      	nop
 8002f50:	3728      	adds	r7, #40	@ 0x28
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	40005400 	.word	0x40005400
 8002f5c:	40021000 	.word	0x40021000
 8002f60:	40010c00 	.word	0x40010c00
 8002f64:	40005800 	.word	0x40005800

08002f68 <initIMU>:

/*
 * Documentation: https://controllerstech.com/how-to-interface-mpu6050-gy-521-with-stm32/
 */
void initIMU(void)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b086      	sub	sp, #24
 8002f6c:	af04      	add	r7, sp, #16

  /*
   * We need to check if the sensor is responding by reading the “WHO_AM_I (0x75)�? Register.
   * If the sensor responds with 0x68, this means it’s available and good to go.
   */
  for(int i = 0; i < 5; i++) {
 8002f6e:	2300      	movs	r3, #0
 8002f70:	607b      	str	r3, [r7, #4]
 8002f72:	e01d      	b.n	8002fb0 <initIMU+0x48>
    if(HAL_I2C_IsDeviceReady(&hi2c2, IMU_DEVICE_ADDRESS, 1, HAL_MAX_DELAY) == HAL_OK) {
 8002f74:	f04f 33ff 	mov.w	r3, #4294967295
 8002f78:	2201      	movs	r2, #1
 8002f7a:	21d0      	movs	r1, #208	@ 0xd0
 8002f7c:	482e      	ldr	r0, [pc, #184]	@ (8003038 <initIMU+0xd0>)
 8002f7e:	f003 fc07 	bl	8006790 <HAL_I2C_IsDeviceReady>
 8002f82:	4603      	mov	r3, r0
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d10d      	bne.n	8002fa4 <initIMU+0x3c>
	    HAL_I2C_Mem_Read (&hi2c2, IMU_DEVICE_ADDRESS, WHO_AM_I_REG, 1, &data, 1, 1000);
 8002f88:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f8c:	9302      	str	r3, [sp, #8]
 8002f8e:	2301      	movs	r3, #1
 8002f90:	9301      	str	r3, [sp, #4]
 8002f92:	1cfb      	adds	r3, r7, #3
 8002f94:	9300      	str	r3, [sp, #0]
 8002f96:	2301      	movs	r3, #1
 8002f98:	2275      	movs	r2, #117	@ 0x75
 8002f9a:	21d0      	movs	r1, #208	@ 0xd0
 8002f9c:	4826      	ldr	r0, [pc, #152]	@ (8003038 <initIMU+0xd0>)
 8002f9e:	f003 f98f 	bl	80062c0 <HAL_I2C_Mem_Read>
	    //printf("Read a value from WHOAMI register: %x\n\r", data);
	    break; // Break when initialized
 8002fa2:	e008      	b.n	8002fb6 <initIMU+0x4e>
    }
    HAL_Delay(5);
 8002fa4:	2005      	movs	r0, #5
 8002fa6:	f001 fbc1 	bl	800472c <HAL_Delay>
  for(int i = 0; i < 5; i++) {
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	3301      	adds	r3, #1
 8002fae:	607b      	str	r3, [r7, #4]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2b04      	cmp	r3, #4
 8002fb4:	ddde      	ble.n	8002f74 <initIMU+0xc>
  /*
   * Next we will wake the sensor up and in order to do that we will write to the
   * “PWR_MGMT_1 (0x6B)�? Register. See below the register content.
   * On writing (0x00) to the PWR_MGMT_1 Register, sensor wakes up and the Clock sets up to 8 MHz.
   */
  data = 0;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	70fb      	strb	r3, [r7, #3]
  HAL_I2C_Mem_Write(&hi2c2, IMU_DEVICE_ADDRESS, PWR_MGMT_1_REG, 1, &data, 1, 1000);
 8002fba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002fbe:	9302      	str	r3, [sp, #8]
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	9301      	str	r3, [sp, #4]
 8002fc4:	1cfb      	adds	r3, r7, #3
 8002fc6:	9300      	str	r3, [sp, #0]
 8002fc8:	2301      	movs	r3, #1
 8002fca:	226b      	movs	r2, #107	@ 0x6b
 8002fcc:	21d0      	movs	r1, #208	@ 0xd0
 8002fce:	481a      	ldr	r0, [pc, #104]	@ (8003038 <initIMU+0xd0>)
 8002fd0:	f003 f87c 	bl	80060cc <HAL_I2C_Mem_Write>
   * rate used to generate the Sample Rate for the MPU6050.
   * As the formula says Sample Rate = Gyroscope Output Rate / (1 + SMPLRT_DIV).
   * Where Gyroscope Output Rate is 8KHz, To get the sample rate of 1KHz,
   * we need to use the SMPLRT_DIV as ‘7’.
   */
  data = 0x07;
 8002fd4:	2307      	movs	r3, #7
 8002fd6:	70fb      	strb	r3, [r7, #3]
  HAL_I2C_Mem_Write(&hi2c2, IMU_DEVICE_ADDRESS, SMPLRT_DIV_REG, 1, &data, 1, 1000);
 8002fd8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002fdc:	9302      	str	r3, [sp, #8]
 8002fde:	2301      	movs	r3, #1
 8002fe0:	9301      	str	r3, [sp, #4]
 8002fe2:	1cfb      	adds	r3, r7, #3
 8002fe4:	9300      	str	r3, [sp, #0]
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	2219      	movs	r2, #25
 8002fea:	21d0      	movs	r1, #208	@ 0xd0
 8002fec:	4812      	ldr	r0, [pc, #72]	@ (8003038 <initIMU+0xd0>)
 8002fee:	f003 f86d 	bl	80060cc <HAL_I2C_Mem_Write>
   * Now configure the Accelerometer and Gyroscope registers and to do so, we need to modify
   * “GYRO_CONFIG (0x1B)�? and “ACCEL_CONFIG (0x1C)�?Registers.
   * Writing (0x00) to both of these registers would set the Full scale range of ± 2g in ACCEL_CONFIG
   * Register and a Full scale range of ± 250 °/s in GYRO_CONFIG Register along with Self-test disabled.
   */
  data = 0x00;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	70fb      	strb	r3, [r7, #3]
  HAL_I2C_Mem_Write(&hi2c2, IMU_DEVICE_ADDRESS, GYRO_CONFIG_REG, 1, &data, 1, 1000);
 8002ff6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002ffa:	9302      	str	r3, [sp, #8]
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	9301      	str	r3, [sp, #4]
 8003000:	1cfb      	adds	r3, r7, #3
 8003002:	9300      	str	r3, [sp, #0]
 8003004:	2301      	movs	r3, #1
 8003006:	221b      	movs	r2, #27
 8003008:	21d0      	movs	r1, #208	@ 0xd0
 800300a:	480b      	ldr	r0, [pc, #44]	@ (8003038 <initIMU+0xd0>)
 800300c:	f003 f85e 	bl	80060cc <HAL_I2C_Mem_Write>
  data = 0x00;
 8003010:	2300      	movs	r3, #0
 8003012:	70fb      	strb	r3, [r7, #3]
  HAL_I2C_Mem_Write(&hi2c2, IMU_DEVICE_ADDRESS, ACCEL_CONFIG_REG, 1, &data, 1, 1000);
 8003014:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003018:	9302      	str	r3, [sp, #8]
 800301a:	2301      	movs	r3, #1
 800301c:	9301      	str	r3, [sp, #4]
 800301e:	1cfb      	adds	r3, r7, #3
 8003020:	9300      	str	r3, [sp, #0]
 8003022:	2301      	movs	r3, #1
 8003024:	221c      	movs	r2, #28
 8003026:	21d0      	movs	r1, #208	@ 0xd0
 8003028:	4803      	ldr	r0, [pc, #12]	@ (8003038 <initIMU+0xd0>)
 800302a:	f003 f84f 	bl	80060cc <HAL_I2C_Mem_Write>


  //printf("IMU Initialized\n\r");


}
 800302e:	bf00      	nop
 8003030:	3708      	adds	r7, #8
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	200006b0 	.word	0x200006b0

0800303c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003042:	f001 fb41 	bl	80046c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003046:	f000 f841 	bl	80030cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800304a:	f7ff fe1f 	bl	8002c8c <MX_GPIO_Init>
  MX_CAN_Init();
 800304e:	f7fe f925 	bl	800129c <MX_CAN_Init>
  MX_SPI1_Init();
 8003052:	f001 f843 	bl	80040dc <MX_SPI1_Init>
  MX_UART5_Init();
 8003056:	f001 fa27 	bl	80044a8 <MX_UART5_Init>
  MX_I2C1_Init();
 800305a:	f7ff febd 	bl	8002dd8 <MX_I2C1_Init>
  MX_I2C2_Init();
 800305e:	f7ff fee9 	bl	8002e34 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8003062:	f001 fa4b 	bl	80044fc <MX_USART1_UART_Init>
  MX_RTC_Init();
 8003066:	f000 fe0d 	bl	8003c84 <MX_RTC_Init>
  MX_FATFS_Init();
 800306a:	f006 fd21 	bl	8009ab0 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  DebugIO_Init(&huart5);
 800306e:	4813      	ldr	r0, [pc, #76]	@ (80030bc <main+0x80>)
 8003070:	f7fe fa44 	bl	80014fc <DebugIO_Init>
  initIMU();
 8003074:	f7ff ff78 	bl	8002f68 <initIMU>

  // Sync with RTC if date = Jan 1 2000 or GPIO is set to high
  RTC_DateTypeDef curr_date;
  RTC_TimeTypeDef curr_time;
  HAL_RTC_GetDate(&hrtc, &curr_date, RTC_FORMAT_BIN);
 8003078:	1d3b      	adds	r3, r7, #4
 800307a:	2200      	movs	r2, #0
 800307c:	4619      	mov	r1, r3
 800307e:	4810      	ldr	r0, [pc, #64]	@ (80030c0 <main+0x84>)
 8003080:	f005 f9c2 	bl	8008408 <HAL_RTC_GetDate>
  /* Sync the RTC with GPS if date is Jan 1, 2000 */
  if ((curr_date.Month == RTC_MONTH_JANUARY && curr_date.Date == 1 && curr_date.Year == 0) || HAL_GPIO_ReadPin(RTC_SYNC_GPIO_Port, RTC_SYNC_Pin) == GPIO_PIN_SET) {
 8003084:	797b      	ldrb	r3, [r7, #5]
 8003086:	2b01      	cmp	r3, #1
 8003088:	d105      	bne.n	8003096 <main+0x5a>
 800308a:	79bb      	ldrb	r3, [r7, #6]
 800308c:	2b01      	cmp	r3, #1
 800308e:	d102      	bne.n	8003096 <main+0x5a>
 8003090:	79fb      	ldrb	r3, [r7, #7]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d006      	beq.n	80030a4 <main+0x68>
 8003096:	2104      	movs	r1, #4
 8003098:	480a      	ldr	r0, [pc, #40]	@ (80030c4 <main+0x88>)
 800309a:	f002 fc1f 	bl	80058dc <HAL_GPIO_ReadPin>
 800309e:	4603      	mov	r3, r0
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d104      	bne.n	80030ae <main+0x72>
      Sync_RTC_With_GPS();
 80030a4:	f000 fe5c 	bl	8003d60 <Sync_RTC_With_GPS>
      g_tel_diagnostics.rtc_reset = true;
 80030a8:	4b07      	ldr	r3, [pc, #28]	@ (80030c8 <main+0x8c>)
 80030aa:	2201      	movs	r2, #1
 80030ac:	701a      	strb	r2, [r3, #0]
//  sd_append(logfile, startup_message);

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 80030ae:	f7fe ff63 	bl	8001f78 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80030b2:	f006 fdea 	bl	8009c8a <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80030b6:	bf00      	nop
 80030b8:	e7fd      	b.n	80030b6 <main+0x7a>
 80030ba:	bf00      	nop
 80030bc:	2000082c 	.word	0x2000082c
 80030c0:	20000770 	.word	0x20000770
 80030c4:	40010800 	.word	0x40010800
 80030c8:	20000704 	.word	0x20000704

080030cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b096      	sub	sp, #88	@ 0x58
 80030d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80030d2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80030d6:	2228      	movs	r2, #40	@ 0x28
 80030d8:	2100      	movs	r1, #0
 80030da:	4618      	mov	r0, r3
 80030dc:	f00b f873 	bl	800e1c6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80030e0:	f107 031c 	add.w	r3, r7, #28
 80030e4:	2200      	movs	r2, #0
 80030e6:	601a      	str	r2, [r3, #0]
 80030e8:	605a      	str	r2, [r3, #4]
 80030ea:	609a      	str	r2, [r3, #8]
 80030ec:	60da      	str	r2, [r3, #12]
 80030ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80030f0:	1d3b      	adds	r3, r7, #4
 80030f2:	2200      	movs	r2, #0
 80030f4:	601a      	str	r2, [r3, #0]
 80030f6:	605a      	str	r2, [r3, #4]
 80030f8:	609a      	str	r2, [r3, #8]
 80030fa:	60da      	str	r2, [r3, #12]
 80030fc:	611a      	str	r2, [r3, #16]
 80030fe:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8003100:	2305      	movs	r3, #5
 8003102:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003104:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003108:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800310a:	2300      	movs	r3, #0
 800310c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800310e:	2301      	movs	r3, #1
 8003110:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003112:	2301      	movs	r3, #1
 8003114:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003116:	2302      	movs	r3, #2
 8003118:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800311a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800311e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003120:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8003124:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003126:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800312a:	4618      	mov	r0, r3
 800312c:	f004 f8ec 	bl	8007308 <HAL_RCC_OscConfig>
 8003130:	4603      	mov	r3, r0
 8003132:	2b00      	cmp	r3, #0
 8003134:	d001      	beq.n	800313a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8003136:	f000 f83b 	bl	80031b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800313a:	230f      	movs	r3, #15
 800313c:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800313e:	2302      	movs	r3, #2
 8003140:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003142:	2300      	movs	r3, #0
 8003144:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003146:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800314a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800314c:	2300      	movs	r3, #0
 800314e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003150:	f107 031c 	add.w	r3, r7, #28
 8003154:	2102      	movs	r1, #2
 8003156:	4618      	mov	r0, r3
 8003158:	f004 fb58 	bl	800780c <HAL_RCC_ClockConfig>
 800315c:	4603      	mov	r3, r0
 800315e:	2b00      	cmp	r3, #0
 8003160:	d001      	beq.n	8003166 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8003162:	f000 f825 	bl	80031b0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003166:	2301      	movs	r3, #1
 8003168:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800316a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800316e:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003170:	1d3b      	adds	r3, r7, #4
 8003172:	4618      	mov	r0, r3
 8003174:	f004 fd08 	bl	8007b88 <HAL_RCCEx_PeriphCLKConfig>
 8003178:	4603      	mov	r3, r0
 800317a:	2b00      	cmp	r3, #0
 800317c:	d001      	beq.n	8003182 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800317e:	f000 f817 	bl	80031b0 <Error_Handler>
  }
}
 8003182:	bf00      	nop
 8003184:	3758      	adds	r7, #88	@ 0x58
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}
	...

0800318c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b082      	sub	sp, #8
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a04      	ldr	r2, [pc, #16]	@ (80031ac <HAL_TIM_PeriodElapsedCallback+0x20>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d101      	bne.n	80031a2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800319e:	f001 faa9 	bl	80046f4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80031a2:	bf00      	nop
 80031a4:	3708      	adds	r7, #8
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	bf00      	nop
 80031ac:	40012c00 	.word	0x40012c00

080031b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80031b0:	b480      	push	{r7}
 80031b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80031b4:	b672      	cpsid	i
}
 80031b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80031b8:	bf00      	nop
 80031ba:	e7fd      	b.n	80031b8 <Error_Handler+0x8>

080031bc <nmea_GPGGA>:
    else{
        return 0;
    }
}

int nmea_GPGGA(GPS *gps_data, char*inputString){
 80031bc:	b590      	push	{r4, r7, lr}
 80031be:	b0b7      	sub	sp, #220	@ 0xdc
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	6039      	str	r1, [r7, #0]
    char *values[25];
    int counter = 0;
 80031c6:	2300      	movs	r3, #0
 80031c8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    memset(values, 0, sizeof(values));
 80031cc:	f107 0320 	add.w	r3, r7, #32
 80031d0:	2264      	movs	r2, #100	@ 0x64
 80031d2:	2100      	movs	r1, #0
 80031d4:	4618      	mov	r0, r3
 80031d6:	f00a fff6 	bl	800e1c6 <memset>
    char *marker = strtok(inputString, ",");
 80031da:	49c5      	ldr	r1, [pc, #788]	@ (80034f0 <nmea_GPGGA+0x334>)
 80031dc:	6838      	ldr	r0, [r7, #0]
 80031de:	f00b f82d 	bl	800e23c <strtok>
 80031e2:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    while (marker != NULL) {
 80031e6:	e027      	b.n	8003238 <nmea_GPGGA+0x7c>
        values[counter++] = malloc(strlen(marker) + 1); //free later!!!!!!
 80031e8:	f8d7 00d0 	ldr.w	r0, [r7, #208]	@ 0xd0
 80031ec:	f7fd f82a 	bl	8000244 <strlen>
 80031f0:	4603      	mov	r3, r0
 80031f2:	1c5a      	adds	r2, r3, #1
 80031f4:	f8d7 40d4 	ldr.w	r4, [r7, #212]	@ 0xd4
 80031f8:	1c63      	adds	r3, r4, #1
 80031fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80031fe:	4610      	mov	r0, r2
 8003200:	f009 fad4 	bl	800c7ac <malloc>
 8003204:	4603      	mov	r3, r0
 8003206:	461a      	mov	r2, r3
 8003208:	00a3      	lsls	r3, r4, #2
 800320a:	33d8      	adds	r3, #216	@ 0xd8
 800320c:	443b      	add	r3, r7
 800320e:	f843 2cb8 	str.w	r2, [r3, #-184]
        strcpy(values[counter - 1], marker);
 8003212:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003216:	3b01      	subs	r3, #1
 8003218:	009b      	lsls	r3, r3, #2
 800321a:	33d8      	adds	r3, #216	@ 0xd8
 800321c:	443b      	add	r3, r7
 800321e:	f853 3cb8 	ldr.w	r3, [r3, #-184]
 8003222:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8003226:	4618      	mov	r0, r3
 8003228:	f00b febb 	bl	800efa2 <strcpy>
        marker = strtok(NULL, ",");
 800322c:	49b0      	ldr	r1, [pc, #704]	@ (80034f0 <nmea_GPGGA+0x334>)
 800322e:	2000      	movs	r0, #0
 8003230:	f00b f804 	bl	800e23c <strtok>
 8003234:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    while (marker != NULL) {
 8003238:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800323c:	2b00      	cmp	r3, #0
 800323e:	d1d3      	bne.n	80031e8 <nmea_GPGGA+0x2c>
    }
    char lonSide = values[5][0];
 8003240:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003242:	781b      	ldrb	r3, [r3, #0]
 8003244:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
    char latSide = values[3][0];
 8003248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800324a:	781b      	ldrb	r3, [r3, #0]
 800324c:	f887 30b6 	strb.w	r3, [r7, #182]	@ 0xb6
    strcpy(gps_data->lastMeasure, values[1]);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	332c      	adds	r3, #44	@ 0x2c
 8003254:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003256:	4611      	mov	r1, r2
 8003258:	4618      	mov	r0, r3
 800325a:	f00b fea2 	bl	800efa2 <strcpy>
    if(latSide == 'S' || latSide == 'N'){
 800325e:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 8003262:	2b53      	cmp	r3, #83	@ 0x53
 8003264:	d004      	beq.n	8003270 <nmea_GPGGA+0xb4>
 8003266:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 800326a:	2b4e      	cmp	r3, #78	@ 0x4e
 800326c:	f040 815f 	bne.w	800352e <nmea_GPGGA+0x372>
        char lat_d[2];
        char lat_m[7];
        for (int z = 0; z < 2; z++) lat_d[z] = values[2][z];
 8003270:	2300      	movs	r3, #0
 8003272:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003276:	e010      	b.n	800329a <nmea_GPGGA+0xde>
 8003278:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800327a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800327e:	4413      	add	r3, r2
 8003280:	7819      	ldrb	r1, [r3, #0]
 8003282:	f107 021c 	add.w	r2, r7, #28
 8003286:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800328a:	4413      	add	r3, r2
 800328c:	460a      	mov	r2, r1
 800328e:	701a      	strb	r2, [r3, #0]
 8003290:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003294:	3301      	adds	r3, #1
 8003296:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800329a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800329e:	2b01      	cmp	r3, #1
 80032a0:	ddea      	ble.n	8003278 <nmea_GPGGA+0xbc>
        for (int z = 0; z < 6; z++) lat_m[z] = values[2][z + 2];
 80032a2:	2300      	movs	r3, #0
 80032a4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80032a8:	e011      	b.n	80032ce <nmea_GPGGA+0x112>
 80032aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80032ac:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80032b0:	3302      	adds	r3, #2
 80032b2:	4413      	add	r3, r2
 80032b4:	7819      	ldrb	r1, [r3, #0]
 80032b6:	f107 0214 	add.w	r2, r7, #20
 80032ba:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80032be:	4413      	add	r3, r2
 80032c0:	460a      	mov	r2, r1
 80032c2:	701a      	strb	r2, [r3, #0]
 80032c4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80032c8:	3301      	adds	r3, #1
 80032ca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80032ce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80032d2:	2b05      	cmp	r3, #5
 80032d4:	dde9      	ble.n	80032aa <nmea_GPGGA+0xee>

        int lat_deg_strtol = strtol(lat_d, NULL, 10);
 80032d6:	f107 031c 	add.w	r3, r7, #28
 80032da:	220a      	movs	r2, #10
 80032dc:	2100      	movs	r1, #0
 80032de:	4618      	mov	r0, r3
 80032e0:	f00a f9f2 	bl	800d6c8 <strtol>
 80032e4:	f8c7 00b0 	str.w	r0, [r7, #176]	@ 0xb0
        float lat_min_strtof = strtof(lat_m, NULL);
 80032e8:	f107 0314 	add.w	r3, r7, #20
 80032ec:	2100      	movs	r1, #0
 80032ee:	4618      	mov	r0, r3
 80032f0:	f00a f916 	bl	800d520 <strtof>
 80032f4:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
        double lat_deg = lat_deg_strtol + lat_min_strtof / 60;
 80032f8:	f8d7 00b0 	ldr.w	r0, [r7, #176]	@ 0xb0
 80032fc:	f7fd fd68 	bl	8000dd0 <__aeabi_i2f>
 8003300:	4604      	mov	r4, r0
 8003302:	497c      	ldr	r1, [pc, #496]	@ (80034f4 <nmea_GPGGA+0x338>)
 8003304:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 8003308:	f7fd fe6a 	bl	8000fe0 <__aeabi_fdiv>
 800330c:	4603      	mov	r3, r0
 800330e:	4619      	mov	r1, r3
 8003310:	4620      	mov	r0, r4
 8003312:	f7fd fca9 	bl	8000c68 <__addsf3>
 8003316:	4603      	mov	r3, r0
 8003318:	4618      	mov	r0, r3
 800331a:	f7fd f8ff 	bl	800051c <__aeabi_f2d>
 800331e:	4602      	mov	r2, r0
 8003320:	460b      	mov	r3, r1
 8003322:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0

        char lon_d[3];
        char lon_m[7];

        for (int z = 0; z < 3; z++) lon_d[z] = values[4][z];
 8003326:	2300      	movs	r3, #0
 8003328:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800332c:	e010      	b.n	8003350 <nmea_GPGGA+0x194>
 800332e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003330:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003334:	4413      	add	r3, r2
 8003336:	7819      	ldrb	r1, [r3, #0]
 8003338:	f107 0210 	add.w	r2, r7, #16
 800333c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003340:	4413      	add	r3, r2
 8003342:	460a      	mov	r2, r1
 8003344:	701a      	strb	r2, [r3, #0]
 8003346:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800334a:	3301      	adds	r3, #1
 800334c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003350:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003354:	2b02      	cmp	r3, #2
 8003356:	ddea      	ble.n	800332e <nmea_GPGGA+0x172>
        for (int z = 0; z < 6; z++) lon_m[z] = values[4][z + 3];
 8003358:	2300      	movs	r3, #0
 800335a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800335e:	e011      	b.n	8003384 <nmea_GPGGA+0x1c8>
 8003360:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003362:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003366:	3303      	adds	r3, #3
 8003368:	4413      	add	r3, r2
 800336a:	7819      	ldrb	r1, [r3, #0]
 800336c:	f107 0208 	add.w	r2, r7, #8
 8003370:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003374:	4413      	add	r3, r2
 8003376:	460a      	mov	r2, r1
 8003378:	701a      	strb	r2, [r3, #0]
 800337a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800337e:	3301      	adds	r3, #1
 8003380:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003384:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003388:	2b05      	cmp	r3, #5
 800338a:	dde9      	ble.n	8003360 <nmea_GPGGA+0x1a4>

        int lon_deg_strtol = strtol(lon_d, NULL, 10);
 800338c:	f107 0310 	add.w	r3, r7, #16
 8003390:	220a      	movs	r2, #10
 8003392:	2100      	movs	r1, #0
 8003394:	4618      	mov	r0, r3
 8003396:	f00a f997 	bl	800d6c8 <strtol>
 800339a:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
        float lon_min_strtof = strtof(lon_m, NULL);
 800339e:	f107 0308 	add.w	r3, r7, #8
 80033a2:	2100      	movs	r1, #0
 80033a4:	4618      	mov	r0, r3
 80033a6:	f00a f8bb 	bl	800d520 <strtof>
 80033aa:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
        double lon_deg = lon_deg_strtol + lon_min_strtof / 60;
 80033ae:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 80033b2:	f7fd fd0d 	bl	8000dd0 <__aeabi_i2f>
 80033b6:	4604      	mov	r4, r0
 80033b8:	494e      	ldr	r1, [pc, #312]	@ (80034f4 <nmea_GPGGA+0x338>)
 80033ba:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 80033be:	f7fd fe0f 	bl	8000fe0 <__aeabi_fdiv>
 80033c2:	4603      	mov	r3, r0
 80033c4:	4619      	mov	r1, r3
 80033c6:	4620      	mov	r0, r4
 80033c8:	f7fd fc4e 	bl	8000c68 <__addsf3>
 80033cc:	4603      	mov	r3, r0
 80033ce:	4618      	mov	r0, r3
 80033d0:	f7fd f8a4 	bl	800051c <__aeabi_f2d>
 80033d4:	4602      	mov	r2, r0
 80033d6:	460b      	mov	r3, r1
 80033d8:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90

        if(lat_deg!=0 && lon_deg!=0 && lat_deg<90 && lon_deg<180){
 80033dc:	f04f 0200 	mov.w	r2, #0
 80033e0:	f04f 0300 	mov.w	r3, #0
 80033e4:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 80033e8:	f7fd fb58 	bl	8000a9c <__aeabi_dcmpeq>
 80033ec:	4603      	mov	r3, r0
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d17a      	bne.n	80034e8 <nmea_GPGGA+0x32c>
 80033f2:	f04f 0200 	mov.w	r2, #0
 80033f6:	f04f 0300 	mov.w	r3, #0
 80033fa:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 80033fe:	f7fd fb4d 	bl	8000a9c <__aeabi_dcmpeq>
 8003402:	4603      	mov	r3, r0
 8003404:	2b00      	cmp	r3, #0
 8003406:	d16f      	bne.n	80034e8 <nmea_GPGGA+0x32c>
 8003408:	f04f 0200 	mov.w	r2, #0
 800340c:	4b3a      	ldr	r3, [pc, #232]	@ (80034f8 <nmea_GPGGA+0x33c>)
 800340e:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8003412:	f7fd fb4d 	bl	8000ab0 <__aeabi_dcmplt>
 8003416:	4603      	mov	r3, r0
 8003418:	2b00      	cmp	r3, #0
 800341a:	d065      	beq.n	80034e8 <nmea_GPGGA+0x32c>
 800341c:	f04f 0200 	mov.w	r2, #0
 8003420:	4b36      	ldr	r3, [pc, #216]	@ (80034fc <nmea_GPGGA+0x340>)
 8003422:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 8003426:	f7fd fb43 	bl	8000ab0 <__aeabi_dcmplt>
 800342a:	4603      	mov	r3, r0
 800342c:	2b00      	cmp	r3, #0
 800342e:	d05b      	beq.n	80034e8 <nmea_GPGGA+0x32c>
            gps_data->latitude = lat_deg;
 8003430:	6879      	ldr	r1, [r7, #4]
 8003432:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8003436:	e9c1 2300 	strd	r2, r3, [r1]
            gps_data->latSide = latSide;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	f897 20b6 	ldrb.w	r2, [r7, #182]	@ 0xb6
 8003440:	721a      	strb	r2, [r3, #8]
            gps_data->longitude = lon_deg;
 8003442:	6879      	ldr	r1, [r7, #4]
 8003444:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8003448:	e9c1 2304 	strd	r2, r3, [r1, #16]
            gps_data->lonSide = lonSide;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	f897 20b7 	ldrb.w	r2, [r7, #183]	@ 0xb7
 8003452:	761a      	strb	r2, [r3, #24]
            float altitude = strtof(values[9], NULL);
 8003454:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003456:	2100      	movs	r1, #0
 8003458:	4618      	mov	r0, r3
 800345a:	f00a f861 	bl	800d520 <strtof>
 800345e:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
            gps_data->altitude = altitude!=0 ? altitude : gps_data->altitude;
 8003462:	f04f 0100 	mov.w	r1, #0
 8003466:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800346a:	f7fd fe99 	bl	80011a0 <__aeabi_fcmpeq>
 800346e:	4603      	mov	r3, r0
 8003470:	2b00      	cmp	r3, #0
 8003472:	d002      	beq.n	800347a <nmea_GPGGA+0x2be>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	69db      	ldr	r3, [r3, #28]
 8003478:	e001      	b.n	800347e <nmea_GPGGA+0x2c2>
 800347a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800347e:	687a      	ldr	r2, [r7, #4]
 8003480:	61d3      	str	r3, [r2, #28]
            gps_data->satelliteCount = strtol(values[7], NULL, 10);
 8003482:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003484:	220a      	movs	r2, #10
 8003486:	2100      	movs	r1, #0
 8003488:	4618      	mov	r0, r3
 800348a:	f00a f91d 	bl	800d6c8 <strtol>
 800348e:	4602      	mov	r2, r0
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	625a      	str	r2, [r3, #36]	@ 0x24

            int fixQuality = strtol(values[6], NULL, 10);
 8003494:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003496:	220a      	movs	r2, #10
 8003498:	2100      	movs	r1, #0
 800349a:	4618      	mov	r0, r3
 800349c:	f00a f914 	bl	800d6c8 <strtol>
 80034a0:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
            gps_data->fix = fixQuality > 0 ? 1 : 0;
 80034a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	bfcc      	ite	gt
 80034ac:	2301      	movgt	r3, #1
 80034ae:	2300      	movle	r3, #0
 80034b0:	b2db      	uxtb	r3, r3
 80034b2:	461a      	mov	r2, r3
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	629a      	str	r2, [r3, #40]	@ 0x28

            float hdop = strtof(values[8], NULL);
 80034b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034ba:	2100      	movs	r1, #0
 80034bc:	4618      	mov	r0, r3
 80034be:	f00a f82f 	bl	800d520 <strtof>
 80034c2:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
            gps_data->hdop = hdop!=0 ? hdop : gps_data->hdop;
 80034c6:	f04f 0100 	mov.w	r1, #0
 80034ca:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 80034ce:	f7fd fe67 	bl	80011a0 <__aeabi_fcmpeq>
 80034d2:	4603      	mov	r3, r0
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d002      	beq.n	80034de <nmea_GPGGA+0x322>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6a1b      	ldr	r3, [r3, #32]
 80034dc:	e001      	b.n	80034e2 <nmea_GPGGA+0x326>
 80034de:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80034e2:	687a      	ldr	r2, [r7, #4]
 80034e4:	6213      	str	r3, [r2, #32]
        if(lat_deg!=0 && lon_deg!=0 && lat_deg<90 && lon_deg<180){
 80034e6:	e022      	b.n	800352e <nmea_GPGGA+0x372>
        }
        else {
            for(int i=0; i<counter; i++) free(values[i]);
 80034e8:	2300      	movs	r3, #0
 80034ea:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80034ee:	e016      	b.n	800351e <nmea_GPGGA+0x362>
 80034f0:	08011f18 	.word	0x08011f18
 80034f4:	42700000 	.word	0x42700000
 80034f8:	40568000 	.word	0x40568000
 80034fc:	40668000 	.word	0x40668000
 8003500:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003504:	009b      	lsls	r3, r3, #2
 8003506:	33d8      	adds	r3, #216	@ 0xd8
 8003508:	443b      	add	r3, r7
 800350a:	f853 3cb8 	ldr.w	r3, [r3, #-184]
 800350e:	4618      	mov	r0, r3
 8003510:	f009 f954 	bl	800c7bc <free>
 8003514:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003518:	3301      	adds	r3, #1
 800351a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800351e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8003522:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003526:	429a      	cmp	r2, r3
 8003528:	dbea      	blt.n	8003500 <nmea_GPGGA+0x344>
            return 0;
 800352a:	2300      	movs	r3, #0
 800352c:	e019      	b.n	8003562 <nmea_GPGGA+0x3a6>
        }

    }

    for(int i=0; i<counter; i++) free(values[i]);
 800352e:	2300      	movs	r3, #0
 8003530:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003534:	e00e      	b.n	8003554 <nmea_GPGGA+0x398>
 8003536:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800353a:	009b      	lsls	r3, r3, #2
 800353c:	33d8      	adds	r3, #216	@ 0xd8
 800353e:	443b      	add	r3, r7
 8003540:	f853 3cb8 	ldr.w	r3, [r3, #-184]
 8003544:	4618      	mov	r0, r3
 8003546:	f009 f939 	bl	800c7bc <free>
 800354a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800354e:	3301      	adds	r3, #1
 8003550:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003554:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003558:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800355c:	429a      	cmp	r2, r3
 800355e:	dbea      	blt.n	8003536 <nmea_GPGGA+0x37a>
    return 1;
 8003560:	2301      	movs	r3, #1
}
 8003562:	4618      	mov	r0, r3
 8003564:	37dc      	adds	r7, #220	@ 0xdc
 8003566:	46bd      	mov	sp, r7
 8003568:	bd90      	pop	{r4, r7, pc}
 800356a:	bf00      	nop

0800356c <nmea_GPGSA>:


int nmea_GPGSA(GPS *gps_data, char*inputString){
 800356c:	b590      	push	{r4, r7, lr}
 800356e:	b0a3      	sub	sp, #140	@ 0x8c
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
 8003574:	6039      	str	r1, [r7, #0]
    char *values[25];
    int counter = 0;
 8003576:	2300      	movs	r3, #0
 8003578:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    memset(values, 0, sizeof(values));
 800357c:	f107 030c 	add.w	r3, r7, #12
 8003580:	2264      	movs	r2, #100	@ 0x64
 8003582:	2100      	movs	r1, #0
 8003584:	4618      	mov	r0, r3
 8003586:	f00a fe1e 	bl	800e1c6 <memset>
    char *marker = strtok(inputString, ",");
 800358a:	493b      	ldr	r1, [pc, #236]	@ (8003678 <nmea_GPGSA+0x10c>)
 800358c:	6838      	ldr	r0, [r7, #0]
 800358e:	f00a fe55 	bl	800e23c <strtok>
 8003592:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    while (marker != NULL) {
 8003596:	e027      	b.n	80035e8 <nmea_GPGSA+0x7c>
        values[counter++] = malloc(strlen(marker) + 1); //free later!!!!!!
 8003598:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800359c:	f7fc fe52 	bl	8000244 <strlen>
 80035a0:	4603      	mov	r3, r0
 80035a2:	1c5a      	adds	r2, r3, #1
 80035a4:	f8d7 4084 	ldr.w	r4, [r7, #132]	@ 0x84
 80035a8:	1c63      	adds	r3, r4, #1
 80035aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80035ae:	4610      	mov	r0, r2
 80035b0:	f009 f8fc 	bl	800c7ac <malloc>
 80035b4:	4603      	mov	r3, r0
 80035b6:	461a      	mov	r2, r3
 80035b8:	00a3      	lsls	r3, r4, #2
 80035ba:	3388      	adds	r3, #136	@ 0x88
 80035bc:	443b      	add	r3, r7
 80035be:	f843 2c7c 	str.w	r2, [r3, #-124]
        strcpy(values[counter - 1], marker);
 80035c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80035c6:	3b01      	subs	r3, #1
 80035c8:	009b      	lsls	r3, r3, #2
 80035ca:	3388      	adds	r3, #136	@ 0x88
 80035cc:	443b      	add	r3, r7
 80035ce:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 80035d2:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 80035d6:	4618      	mov	r0, r3
 80035d8:	f00b fce3 	bl	800efa2 <strcpy>
        marker = strtok(NULL, ",");
 80035dc:	4926      	ldr	r1, [pc, #152]	@ (8003678 <nmea_GPGSA+0x10c>)
 80035de:	2000      	movs	r0, #0
 80035e0:	f00a fe2c 	bl	800e23c <strtok>
 80035e4:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    while (marker != NULL) {
 80035e8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d1d3      	bne.n	8003598 <nmea_GPGSA+0x2c>
    }
    int fix = strtol(values[2], NULL, 10);
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	220a      	movs	r2, #10
 80035f4:	2100      	movs	r1, #0
 80035f6:	4618      	mov	r0, r3
 80035f8:	f00a f866 	bl	800d6c8 <strtol>
 80035fc:	6738      	str	r0, [r7, #112]	@ 0x70
    gps_data->fix = fix > 1 ? 1 : 0;
 80035fe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003600:	2b01      	cmp	r3, #1
 8003602:	bfcc      	ite	gt
 8003604:	2301      	movgt	r3, #1
 8003606:	2300      	movle	r3, #0
 8003608:	b2db      	uxtb	r3, r3
 800360a:	461a      	mov	r2, r3
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	629a      	str	r2, [r3, #40]	@ 0x28
    int satelliteCount = 0;
 8003610:	2300      	movs	r3, #0
 8003612:	67fb      	str	r3, [r7, #124]	@ 0x7c
    for(int i=3; i<15; i++){
 8003614:	2303      	movs	r3, #3
 8003616:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003618:	e00e      	b.n	8003638 <nmea_GPGSA+0xcc>
        if(values[i][0] != '\0'){
 800361a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800361c:	009b      	lsls	r3, r3, #2
 800361e:	3388      	adds	r3, #136	@ 0x88
 8003620:	443b      	add	r3, r7
 8003622:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 8003626:	781b      	ldrb	r3, [r3, #0]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d002      	beq.n	8003632 <nmea_GPGSA+0xc6>
            satelliteCount++;
 800362c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800362e:	3301      	adds	r3, #1
 8003630:	67fb      	str	r3, [r7, #124]	@ 0x7c
    for(int i=3; i<15; i++){
 8003632:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003634:	3301      	adds	r3, #1
 8003636:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003638:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800363a:	2b0e      	cmp	r3, #14
 800363c:	dded      	ble.n	800361a <nmea_GPGSA+0xae>
        }
    }
    gps_data->satelliteCount = satelliteCount;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003642:	625a      	str	r2, [r3, #36]	@ 0x24
    for(int i=0; i<counter; i++) free(values[i]);
 8003644:	2300      	movs	r3, #0
 8003646:	677b      	str	r3, [r7, #116]	@ 0x74
 8003648:	e00b      	b.n	8003662 <nmea_GPGSA+0xf6>
 800364a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800364c:	009b      	lsls	r3, r3, #2
 800364e:	3388      	adds	r3, #136	@ 0x88
 8003650:	443b      	add	r3, r7
 8003652:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 8003656:	4618      	mov	r0, r3
 8003658:	f009 f8b0 	bl	800c7bc <free>
 800365c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800365e:	3301      	adds	r3, #1
 8003660:	677b      	str	r3, [r7, #116]	@ 0x74
 8003662:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003664:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003668:	429a      	cmp	r2, r3
 800366a:	dbee      	blt.n	800364a <nmea_GPGSA+0xde>
    return 1;
 800366c:	2301      	movs	r3, #1
}
 800366e:	4618      	mov	r0, r3
 8003670:	378c      	adds	r7, #140	@ 0x8c
 8003672:	46bd      	mov	sp, r7
 8003674:	bd90      	pop	{r4, r7, pc}
 8003676:	bf00      	nop
 8003678:	08011f18 	.word	0x08011f18

0800367c <nmea_GPGLL>:



int nmea_GPGLL(GPS *gps_data, char*inputString) {
 800367c:	b590      	push	{r4, r7, lr}
 800367e:	b0b7      	sub	sp, #220	@ 0xdc
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
 8003684:	6039      	str	r1, [r7, #0]

    char *values[25];
    int counter = 0;
 8003686:	2300      	movs	r3, #0
 8003688:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    memset(values, 0, sizeof(values));
 800368c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003690:	2264      	movs	r2, #100	@ 0x64
 8003692:	2100      	movs	r1, #0
 8003694:	4618      	mov	r0, r3
 8003696:	f00a fd96 	bl	800e1c6 <memset>
    char *marker = strtok(inputString, ",");
 800369a:	49b0      	ldr	r1, [pc, #704]	@ (800395c <nmea_GPGLL+0x2e0>)
 800369c:	6838      	ldr	r0, [r7, #0]
 800369e:	f00a fdcd 	bl	800e23c <strtok>
 80036a2:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    while (marker != NULL) {
 80036a6:	e027      	b.n	80036f8 <nmea_GPGLL+0x7c>
        values[counter++] = malloc(strlen(marker) + 1); //free later!!!!!!
 80036a8:	f8d7 00d0 	ldr.w	r0, [r7, #208]	@ 0xd0
 80036ac:	f7fc fdca 	bl	8000244 <strlen>
 80036b0:	4603      	mov	r3, r0
 80036b2:	1c5a      	adds	r2, r3, #1
 80036b4:	f8d7 40d4 	ldr.w	r4, [r7, #212]	@ 0xd4
 80036b8:	1c63      	adds	r3, r4, #1
 80036ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80036be:	4610      	mov	r0, r2
 80036c0:	f009 f874 	bl	800c7ac <malloc>
 80036c4:	4603      	mov	r3, r0
 80036c6:	461a      	mov	r2, r3
 80036c8:	00a3      	lsls	r3, r4, #2
 80036ca:	33d8      	adds	r3, #216	@ 0xd8
 80036cc:	443b      	add	r3, r7
 80036ce:	f843 2cb4 	str.w	r2, [r3, #-180]
        strcpy(values[counter - 1], marker);
 80036d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80036d6:	3b01      	subs	r3, #1
 80036d8:	009b      	lsls	r3, r3, #2
 80036da:	33d8      	adds	r3, #216	@ 0xd8
 80036dc:	443b      	add	r3, r7
 80036de:	f853 3cb4 	ldr.w	r3, [r3, #-180]
 80036e2:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80036e6:	4618      	mov	r0, r3
 80036e8:	f00b fc5b 	bl	800efa2 <strcpy>
        marker = strtok(NULL, ",");
 80036ec:	499b      	ldr	r1, [pc, #620]	@ (800395c <nmea_GPGLL+0x2e0>)
 80036ee:	2000      	movs	r0, #0
 80036f0:	f00a fda4 	bl	800e23c <strtok>
 80036f4:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    while (marker != NULL) {
 80036f8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d1d3      	bne.n	80036a8 <nmea_GPGLL+0x2c>
    }
    char latSide = values[2][0];
 8003700:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003702:	781b      	ldrb	r3, [r3, #0]
 8003704:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
    if (latSide == 'S' || latSide == 'N') { //check if data is sorta intact
 8003708:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 800370c:	2b53      	cmp	r3, #83	@ 0x53
 800370e:	d004      	beq.n	800371a <nmea_GPGLL+0x9e>
 8003710:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 8003714:	2b4e      	cmp	r3, #78	@ 0x4e
 8003716:	f040 811c 	bne.w	8003952 <nmea_GPGLL+0x2d6>
        char lat_d[2];
        char lat_m[7];
        for (int z = 0; z < 2; z++) lat_d[z] = values[1][z];
 800371a:	2300      	movs	r3, #0
 800371c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003720:	e010      	b.n	8003744 <nmea_GPGLL+0xc8>
 8003722:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003724:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003728:	4413      	add	r3, r2
 800372a:	7819      	ldrb	r1, [r3, #0]
 800372c:	f107 0220 	add.w	r2, r7, #32
 8003730:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003734:	4413      	add	r3, r2
 8003736:	460a      	mov	r2, r1
 8003738:	701a      	strb	r2, [r3, #0]
 800373a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800373e:	3301      	adds	r3, #1
 8003740:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003744:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003748:	2b01      	cmp	r3, #1
 800374a:	ddea      	ble.n	8003722 <nmea_GPGLL+0xa6>
        for (int z = 0; z < 6; z++) lat_m[z] = values[1][z + 2];
 800374c:	2300      	movs	r3, #0
 800374e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003752:	e011      	b.n	8003778 <nmea_GPGLL+0xfc>
 8003754:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003756:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800375a:	3302      	adds	r3, #2
 800375c:	4413      	add	r3, r2
 800375e:	7819      	ldrb	r1, [r3, #0]
 8003760:	f107 0218 	add.w	r2, r7, #24
 8003764:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003768:	4413      	add	r3, r2
 800376a:	460a      	mov	r2, r1
 800376c:	701a      	strb	r2, [r3, #0]
 800376e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003772:	3301      	adds	r3, #1
 8003774:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003778:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800377c:	2b05      	cmp	r3, #5
 800377e:	dde9      	ble.n	8003754 <nmea_GPGLL+0xd8>

        int lat_deg_strtol = strtol(lat_d, NULL, 10);
 8003780:	f107 0320 	add.w	r3, r7, #32
 8003784:	220a      	movs	r2, #10
 8003786:	2100      	movs	r1, #0
 8003788:	4618      	mov	r0, r3
 800378a:	f009 ff9d 	bl	800d6c8 <strtol>
 800378e:	f8c7 00b0 	str.w	r0, [r7, #176]	@ 0xb0
        float lat_min_strtof = strtof(lat_m, NULL);
 8003792:	f107 0318 	add.w	r3, r7, #24
 8003796:	2100      	movs	r1, #0
 8003798:	4618      	mov	r0, r3
 800379a:	f009 fec1 	bl	800d520 <strtof>
 800379e:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
        double lat_deg = lat_deg_strtol + lat_min_strtof / 60;
 80037a2:	f8d7 00b0 	ldr.w	r0, [r7, #176]	@ 0xb0
 80037a6:	f7fd fb13 	bl	8000dd0 <__aeabi_i2f>
 80037aa:	4604      	mov	r4, r0
 80037ac:	496c      	ldr	r1, [pc, #432]	@ (8003960 <nmea_GPGLL+0x2e4>)
 80037ae:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 80037b2:	f7fd fc15 	bl	8000fe0 <__aeabi_fdiv>
 80037b6:	4603      	mov	r3, r0
 80037b8:	4619      	mov	r1, r3
 80037ba:	4620      	mov	r0, r4
 80037bc:	f7fd fa54 	bl	8000c68 <__addsf3>
 80037c0:	4603      	mov	r3, r0
 80037c2:	4618      	mov	r0, r3
 80037c4:	f7fc feaa 	bl	800051c <__aeabi_f2d>
 80037c8:	4602      	mov	r2, r0
 80037ca:	460b      	mov	r3, r1
 80037cc:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0

        char lon_d[3];
        char lon_m[7];
        char lonSide = values[4][0];
 80037d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037d2:	781b      	ldrb	r3, [r3, #0]
 80037d4:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
        for (int z = 0; z < 3; z++) lon_d[z] = values[3][z];
 80037d8:	2300      	movs	r3, #0
 80037da:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80037de:	e010      	b.n	8003802 <nmea_GPGLL+0x186>
 80037e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80037e2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80037e6:	4413      	add	r3, r2
 80037e8:	7819      	ldrb	r1, [r3, #0]
 80037ea:	f107 0214 	add.w	r2, r7, #20
 80037ee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80037f2:	4413      	add	r3, r2
 80037f4:	460a      	mov	r2, r1
 80037f6:	701a      	strb	r2, [r3, #0]
 80037f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80037fc:	3301      	adds	r3, #1
 80037fe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003802:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003806:	2b02      	cmp	r3, #2
 8003808:	ddea      	ble.n	80037e0 <nmea_GPGLL+0x164>
        for (int z = 0; z < 6; z++) lon_m[z] = values[3][z + 3];
 800380a:	2300      	movs	r3, #0
 800380c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003810:	e011      	b.n	8003836 <nmea_GPGLL+0x1ba>
 8003812:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003814:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003818:	3303      	adds	r3, #3
 800381a:	4413      	add	r3, r2
 800381c:	7819      	ldrb	r1, [r3, #0]
 800381e:	f107 020c 	add.w	r2, r7, #12
 8003822:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003826:	4413      	add	r3, r2
 8003828:	460a      	mov	r2, r1
 800382a:	701a      	strb	r2, [r3, #0]
 800382c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003830:	3301      	adds	r3, #1
 8003832:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003836:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800383a:	2b05      	cmp	r3, #5
 800383c:	dde9      	ble.n	8003812 <nmea_GPGLL+0x196>

        int lon_deg_strtol = strtol(lon_d, NULL, 10);
 800383e:	f107 0314 	add.w	r3, r7, #20
 8003842:	220a      	movs	r2, #10
 8003844:	2100      	movs	r1, #0
 8003846:	4618      	mov	r0, r3
 8003848:	f009 ff3e 	bl	800d6c8 <strtol>
 800384c:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
        float lon_min_strtof = strtof(lon_m, NULL);
 8003850:	f107 030c 	add.w	r3, r7, #12
 8003854:	2100      	movs	r1, #0
 8003856:	4618      	mov	r0, r3
 8003858:	f009 fe62 	bl	800d520 <strtof>
 800385c:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
        double lon_deg = lon_deg_strtol + lon_min_strtof / 60;
 8003860:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003864:	f7fd fab4 	bl	8000dd0 <__aeabi_i2f>
 8003868:	4604      	mov	r4, r0
 800386a:	493d      	ldr	r1, [pc, #244]	@ (8003960 <nmea_GPGLL+0x2e4>)
 800386c:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8003870:	f7fd fbb6 	bl	8000fe0 <__aeabi_fdiv>
 8003874:	4603      	mov	r3, r0
 8003876:	4619      	mov	r1, r3
 8003878:	4620      	mov	r0, r4
 800387a:	f7fd f9f5 	bl	8000c68 <__addsf3>
 800387e:	4603      	mov	r3, r0
 8003880:	4618      	mov	r0, r3
 8003882:	f7fc fe4b 	bl	800051c <__aeabi_f2d>
 8003886:	4602      	mov	r2, r0
 8003888:	460b      	mov	r3, r1
 800388a:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
        //confirm that we aren't on null island
        if(lon_deg_strtol == 0 || lon_min_strtof == 0 || lat_deg_strtol == 0 || lat_min_strtof == 0) {
 800388e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003892:	2b00      	cmp	r3, #0
 8003894:	d015      	beq.n	80038c2 <nmea_GPGLL+0x246>
 8003896:	f04f 0100 	mov.w	r1, #0
 800389a:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 800389e:	f7fd fc7f 	bl	80011a0 <__aeabi_fcmpeq>
 80038a2:	4603      	mov	r3, r0
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d10c      	bne.n	80038c2 <nmea_GPGLL+0x246>
 80038a8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d008      	beq.n	80038c2 <nmea_GPGLL+0x246>
 80038b0:	f04f 0100 	mov.w	r1, #0
 80038b4:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 80038b8:	f7fd fc72 	bl	80011a0 <__aeabi_fcmpeq>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d01a      	beq.n	80038f8 <nmea_GPGLL+0x27c>
            for(int i = 0; i<counter; i++) free(values[i]);
 80038c2:	2300      	movs	r3, #0
 80038c4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80038c8:	e00e      	b.n	80038e8 <nmea_GPGLL+0x26c>
 80038ca:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80038ce:	009b      	lsls	r3, r3, #2
 80038d0:	33d8      	adds	r3, #216	@ 0xd8
 80038d2:	443b      	add	r3, r7
 80038d4:	f853 3cb4 	ldr.w	r3, [r3, #-180]
 80038d8:	4618      	mov	r0, r3
 80038da:	f008 ff6f 	bl	800c7bc <free>
 80038de:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80038e2:	3301      	adds	r3, #1
 80038e4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80038e8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80038ec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80038f0:	429a      	cmp	r2, r3
 80038f2:	dbea      	blt.n	80038ca <nmea_GPGLL+0x24e>
            return 0;
 80038f4:	2300      	movs	r3, #0
 80038f6:	e02d      	b.n	8003954 <nmea_GPGLL+0x2d8>
        }
        else{
            gps_data->latitude = lat_deg;
 80038f8:	6879      	ldr	r1, [r7, #4]
 80038fa:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 80038fe:	e9c1 2300 	strd	r2, r3, [r1]
            gps_data->longitude = lon_deg;
 8003902:	6879      	ldr	r1, [r7, #4]
 8003904:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003908:	e9c1 2304 	strd	r2, r3, [r1, #16]
            gps_data->latSide = latSide;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	f897 20b7 	ldrb.w	r2, [r7, #183]	@ 0xb7
 8003912:	721a      	strb	r2, [r3, #8]
            gps_data->lonSide = lonSide;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 800391a:	761a      	strb	r2, [r3, #24]
            for(int i = 0; i<counter; i++) free(values[i]);
 800391c:	2300      	movs	r3, #0
 800391e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003922:	e00e      	b.n	8003942 <nmea_GPGLL+0x2c6>
 8003924:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003928:	009b      	lsls	r3, r3, #2
 800392a:	33d8      	adds	r3, #216	@ 0xd8
 800392c:	443b      	add	r3, r7
 800392e:	f853 3cb4 	ldr.w	r3, [r3, #-180]
 8003932:	4618      	mov	r0, r3
 8003934:	f008 ff42 	bl	800c7bc <free>
 8003938:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800393c:	3301      	adds	r3, #1
 800393e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003942:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003946:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800394a:	429a      	cmp	r2, r3
 800394c:	dbea      	blt.n	8003924 <nmea_GPGLL+0x2a8>
            return 1;
 800394e:	2301      	movs	r3, #1
 8003950:	e000      	b.n	8003954 <nmea_GPGLL+0x2d8>
        }
    }
    else return 0;
 8003952:	2300      	movs	r3, #0
}
 8003954:	4618      	mov	r0, r3
 8003956:	37dc      	adds	r7, #220	@ 0xdc
 8003958:	46bd      	mov	sp, r7
 800395a:	bd90      	pop	{r4, r7, pc}
 800395c:	08011f18 	.word	0x08011f18
 8003960:	42700000 	.word	0x42700000

08003964 <nmea_GPRMC>:


int nmea_GPRMC(GPS *gps_data, char* inputString) {
 8003964:	b580      	push	{r7, lr}
 8003966:	b0a0      	sub	sp, #128	@ 0x80
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
 800396c:	6039      	str	r1, [r7, #0]

    char *values[25];
    int counter = 0;
 800396e:	2300      	movs	r3, #0
 8003970:	67fb      	str	r3, [r7, #124]	@ 0x7c
    memset(values, 0, sizeof(values));
 8003972:	f107 0308 	add.w	r3, r7, #8
 8003976:	2264      	movs	r2, #100	@ 0x64
 8003978:	2100      	movs	r1, #0
 800397a:	4618      	mov	r0, r3
 800397c:	f00a fc23 	bl	800e1c6 <memset>
    char *start = inputString;
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	67bb      	str	r3, [r7, #120]	@ 0x78
    char *end;

    // Loop until the end of the string is reached.
    while (start != NULL && *start != '\0') {
 8003984:	e058      	b.n	8003a38 <nmea_GPRMC+0xd4>
        end = strchr(start, ',');
 8003986:	212c      	movs	r1, #44	@ 0x2c
 8003988:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 800398a:	f00a fc24 	bl	800e1d6 <strchr>
 800398e:	6778      	str	r0, [r7, #116]	@ 0x74
        if (end == NULL) {
 8003990:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003992:	2b00      	cmp	r3, #0
 8003994:	d106      	bne.n	80039a4 <nmea_GPRMC+0x40>
            // Last token reached.
            end = start + strlen(start);
 8003996:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8003998:	f7fc fc54 	bl	8000244 <strlen>
 800399c:	4602      	mov	r2, r0
 800399e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80039a0:	4413      	add	r3, r2
 80039a2:	677b      	str	r3, [r7, #116]	@ 0x74
        }

        if (end == start) {
 80039a4:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80039a6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80039a8:	429a      	cmp	r2, r3
 80039aa:	d113      	bne.n	80039d4 <nmea_GPRMC+0x70>
            // Empty field found.
            values[counter] = malloc(1); // Allocate space for a single character
 80039ac:	2001      	movs	r0, #1
 80039ae:	f008 fefd 	bl	800c7ac <malloc>
 80039b2:	4603      	mov	r3, r0
 80039b4:	461a      	mov	r2, r3
 80039b6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80039b8:	009b      	lsls	r3, r3, #2
 80039ba:	3380      	adds	r3, #128	@ 0x80
 80039bc:	443b      	add	r3, r7
 80039be:	f843 2c78 	str.w	r2, [r3, #-120]
            values[counter][0] = '\0';   // Set it to the empty string
 80039c2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	3380      	adds	r3, #128	@ 0x80
 80039c8:	443b      	add	r3, r7
 80039ca:	f853 3c78 	ldr.w	r3, [r3, #-120]
 80039ce:	2200      	movs	r2, #0
 80039d0:	701a      	strb	r2, [r3, #0]
 80039d2:	e027      	b.n	8003a24 <nmea_GPRMC+0xc0>
        } else {
            // Non-empty field found.
            values[counter] = malloc(end - start + 1); // Allocate space for the token
 80039d4:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80039d6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80039d8:	1ad3      	subs	r3, r2, r3
 80039da:	3301      	adds	r3, #1
 80039dc:	4618      	mov	r0, r3
 80039de:	f008 fee5 	bl	800c7ac <malloc>
 80039e2:	4603      	mov	r3, r0
 80039e4:	461a      	mov	r2, r3
 80039e6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80039e8:	009b      	lsls	r3, r3, #2
 80039ea:	3380      	adds	r3, #128	@ 0x80
 80039ec:	443b      	add	r3, r7
 80039ee:	f843 2c78 	str.w	r2, [r3, #-120]
            strncpy(values[counter], start, end - start); // Copy the token
 80039f2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80039f4:	009b      	lsls	r3, r3, #2
 80039f6:	3380      	adds	r3, #128	@ 0x80
 80039f8:	443b      	add	r3, r7
 80039fa:	f853 0c78 	ldr.w	r0, [r3, #-120]
 80039fe:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003a00:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003a02:	1ad3      	subs	r3, r2, r3
 8003a04:	461a      	mov	r2, r3
 8003a06:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8003a08:	f00a fc04 	bl	800e214 <strncpy>
            values[counter][end - start] = '\0'; // Null-terminate it
 8003a0c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	3380      	adds	r3, #128	@ 0x80
 8003a12:	443b      	add	r3, r7
 8003a14:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8003a18:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8003a1a:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8003a1c:	1a8a      	subs	r2, r1, r2
 8003a1e:	4413      	add	r3, r2
 8003a20:	2200      	movs	r2, #0
 8003a22:	701a      	strb	r2, [r3, #0]
        }

        counter++;
 8003a24:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003a26:	3301      	adds	r3, #1
 8003a28:	67fb      	str	r3, [r7, #124]	@ 0x7c
        if (*end == '\0') {
 8003a2a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a2c:	781b      	ldrb	r3, [r3, #0]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d00a      	beq.n	8003a48 <nmea_GPRMC+0xe4>
            // End of the string reached.
            break;
        }
        start = end + 1; // Move to the start of the next token.
 8003a32:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a34:	3301      	adds	r3, #1
 8003a36:	67bb      	str	r3, [r7, #120]	@ 0x78
    while (start != NULL && *start != '\0') {
 8003a38:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d005      	beq.n	8003a4a <nmea_GPRMC+0xe6>
 8003a3e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003a40:	781b      	ldrb	r3, [r3, #0]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d19f      	bne.n	8003986 <nmea_GPRMC+0x22>
 8003a46:	e000      	b.n	8003a4a <nmea_GPRMC+0xe6>
            break;
 8003a48:	bf00      	nop
    }

    // ... (Rest of your code for checking and handling the date and freeing memory)

    // Make sure to check if the date was successfully extracted
    if (counter > 9 && strlen(values[9]) == 6) {
 8003a4a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003a4c:	2b09      	cmp	r3, #9
 8003a4e:	dd2a      	ble.n	8003aa6 <nmea_GPRMC+0x142>
 8003a50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a52:	4618      	mov	r0, r3
 8003a54:	f7fc fbf6 	bl	8000244 <strlen>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	2b06      	cmp	r3, #6
 8003a5c:	d123      	bne.n	8003aa6 <nmea_GPRMC+0x142>
        strncpy(gps_data->date, values[9], 6);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	3336      	adds	r3, #54	@ 0x36
 8003a62:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003a64:	2206      	movs	r2, #6
 8003a66:	4618      	mov	r0, r3
 8003a68:	f00a fbd4 	bl	800e214 <strncpy>
        gps_data->date[6] = '\0';
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        // Free allocated memory
        for (int i = 0; i < counter; i++) free(values[i]);
 8003a74:	2300      	movs	r3, #0
 8003a76:	673b      	str	r3, [r7, #112]	@ 0x70
 8003a78:	e00b      	b.n	8003a92 <nmea_GPRMC+0x12e>
 8003a7a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003a7c:	009b      	lsls	r3, r3, #2
 8003a7e:	3380      	adds	r3, #128	@ 0x80
 8003a80:	443b      	add	r3, r7
 8003a82:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8003a86:	4618      	mov	r0, r3
 8003a88:	f008 fe98 	bl	800c7bc <free>
 8003a8c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003a8e:	3301      	adds	r3, #1
 8003a90:	673b      	str	r3, [r7, #112]	@ 0x70
 8003a92:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8003a94:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003a96:	429a      	cmp	r2, r3
 8003a98:	dbef      	blt.n	8003a7a <nmea_GPRMC+0x116>
        gps_data->RMC_Flag = 1;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2201      	movs	r2, #1
 8003a9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        return 1; // Success
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e013      	b.n	8003ace <nmea_GPRMC+0x16a>
    } else {
        // Free allocated memory before returning
        for (int i = 0; i < counter; i++) free(values[i]);
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003aaa:	e00b      	b.n	8003ac4 <nmea_GPRMC+0x160>
 8003aac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003aae:	009b      	lsls	r3, r3, #2
 8003ab0:	3380      	adds	r3, #128	@ 0x80
 8003ab2:	443b      	add	r3, r7
 8003ab4:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f008 fe7f 	bl	800c7bc <free>
 8003abe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ac0:	3301      	adds	r3, #1
 8003ac2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003ac4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003ac6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	dbef      	blt.n	8003aac <nmea_GPRMC+0x148>
        return 0; // Failure
 8003acc:	2300      	movs	r3, #0
    }
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3780      	adds	r7, #128	@ 0x80
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}
	...

08003ad8 <nmea_parse>:



void nmea_parse(GPS *gps_data, uint8_t *buffer){
 8003ad8:	b590      	push	{r4, r7, lr}
 8003ada:	b087      	sub	sp, #28
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	6039      	str	r1, [r7, #0]
    memset(data, 0, sizeof(data));
 8003ae2:	223c      	movs	r2, #60	@ 0x3c
 8003ae4:	2100      	movs	r1, #0
 8003ae6:	485e      	ldr	r0, [pc, #376]	@ (8003c60 <nmea_parse+0x188>)
 8003ae8:	f00a fb6d 	bl	800e1c6 <memset>
    char * token = strtok(buffer, "$"); // TODO: Check if buffer can be casted to a char * for strtok argument
 8003aec:	495d      	ldr	r1, [pc, #372]	@ (8003c64 <nmea_parse+0x18c>)
 8003aee:	6838      	ldr	r0, [r7, #0]
 8003af0:	f00a fba4 	bl	800e23c <strtok>
 8003af4:	6178      	str	r0, [r7, #20]
    int cnt = 0;
 8003af6:	2300      	movs	r3, #0
 8003af8:	613b      	str	r3, [r7, #16]
    while(token !=NULL){
 8003afa:	e01d      	b.n	8003b38 <nmea_parse+0x60>
        data[cnt++] = malloc(strlen(token)+1); //free later!!!!!
 8003afc:	6978      	ldr	r0, [r7, #20]
 8003afe:	f7fc fba1 	bl	8000244 <strlen>
 8003b02:	4603      	mov	r3, r0
 8003b04:	1c5a      	adds	r2, r3, #1
 8003b06:	693c      	ldr	r4, [r7, #16]
 8003b08:	1c63      	adds	r3, r4, #1
 8003b0a:	613b      	str	r3, [r7, #16]
 8003b0c:	4610      	mov	r0, r2
 8003b0e:	f008 fe4d 	bl	800c7ac <malloc>
 8003b12:	4603      	mov	r3, r0
 8003b14:	461a      	mov	r2, r3
 8003b16:	4b52      	ldr	r3, [pc, #328]	@ (8003c60 <nmea_parse+0x188>)
 8003b18:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
        strcpy(data[cnt-1], token);
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	3b01      	subs	r3, #1
 8003b20:	4a4f      	ldr	r2, [pc, #316]	@ (8003c60 <nmea_parse+0x188>)
 8003b22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b26:	6979      	ldr	r1, [r7, #20]
 8003b28:	4618      	mov	r0, r3
 8003b2a:	f00b fa3a 	bl	800efa2 <strcpy>
        token = strtok(NULL, "$");
 8003b2e:	494d      	ldr	r1, [pc, #308]	@ (8003c64 <nmea_parse+0x18c>)
 8003b30:	2000      	movs	r0, #0
 8003b32:	f00a fb83 	bl	800e23c <strtok>
 8003b36:	6178      	str	r0, [r7, #20]
    while(token !=NULL){
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d1de      	bne.n	8003afc <nmea_parse+0x24>
    }
    for(int i = 0; i<cnt; i++){
 8003b3e:	2300      	movs	r3, #0
 8003b40:	60fb      	str	r3, [r7, #12]
 8003b42:	e072      	b.n	8003c2a <nmea_parse+0x152>
       if(strstr(data[i], "\r\n")!=NULL){
 8003b44:	4a46      	ldr	r2, [pc, #280]	@ (8003c60 <nmea_parse+0x188>)
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b4c:	4946      	ldr	r1, [pc, #280]	@ (8003c68 <nmea_parse+0x190>)
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f00a fbd0 	bl	800e2f4 <strstr>
 8003b54:	4603      	mov	r3, r0
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d064      	beq.n	8003c24 <nmea_parse+0x14c>
           if(strstr(data[i], "GPGLL")!=NULL){
 8003b5a:	4a41      	ldr	r2, [pc, #260]	@ (8003c60 <nmea_parse+0x188>)
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b62:	4942      	ldr	r1, [pc, #264]	@ (8003c6c <nmea_parse+0x194>)
 8003b64:	4618      	mov	r0, r3
 8003b66:	f00a fbc5 	bl	800e2f4 <strstr>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d008      	beq.n	8003b82 <nmea_parse+0xaa>
               nmea_GPGLL(gps_data, data[i]);
 8003b70:	4a3b      	ldr	r2, [pc, #236]	@ (8003c60 <nmea_parse+0x188>)
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b78:	4619      	mov	r1, r3
 8003b7a:	6878      	ldr	r0, [r7, #4]
 8003b7c:	f7ff fd7e 	bl	800367c <nmea_GPGLL>
 8003b80:	e050      	b.n	8003c24 <nmea_parse+0x14c>
           }
           else if(strstr(data[i], "GPGSA")!=NULL){
 8003b82:	4a37      	ldr	r2, [pc, #220]	@ (8003c60 <nmea_parse+0x188>)
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b8a:	4939      	ldr	r1, [pc, #228]	@ (8003c70 <nmea_parse+0x198>)
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f00a fbb1 	bl	800e2f4 <strstr>
 8003b92:	4603      	mov	r3, r0
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d008      	beq.n	8003baa <nmea_parse+0xd2>
               nmea_GPGSA(gps_data, data[i]);
 8003b98:	4a31      	ldr	r2, [pc, #196]	@ (8003c60 <nmea_parse+0x188>)
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ba0:	4619      	mov	r1, r3
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	f7ff fce2 	bl	800356c <nmea_GPGSA>
 8003ba8:	e03c      	b.n	8003c24 <nmea_parse+0x14c>
           }
           else if(strstr(data[i], "GNGGA") != NULL || (strstr(data[i], "GPGGA"))!=NULL){
 8003baa:	4a2d      	ldr	r2, [pc, #180]	@ (8003c60 <nmea_parse+0x188>)
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bb2:	4930      	ldr	r1, [pc, #192]	@ (8003c74 <nmea_parse+0x19c>)
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f00a fb9d 	bl	800e2f4 <strstr>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d10a      	bne.n	8003bd6 <nmea_parse+0xfe>
 8003bc0:	4a27      	ldr	r2, [pc, #156]	@ (8003c60 <nmea_parse+0x188>)
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bc8:	492b      	ldr	r1, [pc, #172]	@ (8003c78 <nmea_parse+0x1a0>)
 8003bca:	4618      	mov	r0, r3
 8003bcc:	f00a fb92 	bl	800e2f4 <strstr>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d008      	beq.n	8003be8 <nmea_parse+0x110>
               nmea_GPGGA(gps_data, data[i]);
 8003bd6:	4a22      	ldr	r2, [pc, #136]	@ (8003c60 <nmea_parse+0x188>)
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bde:	4619      	mov	r1, r3
 8003be0:	6878      	ldr	r0, [r7, #4]
 8003be2:	f7ff faeb 	bl	80031bc <nmea_GPGGA>
 8003be6:	e01d      	b.n	8003c24 <nmea_parse+0x14c>
           }
           else if(strstr(data[i], "GNRMC") != NULL || (strstr(data[i], "GPRMC"))!=NULL){
 8003be8:	4a1d      	ldr	r2, [pc, #116]	@ (8003c60 <nmea_parse+0x188>)
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bf0:	4922      	ldr	r1, [pc, #136]	@ (8003c7c <nmea_parse+0x1a4>)
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f00a fb7e 	bl	800e2f4 <strstr>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d10a      	bne.n	8003c14 <nmea_parse+0x13c>
 8003bfe:	4a18      	ldr	r2, [pc, #96]	@ (8003c60 <nmea_parse+0x188>)
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c06:	491e      	ldr	r1, [pc, #120]	@ (8003c80 <nmea_parse+0x1a8>)
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f00a fb73 	bl	800e2f4 <strstr>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d007      	beq.n	8003c24 <nmea_parse+0x14c>
	       nmea_GPRMC(gps_data, data[i]);
 8003c14:	4a12      	ldr	r2, [pc, #72]	@ (8003c60 <nmea_parse+0x188>)
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c1c:	4619      	mov	r1, r3
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f7ff fea0 	bl	8003964 <nmea_GPRMC>
    for(int i = 0; i<cnt; i++){
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	3301      	adds	r3, #1
 8003c28:	60fb      	str	r3, [r7, #12]
 8003c2a:	68fa      	ldr	r2, [r7, #12]
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	db88      	blt.n	8003b44 <nmea_parse+0x6c>
	   }
       }

    }
    for(int i = 0; i<cnt; i++) free(data[i]);
 8003c32:	2300      	movs	r3, #0
 8003c34:	60bb      	str	r3, [r7, #8]
 8003c36:	e009      	b.n	8003c4c <nmea_parse+0x174>
 8003c38:	4a09      	ldr	r2, [pc, #36]	@ (8003c60 <nmea_parse+0x188>)
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c40:	4618      	mov	r0, r3
 8003c42:	f008 fdbb 	bl	800c7bc <free>
 8003c46:	68bb      	ldr	r3, [r7, #8]
 8003c48:	3301      	adds	r3, #1
 8003c4a:	60bb      	str	r3, [r7, #8]
 8003c4c:	68ba      	ldr	r2, [r7, #8]
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	429a      	cmp	r2, r3
 8003c52:	dbf1      	blt.n	8003c38 <nmea_parse+0x160>


}
 8003c54:	bf00      	nop
 8003c56:	bf00      	nop
 8003c58:	371c      	adds	r7, #28
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd90      	pop	{r4, r7, pc}
 8003c5e:	bf00      	nop
 8003c60:	20000734 	.word	0x20000734
 8003c64:	08011f1c 	.word	0x08011f1c
 8003c68:	08011f20 	.word	0x08011f20
 8003c6c:	08011f24 	.word	0x08011f24
 8003c70:	08011f2c 	.word	0x08011f2c
 8003c74:	08011f34 	.word	0x08011f34
 8003c78:	08011f3c 	.word	0x08011f3c
 8003c7c:	08011f44 	.word	0x08011f44
 8003c80:	08011f4c 	.word	0x08011f4c

08003c84 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b082      	sub	sp, #8
 8003c88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8003c8a:	1d3b      	adds	r3, r7, #4
 8003c8c:	2100      	movs	r1, #0
 8003c8e:	460a      	mov	r2, r1
 8003c90:	801a      	strh	r2, [r3, #0]
 8003c92:	460a      	mov	r2, r1
 8003c94:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8003c96:	2300      	movs	r3, #0
 8003c98:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003c9a:	4b1d      	ldr	r3, [pc, #116]	@ (8003d10 <MX_RTC_Init+0x8c>)
 8003c9c:	4a1d      	ldr	r2, [pc, #116]	@ (8003d14 <MX_RTC_Init+0x90>)
 8003c9e:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8003ca0:	4b1b      	ldr	r3, [pc, #108]	@ (8003d10 <MX_RTC_Init+0x8c>)
 8003ca2:	f04f 32ff 	mov.w	r2, #4294967295
 8003ca6:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8003ca8:	4b19      	ldr	r3, [pc, #100]	@ (8003d10 <MX_RTC_Init+0x8c>)
 8003caa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003cae:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003cb0:	4817      	ldr	r0, [pc, #92]	@ (8003d10 <MX_RTC_Init+0x8c>)
 8003cb2:	f004 f8f7 	bl	8007ea4 <HAL_RTC_Init>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d001      	beq.n	8003cc0 <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 8003cbc:	f7ff fa78 	bl	80031b0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8003ccc:	1d3b      	adds	r3, r7, #4
 8003cce:	2201      	movs	r2, #1
 8003cd0:	4619      	mov	r1, r3
 8003cd2:	480f      	ldr	r0, [pc, #60]	@ (8003d10 <MX_RTC_Init+0x8c>)
 8003cd4:	f004 f972 	bl	8007fbc <HAL_RTC_SetTime>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d001      	beq.n	8003ce2 <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 8003cde:	f7ff fa67 	bl	80031b0 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 8003cea:	2301      	movs	r3, #1
 8003cec:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8003cf2:	463b      	mov	r3, r7
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	4619      	mov	r1, r3
 8003cf8:	4805      	ldr	r0, [pc, #20]	@ (8003d10 <MX_RTC_Init+0x8c>)
 8003cfa:	f004 facf 	bl	800829c <HAL_RTC_SetDate>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d001      	beq.n	8003d08 <MX_RTC_Init+0x84>
  {
    Error_Handler();
 8003d04:	f7ff fa54 	bl	80031b0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003d08:	bf00      	nop
 8003d0a:	3708      	adds	r7, #8
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}
 8003d10:	20000770 	.word	0x20000770
 8003d14:	40002800 	.word	0x40002800

08003d18 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b084      	sub	sp, #16
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a0b      	ldr	r2, [pc, #44]	@ (8003d54 <HAL_RTC_MspInit+0x3c>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d110      	bne.n	8003d4c <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8003d2a:	f003 fae1 	bl	80072f0 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8003d2e:	4b0a      	ldr	r3, [pc, #40]	@ (8003d58 <HAL_RTC_MspInit+0x40>)
 8003d30:	69db      	ldr	r3, [r3, #28]
 8003d32:	4a09      	ldr	r2, [pc, #36]	@ (8003d58 <HAL_RTC_MspInit+0x40>)
 8003d34:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003d38:	61d3      	str	r3, [r2, #28]
 8003d3a:	4b07      	ldr	r3, [pc, #28]	@ (8003d58 <HAL_RTC_MspInit+0x40>)
 8003d3c:	69db      	ldr	r3, [r3, #28]
 8003d3e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003d42:	60fb      	str	r3, [r7, #12]
 8003d44:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003d46:	4b05      	ldr	r3, [pc, #20]	@ (8003d5c <HAL_RTC_MspInit+0x44>)
 8003d48:	2201      	movs	r2, #1
 8003d4a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8003d4c:	bf00      	nop
 8003d4e:	3710      	adds	r7, #16
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd80      	pop	{r7, pc}
 8003d54:	40002800 	.word	0x40002800
 8003d58:	40021000 	.word	0x40021000
 8003d5c:	4242043c 	.word	0x4242043c

08003d60 <Sync_RTC_With_GPS>:

/* USER CODE BEGIN 1 */


void Sync_RTC_With_GPS()
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	f5ad 6d8b 	sub.w	sp, sp, #1112	@ 0x458
 8003d66:	af02      	add	r7, sp, #8
  /* Buffers for the GPSTime and GPSDate */
  char GPSTime[256];
  char GPSDate[256];

  /* Flag to track if the sync is complete */
  uint8_t RTC_Sync_Flag = 0;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	f887 344f 	strb.w	r3, [r7, #1103]	@ 0x44f

  uint32_t gps_sync_start_time = HAL_GetTick();
 8003d6e:	f000 fcd3 	bl	8004718 <HAL_GetTick>
 8003d72:	f8c7 0448 	str.w	r0, [r7, #1096]	@ 0x448
  while(RTC_Sync_Flag == 0 && HAL_GetTick() - gps_sync_start_time < GPS_SYNC_TIMEOUT) {
 8003d76:	e119      	b.n	8003fac <Sync_RTC_With_GPS+0x24c>
      printf("Still syncing\n\r");
 8003d78:	489b      	ldr	r0, [pc, #620]	@ (8003fe8 <Sync_RTC_With_GPS+0x288>)
 8003d7a:	f00a f9cd 	bl	800e118 <iprintf>
    /* Read in an NMEA message into the buffer */
    if(HAL_I2C_IsDeviceReady(&hi2c1, GPS_DEVICE_ADDRESS, 1, HAL_MAX_DELAY) == HAL_OK) {
 8003d7e:	f04f 33ff 	mov.w	r3, #4294967295
 8003d82:	2201      	movs	r2, #1
 8003d84:	2184      	movs	r1, #132	@ 0x84
 8003d86:	4899      	ldr	r0, [pc, #612]	@ (8003fec <Sync_RTC_With_GPS+0x28c>)
 8003d88:	f002 fd02 	bl	8006790 <HAL_I2C_IsDeviceReady>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	f040 810c 	bne.w	8003fac <Sync_RTC_With_GPS+0x24c>
	    HAL_I2C_Master_Receive(&hi2c1, GPS_DEVICE_ADDRESS, receive_buffer, sizeof(receive_buffer), HAL_MAX_DELAY);
 8003d94:	f507 7212 	add.w	r2, r7, #584	@ 0x248
 8003d98:	f04f 33ff 	mov.w	r3, #4294967295
 8003d9c:	9300      	str	r3, [sp, #0]
 8003d9e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003da2:	2184      	movs	r1, #132	@ 0x84
 8003da4:	4891      	ldr	r0, [pc, #580]	@ (8003fec <Sync_RTC_With_GPS+0x28c>)
 8003da6:	f001 ff25 	bl	8005bf4 <HAL_I2C_Master_Receive>
	    //printf("Got Data\n\r");

	    GPS myData;
      nmea_parse(&myData, &receive_buffer);
 8003daa:	f507 7212 	add.w	r2, r7, #584	@ 0x248
 8003dae:	463b      	mov	r3, r7
 8003db0:	4611      	mov	r1, r2
 8003db2:	4618      	mov	r0, r3
 8003db4:	f7ff fe90 	bl	8003ad8 <nmea_parse>

      /*
       * lastMeasure is a null-terminated string and has the format hhmmss.sss
       * Make sure there's a valid fix and that there is an RMC message
       */
      if(myData.fix == 1 && myData.RMC_Flag == 1) {
 8003db8:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003dbc:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 8003dc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	f040 80f2 	bne.w	8003fac <Sync_RTC_With_GPS+0x24c>
 8003dc8:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003dcc:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 8003dd0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dd4:	2b01      	cmp	r3, #1
 8003dd6:	f040 80e9 	bne.w	8003fac <Sync_RTC_With_GPS+0x24c>
        //printf("Setting the RTC now\n\r");
        /* Copy the GPS time to GPSTime */
        strncpy(GPSTime, myData.lastMeasure, 10);
 8003dda:	463b      	mov	r3, r7
 8003ddc:	f103 012c 	add.w	r1, r3, #44	@ 0x2c
 8003de0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003de4:	220a      	movs	r2, #10
 8003de6:	4618      	mov	r0, r3
 8003de8:	f00a fa14 	bl	800e214 <strncpy>
        GPSTime[10] = '\0'; // Ensure null termination
 8003dec:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003df0:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8003df4:	2200      	movs	r2, #0
 8003df6:	729a      	strb	r2, [r3, #10]

        /* Copy the GPS date to GPSDate */
        strncpy(GPSDate, myData.date, 6);
 8003df8:	463b      	mov	r3, r7
 8003dfa:	f103 0136 	add.w	r1, r3, #54	@ 0x36
 8003dfe:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003e02:	2206      	movs	r2, #6
 8003e04:	4618      	mov	r0, r3
 8003e06:	f00a fa05 	bl	800e214 <strncpy>
        GPSDate[6] = '\0'; // Ensure null termination
 8003e0a:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003e0e:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8003e12:	2200      	movs	r2, #0
 8003e14:	719a      	strb	r2, [r3, #6]

        /* Initialize Time and Date Objects */
        RTC_TimeTypeDef sTime = {0};
 8003e16:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003e1a:	f2a3 430c 	subw	r3, r3, #1036	@ 0x40c
 8003e1e:	2100      	movs	r1, #0
 8003e20:	460a      	mov	r2, r1
 8003e22:	801a      	strh	r2, [r3, #0]
 8003e24:	460a      	mov	r2, r1
 8003e26:	709a      	strb	r2, [r3, #2]
        RTC_DateTypeDef sDate = {0};
 8003e28:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003e2c:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8003e30:	2200      	movs	r2, #0
 8003e32:	601a      	str	r2, [r3, #0]

        /* Manually parsing the hours, minutes, and seconds */
        sTime.Hours   = (GPSTime[0] - '0') * 10 + (GPSTime[1] - '0');
 8003e34:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003e38:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8003e3c:	781b      	ldrb	r3, [r3, #0]
 8003e3e:	3b30      	subs	r3, #48	@ 0x30
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	461a      	mov	r2, r3
 8003e44:	0092      	lsls	r2, r2, #2
 8003e46:	4413      	add	r3, r2
 8003e48:	005b      	lsls	r3, r3, #1
 8003e4a:	b2da      	uxtb	r2, r3
 8003e4c:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003e50:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8003e54:	785b      	ldrb	r3, [r3, #1]
 8003e56:	4413      	add	r3, r2
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	3b30      	subs	r3, #48	@ 0x30
 8003e5c:	b2da      	uxtb	r2, r3
 8003e5e:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003e62:	f2a3 430c 	subw	r3, r3, #1036	@ 0x40c
 8003e66:	701a      	strb	r2, [r3, #0]
        sTime.Minutes = (GPSTime[2] - '0') * 10 + (GPSTime[3] - '0');
 8003e68:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003e6c:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8003e70:	789b      	ldrb	r3, [r3, #2]
 8003e72:	3b30      	subs	r3, #48	@ 0x30
 8003e74:	b2db      	uxtb	r3, r3
 8003e76:	461a      	mov	r2, r3
 8003e78:	0092      	lsls	r2, r2, #2
 8003e7a:	4413      	add	r3, r2
 8003e7c:	005b      	lsls	r3, r3, #1
 8003e7e:	b2da      	uxtb	r2, r3
 8003e80:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003e84:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8003e88:	78db      	ldrb	r3, [r3, #3]
 8003e8a:	4413      	add	r3, r2
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	3b30      	subs	r3, #48	@ 0x30
 8003e90:	b2da      	uxtb	r2, r3
 8003e92:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003e96:	f2a3 430c 	subw	r3, r3, #1036	@ 0x40c
 8003e9a:	705a      	strb	r2, [r3, #1]
        sTime.Seconds = (GPSTime[4] - '0') * 10 + (GPSTime[5] - '0');
 8003e9c:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003ea0:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8003ea4:	791b      	ldrb	r3, [r3, #4]
 8003ea6:	3b30      	subs	r3, #48	@ 0x30
 8003ea8:	b2db      	uxtb	r3, r3
 8003eaa:	461a      	mov	r2, r3
 8003eac:	0092      	lsls	r2, r2, #2
 8003eae:	4413      	add	r3, r2
 8003eb0:	005b      	lsls	r3, r3, #1
 8003eb2:	b2da      	uxtb	r2, r3
 8003eb4:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003eb8:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8003ebc:	795b      	ldrb	r3, [r3, #5]
 8003ebe:	4413      	add	r3, r2
 8003ec0:	b2db      	uxtb	r3, r3
 8003ec2:	3b30      	subs	r3, #48	@ 0x30
 8003ec4:	b2da      	uxtb	r2, r3
 8003ec6:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003eca:	f2a3 430c 	subw	r3, r3, #1036	@ 0x40c
 8003ece:	709a      	strb	r2, [r3, #2]

        /* Set the RTC time with these settings */
        HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8003ed0:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	4619      	mov	r1, r3
 8003ed8:	4845      	ldr	r0, [pc, #276]	@ (8003ff0 <Sync_RTC_With_GPS+0x290>)
 8003eda:	f004 f86f 	bl	8007fbc <HAL_RTC_SetTime>

        //printf("Time -- H: %u, M: %u, S: %u\n\r", sTime.Hours, sTime.Minutes, sTime.Seconds);

        /* Manually parsing the date, month, and year */
        sDate.Date  = (GPSDate[0] - '0') * 10 + (GPSDate[1] - '0');
 8003ede:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003ee2:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8003ee6:	781b      	ldrb	r3, [r3, #0]
 8003ee8:	3b30      	subs	r3, #48	@ 0x30
 8003eea:	b2db      	uxtb	r3, r3
 8003eec:	461a      	mov	r2, r3
 8003eee:	0092      	lsls	r2, r2, #2
 8003ef0:	4413      	add	r3, r2
 8003ef2:	005b      	lsls	r3, r3, #1
 8003ef4:	b2da      	uxtb	r2, r3
 8003ef6:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003efa:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8003efe:	785b      	ldrb	r3, [r3, #1]
 8003f00:	4413      	add	r3, r2
 8003f02:	b2db      	uxtb	r3, r3
 8003f04:	3b30      	subs	r3, #48	@ 0x30
 8003f06:	b2da      	uxtb	r2, r3
 8003f08:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003f0c:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8003f10:	709a      	strb	r2, [r3, #2]
        sDate.Month = (GPSDate[2] - '0') * 10 + (GPSDate[3] - '0');
 8003f12:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003f16:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8003f1a:	789b      	ldrb	r3, [r3, #2]
 8003f1c:	3b30      	subs	r3, #48	@ 0x30
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	461a      	mov	r2, r3
 8003f22:	0092      	lsls	r2, r2, #2
 8003f24:	4413      	add	r3, r2
 8003f26:	005b      	lsls	r3, r3, #1
 8003f28:	b2da      	uxtb	r2, r3
 8003f2a:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003f2e:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8003f32:	78db      	ldrb	r3, [r3, #3]
 8003f34:	4413      	add	r3, r2
 8003f36:	b2db      	uxtb	r3, r3
 8003f38:	3b30      	subs	r3, #48	@ 0x30
 8003f3a:	b2da      	uxtb	r2, r3
 8003f3c:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003f40:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8003f44:	705a      	strb	r2, [r3, #1]
        sDate.Year  = (GPSDate[4] - '0') * 10 + (GPSDate[5] - '0');
 8003f46:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003f4a:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8003f4e:	791b      	ldrb	r3, [r3, #4]
 8003f50:	3b30      	subs	r3, #48	@ 0x30
 8003f52:	b2db      	uxtb	r3, r3
 8003f54:	461a      	mov	r2, r3
 8003f56:	0092      	lsls	r2, r2, #2
 8003f58:	4413      	add	r3, r2
 8003f5a:	005b      	lsls	r3, r3, #1
 8003f5c:	b2da      	uxtb	r2, r3
 8003f5e:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003f62:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 8003f66:	795b      	ldrb	r3, [r3, #5]
 8003f68:	4413      	add	r3, r2
 8003f6a:	b2db      	uxtb	r3, r3
 8003f6c:	3b30      	subs	r3, #48	@ 0x30
 8003f6e:	b2da      	uxtb	r2, r3
 8003f70:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003f74:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8003f78:	70da      	strb	r2, [r3, #3]

        /* Set the RTC Date with these settings */
        HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8003f7a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8003f7e:	2200      	movs	r2, #0
 8003f80:	4619      	mov	r1, r3
 8003f82:	481b      	ldr	r0, [pc, #108]	@ (8003ff0 <Sync_RTC_With_GPS+0x290>)
 8003f84:	f004 f98a 	bl	800829c <HAL_RTC_SetDate>

        printf("Set the time to %d:%d\n", sTime.Hours, sTime.Minutes);
 8003f88:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003f8c:	f2a3 430c 	subw	r3, r3, #1036	@ 0x40c
 8003f90:	781b      	ldrb	r3, [r3, #0]
 8003f92:	4619      	mov	r1, r3
 8003f94:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8003f98:	f2a3 430c 	subw	r3, r3, #1036	@ 0x40c
 8003f9c:	785b      	ldrb	r3, [r3, #1]
 8003f9e:	461a      	mov	r2, r3
 8003fa0:	4814      	ldr	r0, [pc, #80]	@ (8003ff4 <Sync_RTC_With_GPS+0x294>)
 8003fa2:	f00a f8b9 	bl	800e118 <iprintf>

        //printf("Date -- D: %u, M: %u, Y: %u\n\r", sDate.Date, sDate.Month, sDate.Year);

        /* Set the flag to 1 indicating that the RTC has been sync'd */
        RTC_Sync_Flag = 1;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	f887 344f 	strb.w	r3, [r7, #1103]	@ 0x44f
  while(RTC_Sync_Flag == 0 && HAL_GetTick() - gps_sync_start_time < GPS_SYNC_TIMEOUT) {
 8003fac:	f897 344f 	ldrb.w	r3, [r7, #1103]	@ 0x44f
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d109      	bne.n	8003fc8 <Sync_RTC_With_GPS+0x268>
 8003fb4:	f000 fbb0 	bl	8004718 <HAL_GetTick>
 8003fb8:	4602      	mov	r2, r0
 8003fba:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 8003fbe:	1ad3      	subs	r3, r2, r3
 8003fc0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003fc4:	f4ff aed8 	bcc.w	8003d78 <Sync_RTC_With_GPS+0x18>
      }
    }
  }

  printf("Sync complete\n\r");
 8003fc8:	480b      	ldr	r0, [pc, #44]	@ (8003ff8 <Sync_RTC_With_GPS+0x298>)
 8003fca:	f00a f8a5 	bl	800e118 <iprintf>

  if (RTC_Sync_Flag == 0) {
 8003fce:	f897 344f 	ldrb.w	r3, [r7, #1103]	@ 0x44f
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d102      	bne.n	8003fdc <Sync_RTC_With_GPS+0x27c>
    g_tel_diagnostics.gps_sync_fail = true;
 8003fd6:	4b09      	ldr	r3, [pc, #36]	@ (8003ffc <Sync_RTC_With_GPS+0x29c>)
 8003fd8:	2201      	movs	r2, #1
 8003fda:	705a      	strb	r2, [r3, #1]
  }

  /* Can turn on the TEL board LED here to indicate that the RTC is SYNC'd  */
}
 8003fdc:	bf00      	nop
 8003fde:	f507 678a 	add.w	r7, r7, #1104	@ 0x450
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}
 8003fe6:	bf00      	nop
 8003fe8:	08011f54 	.word	0x08011f54
 8003fec:	2000065c 	.word	0x2000065c
 8003ff0:	20000770 	.word	0x20000770
 8003ff4:	08011f64 	.word	0x08011f64
 8003ff8:	08011f7c 	.word	0x08011f7c
 8003ffc:	20000704 	.word	0x20000704

08004000 <get_current_timestamp>:

double get_current_timestamp()
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b084      	sub	sp, #16
 8004004:	af00      	add	r7, sp, #0
  /* Initialize Time and Date objects */
  RTC_TimeTypeDef sTime;
  RTC_DateTypeDef sDate;

  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8004006:	1d3b      	adds	r3, r7, #4
 8004008:	2200      	movs	r2, #0
 800400a:	4619      	mov	r1, r3
 800400c:	480b      	ldr	r0, [pc, #44]	@ (800403c <get_current_timestamp+0x3c>)
 800400e:	f004 f86d 	bl	80080ec <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8004012:	463b      	mov	r3, r7
 8004014:	2200      	movs	r2, #0
 8004016:	4619      	mov	r1, r3
 8004018:	4808      	ldr	r0, [pc, #32]	@ (800403c <get_current_timestamp+0x3c>)
 800401a:	f004 f9f5 	bl	8008408 <HAL_RTC_GetDate>
  double epochTime = convertToEpochTime(&sTime, &sDate);
 800401e:	463a      	mov	r2, r7
 8004020:	1d3b      	adds	r3, r7, #4
 8004022:	4611      	mov	r1, r2
 8004024:	4618      	mov	r0, r3
 8004026:	f000 f80b 	bl	8004040 <convertToEpochTime>
 800402a:	e9c7 0102 	strd	r0, r1, [r7, #8]

  /* Return the resulting epoch time */
  return epochTime;
 800402e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 8004032:	4610      	mov	r0, r2
 8004034:	4619      	mov	r1, r3
 8004036:	3710      	adds	r7, #16
 8004038:	46bd      	mov	sp, r7
 800403a:	bd80      	pop	{r7, pc}
 800403c:	20000770 	.word	0x20000770

08004040 <convertToEpochTime>:

/* Used to get current time stamp */
double convertToEpochTime(RTC_TimeTypeDef *sTime, RTC_DateTypeDef *sDate)
{
 8004040:	b5b0      	push	{r4, r5, r7, lr}
 8004042:	b08c      	sub	sp, #48	@ 0x30
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
 8004048:	6039      	str	r1, [r7, #0]
    /* Initialize tm struct - from time.h library */
    struct tm t;

    /* Populate the tm structure fields from the RTC time and date */
    t.tm_year = sDate->Year + 100;  // Year since 1900, so add 100 to the year from the RTC (which starts at 2000).
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	78db      	ldrb	r3, [r3, #3]
 800404e:	3364      	adds	r3, #100	@ 0x64
 8004050:	61fb      	str	r3, [r7, #28]
    t.tm_mon = sDate->Month - 1;    // tm_mon is 0-11, so subtract 1 from the RTC month (which starts at 1).
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	785b      	ldrb	r3, [r3, #1]
 8004056:	3b01      	subs	r3, #1
 8004058:	61bb      	str	r3, [r7, #24]
    t.tm_mday = sDate->Date;
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	789b      	ldrb	r3, [r3, #2]
 800405e:	617b      	str	r3, [r7, #20]
    t.tm_hour = sTime->Hours;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	781b      	ldrb	r3, [r3, #0]
 8004064:	613b      	str	r3, [r7, #16]
    t.tm_min = sTime->Minutes;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	785b      	ldrb	r3, [r3, #1]
 800406a:	60fb      	str	r3, [r7, #12]
    t.tm_sec = sTime->Seconds;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	789b      	ldrb	r3, [r3, #2]
 8004070:	60bb      	str	r3, [r7, #8]
    t.tm_isdst = 0;                // Disable daylight saving time adjustments.
 8004072:	2300      	movs	r3, #0
 8004074:	62bb      	str	r3, [r7, #40]	@ 0x28
//            t.tm_mday = lastDayOfMonth(t.tm_mon, t.tm_year + 1900);
//        }
//    }

    /* Convert to epoch time - Function from time.h library */
    long int epoch_secs = (long int) mktime(&t);
 8004076:	f107 0308 	add.w	r3, r7, #8
 800407a:	4618      	mov	r0, r3
 800407c:	f00a fa24 	bl	800e4c8 <mktime>
 8004080:	4602      	mov	r2, r0
 8004082:	460b      	mov	r3, r1
 8004084:	4613      	mov	r3, r2
 8004086:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Convert to double and add milliseconds with GetTick() */
    return (double) epoch_secs + (double)(HAL_GetTick() % 1000) / 1000.0;
 8004088:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800408a:	f7fc fa35 	bl	80004f8 <__aeabi_i2d>
 800408e:	4604      	mov	r4, r0
 8004090:	460d      	mov	r5, r1
 8004092:	f000 fb41 	bl	8004718 <HAL_GetTick>
 8004096:	4602      	mov	r2, r0
 8004098:	4b0e      	ldr	r3, [pc, #56]	@ (80040d4 <convertToEpochTime+0x94>)
 800409a:	fba3 1302 	umull	r1, r3, r3, r2
 800409e:	099b      	lsrs	r3, r3, #6
 80040a0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80040a4:	fb01 f303 	mul.w	r3, r1, r3
 80040a8:	1ad3      	subs	r3, r2, r3
 80040aa:	4618      	mov	r0, r3
 80040ac:	f7fc fa14 	bl	80004d8 <__aeabi_ui2d>
 80040b0:	f04f 0200 	mov.w	r2, #0
 80040b4:	4b08      	ldr	r3, [pc, #32]	@ (80040d8 <convertToEpochTime+0x98>)
 80040b6:	f7fc fbb3 	bl	8000820 <__aeabi_ddiv>
 80040ba:	4602      	mov	r2, r0
 80040bc:	460b      	mov	r3, r1
 80040be:	4620      	mov	r0, r4
 80040c0:	4629      	mov	r1, r5
 80040c2:	f7fc f8cd 	bl	8000260 <__adddf3>
 80040c6:	4602      	mov	r2, r0
 80040c8:	460b      	mov	r3, r1
}
 80040ca:	4610      	mov	r0, r2
 80040cc:	4619      	mov	r1, r3
 80040ce:	3730      	adds	r7, #48	@ 0x30
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bdb0      	pop	{r4, r5, r7, pc}
 80040d4:	10624dd3 	.word	0x10624dd3
 80040d8:	408f4000 	.word	0x408f4000

080040dc <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80040e0:	4b17      	ldr	r3, [pc, #92]	@ (8004140 <MX_SPI1_Init+0x64>)
 80040e2:	4a18      	ldr	r2, [pc, #96]	@ (8004144 <MX_SPI1_Init+0x68>)
 80040e4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80040e6:	4b16      	ldr	r3, [pc, #88]	@ (8004140 <MX_SPI1_Init+0x64>)
 80040e8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80040ec:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80040ee:	4b14      	ldr	r3, [pc, #80]	@ (8004140 <MX_SPI1_Init+0x64>)
 80040f0:	2200      	movs	r2, #0
 80040f2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80040f4:	4b12      	ldr	r3, [pc, #72]	@ (8004140 <MX_SPI1_Init+0x64>)
 80040f6:	2200      	movs	r2, #0
 80040f8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80040fa:	4b11      	ldr	r3, [pc, #68]	@ (8004140 <MX_SPI1_Init+0x64>)
 80040fc:	2200      	movs	r2, #0
 80040fe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004100:	4b0f      	ldr	r3, [pc, #60]	@ (8004140 <MX_SPI1_Init+0x64>)
 8004102:	2200      	movs	r2, #0
 8004104:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004106:	4b0e      	ldr	r3, [pc, #56]	@ (8004140 <MX_SPI1_Init+0x64>)
 8004108:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800410c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800410e:	4b0c      	ldr	r3, [pc, #48]	@ (8004140 <MX_SPI1_Init+0x64>)
 8004110:	2208      	movs	r2, #8
 8004112:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004114:	4b0a      	ldr	r3, [pc, #40]	@ (8004140 <MX_SPI1_Init+0x64>)
 8004116:	2200      	movs	r2, #0
 8004118:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800411a:	4b09      	ldr	r3, [pc, #36]	@ (8004140 <MX_SPI1_Init+0x64>)
 800411c:	2200      	movs	r2, #0
 800411e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004120:	4b07      	ldr	r3, [pc, #28]	@ (8004140 <MX_SPI1_Init+0x64>)
 8004122:	2200      	movs	r2, #0
 8004124:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8004126:	4b06      	ldr	r3, [pc, #24]	@ (8004140 <MX_SPI1_Init+0x64>)
 8004128:	220a      	movs	r2, #10
 800412a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800412c:	4804      	ldr	r0, [pc, #16]	@ (8004140 <MX_SPI1_Init+0x64>)
 800412e:	f004 fc61 	bl	80089f4 <HAL_SPI_Init>
 8004132:	4603      	mov	r3, r0
 8004134:	2b00      	cmp	r3, #0
 8004136:	d001      	beq.n	800413c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8004138:	f7ff f83a 	bl	80031b0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800413c:	bf00      	nop
 800413e:	bd80      	pop	{r7, pc}
 8004140:	20000784 	.word	0x20000784
 8004144:	40013000 	.word	0x40013000

08004148 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b088      	sub	sp, #32
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004150:	f107 0310 	add.w	r3, r7, #16
 8004154:	2200      	movs	r2, #0
 8004156:	601a      	str	r2, [r3, #0]
 8004158:	605a      	str	r2, [r3, #4]
 800415a:	609a      	str	r2, [r3, #8]
 800415c:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4a1b      	ldr	r2, [pc, #108]	@ (80041d0 <HAL_SPI_MspInit+0x88>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d12f      	bne.n	80041c8 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004168:	4b1a      	ldr	r3, [pc, #104]	@ (80041d4 <HAL_SPI_MspInit+0x8c>)
 800416a:	699b      	ldr	r3, [r3, #24]
 800416c:	4a19      	ldr	r2, [pc, #100]	@ (80041d4 <HAL_SPI_MspInit+0x8c>)
 800416e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004172:	6193      	str	r3, [r2, #24]
 8004174:	4b17      	ldr	r3, [pc, #92]	@ (80041d4 <HAL_SPI_MspInit+0x8c>)
 8004176:	699b      	ldr	r3, [r3, #24]
 8004178:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800417c:	60fb      	str	r3, [r7, #12]
 800417e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004180:	4b14      	ldr	r3, [pc, #80]	@ (80041d4 <HAL_SPI_MspInit+0x8c>)
 8004182:	699b      	ldr	r3, [r3, #24]
 8004184:	4a13      	ldr	r2, [pc, #76]	@ (80041d4 <HAL_SPI_MspInit+0x8c>)
 8004186:	f043 0304 	orr.w	r3, r3, #4
 800418a:	6193      	str	r3, [r2, #24]
 800418c:	4b11      	ldr	r3, [pc, #68]	@ (80041d4 <HAL_SPI_MspInit+0x8c>)
 800418e:	699b      	ldr	r3, [r3, #24]
 8004190:	f003 0304 	and.w	r3, r3, #4
 8004194:	60bb      	str	r3, [r7, #8]
 8004196:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SDL_CLK_Pin|SDL_MOSI_Pin;
 8004198:	23a0      	movs	r3, #160	@ 0xa0
 800419a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800419c:	2302      	movs	r3, #2
 800419e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80041a0:	2303      	movs	r3, #3
 80041a2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041a4:	f107 0310 	add.w	r3, r7, #16
 80041a8:	4619      	mov	r1, r3
 80041aa:	480b      	ldr	r0, [pc, #44]	@ (80041d8 <HAL_SPI_MspInit+0x90>)
 80041ac:	f001 fa02 	bl	80055b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDL_MISO_Pin;
 80041b0:	2340      	movs	r3, #64	@ 0x40
 80041b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80041b4:	2300      	movs	r3, #0
 80041b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041b8:	2300      	movs	r3, #0
 80041ba:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(SDL_MISO_GPIO_Port, &GPIO_InitStruct);
 80041bc:	f107 0310 	add.w	r3, r7, #16
 80041c0:	4619      	mov	r1, r3
 80041c2:	4805      	ldr	r0, [pc, #20]	@ (80041d8 <HAL_SPI_MspInit+0x90>)
 80041c4:	f001 f9f6 	bl	80055b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80041c8:	bf00      	nop
 80041ca:	3720      	adds	r7, #32
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}
 80041d0:	40013000 	.word	0x40013000
 80041d4:	40021000 	.word	0x40021000
 80041d8:	40010800 	.word	0x40010800

080041dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b084      	sub	sp, #16
 80041e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80041e2:	4b18      	ldr	r3, [pc, #96]	@ (8004244 <HAL_MspInit+0x68>)
 80041e4:	699b      	ldr	r3, [r3, #24]
 80041e6:	4a17      	ldr	r2, [pc, #92]	@ (8004244 <HAL_MspInit+0x68>)
 80041e8:	f043 0301 	orr.w	r3, r3, #1
 80041ec:	6193      	str	r3, [r2, #24]
 80041ee:	4b15      	ldr	r3, [pc, #84]	@ (8004244 <HAL_MspInit+0x68>)
 80041f0:	699b      	ldr	r3, [r3, #24]
 80041f2:	f003 0301 	and.w	r3, r3, #1
 80041f6:	60bb      	str	r3, [r7, #8]
 80041f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80041fa:	4b12      	ldr	r3, [pc, #72]	@ (8004244 <HAL_MspInit+0x68>)
 80041fc:	69db      	ldr	r3, [r3, #28]
 80041fe:	4a11      	ldr	r2, [pc, #68]	@ (8004244 <HAL_MspInit+0x68>)
 8004200:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004204:	61d3      	str	r3, [r2, #28]
 8004206:	4b0f      	ldr	r3, [pc, #60]	@ (8004244 <HAL_MspInit+0x68>)
 8004208:	69db      	ldr	r3, [r3, #28]
 800420a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800420e:	607b      	str	r3, [r7, #4]
 8004210:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004212:	2200      	movs	r2, #0
 8004214:	210f      	movs	r1, #15
 8004216:	f06f 0001 	mvn.w	r0, #1
 800421a:	f001 f9a0 	bl	800555e <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800421e:	4b0a      	ldr	r3, [pc, #40]	@ (8004248 <HAL_MspInit+0x6c>)
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	60fb      	str	r3, [r7, #12]
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800422a:	60fb      	str	r3, [r7, #12]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004232:	60fb      	str	r3, [r7, #12]
 8004234:	4a04      	ldr	r2, [pc, #16]	@ (8004248 <HAL_MspInit+0x6c>)
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800423a:	bf00      	nop
 800423c:	3710      	adds	r7, #16
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}
 8004242:	bf00      	nop
 8004244:	40021000 	.word	0x40021000
 8004248:	40010000 	.word	0x40010000

0800424c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b08c      	sub	sp, #48	@ 0x30
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8004254:	2300      	movs	r3, #0
 8004256:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8004258:	2300      	movs	r3, #0
 800425a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 800425c:	2300      	movs	r3, #0
 800425e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8004262:	4b2e      	ldr	r3, [pc, #184]	@ (800431c <HAL_InitTick+0xd0>)
 8004264:	699b      	ldr	r3, [r3, #24]
 8004266:	4a2d      	ldr	r2, [pc, #180]	@ (800431c <HAL_InitTick+0xd0>)
 8004268:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800426c:	6193      	str	r3, [r2, #24]
 800426e:	4b2b      	ldr	r3, [pc, #172]	@ (800431c <HAL_InitTick+0xd0>)
 8004270:	699b      	ldr	r3, [r3, #24]
 8004272:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004276:	60bb      	str	r3, [r7, #8]
 8004278:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800427a:	f107 020c 	add.w	r2, r7, #12
 800427e:	f107 0310 	add.w	r3, r7, #16
 8004282:	4611      	mov	r1, r2
 8004284:	4618      	mov	r0, r3
 8004286:	f003 fc31 	bl	8007aec <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 800428a:	f003 fc1b 	bl	8007ac4 <HAL_RCC_GetPCLK2Freq>
 800428e:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004292:	4a23      	ldr	r2, [pc, #140]	@ (8004320 <HAL_InitTick+0xd4>)
 8004294:	fba2 2303 	umull	r2, r3, r2, r3
 8004298:	0c9b      	lsrs	r3, r3, #18
 800429a:	3b01      	subs	r3, #1
 800429c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800429e:	4b21      	ldr	r3, [pc, #132]	@ (8004324 <HAL_InitTick+0xd8>)
 80042a0:	4a21      	ldr	r2, [pc, #132]	@ (8004328 <HAL_InitTick+0xdc>)
 80042a2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80042a4:	4b1f      	ldr	r3, [pc, #124]	@ (8004324 <HAL_InitTick+0xd8>)
 80042a6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80042aa:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80042ac:	4a1d      	ldr	r2, [pc, #116]	@ (8004324 <HAL_InitTick+0xd8>)
 80042ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042b0:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80042b2:	4b1c      	ldr	r3, [pc, #112]	@ (8004324 <HAL_InitTick+0xd8>)
 80042b4:	2200      	movs	r2, #0
 80042b6:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042b8:	4b1a      	ldr	r3, [pc, #104]	@ (8004324 <HAL_InitTick+0xd8>)
 80042ba:	2200      	movs	r2, #0
 80042bc:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80042be:	4b19      	ldr	r3, [pc, #100]	@ (8004324 <HAL_InitTick+0xd8>)
 80042c0:	2200      	movs	r2, #0
 80042c2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80042c4:	4817      	ldr	r0, [pc, #92]	@ (8004324 <HAL_InitTick+0xd8>)
 80042c6:	f004 ffb3 	bl	8009230 <HAL_TIM_Base_Init>
 80042ca:	4603      	mov	r3, r0
 80042cc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80042d0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d11b      	bne.n	8004310 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80042d8:	4812      	ldr	r0, [pc, #72]	@ (8004324 <HAL_InitTick+0xd8>)
 80042da:	f005 f801 	bl	80092e0 <HAL_TIM_Base_Start_IT>
 80042de:	4603      	mov	r3, r0
 80042e0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80042e4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d111      	bne.n	8004310 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80042ec:	2019      	movs	r0, #25
 80042ee:	f001 f952 	bl	8005596 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2b0f      	cmp	r3, #15
 80042f6:	d808      	bhi.n	800430a <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 80042f8:	2200      	movs	r2, #0
 80042fa:	6879      	ldr	r1, [r7, #4]
 80042fc:	2019      	movs	r0, #25
 80042fe:	f001 f92e 	bl	800555e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004302:	4a0a      	ldr	r2, [pc, #40]	@ (800432c <HAL_InitTick+0xe0>)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6013      	str	r3, [r2, #0]
 8004308:	e002      	b.n	8004310 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8004310:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8004314:	4618      	mov	r0, r3
 8004316:	3730      	adds	r7, #48	@ 0x30
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}
 800431c:	40021000 	.word	0x40021000
 8004320:	431bde83 	.word	0x431bde83
 8004324:	200007dc 	.word	0x200007dc
 8004328:	40012c00 	.word	0x40012c00
 800432c:	200000e4 	.word	0x200000e4

08004330 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004330:	b480      	push	{r7}
 8004332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004334:	bf00      	nop
 8004336:	e7fd      	b.n	8004334 <NMI_Handler+0x4>

08004338 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004338:	b480      	push	{r7}
 800433a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800433c:	bf00      	nop
 800433e:	e7fd      	b.n	800433c <HardFault_Handler+0x4>

08004340 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004340:	b480      	push	{r7}
 8004342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004344:	bf00      	nop
 8004346:	e7fd      	b.n	8004344 <MemManage_Handler+0x4>

08004348 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004348:	b480      	push	{r7}
 800434a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800434c:	bf00      	nop
 800434e:	e7fd      	b.n	800434c <BusFault_Handler+0x4>

08004350 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004350:	b480      	push	{r7}
 8004352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004354:	bf00      	nop
 8004356:	e7fd      	b.n	8004354 <UsageFault_Handler+0x4>

08004358 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004358:	b480      	push	{r7}
 800435a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800435c:	bf00      	nop
 800435e:	46bd      	mov	sp, r7
 8004360:	bc80      	pop	{r7}
 8004362:	4770      	bx	lr

08004364 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8004368:	4802      	ldr	r0, [pc, #8]	@ (8004374 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800436a:	f000 fe20 	bl	8004fae <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800436e:	bf00      	nop
 8004370:	bd80      	pop	{r7, pc}
 8004372:	bf00      	nop
 8004374:	20000354 	.word	0x20000354

08004378 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800437c:	4802      	ldr	r0, [pc, #8]	@ (8004388 <TIM1_UP_IRQHandler+0x10>)
 800437e:	f005 f80f 	bl	80093a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8004382:	bf00      	nop
 8004384:	bd80      	pop	{r7, pc}
 8004386:	bf00      	nop
 8004388:	200007dc 	.word	0x200007dc

0800438c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800438c:	b480      	push	{r7}
 800438e:	af00      	add	r7, sp, #0
  return 1;
 8004390:	2301      	movs	r3, #1
}
 8004392:	4618      	mov	r0, r3
 8004394:	46bd      	mov	sp, r7
 8004396:	bc80      	pop	{r7}
 8004398:	4770      	bx	lr

0800439a <_kill>:

int _kill(int pid, int sig)
{
 800439a:	b580      	push	{r7, lr}
 800439c:	b082      	sub	sp, #8
 800439e:	af00      	add	r7, sp, #0
 80043a0:	6078      	str	r0, [r7, #4]
 80043a2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80043a4:	f00a fdce 	bl	800ef44 <__errno>
 80043a8:	4603      	mov	r3, r0
 80043aa:	2216      	movs	r2, #22
 80043ac:	601a      	str	r2, [r3, #0]
  return -1;
 80043ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80043b2:	4618      	mov	r0, r3
 80043b4:	3708      	adds	r7, #8
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}

080043ba <_exit>:

void _exit (int status)
{
 80043ba:	b580      	push	{r7, lr}
 80043bc:	b082      	sub	sp, #8
 80043be:	af00      	add	r7, sp, #0
 80043c0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80043c2:	f04f 31ff 	mov.w	r1, #4294967295
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	f7ff ffe7 	bl	800439a <_kill>
  while (1) {}    /* Make sure we hang here */
 80043cc:	bf00      	nop
 80043ce:	e7fd      	b.n	80043cc <_exit+0x12>

080043d0 <_close>:
  }
  return len;
}

int _close(int file)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b083      	sub	sp, #12
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80043d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80043dc:	4618      	mov	r0, r3
 80043de:	370c      	adds	r7, #12
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bc80      	pop	{r7}
 80043e4:	4770      	bx	lr

080043e6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80043e6:	b480      	push	{r7}
 80043e8:	b083      	sub	sp, #12
 80043ea:	af00      	add	r7, sp, #0
 80043ec:	6078      	str	r0, [r7, #4]
 80043ee:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80043f6:	605a      	str	r2, [r3, #4]
  return 0;
 80043f8:	2300      	movs	r3, #0
}
 80043fa:	4618      	mov	r0, r3
 80043fc:	370c      	adds	r7, #12
 80043fe:	46bd      	mov	sp, r7
 8004400:	bc80      	pop	{r7}
 8004402:	4770      	bx	lr

08004404 <_isatty>:

int _isatty(int file)
{
 8004404:	b480      	push	{r7}
 8004406:	b083      	sub	sp, #12
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800440c:	2301      	movs	r3, #1
}
 800440e:	4618      	mov	r0, r3
 8004410:	370c      	adds	r7, #12
 8004412:	46bd      	mov	sp, r7
 8004414:	bc80      	pop	{r7}
 8004416:	4770      	bx	lr

08004418 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004418:	b480      	push	{r7}
 800441a:	b085      	sub	sp, #20
 800441c:	af00      	add	r7, sp, #0
 800441e:	60f8      	str	r0, [r7, #12]
 8004420:	60b9      	str	r1, [r7, #8]
 8004422:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004424:	2300      	movs	r3, #0
}
 8004426:	4618      	mov	r0, r3
 8004428:	3714      	adds	r7, #20
 800442a:	46bd      	mov	sp, r7
 800442c:	bc80      	pop	{r7}
 800442e:	4770      	bx	lr

08004430 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b086      	sub	sp, #24
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004438:	4a14      	ldr	r2, [pc, #80]	@ (800448c <_sbrk+0x5c>)
 800443a:	4b15      	ldr	r3, [pc, #84]	@ (8004490 <_sbrk+0x60>)
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004444:	4b13      	ldr	r3, [pc, #76]	@ (8004494 <_sbrk+0x64>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d102      	bne.n	8004452 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800444c:	4b11      	ldr	r3, [pc, #68]	@ (8004494 <_sbrk+0x64>)
 800444e:	4a12      	ldr	r2, [pc, #72]	@ (8004498 <_sbrk+0x68>)
 8004450:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004452:	4b10      	ldr	r3, [pc, #64]	@ (8004494 <_sbrk+0x64>)
 8004454:	681a      	ldr	r2, [r3, #0]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	4413      	add	r3, r2
 800445a:	693a      	ldr	r2, [r7, #16]
 800445c:	429a      	cmp	r2, r3
 800445e:	d207      	bcs.n	8004470 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004460:	f00a fd70 	bl	800ef44 <__errno>
 8004464:	4603      	mov	r3, r0
 8004466:	220c      	movs	r2, #12
 8004468:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800446a:	f04f 33ff 	mov.w	r3, #4294967295
 800446e:	e009      	b.n	8004484 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004470:	4b08      	ldr	r3, [pc, #32]	@ (8004494 <_sbrk+0x64>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004476:	4b07      	ldr	r3, [pc, #28]	@ (8004494 <_sbrk+0x64>)
 8004478:	681a      	ldr	r2, [r3, #0]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4413      	add	r3, r2
 800447e:	4a05      	ldr	r2, [pc, #20]	@ (8004494 <_sbrk+0x64>)
 8004480:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004482:	68fb      	ldr	r3, [r7, #12]
}
 8004484:	4618      	mov	r0, r3
 8004486:	3718      	adds	r7, #24
 8004488:	46bd      	mov	sp, r7
 800448a:	bd80      	pop	{r7, pc}
 800448c:	2000c000 	.word	0x2000c000
 8004490:	00000400 	.word	0x00000400
 8004494:	20000828 	.word	0x20000828
 8004498:	20005b90 	.word	0x20005b90

0800449c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800449c:	b480      	push	{r7}
 800449e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80044a0:	bf00      	nop
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bc80      	pop	{r7}
 80044a6:	4770      	bx	lr

080044a8 <MX_UART5_Init>:
UART_HandleTypeDef huart5;
UART_HandleTypeDef huart1;

/* UART5 init function */
void MX_UART5_Init(void)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80044ac:	4b11      	ldr	r3, [pc, #68]	@ (80044f4 <MX_UART5_Init+0x4c>)
 80044ae:	4a12      	ldr	r2, [pc, #72]	@ (80044f8 <MX_UART5_Init+0x50>)
 80044b0:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80044b2:	4b10      	ldr	r3, [pc, #64]	@ (80044f4 <MX_UART5_Init+0x4c>)
 80044b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80044b8:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80044ba:	4b0e      	ldr	r3, [pc, #56]	@ (80044f4 <MX_UART5_Init+0x4c>)
 80044bc:	2200      	movs	r2, #0
 80044be:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_2;
 80044c0:	4b0c      	ldr	r3, [pc, #48]	@ (80044f4 <MX_UART5_Init+0x4c>)
 80044c2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80044c6:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80044c8:	4b0a      	ldr	r3, [pc, #40]	@ (80044f4 <MX_UART5_Init+0x4c>)
 80044ca:	2200      	movs	r2, #0
 80044cc:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80044ce:	4b09      	ldr	r3, [pc, #36]	@ (80044f4 <MX_UART5_Init+0x4c>)
 80044d0:	220c      	movs	r2, #12
 80044d2:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80044d4:	4b07      	ldr	r3, [pc, #28]	@ (80044f4 <MX_UART5_Init+0x4c>)
 80044d6:	2200      	movs	r2, #0
 80044d8:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80044da:	4b06      	ldr	r3, [pc, #24]	@ (80044f4 <MX_UART5_Init+0x4c>)
 80044dc:	2200      	movs	r2, #0
 80044de:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80044e0:	4804      	ldr	r0, [pc, #16]	@ (80044f4 <MX_UART5_Init+0x4c>)
 80044e2:	f005 f915 	bl	8009710 <HAL_UART_Init>
 80044e6:	4603      	mov	r3, r0
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d001      	beq.n	80044f0 <MX_UART5_Init+0x48>
  {
    Error_Handler();
 80044ec:	f7fe fe60 	bl	80031b0 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80044f0:	bf00      	nop
 80044f2:	bd80      	pop	{r7, pc}
 80044f4:	2000082c 	.word	0x2000082c
 80044f8:	40005000 	.word	0x40005000

080044fc <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004500:	4b11      	ldr	r3, [pc, #68]	@ (8004548 <MX_USART1_UART_Init+0x4c>)
 8004502:	4a12      	ldr	r2, [pc, #72]	@ (800454c <MX_USART1_UART_Init+0x50>)
 8004504:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 230400;
 8004506:	4b10      	ldr	r3, [pc, #64]	@ (8004548 <MX_USART1_UART_Init+0x4c>)
 8004508:	f44f 3261 	mov.w	r2, #230400	@ 0x38400
 800450c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800450e:	4b0e      	ldr	r3, [pc, #56]	@ (8004548 <MX_USART1_UART_Init+0x4c>)
 8004510:	2200      	movs	r2, #0
 8004512:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004514:	4b0c      	ldr	r3, [pc, #48]	@ (8004548 <MX_USART1_UART_Init+0x4c>)
 8004516:	2200      	movs	r2, #0
 8004518:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800451a:	4b0b      	ldr	r3, [pc, #44]	@ (8004548 <MX_USART1_UART_Init+0x4c>)
 800451c:	2200      	movs	r2, #0
 800451e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004520:	4b09      	ldr	r3, [pc, #36]	@ (8004548 <MX_USART1_UART_Init+0x4c>)
 8004522:	220c      	movs	r2, #12
 8004524:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004526:	4b08      	ldr	r3, [pc, #32]	@ (8004548 <MX_USART1_UART_Init+0x4c>)
 8004528:	2200      	movs	r2, #0
 800452a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800452c:	4b06      	ldr	r3, [pc, #24]	@ (8004548 <MX_USART1_UART_Init+0x4c>)
 800452e:	2200      	movs	r2, #0
 8004530:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004532:	4805      	ldr	r0, [pc, #20]	@ (8004548 <MX_USART1_UART_Init+0x4c>)
 8004534:	f005 f8ec 	bl	8009710 <HAL_UART_Init>
 8004538:	4603      	mov	r3, r0
 800453a:	2b00      	cmp	r3, #0
 800453c:	d001      	beq.n	8004542 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800453e:	f7fe fe37 	bl	80031b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004542:	bf00      	nop
 8004544:	bd80      	pop	{r7, pc}
 8004546:	bf00      	nop
 8004548:	20000874 	.word	0x20000874
 800454c:	40013800 	.word	0x40013800

08004550 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b08c      	sub	sp, #48	@ 0x30
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004558:	f107 0320 	add.w	r3, r7, #32
 800455c:	2200      	movs	r2, #0
 800455e:	601a      	str	r2, [r3, #0]
 8004560:	605a      	str	r2, [r3, #4]
 8004562:	609a      	str	r2, [r3, #8]
 8004564:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==UART5)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a3e      	ldr	r2, [pc, #248]	@ (8004664 <HAL_UART_MspInit+0x114>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d13d      	bne.n	80045ec <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8004570:	4b3d      	ldr	r3, [pc, #244]	@ (8004668 <HAL_UART_MspInit+0x118>)
 8004572:	69db      	ldr	r3, [r3, #28]
 8004574:	4a3c      	ldr	r2, [pc, #240]	@ (8004668 <HAL_UART_MspInit+0x118>)
 8004576:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800457a:	61d3      	str	r3, [r2, #28]
 800457c:	4b3a      	ldr	r3, [pc, #232]	@ (8004668 <HAL_UART_MspInit+0x118>)
 800457e:	69db      	ldr	r3, [r3, #28]
 8004580:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004584:	61fb      	str	r3, [r7, #28]
 8004586:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004588:	4b37      	ldr	r3, [pc, #220]	@ (8004668 <HAL_UART_MspInit+0x118>)
 800458a:	699b      	ldr	r3, [r3, #24]
 800458c:	4a36      	ldr	r2, [pc, #216]	@ (8004668 <HAL_UART_MspInit+0x118>)
 800458e:	f043 0310 	orr.w	r3, r3, #16
 8004592:	6193      	str	r3, [r2, #24]
 8004594:	4b34      	ldr	r3, [pc, #208]	@ (8004668 <HAL_UART_MspInit+0x118>)
 8004596:	699b      	ldr	r3, [r3, #24]
 8004598:	f003 0310 	and.w	r3, r3, #16
 800459c:	61bb      	str	r3, [r7, #24]
 800459e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80045a0:	4b31      	ldr	r3, [pc, #196]	@ (8004668 <HAL_UART_MspInit+0x118>)
 80045a2:	699b      	ldr	r3, [r3, #24]
 80045a4:	4a30      	ldr	r2, [pc, #192]	@ (8004668 <HAL_UART_MspInit+0x118>)
 80045a6:	f043 0320 	orr.w	r3, r3, #32
 80045aa:	6193      	str	r3, [r2, #24]
 80045ac:	4b2e      	ldr	r3, [pc, #184]	@ (8004668 <HAL_UART_MspInit+0x118>)
 80045ae:	699b      	ldr	r3, [r3, #24]
 80045b0:	f003 0320 	and.w	r3, r3, #32
 80045b4:	617b      	str	r3, [r7, #20]
 80045b6:	697b      	ldr	r3, [r7, #20]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80045b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80045bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045be:	2302      	movs	r3, #2
 80045c0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80045c2:	2303      	movs	r3, #3
 80045c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045c6:	f107 0320 	add.w	r3, r7, #32
 80045ca:	4619      	mov	r1, r3
 80045cc:	4827      	ldr	r0, [pc, #156]	@ (800466c <HAL_UART_MspInit+0x11c>)
 80045ce:	f000 fff1 	bl	80055b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80045d2:	2304      	movs	r3, #4
 80045d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80045d6:	2300      	movs	r3, #0
 80045d8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045da:	2300      	movs	r3, #0
 80045dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80045de:	f107 0320 	add.w	r3, r7, #32
 80045e2:	4619      	mov	r1, r3
 80045e4:	4822      	ldr	r0, [pc, #136]	@ (8004670 <HAL_UART_MspInit+0x120>)
 80045e6:	f000 ffe5 	bl	80055b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80045ea:	e036      	b.n	800465a <HAL_UART_MspInit+0x10a>
  else if(uartHandle->Instance==USART1)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a20      	ldr	r2, [pc, #128]	@ (8004674 <HAL_UART_MspInit+0x124>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d131      	bne.n	800465a <HAL_UART_MspInit+0x10a>
    __HAL_RCC_USART1_CLK_ENABLE();
 80045f6:	4b1c      	ldr	r3, [pc, #112]	@ (8004668 <HAL_UART_MspInit+0x118>)
 80045f8:	699b      	ldr	r3, [r3, #24]
 80045fa:	4a1b      	ldr	r2, [pc, #108]	@ (8004668 <HAL_UART_MspInit+0x118>)
 80045fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004600:	6193      	str	r3, [r2, #24]
 8004602:	4b19      	ldr	r3, [pc, #100]	@ (8004668 <HAL_UART_MspInit+0x118>)
 8004604:	699b      	ldr	r3, [r3, #24]
 8004606:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800460a:	613b      	str	r3, [r7, #16]
 800460c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800460e:	4b16      	ldr	r3, [pc, #88]	@ (8004668 <HAL_UART_MspInit+0x118>)
 8004610:	699b      	ldr	r3, [r3, #24]
 8004612:	4a15      	ldr	r2, [pc, #84]	@ (8004668 <HAL_UART_MspInit+0x118>)
 8004614:	f043 0304 	orr.w	r3, r3, #4
 8004618:	6193      	str	r3, [r2, #24]
 800461a:	4b13      	ldr	r3, [pc, #76]	@ (8004668 <HAL_UART_MspInit+0x118>)
 800461c:	699b      	ldr	r3, [r3, #24]
 800461e:	f003 0304 	and.w	r3, r3, #4
 8004622:	60fb      	str	r3, [r7, #12]
 8004624:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = RADIO_TX_Pin;
 8004626:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800462a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800462c:	2302      	movs	r3, #2
 800462e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004630:	2303      	movs	r3, #3
 8004632:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(RADIO_TX_GPIO_Port, &GPIO_InitStruct);
 8004634:	f107 0320 	add.w	r3, r7, #32
 8004638:	4619      	mov	r1, r3
 800463a:	480f      	ldr	r0, [pc, #60]	@ (8004678 <HAL_UART_MspInit+0x128>)
 800463c:	f000 ffba 	bl	80055b4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RADIO_RX_Pin;
 8004640:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004644:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004646:	2300      	movs	r3, #0
 8004648:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800464a:	2300      	movs	r3, #0
 800464c:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(RADIO_RX_GPIO_Port, &GPIO_InitStruct);
 800464e:	f107 0320 	add.w	r3, r7, #32
 8004652:	4619      	mov	r1, r3
 8004654:	4808      	ldr	r0, [pc, #32]	@ (8004678 <HAL_UART_MspInit+0x128>)
 8004656:	f000 ffad 	bl	80055b4 <HAL_GPIO_Init>
}
 800465a:	bf00      	nop
 800465c:	3730      	adds	r7, #48	@ 0x30
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}
 8004662:	bf00      	nop
 8004664:	40005000 	.word	0x40005000
 8004668:	40021000 	.word	0x40021000
 800466c:	40011000 	.word	0x40011000
 8004670:	40011400 	.word	0x40011400
 8004674:	40013800 	.word	0x40013800
 8004678:	40010800 	.word	0x40010800

0800467c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800467c:	f7ff ff0e 	bl	800449c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004680:	480b      	ldr	r0, [pc, #44]	@ (80046b0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8004682:	490c      	ldr	r1, [pc, #48]	@ (80046b4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8004684:	4a0c      	ldr	r2, [pc, #48]	@ (80046b8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8004686:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004688:	e002      	b.n	8004690 <LoopCopyDataInit>

0800468a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800468a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800468c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800468e:	3304      	adds	r3, #4

08004690 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004690:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004692:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004694:	d3f9      	bcc.n	800468a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004696:	4a09      	ldr	r2, [pc, #36]	@ (80046bc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8004698:	4c09      	ldr	r4, [pc, #36]	@ (80046c0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800469a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800469c:	e001      	b.n	80046a2 <LoopFillZerobss>

0800469e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800469e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80046a0:	3204      	adds	r2, #4

080046a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80046a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80046a4:	d3fb      	bcc.n	800469e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80046a6:	f00a fc53 	bl	800ef50 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80046aa:	f7fe fcc7 	bl	800303c <main>
  bx lr
 80046ae:	4770      	bx	lr
  ldr r0, =_sdata
 80046b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80046b4:	20000330 	.word	0x20000330
  ldr r2, =_sidata
 80046b8:	080125e8 	.word	0x080125e8
  ldr r2, =_sbss
 80046bc:	20000330 	.word	0x20000330
  ldr r4, =_ebss
 80046c0:	20005b90 	.word	0x20005b90

080046c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80046c4:	e7fe      	b.n	80046c4 <ADC1_2_IRQHandler>
	...

080046c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80046cc:	4b08      	ldr	r3, [pc, #32]	@ (80046f0 <HAL_Init+0x28>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a07      	ldr	r2, [pc, #28]	@ (80046f0 <HAL_Init+0x28>)
 80046d2:	f043 0310 	orr.w	r3, r3, #16
 80046d6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80046d8:	2003      	movs	r0, #3
 80046da:	f000 ff35 	bl	8005548 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80046de:	200f      	movs	r0, #15
 80046e0:	f7ff fdb4 	bl	800424c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80046e4:	f7ff fd7a 	bl	80041dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80046e8:	2300      	movs	r3, #0
}
 80046ea:	4618      	mov	r0, r3
 80046ec:	bd80      	pop	{r7, pc}
 80046ee:	bf00      	nop
 80046f0:	40022000 	.word	0x40022000

080046f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80046f4:	b480      	push	{r7}
 80046f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80046f8:	4b05      	ldr	r3, [pc, #20]	@ (8004710 <HAL_IncTick+0x1c>)
 80046fa:	781b      	ldrb	r3, [r3, #0]
 80046fc:	461a      	mov	r2, r3
 80046fe:	4b05      	ldr	r3, [pc, #20]	@ (8004714 <HAL_IncTick+0x20>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4413      	add	r3, r2
 8004704:	4a03      	ldr	r2, [pc, #12]	@ (8004714 <HAL_IncTick+0x20>)
 8004706:	6013      	str	r3, [r2, #0]
}
 8004708:	bf00      	nop
 800470a:	46bd      	mov	sp, r7
 800470c:	bc80      	pop	{r7}
 800470e:	4770      	bx	lr
 8004710:	200000e8 	.word	0x200000e8
 8004714:	200008bc 	.word	0x200008bc

08004718 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004718:	b480      	push	{r7}
 800471a:	af00      	add	r7, sp, #0
  return uwTick;
 800471c:	4b02      	ldr	r3, [pc, #8]	@ (8004728 <HAL_GetTick+0x10>)
 800471e:	681b      	ldr	r3, [r3, #0]
}
 8004720:	4618      	mov	r0, r3
 8004722:	46bd      	mov	sp, r7
 8004724:	bc80      	pop	{r7}
 8004726:	4770      	bx	lr
 8004728:	200008bc 	.word	0x200008bc

0800472c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b084      	sub	sp, #16
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004734:	f7ff fff0 	bl	8004718 <HAL_GetTick>
 8004738:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004744:	d005      	beq.n	8004752 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004746:	4b0a      	ldr	r3, [pc, #40]	@ (8004770 <HAL_Delay+0x44>)
 8004748:	781b      	ldrb	r3, [r3, #0]
 800474a:	461a      	mov	r2, r3
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	4413      	add	r3, r2
 8004750:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004752:	bf00      	nop
 8004754:	f7ff ffe0 	bl	8004718 <HAL_GetTick>
 8004758:	4602      	mov	r2, r0
 800475a:	68bb      	ldr	r3, [r7, #8]
 800475c:	1ad3      	subs	r3, r2, r3
 800475e:	68fa      	ldr	r2, [r7, #12]
 8004760:	429a      	cmp	r2, r3
 8004762:	d8f7      	bhi.n	8004754 <HAL_Delay+0x28>
  {
  }
}
 8004764:	bf00      	nop
 8004766:	bf00      	nop
 8004768:	3710      	adds	r7, #16
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}
 800476e:	bf00      	nop
 8004770:	200000e8 	.word	0x200000e8

08004774 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b084      	sub	sp, #16
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d101      	bne.n	8004786 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8004782:	2301      	movs	r3, #1
 8004784:	e0ed      	b.n	8004962 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	f893 3020 	ldrb.w	r3, [r3, #32]
 800478c:	b2db      	uxtb	r3, r3
 800478e:	2b00      	cmp	r3, #0
 8004790:	d102      	bne.n	8004798 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004792:	6878      	ldr	r0, [r7, #4]
 8004794:	f7fc fdb8 	bl	8001308 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	681a      	ldr	r2, [r3, #0]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f042 0201 	orr.w	r2, r2, #1
 80047a6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80047a8:	f7ff ffb6 	bl	8004718 <HAL_GetTick>
 80047ac:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80047ae:	e012      	b.n	80047d6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80047b0:	f7ff ffb2 	bl	8004718 <HAL_GetTick>
 80047b4:	4602      	mov	r2, r0
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	1ad3      	subs	r3, r2, r3
 80047ba:	2b0a      	cmp	r3, #10
 80047bc:	d90b      	bls.n	80047d6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047c2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2205      	movs	r2, #5
 80047ce:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	e0c5      	b.n	8004962 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	f003 0301 	and.w	r3, r3, #1
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d0e5      	beq.n	80047b0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	681a      	ldr	r2, [r3, #0]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f022 0202 	bic.w	r2, r2, #2
 80047f2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80047f4:	f7ff ff90 	bl	8004718 <HAL_GetTick>
 80047f8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80047fa:	e012      	b.n	8004822 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80047fc:	f7ff ff8c 	bl	8004718 <HAL_GetTick>
 8004800:	4602      	mov	r2, r0
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	1ad3      	subs	r3, r2, r3
 8004806:	2b0a      	cmp	r3, #10
 8004808:	d90b      	bls.n	8004822 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800480e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2205      	movs	r2, #5
 800481a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	e09f      	b.n	8004962 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	f003 0302 	and.w	r3, r3, #2
 800482c:	2b00      	cmp	r3, #0
 800482e:	d1e5      	bne.n	80047fc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	7e1b      	ldrb	r3, [r3, #24]
 8004834:	2b01      	cmp	r3, #1
 8004836:	d108      	bne.n	800484a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	681a      	ldr	r2, [r3, #0]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004846:	601a      	str	r2, [r3, #0]
 8004848:	e007      	b.n	800485a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	681a      	ldr	r2, [r3, #0]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004858:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	7e5b      	ldrb	r3, [r3, #25]
 800485e:	2b01      	cmp	r3, #1
 8004860:	d108      	bne.n	8004874 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004870:	601a      	str	r2, [r3, #0]
 8004872:	e007      	b.n	8004884 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004882:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	7e9b      	ldrb	r3, [r3, #26]
 8004888:	2b01      	cmp	r3, #1
 800488a:	d108      	bne.n	800489e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f042 0220 	orr.w	r2, r2, #32
 800489a:	601a      	str	r2, [r3, #0]
 800489c:	e007      	b.n	80048ae <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f022 0220 	bic.w	r2, r2, #32
 80048ac:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	7edb      	ldrb	r3, [r3, #27]
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d108      	bne.n	80048c8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f022 0210 	bic.w	r2, r2, #16
 80048c4:	601a      	str	r2, [r3, #0]
 80048c6:	e007      	b.n	80048d8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	681a      	ldr	r2, [r3, #0]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f042 0210 	orr.w	r2, r2, #16
 80048d6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	7f1b      	ldrb	r3, [r3, #28]
 80048dc:	2b01      	cmp	r3, #1
 80048de:	d108      	bne.n	80048f2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f042 0208 	orr.w	r2, r2, #8
 80048ee:	601a      	str	r2, [r3, #0]
 80048f0:	e007      	b.n	8004902 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	681a      	ldr	r2, [r3, #0]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f022 0208 	bic.w	r2, r2, #8
 8004900:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	7f5b      	ldrb	r3, [r3, #29]
 8004906:	2b01      	cmp	r3, #1
 8004908:	d108      	bne.n	800491c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f042 0204 	orr.w	r2, r2, #4
 8004918:	601a      	str	r2, [r3, #0]
 800491a:	e007      	b.n	800492c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	681a      	ldr	r2, [r3, #0]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f022 0204 	bic.w	r2, r2, #4
 800492a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	689a      	ldr	r2, [r3, #8]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	68db      	ldr	r3, [r3, #12]
 8004934:	431a      	orrs	r2, r3
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	691b      	ldr	r3, [r3, #16]
 800493a:	431a      	orrs	r2, r3
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	695b      	ldr	r3, [r3, #20]
 8004940:	ea42 0103 	orr.w	r1, r2, r3
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	1e5a      	subs	r2, r3, #1
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	430a      	orrs	r2, r1
 8004950:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2200      	movs	r2, #0
 8004956:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2201      	movs	r2, #1
 800495c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004960:	2300      	movs	r3, #0
}
 8004962:	4618      	mov	r0, r3
 8004964:	3710      	adds	r7, #16
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}

0800496a <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800496a:	b480      	push	{r7}
 800496c:	b087      	sub	sp, #28
 800496e:	af00      	add	r7, sp, #0
 8004970:	6078      	str	r0, [r7, #4]
 8004972:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004980:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8004982:	7cfb      	ldrb	r3, [r7, #19]
 8004984:	2b01      	cmp	r3, #1
 8004986:	d003      	beq.n	8004990 <HAL_CAN_ConfigFilter+0x26>
 8004988:	7cfb      	ldrb	r3, [r7, #19]
 800498a:	2b02      	cmp	r3, #2
 800498c:	f040 80aa 	bne.w	8004ae4 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004990:	697b      	ldr	r3, [r7, #20]
 8004992:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004996:	f043 0201 	orr.w	r2, r3, #1
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	695b      	ldr	r3, [r3, #20]
 80049a4:	f003 031f 	and.w	r3, r3, #31
 80049a8:	2201      	movs	r2, #1
 80049aa:	fa02 f303 	lsl.w	r3, r2, r3
 80049ae:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80049b0:	697b      	ldr	r3, [r7, #20]
 80049b2:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	43db      	mvns	r3, r3
 80049ba:	401a      	ands	r2, r3
 80049bc:	697b      	ldr	r3, [r7, #20]
 80049be:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	69db      	ldr	r3, [r3, #28]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d123      	bne.n	8004a12 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	43db      	mvns	r3, r3
 80049d4:	401a      	ands	r2, r3
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	68db      	ldr	r3, [r3, #12]
 80049e0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80049e8:	683a      	ldr	r2, [r7, #0]
 80049ea:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80049ec:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	3248      	adds	r2, #72	@ 0x48
 80049f2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004a06:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004a08:	6979      	ldr	r1, [r7, #20]
 8004a0a:	3348      	adds	r3, #72	@ 0x48
 8004a0c:	00db      	lsls	r3, r3, #3
 8004a0e:	440b      	add	r3, r1
 8004a10:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	69db      	ldr	r3, [r3, #28]
 8004a16:	2b01      	cmp	r3, #1
 8004a18:	d122      	bne.n	8004a60 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	431a      	orrs	r2, r3
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004a36:	683a      	ldr	r2, [r7, #0]
 8004a38:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004a3a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	3248      	adds	r2, #72	@ 0x48
 8004a40:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	68db      	ldr	r3, [r3, #12]
 8004a4e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004a54:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004a56:	6979      	ldr	r1, [r7, #20]
 8004a58:	3348      	adds	r3, #72	@ 0x48
 8004a5a:	00db      	lsls	r3, r3, #3
 8004a5c:	440b      	add	r3, r1
 8004a5e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	699b      	ldr	r3, [r3, #24]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d109      	bne.n	8004a7c <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	43db      	mvns	r3, r3
 8004a72:	401a      	ands	r2, r3
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8004a7a:	e007      	b.n	8004a8c <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	431a      	orrs	r2, r3
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	691b      	ldr	r3, [r3, #16]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d109      	bne.n	8004aa8 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	43db      	mvns	r3, r3
 8004a9e:	401a      	ands	r2, r3
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8004aa6:	e007      	b.n	8004ab8 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	431a      	orrs	r2, r3
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	6a1b      	ldr	r3, [r3, #32]
 8004abc:	2b01      	cmp	r3, #1
 8004abe:	d107      	bne.n	8004ad0 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	431a      	orrs	r2, r3
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004ad0:	697b      	ldr	r3, [r7, #20]
 8004ad2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004ad6:	f023 0201 	bic.w	r2, r3, #1
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	e006      	b.n	8004af2 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ae8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004af0:	2301      	movs	r3, #1
  }
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	371c      	adds	r7, #28
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bc80      	pop	{r7}
 8004afa:	4770      	bx	lr

08004afc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b084      	sub	sp, #16
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b0a:	b2db      	uxtb	r3, r3
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d12e      	bne.n	8004b6e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2202      	movs	r2, #2
 8004b14:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f022 0201 	bic.w	r2, r2, #1
 8004b26:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004b28:	f7ff fdf6 	bl	8004718 <HAL_GetTick>
 8004b2c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004b2e:	e012      	b.n	8004b56 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004b30:	f7ff fdf2 	bl	8004718 <HAL_GetTick>
 8004b34:	4602      	mov	r2, r0
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	1ad3      	subs	r3, r2, r3
 8004b3a:	2b0a      	cmp	r3, #10
 8004b3c:	d90b      	bls.n	8004b56 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b42:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2205      	movs	r2, #5
 8004b4e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004b52:	2301      	movs	r3, #1
 8004b54:	e012      	b.n	8004b7c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	f003 0301 	and.w	r3, r3, #1
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d1e5      	bne.n	8004b30 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2200      	movs	r2, #0
 8004b68:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	e006      	b.n	8004b7c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b72:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
  }
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	3710      	adds	r7, #16
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd80      	pop	{r7, pc}

08004b84 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b089      	sub	sp, #36	@ 0x24
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	60f8      	str	r0, [r7, #12]
 8004b8c:	60b9      	str	r1, [r7, #8]
 8004b8e:	607a      	str	r2, [r7, #4]
 8004b90:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b98:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8004ba2:	7ffb      	ldrb	r3, [r7, #31]
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	d003      	beq.n	8004bb0 <HAL_CAN_AddTxMessage+0x2c>
 8004ba8:	7ffb      	ldrb	r3, [r7, #31]
 8004baa:	2b02      	cmp	r3, #2
 8004bac:	f040 80ad 	bne.w	8004d0a <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004bb0:	69bb      	ldr	r3, [r7, #24]
 8004bb2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d10a      	bne.n	8004bd0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004bba:	69bb      	ldr	r3, [r7, #24]
 8004bbc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d105      	bne.n	8004bd0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8004bc4:	69bb      	ldr	r3, [r7, #24]
 8004bc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	f000 8095 	beq.w	8004cfa <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8004bd0:	69bb      	ldr	r3, [r7, #24]
 8004bd2:	0e1b      	lsrs	r3, r3, #24
 8004bd4:	f003 0303 	and.w	r3, r3, #3
 8004bd8:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8004bda:	2201      	movs	r2, #1
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	409a      	lsls	r2, r3
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	689b      	ldr	r3, [r3, #8]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d10d      	bne.n	8004c08 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004bf6:	68f9      	ldr	r1, [r7, #12]
 8004bf8:	6809      	ldr	r1, [r1, #0]
 8004bfa:	431a      	orrs	r2, r3
 8004bfc:	697b      	ldr	r3, [r7, #20]
 8004bfe:	3318      	adds	r3, #24
 8004c00:	011b      	lsls	r3, r3, #4
 8004c02:	440b      	add	r3, r1
 8004c04:	601a      	str	r2, [r3, #0]
 8004c06:	e00f      	b.n	8004c28 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004c12:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004c18:	68f9      	ldr	r1, [r7, #12]
 8004c1a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8004c1c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	3318      	adds	r3, #24
 8004c22:	011b      	lsls	r3, r3, #4
 8004c24:	440b      	add	r3, r1
 8004c26:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	6819      	ldr	r1, [r3, #0]
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	691a      	ldr	r2, [r3, #16]
 8004c30:	697b      	ldr	r3, [r7, #20]
 8004c32:	3318      	adds	r3, #24
 8004c34:	011b      	lsls	r3, r3, #4
 8004c36:	440b      	add	r3, r1
 8004c38:	3304      	adds	r3, #4
 8004c3a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8004c3c:	68bb      	ldr	r3, [r7, #8]
 8004c3e:	7d1b      	ldrb	r3, [r3, #20]
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	d111      	bne.n	8004c68 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681a      	ldr	r2, [r3, #0]
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	3318      	adds	r3, #24
 8004c4c:	011b      	lsls	r3, r3, #4
 8004c4e:	4413      	add	r3, r2
 8004c50:	3304      	adds	r3, #4
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	68fa      	ldr	r2, [r7, #12]
 8004c56:	6811      	ldr	r1, [r2, #0]
 8004c58:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	3318      	adds	r3, #24
 8004c60:	011b      	lsls	r3, r3, #4
 8004c62:	440b      	add	r3, r1
 8004c64:	3304      	adds	r3, #4
 8004c66:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	3307      	adds	r3, #7
 8004c6c:	781b      	ldrb	r3, [r3, #0]
 8004c6e:	061a      	lsls	r2, r3, #24
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	3306      	adds	r3, #6
 8004c74:	781b      	ldrb	r3, [r3, #0]
 8004c76:	041b      	lsls	r3, r3, #16
 8004c78:	431a      	orrs	r2, r3
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	3305      	adds	r3, #5
 8004c7e:	781b      	ldrb	r3, [r3, #0]
 8004c80:	021b      	lsls	r3, r3, #8
 8004c82:	4313      	orrs	r3, r2
 8004c84:	687a      	ldr	r2, [r7, #4]
 8004c86:	3204      	adds	r2, #4
 8004c88:	7812      	ldrb	r2, [r2, #0]
 8004c8a:	4610      	mov	r0, r2
 8004c8c:	68fa      	ldr	r2, [r7, #12]
 8004c8e:	6811      	ldr	r1, [r2, #0]
 8004c90:	ea43 0200 	orr.w	r2, r3, r0
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	011b      	lsls	r3, r3, #4
 8004c98:	440b      	add	r3, r1
 8004c9a:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8004c9e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	3303      	adds	r3, #3
 8004ca4:	781b      	ldrb	r3, [r3, #0]
 8004ca6:	061a      	lsls	r2, r3, #24
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	3302      	adds	r3, #2
 8004cac:	781b      	ldrb	r3, [r3, #0]
 8004cae:	041b      	lsls	r3, r3, #16
 8004cb0:	431a      	orrs	r2, r3
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	3301      	adds	r3, #1
 8004cb6:	781b      	ldrb	r3, [r3, #0]
 8004cb8:	021b      	lsls	r3, r3, #8
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	687a      	ldr	r2, [r7, #4]
 8004cbe:	7812      	ldrb	r2, [r2, #0]
 8004cc0:	4610      	mov	r0, r2
 8004cc2:	68fa      	ldr	r2, [r7, #12]
 8004cc4:	6811      	ldr	r1, [r2, #0]
 8004cc6:	ea43 0200 	orr.w	r2, r3, r0
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	011b      	lsls	r3, r3, #4
 8004cce:	440b      	add	r3, r1
 8004cd0:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8004cd4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681a      	ldr	r2, [r3, #0]
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	3318      	adds	r3, #24
 8004cde:	011b      	lsls	r3, r3, #4
 8004ce0:	4413      	add	r3, r2
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	68fa      	ldr	r2, [r7, #12]
 8004ce6:	6811      	ldr	r1, [r2, #0]
 8004ce8:	f043 0201 	orr.w	r2, r3, #1
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	3318      	adds	r3, #24
 8004cf0:	011b      	lsls	r3, r3, #4
 8004cf2:	440b      	add	r3, r1
 8004cf4:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	e00e      	b.n	8004d18 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cfe:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	e006      	b.n	8004d18 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d0e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004d16:	2301      	movs	r3, #1
  }
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	3724      	adds	r7, #36	@ 0x24
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bc80      	pop	{r7}
 8004d20:	4770      	bx	lr

08004d22 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8004d22:	b480      	push	{r7}
 8004d24:	b087      	sub	sp, #28
 8004d26:	af00      	add	r7, sp, #0
 8004d28:	60f8      	str	r0, [r7, #12]
 8004d2a:	60b9      	str	r1, [r7, #8]
 8004d2c:	607a      	str	r2, [r7, #4]
 8004d2e:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d36:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004d38:	7dfb      	ldrb	r3, [r7, #23]
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	d003      	beq.n	8004d46 <HAL_CAN_GetRxMessage+0x24>
 8004d3e:	7dfb      	ldrb	r3, [r7, #23]
 8004d40:	2b02      	cmp	r3, #2
 8004d42:	f040 8103 	bne.w	8004f4c <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d10e      	bne.n	8004d6a <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	68db      	ldr	r3, [r3, #12]
 8004d52:	f003 0303 	and.w	r3, r3, #3
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d116      	bne.n	8004d88 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d5e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8004d66:	2301      	movs	r3, #1
 8004d68:	e0f7      	b.n	8004f5a <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	691b      	ldr	r3, [r3, #16]
 8004d70:	f003 0303 	and.w	r3, r3, #3
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d107      	bne.n	8004d88 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d7c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8004d84:	2301      	movs	r3, #1
 8004d86:	e0e8      	b.n	8004f5a <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681a      	ldr	r2, [r3, #0]
 8004d8c:	68bb      	ldr	r3, [r7, #8]
 8004d8e:	331b      	adds	r3, #27
 8004d90:	011b      	lsls	r3, r3, #4
 8004d92:	4413      	add	r3, r2
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 0204 	and.w	r2, r3, #4
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d10c      	bne.n	8004dc0 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681a      	ldr	r2, [r3, #0]
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	331b      	adds	r3, #27
 8004dae:	011b      	lsls	r3, r3, #4
 8004db0:	4413      	add	r3, r2
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	0d5b      	lsrs	r3, r3, #21
 8004db6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	601a      	str	r2, [r3, #0]
 8004dbe:	e00b      	b.n	8004dd8 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681a      	ldr	r2, [r3, #0]
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	331b      	adds	r3, #27
 8004dc8:	011b      	lsls	r3, r3, #4
 8004dca:	4413      	add	r3, r2
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	08db      	lsrs	r3, r3, #3
 8004dd0:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681a      	ldr	r2, [r3, #0]
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	331b      	adds	r3, #27
 8004de0:	011b      	lsls	r3, r3, #4
 8004de2:	4413      	add	r3, r2
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 0202 	and.w	r2, r3, #2
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	331b      	adds	r3, #27
 8004df6:	011b      	lsls	r3, r3, #4
 8004df8:	4413      	add	r3, r2
 8004dfa:	3304      	adds	r3, #4
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f003 0308 	and.w	r3, r3, #8
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d003      	beq.n	8004e0e <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2208      	movs	r2, #8
 8004e0a:	611a      	str	r2, [r3, #16]
 8004e0c:	e00b      	b.n	8004e26 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681a      	ldr	r2, [r3, #0]
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	331b      	adds	r3, #27
 8004e16:	011b      	lsls	r3, r3, #4
 8004e18:	4413      	add	r3, r2
 8004e1a:	3304      	adds	r3, #4
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f003 020f 	and.w	r2, r3, #15
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	331b      	adds	r3, #27
 8004e2e:	011b      	lsls	r3, r3, #4
 8004e30:	4413      	add	r3, r2
 8004e32:	3304      	adds	r3, #4
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	0a1b      	lsrs	r3, r3, #8
 8004e38:	b2da      	uxtb	r2, r3
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681a      	ldr	r2, [r3, #0]
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	331b      	adds	r3, #27
 8004e46:	011b      	lsls	r3, r3, #4
 8004e48:	4413      	add	r3, r2
 8004e4a:	3304      	adds	r3, #4
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	0c1b      	lsrs	r3, r3, #16
 8004e50:	b29a      	uxth	r2, r3
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681a      	ldr	r2, [r3, #0]
 8004e5a:	68bb      	ldr	r3, [r7, #8]
 8004e5c:	011b      	lsls	r3, r3, #4
 8004e5e:	4413      	add	r3, r2
 8004e60:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	b2da      	uxtb	r2, r3
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681a      	ldr	r2, [r3, #0]
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	011b      	lsls	r3, r3, #4
 8004e74:	4413      	add	r3, r2
 8004e76:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	0a1a      	lsrs	r2, r3, #8
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	3301      	adds	r3, #1
 8004e82:	b2d2      	uxtb	r2, r2
 8004e84:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681a      	ldr	r2, [r3, #0]
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	011b      	lsls	r3, r3, #4
 8004e8e:	4413      	add	r3, r2
 8004e90:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	0c1a      	lsrs	r2, r3, #16
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	3302      	adds	r3, #2
 8004e9c:	b2d2      	uxtb	r2, r2
 8004e9e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	011b      	lsls	r3, r3, #4
 8004ea8:	4413      	add	r3, r2
 8004eaa:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	0e1a      	lsrs	r2, r3, #24
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	3303      	adds	r3, #3
 8004eb6:	b2d2      	uxtb	r2, r2
 8004eb8:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	68bb      	ldr	r3, [r7, #8]
 8004ec0:	011b      	lsls	r3, r3, #4
 8004ec2:	4413      	add	r3, r2
 8004ec4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004ec8:	681a      	ldr	r2, [r3, #0]
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	3304      	adds	r3, #4
 8004ece:	b2d2      	uxtb	r2, r2
 8004ed0:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681a      	ldr	r2, [r3, #0]
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	011b      	lsls	r3, r3, #4
 8004eda:	4413      	add	r3, r2
 8004edc:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	0a1a      	lsrs	r2, r3, #8
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	3305      	adds	r3, #5
 8004ee8:	b2d2      	uxtb	r2, r2
 8004eea:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681a      	ldr	r2, [r3, #0]
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	011b      	lsls	r3, r3, #4
 8004ef4:	4413      	add	r3, r2
 8004ef6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	0c1a      	lsrs	r2, r3, #16
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	3306      	adds	r3, #6
 8004f02:	b2d2      	uxtb	r2, r2
 8004f04:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681a      	ldr	r2, [r3, #0]
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	011b      	lsls	r3, r3, #4
 8004f0e:	4413      	add	r3, r2
 8004f10:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	0e1a      	lsrs	r2, r3, #24
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	3307      	adds	r3, #7
 8004f1c:	b2d2      	uxtb	r2, r2
 8004f1e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d108      	bne.n	8004f38 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	68da      	ldr	r2, [r3, #12]
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f042 0220 	orr.w	r2, r2, #32
 8004f34:	60da      	str	r2, [r3, #12]
 8004f36:	e007      	b.n	8004f48 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	691a      	ldr	r2, [r3, #16]
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f042 0220 	orr.w	r2, r2, #32
 8004f46:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	e006      	b.n	8004f5a <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f50:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004f58:	2301      	movs	r3, #1
  }
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	371c      	adds	r7, #28
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bc80      	pop	{r7}
 8004f62:	4770      	bx	lr

08004f64 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b085      	sub	sp, #20
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
 8004f6c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f74:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004f76:	7bfb      	ldrb	r3, [r7, #15]
 8004f78:	2b01      	cmp	r3, #1
 8004f7a:	d002      	beq.n	8004f82 <HAL_CAN_ActivateNotification+0x1e>
 8004f7c:	7bfb      	ldrb	r3, [r7, #15]
 8004f7e:	2b02      	cmp	r3, #2
 8004f80:	d109      	bne.n	8004f96 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	6959      	ldr	r1, [r3, #20]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	683a      	ldr	r2, [r7, #0]
 8004f8e:	430a      	orrs	r2, r1
 8004f90:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8004f92:	2300      	movs	r3, #0
 8004f94:	e006      	b.n	8004fa4 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f9a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
  }
}
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	3714      	adds	r7, #20
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	bc80      	pop	{r7}
 8004fac:	4770      	bx	lr

08004fae <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8004fae:	b580      	push	{r7, lr}
 8004fb0:	b08a      	sub	sp, #40	@ 0x28
 8004fb2:	af00      	add	r7, sp, #0
 8004fb4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	695b      	ldr	r3, [r3, #20]
 8004fc0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	68db      	ldr	r3, [r3, #12]
 8004fd8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	691b      	ldr	r3, [r3, #16]
 8004fe0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	699b      	ldr	r3, [r3, #24]
 8004fe8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004fea:	6a3b      	ldr	r3, [r7, #32]
 8004fec:	f003 0301 	and.w	r3, r3, #1
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d07c      	beq.n	80050ee <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8004ff4:	69bb      	ldr	r3, [r7, #24]
 8004ff6:	f003 0301 	and.w	r3, r3, #1
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d023      	beq.n	8005046 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	2201      	movs	r2, #1
 8005004:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8005006:	69bb      	ldr	r3, [r7, #24]
 8005008:	f003 0302 	and.w	r3, r3, #2
 800500c:	2b00      	cmp	r3, #0
 800500e:	d003      	beq.n	8005018 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8005010:	6878      	ldr	r0, [r7, #4]
 8005012:	f000 f983 	bl	800531c <HAL_CAN_TxMailbox0CompleteCallback>
 8005016:	e016      	b.n	8005046 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8005018:	69bb      	ldr	r3, [r7, #24]
 800501a:	f003 0304 	and.w	r3, r3, #4
 800501e:	2b00      	cmp	r3, #0
 8005020:	d004      	beq.n	800502c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005024:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005028:	627b      	str	r3, [r7, #36]	@ 0x24
 800502a:	e00c      	b.n	8005046 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800502c:	69bb      	ldr	r3, [r7, #24]
 800502e:	f003 0308 	and.w	r3, r3, #8
 8005032:	2b00      	cmp	r3, #0
 8005034:	d004      	beq.n	8005040 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8005036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005038:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800503c:	627b      	str	r3, [r7, #36]	@ 0x24
 800503e:	e002      	b.n	8005046 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8005040:	6878      	ldr	r0, [r7, #4]
 8005042:	f000 f986 	bl	8005352 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005046:	69bb      	ldr	r3, [r7, #24]
 8005048:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800504c:	2b00      	cmp	r3, #0
 800504e:	d024      	beq.n	800509a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005058:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800505a:	69bb      	ldr	r3, [r7, #24]
 800505c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005060:	2b00      	cmp	r3, #0
 8005062:	d003      	beq.n	800506c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8005064:	6878      	ldr	r0, [r7, #4]
 8005066:	f000 f962 	bl	800532e <HAL_CAN_TxMailbox1CompleteCallback>
 800506a:	e016      	b.n	800509a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800506c:	69bb      	ldr	r3, [r7, #24]
 800506e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005072:	2b00      	cmp	r3, #0
 8005074:	d004      	beq.n	8005080 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8005076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005078:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800507c:	627b      	str	r3, [r7, #36]	@ 0x24
 800507e:	e00c      	b.n	800509a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8005080:	69bb      	ldr	r3, [r7, #24]
 8005082:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005086:	2b00      	cmp	r3, #0
 8005088:	d004      	beq.n	8005094 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800508a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800508c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005090:	627b      	str	r3, [r7, #36]	@ 0x24
 8005092:	e002      	b.n	800509a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8005094:	6878      	ldr	r0, [r7, #4]
 8005096:	f000 f965 	bl	8005364 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800509a:	69bb      	ldr	r3, [r7, #24]
 800509c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d024      	beq.n	80050ee <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80050ac:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80050ae:	69bb      	ldr	r3, [r7, #24]
 80050b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d003      	beq.n	80050c0 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80050b8:	6878      	ldr	r0, [r7, #4]
 80050ba:	f000 f941 	bl	8005340 <HAL_CAN_TxMailbox2CompleteCallback>
 80050be:	e016      	b.n	80050ee <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80050c0:	69bb      	ldr	r3, [r7, #24]
 80050c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d004      	beq.n	80050d4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80050ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80050d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80050d2:	e00c      	b.n	80050ee <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80050d4:	69bb      	ldr	r3, [r7, #24]
 80050d6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d004      	beq.n	80050e8 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80050de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80050e6:	e002      	b.n	80050ee <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80050e8:	6878      	ldr	r0, [r7, #4]
 80050ea:	f000 f944 	bl	8005376 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80050ee:	6a3b      	ldr	r3, [r7, #32]
 80050f0:	f003 0308 	and.w	r3, r3, #8
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d00c      	beq.n	8005112 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	f003 0310 	and.w	r3, r3, #16
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d007      	beq.n	8005112 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8005102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005104:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005108:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	2210      	movs	r2, #16
 8005110:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8005112:	6a3b      	ldr	r3, [r7, #32]
 8005114:	f003 0304 	and.w	r3, r3, #4
 8005118:	2b00      	cmp	r3, #0
 800511a:	d00b      	beq.n	8005134 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800511c:	697b      	ldr	r3, [r7, #20]
 800511e:	f003 0308 	and.w	r3, r3, #8
 8005122:	2b00      	cmp	r3, #0
 8005124:	d006      	beq.n	8005134 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	2208      	movs	r2, #8
 800512c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800512e:	6878      	ldr	r0, [r7, #4]
 8005130:	f000 f92a 	bl	8005388 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8005134:	6a3b      	ldr	r3, [r7, #32]
 8005136:	f003 0302 	and.w	r3, r3, #2
 800513a:	2b00      	cmp	r3, #0
 800513c:	d009      	beq.n	8005152 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	68db      	ldr	r3, [r3, #12]
 8005144:	f003 0303 	and.w	r3, r3, #3
 8005148:	2b00      	cmp	r3, #0
 800514a:	d002      	beq.n	8005152 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800514c:	6878      	ldr	r0, [r7, #4]
 800514e:	f7fc f985 	bl	800145c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8005152:	6a3b      	ldr	r3, [r7, #32]
 8005154:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005158:	2b00      	cmp	r3, #0
 800515a:	d00c      	beq.n	8005176 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	f003 0310 	and.w	r3, r3, #16
 8005162:	2b00      	cmp	r3, #0
 8005164:	d007      	beq.n	8005176 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8005166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005168:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800516c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	2210      	movs	r2, #16
 8005174:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8005176:	6a3b      	ldr	r3, [r7, #32]
 8005178:	f003 0320 	and.w	r3, r3, #32
 800517c:	2b00      	cmp	r3, #0
 800517e:	d00b      	beq.n	8005198 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	f003 0308 	and.w	r3, r3, #8
 8005186:	2b00      	cmp	r3, #0
 8005188:	d006      	beq.n	8005198 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	2208      	movs	r2, #8
 8005190:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f000 f90a 	bl	80053ac <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8005198:	6a3b      	ldr	r3, [r7, #32]
 800519a:	f003 0310 	and.w	r3, r3, #16
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d009      	beq.n	80051b6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	691b      	ldr	r3, [r3, #16]
 80051a8:	f003 0303 	and.w	r3, r3, #3
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d002      	beq.n	80051b6 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80051b0:	6878      	ldr	r0, [r7, #4]
 80051b2:	f000 f8f2 	bl	800539a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80051b6:	6a3b      	ldr	r3, [r7, #32]
 80051b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d00b      	beq.n	80051d8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80051c0:	69fb      	ldr	r3, [r7, #28]
 80051c2:	f003 0310 	and.w	r3, r3, #16
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d006      	beq.n	80051d8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	2210      	movs	r2, #16
 80051d0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f000 f8f3 	bl	80053be <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80051d8:	6a3b      	ldr	r3, [r7, #32]
 80051da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d00b      	beq.n	80051fa <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80051e2:	69fb      	ldr	r3, [r7, #28]
 80051e4:	f003 0308 	and.w	r3, r3, #8
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d006      	beq.n	80051fa <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	2208      	movs	r2, #8
 80051f2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80051f4:	6878      	ldr	r0, [r7, #4]
 80051f6:	f000 f8eb 	bl	80053d0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80051fa:	6a3b      	ldr	r3, [r7, #32]
 80051fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005200:	2b00      	cmp	r3, #0
 8005202:	d07b      	beq.n	80052fc <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8005204:	69fb      	ldr	r3, [r7, #28]
 8005206:	f003 0304 	and.w	r3, r3, #4
 800520a:	2b00      	cmp	r3, #0
 800520c:	d072      	beq.n	80052f4 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800520e:	6a3b      	ldr	r3, [r7, #32]
 8005210:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005214:	2b00      	cmp	r3, #0
 8005216:	d008      	beq.n	800522a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800521e:	2b00      	cmp	r3, #0
 8005220:	d003      	beq.n	800522a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8005222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005224:	f043 0301 	orr.w	r3, r3, #1
 8005228:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800522a:	6a3b      	ldr	r3, [r7, #32]
 800522c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005230:	2b00      	cmp	r3, #0
 8005232:	d008      	beq.n	8005246 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800523a:	2b00      	cmp	r3, #0
 800523c:	d003      	beq.n	8005246 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800523e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005240:	f043 0302 	orr.w	r3, r3, #2
 8005244:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005246:	6a3b      	ldr	r3, [r7, #32]
 8005248:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800524c:	2b00      	cmp	r3, #0
 800524e:	d008      	beq.n	8005262 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005256:	2b00      	cmp	r3, #0
 8005258:	d003      	beq.n	8005262 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800525a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800525c:	f043 0304 	orr.w	r3, r3, #4
 8005260:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005262:	6a3b      	ldr	r3, [r7, #32]
 8005264:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005268:	2b00      	cmp	r3, #0
 800526a:	d043      	beq.n	80052f4 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005272:	2b00      	cmp	r3, #0
 8005274:	d03e      	beq.n	80052f4 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800527c:	2b60      	cmp	r3, #96	@ 0x60
 800527e:	d02b      	beq.n	80052d8 <HAL_CAN_IRQHandler+0x32a>
 8005280:	2b60      	cmp	r3, #96	@ 0x60
 8005282:	d82e      	bhi.n	80052e2 <HAL_CAN_IRQHandler+0x334>
 8005284:	2b50      	cmp	r3, #80	@ 0x50
 8005286:	d022      	beq.n	80052ce <HAL_CAN_IRQHandler+0x320>
 8005288:	2b50      	cmp	r3, #80	@ 0x50
 800528a:	d82a      	bhi.n	80052e2 <HAL_CAN_IRQHandler+0x334>
 800528c:	2b40      	cmp	r3, #64	@ 0x40
 800528e:	d019      	beq.n	80052c4 <HAL_CAN_IRQHandler+0x316>
 8005290:	2b40      	cmp	r3, #64	@ 0x40
 8005292:	d826      	bhi.n	80052e2 <HAL_CAN_IRQHandler+0x334>
 8005294:	2b30      	cmp	r3, #48	@ 0x30
 8005296:	d010      	beq.n	80052ba <HAL_CAN_IRQHandler+0x30c>
 8005298:	2b30      	cmp	r3, #48	@ 0x30
 800529a:	d822      	bhi.n	80052e2 <HAL_CAN_IRQHandler+0x334>
 800529c:	2b10      	cmp	r3, #16
 800529e:	d002      	beq.n	80052a6 <HAL_CAN_IRQHandler+0x2f8>
 80052a0:	2b20      	cmp	r3, #32
 80052a2:	d005      	beq.n	80052b0 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80052a4:	e01d      	b.n	80052e2 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80052a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a8:	f043 0308 	orr.w	r3, r3, #8
 80052ac:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80052ae:	e019      	b.n	80052e4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80052b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052b2:	f043 0310 	orr.w	r3, r3, #16
 80052b6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80052b8:	e014      	b.n	80052e4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80052ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052bc:	f043 0320 	orr.w	r3, r3, #32
 80052c0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80052c2:	e00f      	b.n	80052e4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80052c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80052ca:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80052cc:	e00a      	b.n	80052e4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80052ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80052d4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80052d6:	e005      	b.n	80052e4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80052d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052de:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80052e0:	e000      	b.n	80052e4 <HAL_CAN_IRQHandler+0x336>
            break;
 80052e2:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	699a      	ldr	r2, [r3, #24]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80052f2:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	2204      	movs	r2, #4
 80052fa:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80052fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d008      	beq.n	8005314 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005308:	431a      	orrs	r2, r3
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800530e:	6878      	ldr	r0, [r7, #4]
 8005310:	f000 f867 	bl	80053e2 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8005314:	bf00      	nop
 8005316:	3728      	adds	r7, #40	@ 0x28
 8005318:	46bd      	mov	sp, r7
 800531a:	bd80      	pop	{r7, pc}

0800531c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800531c:	b480      	push	{r7}
 800531e:	b083      	sub	sp, #12
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8005324:	bf00      	nop
 8005326:	370c      	adds	r7, #12
 8005328:	46bd      	mov	sp, r7
 800532a:	bc80      	pop	{r7}
 800532c:	4770      	bx	lr

0800532e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800532e:	b480      	push	{r7}
 8005330:	b083      	sub	sp, #12
 8005332:	af00      	add	r7, sp, #0
 8005334:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8005336:	bf00      	nop
 8005338:	370c      	adds	r7, #12
 800533a:	46bd      	mov	sp, r7
 800533c:	bc80      	pop	{r7}
 800533e:	4770      	bx	lr

08005340 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005340:	b480      	push	{r7}
 8005342:	b083      	sub	sp, #12
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8005348:	bf00      	nop
 800534a:	370c      	adds	r7, #12
 800534c:	46bd      	mov	sp, r7
 800534e:	bc80      	pop	{r7}
 8005350:	4770      	bx	lr

08005352 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005352:	b480      	push	{r7}
 8005354:	b083      	sub	sp, #12
 8005356:	af00      	add	r7, sp, #0
 8005358:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800535a:	bf00      	nop
 800535c:	370c      	adds	r7, #12
 800535e:	46bd      	mov	sp, r7
 8005360:	bc80      	pop	{r7}
 8005362:	4770      	bx	lr

08005364 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005364:	b480      	push	{r7}
 8005366:	b083      	sub	sp, #12
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800536c:	bf00      	nop
 800536e:	370c      	adds	r7, #12
 8005370:	46bd      	mov	sp, r7
 8005372:	bc80      	pop	{r7}
 8005374:	4770      	bx	lr

08005376 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005376:	b480      	push	{r7}
 8005378:	b083      	sub	sp, #12
 800537a:	af00      	add	r7, sp, #0
 800537c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800537e:	bf00      	nop
 8005380:	370c      	adds	r7, #12
 8005382:	46bd      	mov	sp, r7
 8005384:	bc80      	pop	{r7}
 8005386:	4770      	bx	lr

08005388 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8005388:	b480      	push	{r7}
 800538a:	b083      	sub	sp, #12
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8005390:	bf00      	nop
 8005392:	370c      	adds	r7, #12
 8005394:	46bd      	mov	sp, r7
 8005396:	bc80      	pop	{r7}
 8005398:	4770      	bx	lr

0800539a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800539a:	b480      	push	{r7}
 800539c:	b083      	sub	sp, #12
 800539e:	af00      	add	r7, sp, #0
 80053a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80053a2:	bf00      	nop
 80053a4:	370c      	adds	r7, #12
 80053a6:	46bd      	mov	sp, r7
 80053a8:	bc80      	pop	{r7}
 80053aa:	4770      	bx	lr

080053ac <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b083      	sub	sp, #12
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80053b4:	bf00      	nop
 80053b6:	370c      	adds	r7, #12
 80053b8:	46bd      	mov	sp, r7
 80053ba:	bc80      	pop	{r7}
 80053bc:	4770      	bx	lr

080053be <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80053be:	b480      	push	{r7}
 80053c0:	b083      	sub	sp, #12
 80053c2:	af00      	add	r7, sp, #0
 80053c4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80053c6:	bf00      	nop
 80053c8:	370c      	adds	r7, #12
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bc80      	pop	{r7}
 80053ce:	4770      	bx	lr

080053d0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b083      	sub	sp, #12
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80053d8:	bf00      	nop
 80053da:	370c      	adds	r7, #12
 80053dc:	46bd      	mov	sp, r7
 80053de:	bc80      	pop	{r7}
 80053e0:	4770      	bx	lr

080053e2 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80053e2:	b480      	push	{r7}
 80053e4:	b083      	sub	sp, #12
 80053e6:	af00      	add	r7, sp, #0
 80053e8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80053ea:	bf00      	nop
 80053ec:	370c      	adds	r7, #12
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bc80      	pop	{r7}
 80053f2:	4770      	bx	lr

080053f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80053f4:	b480      	push	{r7}
 80053f6:	b085      	sub	sp, #20
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	f003 0307 	and.w	r3, r3, #7
 8005402:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005404:	4b0c      	ldr	r3, [pc, #48]	@ (8005438 <__NVIC_SetPriorityGrouping+0x44>)
 8005406:	68db      	ldr	r3, [r3, #12]
 8005408:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800540a:	68ba      	ldr	r2, [r7, #8]
 800540c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005410:	4013      	ands	r3, r2
 8005412:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800541c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005420:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005424:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005426:	4a04      	ldr	r2, [pc, #16]	@ (8005438 <__NVIC_SetPriorityGrouping+0x44>)
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	60d3      	str	r3, [r2, #12]
}
 800542c:	bf00      	nop
 800542e:	3714      	adds	r7, #20
 8005430:	46bd      	mov	sp, r7
 8005432:	bc80      	pop	{r7}
 8005434:	4770      	bx	lr
 8005436:	bf00      	nop
 8005438:	e000ed00 	.word	0xe000ed00

0800543c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800543c:	b480      	push	{r7}
 800543e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005440:	4b04      	ldr	r3, [pc, #16]	@ (8005454 <__NVIC_GetPriorityGrouping+0x18>)
 8005442:	68db      	ldr	r3, [r3, #12]
 8005444:	0a1b      	lsrs	r3, r3, #8
 8005446:	f003 0307 	and.w	r3, r3, #7
}
 800544a:	4618      	mov	r0, r3
 800544c:	46bd      	mov	sp, r7
 800544e:	bc80      	pop	{r7}
 8005450:	4770      	bx	lr
 8005452:	bf00      	nop
 8005454:	e000ed00 	.word	0xe000ed00

08005458 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005458:	b480      	push	{r7}
 800545a:	b083      	sub	sp, #12
 800545c:	af00      	add	r7, sp, #0
 800545e:	4603      	mov	r3, r0
 8005460:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005466:	2b00      	cmp	r3, #0
 8005468:	db0b      	blt.n	8005482 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800546a:	79fb      	ldrb	r3, [r7, #7]
 800546c:	f003 021f 	and.w	r2, r3, #31
 8005470:	4906      	ldr	r1, [pc, #24]	@ (800548c <__NVIC_EnableIRQ+0x34>)
 8005472:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005476:	095b      	lsrs	r3, r3, #5
 8005478:	2001      	movs	r0, #1
 800547a:	fa00 f202 	lsl.w	r2, r0, r2
 800547e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005482:	bf00      	nop
 8005484:	370c      	adds	r7, #12
 8005486:	46bd      	mov	sp, r7
 8005488:	bc80      	pop	{r7}
 800548a:	4770      	bx	lr
 800548c:	e000e100 	.word	0xe000e100

08005490 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005490:	b480      	push	{r7}
 8005492:	b083      	sub	sp, #12
 8005494:	af00      	add	r7, sp, #0
 8005496:	4603      	mov	r3, r0
 8005498:	6039      	str	r1, [r7, #0]
 800549a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800549c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	db0a      	blt.n	80054ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	b2da      	uxtb	r2, r3
 80054a8:	490c      	ldr	r1, [pc, #48]	@ (80054dc <__NVIC_SetPriority+0x4c>)
 80054aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054ae:	0112      	lsls	r2, r2, #4
 80054b0:	b2d2      	uxtb	r2, r2
 80054b2:	440b      	add	r3, r1
 80054b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80054b8:	e00a      	b.n	80054d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	b2da      	uxtb	r2, r3
 80054be:	4908      	ldr	r1, [pc, #32]	@ (80054e0 <__NVIC_SetPriority+0x50>)
 80054c0:	79fb      	ldrb	r3, [r7, #7]
 80054c2:	f003 030f 	and.w	r3, r3, #15
 80054c6:	3b04      	subs	r3, #4
 80054c8:	0112      	lsls	r2, r2, #4
 80054ca:	b2d2      	uxtb	r2, r2
 80054cc:	440b      	add	r3, r1
 80054ce:	761a      	strb	r2, [r3, #24]
}
 80054d0:	bf00      	nop
 80054d2:	370c      	adds	r7, #12
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bc80      	pop	{r7}
 80054d8:	4770      	bx	lr
 80054da:	bf00      	nop
 80054dc:	e000e100 	.word	0xe000e100
 80054e0:	e000ed00 	.word	0xe000ed00

080054e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b089      	sub	sp, #36	@ 0x24
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	60f8      	str	r0, [r7, #12]
 80054ec:	60b9      	str	r1, [r7, #8]
 80054ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	f003 0307 	and.w	r3, r3, #7
 80054f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80054f8:	69fb      	ldr	r3, [r7, #28]
 80054fa:	f1c3 0307 	rsb	r3, r3, #7
 80054fe:	2b04      	cmp	r3, #4
 8005500:	bf28      	it	cs
 8005502:	2304      	movcs	r3, #4
 8005504:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005506:	69fb      	ldr	r3, [r7, #28]
 8005508:	3304      	adds	r3, #4
 800550a:	2b06      	cmp	r3, #6
 800550c:	d902      	bls.n	8005514 <NVIC_EncodePriority+0x30>
 800550e:	69fb      	ldr	r3, [r7, #28]
 8005510:	3b03      	subs	r3, #3
 8005512:	e000      	b.n	8005516 <NVIC_EncodePriority+0x32>
 8005514:	2300      	movs	r3, #0
 8005516:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005518:	f04f 32ff 	mov.w	r2, #4294967295
 800551c:	69bb      	ldr	r3, [r7, #24]
 800551e:	fa02 f303 	lsl.w	r3, r2, r3
 8005522:	43da      	mvns	r2, r3
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	401a      	ands	r2, r3
 8005528:	697b      	ldr	r3, [r7, #20]
 800552a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800552c:	f04f 31ff 	mov.w	r1, #4294967295
 8005530:	697b      	ldr	r3, [r7, #20]
 8005532:	fa01 f303 	lsl.w	r3, r1, r3
 8005536:	43d9      	mvns	r1, r3
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800553c:	4313      	orrs	r3, r2
         );
}
 800553e:	4618      	mov	r0, r3
 8005540:	3724      	adds	r7, #36	@ 0x24
 8005542:	46bd      	mov	sp, r7
 8005544:	bc80      	pop	{r7}
 8005546:	4770      	bx	lr

08005548 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b082      	sub	sp, #8
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005550:	6878      	ldr	r0, [r7, #4]
 8005552:	f7ff ff4f 	bl	80053f4 <__NVIC_SetPriorityGrouping>
}
 8005556:	bf00      	nop
 8005558:	3708      	adds	r7, #8
 800555a:	46bd      	mov	sp, r7
 800555c:	bd80      	pop	{r7, pc}

0800555e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800555e:	b580      	push	{r7, lr}
 8005560:	b086      	sub	sp, #24
 8005562:	af00      	add	r7, sp, #0
 8005564:	4603      	mov	r3, r0
 8005566:	60b9      	str	r1, [r7, #8]
 8005568:	607a      	str	r2, [r7, #4]
 800556a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800556c:	2300      	movs	r3, #0
 800556e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005570:	f7ff ff64 	bl	800543c <__NVIC_GetPriorityGrouping>
 8005574:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005576:	687a      	ldr	r2, [r7, #4]
 8005578:	68b9      	ldr	r1, [r7, #8]
 800557a:	6978      	ldr	r0, [r7, #20]
 800557c:	f7ff ffb2 	bl	80054e4 <NVIC_EncodePriority>
 8005580:	4602      	mov	r2, r0
 8005582:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005586:	4611      	mov	r1, r2
 8005588:	4618      	mov	r0, r3
 800558a:	f7ff ff81 	bl	8005490 <__NVIC_SetPriority>
}
 800558e:	bf00      	nop
 8005590:	3718      	adds	r7, #24
 8005592:	46bd      	mov	sp, r7
 8005594:	bd80      	pop	{r7, pc}

08005596 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005596:	b580      	push	{r7, lr}
 8005598:	b082      	sub	sp, #8
 800559a:	af00      	add	r7, sp, #0
 800559c:	4603      	mov	r3, r0
 800559e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80055a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055a4:	4618      	mov	r0, r3
 80055a6:	f7ff ff57 	bl	8005458 <__NVIC_EnableIRQ>
}
 80055aa:	bf00      	nop
 80055ac:	3708      	adds	r7, #8
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}
	...

080055b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80055b4:	b480      	push	{r7}
 80055b6:	b08b      	sub	sp, #44	@ 0x2c
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
 80055bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80055be:	2300      	movs	r3, #0
 80055c0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80055c2:	2300      	movs	r3, #0
 80055c4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80055c6:	e179      	b.n	80058bc <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80055c8:	2201      	movs	r2, #1
 80055ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055cc:	fa02 f303 	lsl.w	r3, r2, r3
 80055d0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	69fa      	ldr	r2, [r7, #28]
 80055d8:	4013      	ands	r3, r2
 80055da:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80055dc:	69ba      	ldr	r2, [r7, #24]
 80055de:	69fb      	ldr	r3, [r7, #28]
 80055e0:	429a      	cmp	r2, r3
 80055e2:	f040 8168 	bne.w	80058b6 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	4a96      	ldr	r2, [pc, #600]	@ (8005844 <HAL_GPIO_Init+0x290>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d05e      	beq.n	80056ae <HAL_GPIO_Init+0xfa>
 80055f0:	4a94      	ldr	r2, [pc, #592]	@ (8005844 <HAL_GPIO_Init+0x290>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d875      	bhi.n	80056e2 <HAL_GPIO_Init+0x12e>
 80055f6:	4a94      	ldr	r2, [pc, #592]	@ (8005848 <HAL_GPIO_Init+0x294>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d058      	beq.n	80056ae <HAL_GPIO_Init+0xfa>
 80055fc:	4a92      	ldr	r2, [pc, #584]	@ (8005848 <HAL_GPIO_Init+0x294>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d86f      	bhi.n	80056e2 <HAL_GPIO_Init+0x12e>
 8005602:	4a92      	ldr	r2, [pc, #584]	@ (800584c <HAL_GPIO_Init+0x298>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d052      	beq.n	80056ae <HAL_GPIO_Init+0xfa>
 8005608:	4a90      	ldr	r2, [pc, #576]	@ (800584c <HAL_GPIO_Init+0x298>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d869      	bhi.n	80056e2 <HAL_GPIO_Init+0x12e>
 800560e:	4a90      	ldr	r2, [pc, #576]	@ (8005850 <HAL_GPIO_Init+0x29c>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d04c      	beq.n	80056ae <HAL_GPIO_Init+0xfa>
 8005614:	4a8e      	ldr	r2, [pc, #568]	@ (8005850 <HAL_GPIO_Init+0x29c>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d863      	bhi.n	80056e2 <HAL_GPIO_Init+0x12e>
 800561a:	4a8e      	ldr	r2, [pc, #568]	@ (8005854 <HAL_GPIO_Init+0x2a0>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d046      	beq.n	80056ae <HAL_GPIO_Init+0xfa>
 8005620:	4a8c      	ldr	r2, [pc, #560]	@ (8005854 <HAL_GPIO_Init+0x2a0>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d85d      	bhi.n	80056e2 <HAL_GPIO_Init+0x12e>
 8005626:	2b12      	cmp	r3, #18
 8005628:	d82a      	bhi.n	8005680 <HAL_GPIO_Init+0xcc>
 800562a:	2b12      	cmp	r3, #18
 800562c:	d859      	bhi.n	80056e2 <HAL_GPIO_Init+0x12e>
 800562e:	a201      	add	r2, pc, #4	@ (adr r2, 8005634 <HAL_GPIO_Init+0x80>)
 8005630:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005634:	080056af 	.word	0x080056af
 8005638:	08005689 	.word	0x08005689
 800563c:	0800569b 	.word	0x0800569b
 8005640:	080056dd 	.word	0x080056dd
 8005644:	080056e3 	.word	0x080056e3
 8005648:	080056e3 	.word	0x080056e3
 800564c:	080056e3 	.word	0x080056e3
 8005650:	080056e3 	.word	0x080056e3
 8005654:	080056e3 	.word	0x080056e3
 8005658:	080056e3 	.word	0x080056e3
 800565c:	080056e3 	.word	0x080056e3
 8005660:	080056e3 	.word	0x080056e3
 8005664:	080056e3 	.word	0x080056e3
 8005668:	080056e3 	.word	0x080056e3
 800566c:	080056e3 	.word	0x080056e3
 8005670:	080056e3 	.word	0x080056e3
 8005674:	080056e3 	.word	0x080056e3
 8005678:	08005691 	.word	0x08005691
 800567c:	080056a5 	.word	0x080056a5
 8005680:	4a75      	ldr	r2, [pc, #468]	@ (8005858 <HAL_GPIO_Init+0x2a4>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d013      	beq.n	80056ae <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8005686:	e02c      	b.n	80056e2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	68db      	ldr	r3, [r3, #12]
 800568c:	623b      	str	r3, [r7, #32]
          break;
 800568e:	e029      	b.n	80056e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	68db      	ldr	r3, [r3, #12]
 8005694:	3304      	adds	r3, #4
 8005696:	623b      	str	r3, [r7, #32]
          break;
 8005698:	e024      	b.n	80056e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	68db      	ldr	r3, [r3, #12]
 800569e:	3308      	adds	r3, #8
 80056a0:	623b      	str	r3, [r7, #32]
          break;
 80056a2:	e01f      	b.n	80056e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	68db      	ldr	r3, [r3, #12]
 80056a8:	330c      	adds	r3, #12
 80056aa:	623b      	str	r3, [r7, #32]
          break;
 80056ac:	e01a      	b.n	80056e4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	689b      	ldr	r3, [r3, #8]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d102      	bne.n	80056bc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80056b6:	2304      	movs	r3, #4
 80056b8:	623b      	str	r3, [r7, #32]
          break;
 80056ba:	e013      	b.n	80056e4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	2b01      	cmp	r3, #1
 80056c2:	d105      	bne.n	80056d0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80056c4:	2308      	movs	r3, #8
 80056c6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	69fa      	ldr	r2, [r7, #28]
 80056cc:	611a      	str	r2, [r3, #16]
          break;
 80056ce:	e009      	b.n	80056e4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80056d0:	2308      	movs	r3, #8
 80056d2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	69fa      	ldr	r2, [r7, #28]
 80056d8:	615a      	str	r2, [r3, #20]
          break;
 80056da:	e003      	b.n	80056e4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80056dc:	2300      	movs	r3, #0
 80056de:	623b      	str	r3, [r7, #32]
          break;
 80056e0:	e000      	b.n	80056e4 <HAL_GPIO_Init+0x130>
          break;
 80056e2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80056e4:	69bb      	ldr	r3, [r7, #24]
 80056e6:	2bff      	cmp	r3, #255	@ 0xff
 80056e8:	d801      	bhi.n	80056ee <HAL_GPIO_Init+0x13a>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	e001      	b.n	80056f2 <HAL_GPIO_Init+0x13e>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	3304      	adds	r3, #4
 80056f2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80056f4:	69bb      	ldr	r3, [r7, #24]
 80056f6:	2bff      	cmp	r3, #255	@ 0xff
 80056f8:	d802      	bhi.n	8005700 <HAL_GPIO_Init+0x14c>
 80056fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056fc:	009b      	lsls	r3, r3, #2
 80056fe:	e002      	b.n	8005706 <HAL_GPIO_Init+0x152>
 8005700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005702:	3b08      	subs	r3, #8
 8005704:	009b      	lsls	r3, r3, #2
 8005706:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	681a      	ldr	r2, [r3, #0]
 800570c:	210f      	movs	r1, #15
 800570e:	693b      	ldr	r3, [r7, #16]
 8005710:	fa01 f303 	lsl.w	r3, r1, r3
 8005714:	43db      	mvns	r3, r3
 8005716:	401a      	ands	r2, r3
 8005718:	6a39      	ldr	r1, [r7, #32]
 800571a:	693b      	ldr	r3, [r7, #16]
 800571c:	fa01 f303 	lsl.w	r3, r1, r3
 8005720:	431a      	orrs	r2, r3
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800572e:	2b00      	cmp	r3, #0
 8005730:	f000 80c1 	beq.w	80058b6 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005734:	4b49      	ldr	r3, [pc, #292]	@ (800585c <HAL_GPIO_Init+0x2a8>)
 8005736:	699b      	ldr	r3, [r3, #24]
 8005738:	4a48      	ldr	r2, [pc, #288]	@ (800585c <HAL_GPIO_Init+0x2a8>)
 800573a:	f043 0301 	orr.w	r3, r3, #1
 800573e:	6193      	str	r3, [r2, #24]
 8005740:	4b46      	ldr	r3, [pc, #280]	@ (800585c <HAL_GPIO_Init+0x2a8>)
 8005742:	699b      	ldr	r3, [r3, #24]
 8005744:	f003 0301 	and.w	r3, r3, #1
 8005748:	60bb      	str	r3, [r7, #8]
 800574a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800574c:	4a44      	ldr	r2, [pc, #272]	@ (8005860 <HAL_GPIO_Init+0x2ac>)
 800574e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005750:	089b      	lsrs	r3, r3, #2
 8005752:	3302      	adds	r3, #2
 8005754:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005758:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800575a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800575c:	f003 0303 	and.w	r3, r3, #3
 8005760:	009b      	lsls	r3, r3, #2
 8005762:	220f      	movs	r2, #15
 8005764:	fa02 f303 	lsl.w	r3, r2, r3
 8005768:	43db      	mvns	r3, r3
 800576a:	68fa      	ldr	r2, [r7, #12]
 800576c:	4013      	ands	r3, r2
 800576e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	4a3c      	ldr	r2, [pc, #240]	@ (8005864 <HAL_GPIO_Init+0x2b0>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d01f      	beq.n	80057b8 <HAL_GPIO_Init+0x204>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	4a3b      	ldr	r2, [pc, #236]	@ (8005868 <HAL_GPIO_Init+0x2b4>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d019      	beq.n	80057b4 <HAL_GPIO_Init+0x200>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	4a3a      	ldr	r2, [pc, #232]	@ (800586c <HAL_GPIO_Init+0x2b8>)
 8005784:	4293      	cmp	r3, r2
 8005786:	d013      	beq.n	80057b0 <HAL_GPIO_Init+0x1fc>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	4a39      	ldr	r2, [pc, #228]	@ (8005870 <HAL_GPIO_Init+0x2bc>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d00d      	beq.n	80057ac <HAL_GPIO_Init+0x1f8>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	4a38      	ldr	r2, [pc, #224]	@ (8005874 <HAL_GPIO_Init+0x2c0>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d007      	beq.n	80057a8 <HAL_GPIO_Init+0x1f4>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	4a37      	ldr	r2, [pc, #220]	@ (8005878 <HAL_GPIO_Init+0x2c4>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d101      	bne.n	80057a4 <HAL_GPIO_Init+0x1f0>
 80057a0:	2305      	movs	r3, #5
 80057a2:	e00a      	b.n	80057ba <HAL_GPIO_Init+0x206>
 80057a4:	2306      	movs	r3, #6
 80057a6:	e008      	b.n	80057ba <HAL_GPIO_Init+0x206>
 80057a8:	2304      	movs	r3, #4
 80057aa:	e006      	b.n	80057ba <HAL_GPIO_Init+0x206>
 80057ac:	2303      	movs	r3, #3
 80057ae:	e004      	b.n	80057ba <HAL_GPIO_Init+0x206>
 80057b0:	2302      	movs	r3, #2
 80057b2:	e002      	b.n	80057ba <HAL_GPIO_Init+0x206>
 80057b4:	2301      	movs	r3, #1
 80057b6:	e000      	b.n	80057ba <HAL_GPIO_Init+0x206>
 80057b8:	2300      	movs	r3, #0
 80057ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057bc:	f002 0203 	and.w	r2, r2, #3
 80057c0:	0092      	lsls	r2, r2, #2
 80057c2:	4093      	lsls	r3, r2
 80057c4:	68fa      	ldr	r2, [r7, #12]
 80057c6:	4313      	orrs	r3, r2
 80057c8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80057ca:	4925      	ldr	r1, [pc, #148]	@ (8005860 <HAL_GPIO_Init+0x2ac>)
 80057cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ce:	089b      	lsrs	r3, r3, #2
 80057d0:	3302      	adds	r3, #2
 80057d2:	68fa      	ldr	r2, [r7, #12]
 80057d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	685b      	ldr	r3, [r3, #4]
 80057dc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d006      	beq.n	80057f2 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80057e4:	4b25      	ldr	r3, [pc, #148]	@ (800587c <HAL_GPIO_Init+0x2c8>)
 80057e6:	689a      	ldr	r2, [r3, #8]
 80057e8:	4924      	ldr	r1, [pc, #144]	@ (800587c <HAL_GPIO_Init+0x2c8>)
 80057ea:	69bb      	ldr	r3, [r7, #24]
 80057ec:	4313      	orrs	r3, r2
 80057ee:	608b      	str	r3, [r1, #8]
 80057f0:	e006      	b.n	8005800 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80057f2:	4b22      	ldr	r3, [pc, #136]	@ (800587c <HAL_GPIO_Init+0x2c8>)
 80057f4:	689a      	ldr	r2, [r3, #8]
 80057f6:	69bb      	ldr	r3, [r7, #24]
 80057f8:	43db      	mvns	r3, r3
 80057fa:	4920      	ldr	r1, [pc, #128]	@ (800587c <HAL_GPIO_Init+0x2c8>)
 80057fc:	4013      	ands	r3, r2
 80057fe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	685b      	ldr	r3, [r3, #4]
 8005804:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005808:	2b00      	cmp	r3, #0
 800580a:	d006      	beq.n	800581a <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800580c:	4b1b      	ldr	r3, [pc, #108]	@ (800587c <HAL_GPIO_Init+0x2c8>)
 800580e:	68da      	ldr	r2, [r3, #12]
 8005810:	491a      	ldr	r1, [pc, #104]	@ (800587c <HAL_GPIO_Init+0x2c8>)
 8005812:	69bb      	ldr	r3, [r7, #24]
 8005814:	4313      	orrs	r3, r2
 8005816:	60cb      	str	r3, [r1, #12]
 8005818:	e006      	b.n	8005828 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800581a:	4b18      	ldr	r3, [pc, #96]	@ (800587c <HAL_GPIO_Init+0x2c8>)
 800581c:	68da      	ldr	r2, [r3, #12]
 800581e:	69bb      	ldr	r3, [r7, #24]
 8005820:	43db      	mvns	r3, r3
 8005822:	4916      	ldr	r1, [pc, #88]	@ (800587c <HAL_GPIO_Init+0x2c8>)
 8005824:	4013      	ands	r3, r2
 8005826:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	685b      	ldr	r3, [r3, #4]
 800582c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005830:	2b00      	cmp	r3, #0
 8005832:	d025      	beq.n	8005880 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005834:	4b11      	ldr	r3, [pc, #68]	@ (800587c <HAL_GPIO_Init+0x2c8>)
 8005836:	685a      	ldr	r2, [r3, #4]
 8005838:	4910      	ldr	r1, [pc, #64]	@ (800587c <HAL_GPIO_Init+0x2c8>)
 800583a:	69bb      	ldr	r3, [r7, #24]
 800583c:	4313      	orrs	r3, r2
 800583e:	604b      	str	r3, [r1, #4]
 8005840:	e025      	b.n	800588e <HAL_GPIO_Init+0x2da>
 8005842:	bf00      	nop
 8005844:	10320000 	.word	0x10320000
 8005848:	10310000 	.word	0x10310000
 800584c:	10220000 	.word	0x10220000
 8005850:	10210000 	.word	0x10210000
 8005854:	10120000 	.word	0x10120000
 8005858:	10110000 	.word	0x10110000
 800585c:	40021000 	.word	0x40021000
 8005860:	40010000 	.word	0x40010000
 8005864:	40010800 	.word	0x40010800
 8005868:	40010c00 	.word	0x40010c00
 800586c:	40011000 	.word	0x40011000
 8005870:	40011400 	.word	0x40011400
 8005874:	40011800 	.word	0x40011800
 8005878:	40011c00 	.word	0x40011c00
 800587c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005880:	4b15      	ldr	r3, [pc, #84]	@ (80058d8 <HAL_GPIO_Init+0x324>)
 8005882:	685a      	ldr	r2, [r3, #4]
 8005884:	69bb      	ldr	r3, [r7, #24]
 8005886:	43db      	mvns	r3, r3
 8005888:	4913      	ldr	r1, [pc, #76]	@ (80058d8 <HAL_GPIO_Init+0x324>)
 800588a:	4013      	ands	r3, r2
 800588c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005896:	2b00      	cmp	r3, #0
 8005898:	d006      	beq.n	80058a8 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800589a:	4b0f      	ldr	r3, [pc, #60]	@ (80058d8 <HAL_GPIO_Init+0x324>)
 800589c:	681a      	ldr	r2, [r3, #0]
 800589e:	490e      	ldr	r1, [pc, #56]	@ (80058d8 <HAL_GPIO_Init+0x324>)
 80058a0:	69bb      	ldr	r3, [r7, #24]
 80058a2:	4313      	orrs	r3, r2
 80058a4:	600b      	str	r3, [r1, #0]
 80058a6:	e006      	b.n	80058b6 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80058a8:	4b0b      	ldr	r3, [pc, #44]	@ (80058d8 <HAL_GPIO_Init+0x324>)
 80058aa:	681a      	ldr	r2, [r3, #0]
 80058ac:	69bb      	ldr	r3, [r7, #24]
 80058ae:	43db      	mvns	r3, r3
 80058b0:	4909      	ldr	r1, [pc, #36]	@ (80058d8 <HAL_GPIO_Init+0x324>)
 80058b2:	4013      	ands	r3, r2
 80058b4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80058b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058b8:	3301      	adds	r3, #1
 80058ba:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	681a      	ldr	r2, [r3, #0]
 80058c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058c2:	fa22 f303 	lsr.w	r3, r2, r3
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	f47f ae7e 	bne.w	80055c8 <HAL_GPIO_Init+0x14>
  }
}
 80058cc:	bf00      	nop
 80058ce:	bf00      	nop
 80058d0:	372c      	adds	r7, #44	@ 0x2c
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bc80      	pop	{r7}
 80058d6:	4770      	bx	lr
 80058d8:	40010400 	.word	0x40010400

080058dc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80058dc:	b480      	push	{r7}
 80058de:	b085      	sub	sp, #20
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
 80058e4:	460b      	mov	r3, r1
 80058e6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	689a      	ldr	r2, [r3, #8]
 80058ec:	887b      	ldrh	r3, [r7, #2]
 80058ee:	4013      	ands	r3, r2
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d002      	beq.n	80058fa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80058f4:	2301      	movs	r3, #1
 80058f6:	73fb      	strb	r3, [r7, #15]
 80058f8:	e001      	b.n	80058fe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80058fa:	2300      	movs	r3, #0
 80058fc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80058fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005900:	4618      	mov	r0, r3
 8005902:	3714      	adds	r7, #20
 8005904:	46bd      	mov	sp, r7
 8005906:	bc80      	pop	{r7}
 8005908:	4770      	bx	lr

0800590a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800590a:	b480      	push	{r7}
 800590c:	b083      	sub	sp, #12
 800590e:	af00      	add	r7, sp, #0
 8005910:	6078      	str	r0, [r7, #4]
 8005912:	460b      	mov	r3, r1
 8005914:	807b      	strh	r3, [r7, #2]
 8005916:	4613      	mov	r3, r2
 8005918:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800591a:	787b      	ldrb	r3, [r7, #1]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d003      	beq.n	8005928 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005920:	887a      	ldrh	r2, [r7, #2]
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8005926:	e003      	b.n	8005930 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005928:	887b      	ldrh	r3, [r7, #2]
 800592a:	041a      	lsls	r2, r3, #16
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	611a      	str	r2, [r3, #16]
}
 8005930:	bf00      	nop
 8005932:	370c      	adds	r7, #12
 8005934:	46bd      	mov	sp, r7
 8005936:	bc80      	pop	{r7}
 8005938:	4770      	bx	lr

0800593a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800593a:	b480      	push	{r7}
 800593c:	b085      	sub	sp, #20
 800593e:	af00      	add	r7, sp, #0
 8005940:	6078      	str	r0, [r7, #4]
 8005942:	460b      	mov	r3, r1
 8005944:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	68db      	ldr	r3, [r3, #12]
 800594a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800594c:	887a      	ldrh	r2, [r7, #2]
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	4013      	ands	r3, r2
 8005952:	041a      	lsls	r2, r3, #16
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	43d9      	mvns	r1, r3
 8005958:	887b      	ldrh	r3, [r7, #2]
 800595a:	400b      	ands	r3, r1
 800595c:	431a      	orrs	r2, r3
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	611a      	str	r2, [r3, #16]
}
 8005962:	bf00      	nop
 8005964:	3714      	adds	r7, #20
 8005966:	46bd      	mov	sp, r7
 8005968:	bc80      	pop	{r7}
 800596a:	4770      	bx	lr

0800596c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b084      	sub	sp, #16
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d101      	bne.n	800597e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800597a:	2301      	movs	r3, #1
 800597c:	e12b      	b.n	8005bd6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005984:	b2db      	uxtb	r3, r3
 8005986:	2b00      	cmp	r3, #0
 8005988:	d106      	bne.n	8005998 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2200      	movs	r2, #0
 800598e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f7fd fa7c 	bl	8002e90 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2224      	movs	r2, #36	@ 0x24
 800599c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	681a      	ldr	r2, [r3, #0]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f022 0201 	bic.w	r2, r2, #1
 80059ae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	681a      	ldr	r2, [r3, #0]
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80059be:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	681a      	ldr	r2, [r3, #0]
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80059ce:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80059d0:	f002 f864 	bl	8007a9c <HAL_RCC_GetPCLK1Freq>
 80059d4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	4a81      	ldr	r2, [pc, #516]	@ (8005be0 <HAL_I2C_Init+0x274>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d807      	bhi.n	80059f0 <HAL_I2C_Init+0x84>
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	4a80      	ldr	r2, [pc, #512]	@ (8005be4 <HAL_I2C_Init+0x278>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	bf94      	ite	ls
 80059e8:	2301      	movls	r3, #1
 80059ea:	2300      	movhi	r3, #0
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	e006      	b.n	80059fe <HAL_I2C_Init+0x92>
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	4a7d      	ldr	r2, [pc, #500]	@ (8005be8 <HAL_I2C_Init+0x27c>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	bf94      	ite	ls
 80059f8:	2301      	movls	r3, #1
 80059fa:	2300      	movhi	r3, #0
 80059fc:	b2db      	uxtb	r3, r3
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d001      	beq.n	8005a06 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005a02:	2301      	movs	r3, #1
 8005a04:	e0e7      	b.n	8005bd6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	4a78      	ldr	r2, [pc, #480]	@ (8005bec <HAL_I2C_Init+0x280>)
 8005a0a:	fba2 2303 	umull	r2, r3, r2, r3
 8005a0e:	0c9b      	lsrs	r3, r3, #18
 8005a10:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	68ba      	ldr	r2, [r7, #8]
 8005a22:	430a      	orrs	r2, r1
 8005a24:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	6a1b      	ldr	r3, [r3, #32]
 8005a2c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	685b      	ldr	r3, [r3, #4]
 8005a34:	4a6a      	ldr	r2, [pc, #424]	@ (8005be0 <HAL_I2C_Init+0x274>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d802      	bhi.n	8005a40 <HAL_I2C_Init+0xd4>
 8005a3a:	68bb      	ldr	r3, [r7, #8]
 8005a3c:	3301      	adds	r3, #1
 8005a3e:	e009      	b.n	8005a54 <HAL_I2C_Init+0xe8>
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005a46:	fb02 f303 	mul.w	r3, r2, r3
 8005a4a:	4a69      	ldr	r2, [pc, #420]	@ (8005bf0 <HAL_I2C_Init+0x284>)
 8005a4c:	fba2 2303 	umull	r2, r3, r2, r3
 8005a50:	099b      	lsrs	r3, r3, #6
 8005a52:	3301      	adds	r3, #1
 8005a54:	687a      	ldr	r2, [r7, #4]
 8005a56:	6812      	ldr	r2, [r2, #0]
 8005a58:	430b      	orrs	r3, r1
 8005a5a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	69db      	ldr	r3, [r3, #28]
 8005a62:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005a66:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	685b      	ldr	r3, [r3, #4]
 8005a6e:	495c      	ldr	r1, [pc, #368]	@ (8005be0 <HAL_I2C_Init+0x274>)
 8005a70:	428b      	cmp	r3, r1
 8005a72:	d819      	bhi.n	8005aa8 <HAL_I2C_Init+0x13c>
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	1e59      	subs	r1, r3, #1
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	005b      	lsls	r3, r3, #1
 8005a7e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005a82:	1c59      	adds	r1, r3, #1
 8005a84:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005a88:	400b      	ands	r3, r1
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d00a      	beq.n	8005aa4 <HAL_I2C_Init+0x138>
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	1e59      	subs	r1, r3, #1
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	685b      	ldr	r3, [r3, #4]
 8005a96:	005b      	lsls	r3, r3, #1
 8005a98:	fbb1 f3f3 	udiv	r3, r1, r3
 8005a9c:	3301      	adds	r3, #1
 8005a9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005aa2:	e051      	b.n	8005b48 <HAL_I2C_Init+0x1dc>
 8005aa4:	2304      	movs	r3, #4
 8005aa6:	e04f      	b.n	8005b48 <HAL_I2C_Init+0x1dc>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	689b      	ldr	r3, [r3, #8]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d111      	bne.n	8005ad4 <HAL_I2C_Init+0x168>
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	1e58      	subs	r0, r3, #1
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6859      	ldr	r1, [r3, #4]
 8005ab8:	460b      	mov	r3, r1
 8005aba:	005b      	lsls	r3, r3, #1
 8005abc:	440b      	add	r3, r1
 8005abe:	fbb0 f3f3 	udiv	r3, r0, r3
 8005ac2:	3301      	adds	r3, #1
 8005ac4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	bf0c      	ite	eq
 8005acc:	2301      	moveq	r3, #1
 8005ace:	2300      	movne	r3, #0
 8005ad0:	b2db      	uxtb	r3, r3
 8005ad2:	e012      	b.n	8005afa <HAL_I2C_Init+0x18e>
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	1e58      	subs	r0, r3, #1
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6859      	ldr	r1, [r3, #4]
 8005adc:	460b      	mov	r3, r1
 8005ade:	009b      	lsls	r3, r3, #2
 8005ae0:	440b      	add	r3, r1
 8005ae2:	0099      	lsls	r1, r3, #2
 8005ae4:	440b      	add	r3, r1
 8005ae6:	fbb0 f3f3 	udiv	r3, r0, r3
 8005aea:	3301      	adds	r3, #1
 8005aec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	bf0c      	ite	eq
 8005af4:	2301      	moveq	r3, #1
 8005af6:	2300      	movne	r3, #0
 8005af8:	b2db      	uxtb	r3, r3
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d001      	beq.n	8005b02 <HAL_I2C_Init+0x196>
 8005afe:	2301      	movs	r3, #1
 8005b00:	e022      	b.n	8005b48 <HAL_I2C_Init+0x1dc>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	689b      	ldr	r3, [r3, #8]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d10e      	bne.n	8005b28 <HAL_I2C_Init+0x1bc>
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	1e58      	subs	r0, r3, #1
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6859      	ldr	r1, [r3, #4]
 8005b12:	460b      	mov	r3, r1
 8005b14:	005b      	lsls	r3, r3, #1
 8005b16:	440b      	add	r3, r1
 8005b18:	fbb0 f3f3 	udiv	r3, r0, r3
 8005b1c:	3301      	adds	r3, #1
 8005b1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b22:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005b26:	e00f      	b.n	8005b48 <HAL_I2C_Init+0x1dc>
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	1e58      	subs	r0, r3, #1
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6859      	ldr	r1, [r3, #4]
 8005b30:	460b      	mov	r3, r1
 8005b32:	009b      	lsls	r3, r3, #2
 8005b34:	440b      	add	r3, r1
 8005b36:	0099      	lsls	r1, r3, #2
 8005b38:	440b      	add	r3, r1
 8005b3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005b3e:	3301      	adds	r3, #1
 8005b40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b44:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005b48:	6879      	ldr	r1, [r7, #4]
 8005b4a:	6809      	ldr	r1, [r1, #0]
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	69da      	ldr	r2, [r3, #28]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6a1b      	ldr	r3, [r3, #32]
 8005b62:	431a      	orrs	r2, r3
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	430a      	orrs	r2, r1
 8005b6a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	689b      	ldr	r3, [r3, #8]
 8005b72:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005b76:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005b7a:	687a      	ldr	r2, [r7, #4]
 8005b7c:	6911      	ldr	r1, [r2, #16]
 8005b7e:	687a      	ldr	r2, [r7, #4]
 8005b80:	68d2      	ldr	r2, [r2, #12]
 8005b82:	4311      	orrs	r1, r2
 8005b84:	687a      	ldr	r2, [r7, #4]
 8005b86:	6812      	ldr	r2, [r2, #0]
 8005b88:	430b      	orrs	r3, r1
 8005b8a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	68db      	ldr	r3, [r3, #12]
 8005b92:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	695a      	ldr	r2, [r3, #20]
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	699b      	ldr	r3, [r3, #24]
 8005b9e:	431a      	orrs	r2, r3
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	430a      	orrs	r2, r1
 8005ba6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	681a      	ldr	r2, [r3, #0]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f042 0201 	orr.w	r2, r2, #1
 8005bb6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2220      	movs	r2, #32
 8005bc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005bd4:	2300      	movs	r3, #0
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	3710      	adds	r7, #16
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bd80      	pop	{r7, pc}
 8005bde:	bf00      	nop
 8005be0:	000186a0 	.word	0x000186a0
 8005be4:	001e847f 	.word	0x001e847f
 8005be8:	003d08ff 	.word	0x003d08ff
 8005bec:	431bde83 	.word	0x431bde83
 8005bf0:	10624dd3 	.word	0x10624dd3

08005bf4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b08c      	sub	sp, #48	@ 0x30
 8005bf8:	af02      	add	r7, sp, #8
 8005bfa:	60f8      	str	r0, [r7, #12]
 8005bfc:	607a      	str	r2, [r7, #4]
 8005bfe:	461a      	mov	r2, r3
 8005c00:	460b      	mov	r3, r1
 8005c02:	817b      	strh	r3, [r7, #10]
 8005c04:	4613      	mov	r3, r2
 8005c06:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8005c08:	2300      	movs	r3, #0
 8005c0a:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005c0c:	f7fe fd84 	bl	8004718 <HAL_GetTick>
 8005c10:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c18:	b2db      	uxtb	r3, r3
 8005c1a:	2b20      	cmp	r3, #32
 8005c1c:	f040 824b 	bne.w	80060b6 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c22:	9300      	str	r3, [sp, #0]
 8005c24:	2319      	movs	r3, #25
 8005c26:	2201      	movs	r2, #1
 8005c28:	497f      	ldr	r1, [pc, #508]	@ (8005e28 <HAL_I2C_Master_Receive+0x234>)
 8005c2a:	68f8      	ldr	r0, [r7, #12]
 8005c2c:	f001 f92a 	bl	8006e84 <I2C_WaitOnFlagUntilTimeout>
 8005c30:	4603      	mov	r3, r0
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d001      	beq.n	8005c3a <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8005c36:	2302      	movs	r3, #2
 8005c38:	e23e      	b.n	80060b8 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	d101      	bne.n	8005c48 <HAL_I2C_Master_Receive+0x54>
 8005c44:	2302      	movs	r3, #2
 8005c46:	e237      	b.n	80060b8 <HAL_I2C_Master_Receive+0x4c4>
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f003 0301 	and.w	r3, r3, #1
 8005c5a:	2b01      	cmp	r3, #1
 8005c5c:	d007      	beq.n	8005c6e <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	681a      	ldr	r2, [r3, #0]
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f042 0201 	orr.w	r2, r2, #1
 8005c6c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	681a      	ldr	r2, [r3, #0]
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005c7c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	2222      	movs	r2, #34	@ 0x22
 8005c82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	2210      	movs	r2, #16
 8005c8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2200      	movs	r2, #0
 8005c92:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	687a      	ldr	r2, [r7, #4]
 8005c98:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	893a      	ldrh	r2, [r7, #8]
 8005c9e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ca4:	b29a      	uxth	r2, r3
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	4a5f      	ldr	r2, [pc, #380]	@ (8005e2c <HAL_I2C_Master_Receive+0x238>)
 8005cae:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005cb0:	8979      	ldrh	r1, [r7, #10]
 8005cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cb6:	68f8      	ldr	r0, [r7, #12]
 8005cb8:	f000 fe98 	bl	80069ec <I2C_MasterRequestRead>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d001      	beq.n	8005cc6 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	e1f8      	b.n	80060b8 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d113      	bne.n	8005cf6 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cce:	2300      	movs	r3, #0
 8005cd0:	61fb      	str	r3, [r7, #28]
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	695b      	ldr	r3, [r3, #20]
 8005cd8:	61fb      	str	r3, [r7, #28]
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	699b      	ldr	r3, [r3, #24]
 8005ce0:	61fb      	str	r3, [r7, #28]
 8005ce2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	681a      	ldr	r2, [r3, #0]
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005cf2:	601a      	str	r2, [r3, #0]
 8005cf4:	e1cc      	b.n	8006090 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cfa:	2b01      	cmp	r3, #1
 8005cfc:	d11e      	bne.n	8005d3c <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	681a      	ldr	r2, [r3, #0]
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d0c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005d0e:	b672      	cpsid	i
}
 8005d10:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d12:	2300      	movs	r3, #0
 8005d14:	61bb      	str	r3, [r7, #24]
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	695b      	ldr	r3, [r3, #20]
 8005d1c:	61bb      	str	r3, [r7, #24]
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	699b      	ldr	r3, [r3, #24]
 8005d24:	61bb      	str	r3, [r7, #24]
 8005d26:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	681a      	ldr	r2, [r3, #0]
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d36:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005d38:	b662      	cpsie	i
}
 8005d3a:	e035      	b.n	8005da8 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d40:	2b02      	cmp	r3, #2
 8005d42:	d11e      	bne.n	8005d82 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	681a      	ldr	r2, [r3, #0]
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d52:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005d54:	b672      	cpsid	i
}
 8005d56:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d58:	2300      	movs	r3, #0
 8005d5a:	617b      	str	r3, [r7, #20]
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	695b      	ldr	r3, [r3, #20]
 8005d62:	617b      	str	r3, [r7, #20]
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	699b      	ldr	r3, [r3, #24]
 8005d6a:	617b      	str	r3, [r7, #20]
 8005d6c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	681a      	ldr	r2, [r3, #0]
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d7c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005d7e:	b662      	cpsie	i
}
 8005d80:	e012      	b.n	8005da8 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	681a      	ldr	r2, [r3, #0]
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005d90:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d92:	2300      	movs	r3, #0
 8005d94:	613b      	str	r3, [r7, #16]
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	695b      	ldr	r3, [r3, #20]
 8005d9c:	613b      	str	r3, [r7, #16]
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	699b      	ldr	r3, [r3, #24]
 8005da4:	613b      	str	r3, [r7, #16]
 8005da6:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8005da8:	e172      	b.n	8006090 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dae:	2b03      	cmp	r3, #3
 8005db0:	f200 811f 	bhi.w	8005ff2 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	d123      	bne.n	8005e04 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005dbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dbe:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005dc0:	68f8      	ldr	r0, [r7, #12]
 8005dc2:	f001 fa09 	bl	80071d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005dc6:	4603      	mov	r3, r0
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d001      	beq.n	8005dd0 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8005dcc:	2301      	movs	r3, #1
 8005dce:	e173      	b.n	80060b8 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	691a      	ldr	r2, [r3, #16]
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dda:	b2d2      	uxtb	r2, r2
 8005ddc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005de2:	1c5a      	adds	r2, r3, #1
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dec:	3b01      	subs	r3, #1
 8005dee:	b29a      	uxth	r2, r3
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005df8:	b29b      	uxth	r3, r3
 8005dfa:	3b01      	subs	r3, #1
 8005dfc:	b29a      	uxth	r2, r3
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005e02:	e145      	b.n	8006090 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e08:	2b02      	cmp	r3, #2
 8005e0a:	d152      	bne.n	8005eb2 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e0e:	9300      	str	r3, [sp, #0]
 8005e10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e12:	2200      	movs	r2, #0
 8005e14:	4906      	ldr	r1, [pc, #24]	@ (8005e30 <HAL_I2C_Master_Receive+0x23c>)
 8005e16:	68f8      	ldr	r0, [r7, #12]
 8005e18:	f001 f834 	bl	8006e84 <I2C_WaitOnFlagUntilTimeout>
 8005e1c:	4603      	mov	r3, r0
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d008      	beq.n	8005e34 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8005e22:	2301      	movs	r3, #1
 8005e24:	e148      	b.n	80060b8 <HAL_I2C_Master_Receive+0x4c4>
 8005e26:	bf00      	nop
 8005e28:	00100002 	.word	0x00100002
 8005e2c:	ffff0000 	.word	0xffff0000
 8005e30:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8005e34:	b672      	cpsid	i
}
 8005e36:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e46:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	691a      	ldr	r2, [r3, #16]
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e52:	b2d2      	uxtb	r2, r2
 8005e54:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e5a:	1c5a      	adds	r2, r3, #1
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e64:	3b01      	subs	r3, #1
 8005e66:	b29a      	uxth	r2, r3
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e70:	b29b      	uxth	r3, r3
 8005e72:	3b01      	subs	r3, #1
 8005e74:	b29a      	uxth	r2, r3
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8005e7a:	b662      	cpsie	i
}
 8005e7c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	691a      	ldr	r2, [r3, #16]
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e88:	b2d2      	uxtb	r2, r2
 8005e8a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e90:	1c5a      	adds	r2, r3, #1
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e9a:	3b01      	subs	r3, #1
 8005e9c:	b29a      	uxth	r2, r3
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ea6:	b29b      	uxth	r3, r3
 8005ea8:	3b01      	subs	r3, #1
 8005eaa:	b29a      	uxth	r2, r3
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005eb0:	e0ee      	b.n	8006090 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eb4:	9300      	str	r3, [sp, #0]
 8005eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eb8:	2200      	movs	r2, #0
 8005eba:	4981      	ldr	r1, [pc, #516]	@ (80060c0 <HAL_I2C_Master_Receive+0x4cc>)
 8005ebc:	68f8      	ldr	r0, [r7, #12]
 8005ebe:	f000 ffe1 	bl	8006e84 <I2C_WaitOnFlagUntilTimeout>
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d001      	beq.n	8005ecc <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8005ec8:	2301      	movs	r3, #1
 8005eca:	e0f5      	b.n	80060b8 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	681a      	ldr	r2, [r3, #0]
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005eda:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005edc:	b672      	cpsid	i
}
 8005ede:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	691a      	ldr	r2, [r3, #16]
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eea:	b2d2      	uxtb	r2, r2
 8005eec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ef2:	1c5a      	adds	r2, r3, #1
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005efc:	3b01      	subs	r3, #1
 8005efe:	b29a      	uxth	r2, r3
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f08:	b29b      	uxth	r3, r3
 8005f0a:	3b01      	subs	r3, #1
 8005f0c:	b29a      	uxth	r2, r3
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005f12:	4b6c      	ldr	r3, [pc, #432]	@ (80060c4 <HAL_I2C_Master_Receive+0x4d0>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	08db      	lsrs	r3, r3, #3
 8005f18:	4a6b      	ldr	r2, [pc, #428]	@ (80060c8 <HAL_I2C_Master_Receive+0x4d4>)
 8005f1a:	fba2 2303 	umull	r2, r3, r2, r3
 8005f1e:	0a1a      	lsrs	r2, r3, #8
 8005f20:	4613      	mov	r3, r2
 8005f22:	009b      	lsls	r3, r3, #2
 8005f24:	4413      	add	r3, r2
 8005f26:	00da      	lsls	r2, r3, #3
 8005f28:	1ad3      	subs	r3, r2, r3
 8005f2a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8005f2c:	6a3b      	ldr	r3, [r7, #32]
 8005f2e:	3b01      	subs	r3, #1
 8005f30:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8005f32:	6a3b      	ldr	r3, [r7, #32]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d118      	bne.n	8005f6a <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	2220      	movs	r2, #32
 8005f42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	2200      	movs	r2, #0
 8005f4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f52:	f043 0220 	orr.w	r2, r3, #32
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8005f5a:	b662      	cpsie	i
}
 8005f5c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2200      	movs	r2, #0
 8005f62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8005f66:	2301      	movs	r3, #1
 8005f68:	e0a6      	b.n	80060b8 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	695b      	ldr	r3, [r3, #20]
 8005f70:	f003 0304 	and.w	r3, r3, #4
 8005f74:	2b04      	cmp	r3, #4
 8005f76:	d1d9      	bne.n	8005f2c <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	681a      	ldr	r2, [r3, #0]
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f86:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	691a      	ldr	r2, [r3, #16]
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f92:	b2d2      	uxtb	r2, r2
 8005f94:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f9a:	1c5a      	adds	r2, r3, #1
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fa4:	3b01      	subs	r3, #1
 8005fa6:	b29a      	uxth	r2, r3
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fb0:	b29b      	uxth	r3, r3
 8005fb2:	3b01      	subs	r3, #1
 8005fb4:	b29a      	uxth	r2, r3
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8005fba:	b662      	cpsie	i
}
 8005fbc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	691a      	ldr	r2, [r3, #16]
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fc8:	b2d2      	uxtb	r2, r2
 8005fca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fd0:	1c5a      	adds	r2, r3, #1
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fda:	3b01      	subs	r3, #1
 8005fdc:	b29a      	uxth	r2, r3
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fe6:	b29b      	uxth	r3, r3
 8005fe8:	3b01      	subs	r3, #1
 8005fea:	b29a      	uxth	r2, r3
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005ff0:	e04e      	b.n	8006090 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ff2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ff4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005ff6:	68f8      	ldr	r0, [r7, #12]
 8005ff8:	f001 f8ee 	bl	80071d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005ffc:	4603      	mov	r3, r0
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d001      	beq.n	8006006 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8006002:	2301      	movs	r3, #1
 8006004:	e058      	b.n	80060b8 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	691a      	ldr	r2, [r3, #16]
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006010:	b2d2      	uxtb	r2, r2
 8006012:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006018:	1c5a      	adds	r2, r3, #1
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006022:	3b01      	subs	r3, #1
 8006024:	b29a      	uxth	r2, r3
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800602e:	b29b      	uxth	r3, r3
 8006030:	3b01      	subs	r3, #1
 8006032:	b29a      	uxth	r2, r3
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	695b      	ldr	r3, [r3, #20]
 800603e:	f003 0304 	and.w	r3, r3, #4
 8006042:	2b04      	cmp	r3, #4
 8006044:	d124      	bne.n	8006090 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800604a:	2b03      	cmp	r3, #3
 800604c:	d107      	bne.n	800605e <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	681a      	ldr	r2, [r3, #0]
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800605c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	691a      	ldr	r2, [r3, #16]
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006068:	b2d2      	uxtb	r2, r2
 800606a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006070:	1c5a      	adds	r2, r3, #1
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800607a:	3b01      	subs	r3, #1
 800607c:	b29a      	uxth	r2, r3
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006086:	b29b      	uxth	r3, r3
 8006088:	3b01      	subs	r3, #1
 800608a:	b29a      	uxth	r2, r3
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006094:	2b00      	cmp	r3, #0
 8006096:	f47f ae88 	bne.w	8005daa <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	2220      	movs	r2, #32
 800609e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	2200      	movs	r2, #0
 80060a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	2200      	movs	r2, #0
 80060ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80060b2:	2300      	movs	r3, #0
 80060b4:	e000      	b.n	80060b8 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 80060b6:	2302      	movs	r3, #2
  }
}
 80060b8:	4618      	mov	r0, r3
 80060ba:	3728      	adds	r7, #40	@ 0x28
 80060bc:	46bd      	mov	sp, r7
 80060be:	bd80      	pop	{r7, pc}
 80060c0:	00010004 	.word	0x00010004
 80060c4:	200000e0 	.word	0x200000e0
 80060c8:	14f8b589 	.word	0x14f8b589

080060cc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b088      	sub	sp, #32
 80060d0:	af02      	add	r7, sp, #8
 80060d2:	60f8      	str	r0, [r7, #12]
 80060d4:	4608      	mov	r0, r1
 80060d6:	4611      	mov	r1, r2
 80060d8:	461a      	mov	r2, r3
 80060da:	4603      	mov	r3, r0
 80060dc:	817b      	strh	r3, [r7, #10]
 80060de:	460b      	mov	r3, r1
 80060e0:	813b      	strh	r3, [r7, #8]
 80060e2:	4613      	mov	r3, r2
 80060e4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80060e6:	f7fe fb17 	bl	8004718 <HAL_GetTick>
 80060ea:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060f2:	b2db      	uxtb	r3, r3
 80060f4:	2b20      	cmp	r3, #32
 80060f6:	f040 80d9 	bne.w	80062ac <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	9300      	str	r3, [sp, #0]
 80060fe:	2319      	movs	r3, #25
 8006100:	2201      	movs	r2, #1
 8006102:	496d      	ldr	r1, [pc, #436]	@ (80062b8 <HAL_I2C_Mem_Write+0x1ec>)
 8006104:	68f8      	ldr	r0, [r7, #12]
 8006106:	f000 febd 	bl	8006e84 <I2C_WaitOnFlagUntilTimeout>
 800610a:	4603      	mov	r3, r0
 800610c:	2b00      	cmp	r3, #0
 800610e:	d001      	beq.n	8006114 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006110:	2302      	movs	r3, #2
 8006112:	e0cc      	b.n	80062ae <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800611a:	2b01      	cmp	r3, #1
 800611c:	d101      	bne.n	8006122 <HAL_I2C_Mem_Write+0x56>
 800611e:	2302      	movs	r3, #2
 8006120:	e0c5      	b.n	80062ae <HAL_I2C_Mem_Write+0x1e2>
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	2201      	movs	r2, #1
 8006126:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f003 0301 	and.w	r3, r3, #1
 8006134:	2b01      	cmp	r3, #1
 8006136:	d007      	beq.n	8006148 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	681a      	ldr	r2, [r3, #0]
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f042 0201 	orr.w	r2, r2, #1
 8006146:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	681a      	ldr	r2, [r3, #0]
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006156:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	2221      	movs	r2, #33	@ 0x21
 800615c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	2240      	movs	r2, #64	@ 0x40
 8006164:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	2200      	movs	r2, #0
 800616c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	6a3a      	ldr	r2, [r7, #32]
 8006172:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006178:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800617e:	b29a      	uxth	r2, r3
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	4a4d      	ldr	r2, [pc, #308]	@ (80062bc <HAL_I2C_Mem_Write+0x1f0>)
 8006188:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800618a:	88f8      	ldrh	r0, [r7, #6]
 800618c:	893a      	ldrh	r2, [r7, #8]
 800618e:	8979      	ldrh	r1, [r7, #10]
 8006190:	697b      	ldr	r3, [r7, #20]
 8006192:	9301      	str	r3, [sp, #4]
 8006194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006196:	9300      	str	r3, [sp, #0]
 8006198:	4603      	mov	r3, r0
 800619a:	68f8      	ldr	r0, [r7, #12]
 800619c:	f000 fcf4 	bl	8006b88 <I2C_RequestMemoryWrite>
 80061a0:	4603      	mov	r3, r0
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d052      	beq.n	800624c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80061a6:	2301      	movs	r3, #1
 80061a8:	e081      	b.n	80062ae <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80061aa:	697a      	ldr	r2, [r7, #20]
 80061ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80061ae:	68f8      	ldr	r0, [r7, #12]
 80061b0:	f000 ff82 	bl	80070b8 <I2C_WaitOnTXEFlagUntilTimeout>
 80061b4:	4603      	mov	r3, r0
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d00d      	beq.n	80061d6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061be:	2b04      	cmp	r3, #4
 80061c0:	d107      	bne.n	80061d2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	681a      	ldr	r2, [r3, #0]
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80061d0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80061d2:	2301      	movs	r3, #1
 80061d4:	e06b      	b.n	80062ae <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061da:	781a      	ldrb	r2, [r3, #0]
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061e6:	1c5a      	adds	r2, r3, #1
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061f0:	3b01      	subs	r3, #1
 80061f2:	b29a      	uxth	r2, r3
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061fc:	b29b      	uxth	r3, r3
 80061fe:	3b01      	subs	r3, #1
 8006200:	b29a      	uxth	r2, r3
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	695b      	ldr	r3, [r3, #20]
 800620c:	f003 0304 	and.w	r3, r3, #4
 8006210:	2b04      	cmp	r3, #4
 8006212:	d11b      	bne.n	800624c <HAL_I2C_Mem_Write+0x180>
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006218:	2b00      	cmp	r3, #0
 800621a:	d017      	beq.n	800624c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006220:	781a      	ldrb	r2, [r3, #0]
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800622c:	1c5a      	adds	r2, r3, #1
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006236:	3b01      	subs	r3, #1
 8006238:	b29a      	uxth	r2, r3
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006242:	b29b      	uxth	r3, r3
 8006244:	3b01      	subs	r3, #1
 8006246:	b29a      	uxth	r2, r3
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006250:	2b00      	cmp	r3, #0
 8006252:	d1aa      	bne.n	80061aa <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006254:	697a      	ldr	r2, [r7, #20]
 8006256:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006258:	68f8      	ldr	r0, [r7, #12]
 800625a:	f000 ff75 	bl	8007148 <I2C_WaitOnBTFFlagUntilTimeout>
 800625e:	4603      	mov	r3, r0
 8006260:	2b00      	cmp	r3, #0
 8006262:	d00d      	beq.n	8006280 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006268:	2b04      	cmp	r3, #4
 800626a:	d107      	bne.n	800627c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	681a      	ldr	r2, [r3, #0]
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800627a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800627c:	2301      	movs	r3, #1
 800627e:	e016      	b.n	80062ae <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	681a      	ldr	r2, [r3, #0]
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800628e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	2220      	movs	r2, #32
 8006294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	2200      	movs	r2, #0
 800629c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	2200      	movs	r2, #0
 80062a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80062a8:	2300      	movs	r3, #0
 80062aa:	e000      	b.n	80062ae <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80062ac:	2302      	movs	r3, #2
  }
}
 80062ae:	4618      	mov	r0, r3
 80062b0:	3718      	adds	r7, #24
 80062b2:	46bd      	mov	sp, r7
 80062b4:	bd80      	pop	{r7, pc}
 80062b6:	bf00      	nop
 80062b8:	00100002 	.word	0x00100002
 80062bc:	ffff0000 	.word	0xffff0000

080062c0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b08c      	sub	sp, #48	@ 0x30
 80062c4:	af02      	add	r7, sp, #8
 80062c6:	60f8      	str	r0, [r7, #12]
 80062c8:	4608      	mov	r0, r1
 80062ca:	4611      	mov	r1, r2
 80062cc:	461a      	mov	r2, r3
 80062ce:	4603      	mov	r3, r0
 80062d0:	817b      	strh	r3, [r7, #10]
 80062d2:	460b      	mov	r3, r1
 80062d4:	813b      	strh	r3, [r7, #8]
 80062d6:	4613      	mov	r3, r2
 80062d8:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80062da:	2300      	movs	r3, #0
 80062dc:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80062de:	f7fe fa1b 	bl	8004718 <HAL_GetTick>
 80062e2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062ea:	b2db      	uxtb	r3, r3
 80062ec:	2b20      	cmp	r3, #32
 80062ee:	f040 8244 	bne.w	800677a <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80062f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f4:	9300      	str	r3, [sp, #0]
 80062f6:	2319      	movs	r3, #25
 80062f8:	2201      	movs	r2, #1
 80062fa:	4982      	ldr	r1, [pc, #520]	@ (8006504 <HAL_I2C_Mem_Read+0x244>)
 80062fc:	68f8      	ldr	r0, [r7, #12]
 80062fe:	f000 fdc1 	bl	8006e84 <I2C_WaitOnFlagUntilTimeout>
 8006302:	4603      	mov	r3, r0
 8006304:	2b00      	cmp	r3, #0
 8006306:	d001      	beq.n	800630c <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8006308:	2302      	movs	r3, #2
 800630a:	e237      	b.n	800677c <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006312:	2b01      	cmp	r3, #1
 8006314:	d101      	bne.n	800631a <HAL_I2C_Mem_Read+0x5a>
 8006316:	2302      	movs	r3, #2
 8006318:	e230      	b.n	800677c <HAL_I2C_Mem_Read+0x4bc>
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	2201      	movs	r2, #1
 800631e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f003 0301 	and.w	r3, r3, #1
 800632c:	2b01      	cmp	r3, #1
 800632e:	d007      	beq.n	8006340 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	681a      	ldr	r2, [r3, #0]
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f042 0201 	orr.w	r2, r2, #1
 800633e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	681a      	ldr	r2, [r3, #0]
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800634e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	2222      	movs	r2, #34	@ 0x22
 8006354:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	2240      	movs	r2, #64	@ 0x40
 800635c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2200      	movs	r2, #0
 8006364:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800636a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8006370:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006376:	b29a      	uxth	r2, r3
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	4a62      	ldr	r2, [pc, #392]	@ (8006508 <HAL_I2C_Mem_Read+0x248>)
 8006380:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006382:	88f8      	ldrh	r0, [r7, #6]
 8006384:	893a      	ldrh	r2, [r7, #8]
 8006386:	8979      	ldrh	r1, [r7, #10]
 8006388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800638a:	9301      	str	r3, [sp, #4]
 800638c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800638e:	9300      	str	r3, [sp, #0]
 8006390:	4603      	mov	r3, r0
 8006392:	68f8      	ldr	r0, [r7, #12]
 8006394:	f000 fc8e 	bl	8006cb4 <I2C_RequestMemoryRead>
 8006398:	4603      	mov	r3, r0
 800639a:	2b00      	cmp	r3, #0
 800639c:	d001      	beq.n	80063a2 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800639e:	2301      	movs	r3, #1
 80063a0:	e1ec      	b.n	800677c <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d113      	bne.n	80063d2 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063aa:	2300      	movs	r3, #0
 80063ac:	61fb      	str	r3, [r7, #28]
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	695b      	ldr	r3, [r3, #20]
 80063b4:	61fb      	str	r3, [r7, #28]
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	699b      	ldr	r3, [r3, #24]
 80063bc:	61fb      	str	r3, [r7, #28]
 80063be:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	681a      	ldr	r2, [r3, #0]
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80063ce:	601a      	str	r2, [r3, #0]
 80063d0:	e1c0      	b.n	8006754 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063d6:	2b01      	cmp	r3, #1
 80063d8:	d11e      	bne.n	8006418 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	681a      	ldr	r2, [r3, #0]
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063e8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80063ea:	b672      	cpsid	i
}
 80063ec:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063ee:	2300      	movs	r3, #0
 80063f0:	61bb      	str	r3, [r7, #24]
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	695b      	ldr	r3, [r3, #20]
 80063f8:	61bb      	str	r3, [r7, #24]
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	699b      	ldr	r3, [r3, #24]
 8006400:	61bb      	str	r3, [r7, #24]
 8006402:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	681a      	ldr	r2, [r3, #0]
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006412:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8006414:	b662      	cpsie	i
}
 8006416:	e035      	b.n	8006484 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800641c:	2b02      	cmp	r3, #2
 800641e:	d11e      	bne.n	800645e <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	681a      	ldr	r2, [r3, #0]
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800642e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006430:	b672      	cpsid	i
}
 8006432:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006434:	2300      	movs	r3, #0
 8006436:	617b      	str	r3, [r7, #20]
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	695b      	ldr	r3, [r3, #20]
 800643e:	617b      	str	r3, [r7, #20]
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	699b      	ldr	r3, [r3, #24]
 8006446:	617b      	str	r3, [r7, #20]
 8006448:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	681a      	ldr	r2, [r3, #0]
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006458:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800645a:	b662      	cpsie	i
}
 800645c:	e012      	b.n	8006484 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	681a      	ldr	r2, [r3, #0]
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800646c:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800646e:	2300      	movs	r3, #0
 8006470:	613b      	str	r3, [r7, #16]
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	695b      	ldr	r3, [r3, #20]
 8006478:	613b      	str	r3, [r7, #16]
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	699b      	ldr	r3, [r3, #24]
 8006480:	613b      	str	r3, [r7, #16]
 8006482:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8006484:	e166      	b.n	8006754 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800648a:	2b03      	cmp	r3, #3
 800648c:	f200 811f 	bhi.w	80066ce <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006494:	2b01      	cmp	r3, #1
 8006496:	d123      	bne.n	80064e0 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006498:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800649a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800649c:	68f8      	ldr	r0, [r7, #12]
 800649e:	f000 fe9b 	bl	80071d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80064a2:	4603      	mov	r3, r0
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d001      	beq.n	80064ac <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80064a8:	2301      	movs	r3, #1
 80064aa:	e167      	b.n	800677c <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	691a      	ldr	r2, [r3, #16]
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064b6:	b2d2      	uxtb	r2, r2
 80064b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064be:	1c5a      	adds	r2, r3, #1
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064c8:	3b01      	subs	r3, #1
 80064ca:	b29a      	uxth	r2, r3
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064d4:	b29b      	uxth	r3, r3
 80064d6:	3b01      	subs	r3, #1
 80064d8:	b29a      	uxth	r2, r3
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80064de:	e139      	b.n	8006754 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064e4:	2b02      	cmp	r3, #2
 80064e6:	d152      	bne.n	800658e <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80064e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ea:	9300      	str	r3, [sp, #0]
 80064ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064ee:	2200      	movs	r2, #0
 80064f0:	4906      	ldr	r1, [pc, #24]	@ (800650c <HAL_I2C_Mem_Read+0x24c>)
 80064f2:	68f8      	ldr	r0, [r7, #12]
 80064f4:	f000 fcc6 	bl	8006e84 <I2C_WaitOnFlagUntilTimeout>
 80064f8:	4603      	mov	r3, r0
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d008      	beq.n	8006510 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80064fe:	2301      	movs	r3, #1
 8006500:	e13c      	b.n	800677c <HAL_I2C_Mem_Read+0x4bc>
 8006502:	bf00      	nop
 8006504:	00100002 	.word	0x00100002
 8006508:	ffff0000 	.word	0xffff0000
 800650c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8006510:	b672      	cpsid	i
}
 8006512:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006522:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	691a      	ldr	r2, [r3, #16]
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800652e:	b2d2      	uxtb	r2, r2
 8006530:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006536:	1c5a      	adds	r2, r3, #1
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006540:	3b01      	subs	r3, #1
 8006542:	b29a      	uxth	r2, r3
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800654c:	b29b      	uxth	r3, r3
 800654e:	3b01      	subs	r3, #1
 8006550:	b29a      	uxth	r2, r3
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8006556:	b662      	cpsie	i
}
 8006558:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	691a      	ldr	r2, [r3, #16]
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006564:	b2d2      	uxtb	r2, r2
 8006566:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800656c:	1c5a      	adds	r2, r3, #1
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006576:	3b01      	subs	r3, #1
 8006578:	b29a      	uxth	r2, r3
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006582:	b29b      	uxth	r3, r3
 8006584:	3b01      	subs	r3, #1
 8006586:	b29a      	uxth	r2, r3
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800658c:	e0e2      	b.n	8006754 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800658e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006590:	9300      	str	r3, [sp, #0]
 8006592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006594:	2200      	movs	r2, #0
 8006596:	497b      	ldr	r1, [pc, #492]	@ (8006784 <HAL_I2C_Mem_Read+0x4c4>)
 8006598:	68f8      	ldr	r0, [r7, #12]
 800659a:	f000 fc73 	bl	8006e84 <I2C_WaitOnFlagUntilTimeout>
 800659e:	4603      	mov	r3, r0
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d001      	beq.n	80065a8 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80065a4:	2301      	movs	r3, #1
 80065a6:	e0e9      	b.n	800677c <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	681a      	ldr	r2, [r3, #0]
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80065b6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80065b8:	b672      	cpsid	i
}
 80065ba:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	691a      	ldr	r2, [r3, #16]
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065c6:	b2d2      	uxtb	r2, r2
 80065c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065ce:	1c5a      	adds	r2, r3, #1
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065d8:	3b01      	subs	r3, #1
 80065da:	b29a      	uxth	r2, r3
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065e4:	b29b      	uxth	r3, r3
 80065e6:	3b01      	subs	r3, #1
 80065e8:	b29a      	uxth	r2, r3
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80065ee:	4b66      	ldr	r3, [pc, #408]	@ (8006788 <HAL_I2C_Mem_Read+0x4c8>)
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	08db      	lsrs	r3, r3, #3
 80065f4:	4a65      	ldr	r2, [pc, #404]	@ (800678c <HAL_I2C_Mem_Read+0x4cc>)
 80065f6:	fba2 2303 	umull	r2, r3, r2, r3
 80065fa:	0a1a      	lsrs	r2, r3, #8
 80065fc:	4613      	mov	r3, r2
 80065fe:	009b      	lsls	r3, r3, #2
 8006600:	4413      	add	r3, r2
 8006602:	00da      	lsls	r2, r3, #3
 8006604:	1ad3      	subs	r3, r2, r3
 8006606:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8006608:	6a3b      	ldr	r3, [r7, #32]
 800660a:	3b01      	subs	r3, #1
 800660c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800660e:	6a3b      	ldr	r3, [r7, #32]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d118      	bne.n	8006646 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	2200      	movs	r2, #0
 8006618:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	2220      	movs	r2, #32
 800661e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	2200      	movs	r2, #0
 8006626:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800662e:	f043 0220 	orr.w	r2, r3, #32
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8006636:	b662      	cpsie	i
}
 8006638:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	2200      	movs	r2, #0
 800663e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8006642:	2301      	movs	r3, #1
 8006644:	e09a      	b.n	800677c <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	695b      	ldr	r3, [r3, #20]
 800664c:	f003 0304 	and.w	r3, r3, #4
 8006650:	2b04      	cmp	r3, #4
 8006652:	d1d9      	bne.n	8006608 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	681a      	ldr	r2, [r3, #0]
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006662:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	691a      	ldr	r2, [r3, #16]
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800666e:	b2d2      	uxtb	r2, r2
 8006670:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006676:	1c5a      	adds	r2, r3, #1
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006680:	3b01      	subs	r3, #1
 8006682:	b29a      	uxth	r2, r3
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800668c:	b29b      	uxth	r3, r3
 800668e:	3b01      	subs	r3, #1
 8006690:	b29a      	uxth	r2, r3
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8006696:	b662      	cpsie	i
}
 8006698:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	691a      	ldr	r2, [r3, #16]
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066a4:	b2d2      	uxtb	r2, r2
 80066a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ac:	1c5a      	adds	r2, r3, #1
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80066b6:	3b01      	subs	r3, #1
 80066b8:	b29a      	uxth	r2, r3
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066c2:	b29b      	uxth	r3, r3
 80066c4:	3b01      	subs	r3, #1
 80066c6:	b29a      	uxth	r2, r3
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80066cc:	e042      	b.n	8006754 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80066ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80066d0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80066d2:	68f8      	ldr	r0, [r7, #12]
 80066d4:	f000 fd80 	bl	80071d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80066d8:	4603      	mov	r3, r0
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d001      	beq.n	80066e2 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80066de:	2301      	movs	r3, #1
 80066e0:	e04c      	b.n	800677c <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	691a      	ldr	r2, [r3, #16]
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ec:	b2d2      	uxtb	r2, r2
 80066ee:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066f4:	1c5a      	adds	r2, r3, #1
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80066fe:	3b01      	subs	r3, #1
 8006700:	b29a      	uxth	r2, r3
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800670a:	b29b      	uxth	r3, r3
 800670c:	3b01      	subs	r3, #1
 800670e:	b29a      	uxth	r2, r3
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	695b      	ldr	r3, [r3, #20]
 800671a:	f003 0304 	and.w	r3, r3, #4
 800671e:	2b04      	cmp	r3, #4
 8006720:	d118      	bne.n	8006754 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	691a      	ldr	r2, [r3, #16]
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800672c:	b2d2      	uxtb	r2, r2
 800672e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006734:	1c5a      	adds	r2, r3, #1
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800673e:	3b01      	subs	r3, #1
 8006740:	b29a      	uxth	r2, r3
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800674a:	b29b      	uxth	r3, r3
 800674c:	3b01      	subs	r3, #1
 800674e:	b29a      	uxth	r2, r3
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006758:	2b00      	cmp	r3, #0
 800675a:	f47f ae94 	bne.w	8006486 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	2220      	movs	r2, #32
 8006762:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	2200      	movs	r2, #0
 800676a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2200      	movs	r2, #0
 8006772:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006776:	2300      	movs	r3, #0
 8006778:	e000      	b.n	800677c <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 800677a:	2302      	movs	r3, #2
  }
}
 800677c:	4618      	mov	r0, r3
 800677e:	3728      	adds	r7, #40	@ 0x28
 8006780:	46bd      	mov	sp, r7
 8006782:	bd80      	pop	{r7, pc}
 8006784:	00010004 	.word	0x00010004
 8006788:	200000e0 	.word	0x200000e0
 800678c:	14f8b589 	.word	0x14f8b589

08006790 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b08a      	sub	sp, #40	@ 0x28
 8006794:	af02      	add	r7, sp, #8
 8006796:	60f8      	str	r0, [r7, #12]
 8006798:	607a      	str	r2, [r7, #4]
 800679a:	603b      	str	r3, [r7, #0]
 800679c:	460b      	mov	r3, r1
 800679e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80067a0:	f7fd ffba 	bl	8004718 <HAL_GetTick>
 80067a4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80067a6:	2300      	movs	r3, #0
 80067a8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80067b0:	b2db      	uxtb	r3, r3
 80067b2:	2b20      	cmp	r3, #32
 80067b4:	f040 8111 	bne.w	80069da <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80067b8:	69fb      	ldr	r3, [r7, #28]
 80067ba:	9300      	str	r3, [sp, #0]
 80067bc:	2319      	movs	r3, #25
 80067be:	2201      	movs	r2, #1
 80067c0:	4988      	ldr	r1, [pc, #544]	@ (80069e4 <HAL_I2C_IsDeviceReady+0x254>)
 80067c2:	68f8      	ldr	r0, [r7, #12]
 80067c4:	f000 fb5e 	bl	8006e84 <I2C_WaitOnFlagUntilTimeout>
 80067c8:	4603      	mov	r3, r0
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d001      	beq.n	80067d2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80067ce:	2302      	movs	r3, #2
 80067d0:	e104      	b.n	80069dc <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80067d8:	2b01      	cmp	r3, #1
 80067da:	d101      	bne.n	80067e0 <HAL_I2C_IsDeviceReady+0x50>
 80067dc:	2302      	movs	r3, #2
 80067de:	e0fd      	b.n	80069dc <HAL_I2C_IsDeviceReady+0x24c>
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	2201      	movs	r2, #1
 80067e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f003 0301 	and.w	r3, r3, #1
 80067f2:	2b01      	cmp	r3, #1
 80067f4:	d007      	beq.n	8006806 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	681a      	ldr	r2, [r3, #0]
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f042 0201 	orr.w	r2, r2, #1
 8006804:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	681a      	ldr	r2, [r3, #0]
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006814:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	2224      	movs	r2, #36	@ 0x24
 800681a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	2200      	movs	r2, #0
 8006822:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	4a70      	ldr	r2, [pc, #448]	@ (80069e8 <HAL_I2C_IsDeviceReady+0x258>)
 8006828:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	681a      	ldr	r2, [r3, #0]
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006838:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800683a:	69fb      	ldr	r3, [r7, #28]
 800683c:	9300      	str	r3, [sp, #0]
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	2200      	movs	r2, #0
 8006842:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006846:	68f8      	ldr	r0, [r7, #12]
 8006848:	f000 fb1c 	bl	8006e84 <I2C_WaitOnFlagUntilTimeout>
 800684c:	4603      	mov	r3, r0
 800684e:	2b00      	cmp	r3, #0
 8006850:	d00d      	beq.n	800686e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800685c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006860:	d103      	bne.n	800686a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006868:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800686a:	2303      	movs	r3, #3
 800686c:	e0b6      	b.n	80069dc <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800686e:	897b      	ldrh	r3, [r7, #10]
 8006870:	b2db      	uxtb	r3, r3
 8006872:	461a      	mov	r2, r3
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800687c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800687e:	f7fd ff4b 	bl	8004718 <HAL_GetTick>
 8006882:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	695b      	ldr	r3, [r3, #20]
 800688a:	f003 0302 	and.w	r3, r3, #2
 800688e:	2b02      	cmp	r3, #2
 8006890:	bf0c      	ite	eq
 8006892:	2301      	moveq	r3, #1
 8006894:	2300      	movne	r3, #0
 8006896:	b2db      	uxtb	r3, r3
 8006898:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	695b      	ldr	r3, [r3, #20]
 80068a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80068a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068a8:	bf0c      	ite	eq
 80068aa:	2301      	moveq	r3, #1
 80068ac:	2300      	movne	r3, #0
 80068ae:	b2db      	uxtb	r3, r3
 80068b0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80068b2:	e025      	b.n	8006900 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80068b4:	f7fd ff30 	bl	8004718 <HAL_GetTick>
 80068b8:	4602      	mov	r2, r0
 80068ba:	69fb      	ldr	r3, [r7, #28]
 80068bc:	1ad3      	subs	r3, r2, r3
 80068be:	683a      	ldr	r2, [r7, #0]
 80068c0:	429a      	cmp	r2, r3
 80068c2:	d302      	bcc.n	80068ca <HAL_I2C_IsDeviceReady+0x13a>
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d103      	bne.n	80068d2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	22a0      	movs	r2, #160	@ 0xa0
 80068ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	695b      	ldr	r3, [r3, #20]
 80068d8:	f003 0302 	and.w	r3, r3, #2
 80068dc:	2b02      	cmp	r3, #2
 80068de:	bf0c      	ite	eq
 80068e0:	2301      	moveq	r3, #1
 80068e2:	2300      	movne	r3, #0
 80068e4:	b2db      	uxtb	r3, r3
 80068e6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	695b      	ldr	r3, [r3, #20]
 80068ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80068f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068f6:	bf0c      	ite	eq
 80068f8:	2301      	moveq	r3, #1
 80068fa:	2300      	movne	r3, #0
 80068fc:	b2db      	uxtb	r3, r3
 80068fe:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006906:	b2db      	uxtb	r3, r3
 8006908:	2ba0      	cmp	r3, #160	@ 0xa0
 800690a:	d005      	beq.n	8006918 <HAL_I2C_IsDeviceReady+0x188>
 800690c:	7dfb      	ldrb	r3, [r7, #23]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d102      	bne.n	8006918 <HAL_I2C_IsDeviceReady+0x188>
 8006912:	7dbb      	ldrb	r3, [r7, #22]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d0cd      	beq.n	80068b4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	2220      	movs	r2, #32
 800691c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	695b      	ldr	r3, [r3, #20]
 8006926:	f003 0302 	and.w	r3, r3, #2
 800692a:	2b02      	cmp	r3, #2
 800692c:	d129      	bne.n	8006982 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	681a      	ldr	r2, [r3, #0]
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800693c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800693e:	2300      	movs	r3, #0
 8006940:	613b      	str	r3, [r7, #16]
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	695b      	ldr	r3, [r3, #20]
 8006948:	613b      	str	r3, [r7, #16]
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	699b      	ldr	r3, [r3, #24]
 8006950:	613b      	str	r3, [r7, #16]
 8006952:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006954:	69fb      	ldr	r3, [r7, #28]
 8006956:	9300      	str	r3, [sp, #0]
 8006958:	2319      	movs	r3, #25
 800695a:	2201      	movs	r2, #1
 800695c:	4921      	ldr	r1, [pc, #132]	@ (80069e4 <HAL_I2C_IsDeviceReady+0x254>)
 800695e:	68f8      	ldr	r0, [r7, #12]
 8006960:	f000 fa90 	bl	8006e84 <I2C_WaitOnFlagUntilTimeout>
 8006964:	4603      	mov	r3, r0
 8006966:	2b00      	cmp	r3, #0
 8006968:	d001      	beq.n	800696e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800696a:	2301      	movs	r3, #1
 800696c:	e036      	b.n	80069dc <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	2220      	movs	r2, #32
 8006972:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	2200      	movs	r2, #0
 800697a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800697e:	2300      	movs	r3, #0
 8006980:	e02c      	b.n	80069dc <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	681a      	ldr	r2, [r3, #0]
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006990:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800699a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800699c:	69fb      	ldr	r3, [r7, #28]
 800699e:	9300      	str	r3, [sp, #0]
 80069a0:	2319      	movs	r3, #25
 80069a2:	2201      	movs	r2, #1
 80069a4:	490f      	ldr	r1, [pc, #60]	@ (80069e4 <HAL_I2C_IsDeviceReady+0x254>)
 80069a6:	68f8      	ldr	r0, [r7, #12]
 80069a8:	f000 fa6c 	bl	8006e84 <I2C_WaitOnFlagUntilTimeout>
 80069ac:	4603      	mov	r3, r0
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d001      	beq.n	80069b6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80069b2:	2301      	movs	r3, #1
 80069b4:	e012      	b.n	80069dc <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80069b6:	69bb      	ldr	r3, [r7, #24]
 80069b8:	3301      	adds	r3, #1
 80069ba:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80069bc:	69ba      	ldr	r2, [r7, #24]
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	429a      	cmp	r2, r3
 80069c2:	f4ff af32 	bcc.w	800682a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	2220      	movs	r2, #32
 80069ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	2200      	movs	r2, #0
 80069d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80069d6:	2301      	movs	r3, #1
 80069d8:	e000      	b.n	80069dc <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80069da:	2302      	movs	r3, #2
  }
}
 80069dc:	4618      	mov	r0, r3
 80069de:	3720      	adds	r7, #32
 80069e0:	46bd      	mov	sp, r7
 80069e2:	bd80      	pop	{r7, pc}
 80069e4:	00100002 	.word	0x00100002
 80069e8:	ffff0000 	.word	0xffff0000

080069ec <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b088      	sub	sp, #32
 80069f0:	af02      	add	r7, sp, #8
 80069f2:	60f8      	str	r0, [r7, #12]
 80069f4:	607a      	str	r2, [r7, #4]
 80069f6:	603b      	str	r3, [r7, #0]
 80069f8:	460b      	mov	r3, r1
 80069fa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a00:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	681a      	ldr	r2, [r3, #0]
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006a10:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006a12:	697b      	ldr	r3, [r7, #20]
 8006a14:	2b08      	cmp	r3, #8
 8006a16:	d006      	beq.n	8006a26 <I2C_MasterRequestRead+0x3a>
 8006a18:	697b      	ldr	r3, [r7, #20]
 8006a1a:	2b01      	cmp	r3, #1
 8006a1c:	d003      	beq.n	8006a26 <I2C_MasterRequestRead+0x3a>
 8006a1e:	697b      	ldr	r3, [r7, #20]
 8006a20:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006a24:	d108      	bne.n	8006a38 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	681a      	ldr	r2, [r3, #0]
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006a34:	601a      	str	r2, [r3, #0]
 8006a36:	e00b      	b.n	8006a50 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a3c:	2b11      	cmp	r3, #17
 8006a3e:	d107      	bne.n	8006a50 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	681a      	ldr	r2, [r3, #0]
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006a4e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	9300      	str	r3, [sp, #0]
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2200      	movs	r2, #0
 8006a58:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006a5c:	68f8      	ldr	r0, [r7, #12]
 8006a5e:	f000 fa11 	bl	8006e84 <I2C_WaitOnFlagUntilTimeout>
 8006a62:	4603      	mov	r3, r0
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d00d      	beq.n	8006a84 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a76:	d103      	bne.n	8006a80 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006a7e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006a80:	2303      	movs	r3, #3
 8006a82:	e079      	b.n	8006b78 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	691b      	ldr	r3, [r3, #16]
 8006a88:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006a8c:	d108      	bne.n	8006aa0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006a8e:	897b      	ldrh	r3, [r7, #10]
 8006a90:	b2db      	uxtb	r3, r3
 8006a92:	f043 0301 	orr.w	r3, r3, #1
 8006a96:	b2da      	uxtb	r2, r3
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	611a      	str	r2, [r3, #16]
 8006a9e:	e05f      	b.n	8006b60 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006aa0:	897b      	ldrh	r3, [r7, #10]
 8006aa2:	11db      	asrs	r3, r3, #7
 8006aa4:	b2db      	uxtb	r3, r3
 8006aa6:	f003 0306 	and.w	r3, r3, #6
 8006aaa:	b2db      	uxtb	r3, r3
 8006aac:	f063 030f 	orn	r3, r3, #15
 8006ab0:	b2da      	uxtb	r2, r3
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	687a      	ldr	r2, [r7, #4]
 8006abc:	4930      	ldr	r1, [pc, #192]	@ (8006b80 <I2C_MasterRequestRead+0x194>)
 8006abe:	68f8      	ldr	r0, [r7, #12]
 8006ac0:	f000 fa5a 	bl	8006f78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d001      	beq.n	8006ace <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8006aca:	2301      	movs	r3, #1
 8006acc:	e054      	b.n	8006b78 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006ace:	897b      	ldrh	r3, [r7, #10]
 8006ad0:	b2da      	uxtb	r2, r3
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	687a      	ldr	r2, [r7, #4]
 8006adc:	4929      	ldr	r1, [pc, #164]	@ (8006b84 <I2C_MasterRequestRead+0x198>)
 8006ade:	68f8      	ldr	r0, [r7, #12]
 8006ae0:	f000 fa4a 	bl	8006f78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006ae4:	4603      	mov	r3, r0
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d001      	beq.n	8006aee <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8006aea:	2301      	movs	r3, #1
 8006aec:	e044      	b.n	8006b78 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006aee:	2300      	movs	r3, #0
 8006af0:	613b      	str	r3, [r7, #16]
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	695b      	ldr	r3, [r3, #20]
 8006af8:	613b      	str	r3, [r7, #16]
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	699b      	ldr	r3, [r3, #24]
 8006b00:	613b      	str	r3, [r7, #16]
 8006b02:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	681a      	ldr	r2, [r3, #0]
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006b12:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	9300      	str	r3, [sp, #0]
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006b20:	68f8      	ldr	r0, [r7, #12]
 8006b22:	f000 f9af 	bl	8006e84 <I2C_WaitOnFlagUntilTimeout>
 8006b26:	4603      	mov	r3, r0
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d00d      	beq.n	8006b48 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b3a:	d103      	bne.n	8006b44 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006b42:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8006b44:	2303      	movs	r3, #3
 8006b46:	e017      	b.n	8006b78 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006b48:	897b      	ldrh	r3, [r7, #10]
 8006b4a:	11db      	asrs	r3, r3, #7
 8006b4c:	b2db      	uxtb	r3, r3
 8006b4e:	f003 0306 	and.w	r3, r3, #6
 8006b52:	b2db      	uxtb	r3, r3
 8006b54:	f063 030e 	orn	r3, r3, #14
 8006b58:	b2da      	uxtb	r2, r3
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	687a      	ldr	r2, [r7, #4]
 8006b64:	4907      	ldr	r1, [pc, #28]	@ (8006b84 <I2C_MasterRequestRead+0x198>)
 8006b66:	68f8      	ldr	r0, [r7, #12]
 8006b68:	f000 fa06 	bl	8006f78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006b6c:	4603      	mov	r3, r0
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d001      	beq.n	8006b76 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8006b72:	2301      	movs	r3, #1
 8006b74:	e000      	b.n	8006b78 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8006b76:	2300      	movs	r3, #0
}
 8006b78:	4618      	mov	r0, r3
 8006b7a:	3718      	adds	r7, #24
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bd80      	pop	{r7, pc}
 8006b80:	00010008 	.word	0x00010008
 8006b84:	00010002 	.word	0x00010002

08006b88 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b088      	sub	sp, #32
 8006b8c:	af02      	add	r7, sp, #8
 8006b8e:	60f8      	str	r0, [r7, #12]
 8006b90:	4608      	mov	r0, r1
 8006b92:	4611      	mov	r1, r2
 8006b94:	461a      	mov	r2, r3
 8006b96:	4603      	mov	r3, r0
 8006b98:	817b      	strh	r3, [r7, #10]
 8006b9a:	460b      	mov	r3, r1
 8006b9c:	813b      	strh	r3, [r7, #8]
 8006b9e:	4613      	mov	r3, r2
 8006ba0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	681a      	ldr	r2, [r3, #0]
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006bb0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bb4:	9300      	str	r3, [sp, #0]
 8006bb6:	6a3b      	ldr	r3, [r7, #32]
 8006bb8:	2200      	movs	r2, #0
 8006bba:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006bbe:	68f8      	ldr	r0, [r7, #12]
 8006bc0:	f000 f960 	bl	8006e84 <I2C_WaitOnFlagUntilTimeout>
 8006bc4:	4603      	mov	r3, r0
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d00d      	beq.n	8006be6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bd4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006bd8:	d103      	bne.n	8006be2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006be0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006be2:	2303      	movs	r3, #3
 8006be4:	e05f      	b.n	8006ca6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006be6:	897b      	ldrh	r3, [r7, #10]
 8006be8:	b2db      	uxtb	r3, r3
 8006bea:	461a      	mov	r2, r3
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006bf4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bf8:	6a3a      	ldr	r2, [r7, #32]
 8006bfa:	492d      	ldr	r1, [pc, #180]	@ (8006cb0 <I2C_RequestMemoryWrite+0x128>)
 8006bfc:	68f8      	ldr	r0, [r7, #12]
 8006bfe:	f000 f9bb 	bl	8006f78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006c02:	4603      	mov	r3, r0
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d001      	beq.n	8006c0c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006c08:	2301      	movs	r3, #1
 8006c0a:	e04c      	b.n	8006ca6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	617b      	str	r3, [r7, #20]
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	695b      	ldr	r3, [r3, #20]
 8006c16:	617b      	str	r3, [r7, #20]
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	699b      	ldr	r3, [r3, #24]
 8006c1e:	617b      	str	r3, [r7, #20]
 8006c20:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c24:	6a39      	ldr	r1, [r7, #32]
 8006c26:	68f8      	ldr	r0, [r7, #12]
 8006c28:	f000 fa46 	bl	80070b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d00d      	beq.n	8006c4e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c36:	2b04      	cmp	r3, #4
 8006c38:	d107      	bne.n	8006c4a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	681a      	ldr	r2, [r3, #0]
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006c48:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006c4a:	2301      	movs	r3, #1
 8006c4c:	e02b      	b.n	8006ca6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006c4e:	88fb      	ldrh	r3, [r7, #6]
 8006c50:	2b01      	cmp	r3, #1
 8006c52:	d105      	bne.n	8006c60 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006c54:	893b      	ldrh	r3, [r7, #8]
 8006c56:	b2da      	uxtb	r2, r3
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	611a      	str	r2, [r3, #16]
 8006c5e:	e021      	b.n	8006ca4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006c60:	893b      	ldrh	r3, [r7, #8]
 8006c62:	0a1b      	lsrs	r3, r3, #8
 8006c64:	b29b      	uxth	r3, r3
 8006c66:	b2da      	uxtb	r2, r3
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c70:	6a39      	ldr	r1, [r7, #32]
 8006c72:	68f8      	ldr	r0, [r7, #12]
 8006c74:	f000 fa20 	bl	80070b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006c78:	4603      	mov	r3, r0
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d00d      	beq.n	8006c9a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c82:	2b04      	cmp	r3, #4
 8006c84:	d107      	bne.n	8006c96 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	681a      	ldr	r2, [r3, #0]
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006c94:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006c96:	2301      	movs	r3, #1
 8006c98:	e005      	b.n	8006ca6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006c9a:	893b      	ldrh	r3, [r7, #8]
 8006c9c:	b2da      	uxtb	r2, r3
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006ca4:	2300      	movs	r3, #0
}
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	3718      	adds	r7, #24
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bd80      	pop	{r7, pc}
 8006cae:	bf00      	nop
 8006cb0:	00010002 	.word	0x00010002

08006cb4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b088      	sub	sp, #32
 8006cb8:	af02      	add	r7, sp, #8
 8006cba:	60f8      	str	r0, [r7, #12]
 8006cbc:	4608      	mov	r0, r1
 8006cbe:	4611      	mov	r1, r2
 8006cc0:	461a      	mov	r2, r3
 8006cc2:	4603      	mov	r3, r0
 8006cc4:	817b      	strh	r3, [r7, #10]
 8006cc6:	460b      	mov	r3, r1
 8006cc8:	813b      	strh	r3, [r7, #8]
 8006cca:	4613      	mov	r3, r2
 8006ccc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	681a      	ldr	r2, [r3, #0]
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006cdc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	681a      	ldr	r2, [r3, #0]
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006cec:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cf0:	9300      	str	r3, [sp, #0]
 8006cf2:	6a3b      	ldr	r3, [r7, #32]
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006cfa:	68f8      	ldr	r0, [r7, #12]
 8006cfc:	f000 f8c2 	bl	8006e84 <I2C_WaitOnFlagUntilTimeout>
 8006d00:	4603      	mov	r3, r0
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d00d      	beq.n	8006d22 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d14:	d103      	bne.n	8006d1e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006d1c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006d1e:	2303      	movs	r3, #3
 8006d20:	e0aa      	b.n	8006e78 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006d22:	897b      	ldrh	r3, [r7, #10]
 8006d24:	b2db      	uxtb	r3, r3
 8006d26:	461a      	mov	r2, r3
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006d30:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d34:	6a3a      	ldr	r2, [r7, #32]
 8006d36:	4952      	ldr	r1, [pc, #328]	@ (8006e80 <I2C_RequestMemoryRead+0x1cc>)
 8006d38:	68f8      	ldr	r0, [r7, #12]
 8006d3a:	f000 f91d 	bl	8006f78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d3e:	4603      	mov	r3, r0
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d001      	beq.n	8006d48 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006d44:	2301      	movs	r3, #1
 8006d46:	e097      	b.n	8006e78 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d48:	2300      	movs	r3, #0
 8006d4a:	617b      	str	r3, [r7, #20]
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	695b      	ldr	r3, [r3, #20]
 8006d52:	617b      	str	r3, [r7, #20]
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	699b      	ldr	r3, [r3, #24]
 8006d5a:	617b      	str	r3, [r7, #20]
 8006d5c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d60:	6a39      	ldr	r1, [r7, #32]
 8006d62:	68f8      	ldr	r0, [r7, #12]
 8006d64:	f000 f9a8 	bl	80070b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006d68:	4603      	mov	r3, r0
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d00d      	beq.n	8006d8a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d72:	2b04      	cmp	r3, #4
 8006d74:	d107      	bne.n	8006d86 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	681a      	ldr	r2, [r3, #0]
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006d84:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006d86:	2301      	movs	r3, #1
 8006d88:	e076      	b.n	8006e78 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006d8a:	88fb      	ldrh	r3, [r7, #6]
 8006d8c:	2b01      	cmp	r3, #1
 8006d8e:	d105      	bne.n	8006d9c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006d90:	893b      	ldrh	r3, [r7, #8]
 8006d92:	b2da      	uxtb	r2, r3
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	611a      	str	r2, [r3, #16]
 8006d9a:	e021      	b.n	8006de0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006d9c:	893b      	ldrh	r3, [r7, #8]
 8006d9e:	0a1b      	lsrs	r3, r3, #8
 8006da0:	b29b      	uxth	r3, r3
 8006da2:	b2da      	uxtb	r2, r3
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006daa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dac:	6a39      	ldr	r1, [r7, #32]
 8006dae:	68f8      	ldr	r0, [r7, #12]
 8006db0:	f000 f982 	bl	80070b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006db4:	4603      	mov	r3, r0
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d00d      	beq.n	8006dd6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dbe:	2b04      	cmp	r3, #4
 8006dc0:	d107      	bne.n	8006dd2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	681a      	ldr	r2, [r3, #0]
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006dd0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	e050      	b.n	8006e78 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006dd6:	893b      	ldrh	r3, [r7, #8]
 8006dd8:	b2da      	uxtb	r2, r3
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006de0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006de2:	6a39      	ldr	r1, [r7, #32]
 8006de4:	68f8      	ldr	r0, [r7, #12]
 8006de6:	f000 f967 	bl	80070b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006dea:	4603      	mov	r3, r0
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d00d      	beq.n	8006e0c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006df4:	2b04      	cmp	r3, #4
 8006df6:	d107      	bne.n	8006e08 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	681a      	ldr	r2, [r3, #0]
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006e06:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006e08:	2301      	movs	r3, #1
 8006e0a:	e035      	b.n	8006e78 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	681a      	ldr	r2, [r3, #0]
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006e1a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e1e:	9300      	str	r3, [sp, #0]
 8006e20:	6a3b      	ldr	r3, [r7, #32]
 8006e22:	2200      	movs	r2, #0
 8006e24:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006e28:	68f8      	ldr	r0, [r7, #12]
 8006e2a:	f000 f82b 	bl	8006e84 <I2C_WaitOnFlagUntilTimeout>
 8006e2e:	4603      	mov	r3, r0
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d00d      	beq.n	8006e50 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e42:	d103      	bne.n	8006e4c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006e4a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006e4c:	2303      	movs	r3, #3
 8006e4e:	e013      	b.n	8006e78 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006e50:	897b      	ldrh	r3, [r7, #10]
 8006e52:	b2db      	uxtb	r3, r3
 8006e54:	f043 0301 	orr.w	r3, r3, #1
 8006e58:	b2da      	uxtb	r2, r3
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e62:	6a3a      	ldr	r2, [r7, #32]
 8006e64:	4906      	ldr	r1, [pc, #24]	@ (8006e80 <I2C_RequestMemoryRead+0x1cc>)
 8006e66:	68f8      	ldr	r0, [r7, #12]
 8006e68:	f000 f886 	bl	8006f78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e6c:	4603      	mov	r3, r0
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d001      	beq.n	8006e76 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006e72:	2301      	movs	r3, #1
 8006e74:	e000      	b.n	8006e78 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006e76:	2300      	movs	r3, #0
}
 8006e78:	4618      	mov	r0, r3
 8006e7a:	3718      	adds	r7, #24
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	bd80      	pop	{r7, pc}
 8006e80:	00010002 	.word	0x00010002

08006e84 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b084      	sub	sp, #16
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	60f8      	str	r0, [r7, #12]
 8006e8c:	60b9      	str	r1, [r7, #8]
 8006e8e:	603b      	str	r3, [r7, #0]
 8006e90:	4613      	mov	r3, r2
 8006e92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006e94:	e048      	b.n	8006f28 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e9c:	d044      	beq.n	8006f28 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e9e:	f7fd fc3b 	bl	8004718 <HAL_GetTick>
 8006ea2:	4602      	mov	r2, r0
 8006ea4:	69bb      	ldr	r3, [r7, #24]
 8006ea6:	1ad3      	subs	r3, r2, r3
 8006ea8:	683a      	ldr	r2, [r7, #0]
 8006eaa:	429a      	cmp	r2, r3
 8006eac:	d302      	bcc.n	8006eb4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d139      	bne.n	8006f28 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006eb4:	68bb      	ldr	r3, [r7, #8]
 8006eb6:	0c1b      	lsrs	r3, r3, #16
 8006eb8:	b2db      	uxtb	r3, r3
 8006eba:	2b01      	cmp	r3, #1
 8006ebc:	d10d      	bne.n	8006eda <I2C_WaitOnFlagUntilTimeout+0x56>
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	695b      	ldr	r3, [r3, #20]
 8006ec4:	43da      	mvns	r2, r3
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	4013      	ands	r3, r2
 8006eca:	b29b      	uxth	r3, r3
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	bf0c      	ite	eq
 8006ed0:	2301      	moveq	r3, #1
 8006ed2:	2300      	movne	r3, #0
 8006ed4:	b2db      	uxtb	r3, r3
 8006ed6:	461a      	mov	r2, r3
 8006ed8:	e00c      	b.n	8006ef4 <I2C_WaitOnFlagUntilTimeout+0x70>
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	699b      	ldr	r3, [r3, #24]
 8006ee0:	43da      	mvns	r2, r3
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	4013      	ands	r3, r2
 8006ee6:	b29b      	uxth	r3, r3
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	bf0c      	ite	eq
 8006eec:	2301      	moveq	r3, #1
 8006eee:	2300      	movne	r3, #0
 8006ef0:	b2db      	uxtb	r3, r3
 8006ef2:	461a      	mov	r2, r3
 8006ef4:	79fb      	ldrb	r3, [r7, #7]
 8006ef6:	429a      	cmp	r2, r3
 8006ef8:	d116      	bne.n	8006f28 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	2200      	movs	r2, #0
 8006efe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	2220      	movs	r2, #32
 8006f04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f14:	f043 0220 	orr.w	r2, r3, #32
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006f24:	2301      	movs	r3, #1
 8006f26:	e023      	b.n	8006f70 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	0c1b      	lsrs	r3, r3, #16
 8006f2c:	b2db      	uxtb	r3, r3
 8006f2e:	2b01      	cmp	r3, #1
 8006f30:	d10d      	bne.n	8006f4e <I2C_WaitOnFlagUntilTimeout+0xca>
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	695b      	ldr	r3, [r3, #20]
 8006f38:	43da      	mvns	r2, r3
 8006f3a:	68bb      	ldr	r3, [r7, #8]
 8006f3c:	4013      	ands	r3, r2
 8006f3e:	b29b      	uxth	r3, r3
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	bf0c      	ite	eq
 8006f44:	2301      	moveq	r3, #1
 8006f46:	2300      	movne	r3, #0
 8006f48:	b2db      	uxtb	r3, r3
 8006f4a:	461a      	mov	r2, r3
 8006f4c:	e00c      	b.n	8006f68 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	699b      	ldr	r3, [r3, #24]
 8006f54:	43da      	mvns	r2, r3
 8006f56:	68bb      	ldr	r3, [r7, #8]
 8006f58:	4013      	ands	r3, r2
 8006f5a:	b29b      	uxth	r3, r3
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	bf0c      	ite	eq
 8006f60:	2301      	moveq	r3, #1
 8006f62:	2300      	movne	r3, #0
 8006f64:	b2db      	uxtb	r3, r3
 8006f66:	461a      	mov	r2, r3
 8006f68:	79fb      	ldrb	r3, [r7, #7]
 8006f6a:	429a      	cmp	r2, r3
 8006f6c:	d093      	beq.n	8006e96 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006f6e:	2300      	movs	r3, #0
}
 8006f70:	4618      	mov	r0, r3
 8006f72:	3710      	adds	r7, #16
 8006f74:	46bd      	mov	sp, r7
 8006f76:	bd80      	pop	{r7, pc}

08006f78 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b084      	sub	sp, #16
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	60f8      	str	r0, [r7, #12]
 8006f80:	60b9      	str	r1, [r7, #8]
 8006f82:	607a      	str	r2, [r7, #4]
 8006f84:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006f86:	e071      	b.n	800706c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	695b      	ldr	r3, [r3, #20]
 8006f8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f96:	d123      	bne.n	8006fe0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	681a      	ldr	r2, [r3, #0]
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006fa6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006fb0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	2220      	movs	r2, #32
 8006fbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fcc:	f043 0204 	orr.w	r2, r3, #4
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006fdc:	2301      	movs	r3, #1
 8006fde:	e067      	b.n	80070b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fe6:	d041      	beq.n	800706c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006fe8:	f7fd fb96 	bl	8004718 <HAL_GetTick>
 8006fec:	4602      	mov	r2, r0
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	1ad3      	subs	r3, r2, r3
 8006ff2:	687a      	ldr	r2, [r7, #4]
 8006ff4:	429a      	cmp	r2, r3
 8006ff6:	d302      	bcc.n	8006ffe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d136      	bne.n	800706c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	0c1b      	lsrs	r3, r3, #16
 8007002:	b2db      	uxtb	r3, r3
 8007004:	2b01      	cmp	r3, #1
 8007006:	d10c      	bne.n	8007022 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	695b      	ldr	r3, [r3, #20]
 800700e:	43da      	mvns	r2, r3
 8007010:	68bb      	ldr	r3, [r7, #8]
 8007012:	4013      	ands	r3, r2
 8007014:	b29b      	uxth	r3, r3
 8007016:	2b00      	cmp	r3, #0
 8007018:	bf14      	ite	ne
 800701a:	2301      	movne	r3, #1
 800701c:	2300      	moveq	r3, #0
 800701e:	b2db      	uxtb	r3, r3
 8007020:	e00b      	b.n	800703a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	699b      	ldr	r3, [r3, #24]
 8007028:	43da      	mvns	r2, r3
 800702a:	68bb      	ldr	r3, [r7, #8]
 800702c:	4013      	ands	r3, r2
 800702e:	b29b      	uxth	r3, r3
 8007030:	2b00      	cmp	r3, #0
 8007032:	bf14      	ite	ne
 8007034:	2301      	movne	r3, #1
 8007036:	2300      	moveq	r3, #0
 8007038:	b2db      	uxtb	r3, r3
 800703a:	2b00      	cmp	r3, #0
 800703c:	d016      	beq.n	800706c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	2200      	movs	r2, #0
 8007042:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	2220      	movs	r2, #32
 8007048:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	2200      	movs	r2, #0
 8007050:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007058:	f043 0220 	orr.w	r2, r3, #32
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	2200      	movs	r2, #0
 8007064:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007068:	2301      	movs	r3, #1
 800706a:	e021      	b.n	80070b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800706c:	68bb      	ldr	r3, [r7, #8]
 800706e:	0c1b      	lsrs	r3, r3, #16
 8007070:	b2db      	uxtb	r3, r3
 8007072:	2b01      	cmp	r3, #1
 8007074:	d10c      	bne.n	8007090 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	695b      	ldr	r3, [r3, #20]
 800707c:	43da      	mvns	r2, r3
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	4013      	ands	r3, r2
 8007082:	b29b      	uxth	r3, r3
 8007084:	2b00      	cmp	r3, #0
 8007086:	bf14      	ite	ne
 8007088:	2301      	movne	r3, #1
 800708a:	2300      	moveq	r3, #0
 800708c:	b2db      	uxtb	r3, r3
 800708e:	e00b      	b.n	80070a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	699b      	ldr	r3, [r3, #24]
 8007096:	43da      	mvns	r2, r3
 8007098:	68bb      	ldr	r3, [r7, #8]
 800709a:	4013      	ands	r3, r2
 800709c:	b29b      	uxth	r3, r3
 800709e:	2b00      	cmp	r3, #0
 80070a0:	bf14      	ite	ne
 80070a2:	2301      	movne	r3, #1
 80070a4:	2300      	moveq	r3, #0
 80070a6:	b2db      	uxtb	r3, r3
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	f47f af6d 	bne.w	8006f88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80070ae:	2300      	movs	r3, #0
}
 80070b0:	4618      	mov	r0, r3
 80070b2:	3710      	adds	r7, #16
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bd80      	pop	{r7, pc}

080070b8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b084      	sub	sp, #16
 80070bc:	af00      	add	r7, sp, #0
 80070be:	60f8      	str	r0, [r7, #12]
 80070c0:	60b9      	str	r1, [r7, #8]
 80070c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80070c4:	e034      	b.n	8007130 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80070c6:	68f8      	ldr	r0, [r7, #12]
 80070c8:	f000 f8e3 	bl	8007292 <I2C_IsAcknowledgeFailed>
 80070cc:	4603      	mov	r3, r0
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d001      	beq.n	80070d6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80070d2:	2301      	movs	r3, #1
 80070d4:	e034      	b.n	8007140 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070d6:	68bb      	ldr	r3, [r7, #8]
 80070d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070dc:	d028      	beq.n	8007130 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070de:	f7fd fb1b 	bl	8004718 <HAL_GetTick>
 80070e2:	4602      	mov	r2, r0
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	1ad3      	subs	r3, r2, r3
 80070e8:	68ba      	ldr	r2, [r7, #8]
 80070ea:	429a      	cmp	r2, r3
 80070ec:	d302      	bcc.n	80070f4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80070ee:	68bb      	ldr	r3, [r7, #8]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d11d      	bne.n	8007130 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	695b      	ldr	r3, [r3, #20]
 80070fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070fe:	2b80      	cmp	r3, #128	@ 0x80
 8007100:	d016      	beq.n	8007130 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	2200      	movs	r2, #0
 8007106:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	2220      	movs	r2, #32
 800710c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	2200      	movs	r2, #0
 8007114:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800711c:	f043 0220 	orr.w	r2, r3, #32
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	2200      	movs	r2, #0
 8007128:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800712c:	2301      	movs	r3, #1
 800712e:	e007      	b.n	8007140 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	695b      	ldr	r3, [r3, #20]
 8007136:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800713a:	2b80      	cmp	r3, #128	@ 0x80
 800713c:	d1c3      	bne.n	80070c6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800713e:	2300      	movs	r3, #0
}
 8007140:	4618      	mov	r0, r3
 8007142:	3710      	adds	r7, #16
 8007144:	46bd      	mov	sp, r7
 8007146:	bd80      	pop	{r7, pc}

08007148 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b084      	sub	sp, #16
 800714c:	af00      	add	r7, sp, #0
 800714e:	60f8      	str	r0, [r7, #12]
 8007150:	60b9      	str	r1, [r7, #8]
 8007152:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007154:	e034      	b.n	80071c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007156:	68f8      	ldr	r0, [r7, #12]
 8007158:	f000 f89b 	bl	8007292 <I2C_IsAcknowledgeFailed>
 800715c:	4603      	mov	r3, r0
 800715e:	2b00      	cmp	r3, #0
 8007160:	d001      	beq.n	8007166 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007162:	2301      	movs	r3, #1
 8007164:	e034      	b.n	80071d0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	f1b3 3fff 	cmp.w	r3, #4294967295
 800716c:	d028      	beq.n	80071c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800716e:	f7fd fad3 	bl	8004718 <HAL_GetTick>
 8007172:	4602      	mov	r2, r0
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	1ad3      	subs	r3, r2, r3
 8007178:	68ba      	ldr	r2, [r7, #8]
 800717a:	429a      	cmp	r2, r3
 800717c:	d302      	bcc.n	8007184 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	2b00      	cmp	r3, #0
 8007182:	d11d      	bne.n	80071c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	695b      	ldr	r3, [r3, #20]
 800718a:	f003 0304 	and.w	r3, r3, #4
 800718e:	2b04      	cmp	r3, #4
 8007190:	d016      	beq.n	80071c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	2200      	movs	r2, #0
 8007196:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	2220      	movs	r2, #32
 800719c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	2200      	movs	r2, #0
 80071a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071ac:	f043 0220 	orr.w	r2, r3, #32
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	2200      	movs	r2, #0
 80071b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80071bc:	2301      	movs	r3, #1
 80071be:	e007      	b.n	80071d0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	695b      	ldr	r3, [r3, #20]
 80071c6:	f003 0304 	and.w	r3, r3, #4
 80071ca:	2b04      	cmp	r3, #4
 80071cc:	d1c3      	bne.n	8007156 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80071ce:	2300      	movs	r3, #0
}
 80071d0:	4618      	mov	r0, r3
 80071d2:	3710      	adds	r7, #16
 80071d4:	46bd      	mov	sp, r7
 80071d6:	bd80      	pop	{r7, pc}

080071d8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b084      	sub	sp, #16
 80071dc:	af00      	add	r7, sp, #0
 80071de:	60f8      	str	r0, [r7, #12]
 80071e0:	60b9      	str	r1, [r7, #8]
 80071e2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80071e4:	e049      	b.n	800727a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	695b      	ldr	r3, [r3, #20]
 80071ec:	f003 0310 	and.w	r3, r3, #16
 80071f0:	2b10      	cmp	r3, #16
 80071f2:	d119      	bne.n	8007228 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f06f 0210 	mvn.w	r2, #16
 80071fc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	2200      	movs	r2, #0
 8007202:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	2220      	movs	r2, #32
 8007208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	2200      	movs	r2, #0
 8007210:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	2200      	movs	r2, #0
 8007220:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007224:	2301      	movs	r3, #1
 8007226:	e030      	b.n	800728a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007228:	f7fd fa76 	bl	8004718 <HAL_GetTick>
 800722c:	4602      	mov	r2, r0
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	1ad3      	subs	r3, r2, r3
 8007232:	68ba      	ldr	r2, [r7, #8]
 8007234:	429a      	cmp	r2, r3
 8007236:	d302      	bcc.n	800723e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d11d      	bne.n	800727a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	695b      	ldr	r3, [r3, #20]
 8007244:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007248:	2b40      	cmp	r3, #64	@ 0x40
 800724a:	d016      	beq.n	800727a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	2200      	movs	r2, #0
 8007250:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	2220      	movs	r2, #32
 8007256:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	2200      	movs	r2, #0
 800725e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007266:	f043 0220 	orr.w	r2, r3, #32
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	2200      	movs	r2, #0
 8007272:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8007276:	2301      	movs	r3, #1
 8007278:	e007      	b.n	800728a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	695b      	ldr	r3, [r3, #20]
 8007280:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007284:	2b40      	cmp	r3, #64	@ 0x40
 8007286:	d1ae      	bne.n	80071e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007288:	2300      	movs	r3, #0
}
 800728a:	4618      	mov	r0, r3
 800728c:	3710      	adds	r7, #16
 800728e:	46bd      	mov	sp, r7
 8007290:	bd80      	pop	{r7, pc}

08007292 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007292:	b480      	push	{r7}
 8007294:	b083      	sub	sp, #12
 8007296:	af00      	add	r7, sp, #0
 8007298:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	695b      	ldr	r3, [r3, #20]
 80072a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072a8:	d11b      	bne.n	80072e2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80072b2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2200      	movs	r2, #0
 80072b8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	2220      	movs	r2, #32
 80072be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2200      	movs	r2, #0
 80072c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072ce:	f043 0204 	orr.w	r2, r3, #4
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2200      	movs	r2, #0
 80072da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80072de:	2301      	movs	r3, #1
 80072e0:	e000      	b.n	80072e4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80072e2:	2300      	movs	r3, #0
}
 80072e4:	4618      	mov	r0, r3
 80072e6:	370c      	adds	r7, #12
 80072e8:	46bd      	mov	sp, r7
 80072ea:	bc80      	pop	{r7}
 80072ec:	4770      	bx	lr
	...

080072f0 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80072f0:	b480      	push	{r7}
 80072f2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80072f4:	4b03      	ldr	r3, [pc, #12]	@ (8007304 <HAL_PWR_EnableBkUpAccess+0x14>)
 80072f6:	2201      	movs	r2, #1
 80072f8:	601a      	str	r2, [r3, #0]
}
 80072fa:	bf00      	nop
 80072fc:	46bd      	mov	sp, r7
 80072fe:	bc80      	pop	{r7}
 8007300:	4770      	bx	lr
 8007302:	bf00      	nop
 8007304:	420e0020 	.word	0x420e0020

08007308 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b086      	sub	sp, #24
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2b00      	cmp	r3, #0
 8007314:	d101      	bne.n	800731a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007316:	2301      	movs	r3, #1
 8007318:	e272      	b.n	8007800 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f003 0301 	and.w	r3, r3, #1
 8007322:	2b00      	cmp	r3, #0
 8007324:	f000 8087 	beq.w	8007436 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007328:	4b92      	ldr	r3, [pc, #584]	@ (8007574 <HAL_RCC_OscConfig+0x26c>)
 800732a:	685b      	ldr	r3, [r3, #4]
 800732c:	f003 030c 	and.w	r3, r3, #12
 8007330:	2b04      	cmp	r3, #4
 8007332:	d00c      	beq.n	800734e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007334:	4b8f      	ldr	r3, [pc, #572]	@ (8007574 <HAL_RCC_OscConfig+0x26c>)
 8007336:	685b      	ldr	r3, [r3, #4]
 8007338:	f003 030c 	and.w	r3, r3, #12
 800733c:	2b08      	cmp	r3, #8
 800733e:	d112      	bne.n	8007366 <HAL_RCC_OscConfig+0x5e>
 8007340:	4b8c      	ldr	r3, [pc, #560]	@ (8007574 <HAL_RCC_OscConfig+0x26c>)
 8007342:	685b      	ldr	r3, [r3, #4]
 8007344:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007348:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800734c:	d10b      	bne.n	8007366 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800734e:	4b89      	ldr	r3, [pc, #548]	@ (8007574 <HAL_RCC_OscConfig+0x26c>)
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007356:	2b00      	cmp	r3, #0
 8007358:	d06c      	beq.n	8007434 <HAL_RCC_OscConfig+0x12c>
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d168      	bne.n	8007434 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8007362:	2301      	movs	r3, #1
 8007364:	e24c      	b.n	8007800 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	685b      	ldr	r3, [r3, #4]
 800736a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800736e:	d106      	bne.n	800737e <HAL_RCC_OscConfig+0x76>
 8007370:	4b80      	ldr	r3, [pc, #512]	@ (8007574 <HAL_RCC_OscConfig+0x26c>)
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	4a7f      	ldr	r2, [pc, #508]	@ (8007574 <HAL_RCC_OscConfig+0x26c>)
 8007376:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800737a:	6013      	str	r3, [r2, #0]
 800737c:	e02e      	b.n	80073dc <HAL_RCC_OscConfig+0xd4>
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	685b      	ldr	r3, [r3, #4]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d10c      	bne.n	80073a0 <HAL_RCC_OscConfig+0x98>
 8007386:	4b7b      	ldr	r3, [pc, #492]	@ (8007574 <HAL_RCC_OscConfig+0x26c>)
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	4a7a      	ldr	r2, [pc, #488]	@ (8007574 <HAL_RCC_OscConfig+0x26c>)
 800738c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007390:	6013      	str	r3, [r2, #0]
 8007392:	4b78      	ldr	r3, [pc, #480]	@ (8007574 <HAL_RCC_OscConfig+0x26c>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4a77      	ldr	r2, [pc, #476]	@ (8007574 <HAL_RCC_OscConfig+0x26c>)
 8007398:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800739c:	6013      	str	r3, [r2, #0]
 800739e:	e01d      	b.n	80073dc <HAL_RCC_OscConfig+0xd4>
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	685b      	ldr	r3, [r3, #4]
 80073a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80073a8:	d10c      	bne.n	80073c4 <HAL_RCC_OscConfig+0xbc>
 80073aa:	4b72      	ldr	r3, [pc, #456]	@ (8007574 <HAL_RCC_OscConfig+0x26c>)
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	4a71      	ldr	r2, [pc, #452]	@ (8007574 <HAL_RCC_OscConfig+0x26c>)
 80073b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80073b4:	6013      	str	r3, [r2, #0]
 80073b6:	4b6f      	ldr	r3, [pc, #444]	@ (8007574 <HAL_RCC_OscConfig+0x26c>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	4a6e      	ldr	r2, [pc, #440]	@ (8007574 <HAL_RCC_OscConfig+0x26c>)
 80073bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80073c0:	6013      	str	r3, [r2, #0]
 80073c2:	e00b      	b.n	80073dc <HAL_RCC_OscConfig+0xd4>
 80073c4:	4b6b      	ldr	r3, [pc, #428]	@ (8007574 <HAL_RCC_OscConfig+0x26c>)
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	4a6a      	ldr	r2, [pc, #424]	@ (8007574 <HAL_RCC_OscConfig+0x26c>)
 80073ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80073ce:	6013      	str	r3, [r2, #0]
 80073d0:	4b68      	ldr	r3, [pc, #416]	@ (8007574 <HAL_RCC_OscConfig+0x26c>)
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	4a67      	ldr	r2, [pc, #412]	@ (8007574 <HAL_RCC_OscConfig+0x26c>)
 80073d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80073da:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	685b      	ldr	r3, [r3, #4]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d013      	beq.n	800740c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80073e4:	f7fd f998 	bl	8004718 <HAL_GetTick>
 80073e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80073ea:	e008      	b.n	80073fe <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80073ec:	f7fd f994 	bl	8004718 <HAL_GetTick>
 80073f0:	4602      	mov	r2, r0
 80073f2:	693b      	ldr	r3, [r7, #16]
 80073f4:	1ad3      	subs	r3, r2, r3
 80073f6:	2b64      	cmp	r3, #100	@ 0x64
 80073f8:	d901      	bls.n	80073fe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80073fa:	2303      	movs	r3, #3
 80073fc:	e200      	b.n	8007800 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80073fe:	4b5d      	ldr	r3, [pc, #372]	@ (8007574 <HAL_RCC_OscConfig+0x26c>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007406:	2b00      	cmp	r3, #0
 8007408:	d0f0      	beq.n	80073ec <HAL_RCC_OscConfig+0xe4>
 800740a:	e014      	b.n	8007436 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800740c:	f7fd f984 	bl	8004718 <HAL_GetTick>
 8007410:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007412:	e008      	b.n	8007426 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007414:	f7fd f980 	bl	8004718 <HAL_GetTick>
 8007418:	4602      	mov	r2, r0
 800741a:	693b      	ldr	r3, [r7, #16]
 800741c:	1ad3      	subs	r3, r2, r3
 800741e:	2b64      	cmp	r3, #100	@ 0x64
 8007420:	d901      	bls.n	8007426 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8007422:	2303      	movs	r3, #3
 8007424:	e1ec      	b.n	8007800 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007426:	4b53      	ldr	r3, [pc, #332]	@ (8007574 <HAL_RCC_OscConfig+0x26c>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800742e:	2b00      	cmp	r3, #0
 8007430:	d1f0      	bne.n	8007414 <HAL_RCC_OscConfig+0x10c>
 8007432:	e000      	b.n	8007436 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007434:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f003 0302 	and.w	r3, r3, #2
 800743e:	2b00      	cmp	r3, #0
 8007440:	d063      	beq.n	800750a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007442:	4b4c      	ldr	r3, [pc, #304]	@ (8007574 <HAL_RCC_OscConfig+0x26c>)
 8007444:	685b      	ldr	r3, [r3, #4]
 8007446:	f003 030c 	and.w	r3, r3, #12
 800744a:	2b00      	cmp	r3, #0
 800744c:	d00b      	beq.n	8007466 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800744e:	4b49      	ldr	r3, [pc, #292]	@ (8007574 <HAL_RCC_OscConfig+0x26c>)
 8007450:	685b      	ldr	r3, [r3, #4]
 8007452:	f003 030c 	and.w	r3, r3, #12
 8007456:	2b08      	cmp	r3, #8
 8007458:	d11c      	bne.n	8007494 <HAL_RCC_OscConfig+0x18c>
 800745a:	4b46      	ldr	r3, [pc, #280]	@ (8007574 <HAL_RCC_OscConfig+0x26c>)
 800745c:	685b      	ldr	r3, [r3, #4]
 800745e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007462:	2b00      	cmp	r3, #0
 8007464:	d116      	bne.n	8007494 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007466:	4b43      	ldr	r3, [pc, #268]	@ (8007574 <HAL_RCC_OscConfig+0x26c>)
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f003 0302 	and.w	r3, r3, #2
 800746e:	2b00      	cmp	r3, #0
 8007470:	d005      	beq.n	800747e <HAL_RCC_OscConfig+0x176>
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	691b      	ldr	r3, [r3, #16]
 8007476:	2b01      	cmp	r3, #1
 8007478:	d001      	beq.n	800747e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800747a:	2301      	movs	r3, #1
 800747c:	e1c0      	b.n	8007800 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800747e:	4b3d      	ldr	r3, [pc, #244]	@ (8007574 <HAL_RCC_OscConfig+0x26c>)
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	695b      	ldr	r3, [r3, #20]
 800748a:	00db      	lsls	r3, r3, #3
 800748c:	4939      	ldr	r1, [pc, #228]	@ (8007574 <HAL_RCC_OscConfig+0x26c>)
 800748e:	4313      	orrs	r3, r2
 8007490:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007492:	e03a      	b.n	800750a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	691b      	ldr	r3, [r3, #16]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d020      	beq.n	80074de <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800749c:	4b36      	ldr	r3, [pc, #216]	@ (8007578 <HAL_RCC_OscConfig+0x270>)
 800749e:	2201      	movs	r2, #1
 80074a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074a2:	f7fd f939 	bl	8004718 <HAL_GetTick>
 80074a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80074a8:	e008      	b.n	80074bc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80074aa:	f7fd f935 	bl	8004718 <HAL_GetTick>
 80074ae:	4602      	mov	r2, r0
 80074b0:	693b      	ldr	r3, [r7, #16]
 80074b2:	1ad3      	subs	r3, r2, r3
 80074b4:	2b02      	cmp	r3, #2
 80074b6:	d901      	bls.n	80074bc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80074b8:	2303      	movs	r3, #3
 80074ba:	e1a1      	b.n	8007800 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80074bc:	4b2d      	ldr	r3, [pc, #180]	@ (8007574 <HAL_RCC_OscConfig+0x26c>)
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f003 0302 	and.w	r3, r3, #2
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d0f0      	beq.n	80074aa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80074c8:	4b2a      	ldr	r3, [pc, #168]	@ (8007574 <HAL_RCC_OscConfig+0x26c>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	695b      	ldr	r3, [r3, #20]
 80074d4:	00db      	lsls	r3, r3, #3
 80074d6:	4927      	ldr	r1, [pc, #156]	@ (8007574 <HAL_RCC_OscConfig+0x26c>)
 80074d8:	4313      	orrs	r3, r2
 80074da:	600b      	str	r3, [r1, #0]
 80074dc:	e015      	b.n	800750a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80074de:	4b26      	ldr	r3, [pc, #152]	@ (8007578 <HAL_RCC_OscConfig+0x270>)
 80074e0:	2200      	movs	r2, #0
 80074e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074e4:	f7fd f918 	bl	8004718 <HAL_GetTick>
 80074e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80074ea:	e008      	b.n	80074fe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80074ec:	f7fd f914 	bl	8004718 <HAL_GetTick>
 80074f0:	4602      	mov	r2, r0
 80074f2:	693b      	ldr	r3, [r7, #16]
 80074f4:	1ad3      	subs	r3, r2, r3
 80074f6:	2b02      	cmp	r3, #2
 80074f8:	d901      	bls.n	80074fe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80074fa:	2303      	movs	r3, #3
 80074fc:	e180      	b.n	8007800 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80074fe:	4b1d      	ldr	r3, [pc, #116]	@ (8007574 <HAL_RCC_OscConfig+0x26c>)
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f003 0302 	and.w	r3, r3, #2
 8007506:	2b00      	cmp	r3, #0
 8007508:	d1f0      	bne.n	80074ec <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f003 0308 	and.w	r3, r3, #8
 8007512:	2b00      	cmp	r3, #0
 8007514:	d03a      	beq.n	800758c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	699b      	ldr	r3, [r3, #24]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d019      	beq.n	8007552 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800751e:	4b17      	ldr	r3, [pc, #92]	@ (800757c <HAL_RCC_OscConfig+0x274>)
 8007520:	2201      	movs	r2, #1
 8007522:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007524:	f7fd f8f8 	bl	8004718 <HAL_GetTick>
 8007528:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800752a:	e008      	b.n	800753e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800752c:	f7fd f8f4 	bl	8004718 <HAL_GetTick>
 8007530:	4602      	mov	r2, r0
 8007532:	693b      	ldr	r3, [r7, #16]
 8007534:	1ad3      	subs	r3, r2, r3
 8007536:	2b02      	cmp	r3, #2
 8007538:	d901      	bls.n	800753e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800753a:	2303      	movs	r3, #3
 800753c:	e160      	b.n	8007800 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800753e:	4b0d      	ldr	r3, [pc, #52]	@ (8007574 <HAL_RCC_OscConfig+0x26c>)
 8007540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007542:	f003 0302 	and.w	r3, r3, #2
 8007546:	2b00      	cmp	r3, #0
 8007548:	d0f0      	beq.n	800752c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800754a:	2001      	movs	r0, #1
 800754c:	f000 fafe 	bl	8007b4c <RCC_Delay>
 8007550:	e01c      	b.n	800758c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007552:	4b0a      	ldr	r3, [pc, #40]	@ (800757c <HAL_RCC_OscConfig+0x274>)
 8007554:	2200      	movs	r2, #0
 8007556:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007558:	f7fd f8de 	bl	8004718 <HAL_GetTick>
 800755c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800755e:	e00f      	b.n	8007580 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007560:	f7fd f8da 	bl	8004718 <HAL_GetTick>
 8007564:	4602      	mov	r2, r0
 8007566:	693b      	ldr	r3, [r7, #16]
 8007568:	1ad3      	subs	r3, r2, r3
 800756a:	2b02      	cmp	r3, #2
 800756c:	d908      	bls.n	8007580 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800756e:	2303      	movs	r3, #3
 8007570:	e146      	b.n	8007800 <HAL_RCC_OscConfig+0x4f8>
 8007572:	bf00      	nop
 8007574:	40021000 	.word	0x40021000
 8007578:	42420000 	.word	0x42420000
 800757c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007580:	4b92      	ldr	r3, [pc, #584]	@ (80077cc <HAL_RCC_OscConfig+0x4c4>)
 8007582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007584:	f003 0302 	and.w	r3, r3, #2
 8007588:	2b00      	cmp	r3, #0
 800758a:	d1e9      	bne.n	8007560 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f003 0304 	and.w	r3, r3, #4
 8007594:	2b00      	cmp	r3, #0
 8007596:	f000 80a6 	beq.w	80076e6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800759a:	2300      	movs	r3, #0
 800759c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800759e:	4b8b      	ldr	r3, [pc, #556]	@ (80077cc <HAL_RCC_OscConfig+0x4c4>)
 80075a0:	69db      	ldr	r3, [r3, #28]
 80075a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d10d      	bne.n	80075c6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80075aa:	4b88      	ldr	r3, [pc, #544]	@ (80077cc <HAL_RCC_OscConfig+0x4c4>)
 80075ac:	69db      	ldr	r3, [r3, #28]
 80075ae:	4a87      	ldr	r2, [pc, #540]	@ (80077cc <HAL_RCC_OscConfig+0x4c4>)
 80075b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80075b4:	61d3      	str	r3, [r2, #28]
 80075b6:	4b85      	ldr	r3, [pc, #532]	@ (80077cc <HAL_RCC_OscConfig+0x4c4>)
 80075b8:	69db      	ldr	r3, [r3, #28]
 80075ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80075be:	60bb      	str	r3, [r7, #8]
 80075c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80075c2:	2301      	movs	r3, #1
 80075c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80075c6:	4b82      	ldr	r3, [pc, #520]	@ (80077d0 <HAL_RCC_OscConfig+0x4c8>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d118      	bne.n	8007604 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80075d2:	4b7f      	ldr	r3, [pc, #508]	@ (80077d0 <HAL_RCC_OscConfig+0x4c8>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	4a7e      	ldr	r2, [pc, #504]	@ (80077d0 <HAL_RCC_OscConfig+0x4c8>)
 80075d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80075dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80075de:	f7fd f89b 	bl	8004718 <HAL_GetTick>
 80075e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80075e4:	e008      	b.n	80075f8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80075e6:	f7fd f897 	bl	8004718 <HAL_GetTick>
 80075ea:	4602      	mov	r2, r0
 80075ec:	693b      	ldr	r3, [r7, #16]
 80075ee:	1ad3      	subs	r3, r2, r3
 80075f0:	2b64      	cmp	r3, #100	@ 0x64
 80075f2:	d901      	bls.n	80075f8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80075f4:	2303      	movs	r3, #3
 80075f6:	e103      	b.n	8007800 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80075f8:	4b75      	ldr	r3, [pc, #468]	@ (80077d0 <HAL_RCC_OscConfig+0x4c8>)
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007600:	2b00      	cmp	r3, #0
 8007602:	d0f0      	beq.n	80075e6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	68db      	ldr	r3, [r3, #12]
 8007608:	2b01      	cmp	r3, #1
 800760a:	d106      	bne.n	800761a <HAL_RCC_OscConfig+0x312>
 800760c:	4b6f      	ldr	r3, [pc, #444]	@ (80077cc <HAL_RCC_OscConfig+0x4c4>)
 800760e:	6a1b      	ldr	r3, [r3, #32]
 8007610:	4a6e      	ldr	r2, [pc, #440]	@ (80077cc <HAL_RCC_OscConfig+0x4c4>)
 8007612:	f043 0301 	orr.w	r3, r3, #1
 8007616:	6213      	str	r3, [r2, #32]
 8007618:	e02d      	b.n	8007676 <HAL_RCC_OscConfig+0x36e>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	68db      	ldr	r3, [r3, #12]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d10c      	bne.n	800763c <HAL_RCC_OscConfig+0x334>
 8007622:	4b6a      	ldr	r3, [pc, #424]	@ (80077cc <HAL_RCC_OscConfig+0x4c4>)
 8007624:	6a1b      	ldr	r3, [r3, #32]
 8007626:	4a69      	ldr	r2, [pc, #420]	@ (80077cc <HAL_RCC_OscConfig+0x4c4>)
 8007628:	f023 0301 	bic.w	r3, r3, #1
 800762c:	6213      	str	r3, [r2, #32]
 800762e:	4b67      	ldr	r3, [pc, #412]	@ (80077cc <HAL_RCC_OscConfig+0x4c4>)
 8007630:	6a1b      	ldr	r3, [r3, #32]
 8007632:	4a66      	ldr	r2, [pc, #408]	@ (80077cc <HAL_RCC_OscConfig+0x4c4>)
 8007634:	f023 0304 	bic.w	r3, r3, #4
 8007638:	6213      	str	r3, [r2, #32]
 800763a:	e01c      	b.n	8007676 <HAL_RCC_OscConfig+0x36e>
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	68db      	ldr	r3, [r3, #12]
 8007640:	2b05      	cmp	r3, #5
 8007642:	d10c      	bne.n	800765e <HAL_RCC_OscConfig+0x356>
 8007644:	4b61      	ldr	r3, [pc, #388]	@ (80077cc <HAL_RCC_OscConfig+0x4c4>)
 8007646:	6a1b      	ldr	r3, [r3, #32]
 8007648:	4a60      	ldr	r2, [pc, #384]	@ (80077cc <HAL_RCC_OscConfig+0x4c4>)
 800764a:	f043 0304 	orr.w	r3, r3, #4
 800764e:	6213      	str	r3, [r2, #32]
 8007650:	4b5e      	ldr	r3, [pc, #376]	@ (80077cc <HAL_RCC_OscConfig+0x4c4>)
 8007652:	6a1b      	ldr	r3, [r3, #32]
 8007654:	4a5d      	ldr	r2, [pc, #372]	@ (80077cc <HAL_RCC_OscConfig+0x4c4>)
 8007656:	f043 0301 	orr.w	r3, r3, #1
 800765a:	6213      	str	r3, [r2, #32]
 800765c:	e00b      	b.n	8007676 <HAL_RCC_OscConfig+0x36e>
 800765e:	4b5b      	ldr	r3, [pc, #364]	@ (80077cc <HAL_RCC_OscConfig+0x4c4>)
 8007660:	6a1b      	ldr	r3, [r3, #32]
 8007662:	4a5a      	ldr	r2, [pc, #360]	@ (80077cc <HAL_RCC_OscConfig+0x4c4>)
 8007664:	f023 0301 	bic.w	r3, r3, #1
 8007668:	6213      	str	r3, [r2, #32]
 800766a:	4b58      	ldr	r3, [pc, #352]	@ (80077cc <HAL_RCC_OscConfig+0x4c4>)
 800766c:	6a1b      	ldr	r3, [r3, #32]
 800766e:	4a57      	ldr	r2, [pc, #348]	@ (80077cc <HAL_RCC_OscConfig+0x4c4>)
 8007670:	f023 0304 	bic.w	r3, r3, #4
 8007674:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	68db      	ldr	r3, [r3, #12]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d015      	beq.n	80076aa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800767e:	f7fd f84b 	bl	8004718 <HAL_GetTick>
 8007682:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007684:	e00a      	b.n	800769c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007686:	f7fd f847 	bl	8004718 <HAL_GetTick>
 800768a:	4602      	mov	r2, r0
 800768c:	693b      	ldr	r3, [r7, #16]
 800768e:	1ad3      	subs	r3, r2, r3
 8007690:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007694:	4293      	cmp	r3, r2
 8007696:	d901      	bls.n	800769c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8007698:	2303      	movs	r3, #3
 800769a:	e0b1      	b.n	8007800 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800769c:	4b4b      	ldr	r3, [pc, #300]	@ (80077cc <HAL_RCC_OscConfig+0x4c4>)
 800769e:	6a1b      	ldr	r3, [r3, #32]
 80076a0:	f003 0302 	and.w	r3, r3, #2
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d0ee      	beq.n	8007686 <HAL_RCC_OscConfig+0x37e>
 80076a8:	e014      	b.n	80076d4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80076aa:	f7fd f835 	bl	8004718 <HAL_GetTick>
 80076ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80076b0:	e00a      	b.n	80076c8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80076b2:	f7fd f831 	bl	8004718 <HAL_GetTick>
 80076b6:	4602      	mov	r2, r0
 80076b8:	693b      	ldr	r3, [r7, #16]
 80076ba:	1ad3      	subs	r3, r2, r3
 80076bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80076c0:	4293      	cmp	r3, r2
 80076c2:	d901      	bls.n	80076c8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80076c4:	2303      	movs	r3, #3
 80076c6:	e09b      	b.n	8007800 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80076c8:	4b40      	ldr	r3, [pc, #256]	@ (80077cc <HAL_RCC_OscConfig+0x4c4>)
 80076ca:	6a1b      	ldr	r3, [r3, #32]
 80076cc:	f003 0302 	and.w	r3, r3, #2
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d1ee      	bne.n	80076b2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80076d4:	7dfb      	ldrb	r3, [r7, #23]
 80076d6:	2b01      	cmp	r3, #1
 80076d8:	d105      	bne.n	80076e6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80076da:	4b3c      	ldr	r3, [pc, #240]	@ (80077cc <HAL_RCC_OscConfig+0x4c4>)
 80076dc:	69db      	ldr	r3, [r3, #28]
 80076de:	4a3b      	ldr	r2, [pc, #236]	@ (80077cc <HAL_RCC_OscConfig+0x4c4>)
 80076e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80076e4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	69db      	ldr	r3, [r3, #28]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	f000 8087 	beq.w	80077fe <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80076f0:	4b36      	ldr	r3, [pc, #216]	@ (80077cc <HAL_RCC_OscConfig+0x4c4>)
 80076f2:	685b      	ldr	r3, [r3, #4]
 80076f4:	f003 030c 	and.w	r3, r3, #12
 80076f8:	2b08      	cmp	r3, #8
 80076fa:	d061      	beq.n	80077c0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	69db      	ldr	r3, [r3, #28]
 8007700:	2b02      	cmp	r3, #2
 8007702:	d146      	bne.n	8007792 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007704:	4b33      	ldr	r3, [pc, #204]	@ (80077d4 <HAL_RCC_OscConfig+0x4cc>)
 8007706:	2200      	movs	r2, #0
 8007708:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800770a:	f7fd f805 	bl	8004718 <HAL_GetTick>
 800770e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007710:	e008      	b.n	8007724 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007712:	f7fd f801 	bl	8004718 <HAL_GetTick>
 8007716:	4602      	mov	r2, r0
 8007718:	693b      	ldr	r3, [r7, #16]
 800771a:	1ad3      	subs	r3, r2, r3
 800771c:	2b02      	cmp	r3, #2
 800771e:	d901      	bls.n	8007724 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8007720:	2303      	movs	r3, #3
 8007722:	e06d      	b.n	8007800 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007724:	4b29      	ldr	r3, [pc, #164]	@ (80077cc <HAL_RCC_OscConfig+0x4c4>)
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800772c:	2b00      	cmp	r3, #0
 800772e:	d1f0      	bne.n	8007712 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	6a1b      	ldr	r3, [r3, #32]
 8007734:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007738:	d108      	bne.n	800774c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800773a:	4b24      	ldr	r3, [pc, #144]	@ (80077cc <HAL_RCC_OscConfig+0x4c4>)
 800773c:	685b      	ldr	r3, [r3, #4]
 800773e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	689b      	ldr	r3, [r3, #8]
 8007746:	4921      	ldr	r1, [pc, #132]	@ (80077cc <HAL_RCC_OscConfig+0x4c4>)
 8007748:	4313      	orrs	r3, r2
 800774a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800774c:	4b1f      	ldr	r3, [pc, #124]	@ (80077cc <HAL_RCC_OscConfig+0x4c4>)
 800774e:	685b      	ldr	r3, [r3, #4]
 8007750:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6a19      	ldr	r1, [r3, #32]
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800775c:	430b      	orrs	r3, r1
 800775e:	491b      	ldr	r1, [pc, #108]	@ (80077cc <HAL_RCC_OscConfig+0x4c4>)
 8007760:	4313      	orrs	r3, r2
 8007762:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007764:	4b1b      	ldr	r3, [pc, #108]	@ (80077d4 <HAL_RCC_OscConfig+0x4cc>)
 8007766:	2201      	movs	r2, #1
 8007768:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800776a:	f7fc ffd5 	bl	8004718 <HAL_GetTick>
 800776e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007770:	e008      	b.n	8007784 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007772:	f7fc ffd1 	bl	8004718 <HAL_GetTick>
 8007776:	4602      	mov	r2, r0
 8007778:	693b      	ldr	r3, [r7, #16]
 800777a:	1ad3      	subs	r3, r2, r3
 800777c:	2b02      	cmp	r3, #2
 800777e:	d901      	bls.n	8007784 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8007780:	2303      	movs	r3, #3
 8007782:	e03d      	b.n	8007800 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007784:	4b11      	ldr	r3, [pc, #68]	@ (80077cc <HAL_RCC_OscConfig+0x4c4>)
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800778c:	2b00      	cmp	r3, #0
 800778e:	d0f0      	beq.n	8007772 <HAL_RCC_OscConfig+0x46a>
 8007790:	e035      	b.n	80077fe <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007792:	4b10      	ldr	r3, [pc, #64]	@ (80077d4 <HAL_RCC_OscConfig+0x4cc>)
 8007794:	2200      	movs	r2, #0
 8007796:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007798:	f7fc ffbe 	bl	8004718 <HAL_GetTick>
 800779c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800779e:	e008      	b.n	80077b2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80077a0:	f7fc ffba 	bl	8004718 <HAL_GetTick>
 80077a4:	4602      	mov	r2, r0
 80077a6:	693b      	ldr	r3, [r7, #16]
 80077a8:	1ad3      	subs	r3, r2, r3
 80077aa:	2b02      	cmp	r3, #2
 80077ac:	d901      	bls.n	80077b2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80077ae:	2303      	movs	r3, #3
 80077b0:	e026      	b.n	8007800 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80077b2:	4b06      	ldr	r3, [pc, #24]	@ (80077cc <HAL_RCC_OscConfig+0x4c4>)
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d1f0      	bne.n	80077a0 <HAL_RCC_OscConfig+0x498>
 80077be:	e01e      	b.n	80077fe <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	69db      	ldr	r3, [r3, #28]
 80077c4:	2b01      	cmp	r3, #1
 80077c6:	d107      	bne.n	80077d8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80077c8:	2301      	movs	r3, #1
 80077ca:	e019      	b.n	8007800 <HAL_RCC_OscConfig+0x4f8>
 80077cc:	40021000 	.word	0x40021000
 80077d0:	40007000 	.word	0x40007000
 80077d4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80077d8:	4b0b      	ldr	r3, [pc, #44]	@ (8007808 <HAL_RCC_OscConfig+0x500>)
 80077da:	685b      	ldr	r3, [r3, #4]
 80077dc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6a1b      	ldr	r3, [r3, #32]
 80077e8:	429a      	cmp	r2, r3
 80077ea:	d106      	bne.n	80077fa <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80077f6:	429a      	cmp	r2, r3
 80077f8:	d001      	beq.n	80077fe <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80077fa:	2301      	movs	r3, #1
 80077fc:	e000      	b.n	8007800 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80077fe:	2300      	movs	r3, #0
}
 8007800:	4618      	mov	r0, r3
 8007802:	3718      	adds	r7, #24
 8007804:	46bd      	mov	sp, r7
 8007806:	bd80      	pop	{r7, pc}
 8007808:	40021000 	.word	0x40021000

0800780c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800780c:	b580      	push	{r7, lr}
 800780e:	b084      	sub	sp, #16
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
 8007814:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d101      	bne.n	8007820 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800781c:	2301      	movs	r3, #1
 800781e:	e0d0      	b.n	80079c2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007820:	4b6a      	ldr	r3, [pc, #424]	@ (80079cc <HAL_RCC_ClockConfig+0x1c0>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f003 0307 	and.w	r3, r3, #7
 8007828:	683a      	ldr	r2, [r7, #0]
 800782a:	429a      	cmp	r2, r3
 800782c:	d910      	bls.n	8007850 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800782e:	4b67      	ldr	r3, [pc, #412]	@ (80079cc <HAL_RCC_ClockConfig+0x1c0>)
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f023 0207 	bic.w	r2, r3, #7
 8007836:	4965      	ldr	r1, [pc, #404]	@ (80079cc <HAL_RCC_ClockConfig+0x1c0>)
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	4313      	orrs	r3, r2
 800783c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800783e:	4b63      	ldr	r3, [pc, #396]	@ (80079cc <HAL_RCC_ClockConfig+0x1c0>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f003 0307 	and.w	r3, r3, #7
 8007846:	683a      	ldr	r2, [r7, #0]
 8007848:	429a      	cmp	r2, r3
 800784a:	d001      	beq.n	8007850 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800784c:	2301      	movs	r3, #1
 800784e:	e0b8      	b.n	80079c2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f003 0302 	and.w	r3, r3, #2
 8007858:	2b00      	cmp	r3, #0
 800785a:	d020      	beq.n	800789e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f003 0304 	and.w	r3, r3, #4
 8007864:	2b00      	cmp	r3, #0
 8007866:	d005      	beq.n	8007874 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007868:	4b59      	ldr	r3, [pc, #356]	@ (80079d0 <HAL_RCC_ClockConfig+0x1c4>)
 800786a:	685b      	ldr	r3, [r3, #4]
 800786c:	4a58      	ldr	r2, [pc, #352]	@ (80079d0 <HAL_RCC_ClockConfig+0x1c4>)
 800786e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007872:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f003 0308 	and.w	r3, r3, #8
 800787c:	2b00      	cmp	r3, #0
 800787e:	d005      	beq.n	800788c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007880:	4b53      	ldr	r3, [pc, #332]	@ (80079d0 <HAL_RCC_ClockConfig+0x1c4>)
 8007882:	685b      	ldr	r3, [r3, #4]
 8007884:	4a52      	ldr	r2, [pc, #328]	@ (80079d0 <HAL_RCC_ClockConfig+0x1c4>)
 8007886:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800788a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800788c:	4b50      	ldr	r3, [pc, #320]	@ (80079d0 <HAL_RCC_ClockConfig+0x1c4>)
 800788e:	685b      	ldr	r3, [r3, #4]
 8007890:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	689b      	ldr	r3, [r3, #8]
 8007898:	494d      	ldr	r1, [pc, #308]	@ (80079d0 <HAL_RCC_ClockConfig+0x1c4>)
 800789a:	4313      	orrs	r3, r2
 800789c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f003 0301 	and.w	r3, r3, #1
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d040      	beq.n	800792c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	685b      	ldr	r3, [r3, #4]
 80078ae:	2b01      	cmp	r3, #1
 80078b0:	d107      	bne.n	80078c2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80078b2:	4b47      	ldr	r3, [pc, #284]	@ (80079d0 <HAL_RCC_ClockConfig+0x1c4>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d115      	bne.n	80078ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80078be:	2301      	movs	r3, #1
 80078c0:	e07f      	b.n	80079c2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	685b      	ldr	r3, [r3, #4]
 80078c6:	2b02      	cmp	r3, #2
 80078c8:	d107      	bne.n	80078da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80078ca:	4b41      	ldr	r3, [pc, #260]	@ (80079d0 <HAL_RCC_ClockConfig+0x1c4>)
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d109      	bne.n	80078ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80078d6:	2301      	movs	r3, #1
 80078d8:	e073      	b.n	80079c2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80078da:	4b3d      	ldr	r3, [pc, #244]	@ (80079d0 <HAL_RCC_ClockConfig+0x1c4>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	f003 0302 	and.w	r3, r3, #2
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d101      	bne.n	80078ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80078e6:	2301      	movs	r3, #1
 80078e8:	e06b      	b.n	80079c2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80078ea:	4b39      	ldr	r3, [pc, #228]	@ (80079d0 <HAL_RCC_ClockConfig+0x1c4>)
 80078ec:	685b      	ldr	r3, [r3, #4]
 80078ee:	f023 0203 	bic.w	r2, r3, #3
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	685b      	ldr	r3, [r3, #4]
 80078f6:	4936      	ldr	r1, [pc, #216]	@ (80079d0 <HAL_RCC_ClockConfig+0x1c4>)
 80078f8:	4313      	orrs	r3, r2
 80078fa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80078fc:	f7fc ff0c 	bl	8004718 <HAL_GetTick>
 8007900:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007902:	e00a      	b.n	800791a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007904:	f7fc ff08 	bl	8004718 <HAL_GetTick>
 8007908:	4602      	mov	r2, r0
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	1ad3      	subs	r3, r2, r3
 800790e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007912:	4293      	cmp	r3, r2
 8007914:	d901      	bls.n	800791a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007916:	2303      	movs	r3, #3
 8007918:	e053      	b.n	80079c2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800791a:	4b2d      	ldr	r3, [pc, #180]	@ (80079d0 <HAL_RCC_ClockConfig+0x1c4>)
 800791c:	685b      	ldr	r3, [r3, #4]
 800791e:	f003 020c 	and.w	r2, r3, #12
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	685b      	ldr	r3, [r3, #4]
 8007926:	009b      	lsls	r3, r3, #2
 8007928:	429a      	cmp	r2, r3
 800792a:	d1eb      	bne.n	8007904 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800792c:	4b27      	ldr	r3, [pc, #156]	@ (80079cc <HAL_RCC_ClockConfig+0x1c0>)
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f003 0307 	and.w	r3, r3, #7
 8007934:	683a      	ldr	r2, [r7, #0]
 8007936:	429a      	cmp	r2, r3
 8007938:	d210      	bcs.n	800795c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800793a:	4b24      	ldr	r3, [pc, #144]	@ (80079cc <HAL_RCC_ClockConfig+0x1c0>)
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	f023 0207 	bic.w	r2, r3, #7
 8007942:	4922      	ldr	r1, [pc, #136]	@ (80079cc <HAL_RCC_ClockConfig+0x1c0>)
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	4313      	orrs	r3, r2
 8007948:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800794a:	4b20      	ldr	r3, [pc, #128]	@ (80079cc <HAL_RCC_ClockConfig+0x1c0>)
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f003 0307 	and.w	r3, r3, #7
 8007952:	683a      	ldr	r2, [r7, #0]
 8007954:	429a      	cmp	r2, r3
 8007956:	d001      	beq.n	800795c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007958:	2301      	movs	r3, #1
 800795a:	e032      	b.n	80079c2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f003 0304 	and.w	r3, r3, #4
 8007964:	2b00      	cmp	r3, #0
 8007966:	d008      	beq.n	800797a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007968:	4b19      	ldr	r3, [pc, #100]	@ (80079d0 <HAL_RCC_ClockConfig+0x1c4>)
 800796a:	685b      	ldr	r3, [r3, #4]
 800796c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	68db      	ldr	r3, [r3, #12]
 8007974:	4916      	ldr	r1, [pc, #88]	@ (80079d0 <HAL_RCC_ClockConfig+0x1c4>)
 8007976:	4313      	orrs	r3, r2
 8007978:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	f003 0308 	and.w	r3, r3, #8
 8007982:	2b00      	cmp	r3, #0
 8007984:	d009      	beq.n	800799a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007986:	4b12      	ldr	r3, [pc, #72]	@ (80079d0 <HAL_RCC_ClockConfig+0x1c4>)
 8007988:	685b      	ldr	r3, [r3, #4]
 800798a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	691b      	ldr	r3, [r3, #16]
 8007992:	00db      	lsls	r3, r3, #3
 8007994:	490e      	ldr	r1, [pc, #56]	@ (80079d0 <HAL_RCC_ClockConfig+0x1c4>)
 8007996:	4313      	orrs	r3, r2
 8007998:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800799a:	f000 f821 	bl	80079e0 <HAL_RCC_GetSysClockFreq>
 800799e:	4602      	mov	r2, r0
 80079a0:	4b0b      	ldr	r3, [pc, #44]	@ (80079d0 <HAL_RCC_ClockConfig+0x1c4>)
 80079a2:	685b      	ldr	r3, [r3, #4]
 80079a4:	091b      	lsrs	r3, r3, #4
 80079a6:	f003 030f 	and.w	r3, r3, #15
 80079aa:	490a      	ldr	r1, [pc, #40]	@ (80079d4 <HAL_RCC_ClockConfig+0x1c8>)
 80079ac:	5ccb      	ldrb	r3, [r1, r3]
 80079ae:	fa22 f303 	lsr.w	r3, r2, r3
 80079b2:	4a09      	ldr	r2, [pc, #36]	@ (80079d8 <HAL_RCC_ClockConfig+0x1cc>)
 80079b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80079b6:	4b09      	ldr	r3, [pc, #36]	@ (80079dc <HAL_RCC_ClockConfig+0x1d0>)
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	4618      	mov	r0, r3
 80079bc:	f7fc fc46 	bl	800424c <HAL_InitTick>

  return HAL_OK;
 80079c0:	2300      	movs	r3, #0
}
 80079c2:	4618      	mov	r0, r3
 80079c4:	3710      	adds	r7, #16
 80079c6:	46bd      	mov	sp, r7
 80079c8:	bd80      	pop	{r7, pc}
 80079ca:	bf00      	nop
 80079cc:	40022000 	.word	0x40022000
 80079d0:	40021000 	.word	0x40021000
 80079d4:	08011fec 	.word	0x08011fec
 80079d8:	200000e0 	.word	0x200000e0
 80079dc:	200000e4 	.word	0x200000e4

080079e0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80079e0:	b480      	push	{r7}
 80079e2:	b087      	sub	sp, #28
 80079e4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80079e6:	2300      	movs	r3, #0
 80079e8:	60fb      	str	r3, [r7, #12]
 80079ea:	2300      	movs	r3, #0
 80079ec:	60bb      	str	r3, [r7, #8]
 80079ee:	2300      	movs	r3, #0
 80079f0:	617b      	str	r3, [r7, #20]
 80079f2:	2300      	movs	r3, #0
 80079f4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80079f6:	2300      	movs	r3, #0
 80079f8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80079fa:	4b1e      	ldr	r3, [pc, #120]	@ (8007a74 <HAL_RCC_GetSysClockFreq+0x94>)
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	f003 030c 	and.w	r3, r3, #12
 8007a06:	2b04      	cmp	r3, #4
 8007a08:	d002      	beq.n	8007a10 <HAL_RCC_GetSysClockFreq+0x30>
 8007a0a:	2b08      	cmp	r3, #8
 8007a0c:	d003      	beq.n	8007a16 <HAL_RCC_GetSysClockFreq+0x36>
 8007a0e:	e027      	b.n	8007a60 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007a10:	4b19      	ldr	r3, [pc, #100]	@ (8007a78 <HAL_RCC_GetSysClockFreq+0x98>)
 8007a12:	613b      	str	r3, [r7, #16]
      break;
 8007a14:	e027      	b.n	8007a66 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	0c9b      	lsrs	r3, r3, #18
 8007a1a:	f003 030f 	and.w	r3, r3, #15
 8007a1e:	4a17      	ldr	r2, [pc, #92]	@ (8007a7c <HAL_RCC_GetSysClockFreq+0x9c>)
 8007a20:	5cd3      	ldrb	r3, [r2, r3]
 8007a22:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d010      	beq.n	8007a50 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007a2e:	4b11      	ldr	r3, [pc, #68]	@ (8007a74 <HAL_RCC_GetSysClockFreq+0x94>)
 8007a30:	685b      	ldr	r3, [r3, #4]
 8007a32:	0c5b      	lsrs	r3, r3, #17
 8007a34:	f003 0301 	and.w	r3, r3, #1
 8007a38:	4a11      	ldr	r2, [pc, #68]	@ (8007a80 <HAL_RCC_GetSysClockFreq+0xa0>)
 8007a3a:	5cd3      	ldrb	r3, [r2, r3]
 8007a3c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	4a0d      	ldr	r2, [pc, #52]	@ (8007a78 <HAL_RCC_GetSysClockFreq+0x98>)
 8007a42:	fb03 f202 	mul.w	r2, r3, r2
 8007a46:	68bb      	ldr	r3, [r7, #8]
 8007a48:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a4c:	617b      	str	r3, [r7, #20]
 8007a4e:	e004      	b.n	8007a5a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	4a0c      	ldr	r2, [pc, #48]	@ (8007a84 <HAL_RCC_GetSysClockFreq+0xa4>)
 8007a54:	fb02 f303 	mul.w	r3, r2, r3
 8007a58:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8007a5a:	697b      	ldr	r3, [r7, #20]
 8007a5c:	613b      	str	r3, [r7, #16]
      break;
 8007a5e:	e002      	b.n	8007a66 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007a60:	4b05      	ldr	r3, [pc, #20]	@ (8007a78 <HAL_RCC_GetSysClockFreq+0x98>)
 8007a62:	613b      	str	r3, [r7, #16]
      break;
 8007a64:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007a66:	693b      	ldr	r3, [r7, #16]
}
 8007a68:	4618      	mov	r0, r3
 8007a6a:	371c      	adds	r7, #28
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	bc80      	pop	{r7}
 8007a70:	4770      	bx	lr
 8007a72:	bf00      	nop
 8007a74:	40021000 	.word	0x40021000
 8007a78:	007a1200 	.word	0x007a1200
 8007a7c:	08012004 	.word	0x08012004
 8007a80:	08012014 	.word	0x08012014
 8007a84:	003d0900 	.word	0x003d0900

08007a88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007a88:	b480      	push	{r7}
 8007a8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007a8c:	4b02      	ldr	r3, [pc, #8]	@ (8007a98 <HAL_RCC_GetHCLKFreq+0x10>)
 8007a8e:	681b      	ldr	r3, [r3, #0]
}
 8007a90:	4618      	mov	r0, r3
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bc80      	pop	{r7}
 8007a96:	4770      	bx	lr
 8007a98:	200000e0 	.word	0x200000e0

08007a9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007aa0:	f7ff fff2 	bl	8007a88 <HAL_RCC_GetHCLKFreq>
 8007aa4:	4602      	mov	r2, r0
 8007aa6:	4b05      	ldr	r3, [pc, #20]	@ (8007abc <HAL_RCC_GetPCLK1Freq+0x20>)
 8007aa8:	685b      	ldr	r3, [r3, #4]
 8007aaa:	0a1b      	lsrs	r3, r3, #8
 8007aac:	f003 0307 	and.w	r3, r3, #7
 8007ab0:	4903      	ldr	r1, [pc, #12]	@ (8007ac0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007ab2:	5ccb      	ldrb	r3, [r1, r3]
 8007ab4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007ab8:	4618      	mov	r0, r3
 8007aba:	bd80      	pop	{r7, pc}
 8007abc:	40021000 	.word	0x40021000
 8007ac0:	08011ffc 	.word	0x08011ffc

08007ac4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007ac8:	f7ff ffde 	bl	8007a88 <HAL_RCC_GetHCLKFreq>
 8007acc:	4602      	mov	r2, r0
 8007ace:	4b05      	ldr	r3, [pc, #20]	@ (8007ae4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007ad0:	685b      	ldr	r3, [r3, #4]
 8007ad2:	0adb      	lsrs	r3, r3, #11
 8007ad4:	f003 0307 	and.w	r3, r3, #7
 8007ad8:	4903      	ldr	r1, [pc, #12]	@ (8007ae8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007ada:	5ccb      	ldrb	r3, [r1, r3]
 8007adc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	bd80      	pop	{r7, pc}
 8007ae4:	40021000 	.word	0x40021000
 8007ae8:	08011ffc 	.word	0x08011ffc

08007aec <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007aec:	b480      	push	{r7}
 8007aee:	b083      	sub	sp, #12
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
 8007af4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	220f      	movs	r2, #15
 8007afa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007afc:	4b11      	ldr	r3, [pc, #68]	@ (8007b44 <HAL_RCC_GetClockConfig+0x58>)
 8007afe:	685b      	ldr	r3, [r3, #4]
 8007b00:	f003 0203 	and.w	r2, r3, #3
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007b08:	4b0e      	ldr	r3, [pc, #56]	@ (8007b44 <HAL_RCC_GetClockConfig+0x58>)
 8007b0a:	685b      	ldr	r3, [r3, #4]
 8007b0c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007b14:	4b0b      	ldr	r3, [pc, #44]	@ (8007b44 <HAL_RCC_GetClockConfig+0x58>)
 8007b16:	685b      	ldr	r3, [r3, #4]
 8007b18:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8007b20:	4b08      	ldr	r3, [pc, #32]	@ (8007b44 <HAL_RCC_GetClockConfig+0x58>)
 8007b22:	685b      	ldr	r3, [r3, #4]
 8007b24:	08db      	lsrs	r3, r3, #3
 8007b26:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007b2e:	4b06      	ldr	r3, [pc, #24]	@ (8007b48 <HAL_RCC_GetClockConfig+0x5c>)
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	f003 0207 	and.w	r2, r3, #7
 8007b36:	683b      	ldr	r3, [r7, #0]
 8007b38:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8007b3a:	bf00      	nop
 8007b3c:	370c      	adds	r7, #12
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bc80      	pop	{r7}
 8007b42:	4770      	bx	lr
 8007b44:	40021000 	.word	0x40021000
 8007b48:	40022000 	.word	0x40022000

08007b4c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b085      	sub	sp, #20
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007b54:	4b0a      	ldr	r3, [pc, #40]	@ (8007b80 <RCC_Delay+0x34>)
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	4a0a      	ldr	r2, [pc, #40]	@ (8007b84 <RCC_Delay+0x38>)
 8007b5a:	fba2 2303 	umull	r2, r3, r2, r3
 8007b5e:	0a5b      	lsrs	r3, r3, #9
 8007b60:	687a      	ldr	r2, [r7, #4]
 8007b62:	fb02 f303 	mul.w	r3, r2, r3
 8007b66:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007b68:	bf00      	nop
  }
  while (Delay --);
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	1e5a      	subs	r2, r3, #1
 8007b6e:	60fa      	str	r2, [r7, #12]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d1f9      	bne.n	8007b68 <RCC_Delay+0x1c>
}
 8007b74:	bf00      	nop
 8007b76:	bf00      	nop
 8007b78:	3714      	adds	r7, #20
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	bc80      	pop	{r7}
 8007b7e:	4770      	bx	lr
 8007b80:	200000e0 	.word	0x200000e0
 8007b84:	10624dd3 	.word	0x10624dd3

08007b88 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b086      	sub	sp, #24
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8007b90:	2300      	movs	r3, #0
 8007b92:	613b      	str	r3, [r7, #16]
 8007b94:	2300      	movs	r3, #0
 8007b96:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f003 0301 	and.w	r3, r3, #1
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d07d      	beq.n	8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007ba8:	4b4f      	ldr	r3, [pc, #316]	@ (8007ce8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007baa:	69db      	ldr	r3, [r3, #28]
 8007bac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d10d      	bne.n	8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007bb4:	4b4c      	ldr	r3, [pc, #304]	@ (8007ce8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007bb6:	69db      	ldr	r3, [r3, #28]
 8007bb8:	4a4b      	ldr	r2, [pc, #300]	@ (8007ce8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007bba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007bbe:	61d3      	str	r3, [r2, #28]
 8007bc0:	4b49      	ldr	r3, [pc, #292]	@ (8007ce8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007bc2:	69db      	ldr	r3, [r3, #28]
 8007bc4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007bc8:	60bb      	str	r3, [r7, #8]
 8007bca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007bcc:	2301      	movs	r3, #1
 8007bce:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007bd0:	4b46      	ldr	r3, [pc, #280]	@ (8007cec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d118      	bne.n	8007c0e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007bdc:	4b43      	ldr	r3, [pc, #268]	@ (8007cec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	4a42      	ldr	r2, [pc, #264]	@ (8007cec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007be2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007be6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007be8:	f7fc fd96 	bl	8004718 <HAL_GetTick>
 8007bec:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007bee:	e008      	b.n	8007c02 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007bf0:	f7fc fd92 	bl	8004718 <HAL_GetTick>
 8007bf4:	4602      	mov	r2, r0
 8007bf6:	693b      	ldr	r3, [r7, #16]
 8007bf8:	1ad3      	subs	r3, r2, r3
 8007bfa:	2b64      	cmp	r3, #100	@ 0x64
 8007bfc:	d901      	bls.n	8007c02 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8007bfe:	2303      	movs	r3, #3
 8007c00:	e06d      	b.n	8007cde <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007c02:	4b3a      	ldr	r3, [pc, #232]	@ (8007cec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d0f0      	beq.n	8007bf0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007c0e:	4b36      	ldr	r3, [pc, #216]	@ (8007ce8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007c10:	6a1b      	ldr	r3, [r3, #32]
 8007c12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c16:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d02e      	beq.n	8007c7c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	685b      	ldr	r3, [r3, #4]
 8007c22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c26:	68fa      	ldr	r2, [r7, #12]
 8007c28:	429a      	cmp	r2, r3
 8007c2a:	d027      	beq.n	8007c7c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007c2c:	4b2e      	ldr	r3, [pc, #184]	@ (8007ce8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007c2e:	6a1b      	ldr	r3, [r3, #32]
 8007c30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c34:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007c36:	4b2e      	ldr	r3, [pc, #184]	@ (8007cf0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007c38:	2201      	movs	r2, #1
 8007c3a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007c3c:	4b2c      	ldr	r3, [pc, #176]	@ (8007cf0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007c3e:	2200      	movs	r2, #0
 8007c40:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8007c42:	4a29      	ldr	r2, [pc, #164]	@ (8007ce8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	f003 0301 	and.w	r3, r3, #1
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d014      	beq.n	8007c7c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c52:	f7fc fd61 	bl	8004718 <HAL_GetTick>
 8007c56:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c58:	e00a      	b.n	8007c70 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c5a:	f7fc fd5d 	bl	8004718 <HAL_GetTick>
 8007c5e:	4602      	mov	r2, r0
 8007c60:	693b      	ldr	r3, [r7, #16]
 8007c62:	1ad3      	subs	r3, r2, r3
 8007c64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c68:	4293      	cmp	r3, r2
 8007c6a:	d901      	bls.n	8007c70 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8007c6c:	2303      	movs	r3, #3
 8007c6e:	e036      	b.n	8007cde <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c70:	4b1d      	ldr	r3, [pc, #116]	@ (8007ce8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007c72:	6a1b      	ldr	r3, [r3, #32]
 8007c74:	f003 0302 	and.w	r3, r3, #2
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d0ee      	beq.n	8007c5a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007c7c:	4b1a      	ldr	r3, [pc, #104]	@ (8007ce8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007c7e:	6a1b      	ldr	r3, [r3, #32]
 8007c80:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	685b      	ldr	r3, [r3, #4]
 8007c88:	4917      	ldr	r1, [pc, #92]	@ (8007ce8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007c8a:	4313      	orrs	r3, r2
 8007c8c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007c8e:	7dfb      	ldrb	r3, [r7, #23]
 8007c90:	2b01      	cmp	r3, #1
 8007c92:	d105      	bne.n	8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007c94:	4b14      	ldr	r3, [pc, #80]	@ (8007ce8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007c96:	69db      	ldr	r3, [r3, #28]
 8007c98:	4a13      	ldr	r2, [pc, #76]	@ (8007ce8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007c9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007c9e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f003 0302 	and.w	r3, r3, #2
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d008      	beq.n	8007cbe <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007cac:	4b0e      	ldr	r3, [pc, #56]	@ (8007ce8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007cae:	685b      	ldr	r3, [r3, #4]
 8007cb0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	689b      	ldr	r3, [r3, #8]
 8007cb8:	490b      	ldr	r1, [pc, #44]	@ (8007ce8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007cba:	4313      	orrs	r3, r2
 8007cbc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f003 0310 	and.w	r3, r3, #16
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d008      	beq.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007cca:	4b07      	ldr	r3, [pc, #28]	@ (8007ce8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007ccc:	685b      	ldr	r3, [r3, #4]
 8007cce:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	695b      	ldr	r3, [r3, #20]
 8007cd6:	4904      	ldr	r1, [pc, #16]	@ (8007ce8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007cd8:	4313      	orrs	r3, r2
 8007cda:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8007cdc:	2300      	movs	r3, #0
}
 8007cde:	4618      	mov	r0, r3
 8007ce0:	3718      	adds	r7, #24
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	bd80      	pop	{r7, pc}
 8007ce6:	bf00      	nop
 8007ce8:	40021000 	.word	0x40021000
 8007cec:	40007000 	.word	0x40007000
 8007cf0:	42420440 	.word	0x42420440

08007cf4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b088      	sub	sp, #32
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	617b      	str	r3, [r7, #20]
 8007d00:	2300      	movs	r3, #0
 8007d02:	61fb      	str	r3, [r7, #28]
 8007d04:	2300      	movs	r3, #0
 8007d06:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8007d08:	2300      	movs	r3, #0
 8007d0a:	60fb      	str	r3, [r7, #12]
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	3b01      	subs	r3, #1
 8007d14:	2b0f      	cmp	r3, #15
 8007d16:	f200 80af 	bhi.w	8007e78 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 8007d1a:	a201      	add	r2, pc, #4	@ (adr r2, 8007d20 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 8007d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d20:	08007df7 	.word	0x08007df7
 8007d24:	08007e5d 	.word	0x08007e5d
 8007d28:	08007e79 	.word	0x08007e79
 8007d2c:	08007de7 	.word	0x08007de7
 8007d30:	08007e79 	.word	0x08007e79
 8007d34:	08007e79 	.word	0x08007e79
 8007d38:	08007e79 	.word	0x08007e79
 8007d3c:	08007def 	.word	0x08007def
 8007d40:	08007e79 	.word	0x08007e79
 8007d44:	08007e79 	.word	0x08007e79
 8007d48:	08007e79 	.word	0x08007e79
 8007d4c:	08007e79 	.word	0x08007e79
 8007d50:	08007e79 	.word	0x08007e79
 8007d54:	08007e79 	.word	0x08007e79
 8007d58:	08007e79 	.word	0x08007e79
 8007d5c:	08007d61 	.word	0x08007d61
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8007d60:	4b4a      	ldr	r3, [pc, #296]	@ (8007e8c <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007d62:	685b      	ldr	r3, [r3, #4]
 8007d64:	60fb      	str	r3, [r7, #12]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8007d66:	4b49      	ldr	r3, [pc, #292]	@ (8007e8c <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	f000 8084 	beq.w	8007e7c <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	0c9b      	lsrs	r3, r3, #18
 8007d78:	f003 030f 	and.w	r3, r3, #15
 8007d7c:	4a44      	ldr	r2, [pc, #272]	@ (8007e90 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>)
 8007d7e:	5cd3      	ldrb	r3, [r2, r3]
 8007d80:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d015      	beq.n	8007db8 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007d8c:	4b3f      	ldr	r3, [pc, #252]	@ (8007e8c <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007d8e:	685b      	ldr	r3, [r3, #4]
 8007d90:	0c5b      	lsrs	r3, r3, #17
 8007d92:	f003 0301 	and.w	r3, r3, #1
 8007d96:	4a3f      	ldr	r2, [pc, #252]	@ (8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>)
 8007d98:	5cd3      	ldrb	r3, [r2, r3]
 8007d9a:	617b      	str	r3, [r7, #20]
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d00d      	beq.n	8007dc2 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8007da6:	4a3c      	ldr	r2, [pc, #240]	@ (8007e98 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>)
 8007da8:	697b      	ldr	r3, [r7, #20]
 8007daa:	fbb2 f2f3 	udiv	r2, r2, r3
 8007dae:	693b      	ldr	r3, [r7, #16]
 8007db0:	fb02 f303 	mul.w	r3, r2, r3
 8007db4:	61fb      	str	r3, [r7, #28]
 8007db6:	e004      	b.n	8007dc2 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007db8:	693b      	ldr	r3, [r7, #16]
 8007dba:	4a38      	ldr	r2, [pc, #224]	@ (8007e9c <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>)
 8007dbc:	fb02 f303 	mul.w	r3, r2, r3
 8007dc0:	61fb      	str	r3, [r7, #28]
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8007dc2:	4b32      	ldr	r3, [pc, #200]	@ (8007e8c <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007dc4:	685b      	ldr	r3, [r3, #4]
 8007dc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007dca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007dce:	d102      	bne.n	8007dd6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8007dd0:	69fb      	ldr	r3, [r7, #28]
 8007dd2:	61bb      	str	r3, [r7, #24]
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8007dd4:	e052      	b.n	8007e7c <HAL_RCCEx_GetPeriphCLKFreq+0x188>
          frequency = (pllclk * 2) / 3;
 8007dd6:	69fb      	ldr	r3, [r7, #28]
 8007dd8:	005b      	lsls	r3, r3, #1
 8007dda:	4a31      	ldr	r2, [pc, #196]	@ (8007ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>)
 8007ddc:	fba2 2303 	umull	r2, r3, r2, r3
 8007de0:	085b      	lsrs	r3, r3, #1
 8007de2:	61bb      	str	r3, [r7, #24]
      break;
 8007de4:	e04a      	b.n	8007e7c <HAL_RCCEx_GetPeriphCLKFreq+0x188>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 8007de6:	f7ff fdfb 	bl	80079e0 <HAL_RCC_GetSysClockFreq>
 8007dea:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8007dec:	e049      	b.n	8007e82 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8007dee:	f7ff fdf7 	bl	80079e0 <HAL_RCC_GetSysClockFreq>
 8007df2:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8007df4:	e045      	b.n	8007e82 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8007df6:	4b25      	ldr	r3, [pc, #148]	@ (8007e8c <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007df8:	6a1b      	ldr	r3, [r3, #32]
 8007dfa:	60fb      	str	r3, [r7, #12]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007e02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e06:	d108      	bne.n	8007e1a <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	f003 0302 	and.w	r3, r3, #2
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d003      	beq.n	8007e1a <HAL_RCCEx_GetPeriphCLKFreq+0x126>
      {
        frequency = LSE_VALUE;
 8007e12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e16:	61bb      	str	r3, [r7, #24]
 8007e18:	e01f      	b.n	8007e5a <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007e20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e24:	d109      	bne.n	8007e3a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8007e26:	4b19      	ldr	r3, [pc, #100]	@ (8007e8c <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e2a:	f003 0302 	and.w	r3, r3, #2
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d003      	beq.n	8007e3a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSI_VALUE;
 8007e32:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8007e36:	61bb      	str	r3, [r7, #24]
 8007e38:	e00f      	b.n	8007e5a <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007e40:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007e44:	d11c      	bne.n	8007e80 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8007e46:	4b11      	ldr	r3, [pc, #68]	@ (8007e8c <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d016      	beq.n	8007e80 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      {
        frequency = HSE_VALUE / 128U;
 8007e52:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8007e56:	61bb      	str	r3, [r7, #24]
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8007e58:	e012      	b.n	8007e80 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8007e5a:	e011      	b.n	8007e80 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8007e5c:	f7ff fe32 	bl	8007ac4 <HAL_RCC_GetPCLK2Freq>
 8007e60:	4602      	mov	r2, r0
 8007e62:	4b0a      	ldr	r3, [pc, #40]	@ (8007e8c <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007e64:	685b      	ldr	r3, [r3, #4]
 8007e66:	0b9b      	lsrs	r3, r3, #14
 8007e68:	f003 0303 	and.w	r3, r3, #3
 8007e6c:	3301      	adds	r3, #1
 8007e6e:	005b      	lsls	r3, r3, #1
 8007e70:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e74:	61bb      	str	r3, [r7, #24]
      break;
 8007e76:	e004      	b.n	8007e82 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    default:
    {
      break;
 8007e78:	bf00      	nop
 8007e7a:	e002      	b.n	8007e82 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 8007e7c:	bf00      	nop
 8007e7e:	e000      	b.n	8007e82 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 8007e80:	bf00      	nop
    }
  }
  return (frequency);
 8007e82:	69bb      	ldr	r3, [r7, #24]
}
 8007e84:	4618      	mov	r0, r3
 8007e86:	3720      	adds	r7, #32
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	bd80      	pop	{r7, pc}
 8007e8c:	40021000 	.word	0x40021000
 8007e90:	08012018 	.word	0x08012018
 8007e94:	08012028 	.word	0x08012028
 8007e98:	007a1200 	.word	0x007a1200
 8007e9c:	003d0900 	.word	0x003d0900
 8007ea0:	aaaaaaab 	.word	0xaaaaaaab

08007ea4 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b084      	sub	sp, #16
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8007eac:	2300      	movs	r3, #0
 8007eae:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d101      	bne.n	8007eba <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8007eb6:	2301      	movs	r3, #1
 8007eb8:	e07a      	b.n	8007fb0 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	7c5b      	ldrb	r3, [r3, #17]
 8007ebe:	b2db      	uxtb	r3, r3
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d105      	bne.n	8007ed0 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8007eca:	6878      	ldr	r0, [r7, #4]
 8007ecc:	f7fb ff24 	bl	8003d18 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2202      	movs	r2, #2
 8007ed4:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007ed6:	6878      	ldr	r0, [r7, #4]
 8007ed8:	f000 faea 	bl	80084b0 <HAL_RTC_WaitForSynchro>
 8007edc:	4603      	mov	r3, r0
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d004      	beq.n	8007eec <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2204      	movs	r2, #4
 8007ee6:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8007ee8:	2301      	movs	r3, #1
 8007eea:	e061      	b.n	8007fb0 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8007eec:	6878      	ldr	r0, [r7, #4]
 8007eee:	f000 fba3 	bl	8008638 <RTC_EnterInitMode>
 8007ef2:	4603      	mov	r3, r0
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d004      	beq.n	8007f02 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2204      	movs	r2, #4
 8007efc:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8007efe:	2301      	movs	r3, #1
 8007f00:	e056      	b.n	8007fb0 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	685a      	ldr	r2, [r3, #4]
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	f022 0207 	bic.w	r2, r2, #7
 8007f10:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	689b      	ldr	r3, [r3, #8]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d005      	beq.n	8007f26 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8007f1a:	4b27      	ldr	r3, [pc, #156]	@ (8007fb8 <HAL_RTC_Init+0x114>)
 8007f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f1e:	4a26      	ldr	r2, [pc, #152]	@ (8007fb8 <HAL_RTC_Init+0x114>)
 8007f20:	f023 0301 	bic.w	r3, r3, #1
 8007f24:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8007f26:	4b24      	ldr	r3, [pc, #144]	@ (8007fb8 <HAL_RTC_Init+0x114>)
 8007f28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f2a:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	689b      	ldr	r3, [r3, #8]
 8007f32:	4921      	ldr	r1, [pc, #132]	@ (8007fb8 <HAL_RTC_Init+0x114>)
 8007f34:	4313      	orrs	r3, r2
 8007f36:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	685b      	ldr	r3, [r3, #4]
 8007f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f40:	d003      	beq.n	8007f4a <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	685b      	ldr	r3, [r3, #4]
 8007f46:	60fb      	str	r3, [r7, #12]
 8007f48:	e00e      	b.n	8007f68 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8007f4a:	2001      	movs	r0, #1
 8007f4c:	f7ff fed2 	bl	8007cf4 <HAL_RCCEx_GetPeriphCLKFreq>
 8007f50:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d104      	bne.n	8007f62 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2204      	movs	r2, #4
 8007f5c:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8007f5e:	2301      	movs	r3, #1
 8007f60:	e026      	b.n	8007fb0 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	3b01      	subs	r3, #1
 8007f66:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	0c1a      	lsrs	r2, r3, #16
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f002 020f 	and.w	r2, r2, #15
 8007f74:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	68fa      	ldr	r2, [r7, #12]
 8007f7c:	b292      	uxth	r2, r2
 8007f7e:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8007f80:	6878      	ldr	r0, [r7, #4]
 8007f82:	f000 fb81 	bl	8008688 <RTC_ExitInitMode>
 8007f86:	4603      	mov	r3, r0
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d004      	beq.n	8007f96 <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2204      	movs	r2, #4
 8007f90:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8007f92:	2301      	movs	r3, #1
 8007f94:	e00c      	b.n	8007fb0 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	2200      	movs	r2, #0
 8007f9a:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2201      	movs	r2, #1
 8007fa0:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2201      	movs	r2, #1
 8007fa6:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2201      	movs	r2, #1
 8007fac:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8007fae:	2300      	movs	r3, #0
  }
}
 8007fb0:	4618      	mov	r0, r3
 8007fb2:	3710      	adds	r7, #16
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	bd80      	pop	{r7, pc}
 8007fb8:	40006c00 	.word	0x40006c00

08007fbc <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007fbc:	b590      	push	{r4, r7, lr}
 8007fbe:	b087      	sub	sp, #28
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	60f8      	str	r0, [r7, #12]
 8007fc4:	60b9      	str	r1, [r7, #8]
 8007fc6:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8007fc8:	2300      	movs	r3, #0
 8007fca:	617b      	str	r3, [r7, #20]
 8007fcc:	2300      	movs	r3, #0
 8007fce:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d002      	beq.n	8007fdc <HAL_RTC_SetTime+0x20>
 8007fd6:	68bb      	ldr	r3, [r7, #8]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d101      	bne.n	8007fe0 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8007fdc:	2301      	movs	r3, #1
 8007fde:	e080      	b.n	80080e2 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	7c1b      	ldrb	r3, [r3, #16]
 8007fe4:	2b01      	cmp	r3, #1
 8007fe6:	d101      	bne.n	8007fec <HAL_RTC_SetTime+0x30>
 8007fe8:	2302      	movs	r3, #2
 8007fea:	e07a      	b.n	80080e2 <HAL_RTC_SetTime+0x126>
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	2201      	movs	r2, #1
 8007ff0:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	2202      	movs	r2, #2
 8007ff6:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d113      	bne.n	8008026 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8007ffe:	68bb      	ldr	r3, [r7, #8]
 8008000:	781b      	ldrb	r3, [r3, #0]
 8008002:	461a      	mov	r2, r3
 8008004:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8008008:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 800800c:	68bb      	ldr	r3, [r7, #8]
 800800e:	785b      	ldrb	r3, [r3, #1]
 8008010:	4619      	mov	r1, r3
 8008012:	460b      	mov	r3, r1
 8008014:	011b      	lsls	r3, r3, #4
 8008016:	1a5b      	subs	r3, r3, r1
 8008018:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800801a:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 800801c:	68ba      	ldr	r2, [r7, #8]
 800801e:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8008020:	4413      	add	r3, r2
 8008022:	617b      	str	r3, [r7, #20]
 8008024:	e01e      	b.n	8008064 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8008026:	68bb      	ldr	r3, [r7, #8]
 8008028:	781b      	ldrb	r3, [r3, #0]
 800802a:	4618      	mov	r0, r3
 800802c:	f000 fb71 	bl	8008712 <RTC_Bcd2ToByte>
 8008030:	4603      	mov	r3, r0
 8008032:	461a      	mov	r2, r3
 8008034:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8008038:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	785b      	ldrb	r3, [r3, #1]
 8008040:	4618      	mov	r0, r3
 8008042:	f000 fb66 	bl	8008712 <RTC_Bcd2ToByte>
 8008046:	4603      	mov	r3, r0
 8008048:	461a      	mov	r2, r3
 800804a:	4613      	mov	r3, r2
 800804c:	011b      	lsls	r3, r3, #4
 800804e:	1a9b      	subs	r3, r3, r2
 8008050:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8008052:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	789b      	ldrb	r3, [r3, #2]
 8008058:	4618      	mov	r0, r3
 800805a:	f000 fb5a 	bl	8008712 <RTC_Bcd2ToByte>
 800805e:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8008060:	4423      	add	r3, r4
 8008062:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8008064:	6979      	ldr	r1, [r7, #20]
 8008066:	68f8      	ldr	r0, [r7, #12]
 8008068:	f000 fa7f 	bl	800856a <RTC_WriteTimeCounter>
 800806c:	4603      	mov	r3, r0
 800806e:	2b00      	cmp	r3, #0
 8008070:	d007      	beq.n	8008082 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	2204      	movs	r2, #4
 8008076:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	2200      	movs	r2, #0
 800807c:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 800807e:	2301      	movs	r3, #1
 8008080:	e02f      	b.n	80080e2 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	685a      	ldr	r2, [r3, #4]
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	f022 0205 	bic.w	r2, r2, #5
 8008090:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8008092:	68f8      	ldr	r0, [r7, #12]
 8008094:	f000 fa90 	bl	80085b8 <RTC_ReadAlarmCounter>
 8008098:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800809a:	693b      	ldr	r3, [r7, #16]
 800809c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080a0:	d018      	beq.n	80080d4 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 80080a2:	693a      	ldr	r2, [r7, #16]
 80080a4:	697b      	ldr	r3, [r7, #20]
 80080a6:	429a      	cmp	r2, r3
 80080a8:	d214      	bcs.n	80080d4 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80080aa:	693b      	ldr	r3, [r7, #16]
 80080ac:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 80080b0:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80080b4:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80080b6:	6939      	ldr	r1, [r7, #16]
 80080b8:	68f8      	ldr	r0, [r7, #12]
 80080ba:	f000 fa96 	bl	80085ea <RTC_WriteAlarmCounter>
 80080be:	4603      	mov	r3, r0
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d007      	beq.n	80080d4 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	2204      	movs	r2, #4
 80080c8:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	2200      	movs	r2, #0
 80080ce:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 80080d0:	2301      	movs	r3, #1
 80080d2:	e006      	b.n	80080e2 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	2201      	movs	r2, #1
 80080d8:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	2200      	movs	r2, #0
 80080de:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 80080e0:	2300      	movs	r3, #0
  }
}
 80080e2:	4618      	mov	r0, r3
 80080e4:	371c      	adds	r7, #28
 80080e6:	46bd      	mov	sp, r7
 80080e8:	bd90      	pop	{r4, r7, pc}
	...

080080ec <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b088      	sub	sp, #32
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	60f8      	str	r0, [r7, #12]
 80080f4:	60b9      	str	r1, [r7, #8]
 80080f6:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 80080f8:	2300      	movs	r3, #0
 80080fa:	61bb      	str	r3, [r7, #24]
 80080fc:	2300      	movs	r3, #0
 80080fe:	61fb      	str	r3, [r7, #28]
 8008100:	2300      	movs	r3, #0
 8008102:	617b      	str	r3, [r7, #20]
 8008104:	2300      	movs	r3, #0
 8008106:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d002      	beq.n	8008114 <HAL_RTC_GetTime+0x28>
 800810e:	68bb      	ldr	r3, [r7, #8]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d101      	bne.n	8008118 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8008114:	2301      	movs	r3, #1
 8008116:	e0b5      	b.n	8008284 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	685b      	ldr	r3, [r3, #4]
 800811e:	f003 0304 	and.w	r3, r3, #4
 8008122:	2b00      	cmp	r3, #0
 8008124:	d001      	beq.n	800812a <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8008126:	2301      	movs	r3, #1
 8008128:	e0ac      	b.n	8008284 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800812a:	68f8      	ldr	r0, [r7, #12]
 800812c:	f000 f9ed 	bl	800850a <RTC_ReadTimeCounter>
 8008130:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8008132:	69bb      	ldr	r3, [r7, #24]
 8008134:	4a55      	ldr	r2, [pc, #340]	@ (800828c <HAL_RTC_GetTime+0x1a0>)
 8008136:	fba2 2303 	umull	r2, r3, r2, r3
 800813a:	0adb      	lsrs	r3, r3, #11
 800813c:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 800813e:	69ba      	ldr	r2, [r7, #24]
 8008140:	4b52      	ldr	r3, [pc, #328]	@ (800828c <HAL_RTC_GetTime+0x1a0>)
 8008142:	fba3 1302 	umull	r1, r3, r3, r2
 8008146:	0adb      	lsrs	r3, r3, #11
 8008148:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800814c:	fb01 f303 	mul.w	r3, r1, r3
 8008150:	1ad3      	subs	r3, r2, r3
 8008152:	4a4f      	ldr	r2, [pc, #316]	@ (8008290 <HAL_RTC_GetTime+0x1a4>)
 8008154:	fba2 2303 	umull	r2, r3, r2, r3
 8008158:	095b      	lsrs	r3, r3, #5
 800815a:	b2da      	uxtb	r2, r3
 800815c:	68bb      	ldr	r3, [r7, #8]
 800815e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8008160:	69bb      	ldr	r3, [r7, #24]
 8008162:	4a4a      	ldr	r2, [pc, #296]	@ (800828c <HAL_RTC_GetTime+0x1a0>)
 8008164:	fba2 1203 	umull	r1, r2, r2, r3
 8008168:	0ad2      	lsrs	r2, r2, #11
 800816a:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800816e:	fb01 f202 	mul.w	r2, r1, r2
 8008172:	1a9a      	subs	r2, r3, r2
 8008174:	4b46      	ldr	r3, [pc, #280]	@ (8008290 <HAL_RTC_GetTime+0x1a4>)
 8008176:	fba3 1302 	umull	r1, r3, r3, r2
 800817a:	0959      	lsrs	r1, r3, #5
 800817c:	460b      	mov	r3, r1
 800817e:	011b      	lsls	r3, r3, #4
 8008180:	1a5b      	subs	r3, r3, r1
 8008182:	009b      	lsls	r3, r3, #2
 8008184:	1ad1      	subs	r1, r2, r3
 8008186:	b2ca      	uxtb	r2, r1
 8008188:	68bb      	ldr	r3, [r7, #8]
 800818a:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 800818c:	693b      	ldr	r3, [r7, #16]
 800818e:	2b17      	cmp	r3, #23
 8008190:	d955      	bls.n	800823e <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8008192:	693b      	ldr	r3, [r7, #16]
 8008194:	4a3f      	ldr	r2, [pc, #252]	@ (8008294 <HAL_RTC_GetTime+0x1a8>)
 8008196:	fba2 2303 	umull	r2, r3, r2, r3
 800819a:	091b      	lsrs	r3, r3, #4
 800819c:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 800819e:	6939      	ldr	r1, [r7, #16]
 80081a0:	4b3c      	ldr	r3, [pc, #240]	@ (8008294 <HAL_RTC_GetTime+0x1a8>)
 80081a2:	fba3 2301 	umull	r2, r3, r3, r1
 80081a6:	091a      	lsrs	r2, r3, #4
 80081a8:	4613      	mov	r3, r2
 80081aa:	005b      	lsls	r3, r3, #1
 80081ac:	4413      	add	r3, r2
 80081ae:	00db      	lsls	r3, r3, #3
 80081b0:	1aca      	subs	r2, r1, r3
 80081b2:	b2d2      	uxtb	r2, r2
 80081b4:	68bb      	ldr	r3, [r7, #8]
 80081b6:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80081b8:	68f8      	ldr	r0, [r7, #12]
 80081ba:	f000 f9fd 	bl	80085b8 <RTC_ReadAlarmCounter>
 80081be:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 80081c0:	69fb      	ldr	r3, [r7, #28]
 80081c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081c6:	d008      	beq.n	80081da <HAL_RTC_GetTime+0xee>
 80081c8:	69fa      	ldr	r2, [r7, #28]
 80081ca:	69bb      	ldr	r3, [r7, #24]
 80081cc:	429a      	cmp	r2, r3
 80081ce:	d904      	bls.n	80081da <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 80081d0:	69fa      	ldr	r2, [r7, #28]
 80081d2:	69bb      	ldr	r3, [r7, #24]
 80081d4:	1ad3      	subs	r3, r2, r3
 80081d6:	61fb      	str	r3, [r7, #28]
 80081d8:	e002      	b.n	80081e0 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 80081da:	f04f 33ff 	mov.w	r3, #4294967295
 80081de:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 80081e0:	697b      	ldr	r3, [r7, #20]
 80081e2:	4a2d      	ldr	r2, [pc, #180]	@ (8008298 <HAL_RTC_GetTime+0x1ac>)
 80081e4:	fb02 f303 	mul.w	r3, r2, r3
 80081e8:	69ba      	ldr	r2, [r7, #24]
 80081ea:	1ad3      	subs	r3, r2, r3
 80081ec:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80081ee:	69b9      	ldr	r1, [r7, #24]
 80081f0:	68f8      	ldr	r0, [r7, #12]
 80081f2:	f000 f9ba 	bl	800856a <RTC_WriteTimeCounter>
 80081f6:	4603      	mov	r3, r0
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d001      	beq.n	8008200 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 80081fc:	2301      	movs	r3, #1
 80081fe:	e041      	b.n	8008284 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8008200:	69fb      	ldr	r3, [r7, #28]
 8008202:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008206:	d00c      	beq.n	8008222 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8008208:	69fa      	ldr	r2, [r7, #28]
 800820a:	69bb      	ldr	r3, [r7, #24]
 800820c:	4413      	add	r3, r2
 800820e:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8008210:	69f9      	ldr	r1, [r7, #28]
 8008212:	68f8      	ldr	r0, [r7, #12]
 8008214:	f000 f9e9 	bl	80085ea <RTC_WriteAlarmCounter>
 8008218:	4603      	mov	r3, r0
 800821a:	2b00      	cmp	r3, #0
 800821c:	d00a      	beq.n	8008234 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 800821e:	2301      	movs	r3, #1
 8008220:	e030      	b.n	8008284 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8008222:	69f9      	ldr	r1, [r7, #28]
 8008224:	68f8      	ldr	r0, [r7, #12]
 8008226:	f000 f9e0 	bl	80085ea <RTC_WriteAlarmCounter>
 800822a:	4603      	mov	r3, r0
 800822c:	2b00      	cmp	r3, #0
 800822e:	d001      	beq.n	8008234 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8008230:	2301      	movs	r3, #1
 8008232:	e027      	b.n	8008284 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8008234:	6979      	ldr	r1, [r7, #20]
 8008236:	68f8      	ldr	r0, [r7, #12]
 8008238:	f000 fa88 	bl	800874c <RTC_DateUpdate>
 800823c:	e003      	b.n	8008246 <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 800823e:	693b      	ldr	r3, [r7, #16]
 8008240:	b2da      	uxtb	r2, r3
 8008242:	68bb      	ldr	r3, [r7, #8]
 8008244:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d01a      	beq.n	8008282 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 800824c:	68bb      	ldr	r3, [r7, #8]
 800824e:	781b      	ldrb	r3, [r3, #0]
 8008250:	4618      	mov	r0, r3
 8008252:	f000 fa41 	bl	80086d8 <RTC_ByteToBcd2>
 8008256:	4603      	mov	r3, r0
 8008258:	461a      	mov	r2, r3
 800825a:	68bb      	ldr	r3, [r7, #8]
 800825c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 800825e:	68bb      	ldr	r3, [r7, #8]
 8008260:	785b      	ldrb	r3, [r3, #1]
 8008262:	4618      	mov	r0, r3
 8008264:	f000 fa38 	bl	80086d8 <RTC_ByteToBcd2>
 8008268:	4603      	mov	r3, r0
 800826a:	461a      	mov	r2, r3
 800826c:	68bb      	ldr	r3, [r7, #8]
 800826e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8008270:	68bb      	ldr	r3, [r7, #8]
 8008272:	789b      	ldrb	r3, [r3, #2]
 8008274:	4618      	mov	r0, r3
 8008276:	f000 fa2f 	bl	80086d8 <RTC_ByteToBcd2>
 800827a:	4603      	mov	r3, r0
 800827c:	461a      	mov	r2, r3
 800827e:	68bb      	ldr	r3, [r7, #8]
 8008280:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8008282:	2300      	movs	r3, #0
}
 8008284:	4618      	mov	r0, r3
 8008286:	3720      	adds	r7, #32
 8008288:	46bd      	mov	sp, r7
 800828a:	bd80      	pop	{r7, pc}
 800828c:	91a2b3c5 	.word	0x91a2b3c5
 8008290:	88888889 	.word	0x88888889
 8008294:	aaaaaaab 	.word	0xaaaaaaab
 8008298:	00015180 	.word	0x00015180

0800829c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b088      	sub	sp, #32
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	60f8      	str	r0, [r7, #12]
 80082a4:	60b9      	str	r1, [r7, #8]
 80082a6:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 80082a8:	2300      	movs	r3, #0
 80082aa:	61fb      	str	r3, [r7, #28]
 80082ac:	2300      	movs	r3, #0
 80082ae:	61bb      	str	r3, [r7, #24]
 80082b0:	2300      	movs	r3, #0
 80082b2:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d002      	beq.n	80082c0 <HAL_RTC_SetDate+0x24>
 80082ba:	68bb      	ldr	r3, [r7, #8]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d101      	bne.n	80082c4 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 80082c0:	2301      	movs	r3, #1
 80082c2:	e097      	b.n	80083f4 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	7c1b      	ldrb	r3, [r3, #16]
 80082c8:	2b01      	cmp	r3, #1
 80082ca:	d101      	bne.n	80082d0 <HAL_RTC_SetDate+0x34>
 80082cc:	2302      	movs	r3, #2
 80082ce:	e091      	b.n	80083f4 <HAL_RTC_SetDate+0x158>
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	2201      	movs	r2, #1
 80082d4:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	2202      	movs	r2, #2
 80082da:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d10c      	bne.n	80082fc <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 80082e2:	68bb      	ldr	r3, [r7, #8]
 80082e4:	78da      	ldrb	r2, [r3, #3]
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	785a      	ldrb	r2, [r3, #1]
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 80082f2:	68bb      	ldr	r3, [r7, #8]
 80082f4:	789a      	ldrb	r2, [r3, #2]
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	739a      	strb	r2, [r3, #14]
 80082fa:	e01a      	b.n	8008332 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	78db      	ldrb	r3, [r3, #3]
 8008300:	4618      	mov	r0, r3
 8008302:	f000 fa06 	bl	8008712 <RTC_Bcd2ToByte>
 8008306:	4603      	mov	r3, r0
 8008308:	461a      	mov	r2, r3
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 800830e:	68bb      	ldr	r3, [r7, #8]
 8008310:	785b      	ldrb	r3, [r3, #1]
 8008312:	4618      	mov	r0, r3
 8008314:	f000 f9fd 	bl	8008712 <RTC_Bcd2ToByte>
 8008318:	4603      	mov	r3, r0
 800831a:	461a      	mov	r2, r3
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8008320:	68bb      	ldr	r3, [r7, #8]
 8008322:	789b      	ldrb	r3, [r3, #2]
 8008324:	4618      	mov	r0, r3
 8008326:	f000 f9f4 	bl	8008712 <RTC_Bcd2ToByte>
 800832a:	4603      	mov	r3, r0
 800832c:	461a      	mov	r2, r3
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	7bdb      	ldrb	r3, [r3, #15]
 8008336:	4618      	mov	r0, r3
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	7b59      	ldrb	r1, [r3, #13]
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	7b9b      	ldrb	r3, [r3, #14]
 8008340:	461a      	mov	r2, r3
 8008342:	f000 fadf 	bl	8008904 <RTC_WeekDayNum>
 8008346:	4603      	mov	r3, r0
 8008348:	461a      	mov	r2, r3
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	7b1a      	ldrb	r2, [r3, #12]
 8008352:	68bb      	ldr	r3, [r7, #8]
 8008354:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8008356:	68f8      	ldr	r0, [r7, #12]
 8008358:	f000 f8d7 	bl	800850a <RTC_ReadTimeCounter>
 800835c:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 800835e:	69fb      	ldr	r3, [r7, #28]
 8008360:	4a26      	ldr	r2, [pc, #152]	@ (80083fc <HAL_RTC_SetDate+0x160>)
 8008362:	fba2 2303 	umull	r2, r3, r2, r3
 8008366:	0adb      	lsrs	r3, r3, #11
 8008368:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 800836a:	697b      	ldr	r3, [r7, #20]
 800836c:	2b18      	cmp	r3, #24
 800836e:	d93a      	bls.n	80083e6 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8008370:	697b      	ldr	r3, [r7, #20]
 8008372:	4a23      	ldr	r2, [pc, #140]	@ (8008400 <HAL_RTC_SetDate+0x164>)
 8008374:	fba2 2303 	umull	r2, r3, r2, r3
 8008378:	091b      	lsrs	r3, r3, #4
 800837a:	4a22      	ldr	r2, [pc, #136]	@ (8008404 <HAL_RTC_SetDate+0x168>)
 800837c:	fb02 f303 	mul.w	r3, r2, r3
 8008380:	69fa      	ldr	r2, [r7, #28]
 8008382:	1ad3      	subs	r3, r2, r3
 8008384:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8008386:	69f9      	ldr	r1, [r7, #28]
 8008388:	68f8      	ldr	r0, [r7, #12]
 800838a:	f000 f8ee 	bl	800856a <RTC_WriteTimeCounter>
 800838e:	4603      	mov	r3, r0
 8008390:	2b00      	cmp	r3, #0
 8008392:	d007      	beq.n	80083a4 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	2204      	movs	r2, #4
 8008398:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	2200      	movs	r2, #0
 800839e:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 80083a0:	2301      	movs	r3, #1
 80083a2:	e027      	b.n	80083f4 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80083a4:	68f8      	ldr	r0, [r7, #12]
 80083a6:	f000 f907 	bl	80085b8 <RTC_ReadAlarmCounter>
 80083aa:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80083ac:	69bb      	ldr	r3, [r7, #24]
 80083ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083b2:	d018      	beq.n	80083e6 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 80083b4:	69ba      	ldr	r2, [r7, #24]
 80083b6:	69fb      	ldr	r3, [r7, #28]
 80083b8:	429a      	cmp	r2, r3
 80083ba:	d214      	bcs.n	80083e6 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80083bc:	69bb      	ldr	r3, [r7, #24]
 80083be:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 80083c2:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80083c6:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80083c8:	69b9      	ldr	r1, [r7, #24]
 80083ca:	68f8      	ldr	r0, [r7, #12]
 80083cc:	f000 f90d 	bl	80085ea <RTC_WriteAlarmCounter>
 80083d0:	4603      	mov	r3, r0
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d007      	beq.n	80083e6 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	2204      	movs	r2, #4
 80083da:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	2200      	movs	r2, #0
 80083e0:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 80083e2:	2301      	movs	r3, #1
 80083e4:	e006      	b.n	80083f4 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	2201      	movs	r2, #1
 80083ea:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	2200      	movs	r2, #0
 80083f0:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80083f2:	2300      	movs	r3, #0
}
 80083f4:	4618      	mov	r0, r3
 80083f6:	3720      	adds	r7, #32
 80083f8:	46bd      	mov	sp, r7
 80083fa:	bd80      	pop	{r7, pc}
 80083fc:	91a2b3c5 	.word	0x91a2b3c5
 8008400:	aaaaaaab 	.word	0xaaaaaaab
 8008404:	00015180 	.word	0x00015180

08008408 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008408:	b580      	push	{r7, lr}
 800840a:	b086      	sub	sp, #24
 800840c:	af00      	add	r7, sp, #0
 800840e:	60f8      	str	r0, [r7, #12]
 8008410:	60b9      	str	r1, [r7, #8]
 8008412:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8008414:	f107 0314 	add.w	r3, r7, #20
 8008418:	2100      	movs	r1, #0
 800841a:	460a      	mov	r2, r1
 800841c:	801a      	strh	r2, [r3, #0]
 800841e:	460a      	mov	r2, r1
 8008420:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	2b00      	cmp	r3, #0
 8008426:	d002      	beq.n	800842e <HAL_RTC_GetDate+0x26>
 8008428:	68bb      	ldr	r3, [r7, #8]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d101      	bne.n	8008432 <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 800842e:	2301      	movs	r3, #1
 8008430:	e03a      	b.n	80084a8 <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8008432:	f107 0314 	add.w	r3, r7, #20
 8008436:	2200      	movs	r2, #0
 8008438:	4619      	mov	r1, r3
 800843a:	68f8      	ldr	r0, [r7, #12]
 800843c:	f7ff fe56 	bl	80080ec <HAL_RTC_GetTime>
 8008440:	4603      	mov	r3, r0
 8008442:	2b00      	cmp	r3, #0
 8008444:	d001      	beq.n	800844a <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 8008446:	2301      	movs	r3, #1
 8008448:	e02e      	b.n	80084a8 <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	7b1a      	ldrb	r2, [r3, #12]
 800844e:	68bb      	ldr	r3, [r7, #8]
 8008450:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	7bda      	ldrb	r2, [r3, #15]
 8008456:	68bb      	ldr	r3, [r7, #8]
 8008458:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	7b5a      	ldrb	r2, [r3, #13]
 800845e:	68bb      	ldr	r3, [r7, #8]
 8008460:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	7b9a      	ldrb	r2, [r3, #14]
 8008466:	68bb      	ldr	r3, [r7, #8]
 8008468:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d01a      	beq.n	80084a6 <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	78db      	ldrb	r3, [r3, #3]
 8008474:	4618      	mov	r0, r3
 8008476:	f000 f92f 	bl	80086d8 <RTC_ByteToBcd2>
 800847a:	4603      	mov	r3, r0
 800847c:	461a      	mov	r2, r3
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 8008482:	68bb      	ldr	r3, [r7, #8]
 8008484:	785b      	ldrb	r3, [r3, #1]
 8008486:	4618      	mov	r0, r3
 8008488:	f000 f926 	bl	80086d8 <RTC_ByteToBcd2>
 800848c:	4603      	mov	r3, r0
 800848e:	461a      	mov	r2, r3
 8008490:	68bb      	ldr	r3, [r7, #8]
 8008492:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	789b      	ldrb	r3, [r3, #2]
 8008498:	4618      	mov	r0, r3
 800849a:	f000 f91d 	bl	80086d8 <RTC_ByteToBcd2>
 800849e:	4603      	mov	r3, r0
 80084a0:	461a      	mov	r2, r3
 80084a2:	68bb      	ldr	r3, [r7, #8]
 80084a4:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80084a6:	2300      	movs	r3, #0
}
 80084a8:	4618      	mov	r0, r3
 80084aa:	3718      	adds	r7, #24
 80084ac:	46bd      	mov	sp, r7
 80084ae:	bd80      	pop	{r7, pc}

080084b0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b084      	sub	sp, #16
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80084b8:	2300      	movs	r3, #0
 80084ba:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d101      	bne.n	80084c6 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 80084c2:	2301      	movs	r3, #1
 80084c4:	e01d      	b.n	8008502 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	685a      	ldr	r2, [r3, #4]
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f022 0208 	bic.w	r2, r2, #8
 80084d4:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80084d6:	f7fc f91f 	bl	8004718 <HAL_GetTick>
 80084da:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80084dc:	e009      	b.n	80084f2 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80084de:	f7fc f91b 	bl	8004718 <HAL_GetTick>
 80084e2:	4602      	mov	r2, r0
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	1ad3      	subs	r3, r2, r3
 80084e8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80084ec:	d901      	bls.n	80084f2 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 80084ee:	2303      	movs	r3, #3
 80084f0:	e007      	b.n	8008502 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	685b      	ldr	r3, [r3, #4]
 80084f8:	f003 0308 	and.w	r3, r3, #8
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d0ee      	beq.n	80084de <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8008500:	2300      	movs	r3, #0
}
 8008502:	4618      	mov	r0, r3
 8008504:	3710      	adds	r7, #16
 8008506:	46bd      	mov	sp, r7
 8008508:	bd80      	pop	{r7, pc}

0800850a <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 800850a:	b480      	push	{r7}
 800850c:	b087      	sub	sp, #28
 800850e:	af00      	add	r7, sp, #0
 8008510:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8008512:	2300      	movs	r3, #0
 8008514:	827b      	strh	r3, [r7, #18]
 8008516:	2300      	movs	r3, #0
 8008518:	823b      	strh	r3, [r7, #16]
 800851a:	2300      	movs	r3, #0
 800851c:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 800851e:	2300      	movs	r3, #0
 8008520:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	699b      	ldr	r3, [r3, #24]
 8008528:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	69db      	ldr	r3, [r3, #28]
 8008530:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	699b      	ldr	r3, [r3, #24]
 8008538:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 800853a:	8a7a      	ldrh	r2, [r7, #18]
 800853c:	8a3b      	ldrh	r3, [r7, #16]
 800853e:	429a      	cmp	r2, r3
 8008540:	d008      	beq.n	8008554 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8008542:	8a3b      	ldrh	r3, [r7, #16]
 8008544:	041a      	lsls	r2, r3, #16
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	69db      	ldr	r3, [r3, #28]
 800854c:	b29b      	uxth	r3, r3
 800854e:	4313      	orrs	r3, r2
 8008550:	617b      	str	r3, [r7, #20]
 8008552:	e004      	b.n	800855e <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8008554:	8a7b      	ldrh	r3, [r7, #18]
 8008556:	041a      	lsls	r2, r3, #16
 8008558:	89fb      	ldrh	r3, [r7, #14]
 800855a:	4313      	orrs	r3, r2
 800855c:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 800855e:	697b      	ldr	r3, [r7, #20]
}
 8008560:	4618      	mov	r0, r3
 8008562:	371c      	adds	r7, #28
 8008564:	46bd      	mov	sp, r7
 8008566:	bc80      	pop	{r7}
 8008568:	4770      	bx	lr

0800856a <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 800856a:	b580      	push	{r7, lr}
 800856c:	b084      	sub	sp, #16
 800856e:	af00      	add	r7, sp, #0
 8008570:	6078      	str	r0, [r7, #4]
 8008572:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008574:	2300      	movs	r3, #0
 8008576:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8008578:	6878      	ldr	r0, [r7, #4]
 800857a:	f000 f85d 	bl	8008638 <RTC_EnterInitMode>
 800857e:	4603      	mov	r3, r0
 8008580:	2b00      	cmp	r3, #0
 8008582:	d002      	beq.n	800858a <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8008584:	2301      	movs	r3, #1
 8008586:	73fb      	strb	r3, [r7, #15]
 8008588:	e011      	b.n	80085ae <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	683a      	ldr	r2, [r7, #0]
 8008590:	0c12      	lsrs	r2, r2, #16
 8008592:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	683a      	ldr	r2, [r7, #0]
 800859a:	b292      	uxth	r2, r2
 800859c:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800859e:	6878      	ldr	r0, [r7, #4]
 80085a0:	f000 f872 	bl	8008688 <RTC_ExitInitMode>
 80085a4:	4603      	mov	r3, r0
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d001      	beq.n	80085ae <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 80085aa:	2301      	movs	r3, #1
 80085ac:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80085ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80085b0:	4618      	mov	r0, r3
 80085b2:	3710      	adds	r7, #16
 80085b4:	46bd      	mov	sp, r7
 80085b6:	bd80      	pop	{r7, pc}

080085b8 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 80085b8:	b480      	push	{r7}
 80085ba:	b085      	sub	sp, #20
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 80085c0:	2300      	movs	r3, #0
 80085c2:	81fb      	strh	r3, [r7, #14]
 80085c4:	2300      	movs	r3, #0
 80085c6:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	6a1b      	ldr	r3, [r3, #32]
 80085ce:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085d6:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 80085d8:	89fb      	ldrh	r3, [r7, #14]
 80085da:	041a      	lsls	r2, r3, #16
 80085dc:	89bb      	ldrh	r3, [r7, #12]
 80085de:	4313      	orrs	r3, r2
}
 80085e0:	4618      	mov	r0, r3
 80085e2:	3714      	adds	r7, #20
 80085e4:	46bd      	mov	sp, r7
 80085e6:	bc80      	pop	{r7}
 80085e8:	4770      	bx	lr

080085ea <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 80085ea:	b580      	push	{r7, lr}
 80085ec:	b084      	sub	sp, #16
 80085ee:	af00      	add	r7, sp, #0
 80085f0:	6078      	str	r0, [r7, #4]
 80085f2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80085f4:	2300      	movs	r3, #0
 80085f6:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80085f8:	6878      	ldr	r0, [r7, #4]
 80085fa:	f000 f81d 	bl	8008638 <RTC_EnterInitMode>
 80085fe:	4603      	mov	r3, r0
 8008600:	2b00      	cmp	r3, #0
 8008602:	d002      	beq.n	800860a <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8008604:	2301      	movs	r3, #1
 8008606:	73fb      	strb	r3, [r7, #15]
 8008608:	e011      	b.n	800862e <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	683a      	ldr	r2, [r7, #0]
 8008610:	0c12      	lsrs	r2, r2, #16
 8008612:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	683a      	ldr	r2, [r7, #0]
 800861a:	b292      	uxth	r2, r2
 800861c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800861e:	6878      	ldr	r0, [r7, #4]
 8008620:	f000 f832 	bl	8008688 <RTC_ExitInitMode>
 8008624:	4603      	mov	r3, r0
 8008626:	2b00      	cmp	r3, #0
 8008628:	d001      	beq.n	800862e <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 800862a:	2301      	movs	r3, #1
 800862c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800862e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008630:	4618      	mov	r0, r3
 8008632:	3710      	adds	r7, #16
 8008634:	46bd      	mov	sp, r7
 8008636:	bd80      	pop	{r7, pc}

08008638 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	b084      	sub	sp, #16
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008640:	2300      	movs	r3, #0
 8008642:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8008644:	f7fc f868 	bl	8004718 <HAL_GetTick>
 8008648:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800864a:	e009      	b.n	8008660 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800864c:	f7fc f864 	bl	8004718 <HAL_GetTick>
 8008650:	4602      	mov	r2, r0
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	1ad3      	subs	r3, r2, r3
 8008656:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800865a:	d901      	bls.n	8008660 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 800865c:	2303      	movs	r3, #3
 800865e:	e00f      	b.n	8008680 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	685b      	ldr	r3, [r3, #4]
 8008666:	f003 0320 	and.w	r3, r3, #32
 800866a:	2b00      	cmp	r3, #0
 800866c:	d0ee      	beq.n	800864c <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	685a      	ldr	r2, [r3, #4]
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	f042 0210 	orr.w	r2, r2, #16
 800867c:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 800867e:	2300      	movs	r3, #0
}
 8008680:	4618      	mov	r0, r3
 8008682:	3710      	adds	r7, #16
 8008684:	46bd      	mov	sp, r7
 8008686:	bd80      	pop	{r7, pc}

08008688 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8008688:	b580      	push	{r7, lr}
 800868a:	b084      	sub	sp, #16
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008690:	2300      	movs	r3, #0
 8008692:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	685a      	ldr	r2, [r3, #4]
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	f022 0210 	bic.w	r2, r2, #16
 80086a2:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80086a4:	f7fc f838 	bl	8004718 <HAL_GetTick>
 80086a8:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80086aa:	e009      	b.n	80086c0 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80086ac:	f7fc f834 	bl	8004718 <HAL_GetTick>
 80086b0:	4602      	mov	r2, r0
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	1ad3      	subs	r3, r2, r3
 80086b6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80086ba:	d901      	bls.n	80086c0 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 80086bc:	2303      	movs	r3, #3
 80086be:	e007      	b.n	80086d0 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	685b      	ldr	r3, [r3, #4]
 80086c6:	f003 0320 	and.w	r3, r3, #32
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d0ee      	beq.n	80086ac <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 80086ce:	2300      	movs	r3, #0
}
 80086d0:	4618      	mov	r0, r3
 80086d2:	3710      	adds	r7, #16
 80086d4:	46bd      	mov	sp, r7
 80086d6:	bd80      	pop	{r7, pc}

080086d8 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80086d8:	b480      	push	{r7}
 80086da:	b085      	sub	sp, #20
 80086dc:	af00      	add	r7, sp, #0
 80086de:	4603      	mov	r3, r0
 80086e0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80086e2:	2300      	movs	r3, #0
 80086e4:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 80086e6:	e005      	b.n	80086f4 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	3301      	adds	r3, #1
 80086ec:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80086ee:	79fb      	ldrb	r3, [r7, #7]
 80086f0:	3b0a      	subs	r3, #10
 80086f2:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 80086f4:	79fb      	ldrb	r3, [r7, #7]
 80086f6:	2b09      	cmp	r3, #9
 80086f8:	d8f6      	bhi.n	80086e8 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	b2db      	uxtb	r3, r3
 80086fe:	011b      	lsls	r3, r3, #4
 8008700:	b2da      	uxtb	r2, r3
 8008702:	79fb      	ldrb	r3, [r7, #7]
 8008704:	4313      	orrs	r3, r2
 8008706:	b2db      	uxtb	r3, r3
}
 8008708:	4618      	mov	r0, r3
 800870a:	3714      	adds	r7, #20
 800870c:	46bd      	mov	sp, r7
 800870e:	bc80      	pop	{r7}
 8008710:	4770      	bx	lr

08008712 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8008712:	b480      	push	{r7}
 8008714:	b085      	sub	sp, #20
 8008716:	af00      	add	r7, sp, #0
 8008718:	4603      	mov	r3, r0
 800871a:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800871c:	2300      	movs	r3, #0
 800871e:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8008720:	79fb      	ldrb	r3, [r7, #7]
 8008722:	091b      	lsrs	r3, r3, #4
 8008724:	b2db      	uxtb	r3, r3
 8008726:	461a      	mov	r2, r3
 8008728:	4613      	mov	r3, r2
 800872a:	009b      	lsls	r3, r3, #2
 800872c:	4413      	add	r3, r2
 800872e:	005b      	lsls	r3, r3, #1
 8008730:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8008732:	79fb      	ldrb	r3, [r7, #7]
 8008734:	f003 030f 	and.w	r3, r3, #15
 8008738:	b2da      	uxtb	r2, r3
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	b2db      	uxtb	r3, r3
 800873e:	4413      	add	r3, r2
 8008740:	b2db      	uxtb	r3, r3
}
 8008742:	4618      	mov	r0, r3
 8008744:	3714      	adds	r7, #20
 8008746:	46bd      	mov	sp, r7
 8008748:	bc80      	pop	{r7}
 800874a:	4770      	bx	lr

0800874c <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b086      	sub	sp, #24
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
 8008754:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8008756:	2300      	movs	r3, #0
 8008758:	617b      	str	r3, [r7, #20]
 800875a:	2300      	movs	r3, #0
 800875c:	613b      	str	r3, [r7, #16]
 800875e:	2300      	movs	r3, #0
 8008760:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8008762:	2300      	movs	r3, #0
 8008764:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	7bdb      	ldrb	r3, [r3, #15]
 800876a:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	7b5b      	ldrb	r3, [r3, #13]
 8008770:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	7b9b      	ldrb	r3, [r3, #14]
 8008776:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8008778:	2300      	movs	r3, #0
 800877a:	60bb      	str	r3, [r7, #8]
 800877c:	e06f      	b.n	800885e <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 800877e:	693b      	ldr	r3, [r7, #16]
 8008780:	2b01      	cmp	r3, #1
 8008782:	d011      	beq.n	80087a8 <RTC_DateUpdate+0x5c>
 8008784:	693b      	ldr	r3, [r7, #16]
 8008786:	2b03      	cmp	r3, #3
 8008788:	d00e      	beq.n	80087a8 <RTC_DateUpdate+0x5c>
 800878a:	693b      	ldr	r3, [r7, #16]
 800878c:	2b05      	cmp	r3, #5
 800878e:	d00b      	beq.n	80087a8 <RTC_DateUpdate+0x5c>
 8008790:	693b      	ldr	r3, [r7, #16]
 8008792:	2b07      	cmp	r3, #7
 8008794:	d008      	beq.n	80087a8 <RTC_DateUpdate+0x5c>
 8008796:	693b      	ldr	r3, [r7, #16]
 8008798:	2b08      	cmp	r3, #8
 800879a:	d005      	beq.n	80087a8 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 800879c:	693b      	ldr	r3, [r7, #16]
 800879e:	2b0a      	cmp	r3, #10
 80087a0:	d002      	beq.n	80087a8 <RTC_DateUpdate+0x5c>
 80087a2:	693b      	ldr	r3, [r7, #16]
 80087a4:	2b0c      	cmp	r3, #12
 80087a6:	d117      	bne.n	80087d8 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	2b1e      	cmp	r3, #30
 80087ac:	d803      	bhi.n	80087b6 <RTC_DateUpdate+0x6a>
      {
        day++;
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	3301      	adds	r3, #1
 80087b2:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80087b4:	e050      	b.n	8008858 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 80087b6:	693b      	ldr	r3, [r7, #16]
 80087b8:	2b0c      	cmp	r3, #12
 80087ba:	d005      	beq.n	80087c8 <RTC_DateUpdate+0x7c>
        {
          month++;
 80087bc:	693b      	ldr	r3, [r7, #16]
 80087be:	3301      	adds	r3, #1
 80087c0:	613b      	str	r3, [r7, #16]
          day = 1U;
 80087c2:	2301      	movs	r3, #1
 80087c4:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80087c6:	e047      	b.n	8008858 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 80087c8:	2301      	movs	r3, #1
 80087ca:	613b      	str	r3, [r7, #16]
          day = 1U;
 80087cc:	2301      	movs	r3, #1
 80087ce:	60fb      	str	r3, [r7, #12]
          year++;
 80087d0:	697b      	ldr	r3, [r7, #20]
 80087d2:	3301      	adds	r3, #1
 80087d4:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 80087d6:	e03f      	b.n	8008858 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 80087d8:	693b      	ldr	r3, [r7, #16]
 80087da:	2b04      	cmp	r3, #4
 80087dc:	d008      	beq.n	80087f0 <RTC_DateUpdate+0xa4>
 80087de:	693b      	ldr	r3, [r7, #16]
 80087e0:	2b06      	cmp	r3, #6
 80087e2:	d005      	beq.n	80087f0 <RTC_DateUpdate+0xa4>
 80087e4:	693b      	ldr	r3, [r7, #16]
 80087e6:	2b09      	cmp	r3, #9
 80087e8:	d002      	beq.n	80087f0 <RTC_DateUpdate+0xa4>
 80087ea:	693b      	ldr	r3, [r7, #16]
 80087ec:	2b0b      	cmp	r3, #11
 80087ee:	d10c      	bne.n	800880a <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	2b1d      	cmp	r3, #29
 80087f4:	d803      	bhi.n	80087fe <RTC_DateUpdate+0xb2>
      {
        day++;
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	3301      	adds	r3, #1
 80087fa:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80087fc:	e02c      	b.n	8008858 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 80087fe:	693b      	ldr	r3, [r7, #16]
 8008800:	3301      	adds	r3, #1
 8008802:	613b      	str	r3, [r7, #16]
        day = 1U;
 8008804:	2301      	movs	r3, #1
 8008806:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8008808:	e026      	b.n	8008858 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 800880a:	693b      	ldr	r3, [r7, #16]
 800880c:	2b02      	cmp	r3, #2
 800880e:	d123      	bne.n	8008858 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	2b1b      	cmp	r3, #27
 8008814:	d803      	bhi.n	800881e <RTC_DateUpdate+0xd2>
      {
        day++;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	3301      	adds	r3, #1
 800881a:	60fb      	str	r3, [r7, #12]
 800881c:	e01c      	b.n	8008858 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	2b1c      	cmp	r3, #28
 8008822:	d111      	bne.n	8008848 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8008824:	697b      	ldr	r3, [r7, #20]
 8008826:	b29b      	uxth	r3, r3
 8008828:	4618      	mov	r0, r3
 800882a:	f000 f839 	bl	80088a0 <RTC_IsLeapYear>
 800882e:	4603      	mov	r3, r0
 8008830:	2b00      	cmp	r3, #0
 8008832:	d003      	beq.n	800883c <RTC_DateUpdate+0xf0>
        {
          day++;
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	3301      	adds	r3, #1
 8008838:	60fb      	str	r3, [r7, #12]
 800883a:	e00d      	b.n	8008858 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 800883c:	693b      	ldr	r3, [r7, #16]
 800883e:	3301      	adds	r3, #1
 8008840:	613b      	str	r3, [r7, #16]
          day = 1U;
 8008842:	2301      	movs	r3, #1
 8008844:	60fb      	str	r3, [r7, #12]
 8008846:	e007      	b.n	8008858 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	2b1d      	cmp	r3, #29
 800884c:	d104      	bne.n	8008858 <RTC_DateUpdate+0x10c>
      {
        month++;
 800884e:	693b      	ldr	r3, [r7, #16]
 8008850:	3301      	adds	r3, #1
 8008852:	613b      	str	r3, [r7, #16]
        day = 1U;
 8008854:	2301      	movs	r3, #1
 8008856:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8008858:	68bb      	ldr	r3, [r7, #8]
 800885a:	3301      	adds	r3, #1
 800885c:	60bb      	str	r3, [r7, #8]
 800885e:	68ba      	ldr	r2, [r7, #8]
 8008860:	683b      	ldr	r3, [r7, #0]
 8008862:	429a      	cmp	r2, r3
 8008864:	d38b      	bcc.n	800877e <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8008866:	697b      	ldr	r3, [r7, #20]
 8008868:	b2da      	uxtb	r2, r3
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 800886e:	693b      	ldr	r3, [r7, #16]
 8008870:	b2da      	uxtb	r2, r3
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	b2da      	uxtb	r2, r3
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 800887e:	693b      	ldr	r3, [r7, #16]
 8008880:	b2db      	uxtb	r3, r3
 8008882:	68fa      	ldr	r2, [r7, #12]
 8008884:	b2d2      	uxtb	r2, r2
 8008886:	4619      	mov	r1, r3
 8008888:	6978      	ldr	r0, [r7, #20]
 800888a:	f000 f83b 	bl	8008904 <RTC_WeekDayNum>
 800888e:	4603      	mov	r3, r0
 8008890:	461a      	mov	r2, r3
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	731a      	strb	r2, [r3, #12]
}
 8008896:	bf00      	nop
 8008898:	3718      	adds	r7, #24
 800889a:	46bd      	mov	sp, r7
 800889c:	bd80      	pop	{r7, pc}
	...

080088a0 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 80088a0:	b480      	push	{r7}
 80088a2:	b083      	sub	sp, #12
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	4603      	mov	r3, r0
 80088a8:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 80088aa:	88fb      	ldrh	r3, [r7, #6]
 80088ac:	f003 0303 	and.w	r3, r3, #3
 80088b0:	b29b      	uxth	r3, r3
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d001      	beq.n	80088ba <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 80088b6:	2300      	movs	r3, #0
 80088b8:	e01d      	b.n	80088f6 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 80088ba:	88fb      	ldrh	r3, [r7, #6]
 80088bc:	4a10      	ldr	r2, [pc, #64]	@ (8008900 <RTC_IsLeapYear+0x60>)
 80088be:	fba2 1203 	umull	r1, r2, r2, r3
 80088c2:	0952      	lsrs	r2, r2, #5
 80088c4:	2164      	movs	r1, #100	@ 0x64
 80088c6:	fb01 f202 	mul.w	r2, r1, r2
 80088ca:	1a9b      	subs	r3, r3, r2
 80088cc:	b29b      	uxth	r3, r3
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d001      	beq.n	80088d6 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 80088d2:	2301      	movs	r3, #1
 80088d4:	e00f      	b.n	80088f6 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 80088d6:	88fb      	ldrh	r3, [r7, #6]
 80088d8:	4a09      	ldr	r2, [pc, #36]	@ (8008900 <RTC_IsLeapYear+0x60>)
 80088da:	fba2 1203 	umull	r1, r2, r2, r3
 80088de:	09d2      	lsrs	r2, r2, #7
 80088e0:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 80088e4:	fb01 f202 	mul.w	r2, r1, r2
 80088e8:	1a9b      	subs	r3, r3, r2
 80088ea:	b29b      	uxth	r3, r3
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d101      	bne.n	80088f4 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 80088f0:	2301      	movs	r3, #1
 80088f2:	e000      	b.n	80088f6 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 80088f4:	2300      	movs	r3, #0
  }
}
 80088f6:	4618      	mov	r0, r3
 80088f8:	370c      	adds	r7, #12
 80088fa:	46bd      	mov	sp, r7
 80088fc:	bc80      	pop	{r7}
 80088fe:	4770      	bx	lr
 8008900:	51eb851f 	.word	0x51eb851f

08008904 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8008904:	b480      	push	{r7}
 8008906:	b085      	sub	sp, #20
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
 800890c:	460b      	mov	r3, r1
 800890e:	70fb      	strb	r3, [r7, #3]
 8008910:	4613      	mov	r3, r2
 8008912:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8008914:	2300      	movs	r3, #0
 8008916:	60bb      	str	r3, [r7, #8]
 8008918:	2300      	movs	r3, #0
 800891a:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8008922:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8008924:	78fb      	ldrb	r3, [r7, #3]
 8008926:	2b02      	cmp	r3, #2
 8008928:	d82d      	bhi.n	8008986 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800892a:	78fa      	ldrb	r2, [r7, #3]
 800892c:	4613      	mov	r3, r2
 800892e:	005b      	lsls	r3, r3, #1
 8008930:	4413      	add	r3, r2
 8008932:	00db      	lsls	r3, r3, #3
 8008934:	1a9b      	subs	r3, r3, r2
 8008936:	4a2c      	ldr	r2, [pc, #176]	@ (80089e8 <RTC_WeekDayNum+0xe4>)
 8008938:	fba2 2303 	umull	r2, r3, r2, r3
 800893c:	085a      	lsrs	r2, r3, #1
 800893e:	78bb      	ldrb	r3, [r7, #2]
 8008940:	441a      	add	r2, r3
 8008942:	68bb      	ldr	r3, [r7, #8]
 8008944:	441a      	add	r2, r3
 8008946:	68bb      	ldr	r3, [r7, #8]
 8008948:	3b01      	subs	r3, #1
 800894a:	089b      	lsrs	r3, r3, #2
 800894c:	441a      	add	r2, r3
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	3b01      	subs	r3, #1
 8008952:	4926      	ldr	r1, [pc, #152]	@ (80089ec <RTC_WeekDayNum+0xe8>)
 8008954:	fba1 1303 	umull	r1, r3, r1, r3
 8008958:	095b      	lsrs	r3, r3, #5
 800895a:	1ad2      	subs	r2, r2, r3
 800895c:	68bb      	ldr	r3, [r7, #8]
 800895e:	3b01      	subs	r3, #1
 8008960:	4922      	ldr	r1, [pc, #136]	@ (80089ec <RTC_WeekDayNum+0xe8>)
 8008962:	fba1 1303 	umull	r1, r3, r1, r3
 8008966:	09db      	lsrs	r3, r3, #7
 8008968:	4413      	add	r3, r2
 800896a:	1d1a      	adds	r2, r3, #4
 800896c:	4b20      	ldr	r3, [pc, #128]	@ (80089f0 <RTC_WeekDayNum+0xec>)
 800896e:	fba3 1302 	umull	r1, r3, r3, r2
 8008972:	1ad1      	subs	r1, r2, r3
 8008974:	0849      	lsrs	r1, r1, #1
 8008976:	440b      	add	r3, r1
 8008978:	0899      	lsrs	r1, r3, #2
 800897a:	460b      	mov	r3, r1
 800897c:	00db      	lsls	r3, r3, #3
 800897e:	1a5b      	subs	r3, r3, r1
 8008980:	1ad3      	subs	r3, r2, r3
 8008982:	60fb      	str	r3, [r7, #12]
 8008984:	e029      	b.n	80089da <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8008986:	78fa      	ldrb	r2, [r7, #3]
 8008988:	4613      	mov	r3, r2
 800898a:	005b      	lsls	r3, r3, #1
 800898c:	4413      	add	r3, r2
 800898e:	00db      	lsls	r3, r3, #3
 8008990:	1a9b      	subs	r3, r3, r2
 8008992:	4a15      	ldr	r2, [pc, #84]	@ (80089e8 <RTC_WeekDayNum+0xe4>)
 8008994:	fba2 2303 	umull	r2, r3, r2, r3
 8008998:	085a      	lsrs	r2, r3, #1
 800899a:	78bb      	ldrb	r3, [r7, #2]
 800899c:	441a      	add	r2, r3
 800899e:	68bb      	ldr	r3, [r7, #8]
 80089a0:	441a      	add	r2, r3
 80089a2:	68bb      	ldr	r3, [r7, #8]
 80089a4:	089b      	lsrs	r3, r3, #2
 80089a6:	441a      	add	r2, r3
 80089a8:	68bb      	ldr	r3, [r7, #8]
 80089aa:	4910      	ldr	r1, [pc, #64]	@ (80089ec <RTC_WeekDayNum+0xe8>)
 80089ac:	fba1 1303 	umull	r1, r3, r1, r3
 80089b0:	095b      	lsrs	r3, r3, #5
 80089b2:	1ad2      	subs	r2, r2, r3
 80089b4:	68bb      	ldr	r3, [r7, #8]
 80089b6:	490d      	ldr	r1, [pc, #52]	@ (80089ec <RTC_WeekDayNum+0xe8>)
 80089b8:	fba1 1303 	umull	r1, r3, r1, r3
 80089bc:	09db      	lsrs	r3, r3, #7
 80089be:	4413      	add	r3, r2
 80089c0:	1c9a      	adds	r2, r3, #2
 80089c2:	4b0b      	ldr	r3, [pc, #44]	@ (80089f0 <RTC_WeekDayNum+0xec>)
 80089c4:	fba3 1302 	umull	r1, r3, r3, r2
 80089c8:	1ad1      	subs	r1, r2, r3
 80089ca:	0849      	lsrs	r1, r1, #1
 80089cc:	440b      	add	r3, r1
 80089ce:	0899      	lsrs	r1, r3, #2
 80089d0:	460b      	mov	r3, r1
 80089d2:	00db      	lsls	r3, r3, #3
 80089d4:	1a5b      	subs	r3, r3, r1
 80089d6:	1ad3      	subs	r3, r2, r3
 80089d8:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	b2db      	uxtb	r3, r3
}
 80089de:	4618      	mov	r0, r3
 80089e0:	3714      	adds	r7, #20
 80089e2:	46bd      	mov	sp, r7
 80089e4:	bc80      	pop	{r7}
 80089e6:	4770      	bx	lr
 80089e8:	38e38e39 	.word	0x38e38e39
 80089ec:	51eb851f 	.word	0x51eb851f
 80089f0:	24924925 	.word	0x24924925

080089f4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80089f4:	b580      	push	{r7, lr}
 80089f6:	b082      	sub	sp, #8
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d101      	bne.n	8008a06 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008a02:	2301      	movs	r3, #1
 8008a04:	e076      	b.n	8008af4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d108      	bne.n	8008a20 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	685b      	ldr	r3, [r3, #4]
 8008a12:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008a16:	d009      	beq.n	8008a2c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	2200      	movs	r2, #0
 8008a1c:	61da      	str	r2, [r3, #28]
 8008a1e:	e005      	b.n	8008a2c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2200      	movs	r2, #0
 8008a24:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	2200      	movs	r2, #0
 8008a2a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	2200      	movs	r2, #0
 8008a30:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008a38:	b2db      	uxtb	r3, r3
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d106      	bne.n	8008a4c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	2200      	movs	r2, #0
 8008a42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008a46:	6878      	ldr	r0, [r7, #4]
 8008a48:	f7fb fb7e 	bl	8004148 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	2202      	movs	r2, #2
 8008a50:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	681a      	ldr	r2, [r3, #0]
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008a62:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	685b      	ldr	r3, [r3, #4]
 8008a68:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	689b      	ldr	r3, [r3, #8]
 8008a70:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008a74:	431a      	orrs	r2, r3
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	68db      	ldr	r3, [r3, #12]
 8008a7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008a7e:	431a      	orrs	r2, r3
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	691b      	ldr	r3, [r3, #16]
 8008a84:	f003 0302 	and.w	r3, r3, #2
 8008a88:	431a      	orrs	r2, r3
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	695b      	ldr	r3, [r3, #20]
 8008a8e:	f003 0301 	and.w	r3, r3, #1
 8008a92:	431a      	orrs	r2, r3
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	699b      	ldr	r3, [r3, #24]
 8008a98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008a9c:	431a      	orrs	r2, r3
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	69db      	ldr	r3, [r3, #28]
 8008aa2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008aa6:	431a      	orrs	r2, r3
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	6a1b      	ldr	r3, [r3, #32]
 8008aac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ab0:	ea42 0103 	orr.w	r1, r2, r3
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ab8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	430a      	orrs	r2, r1
 8008ac2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	699b      	ldr	r3, [r3, #24]
 8008ac8:	0c1a      	lsrs	r2, r3, #16
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	f002 0204 	and.w	r2, r2, #4
 8008ad2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	69da      	ldr	r2, [r3, #28]
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008ae2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	2201      	movs	r2, #1
 8008aee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8008af2:	2300      	movs	r3, #0
}
 8008af4:	4618      	mov	r0, r3
 8008af6:	3708      	adds	r7, #8
 8008af8:	46bd      	mov	sp, r7
 8008afa:	bd80      	pop	{r7, pc}

08008afc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008afc:	b580      	push	{r7, lr}
 8008afe:	b088      	sub	sp, #32
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	60f8      	str	r0, [r7, #12]
 8008b04:	60b9      	str	r1, [r7, #8]
 8008b06:	603b      	str	r3, [r7, #0]
 8008b08:	4613      	mov	r3, r2
 8008b0a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008b16:	2b01      	cmp	r3, #1
 8008b18:	d101      	bne.n	8008b1e <HAL_SPI_Transmit+0x22>
 8008b1a:	2302      	movs	r3, #2
 8008b1c:	e12d      	b.n	8008d7a <HAL_SPI_Transmit+0x27e>
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	2201      	movs	r2, #1
 8008b22:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008b26:	f7fb fdf7 	bl	8004718 <HAL_GetTick>
 8008b2a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008b2c:	88fb      	ldrh	r3, [r7, #6]
 8008b2e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008b36:	b2db      	uxtb	r3, r3
 8008b38:	2b01      	cmp	r3, #1
 8008b3a:	d002      	beq.n	8008b42 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008b3c:	2302      	movs	r3, #2
 8008b3e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008b40:	e116      	b.n	8008d70 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8008b42:	68bb      	ldr	r3, [r7, #8]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d002      	beq.n	8008b4e <HAL_SPI_Transmit+0x52>
 8008b48:	88fb      	ldrh	r3, [r7, #6]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d102      	bne.n	8008b54 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008b4e:	2301      	movs	r3, #1
 8008b50:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008b52:	e10d      	b.n	8008d70 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	2203      	movs	r2, #3
 8008b58:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	2200      	movs	r2, #0
 8008b60:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	68ba      	ldr	r2, [r7, #8]
 8008b66:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	88fa      	ldrh	r2, [r7, #6]
 8008b6c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	88fa      	ldrh	r2, [r7, #6]
 8008b72:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	2200      	movs	r2, #0
 8008b78:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	2200      	movs	r2, #0
 8008b7e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	2200      	movs	r2, #0
 8008b84:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	2200      	movs	r2, #0
 8008b8a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	2200      	movs	r2, #0
 8008b90:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	689b      	ldr	r3, [r3, #8]
 8008b96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008b9a:	d10f      	bne.n	8008bbc <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	681a      	ldr	r2, [r3, #0]
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008baa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	681a      	ldr	r2, [r3, #0]
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008bba:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bc6:	2b40      	cmp	r3, #64	@ 0x40
 8008bc8:	d007      	beq.n	8008bda <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	681a      	ldr	r2, [r3, #0]
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008bd8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	68db      	ldr	r3, [r3, #12]
 8008bde:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008be2:	d14f      	bne.n	8008c84 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	685b      	ldr	r3, [r3, #4]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d002      	beq.n	8008bf2 <HAL_SPI_Transmit+0xf6>
 8008bec:	8afb      	ldrh	r3, [r7, #22]
 8008bee:	2b01      	cmp	r3, #1
 8008bf0:	d142      	bne.n	8008c78 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008bf6:	881a      	ldrh	r2, [r3, #0]
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c02:	1c9a      	adds	r2, r3, #2
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008c0c:	b29b      	uxth	r3, r3
 8008c0e:	3b01      	subs	r3, #1
 8008c10:	b29a      	uxth	r2, r3
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008c16:	e02f      	b.n	8008c78 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	689b      	ldr	r3, [r3, #8]
 8008c1e:	f003 0302 	and.w	r3, r3, #2
 8008c22:	2b02      	cmp	r3, #2
 8008c24:	d112      	bne.n	8008c4c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c2a:	881a      	ldrh	r2, [r3, #0]
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c36:	1c9a      	adds	r2, r3, #2
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008c40:	b29b      	uxth	r3, r3
 8008c42:	3b01      	subs	r3, #1
 8008c44:	b29a      	uxth	r2, r3
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	86da      	strh	r2, [r3, #54]	@ 0x36
 8008c4a:	e015      	b.n	8008c78 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008c4c:	f7fb fd64 	bl	8004718 <HAL_GetTick>
 8008c50:	4602      	mov	r2, r0
 8008c52:	69bb      	ldr	r3, [r7, #24]
 8008c54:	1ad3      	subs	r3, r2, r3
 8008c56:	683a      	ldr	r2, [r7, #0]
 8008c58:	429a      	cmp	r2, r3
 8008c5a:	d803      	bhi.n	8008c64 <HAL_SPI_Transmit+0x168>
 8008c5c:	683b      	ldr	r3, [r7, #0]
 8008c5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c62:	d102      	bne.n	8008c6a <HAL_SPI_Transmit+0x16e>
 8008c64:	683b      	ldr	r3, [r7, #0]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d106      	bne.n	8008c78 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8008c6a:	2303      	movs	r3, #3
 8008c6c:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	2201      	movs	r2, #1
 8008c72:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8008c76:	e07b      	b.n	8008d70 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008c7c:	b29b      	uxth	r3, r3
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d1ca      	bne.n	8008c18 <HAL_SPI_Transmit+0x11c>
 8008c82:	e050      	b.n	8008d26 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	685b      	ldr	r3, [r3, #4]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d002      	beq.n	8008c92 <HAL_SPI_Transmit+0x196>
 8008c8c:	8afb      	ldrh	r3, [r7, #22]
 8008c8e:	2b01      	cmp	r3, #1
 8008c90:	d144      	bne.n	8008d1c <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	330c      	adds	r3, #12
 8008c9c:	7812      	ldrb	r2, [r2, #0]
 8008c9e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ca4:	1c5a      	adds	r2, r3, #1
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008cae:	b29b      	uxth	r3, r3
 8008cb0:	3b01      	subs	r3, #1
 8008cb2:	b29a      	uxth	r2, r3
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008cb8:	e030      	b.n	8008d1c <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	689b      	ldr	r3, [r3, #8]
 8008cc0:	f003 0302 	and.w	r3, r3, #2
 8008cc4:	2b02      	cmp	r3, #2
 8008cc6:	d113      	bne.n	8008cf0 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	330c      	adds	r3, #12
 8008cd2:	7812      	ldrb	r2, [r2, #0]
 8008cd4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cda:	1c5a      	adds	r2, r3, #1
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008ce4:	b29b      	uxth	r3, r3
 8008ce6:	3b01      	subs	r3, #1
 8008ce8:	b29a      	uxth	r2, r3
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	86da      	strh	r2, [r3, #54]	@ 0x36
 8008cee:	e015      	b.n	8008d1c <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008cf0:	f7fb fd12 	bl	8004718 <HAL_GetTick>
 8008cf4:	4602      	mov	r2, r0
 8008cf6:	69bb      	ldr	r3, [r7, #24]
 8008cf8:	1ad3      	subs	r3, r2, r3
 8008cfa:	683a      	ldr	r2, [r7, #0]
 8008cfc:	429a      	cmp	r2, r3
 8008cfe:	d803      	bhi.n	8008d08 <HAL_SPI_Transmit+0x20c>
 8008d00:	683b      	ldr	r3, [r7, #0]
 8008d02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d06:	d102      	bne.n	8008d0e <HAL_SPI_Transmit+0x212>
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d106      	bne.n	8008d1c <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8008d0e:	2303      	movs	r3, #3
 8008d10:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	2201      	movs	r2, #1
 8008d16:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8008d1a:	e029      	b.n	8008d70 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008d20:	b29b      	uxth	r3, r3
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d1c9      	bne.n	8008cba <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008d26:	69ba      	ldr	r2, [r7, #24]
 8008d28:	6839      	ldr	r1, [r7, #0]
 8008d2a:	68f8      	ldr	r0, [r7, #12]
 8008d2c:	f000 fa62 	bl	80091f4 <SPI_EndRxTxTransaction>
 8008d30:	4603      	mov	r3, r0
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d002      	beq.n	8008d3c <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	2220      	movs	r2, #32
 8008d3a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	689b      	ldr	r3, [r3, #8]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d10a      	bne.n	8008d5a <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008d44:	2300      	movs	r3, #0
 8008d46:	613b      	str	r3, [r7, #16]
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	68db      	ldr	r3, [r3, #12]
 8008d4e:	613b      	str	r3, [r7, #16]
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	689b      	ldr	r3, [r3, #8]
 8008d56:	613b      	str	r3, [r7, #16]
 8008d58:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d002      	beq.n	8008d68 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8008d62:	2301      	movs	r3, #1
 8008d64:	77fb      	strb	r3, [r7, #31]
 8008d66:	e003      	b.n	8008d70 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	2201      	movs	r2, #1
 8008d6c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	2200      	movs	r2, #0
 8008d74:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8008d78:	7ffb      	ldrb	r3, [r7, #31]
}
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	3720      	adds	r7, #32
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	bd80      	pop	{r7, pc}

08008d82 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008d82:	b580      	push	{r7, lr}
 8008d84:	b08c      	sub	sp, #48	@ 0x30
 8008d86:	af00      	add	r7, sp, #0
 8008d88:	60f8      	str	r0, [r7, #12]
 8008d8a:	60b9      	str	r1, [r7, #8]
 8008d8c:	607a      	str	r2, [r7, #4]
 8008d8e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008d90:	2301      	movs	r3, #1
 8008d92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008d94:	2300      	movs	r3, #0
 8008d96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008da0:	2b01      	cmp	r3, #1
 8008da2:	d101      	bne.n	8008da8 <HAL_SPI_TransmitReceive+0x26>
 8008da4:	2302      	movs	r3, #2
 8008da6:	e198      	b.n	80090da <HAL_SPI_TransmitReceive+0x358>
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	2201      	movs	r2, #1
 8008dac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008db0:	f7fb fcb2 	bl	8004718 <HAL_GetTick>
 8008db4:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008dbc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	685b      	ldr	r3, [r3, #4]
 8008dc4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8008dc6:	887b      	ldrh	r3, [r7, #2]
 8008dc8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008dca:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008dce:	2b01      	cmp	r3, #1
 8008dd0:	d00f      	beq.n	8008df2 <HAL_SPI_TransmitReceive+0x70>
 8008dd2:	69fb      	ldr	r3, [r7, #28]
 8008dd4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008dd8:	d107      	bne.n	8008dea <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	689b      	ldr	r3, [r3, #8]
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d103      	bne.n	8008dea <HAL_SPI_TransmitReceive+0x68>
 8008de2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008de6:	2b04      	cmp	r3, #4
 8008de8:	d003      	beq.n	8008df2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8008dea:	2302      	movs	r3, #2
 8008dec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8008df0:	e16d      	b.n	80090ce <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d005      	beq.n	8008e04 <HAL_SPI_TransmitReceive+0x82>
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d002      	beq.n	8008e04 <HAL_SPI_TransmitReceive+0x82>
 8008dfe:	887b      	ldrh	r3, [r7, #2]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d103      	bne.n	8008e0c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8008e04:	2301      	movs	r3, #1
 8008e06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8008e0a:	e160      	b.n	80090ce <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008e12:	b2db      	uxtb	r3, r3
 8008e14:	2b04      	cmp	r3, #4
 8008e16:	d003      	beq.n	8008e20 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	2205      	movs	r2, #5
 8008e1c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	2200      	movs	r2, #0
 8008e24:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	687a      	ldr	r2, [r7, #4]
 8008e2a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	887a      	ldrh	r2, [r7, #2]
 8008e30:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	887a      	ldrh	r2, [r7, #2]
 8008e36:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	68ba      	ldr	r2, [r7, #8]
 8008e3c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	887a      	ldrh	r2, [r7, #2]
 8008e42:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	887a      	ldrh	r2, [r7, #2]
 8008e48:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	2200      	movs	r2, #0
 8008e4e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	2200      	movs	r2, #0
 8008e54:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e60:	2b40      	cmp	r3, #64	@ 0x40
 8008e62:	d007      	beq.n	8008e74 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	681a      	ldr	r2, [r3, #0]
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008e72:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	68db      	ldr	r3, [r3, #12]
 8008e78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008e7c:	d17c      	bne.n	8008f78 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	685b      	ldr	r3, [r3, #4]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d002      	beq.n	8008e8c <HAL_SPI_TransmitReceive+0x10a>
 8008e86:	8b7b      	ldrh	r3, [r7, #26]
 8008e88:	2b01      	cmp	r3, #1
 8008e8a:	d16a      	bne.n	8008f62 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e90:	881a      	ldrh	r2, [r3, #0]
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e9c:	1c9a      	adds	r2, r3, #2
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008ea6:	b29b      	uxth	r3, r3
 8008ea8:	3b01      	subs	r3, #1
 8008eaa:	b29a      	uxth	r2, r3
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008eb0:	e057      	b.n	8008f62 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	689b      	ldr	r3, [r3, #8]
 8008eb8:	f003 0302 	and.w	r3, r3, #2
 8008ebc:	2b02      	cmp	r3, #2
 8008ebe:	d11b      	bne.n	8008ef8 <HAL_SPI_TransmitReceive+0x176>
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008ec4:	b29b      	uxth	r3, r3
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d016      	beq.n	8008ef8 <HAL_SPI_TransmitReceive+0x176>
 8008eca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ecc:	2b01      	cmp	r3, #1
 8008ece:	d113      	bne.n	8008ef8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ed4:	881a      	ldrh	r2, [r3, #0]
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ee0:	1c9a      	adds	r2, r3, #2
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008eea:	b29b      	uxth	r3, r3
 8008eec:	3b01      	subs	r3, #1
 8008eee:	b29a      	uxth	r2, r3
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	689b      	ldr	r3, [r3, #8]
 8008efe:	f003 0301 	and.w	r3, r3, #1
 8008f02:	2b01      	cmp	r3, #1
 8008f04:	d119      	bne.n	8008f3a <HAL_SPI_TransmitReceive+0x1b8>
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f0a:	b29b      	uxth	r3, r3
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d014      	beq.n	8008f3a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	68da      	ldr	r2, [r3, #12]
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f1a:	b292      	uxth	r2, r2
 8008f1c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f22:	1c9a      	adds	r2, r3, #2
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f2c:	b29b      	uxth	r3, r3
 8008f2e:	3b01      	subs	r3, #1
 8008f30:	b29a      	uxth	r2, r3
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008f36:	2301      	movs	r3, #1
 8008f38:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008f3a:	f7fb fbed 	bl	8004718 <HAL_GetTick>
 8008f3e:	4602      	mov	r2, r0
 8008f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f42:	1ad3      	subs	r3, r2, r3
 8008f44:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008f46:	429a      	cmp	r2, r3
 8008f48:	d80b      	bhi.n	8008f62 <HAL_SPI_TransmitReceive+0x1e0>
 8008f4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f50:	d007      	beq.n	8008f62 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8008f52:	2303      	movs	r3, #3
 8008f54:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	2201      	movs	r2, #1
 8008f5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8008f60:	e0b5      	b.n	80090ce <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008f66:	b29b      	uxth	r3, r3
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d1a2      	bne.n	8008eb2 <HAL_SPI_TransmitReceive+0x130>
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f70:	b29b      	uxth	r3, r3
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d19d      	bne.n	8008eb2 <HAL_SPI_TransmitReceive+0x130>
 8008f76:	e080      	b.n	800907a <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	685b      	ldr	r3, [r3, #4]
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d002      	beq.n	8008f86 <HAL_SPI_TransmitReceive+0x204>
 8008f80:	8b7b      	ldrh	r3, [r7, #26]
 8008f82:	2b01      	cmp	r3, #1
 8008f84:	d16f      	bne.n	8009066 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	330c      	adds	r3, #12
 8008f90:	7812      	ldrb	r2, [r2, #0]
 8008f92:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f98:	1c5a      	adds	r2, r3, #1
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008fa2:	b29b      	uxth	r3, r3
 8008fa4:	3b01      	subs	r3, #1
 8008fa6:	b29a      	uxth	r2, r3
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008fac:	e05b      	b.n	8009066 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	689b      	ldr	r3, [r3, #8]
 8008fb4:	f003 0302 	and.w	r3, r3, #2
 8008fb8:	2b02      	cmp	r3, #2
 8008fba:	d11c      	bne.n	8008ff6 <HAL_SPI_TransmitReceive+0x274>
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008fc0:	b29b      	uxth	r3, r3
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d017      	beq.n	8008ff6 <HAL_SPI_TransmitReceive+0x274>
 8008fc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fc8:	2b01      	cmp	r3, #1
 8008fca:	d114      	bne.n	8008ff6 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	330c      	adds	r3, #12
 8008fd6:	7812      	ldrb	r2, [r2, #0]
 8008fd8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fde:	1c5a      	adds	r2, r3, #1
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008fe8:	b29b      	uxth	r3, r3
 8008fea:	3b01      	subs	r3, #1
 8008fec:	b29a      	uxth	r2, r3
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	689b      	ldr	r3, [r3, #8]
 8008ffc:	f003 0301 	and.w	r3, r3, #1
 8009000:	2b01      	cmp	r3, #1
 8009002:	d119      	bne.n	8009038 <HAL_SPI_TransmitReceive+0x2b6>
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009008:	b29b      	uxth	r3, r3
 800900a:	2b00      	cmp	r3, #0
 800900c:	d014      	beq.n	8009038 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	68da      	ldr	r2, [r3, #12]
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009018:	b2d2      	uxtb	r2, r2
 800901a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009020:	1c5a      	adds	r2, r3, #1
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800902a:	b29b      	uxth	r3, r3
 800902c:	3b01      	subs	r3, #1
 800902e:	b29a      	uxth	r2, r3
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009034:	2301      	movs	r3, #1
 8009036:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009038:	f7fb fb6e 	bl	8004718 <HAL_GetTick>
 800903c:	4602      	mov	r2, r0
 800903e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009040:	1ad3      	subs	r3, r2, r3
 8009042:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009044:	429a      	cmp	r2, r3
 8009046:	d803      	bhi.n	8009050 <HAL_SPI_TransmitReceive+0x2ce>
 8009048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800904a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800904e:	d102      	bne.n	8009056 <HAL_SPI_TransmitReceive+0x2d4>
 8009050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009052:	2b00      	cmp	r3, #0
 8009054:	d107      	bne.n	8009066 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8009056:	2303      	movs	r3, #3
 8009058:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	2201      	movs	r2, #1
 8009060:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8009064:	e033      	b.n	80090ce <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800906a:	b29b      	uxth	r3, r3
 800906c:	2b00      	cmp	r3, #0
 800906e:	d19e      	bne.n	8008fae <HAL_SPI_TransmitReceive+0x22c>
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009074:	b29b      	uxth	r3, r3
 8009076:	2b00      	cmp	r3, #0
 8009078:	d199      	bne.n	8008fae <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800907a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800907c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800907e:	68f8      	ldr	r0, [r7, #12]
 8009080:	f000 f8b8 	bl	80091f4 <SPI_EndRxTxTransaction>
 8009084:	4603      	mov	r3, r0
 8009086:	2b00      	cmp	r3, #0
 8009088:	d006      	beq.n	8009098 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 800908a:	2301      	movs	r3, #1
 800908c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	2220      	movs	r2, #32
 8009094:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8009096:	e01a      	b.n	80090ce <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	689b      	ldr	r3, [r3, #8]
 800909c:	2b00      	cmp	r3, #0
 800909e:	d10a      	bne.n	80090b6 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80090a0:	2300      	movs	r3, #0
 80090a2:	617b      	str	r3, [r7, #20]
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	68db      	ldr	r3, [r3, #12]
 80090aa:	617b      	str	r3, [r7, #20]
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	689b      	ldr	r3, [r3, #8]
 80090b2:	617b      	str	r3, [r7, #20]
 80090b4:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d003      	beq.n	80090c6 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 80090be:	2301      	movs	r3, #1
 80090c0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090c4:	e003      	b.n	80090ce <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	2201      	movs	r2, #1
 80090ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	2200      	movs	r2, #0
 80090d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80090d6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 80090da:	4618      	mov	r0, r3
 80090dc:	3730      	adds	r7, #48	@ 0x30
 80090de:	46bd      	mov	sp, r7
 80090e0:	bd80      	pop	{r7, pc}
	...

080090e4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b088      	sub	sp, #32
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	60f8      	str	r0, [r7, #12]
 80090ec:	60b9      	str	r1, [r7, #8]
 80090ee:	603b      	str	r3, [r7, #0]
 80090f0:	4613      	mov	r3, r2
 80090f2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80090f4:	f7fb fb10 	bl	8004718 <HAL_GetTick>
 80090f8:	4602      	mov	r2, r0
 80090fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090fc:	1a9b      	subs	r3, r3, r2
 80090fe:	683a      	ldr	r2, [r7, #0]
 8009100:	4413      	add	r3, r2
 8009102:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009104:	f7fb fb08 	bl	8004718 <HAL_GetTick>
 8009108:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800910a:	4b39      	ldr	r3, [pc, #228]	@ (80091f0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	015b      	lsls	r3, r3, #5
 8009110:	0d1b      	lsrs	r3, r3, #20
 8009112:	69fa      	ldr	r2, [r7, #28]
 8009114:	fb02 f303 	mul.w	r3, r2, r3
 8009118:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800911a:	e054      	b.n	80091c6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800911c:	683b      	ldr	r3, [r7, #0]
 800911e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009122:	d050      	beq.n	80091c6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009124:	f7fb faf8 	bl	8004718 <HAL_GetTick>
 8009128:	4602      	mov	r2, r0
 800912a:	69bb      	ldr	r3, [r7, #24]
 800912c:	1ad3      	subs	r3, r2, r3
 800912e:	69fa      	ldr	r2, [r7, #28]
 8009130:	429a      	cmp	r2, r3
 8009132:	d902      	bls.n	800913a <SPI_WaitFlagStateUntilTimeout+0x56>
 8009134:	69fb      	ldr	r3, [r7, #28]
 8009136:	2b00      	cmp	r3, #0
 8009138:	d13d      	bne.n	80091b6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	685a      	ldr	r2, [r3, #4]
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009148:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	685b      	ldr	r3, [r3, #4]
 800914e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009152:	d111      	bne.n	8009178 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	689b      	ldr	r3, [r3, #8]
 8009158:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800915c:	d004      	beq.n	8009168 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	689b      	ldr	r3, [r3, #8]
 8009162:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009166:	d107      	bne.n	8009178 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	681a      	ldr	r2, [r3, #0]
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009176:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800917c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009180:	d10f      	bne.n	80091a2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	681a      	ldr	r2, [r3, #0]
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009190:	601a      	str	r2, [r3, #0]
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	681a      	ldr	r2, [r3, #0]
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80091a0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	2201      	movs	r2, #1
 80091a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	2200      	movs	r2, #0
 80091ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80091b2:	2303      	movs	r3, #3
 80091b4:	e017      	b.n	80091e6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80091b6:	697b      	ldr	r3, [r7, #20]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d101      	bne.n	80091c0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80091bc:	2300      	movs	r3, #0
 80091be:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80091c0:	697b      	ldr	r3, [r7, #20]
 80091c2:	3b01      	subs	r3, #1
 80091c4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	689a      	ldr	r2, [r3, #8]
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	4013      	ands	r3, r2
 80091d0:	68ba      	ldr	r2, [r7, #8]
 80091d2:	429a      	cmp	r2, r3
 80091d4:	bf0c      	ite	eq
 80091d6:	2301      	moveq	r3, #1
 80091d8:	2300      	movne	r3, #0
 80091da:	b2db      	uxtb	r3, r3
 80091dc:	461a      	mov	r2, r3
 80091de:	79fb      	ldrb	r3, [r7, #7]
 80091e0:	429a      	cmp	r2, r3
 80091e2:	d19b      	bne.n	800911c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80091e4:	2300      	movs	r3, #0
}
 80091e6:	4618      	mov	r0, r3
 80091e8:	3720      	adds	r7, #32
 80091ea:	46bd      	mov	sp, r7
 80091ec:	bd80      	pop	{r7, pc}
 80091ee:	bf00      	nop
 80091f0:	200000e0 	.word	0x200000e0

080091f4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80091f4:	b580      	push	{r7, lr}
 80091f6:	b086      	sub	sp, #24
 80091f8:	af02      	add	r7, sp, #8
 80091fa:	60f8      	str	r0, [r7, #12]
 80091fc:	60b9      	str	r1, [r7, #8]
 80091fe:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	9300      	str	r3, [sp, #0]
 8009204:	68bb      	ldr	r3, [r7, #8]
 8009206:	2200      	movs	r2, #0
 8009208:	2180      	movs	r1, #128	@ 0x80
 800920a:	68f8      	ldr	r0, [r7, #12]
 800920c:	f7ff ff6a 	bl	80090e4 <SPI_WaitFlagStateUntilTimeout>
 8009210:	4603      	mov	r3, r0
 8009212:	2b00      	cmp	r3, #0
 8009214:	d007      	beq.n	8009226 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800921a:	f043 0220 	orr.w	r2, r3, #32
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8009222:	2303      	movs	r3, #3
 8009224:	e000      	b.n	8009228 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8009226:	2300      	movs	r3, #0
}
 8009228:	4618      	mov	r0, r3
 800922a:	3710      	adds	r7, #16
 800922c:	46bd      	mov	sp, r7
 800922e:	bd80      	pop	{r7, pc}

08009230 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009230:	b580      	push	{r7, lr}
 8009232:	b082      	sub	sp, #8
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d101      	bne.n	8009242 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800923e:	2301      	movs	r3, #1
 8009240:	e041      	b.n	80092c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009248:	b2db      	uxtb	r3, r3
 800924a:	2b00      	cmp	r3, #0
 800924c:	d106      	bne.n	800925c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	2200      	movs	r2, #0
 8009252:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009256:	6878      	ldr	r0, [r7, #4]
 8009258:	f000 f839 	bl	80092ce <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	2202      	movs	r2, #2
 8009260:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681a      	ldr	r2, [r3, #0]
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	3304      	adds	r3, #4
 800926c:	4619      	mov	r1, r3
 800926e:	4610      	mov	r0, r2
 8009270:	f000 f9c2 	bl	80095f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	2201      	movs	r2, #1
 8009278:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	2201      	movs	r2, #1
 8009280:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2201      	movs	r2, #1
 8009288:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2201      	movs	r2, #1
 8009290:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	2201      	movs	r2, #1
 8009298:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	2201      	movs	r2, #1
 80092a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2201      	movs	r2, #1
 80092a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2201      	movs	r2, #1
 80092b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	2201      	movs	r2, #1
 80092b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	2201      	movs	r2, #1
 80092c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80092c4:	2300      	movs	r3, #0
}
 80092c6:	4618      	mov	r0, r3
 80092c8:	3708      	adds	r7, #8
 80092ca:	46bd      	mov	sp, r7
 80092cc:	bd80      	pop	{r7, pc}

080092ce <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80092ce:	b480      	push	{r7}
 80092d0:	b083      	sub	sp, #12
 80092d2:	af00      	add	r7, sp, #0
 80092d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80092d6:	bf00      	nop
 80092d8:	370c      	adds	r7, #12
 80092da:	46bd      	mov	sp, r7
 80092dc:	bc80      	pop	{r7}
 80092de:	4770      	bx	lr

080092e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80092e0:	b480      	push	{r7}
 80092e2:	b085      	sub	sp, #20
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80092ee:	b2db      	uxtb	r3, r3
 80092f0:	2b01      	cmp	r3, #1
 80092f2:	d001      	beq.n	80092f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80092f4:	2301      	movs	r3, #1
 80092f6:	e044      	b.n	8009382 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	2202      	movs	r2, #2
 80092fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	68da      	ldr	r2, [r3, #12]
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	f042 0201 	orr.w	r2, r2, #1
 800930e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	4a1d      	ldr	r2, [pc, #116]	@ (800938c <HAL_TIM_Base_Start_IT+0xac>)
 8009316:	4293      	cmp	r3, r2
 8009318:	d018      	beq.n	800934c <HAL_TIM_Base_Start_IT+0x6c>
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	4a1c      	ldr	r2, [pc, #112]	@ (8009390 <HAL_TIM_Base_Start_IT+0xb0>)
 8009320:	4293      	cmp	r3, r2
 8009322:	d013      	beq.n	800934c <HAL_TIM_Base_Start_IT+0x6c>
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800932c:	d00e      	beq.n	800934c <HAL_TIM_Base_Start_IT+0x6c>
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	4a18      	ldr	r2, [pc, #96]	@ (8009394 <HAL_TIM_Base_Start_IT+0xb4>)
 8009334:	4293      	cmp	r3, r2
 8009336:	d009      	beq.n	800934c <HAL_TIM_Base_Start_IT+0x6c>
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	4a16      	ldr	r2, [pc, #88]	@ (8009398 <HAL_TIM_Base_Start_IT+0xb8>)
 800933e:	4293      	cmp	r3, r2
 8009340:	d004      	beq.n	800934c <HAL_TIM_Base_Start_IT+0x6c>
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	4a15      	ldr	r2, [pc, #84]	@ (800939c <HAL_TIM_Base_Start_IT+0xbc>)
 8009348:	4293      	cmp	r3, r2
 800934a:	d111      	bne.n	8009370 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	689b      	ldr	r3, [r3, #8]
 8009352:	f003 0307 	and.w	r3, r3, #7
 8009356:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	2b06      	cmp	r3, #6
 800935c:	d010      	beq.n	8009380 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	681a      	ldr	r2, [r3, #0]
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	f042 0201 	orr.w	r2, r2, #1
 800936c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800936e:	e007      	b.n	8009380 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	681a      	ldr	r2, [r3, #0]
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	f042 0201 	orr.w	r2, r2, #1
 800937e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009380:	2300      	movs	r3, #0
}
 8009382:	4618      	mov	r0, r3
 8009384:	3714      	adds	r7, #20
 8009386:	46bd      	mov	sp, r7
 8009388:	bc80      	pop	{r7}
 800938a:	4770      	bx	lr
 800938c:	40012c00 	.word	0x40012c00
 8009390:	40013400 	.word	0x40013400
 8009394:	40000400 	.word	0x40000400
 8009398:	40000800 	.word	0x40000800
 800939c:	40000c00 	.word	0x40000c00

080093a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b082      	sub	sp, #8
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	691b      	ldr	r3, [r3, #16]
 80093ae:	f003 0302 	and.w	r3, r3, #2
 80093b2:	2b02      	cmp	r3, #2
 80093b4:	d122      	bne.n	80093fc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	68db      	ldr	r3, [r3, #12]
 80093bc:	f003 0302 	and.w	r3, r3, #2
 80093c0:	2b02      	cmp	r3, #2
 80093c2:	d11b      	bne.n	80093fc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	f06f 0202 	mvn.w	r2, #2
 80093cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	2201      	movs	r2, #1
 80093d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	699b      	ldr	r3, [r3, #24]
 80093da:	f003 0303 	and.w	r3, r3, #3
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d003      	beq.n	80093ea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80093e2:	6878      	ldr	r0, [r7, #4]
 80093e4:	f000 f8ed 	bl	80095c2 <HAL_TIM_IC_CaptureCallback>
 80093e8:	e005      	b.n	80093f6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80093ea:	6878      	ldr	r0, [r7, #4]
 80093ec:	f000 f8e0 	bl	80095b0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80093f0:	6878      	ldr	r0, [r7, #4]
 80093f2:	f000 f8ef 	bl	80095d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	2200      	movs	r2, #0
 80093fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	691b      	ldr	r3, [r3, #16]
 8009402:	f003 0304 	and.w	r3, r3, #4
 8009406:	2b04      	cmp	r3, #4
 8009408:	d122      	bne.n	8009450 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	68db      	ldr	r3, [r3, #12]
 8009410:	f003 0304 	and.w	r3, r3, #4
 8009414:	2b04      	cmp	r3, #4
 8009416:	d11b      	bne.n	8009450 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	f06f 0204 	mvn.w	r2, #4
 8009420:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	2202      	movs	r2, #2
 8009426:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	699b      	ldr	r3, [r3, #24]
 800942e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009432:	2b00      	cmp	r3, #0
 8009434:	d003      	beq.n	800943e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009436:	6878      	ldr	r0, [r7, #4]
 8009438:	f000 f8c3 	bl	80095c2 <HAL_TIM_IC_CaptureCallback>
 800943c:	e005      	b.n	800944a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800943e:	6878      	ldr	r0, [r7, #4]
 8009440:	f000 f8b6 	bl	80095b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009444:	6878      	ldr	r0, [r7, #4]
 8009446:	f000 f8c5 	bl	80095d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	2200      	movs	r2, #0
 800944e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	691b      	ldr	r3, [r3, #16]
 8009456:	f003 0308 	and.w	r3, r3, #8
 800945a:	2b08      	cmp	r3, #8
 800945c:	d122      	bne.n	80094a4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	68db      	ldr	r3, [r3, #12]
 8009464:	f003 0308 	and.w	r3, r3, #8
 8009468:	2b08      	cmp	r3, #8
 800946a:	d11b      	bne.n	80094a4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	f06f 0208 	mvn.w	r2, #8
 8009474:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	2204      	movs	r2, #4
 800947a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	69db      	ldr	r3, [r3, #28]
 8009482:	f003 0303 	and.w	r3, r3, #3
 8009486:	2b00      	cmp	r3, #0
 8009488:	d003      	beq.n	8009492 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800948a:	6878      	ldr	r0, [r7, #4]
 800948c:	f000 f899 	bl	80095c2 <HAL_TIM_IC_CaptureCallback>
 8009490:	e005      	b.n	800949e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009492:	6878      	ldr	r0, [r7, #4]
 8009494:	f000 f88c 	bl	80095b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009498:	6878      	ldr	r0, [r7, #4]
 800949a:	f000 f89b 	bl	80095d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	2200      	movs	r2, #0
 80094a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	691b      	ldr	r3, [r3, #16]
 80094aa:	f003 0310 	and.w	r3, r3, #16
 80094ae:	2b10      	cmp	r3, #16
 80094b0:	d122      	bne.n	80094f8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	68db      	ldr	r3, [r3, #12]
 80094b8:	f003 0310 	and.w	r3, r3, #16
 80094bc:	2b10      	cmp	r3, #16
 80094be:	d11b      	bne.n	80094f8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	f06f 0210 	mvn.w	r2, #16
 80094c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	2208      	movs	r2, #8
 80094ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	69db      	ldr	r3, [r3, #28]
 80094d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d003      	beq.n	80094e6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80094de:	6878      	ldr	r0, [r7, #4]
 80094e0:	f000 f86f 	bl	80095c2 <HAL_TIM_IC_CaptureCallback>
 80094e4:	e005      	b.n	80094f2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80094e6:	6878      	ldr	r0, [r7, #4]
 80094e8:	f000 f862 	bl	80095b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80094ec:	6878      	ldr	r0, [r7, #4]
 80094ee:	f000 f871 	bl	80095d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	2200      	movs	r2, #0
 80094f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	691b      	ldr	r3, [r3, #16]
 80094fe:	f003 0301 	and.w	r3, r3, #1
 8009502:	2b01      	cmp	r3, #1
 8009504:	d10e      	bne.n	8009524 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	68db      	ldr	r3, [r3, #12]
 800950c:	f003 0301 	and.w	r3, r3, #1
 8009510:	2b01      	cmp	r3, #1
 8009512:	d107      	bne.n	8009524 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	f06f 0201 	mvn.w	r2, #1
 800951c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800951e:	6878      	ldr	r0, [r7, #4]
 8009520:	f7f9 fe34 	bl	800318c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	691b      	ldr	r3, [r3, #16]
 800952a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800952e:	2b80      	cmp	r3, #128	@ 0x80
 8009530:	d10e      	bne.n	8009550 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	68db      	ldr	r3, [r3, #12]
 8009538:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800953c:	2b80      	cmp	r3, #128	@ 0x80
 800953e:	d107      	bne.n	8009550 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8009548:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800954a:	6878      	ldr	r0, [r7, #4]
 800954c:	f000 f8d7 	bl	80096fe <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	691b      	ldr	r3, [r3, #16]
 8009556:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800955a:	2b40      	cmp	r3, #64	@ 0x40
 800955c:	d10e      	bne.n	800957c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	68db      	ldr	r3, [r3, #12]
 8009564:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009568:	2b40      	cmp	r3, #64	@ 0x40
 800956a:	d107      	bne.n	800957c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009574:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009576:	6878      	ldr	r0, [r7, #4]
 8009578:	f000 f835 	bl	80095e6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	691b      	ldr	r3, [r3, #16]
 8009582:	f003 0320 	and.w	r3, r3, #32
 8009586:	2b20      	cmp	r3, #32
 8009588:	d10e      	bne.n	80095a8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	68db      	ldr	r3, [r3, #12]
 8009590:	f003 0320 	and.w	r3, r3, #32
 8009594:	2b20      	cmp	r3, #32
 8009596:	d107      	bne.n	80095a8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	f06f 0220 	mvn.w	r2, #32
 80095a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80095a2:	6878      	ldr	r0, [r7, #4]
 80095a4:	f000 f8a2 	bl	80096ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80095a8:	bf00      	nop
 80095aa:	3708      	adds	r7, #8
 80095ac:	46bd      	mov	sp, r7
 80095ae:	bd80      	pop	{r7, pc}

080095b0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80095b0:	b480      	push	{r7}
 80095b2:	b083      	sub	sp, #12
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80095b8:	bf00      	nop
 80095ba:	370c      	adds	r7, #12
 80095bc:	46bd      	mov	sp, r7
 80095be:	bc80      	pop	{r7}
 80095c0:	4770      	bx	lr

080095c2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80095c2:	b480      	push	{r7}
 80095c4:	b083      	sub	sp, #12
 80095c6:	af00      	add	r7, sp, #0
 80095c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80095ca:	bf00      	nop
 80095cc:	370c      	adds	r7, #12
 80095ce:	46bd      	mov	sp, r7
 80095d0:	bc80      	pop	{r7}
 80095d2:	4770      	bx	lr

080095d4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80095d4:	b480      	push	{r7}
 80095d6:	b083      	sub	sp, #12
 80095d8:	af00      	add	r7, sp, #0
 80095da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80095dc:	bf00      	nop
 80095de:	370c      	adds	r7, #12
 80095e0:	46bd      	mov	sp, r7
 80095e2:	bc80      	pop	{r7}
 80095e4:	4770      	bx	lr

080095e6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80095e6:	b480      	push	{r7}
 80095e8:	b083      	sub	sp, #12
 80095ea:	af00      	add	r7, sp, #0
 80095ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80095ee:	bf00      	nop
 80095f0:	370c      	adds	r7, #12
 80095f2:	46bd      	mov	sp, r7
 80095f4:	bc80      	pop	{r7}
 80095f6:	4770      	bx	lr

080095f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80095f8:	b480      	push	{r7}
 80095fa:	b085      	sub	sp, #20
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	6078      	str	r0, [r7, #4]
 8009600:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	4a33      	ldr	r2, [pc, #204]	@ (80096d8 <TIM_Base_SetConfig+0xe0>)
 800960c:	4293      	cmp	r3, r2
 800960e:	d013      	beq.n	8009638 <TIM_Base_SetConfig+0x40>
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	4a32      	ldr	r2, [pc, #200]	@ (80096dc <TIM_Base_SetConfig+0xe4>)
 8009614:	4293      	cmp	r3, r2
 8009616:	d00f      	beq.n	8009638 <TIM_Base_SetConfig+0x40>
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800961e:	d00b      	beq.n	8009638 <TIM_Base_SetConfig+0x40>
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	4a2f      	ldr	r2, [pc, #188]	@ (80096e0 <TIM_Base_SetConfig+0xe8>)
 8009624:	4293      	cmp	r3, r2
 8009626:	d007      	beq.n	8009638 <TIM_Base_SetConfig+0x40>
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	4a2e      	ldr	r2, [pc, #184]	@ (80096e4 <TIM_Base_SetConfig+0xec>)
 800962c:	4293      	cmp	r3, r2
 800962e:	d003      	beq.n	8009638 <TIM_Base_SetConfig+0x40>
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	4a2d      	ldr	r2, [pc, #180]	@ (80096e8 <TIM_Base_SetConfig+0xf0>)
 8009634:	4293      	cmp	r3, r2
 8009636:	d108      	bne.n	800964a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800963e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009640:	683b      	ldr	r3, [r7, #0]
 8009642:	685b      	ldr	r3, [r3, #4]
 8009644:	68fa      	ldr	r2, [r7, #12]
 8009646:	4313      	orrs	r3, r2
 8009648:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	4a22      	ldr	r2, [pc, #136]	@ (80096d8 <TIM_Base_SetConfig+0xe0>)
 800964e:	4293      	cmp	r3, r2
 8009650:	d013      	beq.n	800967a <TIM_Base_SetConfig+0x82>
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	4a21      	ldr	r2, [pc, #132]	@ (80096dc <TIM_Base_SetConfig+0xe4>)
 8009656:	4293      	cmp	r3, r2
 8009658:	d00f      	beq.n	800967a <TIM_Base_SetConfig+0x82>
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009660:	d00b      	beq.n	800967a <TIM_Base_SetConfig+0x82>
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	4a1e      	ldr	r2, [pc, #120]	@ (80096e0 <TIM_Base_SetConfig+0xe8>)
 8009666:	4293      	cmp	r3, r2
 8009668:	d007      	beq.n	800967a <TIM_Base_SetConfig+0x82>
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	4a1d      	ldr	r2, [pc, #116]	@ (80096e4 <TIM_Base_SetConfig+0xec>)
 800966e:	4293      	cmp	r3, r2
 8009670:	d003      	beq.n	800967a <TIM_Base_SetConfig+0x82>
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	4a1c      	ldr	r2, [pc, #112]	@ (80096e8 <TIM_Base_SetConfig+0xf0>)
 8009676:	4293      	cmp	r3, r2
 8009678:	d108      	bne.n	800968c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009680:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009682:	683b      	ldr	r3, [r7, #0]
 8009684:	68db      	ldr	r3, [r3, #12]
 8009686:	68fa      	ldr	r2, [r7, #12]
 8009688:	4313      	orrs	r3, r2
 800968a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009692:	683b      	ldr	r3, [r7, #0]
 8009694:	695b      	ldr	r3, [r3, #20]
 8009696:	4313      	orrs	r3, r2
 8009698:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	68fa      	ldr	r2, [r7, #12]
 800969e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	689a      	ldr	r2, [r3, #8]
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80096a8:	683b      	ldr	r3, [r7, #0]
 80096aa:	681a      	ldr	r2, [r3, #0]
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	4a09      	ldr	r2, [pc, #36]	@ (80096d8 <TIM_Base_SetConfig+0xe0>)
 80096b4:	4293      	cmp	r3, r2
 80096b6:	d003      	beq.n	80096c0 <TIM_Base_SetConfig+0xc8>
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	4a08      	ldr	r2, [pc, #32]	@ (80096dc <TIM_Base_SetConfig+0xe4>)
 80096bc:	4293      	cmp	r3, r2
 80096be:	d103      	bne.n	80096c8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80096c0:	683b      	ldr	r3, [r7, #0]
 80096c2:	691a      	ldr	r2, [r3, #16]
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	2201      	movs	r2, #1
 80096cc:	615a      	str	r2, [r3, #20]
}
 80096ce:	bf00      	nop
 80096d0:	3714      	adds	r7, #20
 80096d2:	46bd      	mov	sp, r7
 80096d4:	bc80      	pop	{r7}
 80096d6:	4770      	bx	lr
 80096d8:	40012c00 	.word	0x40012c00
 80096dc:	40013400 	.word	0x40013400
 80096e0:	40000400 	.word	0x40000400
 80096e4:	40000800 	.word	0x40000800
 80096e8:	40000c00 	.word	0x40000c00

080096ec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80096ec:	b480      	push	{r7}
 80096ee:	b083      	sub	sp, #12
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80096f4:	bf00      	nop
 80096f6:	370c      	adds	r7, #12
 80096f8:	46bd      	mov	sp, r7
 80096fa:	bc80      	pop	{r7}
 80096fc:	4770      	bx	lr

080096fe <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80096fe:	b480      	push	{r7}
 8009700:	b083      	sub	sp, #12
 8009702:	af00      	add	r7, sp, #0
 8009704:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009706:	bf00      	nop
 8009708:	370c      	adds	r7, #12
 800970a:	46bd      	mov	sp, r7
 800970c:	bc80      	pop	{r7}
 800970e:	4770      	bx	lr

08009710 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009710:	b580      	push	{r7, lr}
 8009712:	b082      	sub	sp, #8
 8009714:	af00      	add	r7, sp, #0
 8009716:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	2b00      	cmp	r3, #0
 800971c:	d101      	bne.n	8009722 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800971e:	2301      	movs	r3, #1
 8009720:	e042      	b.n	80097a8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009728:	b2db      	uxtb	r3, r3
 800972a:	2b00      	cmp	r3, #0
 800972c:	d106      	bne.n	800973c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	2200      	movs	r2, #0
 8009732:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009736:	6878      	ldr	r0, [r7, #4]
 8009738:	f7fa ff0a 	bl	8004550 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	2224      	movs	r2, #36	@ 0x24
 8009740:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	68da      	ldr	r2, [r3, #12]
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009752:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009754:	6878      	ldr	r0, [r7, #4]
 8009756:	f000 f91d 	bl	8009994 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	691a      	ldr	r2, [r3, #16]
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009768:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	695a      	ldr	r2, [r3, #20]
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009778:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	68da      	ldr	r2, [r3, #12]
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009788:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	2200      	movs	r2, #0
 800978e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	2220      	movs	r2, #32
 8009794:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2220      	movs	r2, #32
 800979c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	2200      	movs	r2, #0
 80097a4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80097a6:	2300      	movs	r3, #0
}
 80097a8:	4618      	mov	r0, r3
 80097aa:	3708      	adds	r7, #8
 80097ac:	46bd      	mov	sp, r7
 80097ae:	bd80      	pop	{r7, pc}

080097b0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80097b0:	b580      	push	{r7, lr}
 80097b2:	b08a      	sub	sp, #40	@ 0x28
 80097b4:	af02      	add	r7, sp, #8
 80097b6:	60f8      	str	r0, [r7, #12]
 80097b8:	60b9      	str	r1, [r7, #8]
 80097ba:	603b      	str	r3, [r7, #0]
 80097bc:	4613      	mov	r3, r2
 80097be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80097c0:	2300      	movs	r3, #0
 80097c2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80097ca:	b2db      	uxtb	r3, r3
 80097cc:	2b20      	cmp	r3, #32
 80097ce:	d16d      	bne.n	80098ac <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80097d0:	68bb      	ldr	r3, [r7, #8]
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d002      	beq.n	80097dc <HAL_UART_Transmit+0x2c>
 80097d6:	88fb      	ldrh	r3, [r7, #6]
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d101      	bne.n	80097e0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80097dc:	2301      	movs	r3, #1
 80097de:	e066      	b.n	80098ae <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	2200      	movs	r2, #0
 80097e4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	2221      	movs	r2, #33	@ 0x21
 80097ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80097ee:	f7fa ff93 	bl	8004718 <HAL_GetTick>
 80097f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	88fa      	ldrh	r2, [r7, #6]
 80097f8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	88fa      	ldrh	r2, [r7, #6]
 80097fe:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	689b      	ldr	r3, [r3, #8]
 8009804:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009808:	d108      	bne.n	800981c <HAL_UART_Transmit+0x6c>
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	691b      	ldr	r3, [r3, #16]
 800980e:	2b00      	cmp	r3, #0
 8009810:	d104      	bne.n	800981c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009812:	2300      	movs	r3, #0
 8009814:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009816:	68bb      	ldr	r3, [r7, #8]
 8009818:	61bb      	str	r3, [r7, #24]
 800981a:	e003      	b.n	8009824 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800981c:	68bb      	ldr	r3, [r7, #8]
 800981e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009820:	2300      	movs	r3, #0
 8009822:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009824:	e02a      	b.n	800987c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009826:	683b      	ldr	r3, [r7, #0]
 8009828:	9300      	str	r3, [sp, #0]
 800982a:	697b      	ldr	r3, [r7, #20]
 800982c:	2200      	movs	r2, #0
 800982e:	2180      	movs	r1, #128	@ 0x80
 8009830:	68f8      	ldr	r0, [r7, #12]
 8009832:	f000 f840 	bl	80098b6 <UART_WaitOnFlagUntilTimeout>
 8009836:	4603      	mov	r3, r0
 8009838:	2b00      	cmp	r3, #0
 800983a:	d001      	beq.n	8009840 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 800983c:	2303      	movs	r3, #3
 800983e:	e036      	b.n	80098ae <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8009840:	69fb      	ldr	r3, [r7, #28]
 8009842:	2b00      	cmp	r3, #0
 8009844:	d10b      	bne.n	800985e <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009846:	69bb      	ldr	r3, [r7, #24]
 8009848:	881b      	ldrh	r3, [r3, #0]
 800984a:	461a      	mov	r2, r3
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009854:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009856:	69bb      	ldr	r3, [r7, #24]
 8009858:	3302      	adds	r3, #2
 800985a:	61bb      	str	r3, [r7, #24]
 800985c:	e007      	b.n	800986e <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800985e:	69fb      	ldr	r3, [r7, #28]
 8009860:	781a      	ldrb	r2, [r3, #0]
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009868:	69fb      	ldr	r3, [r7, #28]
 800986a:	3301      	adds	r3, #1
 800986c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009872:	b29b      	uxth	r3, r3
 8009874:	3b01      	subs	r3, #1
 8009876:	b29a      	uxth	r2, r3
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009880:	b29b      	uxth	r3, r3
 8009882:	2b00      	cmp	r3, #0
 8009884:	d1cf      	bne.n	8009826 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009886:	683b      	ldr	r3, [r7, #0]
 8009888:	9300      	str	r3, [sp, #0]
 800988a:	697b      	ldr	r3, [r7, #20]
 800988c:	2200      	movs	r2, #0
 800988e:	2140      	movs	r1, #64	@ 0x40
 8009890:	68f8      	ldr	r0, [r7, #12]
 8009892:	f000 f810 	bl	80098b6 <UART_WaitOnFlagUntilTimeout>
 8009896:	4603      	mov	r3, r0
 8009898:	2b00      	cmp	r3, #0
 800989a:	d001      	beq.n	80098a0 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 800989c:	2303      	movs	r3, #3
 800989e:	e006      	b.n	80098ae <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	2220      	movs	r2, #32
 80098a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80098a8:	2300      	movs	r3, #0
 80098aa:	e000      	b.n	80098ae <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80098ac:	2302      	movs	r3, #2
  }
}
 80098ae:	4618      	mov	r0, r3
 80098b0:	3720      	adds	r7, #32
 80098b2:	46bd      	mov	sp, r7
 80098b4:	bd80      	pop	{r7, pc}

080098b6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80098b6:	b580      	push	{r7, lr}
 80098b8:	b090      	sub	sp, #64	@ 0x40
 80098ba:	af00      	add	r7, sp, #0
 80098bc:	60f8      	str	r0, [r7, #12]
 80098be:	60b9      	str	r1, [r7, #8]
 80098c0:	603b      	str	r3, [r7, #0]
 80098c2:	4613      	mov	r3, r2
 80098c4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80098c6:	e050      	b.n	800996a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80098c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80098ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098ce:	d04c      	beq.n	800996a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80098d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d007      	beq.n	80098e6 <UART_WaitOnFlagUntilTimeout+0x30>
 80098d6:	f7fa ff1f 	bl	8004718 <HAL_GetTick>
 80098da:	4602      	mov	r2, r0
 80098dc:	683b      	ldr	r3, [r7, #0]
 80098de:	1ad3      	subs	r3, r2, r3
 80098e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80098e2:	429a      	cmp	r2, r3
 80098e4:	d241      	bcs.n	800996a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	330c      	adds	r3, #12
 80098ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098f0:	e853 3f00 	ldrex	r3, [r3]
 80098f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80098f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098f8:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80098fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	330c      	adds	r3, #12
 8009904:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009906:	637a      	str	r2, [r7, #52]	@ 0x34
 8009908:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800990a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800990c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800990e:	e841 2300 	strex	r3, r2, [r1]
 8009912:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009914:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009916:	2b00      	cmp	r3, #0
 8009918:	d1e5      	bne.n	80098e6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	3314      	adds	r3, #20
 8009920:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009922:	697b      	ldr	r3, [r7, #20]
 8009924:	e853 3f00 	ldrex	r3, [r3]
 8009928:	613b      	str	r3, [r7, #16]
   return(result);
 800992a:	693b      	ldr	r3, [r7, #16]
 800992c:	f023 0301 	bic.w	r3, r3, #1
 8009930:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	3314      	adds	r3, #20
 8009938:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800993a:	623a      	str	r2, [r7, #32]
 800993c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800993e:	69f9      	ldr	r1, [r7, #28]
 8009940:	6a3a      	ldr	r2, [r7, #32]
 8009942:	e841 2300 	strex	r3, r2, [r1]
 8009946:	61bb      	str	r3, [r7, #24]
   return(result);
 8009948:	69bb      	ldr	r3, [r7, #24]
 800994a:	2b00      	cmp	r3, #0
 800994c:	d1e5      	bne.n	800991a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	2220      	movs	r2, #32
 8009952:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	2220      	movs	r2, #32
 800995a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	2200      	movs	r2, #0
 8009962:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 8009966:	2303      	movs	r3, #3
 8009968:	e00f      	b.n	800998a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	681a      	ldr	r2, [r3, #0]
 8009970:	68bb      	ldr	r3, [r7, #8]
 8009972:	4013      	ands	r3, r2
 8009974:	68ba      	ldr	r2, [r7, #8]
 8009976:	429a      	cmp	r2, r3
 8009978:	bf0c      	ite	eq
 800997a:	2301      	moveq	r3, #1
 800997c:	2300      	movne	r3, #0
 800997e:	b2db      	uxtb	r3, r3
 8009980:	461a      	mov	r2, r3
 8009982:	79fb      	ldrb	r3, [r7, #7]
 8009984:	429a      	cmp	r2, r3
 8009986:	d09f      	beq.n	80098c8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009988:	2300      	movs	r3, #0
}
 800998a:	4618      	mov	r0, r3
 800998c:	3740      	adds	r7, #64	@ 0x40
 800998e:	46bd      	mov	sp, r7
 8009990:	bd80      	pop	{r7, pc}
	...

08009994 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009994:	b580      	push	{r7, lr}
 8009996:	b084      	sub	sp, #16
 8009998:	af00      	add	r7, sp, #0
 800999a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	691b      	ldr	r3, [r3, #16]
 80099a2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	68da      	ldr	r2, [r3, #12]
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	430a      	orrs	r2, r1
 80099b0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	689a      	ldr	r2, [r3, #8]
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	691b      	ldr	r3, [r3, #16]
 80099ba:	431a      	orrs	r2, r3
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	695b      	ldr	r3, [r3, #20]
 80099c0:	4313      	orrs	r3, r2
 80099c2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	68db      	ldr	r3, [r3, #12]
 80099ca:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80099ce:	f023 030c 	bic.w	r3, r3, #12
 80099d2:	687a      	ldr	r2, [r7, #4]
 80099d4:	6812      	ldr	r2, [r2, #0]
 80099d6:	68b9      	ldr	r1, [r7, #8]
 80099d8:	430b      	orrs	r3, r1
 80099da:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	695b      	ldr	r3, [r3, #20]
 80099e2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	699a      	ldr	r2, [r3, #24]
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	430a      	orrs	r2, r1
 80099f0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	4a2c      	ldr	r2, [pc, #176]	@ (8009aa8 <UART_SetConfig+0x114>)
 80099f8:	4293      	cmp	r3, r2
 80099fa:	d103      	bne.n	8009a04 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80099fc:	f7fe f862 	bl	8007ac4 <HAL_RCC_GetPCLK2Freq>
 8009a00:	60f8      	str	r0, [r7, #12]
 8009a02:	e002      	b.n	8009a0a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8009a04:	f7fe f84a 	bl	8007a9c <HAL_RCC_GetPCLK1Freq>
 8009a08:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009a0a:	68fa      	ldr	r2, [r7, #12]
 8009a0c:	4613      	mov	r3, r2
 8009a0e:	009b      	lsls	r3, r3, #2
 8009a10:	4413      	add	r3, r2
 8009a12:	009a      	lsls	r2, r3, #2
 8009a14:	441a      	add	r2, r3
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	685b      	ldr	r3, [r3, #4]
 8009a1a:	009b      	lsls	r3, r3, #2
 8009a1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a20:	4a22      	ldr	r2, [pc, #136]	@ (8009aac <UART_SetConfig+0x118>)
 8009a22:	fba2 2303 	umull	r2, r3, r2, r3
 8009a26:	095b      	lsrs	r3, r3, #5
 8009a28:	0119      	lsls	r1, r3, #4
 8009a2a:	68fa      	ldr	r2, [r7, #12]
 8009a2c:	4613      	mov	r3, r2
 8009a2e:	009b      	lsls	r3, r3, #2
 8009a30:	4413      	add	r3, r2
 8009a32:	009a      	lsls	r2, r3, #2
 8009a34:	441a      	add	r2, r3
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	685b      	ldr	r3, [r3, #4]
 8009a3a:	009b      	lsls	r3, r3, #2
 8009a3c:	fbb2 f2f3 	udiv	r2, r2, r3
 8009a40:	4b1a      	ldr	r3, [pc, #104]	@ (8009aac <UART_SetConfig+0x118>)
 8009a42:	fba3 0302 	umull	r0, r3, r3, r2
 8009a46:	095b      	lsrs	r3, r3, #5
 8009a48:	2064      	movs	r0, #100	@ 0x64
 8009a4a:	fb00 f303 	mul.w	r3, r0, r3
 8009a4e:	1ad3      	subs	r3, r2, r3
 8009a50:	011b      	lsls	r3, r3, #4
 8009a52:	3332      	adds	r3, #50	@ 0x32
 8009a54:	4a15      	ldr	r2, [pc, #84]	@ (8009aac <UART_SetConfig+0x118>)
 8009a56:	fba2 2303 	umull	r2, r3, r2, r3
 8009a5a:	095b      	lsrs	r3, r3, #5
 8009a5c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009a60:	4419      	add	r1, r3
 8009a62:	68fa      	ldr	r2, [r7, #12]
 8009a64:	4613      	mov	r3, r2
 8009a66:	009b      	lsls	r3, r3, #2
 8009a68:	4413      	add	r3, r2
 8009a6a:	009a      	lsls	r2, r3, #2
 8009a6c:	441a      	add	r2, r3
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	685b      	ldr	r3, [r3, #4]
 8009a72:	009b      	lsls	r3, r3, #2
 8009a74:	fbb2 f2f3 	udiv	r2, r2, r3
 8009a78:	4b0c      	ldr	r3, [pc, #48]	@ (8009aac <UART_SetConfig+0x118>)
 8009a7a:	fba3 0302 	umull	r0, r3, r3, r2
 8009a7e:	095b      	lsrs	r3, r3, #5
 8009a80:	2064      	movs	r0, #100	@ 0x64
 8009a82:	fb00 f303 	mul.w	r3, r0, r3
 8009a86:	1ad3      	subs	r3, r2, r3
 8009a88:	011b      	lsls	r3, r3, #4
 8009a8a:	3332      	adds	r3, #50	@ 0x32
 8009a8c:	4a07      	ldr	r2, [pc, #28]	@ (8009aac <UART_SetConfig+0x118>)
 8009a8e:	fba2 2303 	umull	r2, r3, r2, r3
 8009a92:	095b      	lsrs	r3, r3, #5
 8009a94:	f003 020f 	and.w	r2, r3, #15
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	440a      	add	r2, r1
 8009a9e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8009aa0:	bf00      	nop
 8009aa2:	3710      	adds	r7, #16
 8009aa4:	46bd      	mov	sp, r7
 8009aa6:	bd80      	pop	{r7, pc}
 8009aa8:	40013800 	.word	0x40013800
 8009aac:	51eb851f 	.word	0x51eb851f

08009ab0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8009ab4:	4904      	ldr	r1, [pc, #16]	@ (8009ac8 <MX_FATFS_Init+0x18>)
 8009ab6:	4805      	ldr	r0, [pc, #20]	@ (8009acc <MX_FATFS_Init+0x1c>)
 8009ab8:	f000 f8b0 	bl	8009c1c <FATFS_LinkDriver>
 8009abc:	4603      	mov	r3, r0
 8009abe:	461a      	mov	r2, r3
 8009ac0:	4b03      	ldr	r3, [pc, #12]	@ (8009ad0 <MX_FATFS_Init+0x20>)
 8009ac2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8009ac4:	bf00      	nop
 8009ac6:	bd80      	pop	{r7, pc}
 8009ac8:	200008c4 	.word	0x200008c4
 8009acc:	200000ec 	.word	0x200000ec
 8009ad0:	200008c0 	.word	0x200008c0

08009ad4 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8009ad4:	b580      	push	{r7, lr}
 8009ad6:	b082      	sub	sp, #8
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	4603      	mov	r3, r0
 8009adc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
//    Stat = STA_NOINIT;
//    return Stat;
      return SD_disk_initialize(pdrv);
 8009ade:	79fb      	ldrb	r3, [r7, #7]
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	f7f7 ff1f 	bl	8001924 <SD_disk_initialize>
 8009ae6:	4603      	mov	r3, r0
 8009ae8:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8009aea:	4618      	mov	r0, r3
 8009aec:	3708      	adds	r7, #8
 8009aee:	46bd      	mov	sp, r7
 8009af0:	bd80      	pop	{r7, pc}

08009af2 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8009af2:	b580      	push	{r7, lr}
 8009af4:	b082      	sub	sp, #8
 8009af6:	af00      	add	r7, sp, #0
 8009af8:	4603      	mov	r3, r0
 8009afa:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
//    Stat = STA_NOINIT;
//    return Stat;
      return SD_disk_status(pdrv);
 8009afc:	79fb      	ldrb	r3, [r7, #7]
 8009afe:	4618      	mov	r0, r3
 8009b00:	f7f7 fff6 	bl	8001af0 <SD_disk_status>
 8009b04:	4603      	mov	r3, r0
 8009b06:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8009b08:	4618      	mov	r0, r3
 8009b0a:	3708      	adds	r7, #8
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	bd80      	pop	{r7, pc}

08009b10 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b084      	sub	sp, #16
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	60b9      	str	r1, [r7, #8]
 8009b18:	607a      	str	r2, [r7, #4]
 8009b1a:	603b      	str	r3, [r7, #0]
 8009b1c:	4603      	mov	r3, r0
 8009b1e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
//    return RES_OK;
    return SD_disk_read(pdrv, buff, sector, count);
 8009b20:	7bf8      	ldrb	r0, [r7, #15]
 8009b22:	683b      	ldr	r3, [r7, #0]
 8009b24:	687a      	ldr	r2, [r7, #4]
 8009b26:	68b9      	ldr	r1, [r7, #8]
 8009b28:	f7f7 fff6 	bl	8001b18 <SD_disk_read>
 8009b2c:	4603      	mov	r3, r0
 8009b2e:	b2db      	uxtb	r3, r3
  /* USER CODE END READ */
}
 8009b30:	4618      	mov	r0, r3
 8009b32:	3710      	adds	r7, #16
 8009b34:	46bd      	mov	sp, r7
 8009b36:	bd80      	pop	{r7, pc}

08009b38 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b084      	sub	sp, #16
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	60b9      	str	r1, [r7, #8]
 8009b40:	607a      	str	r2, [r7, #4]
 8009b42:	603b      	str	r3, [r7, #0]
 8009b44:	4603      	mov	r3, r0
 8009b46:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
//    return RES_OK;
      return SD_disk_write(pdrv, buff, sector, count);
 8009b48:	7bf8      	ldrb	r0, [r7, #15]
 8009b4a:	683b      	ldr	r3, [r7, #0]
 8009b4c:	687a      	ldr	r2, [r7, #4]
 8009b4e:	68b9      	ldr	r1, [r7, #8]
 8009b50:	f7f8 f84c 	bl	8001bec <SD_disk_write>
 8009b54:	4603      	mov	r3, r0
 8009b56:	b2db      	uxtb	r3, r3
  /* USER CODE END WRITE */
}
 8009b58:	4618      	mov	r0, r3
 8009b5a:	3710      	adds	r7, #16
 8009b5c:	46bd      	mov	sp, r7
 8009b5e:	bd80      	pop	{r7, pc}

08009b60 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8009b60:	b580      	push	{r7, lr}
 8009b62:	b082      	sub	sp, #8
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	4603      	mov	r3, r0
 8009b68:	603a      	str	r2, [r7, #0]
 8009b6a:	71fb      	strb	r3, [r7, #7]
 8009b6c:	460b      	mov	r3, r1
 8009b6e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
//    DRESULT res = RES_ERROR;
//    return res;
  return SD_disk_ioctl(pdrv, cmd, buff);
 8009b70:	79fb      	ldrb	r3, [r7, #7]
 8009b72:	79b9      	ldrb	r1, [r7, #6]
 8009b74:	683a      	ldr	r2, [r7, #0]
 8009b76:	4618      	mov	r0, r3
 8009b78:	f7f8 f8bc 	bl	8001cf4 <SD_disk_ioctl>
 8009b7c:	4603      	mov	r3, r0
 8009b7e:	b2db      	uxtb	r3, r3
  /* USER CODE END IOCTL */
}
 8009b80:	4618      	mov	r0, r3
 8009b82:	3708      	adds	r7, #8
 8009b84:	46bd      	mov	sp, r7
 8009b86:	bd80      	pop	{r7, pc}

08009b88 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009b88:	b480      	push	{r7}
 8009b8a:	b087      	sub	sp, #28
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	60f8      	str	r0, [r7, #12]
 8009b90:	60b9      	str	r1, [r7, #8]
 8009b92:	4613      	mov	r3, r2
 8009b94:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8009b96:	2301      	movs	r3, #1
 8009b98:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 8009b9e:	4b1e      	ldr	r3, [pc, #120]	@ (8009c18 <FATFS_LinkDriverEx+0x90>)
 8009ba0:	7a5b      	ldrb	r3, [r3, #9]
 8009ba2:	b2db      	uxtb	r3, r3
 8009ba4:	2b01      	cmp	r3, #1
 8009ba6:	d831      	bhi.n	8009c0c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009ba8:	4b1b      	ldr	r3, [pc, #108]	@ (8009c18 <FATFS_LinkDriverEx+0x90>)
 8009baa:	7a5b      	ldrb	r3, [r3, #9]
 8009bac:	b2db      	uxtb	r3, r3
 8009bae:	461a      	mov	r2, r3
 8009bb0:	4b19      	ldr	r3, [pc, #100]	@ (8009c18 <FATFS_LinkDriverEx+0x90>)
 8009bb2:	2100      	movs	r1, #0
 8009bb4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 8009bb6:	4b18      	ldr	r3, [pc, #96]	@ (8009c18 <FATFS_LinkDriverEx+0x90>)
 8009bb8:	7a5b      	ldrb	r3, [r3, #9]
 8009bba:	b2db      	uxtb	r3, r3
 8009bbc:	4a16      	ldr	r2, [pc, #88]	@ (8009c18 <FATFS_LinkDriverEx+0x90>)
 8009bbe:	009b      	lsls	r3, r3, #2
 8009bc0:	4413      	add	r3, r2
 8009bc2:	68fa      	ldr	r2, [r7, #12]
 8009bc4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 8009bc6:	4b14      	ldr	r3, [pc, #80]	@ (8009c18 <FATFS_LinkDriverEx+0x90>)
 8009bc8:	7a5b      	ldrb	r3, [r3, #9]
 8009bca:	b2db      	uxtb	r3, r3
 8009bcc:	461a      	mov	r2, r3
 8009bce:	4b12      	ldr	r3, [pc, #72]	@ (8009c18 <FATFS_LinkDriverEx+0x90>)
 8009bd0:	4413      	add	r3, r2
 8009bd2:	79fa      	ldrb	r2, [r7, #7]
 8009bd4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8009bd6:	4b10      	ldr	r3, [pc, #64]	@ (8009c18 <FATFS_LinkDriverEx+0x90>)
 8009bd8:	7a5b      	ldrb	r3, [r3, #9]
 8009bda:	b2db      	uxtb	r3, r3
 8009bdc:	1c5a      	adds	r2, r3, #1
 8009bde:	b2d1      	uxtb	r1, r2
 8009be0:	4a0d      	ldr	r2, [pc, #52]	@ (8009c18 <FATFS_LinkDriverEx+0x90>)
 8009be2:	7251      	strb	r1, [r2, #9]
 8009be4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8009be6:	7dbb      	ldrb	r3, [r7, #22]
 8009be8:	3330      	adds	r3, #48	@ 0x30
 8009bea:	b2da      	uxtb	r2, r3
 8009bec:	68bb      	ldr	r3, [r7, #8]
 8009bee:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009bf0:	68bb      	ldr	r3, [r7, #8]
 8009bf2:	3301      	adds	r3, #1
 8009bf4:	223a      	movs	r2, #58	@ 0x3a
 8009bf6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8009bf8:	68bb      	ldr	r3, [r7, #8]
 8009bfa:	3302      	adds	r3, #2
 8009bfc:	222f      	movs	r2, #47	@ 0x2f
 8009bfe:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009c00:	68bb      	ldr	r3, [r7, #8]
 8009c02:	3303      	adds	r3, #3
 8009c04:	2200      	movs	r2, #0
 8009c06:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009c08:	2300      	movs	r3, #0
 8009c0a:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 8009c0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c0e:	4618      	mov	r0, r3
 8009c10:	371c      	adds	r7, #28
 8009c12:	46bd      	mov	sp, r7
 8009c14:	bc80      	pop	{r7}
 8009c16:	4770      	bx	lr
 8009c18:	200008c8 	.word	0x200008c8

08009c1c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8009c1c:	b580      	push	{r7, lr}
 8009c1e:	b082      	sub	sp, #8
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	6078      	str	r0, [r7, #4]
 8009c24:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8009c26:	2200      	movs	r2, #0
 8009c28:	6839      	ldr	r1, [r7, #0]
 8009c2a:	6878      	ldr	r0, [r7, #4]
 8009c2c:	f7ff ffac 	bl	8009b88 <FATFS_LinkDriverEx>
 8009c30:	4603      	mov	r3, r0
}
 8009c32:	4618      	mov	r0, r3
 8009c34:	3708      	adds	r7, #8
 8009c36:	46bd      	mov	sp, r7
 8009c38:	bd80      	pop	{r7, pc}

08009c3a <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8009c3a:	b480      	push	{r7}
 8009c3c:	b085      	sub	sp, #20
 8009c3e:	af00      	add	r7, sp, #0
 8009c40:	4603      	mov	r3, r0
 8009c42:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8009c44:	2300      	movs	r3, #0
 8009c46:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8009c48:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009c4c:	2b84      	cmp	r3, #132	@ 0x84
 8009c4e:	d005      	beq.n	8009c5c <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8009c50:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	4413      	add	r3, r2
 8009c58:	3303      	adds	r3, #3
 8009c5a:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8009c5c:	68fb      	ldr	r3, [r7, #12]
}
 8009c5e:	4618      	mov	r0, r3
 8009c60:	3714      	adds	r7, #20
 8009c62:	46bd      	mov	sp, r7
 8009c64:	bc80      	pop	{r7}
 8009c66:	4770      	bx	lr

08009c68 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8009c68:	b480      	push	{r7}
 8009c6a:	b083      	sub	sp, #12
 8009c6c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009c6e:	f3ef 8305 	mrs	r3, IPSR
 8009c72:	607b      	str	r3, [r7, #4]
  return(result);
 8009c74:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	bf14      	ite	ne
 8009c7a:	2301      	movne	r3, #1
 8009c7c:	2300      	moveq	r3, #0
 8009c7e:	b2db      	uxtb	r3, r3
}
 8009c80:	4618      	mov	r0, r3
 8009c82:	370c      	adds	r7, #12
 8009c84:	46bd      	mov	sp, r7
 8009c86:	bc80      	pop	{r7}
 8009c88:	4770      	bx	lr

08009c8a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8009c8a:	b580      	push	{r7, lr}
 8009c8c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8009c8e:	f001 faad 	bl	800b1ec <vTaskStartScheduler>
  
  return osOK;
 8009c92:	2300      	movs	r3, #0
}
 8009c94:	4618      	mov	r0, r3
 8009c96:	bd80      	pop	{r7, pc}

08009c98 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8009c98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c9a:	b089      	sub	sp, #36	@ 0x24
 8009c9c:	af04      	add	r7, sp, #16
 8009c9e:	6078      	str	r0, [r7, #4]
 8009ca0:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	695b      	ldr	r3, [r3, #20]
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d020      	beq.n	8009cec <osThreadCreate+0x54>
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	699b      	ldr	r3, [r3, #24]
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d01c      	beq.n	8009cec <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	685c      	ldr	r4, [r3, #4]
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	691e      	ldr	r6, [r3, #16]
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009cc4:	4618      	mov	r0, r3
 8009cc6:	f7ff ffb8 	bl	8009c3a <makeFreeRtosPriority>
 8009cca:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	695b      	ldr	r3, [r3, #20]
 8009cd0:	687a      	ldr	r2, [r7, #4]
 8009cd2:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009cd4:	9202      	str	r2, [sp, #8]
 8009cd6:	9301      	str	r3, [sp, #4]
 8009cd8:	9100      	str	r1, [sp, #0]
 8009cda:	683b      	ldr	r3, [r7, #0]
 8009cdc:	4632      	mov	r2, r6
 8009cde:	4629      	mov	r1, r5
 8009ce0:	4620      	mov	r0, r4
 8009ce2:	f001 f8a7 	bl	800ae34 <xTaskCreateStatic>
 8009ce6:	4603      	mov	r3, r0
 8009ce8:	60fb      	str	r3, [r7, #12]
 8009cea:	e01c      	b.n	8009d26 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	685c      	ldr	r4, [r3, #4]
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009cf8:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009d00:	4618      	mov	r0, r3
 8009d02:	f7ff ff9a 	bl	8009c3a <makeFreeRtosPriority>
 8009d06:	4602      	mov	r2, r0
 8009d08:	f107 030c 	add.w	r3, r7, #12
 8009d0c:	9301      	str	r3, [sp, #4]
 8009d0e:	9200      	str	r2, [sp, #0]
 8009d10:	683b      	ldr	r3, [r7, #0]
 8009d12:	4632      	mov	r2, r6
 8009d14:	4629      	mov	r1, r5
 8009d16:	4620      	mov	r0, r4
 8009d18:	f001 f8eb 	bl	800aef2 <xTaskCreate>
 8009d1c:	4603      	mov	r3, r0
 8009d1e:	2b01      	cmp	r3, #1
 8009d20:	d001      	beq.n	8009d26 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8009d22:	2300      	movs	r3, #0
 8009d24:	e000      	b.n	8009d28 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8009d26:	68fb      	ldr	r3, [r7, #12]
}
 8009d28:	4618      	mov	r0, r3
 8009d2a:	3714      	adds	r7, #20
 8009d2c:	46bd      	mov	sp, r7
 8009d2e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009d30 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8009d30:	b580      	push	{r7, lr}
 8009d32:	b084      	sub	sp, #16
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d001      	beq.n	8009d46 <osDelay+0x16>
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	e000      	b.n	8009d48 <osDelay+0x18>
 8009d46:	2301      	movs	r3, #1
 8009d48:	4618      	mov	r0, r3
 8009d4a:	f001 fa19 	bl	800b180 <vTaskDelay>
  
  return osOK;
 8009d4e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8009d50:	4618      	mov	r0, r3
 8009d52:	3710      	adds	r7, #16
 8009d54:	46bd      	mov	sp, r7
 8009d56:	bd80      	pop	{r7, pc}

08009d58 <osSignalSet>:
* @param  signals       specifies the signal flags of the thread that should be set.
* @retval previous signal flags of the specified thread or 0x80000000 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSignalSet shall be consistent in every CMSIS-RTOS.
*/
int32_t osSignalSet (osThreadId thread_id, int32_t signal)
{
 8009d58:	b580      	push	{r7, lr}
 8009d5a:	b086      	sub	sp, #24
 8009d5c:	af02      	add	r7, sp, #8
 8009d5e:	6078      	str	r0, [r7, #4]
 8009d60:	6039      	str	r1, [r7, #0]
#if( configUSE_TASK_NOTIFICATIONS == 1 )	
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8009d62:	2300      	movs	r3, #0
 8009d64:	60fb      	str	r3, [r7, #12]
  uint32_t ulPreviousNotificationValue = 0;
 8009d66:	2300      	movs	r3, #0
 8009d68:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode())
 8009d6a:	f7ff ff7d 	bl	8009c68 <inHandlerMode>
 8009d6e:	4603      	mov	r3, r0
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d01c      	beq.n	8009dae <osSignalSet+0x56>
  {
    if(xTaskGenericNotifyFromISR( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue, &xHigherPriorityTaskWoken ) != pdPASS )
 8009d74:	6839      	ldr	r1, [r7, #0]
 8009d76:	f107 0208 	add.w	r2, r7, #8
 8009d7a:	f107 030c 	add.w	r3, r7, #12
 8009d7e:	9300      	str	r3, [sp, #0]
 8009d80:	4613      	mov	r3, r2
 8009d82:	2201      	movs	r2, #1
 8009d84:	6878      	ldr	r0, [r7, #4]
 8009d86:	f002 f809 	bl	800bd9c <xTaskGenericNotifyFromISR>
 8009d8a:	4603      	mov	r3, r0
 8009d8c:	2b01      	cmp	r3, #1
 8009d8e:	d002      	beq.n	8009d96 <osSignalSet+0x3e>
      return 0x80000000;
 8009d90:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009d94:	e019      	b.n	8009dca <osSignalSet+0x72>
    
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d015      	beq.n	8009dc8 <osSignalSet+0x70>
 8009d9c:	4b0d      	ldr	r3, [pc, #52]	@ (8009dd4 <osSignalSet+0x7c>)
 8009d9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009da2:	601a      	str	r2, [r3, #0]
 8009da4:	f3bf 8f4f 	dsb	sy
 8009da8:	f3bf 8f6f 	isb	sy
 8009dac:	e00c      	b.n	8009dc8 <osSignalSet+0x70>
  }  
  else if(xTaskGenericNotify( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue) != pdPASS )
 8009dae:	6839      	ldr	r1, [r7, #0]
 8009db0:	f107 0308 	add.w	r3, r7, #8
 8009db4:	2201      	movs	r2, #1
 8009db6:	6878      	ldr	r0, [r7, #4]
 8009db8:	f001 ff44 	bl	800bc44 <xTaskGenericNotify>
 8009dbc:	4603      	mov	r3, r0
 8009dbe:	2b01      	cmp	r3, #1
 8009dc0:	d002      	beq.n	8009dc8 <osSignalSet+0x70>
    return 0x80000000;
 8009dc2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009dc6:	e000      	b.n	8009dca <osSignalSet+0x72>
  
  return ulPreviousNotificationValue;
 8009dc8:	68bb      	ldr	r3, [r7, #8]
  (void) thread_id;
  (void) signal;

  return 0x80000000; /* Task Notification not supported */ 	
#endif
}
 8009dca:	4618      	mov	r0, r3
 8009dcc:	3710      	adds	r7, #16
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	bd80      	pop	{r7, pc}
 8009dd2:	bf00      	nop
 8009dd4:	e000ed04 	.word	0xe000ed04

08009dd8 <osSignalWait>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval  event flag information or error code.
* @note   MUST REMAIN UNCHANGED: \b osSignalWait shall be consistent in every CMSIS-RTOS.
*/
osEvent osSignalWait (int32_t signals, uint32_t millisec)
{
 8009dd8:	b590      	push	{r4, r7, lr}
 8009dda:	b089      	sub	sp, #36	@ 0x24
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	60f8      	str	r0, [r7, #12]
 8009de0:	60b9      	str	r1, [r7, #8]
 8009de2:	607a      	str	r2, [r7, #4]

#if( configUSE_TASK_NOTIFICATIONS == 1 )
	
  TickType_t ticks;

  ret.value.signals = 0;  
 8009de4:	2300      	movs	r3, #0
 8009de6:	617b      	str	r3, [r7, #20]
  ticks = 0;
 8009de8:	2300      	movs	r3, #0
 8009dea:	61fb      	str	r3, [r7, #28]
  if (millisec == osWaitForever) {
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009df2:	d103      	bne.n	8009dfc <osSignalWait+0x24>
    ticks = portMAX_DELAY;
 8009df4:	f04f 33ff 	mov.w	r3, #4294967295
 8009df8:	61fb      	str	r3, [r7, #28]
 8009dfa:	e009      	b.n	8009e10 <osSignalWait+0x38>
  }
  else if (millisec != 0) {
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d006      	beq.n	8009e10 <osSignalWait+0x38>
    ticks = millisec / portTICK_PERIOD_MS;
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	61fb      	str	r3, [r7, #28]
    if (ticks == 0) {
 8009e06:	69fb      	ldr	r3, [r7, #28]
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d101      	bne.n	8009e10 <osSignalWait+0x38>
      ticks = 1;
 8009e0c:	2301      	movs	r3, #1
 8009e0e:	61fb      	str	r3, [r7, #28]
    }
  }  
  
  if (inHandlerMode())
 8009e10:	f7ff ff2a 	bl	8009c68 <inHandlerMode>
 8009e14:	4603      	mov	r3, r0
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d002      	beq.n	8009e20 <osSignalWait+0x48>
  {
    ret.status = osErrorISR;  /*Not allowed in ISR*/
 8009e1a:	2382      	movs	r3, #130	@ 0x82
 8009e1c:	613b      	str	r3, [r7, #16]
 8009e1e:	e01b      	b.n	8009e58 <osSignalWait+0x80>
  }
  else
  {
    if(xTaskNotifyWait( 0,(uint32_t) signals, (uint32_t *)&ret.value.signals, ticks) != pdTRUE)
 8009e20:	68b9      	ldr	r1, [r7, #8]
 8009e22:	f107 0310 	add.w	r3, r7, #16
 8009e26:	1d1a      	adds	r2, r3, #4
 8009e28:	69fb      	ldr	r3, [r7, #28]
 8009e2a:	2000      	movs	r0, #0
 8009e2c:	f001 feaa 	bl	800bb84 <xTaskNotifyWait>
 8009e30:	4603      	mov	r3, r0
 8009e32:	2b01      	cmp	r3, #1
 8009e34:	d008      	beq.n	8009e48 <osSignalWait+0x70>
    {
      if(ticks == 0)  ret.status = osOK;
 8009e36:	69fb      	ldr	r3, [r7, #28]
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d102      	bne.n	8009e42 <osSignalWait+0x6a>
 8009e3c:	2300      	movs	r3, #0
 8009e3e:	613b      	str	r3, [r7, #16]
 8009e40:	e00a      	b.n	8009e58 <osSignalWait+0x80>
      else  ret.status = osEventTimeout;
 8009e42:	2340      	movs	r3, #64	@ 0x40
 8009e44:	613b      	str	r3, [r7, #16]
 8009e46:	e007      	b.n	8009e58 <osSignalWait+0x80>
    }
    else if(ret.value.signals < 0)
 8009e48:	697b      	ldr	r3, [r7, #20]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	da02      	bge.n	8009e54 <osSignalWait+0x7c>
    {
      ret.status =  osErrorValue;     
 8009e4e:	2386      	movs	r3, #134	@ 0x86
 8009e50:	613b      	str	r3, [r7, #16]
 8009e52:	e001      	b.n	8009e58 <osSignalWait+0x80>
    }
    else  ret.status =  osEventSignal;
 8009e54:	2308      	movs	r3, #8
 8009e56:	613b      	str	r3, [r7, #16]
  (void) millisec;
	
  ret.status =  osErrorOS;	/* Task Notification not supported */
#endif
  
  return ret;
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	461c      	mov	r4, r3
 8009e5c:	f107 0310 	add.w	r3, r7, #16
 8009e60:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009e64:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8009e68:	68f8      	ldr	r0, [r7, #12]
 8009e6a:	3724      	adds	r7, #36	@ 0x24
 8009e6c:	46bd      	mov	sp, r7
 8009e6e:	bd90      	pop	{r4, r7, pc}

08009e70 <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b086      	sub	sp, #24
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	6078      	str	r0, [r7, #4]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	685b      	ldr	r3, [r3, #4]
 8009e7c:	3303      	adds	r3, #3
 8009e7e:	f023 0303 	bic.w	r3, r3, #3
 8009e82:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 8009e84:	2014      	movs	r0, #20
 8009e86:	f002 fab3 	bl	800c3f0 <pvPortMalloc>
 8009e8a:	6178      	str	r0, [r7, #20]

  
  if (thePool) {
 8009e8c:	697b      	ldr	r3, [r7, #20]
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d046      	beq.n	8009f20 <osPoolCreate+0xb0>
    thePool->pool_sz = pool_def->pool_sz;
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681a      	ldr	r2, [r3, #0]
 8009e96:	697b      	ldr	r3, [r7, #20]
 8009e98:	609a      	str	r2, [r3, #8]
    thePool->item_sz = itemSize;
 8009e9a:	68fa      	ldr	r2, [r7, #12]
 8009e9c:	697b      	ldr	r3, [r7, #20]
 8009e9e:	60da      	str	r2, [r3, #12]
    thePool->currentIndex = 0;
 8009ea0:	697b      	ldr	r3, [r7, #20]
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	611a      	str	r2, [r3, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	4618      	mov	r0, r3
 8009eac:	f002 faa0 	bl	800c3f0 <pvPortMalloc>
 8009eb0:	4602      	mov	r2, r0
 8009eb2:	697b      	ldr	r3, [r7, #20]
 8009eb4:	605a      	str	r2, [r3, #4]
   
    if (thePool->markers) {
 8009eb6:	697b      	ldr	r3, [r7, #20]
 8009eb8:	685b      	ldr	r3, [r3, #4]
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d02b      	beq.n	8009f16 <osPoolCreate+0xa6>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	68fa      	ldr	r2, [r7, #12]
 8009ec4:	fb02 f303 	mul.w	r3, r2, r3
 8009ec8:	4618      	mov	r0, r3
 8009eca:	f002 fa91 	bl	800c3f0 <pvPortMalloc>
 8009ece:	4602      	mov	r2, r0
 8009ed0:	697b      	ldr	r3, [r7, #20]
 8009ed2:	601a      	str	r2, [r3, #0]
      
      if (thePool->pool) {
 8009ed4:	697b      	ldr	r3, [r7, #20]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d011      	beq.n	8009f00 <osPoolCreate+0x90>
        for (i = 0; i < pool_def->pool_sz; i++) {
 8009edc:	2300      	movs	r3, #0
 8009ede:	613b      	str	r3, [r7, #16]
 8009ee0:	e008      	b.n	8009ef4 <osPoolCreate+0x84>
          thePool->markers[i] = 0;
 8009ee2:	697b      	ldr	r3, [r7, #20]
 8009ee4:	685a      	ldr	r2, [r3, #4]
 8009ee6:	693b      	ldr	r3, [r7, #16]
 8009ee8:	4413      	add	r3, r2
 8009eea:	2200      	movs	r2, #0
 8009eec:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < pool_def->pool_sz; i++) {
 8009eee:	693b      	ldr	r3, [r7, #16]
 8009ef0:	3301      	adds	r3, #1
 8009ef2:	613b      	str	r3, [r7, #16]
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	693a      	ldr	r2, [r7, #16]
 8009efa:	429a      	cmp	r2, r3
 8009efc:	d3f1      	bcc.n	8009ee2 <osPoolCreate+0x72>
 8009efe:	e00f      	b.n	8009f20 <osPoolCreate+0xb0>
        }
      }
      else {
        vPortFree(thePool->markers);
 8009f00:	697b      	ldr	r3, [r7, #20]
 8009f02:	685b      	ldr	r3, [r3, #4]
 8009f04:	4618      	mov	r0, r3
 8009f06:	f002 fb3b 	bl	800c580 <vPortFree>
        vPortFree(thePool);
 8009f0a:	6978      	ldr	r0, [r7, #20]
 8009f0c:	f002 fb38 	bl	800c580 <vPortFree>
        thePool = NULL;
 8009f10:	2300      	movs	r3, #0
 8009f12:	617b      	str	r3, [r7, #20]
 8009f14:	e004      	b.n	8009f20 <osPoolCreate+0xb0>
      }
    }
    else {
      vPortFree(thePool);
 8009f16:	6978      	ldr	r0, [r7, #20]
 8009f18:	f002 fb32 	bl	800c580 <vPortFree>
      thePool = NULL;
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	617b      	str	r3, [r7, #20]
    }
  }

  return thePool;
 8009f20:	697b      	ldr	r3, [r7, #20]
 
#else
  return NULL;
#endif
}
 8009f22:	4618      	mov	r0, r3
 8009f24:	3718      	adds	r7, #24
 8009f26:	46bd      	mov	sp, r7
 8009f28:	bd80      	pop	{r7, pc}

08009f2a <osPoolAlloc>:
* @param pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
* @retval  address of the allocated memory block or NULL in case of no memory available.
* @note   MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osPoolAlloc (osPoolId pool_id)
{
 8009f2a:	b580      	push	{r7, lr}
 8009f2c:	b08a      	sub	sp, #40	@ 0x28
 8009f2e:	af00      	add	r7, sp, #0
 8009f30:	6078      	str	r0, [r7, #4]
  int dummy = 0;
 8009f32:	2300      	movs	r3, #0
 8009f34:	627b      	str	r3, [r7, #36]	@ 0x24
  void *p = NULL;
 8009f36:	2300      	movs	r3, #0
 8009f38:	623b      	str	r3, [r7, #32]
  uint32_t i;
  uint32_t index;
  
  if (inHandlerMode()) {
 8009f3a:	f7ff fe95 	bl	8009c68 <inHandlerMode>
 8009f3e:	4603      	mov	r3, r0
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d00e      	beq.n	8009f62 <osPoolAlloc+0x38>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009f44:	f3ef 8211 	mrs	r2, BASEPRI
 8009f48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f4c:	f383 8811 	msr	BASEPRI, r3
 8009f50:	f3bf 8f6f 	isb	sy
 8009f54:	f3bf 8f4f 	dsb	sy
 8009f58:	617a      	str	r2, [r7, #20]
 8009f5a:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009f5c:	697b      	ldr	r3, [r7, #20]
    dummy = portSET_INTERRUPT_MASK_FROM_ISR();
 8009f5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009f60:	e001      	b.n	8009f66 <osPoolAlloc+0x3c>
  }
  else {
    vPortEnterCritical();
 8009f62:	f002 f943 	bl	800c1ec <vPortEnterCritical>
  }
  
  for (i = 0; i < pool_id->pool_sz; i++) {
 8009f66:	2300      	movs	r3, #0
 8009f68:	61fb      	str	r3, [r7, #28]
 8009f6a:	e029      	b.n	8009fc0 <osPoolAlloc+0x96>
    index = (pool_id->currentIndex + i) % pool_id->pool_sz;
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	691a      	ldr	r2, [r3, #16]
 8009f70:	69fb      	ldr	r3, [r7, #28]
 8009f72:	4413      	add	r3, r2
 8009f74:	687a      	ldr	r2, [r7, #4]
 8009f76:	6892      	ldr	r2, [r2, #8]
 8009f78:	fbb3 f1f2 	udiv	r1, r3, r2
 8009f7c:	fb01 f202 	mul.w	r2, r1, r2
 8009f80:	1a9b      	subs	r3, r3, r2
 8009f82:	61bb      	str	r3, [r7, #24]
    
    if (pool_id->markers[index] == 0) {
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	685a      	ldr	r2, [r3, #4]
 8009f88:	69bb      	ldr	r3, [r7, #24]
 8009f8a:	4413      	add	r3, r2
 8009f8c:	781b      	ldrb	r3, [r3, #0]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d113      	bne.n	8009fba <osPoolAlloc+0x90>
      pool_id->markers[index] = 1;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	685a      	ldr	r2, [r3, #4]
 8009f96:	69bb      	ldr	r3, [r7, #24]
 8009f98:	4413      	add	r3, r2
 8009f9a:	2201      	movs	r2, #1
 8009f9c:	701a      	strb	r2, [r3, #0]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	4619      	mov	r1, r3
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	68db      	ldr	r3, [r3, #12]
 8009fa8:	69ba      	ldr	r2, [r7, #24]
 8009faa:	fb02 f303 	mul.w	r3, r2, r3
 8009fae:	440b      	add	r3, r1
 8009fb0:	623b      	str	r3, [r7, #32]
      pool_id->currentIndex = index;
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	69ba      	ldr	r2, [r7, #24]
 8009fb6:	611a      	str	r2, [r3, #16]
      break;
 8009fb8:	e007      	b.n	8009fca <osPoolAlloc+0xa0>
  for (i = 0; i < pool_id->pool_sz; i++) {
 8009fba:	69fb      	ldr	r3, [r7, #28]
 8009fbc:	3301      	adds	r3, #1
 8009fbe:	61fb      	str	r3, [r7, #28]
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	689b      	ldr	r3, [r3, #8]
 8009fc4:	69fa      	ldr	r2, [r7, #28]
 8009fc6:	429a      	cmp	r2, r3
 8009fc8:	d3d0      	bcc.n	8009f6c <osPoolAlloc+0x42>
    }
  }
  
  if (inHandlerMode()) {
 8009fca:	f7ff fe4d 	bl	8009c68 <inHandlerMode>
 8009fce:	4603      	mov	r3, r0
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d005      	beq.n	8009fe0 <osPoolAlloc+0xb6>
    portCLEAR_INTERRUPT_MASK_FROM_ISR(dummy);
 8009fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fd6:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009fde:	e001      	b.n	8009fe4 <osPoolAlloc+0xba>
  }
  else {
    vPortExitCritical();
 8009fe0:	f002 f934 	bl	800c24c <vPortExitCritical>
  }
  
  return p;
 8009fe4:	6a3b      	ldr	r3, [r7, #32]
}
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	3728      	adds	r7, #40	@ 0x28
 8009fea:	46bd      	mov	sp, r7
 8009fec:	bd80      	pop	{r7, pc}

08009fee <osPoolFree>:
* @param  block         address of the allocated memory block that is returned to the memory pool.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
 8009fee:	b480      	push	{r7}
 8009ff0:	b085      	sub	sp, #20
 8009ff2:	af00      	add	r7, sp, #0
 8009ff4:	6078      	str	r0, [r7, #4]
 8009ff6:	6039      	str	r1, [r7, #0]
  uint32_t index;
  
  if (pool_id == NULL) {
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d101      	bne.n	800a002 <osPoolFree+0x14>
    return osErrorParameter;
 8009ffe:	2380      	movs	r3, #128	@ 0x80
 800a000:	e030      	b.n	800a064 <osPoolFree+0x76>
  }
  
  if (block == NULL) {
 800a002:	683b      	ldr	r3, [r7, #0]
 800a004:	2b00      	cmp	r3, #0
 800a006:	d101      	bne.n	800a00c <osPoolFree+0x1e>
    return osErrorParameter;
 800a008:	2380      	movs	r3, #128	@ 0x80
 800a00a:	e02b      	b.n	800a064 <osPoolFree+0x76>
  }
  
  if (block < pool_id->pool) {
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	683a      	ldr	r2, [r7, #0]
 800a012:	429a      	cmp	r2, r3
 800a014:	d201      	bcs.n	800a01a <osPoolFree+0x2c>
    return osErrorParameter;
 800a016:	2380      	movs	r3, #128	@ 0x80
 800a018:	e024      	b.n	800a064 <osPoolFree+0x76>
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 800a01a:	683b      	ldr	r3, [r7, #0]
 800a01c:	687a      	ldr	r2, [r7, #4]
 800a01e:	6812      	ldr	r2, [r2, #0]
 800a020:	1a9b      	subs	r3, r3, r2
 800a022:	60fb      	str	r3, [r7, #12]
  if (index % pool_id->item_sz) {
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	68da      	ldr	r2, [r3, #12]
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	fbb3 f1f2 	udiv	r1, r3, r2
 800a02e:	fb01 f202 	mul.w	r2, r1, r2
 800a032:	1a9b      	subs	r3, r3, r2
 800a034:	2b00      	cmp	r3, #0
 800a036:	d001      	beq.n	800a03c <osPoolFree+0x4e>
    return osErrorParameter;
 800a038:	2380      	movs	r3, #128	@ 0x80
 800a03a:	e013      	b.n	800a064 <osPoolFree+0x76>
  }
  index = index / pool_id->item_sz;
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	68db      	ldr	r3, [r3, #12]
 800a040:	68fa      	ldr	r2, [r7, #12]
 800a042:	fbb2 f3f3 	udiv	r3, r2, r3
 800a046:	60fb      	str	r3, [r7, #12]
  if (index >= pool_id->pool_sz) {
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	689b      	ldr	r3, [r3, #8]
 800a04c:	68fa      	ldr	r2, [r7, #12]
 800a04e:	429a      	cmp	r2, r3
 800a050:	d301      	bcc.n	800a056 <osPoolFree+0x68>
    return osErrorParameter;
 800a052:	2380      	movs	r3, #128	@ 0x80
 800a054:	e006      	b.n	800a064 <osPoolFree+0x76>
  }
  
  pool_id->markers[index] = 0;
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	685a      	ldr	r2, [r3, #4]
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	4413      	add	r3, r2
 800a05e:	2200      	movs	r2, #0
 800a060:	701a      	strb	r2, [r3, #0]
  
  return osOK;
 800a062:	2300      	movs	r3, #0
}
 800a064:	4618      	mov	r0, r3
 800a066:	3714      	adds	r7, #20
 800a068:	46bd      	mov	sp, r7
 800a06a:	bc80      	pop	{r7}
 800a06c:	4770      	bx	lr

0800a06e <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800a06e:	b590      	push	{r4, r7, lr}
 800a070:	b085      	sub	sp, #20
 800a072:	af02      	add	r7, sp, #8
 800a074:	6078      	str	r0, [r7, #4]
 800a076:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	689b      	ldr	r3, [r3, #8]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d011      	beq.n	800a0a4 <osMessageCreate+0x36>
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	68db      	ldr	r3, [r3, #12]
 800a084:	2b00      	cmp	r3, #0
 800a086:	d00d      	beq.n	800a0a4 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	6818      	ldr	r0, [r3, #0]
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	6859      	ldr	r1, [r3, #4]
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	689a      	ldr	r2, [r3, #8]
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	68db      	ldr	r3, [r3, #12]
 800a098:	2400      	movs	r4, #0
 800a09a:	9400      	str	r4, [sp, #0]
 800a09c:	f000 f9de 	bl	800a45c <xQueueGenericCreateStatic>
 800a0a0:	4603      	mov	r3, r0
 800a0a2:	e008      	b.n	800a0b6 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	6818      	ldr	r0, [r3, #0]
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	685b      	ldr	r3, [r3, #4]
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	4619      	mov	r1, r3
 800a0b0:	f000 fa50 	bl	800a554 <xQueueGenericCreate>
 800a0b4:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800a0b6:	4618      	mov	r0, r3
 800a0b8:	370c      	adds	r7, #12
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	bd90      	pop	{r4, r7, pc}
	...

0800a0c0 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	b086      	sub	sp, #24
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	60f8      	str	r0, [r7, #12]
 800a0c8:	60b9      	str	r1, [r7, #8]
 800a0ca:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800a0cc:	2300      	movs	r3, #0
 800a0ce:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800a0d4:	697b      	ldr	r3, [r7, #20]
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d101      	bne.n	800a0de <osMessagePut+0x1e>
    ticks = 1;
 800a0da:	2301      	movs	r3, #1
 800a0dc:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800a0de:	f7ff fdc3 	bl	8009c68 <inHandlerMode>
 800a0e2:	4603      	mov	r3, r0
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d018      	beq.n	800a11a <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800a0e8:	f107 0210 	add.w	r2, r7, #16
 800a0ec:	f107 0108 	add.w	r1, r7, #8
 800a0f0:	2300      	movs	r3, #0
 800a0f2:	68f8      	ldr	r0, [r7, #12]
 800a0f4:	f000 fb8e 	bl	800a814 <xQueueGenericSendFromISR>
 800a0f8:	4603      	mov	r3, r0
 800a0fa:	2b01      	cmp	r3, #1
 800a0fc:	d001      	beq.n	800a102 <osMessagePut+0x42>
      return osErrorOS;
 800a0fe:	23ff      	movs	r3, #255	@ 0xff
 800a100:	e018      	b.n	800a134 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a102:	693b      	ldr	r3, [r7, #16]
 800a104:	2b00      	cmp	r3, #0
 800a106:	d014      	beq.n	800a132 <osMessagePut+0x72>
 800a108:	4b0c      	ldr	r3, [pc, #48]	@ (800a13c <osMessagePut+0x7c>)
 800a10a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a10e:	601a      	str	r2, [r3, #0]
 800a110:	f3bf 8f4f 	dsb	sy
 800a114:	f3bf 8f6f 	isb	sy
 800a118:	e00b      	b.n	800a132 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800a11a:	f107 0108 	add.w	r1, r7, #8
 800a11e:	2300      	movs	r3, #0
 800a120:	697a      	ldr	r2, [r7, #20]
 800a122:	68f8      	ldr	r0, [r7, #12]
 800a124:	f000 fa74 	bl	800a610 <xQueueGenericSend>
 800a128:	4603      	mov	r3, r0
 800a12a:	2b01      	cmp	r3, #1
 800a12c:	d001      	beq.n	800a132 <osMessagePut+0x72>
      return osErrorOS;
 800a12e:	23ff      	movs	r3, #255	@ 0xff
 800a130:	e000      	b.n	800a134 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800a132:	2300      	movs	r3, #0
}
 800a134:	4618      	mov	r0, r3
 800a136:	3718      	adds	r7, #24
 800a138:	46bd      	mov	sp, r7
 800a13a:	bd80      	pop	{r7, pc}
 800a13c:	e000ed04 	.word	0xe000ed04

0800a140 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800a140:	b590      	push	{r4, r7, lr}
 800a142:	b08b      	sub	sp, #44	@ 0x2c
 800a144:	af00      	add	r7, sp, #0
 800a146:	60f8      	str	r0, [r7, #12]
 800a148:	60b9      	str	r1, [r7, #8]
 800a14a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800a14c:	68bb      	ldr	r3, [r7, #8]
 800a14e:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800a150:	2300      	movs	r3, #0
 800a152:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800a154:	68bb      	ldr	r3, [r7, #8]
 800a156:	2b00      	cmp	r3, #0
 800a158:	d10a      	bne.n	800a170 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800a15a:	2380      	movs	r3, #128	@ 0x80
 800a15c:	617b      	str	r3, [r7, #20]
    return event;
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	461c      	mov	r4, r3
 800a162:	f107 0314 	add.w	r3, r7, #20
 800a166:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a16a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a16e:	e054      	b.n	800a21a <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800a170:	2300      	movs	r3, #0
 800a172:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800a174:	2300      	movs	r3, #0
 800a176:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a17e:	d103      	bne.n	800a188 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800a180:	f04f 33ff 	mov.w	r3, #4294967295
 800a184:	627b      	str	r3, [r7, #36]	@ 0x24
 800a186:	e009      	b.n	800a19c <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d006      	beq.n	800a19c <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800a192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a194:	2b00      	cmp	r3, #0
 800a196:	d101      	bne.n	800a19c <osMessageGet+0x5c>
      ticks = 1;
 800a198:	2301      	movs	r3, #1
 800a19a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 800a19c:	f7ff fd64 	bl	8009c68 <inHandlerMode>
 800a1a0:	4603      	mov	r3, r0
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d01c      	beq.n	800a1e0 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800a1a6:	f107 0220 	add.w	r2, r7, #32
 800a1aa:	f107 0314 	add.w	r3, r7, #20
 800a1ae:	3304      	adds	r3, #4
 800a1b0:	4619      	mov	r1, r3
 800a1b2:	68b8      	ldr	r0, [r7, #8]
 800a1b4:	f000 fcac 	bl	800ab10 <xQueueReceiveFromISR>
 800a1b8:	4603      	mov	r3, r0
 800a1ba:	2b01      	cmp	r3, #1
 800a1bc:	d102      	bne.n	800a1c4 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800a1be:	2310      	movs	r3, #16
 800a1c0:	617b      	str	r3, [r7, #20]
 800a1c2:	e001      	b.n	800a1c8 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a1c8:	6a3b      	ldr	r3, [r7, #32]
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d01d      	beq.n	800a20a <osMessageGet+0xca>
 800a1ce:	4b15      	ldr	r3, [pc, #84]	@ (800a224 <osMessageGet+0xe4>)
 800a1d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a1d4:	601a      	str	r2, [r3, #0]
 800a1d6:	f3bf 8f4f 	dsb	sy
 800a1da:	f3bf 8f6f 	isb	sy
 800a1de:	e014      	b.n	800a20a <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800a1e0:	f107 0314 	add.w	r3, r7, #20
 800a1e4:	3304      	adds	r3, #4
 800a1e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a1e8:	4619      	mov	r1, r3
 800a1ea:	68b8      	ldr	r0, [r7, #8]
 800a1ec:	f000 fbae 	bl	800a94c <xQueueReceive>
 800a1f0:	4603      	mov	r3, r0
 800a1f2:	2b01      	cmp	r3, #1
 800a1f4:	d102      	bne.n	800a1fc <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800a1f6:	2310      	movs	r3, #16
 800a1f8:	617b      	str	r3, [r7, #20]
 800a1fa:	e006      	b.n	800a20a <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800a1fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d101      	bne.n	800a206 <osMessageGet+0xc6>
 800a202:	2300      	movs	r3, #0
 800a204:	e000      	b.n	800a208 <osMessageGet+0xc8>
 800a206:	2340      	movs	r3, #64	@ 0x40
 800a208:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	461c      	mov	r4, r3
 800a20e:	f107 0314 	add.w	r3, r7, #20
 800a212:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a216:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800a21a:	68f8      	ldr	r0, [r7, #12]
 800a21c:	372c      	adds	r7, #44	@ 0x2c
 800a21e:	46bd      	mov	sp, r7
 800a220:	bd90      	pop	{r4, r7, pc}
 800a222:	bf00      	nop
 800a224:	e000ed04 	.word	0xe000ed04

0800a228 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a228:	b480      	push	{r7}
 800a22a:	b083      	sub	sp, #12
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	f103 0208 	add.w	r2, r3, #8
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	f04f 32ff 	mov.w	r2, #4294967295
 800a240:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	f103 0208 	add.w	r2, r3, #8
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	f103 0208 	add.w	r2, r3, #8
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	2200      	movs	r2, #0
 800a25a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a25c:	bf00      	nop
 800a25e:	370c      	adds	r7, #12
 800a260:	46bd      	mov	sp, r7
 800a262:	bc80      	pop	{r7}
 800a264:	4770      	bx	lr

0800a266 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a266:	b480      	push	{r7}
 800a268:	b083      	sub	sp, #12
 800a26a:	af00      	add	r7, sp, #0
 800a26c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	2200      	movs	r2, #0
 800a272:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a274:	bf00      	nop
 800a276:	370c      	adds	r7, #12
 800a278:	46bd      	mov	sp, r7
 800a27a:	bc80      	pop	{r7}
 800a27c:	4770      	bx	lr

0800a27e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a27e:	b480      	push	{r7}
 800a280:	b085      	sub	sp, #20
 800a282:	af00      	add	r7, sp, #0
 800a284:	6078      	str	r0, [r7, #4]
 800a286:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	685b      	ldr	r3, [r3, #4]
 800a28c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a28e:	683b      	ldr	r3, [r7, #0]
 800a290:	68fa      	ldr	r2, [r7, #12]
 800a292:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	689a      	ldr	r2, [r3, #8]
 800a298:	683b      	ldr	r3, [r7, #0]
 800a29a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	689b      	ldr	r3, [r3, #8]
 800a2a0:	683a      	ldr	r2, [r7, #0]
 800a2a2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	683a      	ldr	r2, [r7, #0]
 800a2a8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800a2aa:	683b      	ldr	r3, [r7, #0]
 800a2ac:	687a      	ldr	r2, [r7, #4]
 800a2ae:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	1c5a      	adds	r2, r3, #1
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	601a      	str	r2, [r3, #0]
}
 800a2ba:	bf00      	nop
 800a2bc:	3714      	adds	r7, #20
 800a2be:	46bd      	mov	sp, r7
 800a2c0:	bc80      	pop	{r7}
 800a2c2:	4770      	bx	lr

0800a2c4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a2c4:	b480      	push	{r7}
 800a2c6:	b085      	sub	sp, #20
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	6078      	str	r0, [r7, #4]
 800a2cc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a2ce:	683b      	ldr	r3, [r7, #0]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a2d4:	68bb      	ldr	r3, [r7, #8]
 800a2d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2da:	d103      	bne.n	800a2e4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	691b      	ldr	r3, [r3, #16]
 800a2e0:	60fb      	str	r3, [r7, #12]
 800a2e2:	e00c      	b.n	800a2fe <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	3308      	adds	r3, #8
 800a2e8:	60fb      	str	r3, [r7, #12]
 800a2ea:	e002      	b.n	800a2f2 <vListInsert+0x2e>
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	685b      	ldr	r3, [r3, #4]
 800a2f0:	60fb      	str	r3, [r7, #12]
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	685b      	ldr	r3, [r3, #4]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	68ba      	ldr	r2, [r7, #8]
 800a2fa:	429a      	cmp	r2, r3
 800a2fc:	d2f6      	bcs.n	800a2ec <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	685a      	ldr	r2, [r3, #4]
 800a302:	683b      	ldr	r3, [r7, #0]
 800a304:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a306:	683b      	ldr	r3, [r7, #0]
 800a308:	685b      	ldr	r3, [r3, #4]
 800a30a:	683a      	ldr	r2, [r7, #0]
 800a30c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a30e:	683b      	ldr	r3, [r7, #0]
 800a310:	68fa      	ldr	r2, [r7, #12]
 800a312:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	683a      	ldr	r2, [r7, #0]
 800a318:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	687a      	ldr	r2, [r7, #4]
 800a31e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	1c5a      	adds	r2, r3, #1
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	601a      	str	r2, [r3, #0]
}
 800a32a:	bf00      	nop
 800a32c:	3714      	adds	r7, #20
 800a32e:	46bd      	mov	sp, r7
 800a330:	bc80      	pop	{r7}
 800a332:	4770      	bx	lr

0800a334 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a334:	b480      	push	{r7}
 800a336:	b085      	sub	sp, #20
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	691b      	ldr	r3, [r3, #16]
 800a340:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	685b      	ldr	r3, [r3, #4]
 800a346:	687a      	ldr	r2, [r7, #4]
 800a348:	6892      	ldr	r2, [r2, #8]
 800a34a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	689b      	ldr	r3, [r3, #8]
 800a350:	687a      	ldr	r2, [r7, #4]
 800a352:	6852      	ldr	r2, [r2, #4]
 800a354:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	685b      	ldr	r3, [r3, #4]
 800a35a:	687a      	ldr	r2, [r7, #4]
 800a35c:	429a      	cmp	r2, r3
 800a35e:	d103      	bne.n	800a368 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	689a      	ldr	r2, [r3, #8]
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	2200      	movs	r2, #0
 800a36c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	1e5a      	subs	r2, r3, #1
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	681b      	ldr	r3, [r3, #0]
}
 800a37c:	4618      	mov	r0, r3
 800a37e:	3714      	adds	r7, #20
 800a380:	46bd      	mov	sp, r7
 800a382:	bc80      	pop	{r7}
 800a384:	4770      	bx	lr
	...

0800a388 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a388:	b580      	push	{r7, lr}
 800a38a:	b084      	sub	sp, #16
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	6078      	str	r0, [r7, #4]
 800a390:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d10b      	bne.n	800a3b4 <xQueueGenericReset+0x2c>
	__asm volatile
 800a39c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3a0:	f383 8811 	msr	BASEPRI, r3
 800a3a4:	f3bf 8f6f 	isb	sy
 800a3a8:	f3bf 8f4f 	dsb	sy
 800a3ac:	60bb      	str	r3, [r7, #8]
}
 800a3ae:	bf00      	nop
 800a3b0:	bf00      	nop
 800a3b2:	e7fd      	b.n	800a3b0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a3b4:	f001 ff1a 	bl	800c1ec <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	681a      	ldr	r2, [r3, #0]
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a3c0:	68f9      	ldr	r1, [r7, #12]
 800a3c2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a3c4:	fb01 f303 	mul.w	r3, r1, r3
 800a3c8:	441a      	add	r2, r3
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	2200      	movs	r2, #0
 800a3d2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	681a      	ldr	r2, [r3, #0]
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	681a      	ldr	r2, [r3, #0]
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a3e4:	3b01      	subs	r3, #1
 800a3e6:	68f9      	ldr	r1, [r7, #12]
 800a3e8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a3ea:	fb01 f303 	mul.w	r3, r1, r3
 800a3ee:	441a      	add	r2, r3
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	22ff      	movs	r2, #255	@ 0xff
 800a3f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	22ff      	movs	r2, #255	@ 0xff
 800a400:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800a404:	683b      	ldr	r3, [r7, #0]
 800a406:	2b00      	cmp	r3, #0
 800a408:	d114      	bne.n	800a434 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	691b      	ldr	r3, [r3, #16]
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d01a      	beq.n	800a448 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	3310      	adds	r3, #16
 800a416:	4618      	mov	r0, r3
 800a418:	f001 f944 	bl	800b6a4 <xTaskRemoveFromEventList>
 800a41c:	4603      	mov	r3, r0
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d012      	beq.n	800a448 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a422:	4b0d      	ldr	r3, [pc, #52]	@ (800a458 <xQueueGenericReset+0xd0>)
 800a424:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a428:	601a      	str	r2, [r3, #0]
 800a42a:	f3bf 8f4f 	dsb	sy
 800a42e:	f3bf 8f6f 	isb	sy
 800a432:	e009      	b.n	800a448 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	3310      	adds	r3, #16
 800a438:	4618      	mov	r0, r3
 800a43a:	f7ff fef5 	bl	800a228 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	3324      	adds	r3, #36	@ 0x24
 800a442:	4618      	mov	r0, r3
 800a444:	f7ff fef0 	bl	800a228 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a448:	f001 ff00 	bl	800c24c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a44c:	2301      	movs	r3, #1
}
 800a44e:	4618      	mov	r0, r3
 800a450:	3710      	adds	r7, #16
 800a452:	46bd      	mov	sp, r7
 800a454:	bd80      	pop	{r7, pc}
 800a456:	bf00      	nop
 800a458:	e000ed04 	.word	0xe000ed04

0800a45c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a45c:	b580      	push	{r7, lr}
 800a45e:	b08e      	sub	sp, #56	@ 0x38
 800a460:	af02      	add	r7, sp, #8
 800a462:	60f8      	str	r0, [r7, #12]
 800a464:	60b9      	str	r1, [r7, #8]
 800a466:	607a      	str	r2, [r7, #4]
 800a468:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d10b      	bne.n	800a488 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800a470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a474:	f383 8811 	msr	BASEPRI, r3
 800a478:	f3bf 8f6f 	isb	sy
 800a47c:	f3bf 8f4f 	dsb	sy
 800a480:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a482:	bf00      	nop
 800a484:	bf00      	nop
 800a486:	e7fd      	b.n	800a484 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a488:	683b      	ldr	r3, [r7, #0]
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d10b      	bne.n	800a4a6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800a48e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a492:	f383 8811 	msr	BASEPRI, r3
 800a496:	f3bf 8f6f 	isb	sy
 800a49a:	f3bf 8f4f 	dsb	sy
 800a49e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a4a0:	bf00      	nop
 800a4a2:	bf00      	nop
 800a4a4:	e7fd      	b.n	800a4a2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d002      	beq.n	800a4b2 <xQueueGenericCreateStatic+0x56>
 800a4ac:	68bb      	ldr	r3, [r7, #8]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d001      	beq.n	800a4b6 <xQueueGenericCreateStatic+0x5a>
 800a4b2:	2301      	movs	r3, #1
 800a4b4:	e000      	b.n	800a4b8 <xQueueGenericCreateStatic+0x5c>
 800a4b6:	2300      	movs	r3, #0
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d10b      	bne.n	800a4d4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800a4bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4c0:	f383 8811 	msr	BASEPRI, r3
 800a4c4:	f3bf 8f6f 	isb	sy
 800a4c8:	f3bf 8f4f 	dsb	sy
 800a4cc:	623b      	str	r3, [r7, #32]
}
 800a4ce:	bf00      	nop
 800a4d0:	bf00      	nop
 800a4d2:	e7fd      	b.n	800a4d0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d102      	bne.n	800a4e0 <xQueueGenericCreateStatic+0x84>
 800a4da:	68bb      	ldr	r3, [r7, #8]
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d101      	bne.n	800a4e4 <xQueueGenericCreateStatic+0x88>
 800a4e0:	2301      	movs	r3, #1
 800a4e2:	e000      	b.n	800a4e6 <xQueueGenericCreateStatic+0x8a>
 800a4e4:	2300      	movs	r3, #0
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d10b      	bne.n	800a502 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800a4ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4ee:	f383 8811 	msr	BASEPRI, r3
 800a4f2:	f3bf 8f6f 	isb	sy
 800a4f6:	f3bf 8f4f 	dsb	sy
 800a4fa:	61fb      	str	r3, [r7, #28]
}
 800a4fc:	bf00      	nop
 800a4fe:	bf00      	nop
 800a500:	e7fd      	b.n	800a4fe <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a502:	2348      	movs	r3, #72	@ 0x48
 800a504:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a506:	697b      	ldr	r3, [r7, #20]
 800a508:	2b48      	cmp	r3, #72	@ 0x48
 800a50a:	d00b      	beq.n	800a524 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800a50c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a510:	f383 8811 	msr	BASEPRI, r3
 800a514:	f3bf 8f6f 	isb	sy
 800a518:	f3bf 8f4f 	dsb	sy
 800a51c:	61bb      	str	r3, [r7, #24]
}
 800a51e:	bf00      	nop
 800a520:	bf00      	nop
 800a522:	e7fd      	b.n	800a520 <xQueueGenericCreateStatic+0xc4>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a524:	683b      	ldr	r3, [r7, #0]
 800a526:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800a528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d00d      	beq.n	800a54a <xQueueGenericCreateStatic+0xee>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a52e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a530:	2201      	movs	r2, #1
 800a532:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a536:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800a53a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a53c:	9300      	str	r3, [sp, #0]
 800a53e:	4613      	mov	r3, r2
 800a540:	687a      	ldr	r2, [r7, #4]
 800a542:	68b9      	ldr	r1, [r7, #8]
 800a544:	68f8      	ldr	r0, [r7, #12]
 800a546:	f000 f844 	bl	800a5d2 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800a54a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800a54c:	4618      	mov	r0, r3
 800a54e:	3730      	adds	r7, #48	@ 0x30
 800a550:	46bd      	mov	sp, r7
 800a552:	bd80      	pop	{r7, pc}

0800a554 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a554:	b580      	push	{r7, lr}
 800a556:	b08a      	sub	sp, #40	@ 0x28
 800a558:	af02      	add	r7, sp, #8
 800a55a:	60f8      	str	r0, [r7, #12]
 800a55c:	60b9      	str	r1, [r7, #8]
 800a55e:	4613      	mov	r3, r2
 800a560:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	2b00      	cmp	r3, #0
 800a566:	d10b      	bne.n	800a580 <xQueueGenericCreate+0x2c>
	__asm volatile
 800a568:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a56c:	f383 8811 	msr	BASEPRI, r3
 800a570:	f3bf 8f6f 	isb	sy
 800a574:	f3bf 8f4f 	dsb	sy
 800a578:	613b      	str	r3, [r7, #16]
}
 800a57a:	bf00      	nop
 800a57c:	bf00      	nop
 800a57e:	e7fd      	b.n	800a57c <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800a580:	68bb      	ldr	r3, [r7, #8]
 800a582:	2b00      	cmp	r3, #0
 800a584:	d102      	bne.n	800a58c <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800a586:	2300      	movs	r3, #0
 800a588:	61fb      	str	r3, [r7, #28]
 800a58a:	e004      	b.n	800a596 <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	68ba      	ldr	r2, [r7, #8]
 800a590:	fb02 f303 	mul.w	r3, r2, r3
 800a594:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800a596:	69fb      	ldr	r3, [r7, #28]
 800a598:	3348      	adds	r3, #72	@ 0x48
 800a59a:	4618      	mov	r0, r3
 800a59c:	f001 ff28 	bl	800c3f0 <pvPortMalloc>
 800a5a0:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a5a2:	69bb      	ldr	r3, [r7, #24]
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d00f      	beq.n	800a5c8 <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800a5a8:	69bb      	ldr	r3, [r7, #24]
 800a5aa:	3348      	adds	r3, #72	@ 0x48
 800a5ac:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a5ae:	69bb      	ldr	r3, [r7, #24]
 800a5b0:	2200      	movs	r2, #0
 800a5b2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a5b6:	79fa      	ldrb	r2, [r7, #7]
 800a5b8:	69bb      	ldr	r3, [r7, #24]
 800a5ba:	9300      	str	r3, [sp, #0]
 800a5bc:	4613      	mov	r3, r2
 800a5be:	697a      	ldr	r2, [r7, #20]
 800a5c0:	68b9      	ldr	r1, [r7, #8]
 800a5c2:	68f8      	ldr	r0, [r7, #12]
 800a5c4:	f000 f805 	bl	800a5d2 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800a5c8:	69bb      	ldr	r3, [r7, #24]
	}
 800a5ca:	4618      	mov	r0, r3
 800a5cc:	3720      	adds	r7, #32
 800a5ce:	46bd      	mov	sp, r7
 800a5d0:	bd80      	pop	{r7, pc}

0800a5d2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a5d2:	b580      	push	{r7, lr}
 800a5d4:	b084      	sub	sp, #16
 800a5d6:	af00      	add	r7, sp, #0
 800a5d8:	60f8      	str	r0, [r7, #12]
 800a5da:	60b9      	str	r1, [r7, #8]
 800a5dc:	607a      	str	r2, [r7, #4]
 800a5de:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a5e0:	68bb      	ldr	r3, [r7, #8]
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d103      	bne.n	800a5ee <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a5e6:	69bb      	ldr	r3, [r7, #24]
 800a5e8:	69ba      	ldr	r2, [r7, #24]
 800a5ea:	601a      	str	r2, [r3, #0]
 800a5ec:	e002      	b.n	800a5f4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a5ee:	69bb      	ldr	r3, [r7, #24]
 800a5f0:	687a      	ldr	r2, [r7, #4]
 800a5f2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a5f4:	69bb      	ldr	r3, [r7, #24]
 800a5f6:	68fa      	ldr	r2, [r7, #12]
 800a5f8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a5fa:	69bb      	ldr	r3, [r7, #24]
 800a5fc:	68ba      	ldr	r2, [r7, #8]
 800a5fe:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a600:	2101      	movs	r1, #1
 800a602:	69b8      	ldr	r0, [r7, #24]
 800a604:	f7ff fec0 	bl	800a388 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a608:	bf00      	nop
 800a60a:	3710      	adds	r7, #16
 800a60c:	46bd      	mov	sp, r7
 800a60e:	bd80      	pop	{r7, pc}

0800a610 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a610:	b580      	push	{r7, lr}
 800a612:	b08e      	sub	sp, #56	@ 0x38
 800a614:	af00      	add	r7, sp, #0
 800a616:	60f8      	str	r0, [r7, #12]
 800a618:	60b9      	str	r1, [r7, #8]
 800a61a:	607a      	str	r2, [r7, #4]
 800a61c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a61e:	2300      	movs	r3, #0
 800a620:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a626:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d10b      	bne.n	800a644 <xQueueGenericSend+0x34>
	__asm volatile
 800a62c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a630:	f383 8811 	msr	BASEPRI, r3
 800a634:	f3bf 8f6f 	isb	sy
 800a638:	f3bf 8f4f 	dsb	sy
 800a63c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a63e:	bf00      	nop
 800a640:	bf00      	nop
 800a642:	e7fd      	b.n	800a640 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a644:	68bb      	ldr	r3, [r7, #8]
 800a646:	2b00      	cmp	r3, #0
 800a648:	d103      	bne.n	800a652 <xQueueGenericSend+0x42>
 800a64a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a64c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d101      	bne.n	800a656 <xQueueGenericSend+0x46>
 800a652:	2301      	movs	r3, #1
 800a654:	e000      	b.n	800a658 <xQueueGenericSend+0x48>
 800a656:	2300      	movs	r3, #0
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d10b      	bne.n	800a674 <xQueueGenericSend+0x64>
	__asm volatile
 800a65c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a660:	f383 8811 	msr	BASEPRI, r3
 800a664:	f3bf 8f6f 	isb	sy
 800a668:	f3bf 8f4f 	dsb	sy
 800a66c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a66e:	bf00      	nop
 800a670:	bf00      	nop
 800a672:	e7fd      	b.n	800a670 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a674:	683b      	ldr	r3, [r7, #0]
 800a676:	2b02      	cmp	r3, #2
 800a678:	d103      	bne.n	800a682 <xQueueGenericSend+0x72>
 800a67a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a67c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a67e:	2b01      	cmp	r3, #1
 800a680:	d101      	bne.n	800a686 <xQueueGenericSend+0x76>
 800a682:	2301      	movs	r3, #1
 800a684:	e000      	b.n	800a688 <xQueueGenericSend+0x78>
 800a686:	2300      	movs	r3, #0
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d10b      	bne.n	800a6a4 <xQueueGenericSend+0x94>
	__asm volatile
 800a68c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a690:	f383 8811 	msr	BASEPRI, r3
 800a694:	f3bf 8f6f 	isb	sy
 800a698:	f3bf 8f4f 	dsb	sy
 800a69c:	623b      	str	r3, [r7, #32]
}
 800a69e:	bf00      	nop
 800a6a0:	bf00      	nop
 800a6a2:	e7fd      	b.n	800a6a0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a6a4:	f001 f9c8 	bl	800ba38 <xTaskGetSchedulerState>
 800a6a8:	4603      	mov	r3, r0
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d102      	bne.n	800a6b4 <xQueueGenericSend+0xa4>
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d101      	bne.n	800a6b8 <xQueueGenericSend+0xa8>
 800a6b4:	2301      	movs	r3, #1
 800a6b6:	e000      	b.n	800a6ba <xQueueGenericSend+0xaa>
 800a6b8:	2300      	movs	r3, #0
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d10b      	bne.n	800a6d6 <xQueueGenericSend+0xc6>
	__asm volatile
 800a6be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6c2:	f383 8811 	msr	BASEPRI, r3
 800a6c6:	f3bf 8f6f 	isb	sy
 800a6ca:	f3bf 8f4f 	dsb	sy
 800a6ce:	61fb      	str	r3, [r7, #28]
}
 800a6d0:	bf00      	nop
 800a6d2:	bf00      	nop
 800a6d4:	e7fd      	b.n	800a6d2 <xQueueGenericSend+0xc2>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a6d6:	f001 fd89 	bl	800c1ec <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a6da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a6de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6e2:	429a      	cmp	r2, r3
 800a6e4:	d302      	bcc.n	800a6ec <xQueueGenericSend+0xdc>
 800a6e6:	683b      	ldr	r3, [r7, #0]
 800a6e8:	2b02      	cmp	r3, #2
 800a6ea:	d129      	bne.n	800a740 <xQueueGenericSend+0x130>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a6ec:	683a      	ldr	r2, [r7, #0]
 800a6ee:	68b9      	ldr	r1, [r7, #8]
 800a6f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a6f2:	f000 fa8f 	bl	800ac14 <prvCopyDataToQueue>
 800a6f6:	62f8      	str	r0, [r7, #44]	@ 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a6f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d010      	beq.n	800a722 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a702:	3324      	adds	r3, #36	@ 0x24
 800a704:	4618      	mov	r0, r3
 800a706:	f000 ffcd 	bl	800b6a4 <xTaskRemoveFromEventList>
 800a70a:	4603      	mov	r3, r0
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d013      	beq.n	800a738 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a710:	4b3f      	ldr	r3, [pc, #252]	@ (800a810 <xQueueGenericSend+0x200>)
 800a712:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a716:	601a      	str	r2, [r3, #0]
 800a718:	f3bf 8f4f 	dsb	sy
 800a71c:	f3bf 8f6f 	isb	sy
 800a720:	e00a      	b.n	800a738 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a722:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a724:	2b00      	cmp	r3, #0
 800a726:	d007      	beq.n	800a738 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a728:	4b39      	ldr	r3, [pc, #228]	@ (800a810 <xQueueGenericSend+0x200>)
 800a72a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a72e:	601a      	str	r2, [r3, #0]
 800a730:	f3bf 8f4f 	dsb	sy
 800a734:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a738:	f001 fd88 	bl	800c24c <vPortExitCritical>
				return pdPASS;
 800a73c:	2301      	movs	r3, #1
 800a73e:	e063      	b.n	800a808 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	2b00      	cmp	r3, #0
 800a744:	d103      	bne.n	800a74e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a746:	f001 fd81 	bl	800c24c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a74a:	2300      	movs	r3, #0
 800a74c:	e05c      	b.n	800a808 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a74e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a750:	2b00      	cmp	r3, #0
 800a752:	d106      	bne.n	800a762 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a754:	f107 0314 	add.w	r3, r7, #20
 800a758:	4618      	mov	r0, r3
 800a75a:	f001 f807 	bl	800b76c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a75e:	2301      	movs	r3, #1
 800a760:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a762:	f001 fd73 	bl	800c24c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a766:	f000 fdab 	bl	800b2c0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a76a:	f001 fd3f 	bl	800c1ec <vPortEnterCritical>
 800a76e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a770:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a774:	b25b      	sxtb	r3, r3
 800a776:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a77a:	d103      	bne.n	800a784 <xQueueGenericSend+0x174>
 800a77c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a77e:	2200      	movs	r2, #0
 800a780:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a786:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a78a:	b25b      	sxtb	r3, r3
 800a78c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a790:	d103      	bne.n	800a79a <xQueueGenericSend+0x18a>
 800a792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a794:	2200      	movs	r2, #0
 800a796:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a79a:	f001 fd57 	bl	800c24c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a79e:	1d3a      	adds	r2, r7, #4
 800a7a0:	f107 0314 	add.w	r3, r7, #20
 800a7a4:	4611      	mov	r1, r2
 800a7a6:	4618      	mov	r0, r3
 800a7a8:	f000 fff6 	bl	800b798 <xTaskCheckForTimeOut>
 800a7ac:	4603      	mov	r3, r0
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d124      	bne.n	800a7fc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a7b2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a7b4:	f000 fb26 	bl	800ae04 <prvIsQueueFull>
 800a7b8:	4603      	mov	r3, r0
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d018      	beq.n	800a7f0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a7be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7c0:	3310      	adds	r3, #16
 800a7c2:	687a      	ldr	r2, [r7, #4]
 800a7c4:	4611      	mov	r1, r2
 800a7c6:	4618      	mov	r0, r3
 800a7c8:	f000 ff46 	bl	800b658 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a7cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a7ce:	f000 fab1 	bl	800ad34 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a7d2:	f000 fd83 	bl	800b2dc <xTaskResumeAll>
 800a7d6:	4603      	mov	r3, r0
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	f47f af7c 	bne.w	800a6d6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800a7de:	4b0c      	ldr	r3, [pc, #48]	@ (800a810 <xQueueGenericSend+0x200>)
 800a7e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a7e4:	601a      	str	r2, [r3, #0]
 800a7e6:	f3bf 8f4f 	dsb	sy
 800a7ea:	f3bf 8f6f 	isb	sy
 800a7ee:	e772      	b.n	800a6d6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a7f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a7f2:	f000 fa9f 	bl	800ad34 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a7f6:	f000 fd71 	bl	800b2dc <xTaskResumeAll>
 800a7fa:	e76c      	b.n	800a6d6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a7fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a7fe:	f000 fa99 	bl	800ad34 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a802:	f000 fd6b 	bl	800b2dc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a806:	2300      	movs	r3, #0
		}
	}
}
 800a808:	4618      	mov	r0, r3
 800a80a:	3738      	adds	r7, #56	@ 0x38
 800a80c:	46bd      	mov	sp, r7
 800a80e:	bd80      	pop	{r7, pc}
 800a810:	e000ed04 	.word	0xe000ed04

0800a814 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a814:	b580      	push	{r7, lr}
 800a816:	b08e      	sub	sp, #56	@ 0x38
 800a818:	af00      	add	r7, sp, #0
 800a81a:	60f8      	str	r0, [r7, #12]
 800a81c:	60b9      	str	r1, [r7, #8]
 800a81e:	607a      	str	r2, [r7, #4]
 800a820:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d10b      	bne.n	800a844 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800a82c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a830:	f383 8811 	msr	BASEPRI, r3
 800a834:	f3bf 8f6f 	isb	sy
 800a838:	f3bf 8f4f 	dsb	sy
 800a83c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a83e:	bf00      	nop
 800a840:	bf00      	nop
 800a842:	e7fd      	b.n	800a840 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a844:	68bb      	ldr	r3, [r7, #8]
 800a846:	2b00      	cmp	r3, #0
 800a848:	d103      	bne.n	800a852 <xQueueGenericSendFromISR+0x3e>
 800a84a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a84c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d101      	bne.n	800a856 <xQueueGenericSendFromISR+0x42>
 800a852:	2301      	movs	r3, #1
 800a854:	e000      	b.n	800a858 <xQueueGenericSendFromISR+0x44>
 800a856:	2300      	movs	r3, #0
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d10b      	bne.n	800a874 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800a85c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a860:	f383 8811 	msr	BASEPRI, r3
 800a864:	f3bf 8f6f 	isb	sy
 800a868:	f3bf 8f4f 	dsb	sy
 800a86c:	623b      	str	r3, [r7, #32]
}
 800a86e:	bf00      	nop
 800a870:	bf00      	nop
 800a872:	e7fd      	b.n	800a870 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a874:	683b      	ldr	r3, [r7, #0]
 800a876:	2b02      	cmp	r3, #2
 800a878:	d103      	bne.n	800a882 <xQueueGenericSendFromISR+0x6e>
 800a87a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a87c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a87e:	2b01      	cmp	r3, #1
 800a880:	d101      	bne.n	800a886 <xQueueGenericSendFromISR+0x72>
 800a882:	2301      	movs	r3, #1
 800a884:	e000      	b.n	800a888 <xQueueGenericSendFromISR+0x74>
 800a886:	2300      	movs	r3, #0
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d10b      	bne.n	800a8a4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800a88c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a890:	f383 8811 	msr	BASEPRI, r3
 800a894:	f3bf 8f6f 	isb	sy
 800a898:	f3bf 8f4f 	dsb	sy
 800a89c:	61fb      	str	r3, [r7, #28]
}
 800a89e:	bf00      	nop
 800a8a0:	bf00      	nop
 800a8a2:	e7fd      	b.n	800a8a0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a8a4:	f001 fd64 	bl	800c370 <vPortValidateInterruptPriority>
	__asm volatile
 800a8a8:	f3ef 8211 	mrs	r2, BASEPRI
 800a8ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8b0:	f383 8811 	msr	BASEPRI, r3
 800a8b4:	f3bf 8f6f 	isb	sy
 800a8b8:	f3bf 8f4f 	dsb	sy
 800a8bc:	61ba      	str	r2, [r7, #24]
 800a8be:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800a8c0:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a8c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a8c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a8c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a8cc:	429a      	cmp	r2, r3
 800a8ce:	d302      	bcc.n	800a8d6 <xQueueGenericSendFromISR+0xc2>
 800a8d0:	683b      	ldr	r3, [r7, #0]
 800a8d2:	2b02      	cmp	r3, #2
 800a8d4:	d12c      	bne.n	800a930 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a8d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8d8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a8dc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a8e0:	683a      	ldr	r2, [r7, #0]
 800a8e2:	68b9      	ldr	r1, [r7, #8]
 800a8e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a8e6:	f000 f995 	bl	800ac14 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a8ea:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800a8ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8f2:	d112      	bne.n	800a91a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a8f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d016      	beq.n	800a92a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a8fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8fe:	3324      	adds	r3, #36	@ 0x24
 800a900:	4618      	mov	r0, r3
 800a902:	f000 fecf 	bl	800b6a4 <xTaskRemoveFromEventList>
 800a906:	4603      	mov	r3, r0
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d00e      	beq.n	800a92a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d00b      	beq.n	800a92a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	2201      	movs	r2, #1
 800a916:	601a      	str	r2, [r3, #0]
 800a918:	e007      	b.n	800a92a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a91a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a91e:	3301      	adds	r3, #1
 800a920:	b2db      	uxtb	r3, r3
 800a922:	b25a      	sxtb	r2, r3
 800a924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a926:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a92a:	2301      	movs	r3, #1
 800a92c:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 800a92e:	e001      	b.n	800a934 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a930:	2300      	movs	r3, #0
 800a932:	637b      	str	r3, [r7, #52]	@ 0x34
 800a934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a936:	613b      	str	r3, [r7, #16]
	__asm volatile
 800a938:	693b      	ldr	r3, [r7, #16]
 800a93a:	f383 8811 	msr	BASEPRI, r3
}
 800a93e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a940:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800a942:	4618      	mov	r0, r3
 800a944:	3738      	adds	r7, #56	@ 0x38
 800a946:	46bd      	mov	sp, r7
 800a948:	bd80      	pop	{r7, pc}
	...

0800a94c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a94c:	b580      	push	{r7, lr}
 800a94e:	b08c      	sub	sp, #48	@ 0x30
 800a950:	af00      	add	r7, sp, #0
 800a952:	60f8      	str	r0, [r7, #12]
 800a954:	60b9      	str	r1, [r7, #8]
 800a956:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a958:	2300      	movs	r3, #0
 800a95a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a962:	2b00      	cmp	r3, #0
 800a964:	d10b      	bne.n	800a97e <xQueueReceive+0x32>
	__asm volatile
 800a966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a96a:	f383 8811 	msr	BASEPRI, r3
 800a96e:	f3bf 8f6f 	isb	sy
 800a972:	f3bf 8f4f 	dsb	sy
 800a976:	623b      	str	r3, [r7, #32]
}
 800a978:	bf00      	nop
 800a97a:	bf00      	nop
 800a97c:	e7fd      	b.n	800a97a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a97e:	68bb      	ldr	r3, [r7, #8]
 800a980:	2b00      	cmp	r3, #0
 800a982:	d103      	bne.n	800a98c <xQueueReceive+0x40>
 800a984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a986:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d101      	bne.n	800a990 <xQueueReceive+0x44>
 800a98c:	2301      	movs	r3, #1
 800a98e:	e000      	b.n	800a992 <xQueueReceive+0x46>
 800a990:	2300      	movs	r3, #0
 800a992:	2b00      	cmp	r3, #0
 800a994:	d10b      	bne.n	800a9ae <xQueueReceive+0x62>
	__asm volatile
 800a996:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a99a:	f383 8811 	msr	BASEPRI, r3
 800a99e:	f3bf 8f6f 	isb	sy
 800a9a2:	f3bf 8f4f 	dsb	sy
 800a9a6:	61fb      	str	r3, [r7, #28]
}
 800a9a8:	bf00      	nop
 800a9aa:	bf00      	nop
 800a9ac:	e7fd      	b.n	800a9aa <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a9ae:	f001 f843 	bl	800ba38 <xTaskGetSchedulerState>
 800a9b2:	4603      	mov	r3, r0
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d102      	bne.n	800a9be <xQueueReceive+0x72>
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d101      	bne.n	800a9c2 <xQueueReceive+0x76>
 800a9be:	2301      	movs	r3, #1
 800a9c0:	e000      	b.n	800a9c4 <xQueueReceive+0x78>
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d10b      	bne.n	800a9e0 <xQueueReceive+0x94>
	__asm volatile
 800a9c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9cc:	f383 8811 	msr	BASEPRI, r3
 800a9d0:	f3bf 8f6f 	isb	sy
 800a9d4:	f3bf 8f4f 	dsb	sy
 800a9d8:	61bb      	str	r3, [r7, #24]
}
 800a9da:	bf00      	nop
 800a9dc:	bf00      	nop
 800a9de:	e7fd      	b.n	800a9dc <xQueueReceive+0x90>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800a9e0:	f001 fc04 	bl	800c1ec <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a9e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9e8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a9ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d01f      	beq.n	800aa30 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a9f0:	68b9      	ldr	r1, [r7, #8]
 800a9f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a9f4:	f000 f978 	bl	800ace8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a9f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9fa:	1e5a      	subs	r2, r3, #1
 800a9fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9fe:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800aa00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa02:	691b      	ldr	r3, [r3, #16]
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d00f      	beq.n	800aa28 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800aa08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa0a:	3310      	adds	r3, #16
 800aa0c:	4618      	mov	r0, r3
 800aa0e:	f000 fe49 	bl	800b6a4 <xTaskRemoveFromEventList>
 800aa12:	4603      	mov	r3, r0
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d007      	beq.n	800aa28 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800aa18:	4b3c      	ldr	r3, [pc, #240]	@ (800ab0c <xQueueReceive+0x1c0>)
 800aa1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aa1e:	601a      	str	r2, [r3, #0]
 800aa20:	f3bf 8f4f 	dsb	sy
 800aa24:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800aa28:	f001 fc10 	bl	800c24c <vPortExitCritical>
				return pdPASS;
 800aa2c:	2301      	movs	r3, #1
 800aa2e:	e069      	b.n	800ab04 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d103      	bne.n	800aa3e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800aa36:	f001 fc09 	bl	800c24c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	e062      	b.n	800ab04 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800aa3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d106      	bne.n	800aa52 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800aa44:	f107 0310 	add.w	r3, r7, #16
 800aa48:	4618      	mov	r0, r3
 800aa4a:	f000 fe8f 	bl	800b76c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800aa4e:	2301      	movs	r3, #1
 800aa50:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800aa52:	f001 fbfb 	bl	800c24c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800aa56:	f000 fc33 	bl	800b2c0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800aa5a:	f001 fbc7 	bl	800c1ec <vPortEnterCritical>
 800aa5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa60:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800aa64:	b25b      	sxtb	r3, r3
 800aa66:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa6a:	d103      	bne.n	800aa74 <xQueueReceive+0x128>
 800aa6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa6e:	2200      	movs	r2, #0
 800aa70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800aa74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa76:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800aa7a:	b25b      	sxtb	r3, r3
 800aa7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa80:	d103      	bne.n	800aa8a <xQueueReceive+0x13e>
 800aa82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa84:	2200      	movs	r2, #0
 800aa86:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800aa8a:	f001 fbdf 	bl	800c24c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800aa8e:	1d3a      	adds	r2, r7, #4
 800aa90:	f107 0310 	add.w	r3, r7, #16
 800aa94:	4611      	mov	r1, r2
 800aa96:	4618      	mov	r0, r3
 800aa98:	f000 fe7e 	bl	800b798 <xTaskCheckForTimeOut>
 800aa9c:	4603      	mov	r3, r0
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d123      	bne.n	800aaea <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800aaa2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800aaa4:	f000 f998 	bl	800add8 <prvIsQueueEmpty>
 800aaa8:	4603      	mov	r3, r0
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d017      	beq.n	800aade <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800aaae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aab0:	3324      	adds	r3, #36	@ 0x24
 800aab2:	687a      	ldr	r2, [r7, #4]
 800aab4:	4611      	mov	r1, r2
 800aab6:	4618      	mov	r0, r3
 800aab8:	f000 fdce 	bl	800b658 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800aabc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800aabe:	f000 f939 	bl	800ad34 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800aac2:	f000 fc0b 	bl	800b2dc <xTaskResumeAll>
 800aac6:	4603      	mov	r3, r0
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d189      	bne.n	800a9e0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800aacc:	4b0f      	ldr	r3, [pc, #60]	@ (800ab0c <xQueueReceive+0x1c0>)
 800aace:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aad2:	601a      	str	r2, [r3, #0]
 800aad4:	f3bf 8f4f 	dsb	sy
 800aad8:	f3bf 8f6f 	isb	sy
 800aadc:	e780      	b.n	800a9e0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800aade:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800aae0:	f000 f928 	bl	800ad34 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800aae4:	f000 fbfa 	bl	800b2dc <xTaskResumeAll>
 800aae8:	e77a      	b.n	800a9e0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800aaea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800aaec:	f000 f922 	bl	800ad34 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800aaf0:	f000 fbf4 	bl	800b2dc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800aaf4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800aaf6:	f000 f96f 	bl	800add8 <prvIsQueueEmpty>
 800aafa:	4603      	mov	r3, r0
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	f43f af6f 	beq.w	800a9e0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ab02:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800ab04:	4618      	mov	r0, r3
 800ab06:	3730      	adds	r7, #48	@ 0x30
 800ab08:	46bd      	mov	sp, r7
 800ab0a:	bd80      	pop	{r7, pc}
 800ab0c:	e000ed04 	.word	0xe000ed04

0800ab10 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800ab10:	b580      	push	{r7, lr}
 800ab12:	b08e      	sub	sp, #56	@ 0x38
 800ab14:	af00      	add	r7, sp, #0
 800ab16:	60f8      	str	r0, [r7, #12]
 800ab18:	60b9      	str	r1, [r7, #8]
 800ab1a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800ab20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d10b      	bne.n	800ab3e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800ab26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab2a:	f383 8811 	msr	BASEPRI, r3
 800ab2e:	f3bf 8f6f 	isb	sy
 800ab32:	f3bf 8f4f 	dsb	sy
 800ab36:	623b      	str	r3, [r7, #32]
}
 800ab38:	bf00      	nop
 800ab3a:	bf00      	nop
 800ab3c:	e7fd      	b.n	800ab3a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ab3e:	68bb      	ldr	r3, [r7, #8]
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d103      	bne.n	800ab4c <xQueueReceiveFromISR+0x3c>
 800ab44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d101      	bne.n	800ab50 <xQueueReceiveFromISR+0x40>
 800ab4c:	2301      	movs	r3, #1
 800ab4e:	e000      	b.n	800ab52 <xQueueReceiveFromISR+0x42>
 800ab50:	2300      	movs	r3, #0
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d10b      	bne.n	800ab6e <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800ab56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab5a:	f383 8811 	msr	BASEPRI, r3
 800ab5e:	f3bf 8f6f 	isb	sy
 800ab62:	f3bf 8f4f 	dsb	sy
 800ab66:	61fb      	str	r3, [r7, #28]
}
 800ab68:	bf00      	nop
 800ab6a:	bf00      	nop
 800ab6c:	e7fd      	b.n	800ab6a <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ab6e:	f001 fbff 	bl	800c370 <vPortValidateInterruptPriority>
	__asm volatile
 800ab72:	f3ef 8211 	mrs	r2, BASEPRI
 800ab76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab7a:	f383 8811 	msr	BASEPRI, r3
 800ab7e:	f3bf 8f6f 	isb	sy
 800ab82:	f3bf 8f4f 	dsb	sy
 800ab86:	61ba      	str	r2, [r7, #24]
 800ab88:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800ab8a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ab8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ab8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab92:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ab94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d02f      	beq.n	800abfa <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800ab9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab9c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800aba0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800aba4:	68b9      	ldr	r1, [r7, #8]
 800aba6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800aba8:	f000 f89e 	bl	800ace8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800abac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abae:	1e5a      	subs	r2, r3, #1
 800abb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abb2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800abb4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800abb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abbc:	d112      	bne.n	800abe4 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800abbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abc0:	691b      	ldr	r3, [r3, #16]
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d016      	beq.n	800abf4 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800abc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abc8:	3310      	adds	r3, #16
 800abca:	4618      	mov	r0, r3
 800abcc:	f000 fd6a 	bl	800b6a4 <xTaskRemoveFromEventList>
 800abd0:	4603      	mov	r3, r0
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d00e      	beq.n	800abf4 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d00b      	beq.n	800abf4 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	2201      	movs	r2, #1
 800abe0:	601a      	str	r2, [r3, #0]
 800abe2:	e007      	b.n	800abf4 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800abe4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800abe8:	3301      	adds	r3, #1
 800abea:	b2db      	uxtb	r3, r3
 800abec:	b25a      	sxtb	r2, r3
 800abee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abf0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800abf4:	2301      	movs	r3, #1
 800abf6:	637b      	str	r3, [r7, #52]	@ 0x34
 800abf8:	e001      	b.n	800abfe <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800abfa:	2300      	movs	r3, #0
 800abfc:	637b      	str	r3, [r7, #52]	@ 0x34
 800abfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac00:	613b      	str	r3, [r7, #16]
	__asm volatile
 800ac02:	693b      	ldr	r3, [r7, #16]
 800ac04:	f383 8811 	msr	BASEPRI, r3
}
 800ac08:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ac0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800ac0c:	4618      	mov	r0, r3
 800ac0e:	3738      	adds	r7, #56	@ 0x38
 800ac10:	46bd      	mov	sp, r7
 800ac12:	bd80      	pop	{r7, pc}

0800ac14 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ac14:	b580      	push	{r7, lr}
 800ac16:	b086      	sub	sp, #24
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	60f8      	str	r0, [r7, #12]
 800ac1c:	60b9      	str	r1, [r7, #8]
 800ac1e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ac20:	2300      	movs	r3, #0
 800ac22:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac28:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d10d      	bne.n	800ac4e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d14d      	bne.n	800acd6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	685b      	ldr	r3, [r3, #4]
 800ac3e:	4618      	mov	r0, r3
 800ac40:	f000 ff18 	bl	800ba74 <xTaskPriorityDisinherit>
 800ac44:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	2200      	movs	r2, #0
 800ac4a:	605a      	str	r2, [r3, #4]
 800ac4c:	e043      	b.n	800acd6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d119      	bne.n	800ac88 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	6898      	ldr	r0, [r3, #8]
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac5c:	461a      	mov	r2, r3
 800ac5e:	68b9      	ldr	r1, [r7, #8]
 800ac60:	f004 f9b5 	bl	800efce <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	689a      	ldr	r2, [r3, #8]
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac6c:	441a      	add	r2, r3
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	689a      	ldr	r2, [r3, #8]
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	685b      	ldr	r3, [r3, #4]
 800ac7a:	429a      	cmp	r2, r3
 800ac7c:	d32b      	bcc.n	800acd6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	681a      	ldr	r2, [r3, #0]
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	609a      	str	r2, [r3, #8]
 800ac86:	e026      	b.n	800acd6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	68d8      	ldr	r0, [r3, #12]
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac90:	461a      	mov	r2, r3
 800ac92:	68b9      	ldr	r1, [r7, #8]
 800ac94:	f004 f99b 	bl	800efce <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	68da      	ldr	r2, [r3, #12]
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aca0:	425b      	negs	r3, r3
 800aca2:	441a      	add	r2, r3
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	68da      	ldr	r2, [r3, #12]
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	429a      	cmp	r2, r3
 800acb2:	d207      	bcs.n	800acc4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	685a      	ldr	r2, [r3, #4]
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800acbc:	425b      	negs	r3, r3
 800acbe:	441a      	add	r2, r3
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	2b02      	cmp	r3, #2
 800acc8:	d105      	bne.n	800acd6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800acca:	693b      	ldr	r3, [r7, #16]
 800accc:	2b00      	cmp	r3, #0
 800acce:	d002      	beq.n	800acd6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800acd0:	693b      	ldr	r3, [r7, #16]
 800acd2:	3b01      	subs	r3, #1
 800acd4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800acd6:	693b      	ldr	r3, [r7, #16]
 800acd8:	1c5a      	adds	r2, r3, #1
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800acde:	697b      	ldr	r3, [r7, #20]
}
 800ace0:	4618      	mov	r0, r3
 800ace2:	3718      	adds	r7, #24
 800ace4:	46bd      	mov	sp, r7
 800ace6:	bd80      	pop	{r7, pc}

0800ace8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800ace8:	b580      	push	{r7, lr}
 800acea:	b082      	sub	sp, #8
 800acec:	af00      	add	r7, sp, #0
 800acee:	6078      	str	r0, [r7, #4]
 800acf0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d018      	beq.n	800ad2c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	68da      	ldr	r2, [r3, #12]
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad02:	441a      	add	r2, r3
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	68da      	ldr	r2, [r3, #12]
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	685b      	ldr	r3, [r3, #4]
 800ad10:	429a      	cmp	r2, r3
 800ad12:	d303      	bcc.n	800ad1c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	681a      	ldr	r2, [r3, #0]
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	68d9      	ldr	r1, [r3, #12]
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad24:	461a      	mov	r2, r3
 800ad26:	6838      	ldr	r0, [r7, #0]
 800ad28:	f004 f951 	bl	800efce <memcpy>
	}
}
 800ad2c:	bf00      	nop
 800ad2e:	3708      	adds	r7, #8
 800ad30:	46bd      	mov	sp, r7
 800ad32:	bd80      	pop	{r7, pc}

0800ad34 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ad34:	b580      	push	{r7, lr}
 800ad36:	b084      	sub	sp, #16
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ad3c:	f001 fa56 	bl	800c1ec <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ad46:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ad48:	e011      	b.n	800ad6e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d012      	beq.n	800ad78 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	3324      	adds	r3, #36	@ 0x24
 800ad56:	4618      	mov	r0, r3
 800ad58:	f000 fca4 	bl	800b6a4 <xTaskRemoveFromEventList>
 800ad5c:	4603      	mov	r3, r0
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d001      	beq.n	800ad66 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ad62:	f000 fd7d 	bl	800b860 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800ad66:	7bfb      	ldrb	r3, [r7, #15]
 800ad68:	3b01      	subs	r3, #1
 800ad6a:	b2db      	uxtb	r3, r3
 800ad6c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ad6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	dce9      	bgt.n	800ad4a <prvUnlockQueue+0x16>
 800ad76:	e000      	b.n	800ad7a <prvUnlockQueue+0x46>
					break;
 800ad78:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	22ff      	movs	r2, #255	@ 0xff
 800ad7e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800ad82:	f001 fa63 	bl	800c24c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800ad86:	f001 fa31 	bl	800c1ec <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ad90:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ad92:	e011      	b.n	800adb8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	691b      	ldr	r3, [r3, #16]
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d012      	beq.n	800adc2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	3310      	adds	r3, #16
 800ada0:	4618      	mov	r0, r3
 800ada2:	f000 fc7f 	bl	800b6a4 <xTaskRemoveFromEventList>
 800ada6:	4603      	mov	r3, r0
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d001      	beq.n	800adb0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800adac:	f000 fd58 	bl	800b860 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800adb0:	7bbb      	ldrb	r3, [r7, #14]
 800adb2:	3b01      	subs	r3, #1
 800adb4:	b2db      	uxtb	r3, r3
 800adb6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800adb8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	dce9      	bgt.n	800ad94 <prvUnlockQueue+0x60>
 800adc0:	e000      	b.n	800adc4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800adc2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	22ff      	movs	r2, #255	@ 0xff
 800adc8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800adcc:	f001 fa3e 	bl	800c24c <vPortExitCritical>
}
 800add0:	bf00      	nop
 800add2:	3710      	adds	r7, #16
 800add4:	46bd      	mov	sp, r7
 800add6:	bd80      	pop	{r7, pc}

0800add8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800add8:	b580      	push	{r7, lr}
 800adda:	b084      	sub	sp, #16
 800addc:	af00      	add	r7, sp, #0
 800adde:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ade0:	f001 fa04 	bl	800c1ec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d102      	bne.n	800adf2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800adec:	2301      	movs	r3, #1
 800adee:	60fb      	str	r3, [r7, #12]
 800adf0:	e001      	b.n	800adf6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800adf2:	2300      	movs	r3, #0
 800adf4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800adf6:	f001 fa29 	bl	800c24c <vPortExitCritical>

	return xReturn;
 800adfa:	68fb      	ldr	r3, [r7, #12]
}
 800adfc:	4618      	mov	r0, r3
 800adfe:	3710      	adds	r7, #16
 800ae00:	46bd      	mov	sp, r7
 800ae02:	bd80      	pop	{r7, pc}

0800ae04 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ae04:	b580      	push	{r7, lr}
 800ae06:	b084      	sub	sp, #16
 800ae08:	af00      	add	r7, sp, #0
 800ae0a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ae0c:	f001 f9ee 	bl	800c1ec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ae18:	429a      	cmp	r2, r3
 800ae1a:	d102      	bne.n	800ae22 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800ae1c:	2301      	movs	r3, #1
 800ae1e:	60fb      	str	r3, [r7, #12]
 800ae20:	e001      	b.n	800ae26 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ae22:	2300      	movs	r3, #0
 800ae24:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ae26:	f001 fa11 	bl	800c24c <vPortExitCritical>

	return xReturn;
 800ae2a:	68fb      	ldr	r3, [r7, #12]
}
 800ae2c:	4618      	mov	r0, r3
 800ae2e:	3710      	adds	r7, #16
 800ae30:	46bd      	mov	sp, r7
 800ae32:	bd80      	pop	{r7, pc}

0800ae34 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800ae34:	b580      	push	{r7, lr}
 800ae36:	b08e      	sub	sp, #56	@ 0x38
 800ae38:	af04      	add	r7, sp, #16
 800ae3a:	60f8      	str	r0, [r7, #12]
 800ae3c:	60b9      	str	r1, [r7, #8]
 800ae3e:	607a      	str	r2, [r7, #4]
 800ae40:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800ae42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d10b      	bne.n	800ae60 <xTaskCreateStatic+0x2c>
	__asm volatile
 800ae48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae4c:	f383 8811 	msr	BASEPRI, r3
 800ae50:	f3bf 8f6f 	isb	sy
 800ae54:	f3bf 8f4f 	dsb	sy
 800ae58:	623b      	str	r3, [r7, #32]
}
 800ae5a:	bf00      	nop
 800ae5c:	bf00      	nop
 800ae5e:	e7fd      	b.n	800ae5c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800ae60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d10b      	bne.n	800ae7e <xTaskCreateStatic+0x4a>
	__asm volatile
 800ae66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae6a:	f383 8811 	msr	BASEPRI, r3
 800ae6e:	f3bf 8f6f 	isb	sy
 800ae72:	f3bf 8f4f 	dsb	sy
 800ae76:	61fb      	str	r3, [r7, #28]
}
 800ae78:	bf00      	nop
 800ae7a:	bf00      	nop
 800ae7c:	e7fd      	b.n	800ae7a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ae7e:	23b0      	movs	r3, #176	@ 0xb0
 800ae80:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ae82:	693b      	ldr	r3, [r7, #16]
 800ae84:	2bb0      	cmp	r3, #176	@ 0xb0
 800ae86:	d00b      	beq.n	800aea0 <xTaskCreateStatic+0x6c>
	__asm volatile
 800ae88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae8c:	f383 8811 	msr	BASEPRI, r3
 800ae90:	f3bf 8f6f 	isb	sy
 800ae94:	f3bf 8f4f 	dsb	sy
 800ae98:	61bb      	str	r3, [r7, #24]
}
 800ae9a:	bf00      	nop
 800ae9c:	bf00      	nop
 800ae9e:	e7fd      	b.n	800ae9c <xTaskCreateStatic+0x68>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800aea0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d01e      	beq.n	800aee4 <xTaskCreateStatic+0xb0>
 800aea6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d01b      	beq.n	800aee4 <xTaskCreateStatic+0xb0>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800aeac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aeae:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800aeb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aeb2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800aeb4:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800aeb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aeb8:	2202      	movs	r2, #2
 800aeba:	f883 20ad 	strb.w	r2, [r3, #173]	@ 0xad
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800aebe:	2300      	movs	r3, #0
 800aec0:	9303      	str	r3, [sp, #12]
 800aec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aec4:	9302      	str	r3, [sp, #8]
 800aec6:	f107 0314 	add.w	r3, r7, #20
 800aeca:	9301      	str	r3, [sp, #4]
 800aecc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aece:	9300      	str	r3, [sp, #0]
 800aed0:	683b      	ldr	r3, [r7, #0]
 800aed2:	687a      	ldr	r2, [r7, #4]
 800aed4:	68b9      	ldr	r1, [r7, #8]
 800aed6:	68f8      	ldr	r0, [r7, #12]
 800aed8:	f000 f850 	bl	800af7c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800aedc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800aede:	f000 f8e5 	bl	800b0ac <prvAddNewTaskToReadyList>
 800aee2:	e001      	b.n	800aee8 <xTaskCreateStatic+0xb4>
		}
		else
		{
			xReturn = NULL;
 800aee4:	2300      	movs	r3, #0
 800aee6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800aee8:	697b      	ldr	r3, [r7, #20]
	}
 800aeea:	4618      	mov	r0, r3
 800aeec:	3728      	adds	r7, #40	@ 0x28
 800aeee:	46bd      	mov	sp, r7
 800aef0:	bd80      	pop	{r7, pc}

0800aef2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800aef2:	b580      	push	{r7, lr}
 800aef4:	b08c      	sub	sp, #48	@ 0x30
 800aef6:	af04      	add	r7, sp, #16
 800aef8:	60f8      	str	r0, [r7, #12]
 800aefa:	60b9      	str	r1, [r7, #8]
 800aefc:	603b      	str	r3, [r7, #0]
 800aefe:	4613      	mov	r3, r2
 800af00:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af02:	88fb      	ldrh	r3, [r7, #6]
 800af04:	009b      	lsls	r3, r3, #2
 800af06:	4618      	mov	r0, r3
 800af08:	f001 fa72 	bl	800c3f0 <pvPortMalloc>
 800af0c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800af0e:	697b      	ldr	r3, [r7, #20]
 800af10:	2b00      	cmp	r3, #0
 800af12:	d00e      	beq.n	800af32 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800af14:	20b0      	movs	r0, #176	@ 0xb0
 800af16:	f001 fa6b 	bl	800c3f0 <pvPortMalloc>
 800af1a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800af1c:	69fb      	ldr	r3, [r7, #28]
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d003      	beq.n	800af2a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800af22:	69fb      	ldr	r3, [r7, #28]
 800af24:	697a      	ldr	r2, [r7, #20]
 800af26:	631a      	str	r2, [r3, #48]	@ 0x30
 800af28:	e005      	b.n	800af36 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800af2a:	6978      	ldr	r0, [r7, #20]
 800af2c:	f001 fb28 	bl	800c580 <vPortFree>
 800af30:	e001      	b.n	800af36 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800af32:	2300      	movs	r3, #0
 800af34:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800af36:	69fb      	ldr	r3, [r7, #28]
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d017      	beq.n	800af6c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800af3c:	69fb      	ldr	r3, [r7, #28]
 800af3e:	2200      	movs	r2, #0
 800af40:	f883 20ad 	strb.w	r2, [r3, #173]	@ 0xad
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800af44:	88fa      	ldrh	r2, [r7, #6]
 800af46:	2300      	movs	r3, #0
 800af48:	9303      	str	r3, [sp, #12]
 800af4a:	69fb      	ldr	r3, [r7, #28]
 800af4c:	9302      	str	r3, [sp, #8]
 800af4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af50:	9301      	str	r3, [sp, #4]
 800af52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af54:	9300      	str	r3, [sp, #0]
 800af56:	683b      	ldr	r3, [r7, #0]
 800af58:	68b9      	ldr	r1, [r7, #8]
 800af5a:	68f8      	ldr	r0, [r7, #12]
 800af5c:	f000 f80e 	bl	800af7c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800af60:	69f8      	ldr	r0, [r7, #28]
 800af62:	f000 f8a3 	bl	800b0ac <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800af66:	2301      	movs	r3, #1
 800af68:	61bb      	str	r3, [r7, #24]
 800af6a:	e002      	b.n	800af72 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800af6c:	f04f 33ff 	mov.w	r3, #4294967295
 800af70:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800af72:	69bb      	ldr	r3, [r7, #24]
	}
 800af74:	4618      	mov	r0, r3
 800af76:	3720      	adds	r7, #32
 800af78:	46bd      	mov	sp, r7
 800af7a:	bd80      	pop	{r7, pc}

0800af7c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800af7c:	b580      	push	{r7, lr}
 800af7e:	b088      	sub	sp, #32
 800af80:	af00      	add	r7, sp, #0
 800af82:	60f8      	str	r0, [r7, #12]
 800af84:	60b9      	str	r1, [r7, #8]
 800af86:	607a      	str	r2, [r7, #4]
 800af88:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800af8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af8c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800af94:	3b01      	subs	r3, #1
 800af96:	009b      	lsls	r3, r3, #2
 800af98:	4413      	add	r3, r2
 800af9a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800af9c:	69bb      	ldr	r3, [r7, #24]
 800af9e:	f023 0307 	bic.w	r3, r3, #7
 800afa2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800afa4:	69bb      	ldr	r3, [r7, #24]
 800afa6:	f003 0307 	and.w	r3, r3, #7
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d00b      	beq.n	800afc6 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800afae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afb2:	f383 8811 	msr	BASEPRI, r3
 800afb6:	f3bf 8f6f 	isb	sy
 800afba:	f3bf 8f4f 	dsb	sy
 800afbe:	617b      	str	r3, [r7, #20]
}
 800afc0:	bf00      	nop
 800afc2:	bf00      	nop
 800afc4:	e7fd      	b.n	800afc2 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800afc6:	2300      	movs	r3, #0
 800afc8:	61fb      	str	r3, [r7, #28]
 800afca:	e012      	b.n	800aff2 <prvInitialiseNewTask+0x76>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800afcc:	68ba      	ldr	r2, [r7, #8]
 800afce:	69fb      	ldr	r3, [r7, #28]
 800afd0:	4413      	add	r3, r2
 800afd2:	7819      	ldrb	r1, [r3, #0]
 800afd4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800afd6:	69fb      	ldr	r3, [r7, #28]
 800afd8:	4413      	add	r3, r2
 800afda:	3334      	adds	r3, #52	@ 0x34
 800afdc:	460a      	mov	r2, r1
 800afde:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800afe0:	68ba      	ldr	r2, [r7, #8]
 800afe2:	69fb      	ldr	r3, [r7, #28]
 800afe4:	4413      	add	r3, r2
 800afe6:	781b      	ldrb	r3, [r3, #0]
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d006      	beq.n	800affa <prvInitialiseNewTask+0x7e>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800afec:	69fb      	ldr	r3, [r7, #28]
 800afee:	3301      	adds	r3, #1
 800aff0:	61fb      	str	r3, [r7, #28]
 800aff2:	69fb      	ldr	r3, [r7, #28]
 800aff4:	2b1f      	cmp	r3, #31
 800aff6:	d9e9      	bls.n	800afcc <prvInitialiseNewTask+0x50>
 800aff8:	e000      	b.n	800affc <prvInitialiseNewTask+0x80>
		{
			break;
 800affa:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800affc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800affe:	2200      	movs	r2, #0
 800b000:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b004:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b006:	2b06      	cmp	r3, #6
 800b008:	d901      	bls.n	800b00e <prvInitialiseNewTask+0x92>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b00a:	2306      	movs	r3, #6
 800b00c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b00e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b010:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b012:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b016:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b018:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->uxMutexesHeld = 0;
 800b01a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b01c:	2200      	movs	r2, #0
 800b01e:	659a      	str	r2, [r3, #88]	@ 0x58
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b022:	3304      	adds	r3, #4
 800b024:	4618      	mov	r0, r3
 800b026:	f7ff f91e 	bl	800a266 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b02a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b02c:	3318      	adds	r3, #24
 800b02e:	4618      	mov	r0, r3
 800b030:	f7ff f919 	bl	800a266 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b036:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b038:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b03a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b03c:	f1c3 0207 	rsb	r2, r3, #7
 800b040:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b042:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b046:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b048:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b04a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b04c:	2200      	movs	r2, #0
 800b04e:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b054:	2200      	movs	r2, #0
 800b056:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b05a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b05c:	335c      	adds	r3, #92	@ 0x5c
 800b05e:	224c      	movs	r2, #76	@ 0x4c
 800b060:	2100      	movs	r1, #0
 800b062:	4618      	mov	r0, r3
 800b064:	f003 f8af 	bl	800e1c6 <memset>
 800b068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b06a:	4a0d      	ldr	r2, [pc, #52]	@ (800b0a0 <prvInitialiseNewTask+0x124>)
 800b06c:	661a      	str	r2, [r3, #96]	@ 0x60
 800b06e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b070:	4a0c      	ldr	r2, [pc, #48]	@ (800b0a4 <prvInitialiseNewTask+0x128>)
 800b072:	665a      	str	r2, [r3, #100]	@ 0x64
 800b074:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b076:	4a0c      	ldr	r2, [pc, #48]	@ (800b0a8 <prvInitialiseNewTask+0x12c>)
 800b078:	669a      	str	r2, [r3, #104]	@ 0x68
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b07a:	683a      	ldr	r2, [r7, #0]
 800b07c:	68f9      	ldr	r1, [r7, #12]
 800b07e:	69b8      	ldr	r0, [r7, #24]
 800b080:	f000 ffc4 	bl	800c00c <pxPortInitialiseStack>
 800b084:	4602      	mov	r2, r0
 800b086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b088:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800b08a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d002      	beq.n	800b096 <prvInitialiseNewTask+0x11a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b090:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b092:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b094:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b096:	bf00      	nop
 800b098:	3720      	adds	r7, #32
 800b09a:	46bd      	mov	sp, r7
 800b09c:	bd80      	pop	{r7, pc}
 800b09e:	bf00      	nop
 800b0a0:	20005a28 	.word	0x20005a28
 800b0a4:	20005a90 	.word	0x20005a90
 800b0a8:	20005af8 	.word	0x20005af8

0800b0ac <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b0ac:	b580      	push	{r7, lr}
 800b0ae:	b082      	sub	sp, #8
 800b0b0:	af00      	add	r7, sp, #0
 800b0b2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b0b4:	f001 f89a 	bl	800c1ec <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b0b8:	4b2a      	ldr	r3, [pc, #168]	@ (800b164 <prvAddNewTaskToReadyList+0xb8>)
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	3301      	adds	r3, #1
 800b0be:	4a29      	ldr	r2, [pc, #164]	@ (800b164 <prvAddNewTaskToReadyList+0xb8>)
 800b0c0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b0c2:	4b29      	ldr	r3, [pc, #164]	@ (800b168 <prvAddNewTaskToReadyList+0xbc>)
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d109      	bne.n	800b0de <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b0ca:	4a27      	ldr	r2, [pc, #156]	@ (800b168 <prvAddNewTaskToReadyList+0xbc>)
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b0d0:	4b24      	ldr	r3, [pc, #144]	@ (800b164 <prvAddNewTaskToReadyList+0xb8>)
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	2b01      	cmp	r3, #1
 800b0d6:	d110      	bne.n	800b0fa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b0d8:	f000 fbe6 	bl	800b8a8 <prvInitialiseTaskLists>
 800b0dc:	e00d      	b.n	800b0fa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b0de:	4b23      	ldr	r3, [pc, #140]	@ (800b16c <prvAddNewTaskToReadyList+0xc0>)
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d109      	bne.n	800b0fa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b0e6:	4b20      	ldr	r3, [pc, #128]	@ (800b168 <prvAddNewTaskToReadyList+0xbc>)
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0f0:	429a      	cmp	r2, r3
 800b0f2:	d802      	bhi.n	800b0fa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b0f4:	4a1c      	ldr	r2, [pc, #112]	@ (800b168 <prvAddNewTaskToReadyList+0xbc>)
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b0fa:	4b1d      	ldr	r3, [pc, #116]	@ (800b170 <prvAddNewTaskToReadyList+0xc4>)
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	3301      	adds	r3, #1
 800b100:	4a1b      	ldr	r2, [pc, #108]	@ (800b170 <prvAddNewTaskToReadyList+0xc4>)
 800b102:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b108:	2201      	movs	r2, #1
 800b10a:	409a      	lsls	r2, r3
 800b10c:	4b19      	ldr	r3, [pc, #100]	@ (800b174 <prvAddNewTaskToReadyList+0xc8>)
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	4313      	orrs	r3, r2
 800b112:	4a18      	ldr	r2, [pc, #96]	@ (800b174 <prvAddNewTaskToReadyList+0xc8>)
 800b114:	6013      	str	r3, [r2, #0]
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b11a:	4613      	mov	r3, r2
 800b11c:	009b      	lsls	r3, r3, #2
 800b11e:	4413      	add	r3, r2
 800b120:	009b      	lsls	r3, r3, #2
 800b122:	4a15      	ldr	r2, [pc, #84]	@ (800b178 <prvAddNewTaskToReadyList+0xcc>)
 800b124:	441a      	add	r2, r3
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	3304      	adds	r3, #4
 800b12a:	4619      	mov	r1, r3
 800b12c:	4610      	mov	r0, r2
 800b12e:	f7ff f8a6 	bl	800a27e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b132:	f001 f88b 	bl	800c24c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b136:	4b0d      	ldr	r3, [pc, #52]	@ (800b16c <prvAddNewTaskToReadyList+0xc0>)
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d00e      	beq.n	800b15c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b13e:	4b0a      	ldr	r3, [pc, #40]	@ (800b168 <prvAddNewTaskToReadyList+0xbc>)
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b148:	429a      	cmp	r2, r3
 800b14a:	d207      	bcs.n	800b15c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b14c:	4b0b      	ldr	r3, [pc, #44]	@ (800b17c <prvAddNewTaskToReadyList+0xd0>)
 800b14e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b152:	601a      	str	r2, [r3, #0]
 800b154:	f3bf 8f4f 	dsb	sy
 800b158:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b15c:	bf00      	nop
 800b15e:	3708      	adds	r7, #8
 800b160:	46bd      	mov	sp, r7
 800b162:	bd80      	pop	{r7, pc}
 800b164:	200009d4 	.word	0x200009d4
 800b168:	200008d4 	.word	0x200008d4
 800b16c:	200009e0 	.word	0x200009e0
 800b170:	200009f0 	.word	0x200009f0
 800b174:	200009dc 	.word	0x200009dc
 800b178:	200008d8 	.word	0x200008d8
 800b17c:	e000ed04 	.word	0xe000ed04

0800b180 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b180:	b580      	push	{r7, lr}
 800b182:	b084      	sub	sp, #16
 800b184:	af00      	add	r7, sp, #0
 800b186:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b188:	2300      	movs	r3, #0
 800b18a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d018      	beq.n	800b1c4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b192:	4b14      	ldr	r3, [pc, #80]	@ (800b1e4 <vTaskDelay+0x64>)
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	2b00      	cmp	r3, #0
 800b198:	d00b      	beq.n	800b1b2 <vTaskDelay+0x32>
	__asm volatile
 800b19a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b19e:	f383 8811 	msr	BASEPRI, r3
 800b1a2:	f3bf 8f6f 	isb	sy
 800b1a6:	f3bf 8f4f 	dsb	sy
 800b1aa:	60bb      	str	r3, [r7, #8]
}
 800b1ac:	bf00      	nop
 800b1ae:	bf00      	nop
 800b1b0:	e7fd      	b.n	800b1ae <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b1b2:	f000 f885 	bl	800b2c0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b1b6:	2100      	movs	r1, #0
 800b1b8:	6878      	ldr	r0, [r7, #4]
 800b1ba:	f000 fec1 	bl	800bf40 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b1be:	f000 f88d 	bl	800b2dc <xTaskResumeAll>
 800b1c2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d107      	bne.n	800b1da <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800b1ca:	4b07      	ldr	r3, [pc, #28]	@ (800b1e8 <vTaskDelay+0x68>)
 800b1cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b1d0:	601a      	str	r2, [r3, #0]
 800b1d2:	f3bf 8f4f 	dsb	sy
 800b1d6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b1da:	bf00      	nop
 800b1dc:	3710      	adds	r7, #16
 800b1de:	46bd      	mov	sp, r7
 800b1e0:	bd80      	pop	{r7, pc}
 800b1e2:	bf00      	nop
 800b1e4:	200009fc 	.word	0x200009fc
 800b1e8:	e000ed04 	.word	0xe000ed04

0800b1ec <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b1ec:	b580      	push	{r7, lr}
 800b1ee:	b08a      	sub	sp, #40	@ 0x28
 800b1f0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b1f6:	2300      	movs	r3, #0
 800b1f8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b1fa:	463a      	mov	r2, r7
 800b1fc:	1d39      	adds	r1, r7, #4
 800b1fe:	f107 0308 	add.w	r3, r7, #8
 800b202:	4618      	mov	r0, r3
 800b204:	f7f6 fea0 	bl	8001f48 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b208:	6839      	ldr	r1, [r7, #0]
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	68ba      	ldr	r2, [r7, #8]
 800b20e:	9202      	str	r2, [sp, #8]
 800b210:	9301      	str	r3, [sp, #4]
 800b212:	2300      	movs	r3, #0
 800b214:	9300      	str	r3, [sp, #0]
 800b216:	2300      	movs	r3, #0
 800b218:	460a      	mov	r2, r1
 800b21a:	4921      	ldr	r1, [pc, #132]	@ (800b2a0 <vTaskStartScheduler+0xb4>)
 800b21c:	4821      	ldr	r0, [pc, #132]	@ (800b2a4 <vTaskStartScheduler+0xb8>)
 800b21e:	f7ff fe09 	bl	800ae34 <xTaskCreateStatic>
 800b222:	4603      	mov	r3, r0
 800b224:	4a20      	ldr	r2, [pc, #128]	@ (800b2a8 <vTaskStartScheduler+0xbc>)
 800b226:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b228:	4b1f      	ldr	r3, [pc, #124]	@ (800b2a8 <vTaskStartScheduler+0xbc>)
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d002      	beq.n	800b236 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b230:	2301      	movs	r3, #1
 800b232:	617b      	str	r3, [r7, #20]
 800b234:	e001      	b.n	800b23a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b236:	2300      	movs	r3, #0
 800b238:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b23a:	697b      	ldr	r3, [r7, #20]
 800b23c:	2b01      	cmp	r3, #1
 800b23e:	d11b      	bne.n	800b278 <vTaskStartScheduler+0x8c>
	__asm volatile
 800b240:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b244:	f383 8811 	msr	BASEPRI, r3
 800b248:	f3bf 8f6f 	isb	sy
 800b24c:	f3bf 8f4f 	dsb	sy
 800b250:	613b      	str	r3, [r7, #16]
}
 800b252:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b254:	4b15      	ldr	r3, [pc, #84]	@ (800b2ac <vTaskStartScheduler+0xc0>)
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	335c      	adds	r3, #92	@ 0x5c
 800b25a:	4a15      	ldr	r2, [pc, #84]	@ (800b2b0 <vTaskStartScheduler+0xc4>)
 800b25c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b25e:	4b15      	ldr	r3, [pc, #84]	@ (800b2b4 <vTaskStartScheduler+0xc8>)
 800b260:	f04f 32ff 	mov.w	r2, #4294967295
 800b264:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b266:	4b14      	ldr	r3, [pc, #80]	@ (800b2b8 <vTaskStartScheduler+0xcc>)
 800b268:	2201      	movs	r2, #1
 800b26a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800b26c:	4b13      	ldr	r3, [pc, #76]	@ (800b2bc <vTaskStartScheduler+0xd0>)
 800b26e:	2200      	movs	r2, #0
 800b270:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b272:	f000 ff49 	bl	800c108 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b276:	e00f      	b.n	800b298 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b278:	697b      	ldr	r3, [r7, #20]
 800b27a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b27e:	d10b      	bne.n	800b298 <vTaskStartScheduler+0xac>
	__asm volatile
 800b280:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b284:	f383 8811 	msr	BASEPRI, r3
 800b288:	f3bf 8f6f 	isb	sy
 800b28c:	f3bf 8f4f 	dsb	sy
 800b290:	60fb      	str	r3, [r7, #12]
}
 800b292:	bf00      	nop
 800b294:	bf00      	nop
 800b296:	e7fd      	b.n	800b294 <vTaskStartScheduler+0xa8>
}
 800b298:	bf00      	nop
 800b29a:	3718      	adds	r7, #24
 800b29c:	46bd      	mov	sp, r7
 800b29e:	bd80      	pop	{r7, pc}
 800b2a0:	08011fbc 	.word	0x08011fbc
 800b2a4:	0800b879 	.word	0x0800b879
 800b2a8:	200009f8 	.word	0x200009f8
 800b2ac:	200008d4 	.word	0x200008d4
 800b2b0:	20000284 	.word	0x20000284
 800b2b4:	200009f4 	.word	0x200009f4
 800b2b8:	200009e0 	.word	0x200009e0
 800b2bc:	200009d8 	.word	0x200009d8

0800b2c0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b2c0:	b480      	push	{r7}
 800b2c2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800b2c4:	4b04      	ldr	r3, [pc, #16]	@ (800b2d8 <vTaskSuspendAll+0x18>)
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	3301      	adds	r3, #1
 800b2ca:	4a03      	ldr	r2, [pc, #12]	@ (800b2d8 <vTaskSuspendAll+0x18>)
 800b2cc:	6013      	str	r3, [r2, #0]
}
 800b2ce:	bf00      	nop
 800b2d0:	46bd      	mov	sp, r7
 800b2d2:	bc80      	pop	{r7}
 800b2d4:	4770      	bx	lr
 800b2d6:	bf00      	nop
 800b2d8:	200009fc 	.word	0x200009fc

0800b2dc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b2dc:	b580      	push	{r7, lr}
 800b2de:	b084      	sub	sp, #16
 800b2e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b2e6:	2300      	movs	r3, #0
 800b2e8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b2ea:	4b42      	ldr	r3, [pc, #264]	@ (800b3f4 <xTaskResumeAll+0x118>)
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d10b      	bne.n	800b30a <xTaskResumeAll+0x2e>
	__asm volatile
 800b2f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2f6:	f383 8811 	msr	BASEPRI, r3
 800b2fa:	f3bf 8f6f 	isb	sy
 800b2fe:	f3bf 8f4f 	dsb	sy
 800b302:	603b      	str	r3, [r7, #0]
}
 800b304:	bf00      	nop
 800b306:	bf00      	nop
 800b308:	e7fd      	b.n	800b306 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b30a:	f000 ff6f 	bl	800c1ec <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b30e:	4b39      	ldr	r3, [pc, #228]	@ (800b3f4 <xTaskResumeAll+0x118>)
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	3b01      	subs	r3, #1
 800b314:	4a37      	ldr	r2, [pc, #220]	@ (800b3f4 <xTaskResumeAll+0x118>)
 800b316:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b318:	4b36      	ldr	r3, [pc, #216]	@ (800b3f4 <xTaskResumeAll+0x118>)
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d161      	bne.n	800b3e4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b320:	4b35      	ldr	r3, [pc, #212]	@ (800b3f8 <xTaskResumeAll+0x11c>)
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	2b00      	cmp	r3, #0
 800b326:	d05d      	beq.n	800b3e4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b328:	e02e      	b.n	800b388 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800b32a:	4b34      	ldr	r3, [pc, #208]	@ (800b3fc <xTaskResumeAll+0x120>)
 800b32c:	68db      	ldr	r3, [r3, #12]
 800b32e:	68db      	ldr	r3, [r3, #12]
 800b330:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	3318      	adds	r3, #24
 800b336:	4618      	mov	r0, r3
 800b338:	f7fe fffc 	bl	800a334 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	3304      	adds	r3, #4
 800b340:	4618      	mov	r0, r3
 800b342:	f7fe fff7 	bl	800a334 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b34a:	2201      	movs	r2, #1
 800b34c:	409a      	lsls	r2, r3
 800b34e:	4b2c      	ldr	r3, [pc, #176]	@ (800b400 <xTaskResumeAll+0x124>)
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	4313      	orrs	r3, r2
 800b354:	4a2a      	ldr	r2, [pc, #168]	@ (800b400 <xTaskResumeAll+0x124>)
 800b356:	6013      	str	r3, [r2, #0]
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b35c:	4613      	mov	r3, r2
 800b35e:	009b      	lsls	r3, r3, #2
 800b360:	4413      	add	r3, r2
 800b362:	009b      	lsls	r3, r3, #2
 800b364:	4a27      	ldr	r2, [pc, #156]	@ (800b404 <xTaskResumeAll+0x128>)
 800b366:	441a      	add	r2, r3
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	3304      	adds	r3, #4
 800b36c:	4619      	mov	r1, r3
 800b36e:	4610      	mov	r0, r2
 800b370:	f7fe ff85 	bl	800a27e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b378:	4b23      	ldr	r3, [pc, #140]	@ (800b408 <xTaskResumeAll+0x12c>)
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b37e:	429a      	cmp	r2, r3
 800b380:	d302      	bcc.n	800b388 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800b382:	4b22      	ldr	r3, [pc, #136]	@ (800b40c <xTaskResumeAll+0x130>)
 800b384:	2201      	movs	r2, #1
 800b386:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b388:	4b1c      	ldr	r3, [pc, #112]	@ (800b3fc <xTaskResumeAll+0x120>)
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d1cc      	bne.n	800b32a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	2b00      	cmp	r3, #0
 800b394:	d001      	beq.n	800b39a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b396:	f000 fb2b 	bl	800b9f0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800b39a:	4b1d      	ldr	r3, [pc, #116]	@ (800b410 <xTaskResumeAll+0x134>)
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d010      	beq.n	800b3c8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b3a6:	f000 f837 	bl	800b418 <xTaskIncrementTick>
 800b3aa:	4603      	mov	r3, r0
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d002      	beq.n	800b3b6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800b3b0:	4b16      	ldr	r3, [pc, #88]	@ (800b40c <xTaskResumeAll+0x130>)
 800b3b2:	2201      	movs	r2, #1
 800b3b4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	3b01      	subs	r3, #1
 800b3ba:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d1f1      	bne.n	800b3a6 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 800b3c2:	4b13      	ldr	r3, [pc, #76]	@ (800b410 <xTaskResumeAll+0x134>)
 800b3c4:	2200      	movs	r2, #0
 800b3c6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b3c8:	4b10      	ldr	r3, [pc, #64]	@ (800b40c <xTaskResumeAll+0x130>)
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d009      	beq.n	800b3e4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b3d0:	2301      	movs	r3, #1
 800b3d2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b3d4:	4b0f      	ldr	r3, [pc, #60]	@ (800b414 <xTaskResumeAll+0x138>)
 800b3d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b3da:	601a      	str	r2, [r3, #0]
 800b3dc:	f3bf 8f4f 	dsb	sy
 800b3e0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b3e4:	f000 ff32 	bl	800c24c <vPortExitCritical>

	return xAlreadyYielded;
 800b3e8:	68bb      	ldr	r3, [r7, #8]
}
 800b3ea:	4618      	mov	r0, r3
 800b3ec:	3710      	adds	r7, #16
 800b3ee:	46bd      	mov	sp, r7
 800b3f0:	bd80      	pop	{r7, pc}
 800b3f2:	bf00      	nop
 800b3f4:	200009fc 	.word	0x200009fc
 800b3f8:	200009d4 	.word	0x200009d4
 800b3fc:	20000994 	.word	0x20000994
 800b400:	200009dc 	.word	0x200009dc
 800b404:	200008d8 	.word	0x200008d8
 800b408:	200008d4 	.word	0x200008d4
 800b40c:	200009e8 	.word	0x200009e8
 800b410:	200009e4 	.word	0x200009e4
 800b414:	e000ed04 	.word	0xe000ed04

0800b418 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b418:	b580      	push	{r7, lr}
 800b41a:	b086      	sub	sp, #24
 800b41c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b41e:	2300      	movs	r3, #0
 800b420:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b422:	4b51      	ldr	r3, [pc, #324]	@ (800b568 <xTaskIncrementTick+0x150>)
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	2b00      	cmp	r3, #0
 800b428:	f040 808e 	bne.w	800b548 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b42c:	4b4f      	ldr	r3, [pc, #316]	@ (800b56c <xTaskIncrementTick+0x154>)
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	3301      	adds	r3, #1
 800b432:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b434:	4a4d      	ldr	r2, [pc, #308]	@ (800b56c <xTaskIncrementTick+0x154>)
 800b436:	693b      	ldr	r3, [r7, #16]
 800b438:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b43a:	693b      	ldr	r3, [r7, #16]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d121      	bne.n	800b484 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800b440:	4b4b      	ldr	r3, [pc, #300]	@ (800b570 <xTaskIncrementTick+0x158>)
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	2b00      	cmp	r3, #0
 800b448:	d00b      	beq.n	800b462 <xTaskIncrementTick+0x4a>
	__asm volatile
 800b44a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b44e:	f383 8811 	msr	BASEPRI, r3
 800b452:	f3bf 8f6f 	isb	sy
 800b456:	f3bf 8f4f 	dsb	sy
 800b45a:	603b      	str	r3, [r7, #0]
}
 800b45c:	bf00      	nop
 800b45e:	bf00      	nop
 800b460:	e7fd      	b.n	800b45e <xTaskIncrementTick+0x46>
 800b462:	4b43      	ldr	r3, [pc, #268]	@ (800b570 <xTaskIncrementTick+0x158>)
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	60fb      	str	r3, [r7, #12]
 800b468:	4b42      	ldr	r3, [pc, #264]	@ (800b574 <xTaskIncrementTick+0x15c>)
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	4a40      	ldr	r2, [pc, #256]	@ (800b570 <xTaskIncrementTick+0x158>)
 800b46e:	6013      	str	r3, [r2, #0]
 800b470:	4a40      	ldr	r2, [pc, #256]	@ (800b574 <xTaskIncrementTick+0x15c>)
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	6013      	str	r3, [r2, #0]
 800b476:	4b40      	ldr	r3, [pc, #256]	@ (800b578 <xTaskIncrementTick+0x160>)
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	3301      	adds	r3, #1
 800b47c:	4a3e      	ldr	r2, [pc, #248]	@ (800b578 <xTaskIncrementTick+0x160>)
 800b47e:	6013      	str	r3, [r2, #0]
 800b480:	f000 fab6 	bl	800b9f0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b484:	4b3d      	ldr	r3, [pc, #244]	@ (800b57c <xTaskIncrementTick+0x164>)
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	693a      	ldr	r2, [r7, #16]
 800b48a:	429a      	cmp	r2, r3
 800b48c:	d34d      	bcc.n	800b52a <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b48e:	4b38      	ldr	r3, [pc, #224]	@ (800b570 <xTaskIncrementTick+0x158>)
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	2b00      	cmp	r3, #0
 800b496:	d101      	bne.n	800b49c <xTaskIncrementTick+0x84>
 800b498:	2301      	movs	r3, #1
 800b49a:	e000      	b.n	800b49e <xTaskIncrementTick+0x86>
 800b49c:	2300      	movs	r3, #0
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d004      	beq.n	800b4ac <xTaskIncrementTick+0x94>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b4a2:	4b36      	ldr	r3, [pc, #216]	@ (800b57c <xTaskIncrementTick+0x164>)
 800b4a4:	f04f 32ff 	mov.w	r2, #4294967295
 800b4a8:	601a      	str	r2, [r3, #0]
					break;
 800b4aa:	e03e      	b.n	800b52a <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800b4ac:	4b30      	ldr	r3, [pc, #192]	@ (800b570 <xTaskIncrementTick+0x158>)
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	68db      	ldr	r3, [r3, #12]
 800b4b2:	68db      	ldr	r3, [r3, #12]
 800b4b4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b4b6:	68bb      	ldr	r3, [r7, #8]
 800b4b8:	685b      	ldr	r3, [r3, #4]
 800b4ba:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b4bc:	693a      	ldr	r2, [r7, #16]
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	429a      	cmp	r2, r3
 800b4c2:	d203      	bcs.n	800b4cc <xTaskIncrementTick+0xb4>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b4c4:	4a2d      	ldr	r2, [pc, #180]	@ (800b57c <xTaskIncrementTick+0x164>)
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	6013      	str	r3, [r2, #0]
						break;
 800b4ca:	e02e      	b.n	800b52a <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b4cc:	68bb      	ldr	r3, [r7, #8]
 800b4ce:	3304      	adds	r3, #4
 800b4d0:	4618      	mov	r0, r3
 800b4d2:	f7fe ff2f 	bl	800a334 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b4d6:	68bb      	ldr	r3, [r7, #8]
 800b4d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d004      	beq.n	800b4e8 <xTaskIncrementTick+0xd0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b4de:	68bb      	ldr	r3, [r7, #8]
 800b4e0:	3318      	adds	r3, #24
 800b4e2:	4618      	mov	r0, r3
 800b4e4:	f7fe ff26 	bl	800a334 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b4e8:	68bb      	ldr	r3, [r7, #8]
 800b4ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4ec:	2201      	movs	r2, #1
 800b4ee:	409a      	lsls	r2, r3
 800b4f0:	4b23      	ldr	r3, [pc, #140]	@ (800b580 <xTaskIncrementTick+0x168>)
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	4313      	orrs	r3, r2
 800b4f6:	4a22      	ldr	r2, [pc, #136]	@ (800b580 <xTaskIncrementTick+0x168>)
 800b4f8:	6013      	str	r3, [r2, #0]
 800b4fa:	68bb      	ldr	r3, [r7, #8]
 800b4fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b4fe:	4613      	mov	r3, r2
 800b500:	009b      	lsls	r3, r3, #2
 800b502:	4413      	add	r3, r2
 800b504:	009b      	lsls	r3, r3, #2
 800b506:	4a1f      	ldr	r2, [pc, #124]	@ (800b584 <xTaskIncrementTick+0x16c>)
 800b508:	441a      	add	r2, r3
 800b50a:	68bb      	ldr	r3, [r7, #8]
 800b50c:	3304      	adds	r3, #4
 800b50e:	4619      	mov	r1, r3
 800b510:	4610      	mov	r0, r2
 800b512:	f7fe feb4 	bl	800a27e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b516:	68bb      	ldr	r3, [r7, #8]
 800b518:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b51a:	4b1b      	ldr	r3, [pc, #108]	@ (800b588 <xTaskIncrementTick+0x170>)
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b520:	429a      	cmp	r2, r3
 800b522:	d3b4      	bcc.n	800b48e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800b524:	2301      	movs	r3, #1
 800b526:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b528:	e7b1      	b.n	800b48e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b52a:	4b17      	ldr	r3, [pc, #92]	@ (800b588 <xTaskIncrementTick+0x170>)
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b530:	4914      	ldr	r1, [pc, #80]	@ (800b584 <xTaskIncrementTick+0x16c>)
 800b532:	4613      	mov	r3, r2
 800b534:	009b      	lsls	r3, r3, #2
 800b536:	4413      	add	r3, r2
 800b538:	009b      	lsls	r3, r3, #2
 800b53a:	440b      	add	r3, r1
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	2b01      	cmp	r3, #1
 800b540:	d907      	bls.n	800b552 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800b542:	2301      	movs	r3, #1
 800b544:	617b      	str	r3, [r7, #20]
 800b546:	e004      	b.n	800b552 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800b548:	4b10      	ldr	r3, [pc, #64]	@ (800b58c <xTaskIncrementTick+0x174>)
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	3301      	adds	r3, #1
 800b54e:	4a0f      	ldr	r2, [pc, #60]	@ (800b58c <xTaskIncrementTick+0x174>)
 800b550:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800b552:	4b0f      	ldr	r3, [pc, #60]	@ (800b590 <xTaskIncrementTick+0x178>)
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	2b00      	cmp	r3, #0
 800b558:	d001      	beq.n	800b55e <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 800b55a:	2301      	movs	r3, #1
 800b55c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800b55e:	697b      	ldr	r3, [r7, #20]
}
 800b560:	4618      	mov	r0, r3
 800b562:	3718      	adds	r7, #24
 800b564:	46bd      	mov	sp, r7
 800b566:	bd80      	pop	{r7, pc}
 800b568:	200009fc 	.word	0x200009fc
 800b56c:	200009d8 	.word	0x200009d8
 800b570:	2000098c 	.word	0x2000098c
 800b574:	20000990 	.word	0x20000990
 800b578:	200009ec 	.word	0x200009ec
 800b57c:	200009f4 	.word	0x200009f4
 800b580:	200009dc 	.word	0x200009dc
 800b584:	200008d8 	.word	0x200008d8
 800b588:	200008d4 	.word	0x200008d4
 800b58c:	200009e4 	.word	0x200009e4
 800b590:	200009e8 	.word	0x200009e8

0800b594 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b594:	b480      	push	{r7}
 800b596:	b087      	sub	sp, #28
 800b598:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b59a:	4b29      	ldr	r3, [pc, #164]	@ (800b640 <vTaskSwitchContext+0xac>)
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d003      	beq.n	800b5aa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b5a2:	4b28      	ldr	r3, [pc, #160]	@ (800b644 <vTaskSwitchContext+0xb0>)
 800b5a4:	2201      	movs	r2, #1
 800b5a6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b5a8:	e045      	b.n	800b636 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800b5aa:	4b26      	ldr	r3, [pc, #152]	@ (800b644 <vTaskSwitchContext+0xb0>)
 800b5ac:	2200      	movs	r2, #0
 800b5ae:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800b5b0:	4b25      	ldr	r3, [pc, #148]	@ (800b648 <vTaskSwitchContext+0xb4>)
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	fab3 f383 	clz	r3, r3
 800b5bc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800b5be:	7afb      	ldrb	r3, [r7, #11]
 800b5c0:	f1c3 031f 	rsb	r3, r3, #31
 800b5c4:	617b      	str	r3, [r7, #20]
 800b5c6:	4921      	ldr	r1, [pc, #132]	@ (800b64c <vTaskSwitchContext+0xb8>)
 800b5c8:	697a      	ldr	r2, [r7, #20]
 800b5ca:	4613      	mov	r3, r2
 800b5cc:	009b      	lsls	r3, r3, #2
 800b5ce:	4413      	add	r3, r2
 800b5d0:	009b      	lsls	r3, r3, #2
 800b5d2:	440b      	add	r3, r1
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d10b      	bne.n	800b5f2 <vTaskSwitchContext+0x5e>
	__asm volatile
 800b5da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5de:	f383 8811 	msr	BASEPRI, r3
 800b5e2:	f3bf 8f6f 	isb	sy
 800b5e6:	f3bf 8f4f 	dsb	sy
 800b5ea:	607b      	str	r3, [r7, #4]
}
 800b5ec:	bf00      	nop
 800b5ee:	bf00      	nop
 800b5f0:	e7fd      	b.n	800b5ee <vTaskSwitchContext+0x5a>
 800b5f2:	697a      	ldr	r2, [r7, #20]
 800b5f4:	4613      	mov	r3, r2
 800b5f6:	009b      	lsls	r3, r3, #2
 800b5f8:	4413      	add	r3, r2
 800b5fa:	009b      	lsls	r3, r3, #2
 800b5fc:	4a13      	ldr	r2, [pc, #76]	@ (800b64c <vTaskSwitchContext+0xb8>)
 800b5fe:	4413      	add	r3, r2
 800b600:	613b      	str	r3, [r7, #16]
 800b602:	693b      	ldr	r3, [r7, #16]
 800b604:	685b      	ldr	r3, [r3, #4]
 800b606:	685a      	ldr	r2, [r3, #4]
 800b608:	693b      	ldr	r3, [r7, #16]
 800b60a:	605a      	str	r2, [r3, #4]
 800b60c:	693b      	ldr	r3, [r7, #16]
 800b60e:	685a      	ldr	r2, [r3, #4]
 800b610:	693b      	ldr	r3, [r7, #16]
 800b612:	3308      	adds	r3, #8
 800b614:	429a      	cmp	r2, r3
 800b616:	d104      	bne.n	800b622 <vTaskSwitchContext+0x8e>
 800b618:	693b      	ldr	r3, [r7, #16]
 800b61a:	685b      	ldr	r3, [r3, #4]
 800b61c:	685a      	ldr	r2, [r3, #4]
 800b61e:	693b      	ldr	r3, [r7, #16]
 800b620:	605a      	str	r2, [r3, #4]
 800b622:	693b      	ldr	r3, [r7, #16]
 800b624:	685b      	ldr	r3, [r3, #4]
 800b626:	68db      	ldr	r3, [r3, #12]
 800b628:	4a09      	ldr	r2, [pc, #36]	@ (800b650 <vTaskSwitchContext+0xbc>)
 800b62a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b62c:	4b08      	ldr	r3, [pc, #32]	@ (800b650 <vTaskSwitchContext+0xbc>)
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	335c      	adds	r3, #92	@ 0x5c
 800b632:	4a08      	ldr	r2, [pc, #32]	@ (800b654 <vTaskSwitchContext+0xc0>)
 800b634:	6013      	str	r3, [r2, #0]
}
 800b636:	bf00      	nop
 800b638:	371c      	adds	r7, #28
 800b63a:	46bd      	mov	sp, r7
 800b63c:	bc80      	pop	{r7}
 800b63e:	4770      	bx	lr
 800b640:	200009fc 	.word	0x200009fc
 800b644:	200009e8 	.word	0x200009e8
 800b648:	200009dc 	.word	0x200009dc
 800b64c:	200008d8 	.word	0x200008d8
 800b650:	200008d4 	.word	0x200008d4
 800b654:	20000284 	.word	0x20000284

0800b658 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b658:	b580      	push	{r7, lr}
 800b65a:	b084      	sub	sp, #16
 800b65c:	af00      	add	r7, sp, #0
 800b65e:	6078      	str	r0, [r7, #4]
 800b660:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	2b00      	cmp	r3, #0
 800b666:	d10b      	bne.n	800b680 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800b668:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b66c:	f383 8811 	msr	BASEPRI, r3
 800b670:	f3bf 8f6f 	isb	sy
 800b674:	f3bf 8f4f 	dsb	sy
 800b678:	60fb      	str	r3, [r7, #12]
}
 800b67a:	bf00      	nop
 800b67c:	bf00      	nop
 800b67e:	e7fd      	b.n	800b67c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b680:	4b07      	ldr	r3, [pc, #28]	@ (800b6a0 <vTaskPlaceOnEventList+0x48>)
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	3318      	adds	r3, #24
 800b686:	4619      	mov	r1, r3
 800b688:	6878      	ldr	r0, [r7, #4]
 800b68a:	f7fe fe1b 	bl	800a2c4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b68e:	2101      	movs	r1, #1
 800b690:	6838      	ldr	r0, [r7, #0]
 800b692:	f000 fc55 	bl	800bf40 <prvAddCurrentTaskToDelayedList>
}
 800b696:	bf00      	nop
 800b698:	3710      	adds	r7, #16
 800b69a:	46bd      	mov	sp, r7
 800b69c:	bd80      	pop	{r7, pc}
 800b69e:	bf00      	nop
 800b6a0:	200008d4 	.word	0x200008d4

0800b6a4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b6a4:	b580      	push	{r7, lr}
 800b6a6:	b086      	sub	sp, #24
 800b6a8:	af00      	add	r7, sp, #0
 800b6aa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	68db      	ldr	r3, [r3, #12]
 800b6b0:	68db      	ldr	r3, [r3, #12]
 800b6b2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b6b4:	693b      	ldr	r3, [r7, #16]
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d10b      	bne.n	800b6d2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800b6ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6be:	f383 8811 	msr	BASEPRI, r3
 800b6c2:	f3bf 8f6f 	isb	sy
 800b6c6:	f3bf 8f4f 	dsb	sy
 800b6ca:	60fb      	str	r3, [r7, #12]
}
 800b6cc:	bf00      	nop
 800b6ce:	bf00      	nop
 800b6d0:	e7fd      	b.n	800b6ce <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b6d2:	693b      	ldr	r3, [r7, #16]
 800b6d4:	3318      	adds	r3, #24
 800b6d6:	4618      	mov	r0, r3
 800b6d8:	f7fe fe2c 	bl	800a334 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b6dc:	4b1d      	ldr	r3, [pc, #116]	@ (800b754 <xTaskRemoveFromEventList+0xb0>)
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d11c      	bne.n	800b71e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b6e4:	693b      	ldr	r3, [r7, #16]
 800b6e6:	3304      	adds	r3, #4
 800b6e8:	4618      	mov	r0, r3
 800b6ea:	f7fe fe23 	bl	800a334 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b6ee:	693b      	ldr	r3, [r7, #16]
 800b6f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6f2:	2201      	movs	r2, #1
 800b6f4:	409a      	lsls	r2, r3
 800b6f6:	4b18      	ldr	r3, [pc, #96]	@ (800b758 <xTaskRemoveFromEventList+0xb4>)
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	4313      	orrs	r3, r2
 800b6fc:	4a16      	ldr	r2, [pc, #88]	@ (800b758 <xTaskRemoveFromEventList+0xb4>)
 800b6fe:	6013      	str	r3, [r2, #0]
 800b700:	693b      	ldr	r3, [r7, #16]
 800b702:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b704:	4613      	mov	r3, r2
 800b706:	009b      	lsls	r3, r3, #2
 800b708:	4413      	add	r3, r2
 800b70a:	009b      	lsls	r3, r3, #2
 800b70c:	4a13      	ldr	r2, [pc, #76]	@ (800b75c <xTaskRemoveFromEventList+0xb8>)
 800b70e:	441a      	add	r2, r3
 800b710:	693b      	ldr	r3, [r7, #16]
 800b712:	3304      	adds	r3, #4
 800b714:	4619      	mov	r1, r3
 800b716:	4610      	mov	r0, r2
 800b718:	f7fe fdb1 	bl	800a27e <vListInsertEnd>
 800b71c:	e005      	b.n	800b72a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b71e:	693b      	ldr	r3, [r7, #16]
 800b720:	3318      	adds	r3, #24
 800b722:	4619      	mov	r1, r3
 800b724:	480e      	ldr	r0, [pc, #56]	@ (800b760 <xTaskRemoveFromEventList+0xbc>)
 800b726:	f7fe fdaa 	bl	800a27e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b72a:	693b      	ldr	r3, [r7, #16]
 800b72c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b72e:	4b0d      	ldr	r3, [pc, #52]	@ (800b764 <xTaskRemoveFromEventList+0xc0>)
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b734:	429a      	cmp	r2, r3
 800b736:	d905      	bls.n	800b744 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b738:	2301      	movs	r3, #1
 800b73a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b73c:	4b0a      	ldr	r3, [pc, #40]	@ (800b768 <xTaskRemoveFromEventList+0xc4>)
 800b73e:	2201      	movs	r2, #1
 800b740:	601a      	str	r2, [r3, #0]
 800b742:	e001      	b.n	800b748 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800b744:	2300      	movs	r3, #0
 800b746:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800b748:	697b      	ldr	r3, [r7, #20]
}
 800b74a:	4618      	mov	r0, r3
 800b74c:	3718      	adds	r7, #24
 800b74e:	46bd      	mov	sp, r7
 800b750:	bd80      	pop	{r7, pc}
 800b752:	bf00      	nop
 800b754:	200009fc 	.word	0x200009fc
 800b758:	200009dc 	.word	0x200009dc
 800b75c:	200008d8 	.word	0x200008d8
 800b760:	20000994 	.word	0x20000994
 800b764:	200008d4 	.word	0x200008d4
 800b768:	200009e8 	.word	0x200009e8

0800b76c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b76c:	b480      	push	{r7}
 800b76e:	b083      	sub	sp, #12
 800b770:	af00      	add	r7, sp, #0
 800b772:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b774:	4b06      	ldr	r3, [pc, #24]	@ (800b790 <vTaskInternalSetTimeOutState+0x24>)
 800b776:	681a      	ldr	r2, [r3, #0]
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b77c:	4b05      	ldr	r3, [pc, #20]	@ (800b794 <vTaskInternalSetTimeOutState+0x28>)
 800b77e:	681a      	ldr	r2, [r3, #0]
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	605a      	str	r2, [r3, #4]
}
 800b784:	bf00      	nop
 800b786:	370c      	adds	r7, #12
 800b788:	46bd      	mov	sp, r7
 800b78a:	bc80      	pop	{r7}
 800b78c:	4770      	bx	lr
 800b78e:	bf00      	nop
 800b790:	200009ec 	.word	0x200009ec
 800b794:	200009d8 	.word	0x200009d8

0800b798 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b798:	b580      	push	{r7, lr}
 800b79a:	b088      	sub	sp, #32
 800b79c:	af00      	add	r7, sp, #0
 800b79e:	6078      	str	r0, [r7, #4]
 800b7a0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d10b      	bne.n	800b7c0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800b7a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7ac:	f383 8811 	msr	BASEPRI, r3
 800b7b0:	f3bf 8f6f 	isb	sy
 800b7b4:	f3bf 8f4f 	dsb	sy
 800b7b8:	613b      	str	r3, [r7, #16]
}
 800b7ba:	bf00      	nop
 800b7bc:	bf00      	nop
 800b7be:	e7fd      	b.n	800b7bc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b7c0:	683b      	ldr	r3, [r7, #0]
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d10b      	bne.n	800b7de <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800b7c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7ca:	f383 8811 	msr	BASEPRI, r3
 800b7ce:	f3bf 8f6f 	isb	sy
 800b7d2:	f3bf 8f4f 	dsb	sy
 800b7d6:	60fb      	str	r3, [r7, #12]
}
 800b7d8:	bf00      	nop
 800b7da:	bf00      	nop
 800b7dc:	e7fd      	b.n	800b7da <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800b7de:	f000 fd05 	bl	800c1ec <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b7e2:	4b1d      	ldr	r3, [pc, #116]	@ (800b858 <xTaskCheckForTimeOut+0xc0>)
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	685b      	ldr	r3, [r3, #4]
 800b7ec:	69ba      	ldr	r2, [r7, #24]
 800b7ee:	1ad3      	subs	r3, r2, r3
 800b7f0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b7f2:	683b      	ldr	r3, [r7, #0]
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7fa:	d102      	bne.n	800b802 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b7fc:	2300      	movs	r3, #0
 800b7fe:	61fb      	str	r3, [r7, #28]
 800b800:	e023      	b.n	800b84a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	681a      	ldr	r2, [r3, #0]
 800b806:	4b15      	ldr	r3, [pc, #84]	@ (800b85c <xTaskCheckForTimeOut+0xc4>)
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	429a      	cmp	r2, r3
 800b80c:	d007      	beq.n	800b81e <xTaskCheckForTimeOut+0x86>
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	685b      	ldr	r3, [r3, #4]
 800b812:	69ba      	ldr	r2, [r7, #24]
 800b814:	429a      	cmp	r2, r3
 800b816:	d302      	bcc.n	800b81e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b818:	2301      	movs	r3, #1
 800b81a:	61fb      	str	r3, [r7, #28]
 800b81c:	e015      	b.n	800b84a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b81e:	683b      	ldr	r3, [r7, #0]
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	697a      	ldr	r2, [r7, #20]
 800b824:	429a      	cmp	r2, r3
 800b826:	d20b      	bcs.n	800b840 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b828:	683b      	ldr	r3, [r7, #0]
 800b82a:	681a      	ldr	r2, [r3, #0]
 800b82c:	697b      	ldr	r3, [r7, #20]
 800b82e:	1ad2      	subs	r2, r2, r3
 800b830:	683b      	ldr	r3, [r7, #0]
 800b832:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b834:	6878      	ldr	r0, [r7, #4]
 800b836:	f7ff ff99 	bl	800b76c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b83a:	2300      	movs	r3, #0
 800b83c:	61fb      	str	r3, [r7, #28]
 800b83e:	e004      	b.n	800b84a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800b840:	683b      	ldr	r3, [r7, #0]
 800b842:	2200      	movs	r2, #0
 800b844:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b846:	2301      	movs	r3, #1
 800b848:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b84a:	f000 fcff 	bl	800c24c <vPortExitCritical>

	return xReturn;
 800b84e:	69fb      	ldr	r3, [r7, #28]
}
 800b850:	4618      	mov	r0, r3
 800b852:	3720      	adds	r7, #32
 800b854:	46bd      	mov	sp, r7
 800b856:	bd80      	pop	{r7, pc}
 800b858:	200009d8 	.word	0x200009d8
 800b85c:	200009ec 	.word	0x200009ec

0800b860 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b860:	b480      	push	{r7}
 800b862:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b864:	4b03      	ldr	r3, [pc, #12]	@ (800b874 <vTaskMissedYield+0x14>)
 800b866:	2201      	movs	r2, #1
 800b868:	601a      	str	r2, [r3, #0]
}
 800b86a:	bf00      	nop
 800b86c:	46bd      	mov	sp, r7
 800b86e:	bc80      	pop	{r7}
 800b870:	4770      	bx	lr
 800b872:	bf00      	nop
 800b874:	200009e8 	.word	0x200009e8

0800b878 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b878:	b580      	push	{r7, lr}
 800b87a:	b082      	sub	sp, #8
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b880:	f000 f852 	bl	800b928 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b884:	4b06      	ldr	r3, [pc, #24]	@ (800b8a0 <prvIdleTask+0x28>)
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	2b01      	cmp	r3, #1
 800b88a:	d9f9      	bls.n	800b880 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b88c:	4b05      	ldr	r3, [pc, #20]	@ (800b8a4 <prvIdleTask+0x2c>)
 800b88e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b892:	601a      	str	r2, [r3, #0]
 800b894:	f3bf 8f4f 	dsb	sy
 800b898:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b89c:	e7f0      	b.n	800b880 <prvIdleTask+0x8>
 800b89e:	bf00      	nop
 800b8a0:	200008d8 	.word	0x200008d8
 800b8a4:	e000ed04 	.word	0xe000ed04

0800b8a8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b8a8:	b580      	push	{r7, lr}
 800b8aa:	b082      	sub	sp, #8
 800b8ac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	607b      	str	r3, [r7, #4]
 800b8b2:	e00c      	b.n	800b8ce <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b8b4:	687a      	ldr	r2, [r7, #4]
 800b8b6:	4613      	mov	r3, r2
 800b8b8:	009b      	lsls	r3, r3, #2
 800b8ba:	4413      	add	r3, r2
 800b8bc:	009b      	lsls	r3, r3, #2
 800b8be:	4a12      	ldr	r2, [pc, #72]	@ (800b908 <prvInitialiseTaskLists+0x60>)
 800b8c0:	4413      	add	r3, r2
 800b8c2:	4618      	mov	r0, r3
 800b8c4:	f7fe fcb0 	bl	800a228 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	3301      	adds	r3, #1
 800b8cc:	607b      	str	r3, [r7, #4]
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	2b06      	cmp	r3, #6
 800b8d2:	d9ef      	bls.n	800b8b4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b8d4:	480d      	ldr	r0, [pc, #52]	@ (800b90c <prvInitialiseTaskLists+0x64>)
 800b8d6:	f7fe fca7 	bl	800a228 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b8da:	480d      	ldr	r0, [pc, #52]	@ (800b910 <prvInitialiseTaskLists+0x68>)
 800b8dc:	f7fe fca4 	bl	800a228 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b8e0:	480c      	ldr	r0, [pc, #48]	@ (800b914 <prvInitialiseTaskLists+0x6c>)
 800b8e2:	f7fe fca1 	bl	800a228 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b8e6:	480c      	ldr	r0, [pc, #48]	@ (800b918 <prvInitialiseTaskLists+0x70>)
 800b8e8:	f7fe fc9e 	bl	800a228 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b8ec:	480b      	ldr	r0, [pc, #44]	@ (800b91c <prvInitialiseTaskLists+0x74>)
 800b8ee:	f7fe fc9b 	bl	800a228 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b8f2:	4b0b      	ldr	r3, [pc, #44]	@ (800b920 <prvInitialiseTaskLists+0x78>)
 800b8f4:	4a05      	ldr	r2, [pc, #20]	@ (800b90c <prvInitialiseTaskLists+0x64>)
 800b8f6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b8f8:	4b0a      	ldr	r3, [pc, #40]	@ (800b924 <prvInitialiseTaskLists+0x7c>)
 800b8fa:	4a05      	ldr	r2, [pc, #20]	@ (800b910 <prvInitialiseTaskLists+0x68>)
 800b8fc:	601a      	str	r2, [r3, #0]
}
 800b8fe:	bf00      	nop
 800b900:	3708      	adds	r7, #8
 800b902:	46bd      	mov	sp, r7
 800b904:	bd80      	pop	{r7, pc}
 800b906:	bf00      	nop
 800b908:	200008d8 	.word	0x200008d8
 800b90c:	20000964 	.word	0x20000964
 800b910:	20000978 	.word	0x20000978
 800b914:	20000994 	.word	0x20000994
 800b918:	200009a8 	.word	0x200009a8
 800b91c:	200009c0 	.word	0x200009c0
 800b920:	2000098c 	.word	0x2000098c
 800b924:	20000990 	.word	0x20000990

0800b928 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b928:	b580      	push	{r7, lr}
 800b92a:	b082      	sub	sp, #8
 800b92c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b92e:	e019      	b.n	800b964 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b930:	f000 fc5c 	bl	800c1ec <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800b934:	4b10      	ldr	r3, [pc, #64]	@ (800b978 <prvCheckTasksWaitingTermination+0x50>)
 800b936:	68db      	ldr	r3, [r3, #12]
 800b938:	68db      	ldr	r3, [r3, #12]
 800b93a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	3304      	adds	r3, #4
 800b940:	4618      	mov	r0, r3
 800b942:	f7fe fcf7 	bl	800a334 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b946:	4b0d      	ldr	r3, [pc, #52]	@ (800b97c <prvCheckTasksWaitingTermination+0x54>)
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	3b01      	subs	r3, #1
 800b94c:	4a0b      	ldr	r2, [pc, #44]	@ (800b97c <prvCheckTasksWaitingTermination+0x54>)
 800b94e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b950:	4b0b      	ldr	r3, [pc, #44]	@ (800b980 <prvCheckTasksWaitingTermination+0x58>)
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	3b01      	subs	r3, #1
 800b956:	4a0a      	ldr	r2, [pc, #40]	@ (800b980 <prvCheckTasksWaitingTermination+0x58>)
 800b958:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b95a:	f000 fc77 	bl	800c24c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b95e:	6878      	ldr	r0, [r7, #4]
 800b960:	f000 f810 	bl	800b984 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b964:	4b06      	ldr	r3, [pc, #24]	@ (800b980 <prvCheckTasksWaitingTermination+0x58>)
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d1e1      	bne.n	800b930 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b96c:	bf00      	nop
 800b96e:	bf00      	nop
 800b970:	3708      	adds	r7, #8
 800b972:	46bd      	mov	sp, r7
 800b974:	bd80      	pop	{r7, pc}
 800b976:	bf00      	nop
 800b978:	200009a8 	.word	0x200009a8
 800b97c:	200009d4 	.word	0x200009d4
 800b980:	200009bc 	.word	0x200009bc

0800b984 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b984:	b580      	push	{r7, lr}
 800b986:	b084      	sub	sp, #16
 800b988:	af00      	add	r7, sp, #0
 800b98a:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	335c      	adds	r3, #92	@ 0x5c
 800b990:	4618      	mov	r0, r3
 800b992:	f003 fa3b 	bl	800ee0c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	f893 30ad 	ldrb.w	r3, [r3, #173]	@ 0xad
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d108      	bne.n	800b9b2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	f000 fdeb 	bl	800c580 <vPortFree>
				vPortFree( pxTCB );
 800b9aa:	6878      	ldr	r0, [r7, #4]
 800b9ac:	f000 fde8 	bl	800c580 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b9b0:	e019      	b.n	800b9e6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	f893 30ad 	ldrb.w	r3, [r3, #173]	@ 0xad
 800b9b8:	2b01      	cmp	r3, #1
 800b9ba:	d103      	bne.n	800b9c4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b9bc:	6878      	ldr	r0, [r7, #4]
 800b9be:	f000 fddf 	bl	800c580 <vPortFree>
	}
 800b9c2:	e010      	b.n	800b9e6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	f893 30ad 	ldrb.w	r3, [r3, #173]	@ 0xad
 800b9ca:	2b02      	cmp	r3, #2
 800b9cc:	d00b      	beq.n	800b9e6 <prvDeleteTCB+0x62>
	__asm volatile
 800b9ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9d2:	f383 8811 	msr	BASEPRI, r3
 800b9d6:	f3bf 8f6f 	isb	sy
 800b9da:	f3bf 8f4f 	dsb	sy
 800b9de:	60fb      	str	r3, [r7, #12]
}
 800b9e0:	bf00      	nop
 800b9e2:	bf00      	nop
 800b9e4:	e7fd      	b.n	800b9e2 <prvDeleteTCB+0x5e>
	}
 800b9e6:	bf00      	nop
 800b9e8:	3710      	adds	r7, #16
 800b9ea:	46bd      	mov	sp, r7
 800b9ec:	bd80      	pop	{r7, pc}
	...

0800b9f0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b9f0:	b480      	push	{r7}
 800b9f2:	b083      	sub	sp, #12
 800b9f4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b9f6:	4b0e      	ldr	r3, [pc, #56]	@ (800ba30 <prvResetNextTaskUnblockTime+0x40>)
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d101      	bne.n	800ba04 <prvResetNextTaskUnblockTime+0x14>
 800ba00:	2301      	movs	r3, #1
 800ba02:	e000      	b.n	800ba06 <prvResetNextTaskUnblockTime+0x16>
 800ba04:	2300      	movs	r3, #0
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d004      	beq.n	800ba14 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ba0a:	4b0a      	ldr	r3, [pc, #40]	@ (800ba34 <prvResetNextTaskUnblockTime+0x44>)
 800ba0c:	f04f 32ff 	mov.w	r2, #4294967295
 800ba10:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ba12:	e008      	b.n	800ba26 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800ba14:	4b06      	ldr	r3, [pc, #24]	@ (800ba30 <prvResetNextTaskUnblockTime+0x40>)
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	68db      	ldr	r3, [r3, #12]
 800ba1a:	68db      	ldr	r3, [r3, #12]
 800ba1c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	685b      	ldr	r3, [r3, #4]
 800ba22:	4a04      	ldr	r2, [pc, #16]	@ (800ba34 <prvResetNextTaskUnblockTime+0x44>)
 800ba24:	6013      	str	r3, [r2, #0]
}
 800ba26:	bf00      	nop
 800ba28:	370c      	adds	r7, #12
 800ba2a:	46bd      	mov	sp, r7
 800ba2c:	bc80      	pop	{r7}
 800ba2e:	4770      	bx	lr
 800ba30:	2000098c 	.word	0x2000098c
 800ba34:	200009f4 	.word	0x200009f4

0800ba38 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ba38:	b480      	push	{r7}
 800ba3a:	b083      	sub	sp, #12
 800ba3c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ba3e:	4b0b      	ldr	r3, [pc, #44]	@ (800ba6c <xTaskGetSchedulerState+0x34>)
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d102      	bne.n	800ba4c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ba46:	2301      	movs	r3, #1
 800ba48:	607b      	str	r3, [r7, #4]
 800ba4a:	e008      	b.n	800ba5e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ba4c:	4b08      	ldr	r3, [pc, #32]	@ (800ba70 <xTaskGetSchedulerState+0x38>)
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d102      	bne.n	800ba5a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ba54:	2302      	movs	r3, #2
 800ba56:	607b      	str	r3, [r7, #4]
 800ba58:	e001      	b.n	800ba5e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ba5a:	2300      	movs	r3, #0
 800ba5c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ba5e:	687b      	ldr	r3, [r7, #4]
	}
 800ba60:	4618      	mov	r0, r3
 800ba62:	370c      	adds	r7, #12
 800ba64:	46bd      	mov	sp, r7
 800ba66:	bc80      	pop	{r7}
 800ba68:	4770      	bx	lr
 800ba6a:	bf00      	nop
 800ba6c:	200009e0 	.word	0x200009e0
 800ba70:	200009fc 	.word	0x200009fc

0800ba74 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ba74:	b580      	push	{r7, lr}
 800ba76:	b086      	sub	sp, #24
 800ba78:	af00      	add	r7, sp, #0
 800ba7a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ba80:	2300      	movs	r3, #0
 800ba82:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d070      	beq.n	800bb6c <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ba8a:	4b3b      	ldr	r3, [pc, #236]	@ (800bb78 <xTaskPriorityDisinherit+0x104>)
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	693a      	ldr	r2, [r7, #16]
 800ba90:	429a      	cmp	r2, r3
 800ba92:	d00b      	beq.n	800baac <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800ba94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba98:	f383 8811 	msr	BASEPRI, r3
 800ba9c:	f3bf 8f6f 	isb	sy
 800baa0:	f3bf 8f4f 	dsb	sy
 800baa4:	60fb      	str	r3, [r7, #12]
}
 800baa6:	bf00      	nop
 800baa8:	bf00      	nop
 800baaa:	e7fd      	b.n	800baa8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800baac:	693b      	ldr	r3, [r7, #16]
 800baae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d10b      	bne.n	800bacc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800bab4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bab8:	f383 8811 	msr	BASEPRI, r3
 800babc:	f3bf 8f6f 	isb	sy
 800bac0:	f3bf 8f4f 	dsb	sy
 800bac4:	60bb      	str	r3, [r7, #8]
}
 800bac6:	bf00      	nop
 800bac8:	bf00      	nop
 800baca:	e7fd      	b.n	800bac8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800bacc:	693b      	ldr	r3, [r7, #16]
 800bace:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bad0:	1e5a      	subs	r2, r3, #1
 800bad2:	693b      	ldr	r3, [r7, #16]
 800bad4:	659a      	str	r2, [r3, #88]	@ 0x58

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800bad6:	693b      	ldr	r3, [r7, #16]
 800bad8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bada:	693b      	ldr	r3, [r7, #16]
 800badc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bade:	429a      	cmp	r2, r3
 800bae0:	d044      	beq.n	800bb6c <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800bae2:	693b      	ldr	r3, [r7, #16]
 800bae4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d140      	bne.n	800bb6c <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800baea:	693b      	ldr	r3, [r7, #16]
 800baec:	3304      	adds	r3, #4
 800baee:	4618      	mov	r0, r3
 800baf0:	f7fe fc20 	bl	800a334 <uxListRemove>
 800baf4:	4603      	mov	r3, r0
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d115      	bne.n	800bb26 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800bafa:	693b      	ldr	r3, [r7, #16]
 800bafc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bafe:	491f      	ldr	r1, [pc, #124]	@ (800bb7c <xTaskPriorityDisinherit+0x108>)
 800bb00:	4613      	mov	r3, r2
 800bb02:	009b      	lsls	r3, r3, #2
 800bb04:	4413      	add	r3, r2
 800bb06:	009b      	lsls	r3, r3, #2
 800bb08:	440b      	add	r3, r1
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d10a      	bne.n	800bb26 <xTaskPriorityDisinherit+0xb2>
 800bb10:	693b      	ldr	r3, [r7, #16]
 800bb12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb14:	2201      	movs	r2, #1
 800bb16:	fa02 f303 	lsl.w	r3, r2, r3
 800bb1a:	43da      	mvns	r2, r3
 800bb1c:	4b18      	ldr	r3, [pc, #96]	@ (800bb80 <xTaskPriorityDisinherit+0x10c>)
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	4013      	ands	r3, r2
 800bb22:	4a17      	ldr	r2, [pc, #92]	@ (800bb80 <xTaskPriorityDisinherit+0x10c>)
 800bb24:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800bb26:	693b      	ldr	r3, [r7, #16]
 800bb28:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bb2a:	693b      	ldr	r3, [r7, #16]
 800bb2c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bb2e:	693b      	ldr	r3, [r7, #16]
 800bb30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb32:	f1c3 0207 	rsb	r2, r3, #7
 800bb36:	693b      	ldr	r3, [r7, #16]
 800bb38:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800bb3a:	693b      	ldr	r3, [r7, #16]
 800bb3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb3e:	2201      	movs	r2, #1
 800bb40:	409a      	lsls	r2, r3
 800bb42:	4b0f      	ldr	r3, [pc, #60]	@ (800bb80 <xTaskPriorityDisinherit+0x10c>)
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	4313      	orrs	r3, r2
 800bb48:	4a0d      	ldr	r2, [pc, #52]	@ (800bb80 <xTaskPriorityDisinherit+0x10c>)
 800bb4a:	6013      	str	r3, [r2, #0]
 800bb4c:	693b      	ldr	r3, [r7, #16]
 800bb4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb50:	4613      	mov	r3, r2
 800bb52:	009b      	lsls	r3, r3, #2
 800bb54:	4413      	add	r3, r2
 800bb56:	009b      	lsls	r3, r3, #2
 800bb58:	4a08      	ldr	r2, [pc, #32]	@ (800bb7c <xTaskPriorityDisinherit+0x108>)
 800bb5a:	441a      	add	r2, r3
 800bb5c:	693b      	ldr	r3, [r7, #16]
 800bb5e:	3304      	adds	r3, #4
 800bb60:	4619      	mov	r1, r3
 800bb62:	4610      	mov	r0, r2
 800bb64:	f7fe fb8b 	bl	800a27e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800bb68:	2301      	movs	r3, #1
 800bb6a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bb6c:	697b      	ldr	r3, [r7, #20]
	}
 800bb6e:	4618      	mov	r0, r3
 800bb70:	3718      	adds	r7, #24
 800bb72:	46bd      	mov	sp, r7
 800bb74:	bd80      	pop	{r7, pc}
 800bb76:	bf00      	nop
 800bb78:	200008d4 	.word	0x200008d4
 800bb7c:	200008d8 	.word	0x200008d8
 800bb80:	200009dc 	.word	0x200009dc

0800bb84 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800bb84:	b580      	push	{r7, lr}
 800bb86:	b086      	sub	sp, #24
 800bb88:	af00      	add	r7, sp, #0
 800bb8a:	60f8      	str	r0, [r7, #12]
 800bb8c:	60b9      	str	r1, [r7, #8]
 800bb8e:	607a      	str	r2, [r7, #4]
 800bb90:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800bb92:	f000 fb2b 	bl	800c1ec <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800bb96:	4b29      	ldr	r3, [pc, #164]	@ (800bc3c <xTaskNotifyWait+0xb8>)
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 800bb9e:	b2db      	uxtb	r3, r3
 800bba0:	2b02      	cmp	r3, #2
 800bba2:	d01c      	beq.n	800bbde <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800bba4:	4b25      	ldr	r3, [pc, #148]	@ (800bc3c <xTaskNotifyWait+0xb8>)
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	f8d3 10a8 	ldr.w	r1, [r3, #168]	@ 0xa8
 800bbac:	68fa      	ldr	r2, [r7, #12]
 800bbae:	43d2      	mvns	r2, r2
 800bbb0:	400a      	ands	r2, r1
 800bbb2:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800bbb6:	4b21      	ldr	r3, [pc, #132]	@ (800bc3c <xTaskNotifyWait+0xb8>)
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	2201      	movs	r2, #1
 800bbbc:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac

				if( xTicksToWait > ( TickType_t ) 0 )
 800bbc0:	683b      	ldr	r3, [r7, #0]
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d00b      	beq.n	800bbde <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bbc6:	2101      	movs	r1, #1
 800bbc8:	6838      	ldr	r0, [r7, #0]
 800bbca:	f000 f9b9 	bl	800bf40 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800bbce:	4b1c      	ldr	r3, [pc, #112]	@ (800bc40 <xTaskNotifyWait+0xbc>)
 800bbd0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bbd4:	601a      	str	r2, [r3, #0]
 800bbd6:	f3bf 8f4f 	dsb	sy
 800bbda:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800bbde:	f000 fb35 	bl	800c24c <vPortExitCritical>

		taskENTER_CRITICAL();
 800bbe2:	f000 fb03 	bl	800c1ec <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d005      	beq.n	800bbf8 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800bbec:	4b13      	ldr	r3, [pc, #76]	@ (800bc3c <xTaskNotifyWait+0xb8>)
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	f8d3 20a8 	ldr.w	r2, [r3, #168]	@ 0xa8
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800bbf8:	4b10      	ldr	r3, [pc, #64]	@ (800bc3c <xTaskNotifyWait+0xb8>)
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 800bc00:	b2db      	uxtb	r3, r3
 800bc02:	2b02      	cmp	r3, #2
 800bc04:	d002      	beq.n	800bc0c <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800bc06:	2300      	movs	r3, #0
 800bc08:	617b      	str	r3, [r7, #20]
 800bc0a:	e00a      	b.n	800bc22 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800bc0c:	4b0b      	ldr	r3, [pc, #44]	@ (800bc3c <xTaskNotifyWait+0xb8>)
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	f8d3 10a8 	ldr.w	r1, [r3, #168]	@ 0xa8
 800bc14:	68ba      	ldr	r2, [r7, #8]
 800bc16:	43d2      	mvns	r2, r2
 800bc18:	400a      	ands	r2, r1
 800bc1a:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
				xReturn = pdTRUE;
 800bc1e:	2301      	movs	r3, #1
 800bc20:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bc22:	4b06      	ldr	r3, [pc, #24]	@ (800bc3c <xTaskNotifyWait+0xb8>)
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	2200      	movs	r2, #0
 800bc28:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
		}
		taskEXIT_CRITICAL();
 800bc2c:	f000 fb0e 	bl	800c24c <vPortExitCritical>

		return xReturn;
 800bc30:	697b      	ldr	r3, [r7, #20]
	}
 800bc32:	4618      	mov	r0, r3
 800bc34:	3718      	adds	r7, #24
 800bc36:	46bd      	mov	sp, r7
 800bc38:	bd80      	pop	{r7, pc}
 800bc3a:	bf00      	nop
 800bc3c:	200008d4 	.word	0x200008d4
 800bc40:	e000ed04 	.word	0xe000ed04

0800bc44 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800bc44:	b580      	push	{r7, lr}
 800bc46:	b08a      	sub	sp, #40	@ 0x28
 800bc48:	af00      	add	r7, sp, #0
 800bc4a:	60f8      	str	r0, [r7, #12]
 800bc4c:	60b9      	str	r1, [r7, #8]
 800bc4e:	603b      	str	r3, [r7, #0]
 800bc50:	4613      	mov	r3, r2
 800bc52:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800bc54:	2301      	movs	r3, #1
 800bc56:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d10b      	bne.n	800bc76 <xTaskGenericNotify+0x32>
	__asm volatile
 800bc5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc62:	f383 8811 	msr	BASEPRI, r3
 800bc66:	f3bf 8f6f 	isb	sy
 800bc6a:	f3bf 8f4f 	dsb	sy
 800bc6e:	61bb      	str	r3, [r7, #24]
}
 800bc70:	bf00      	nop
 800bc72:	bf00      	nop
 800bc74:	e7fd      	b.n	800bc72 <xTaskGenericNotify+0x2e>
		pxTCB = ( TCB_t * ) xTaskToNotify;
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800bc7a:	f000 fab7 	bl	800c1ec <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800bc7e:	683b      	ldr	r3, [r7, #0]
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d004      	beq.n	800bc8e <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800bc84:	6a3b      	ldr	r3, [r7, #32]
 800bc86:	f8d3 20a8 	ldr.w	r2, [r3, #168]	@ 0xa8
 800bc8a:	683b      	ldr	r3, [r7, #0]
 800bc8c:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800bc8e:	6a3b      	ldr	r3, [r7, #32]
 800bc90:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 800bc94:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800bc96:	6a3b      	ldr	r3, [r7, #32]
 800bc98:	2202      	movs	r2, #2
 800bc9a:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac

			switch( eAction )
 800bc9e:	79fb      	ldrb	r3, [r7, #7]
 800bca0:	2b04      	cmp	r3, #4
 800bca2:	d82e      	bhi.n	800bd02 <xTaskGenericNotify+0xbe>
 800bca4:	a201      	add	r2, pc, #4	@ (adr r2, 800bcac <xTaskGenericNotify+0x68>)
 800bca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcaa:	bf00      	nop
 800bcac:	0800bd03 	.word	0x0800bd03
 800bcb0:	0800bcc1 	.word	0x0800bcc1
 800bcb4:	0800bcd3 	.word	0x0800bcd3
 800bcb8:	0800bce3 	.word	0x0800bce3
 800bcbc:	0800bced 	.word	0x0800bced
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800bcc0:	6a3b      	ldr	r3, [r7, #32]
 800bcc2:	f8d3 20a8 	ldr.w	r2, [r3, #168]	@ 0xa8
 800bcc6:	68bb      	ldr	r3, [r7, #8]
 800bcc8:	431a      	orrs	r2, r3
 800bcca:	6a3b      	ldr	r3, [r7, #32]
 800bccc:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
					break;
 800bcd0:	e017      	b.n	800bd02 <xTaskGenericNotify+0xbe>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800bcd2:	6a3b      	ldr	r3, [r7, #32]
 800bcd4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800bcd8:	1c5a      	adds	r2, r3, #1
 800bcda:	6a3b      	ldr	r3, [r7, #32]
 800bcdc:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
					break;
 800bce0:	e00f      	b.n	800bd02 <xTaskGenericNotify+0xbe>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800bce2:	6a3b      	ldr	r3, [r7, #32]
 800bce4:	68ba      	ldr	r2, [r7, #8]
 800bce6:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
					break;
 800bcea:	e00a      	b.n	800bd02 <xTaskGenericNotify+0xbe>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800bcec:	7ffb      	ldrb	r3, [r7, #31]
 800bcee:	2b02      	cmp	r3, #2
 800bcf0:	d004      	beq.n	800bcfc <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800bcf2:	6a3b      	ldr	r3, [r7, #32]
 800bcf4:	68ba      	ldr	r2, [r7, #8]
 800bcf6:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800bcfa:	e001      	b.n	800bd00 <xTaskGenericNotify+0xbc>
						xReturn = pdFAIL;
 800bcfc:	2300      	movs	r3, #0
 800bcfe:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 800bd00:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800bd02:	7ffb      	ldrb	r3, [r7, #31]
 800bd04:	2b01      	cmp	r3, #1
 800bd06:	d13a      	bne.n	800bd7e <xTaskGenericNotify+0x13a>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bd08:	6a3b      	ldr	r3, [r7, #32]
 800bd0a:	3304      	adds	r3, #4
 800bd0c:	4618      	mov	r0, r3
 800bd0e:	f7fe fb11 	bl	800a334 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800bd12:	6a3b      	ldr	r3, [r7, #32]
 800bd14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd16:	2201      	movs	r2, #1
 800bd18:	409a      	lsls	r2, r3
 800bd1a:	4b1c      	ldr	r3, [pc, #112]	@ (800bd8c <xTaskGenericNotify+0x148>)
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	4313      	orrs	r3, r2
 800bd20:	4a1a      	ldr	r2, [pc, #104]	@ (800bd8c <xTaskGenericNotify+0x148>)
 800bd22:	6013      	str	r3, [r2, #0]
 800bd24:	6a3b      	ldr	r3, [r7, #32]
 800bd26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd28:	4613      	mov	r3, r2
 800bd2a:	009b      	lsls	r3, r3, #2
 800bd2c:	4413      	add	r3, r2
 800bd2e:	009b      	lsls	r3, r3, #2
 800bd30:	4a17      	ldr	r2, [pc, #92]	@ (800bd90 <xTaskGenericNotify+0x14c>)
 800bd32:	441a      	add	r2, r3
 800bd34:	6a3b      	ldr	r3, [r7, #32]
 800bd36:	3304      	adds	r3, #4
 800bd38:	4619      	mov	r1, r3
 800bd3a:	4610      	mov	r0, r2
 800bd3c:	f7fe fa9f 	bl	800a27e <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800bd40:	6a3b      	ldr	r3, [r7, #32]
 800bd42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d00b      	beq.n	800bd60 <xTaskGenericNotify+0x11c>
	__asm volatile
 800bd48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd4c:	f383 8811 	msr	BASEPRI, r3
 800bd50:	f3bf 8f6f 	isb	sy
 800bd54:	f3bf 8f4f 	dsb	sy
 800bd58:	617b      	str	r3, [r7, #20]
}
 800bd5a:	bf00      	nop
 800bd5c:	bf00      	nop
 800bd5e:	e7fd      	b.n	800bd5c <xTaskGenericNotify+0x118>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bd60:	6a3b      	ldr	r3, [r7, #32]
 800bd62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd64:	4b0b      	ldr	r3, [pc, #44]	@ (800bd94 <xTaskGenericNotify+0x150>)
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd6a:	429a      	cmp	r2, r3
 800bd6c:	d907      	bls.n	800bd7e <xTaskGenericNotify+0x13a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800bd6e:	4b0a      	ldr	r3, [pc, #40]	@ (800bd98 <xTaskGenericNotify+0x154>)
 800bd70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bd74:	601a      	str	r2, [r3, #0]
 800bd76:	f3bf 8f4f 	dsb	sy
 800bd7a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800bd7e:	f000 fa65 	bl	800c24c <vPortExitCritical>

		return xReturn;
 800bd82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800bd84:	4618      	mov	r0, r3
 800bd86:	3728      	adds	r7, #40	@ 0x28
 800bd88:	46bd      	mov	sp, r7
 800bd8a:	bd80      	pop	{r7, pc}
 800bd8c:	200009dc 	.word	0x200009dc
 800bd90:	200008d8 	.word	0x200008d8
 800bd94:	200008d4 	.word	0x200008d4
 800bd98:	e000ed04 	.word	0xe000ed04

0800bd9c <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800bd9c:	b580      	push	{r7, lr}
 800bd9e:	b08e      	sub	sp, #56	@ 0x38
 800bda0:	af00      	add	r7, sp, #0
 800bda2:	60f8      	str	r0, [r7, #12]
 800bda4:	60b9      	str	r1, [r7, #8]
 800bda6:	603b      	str	r3, [r7, #0]
 800bda8:	4613      	mov	r3, r2
 800bdaa:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800bdac:	2301      	movs	r3, #1
 800bdae:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d10b      	bne.n	800bdce <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 800bdb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdba:	f383 8811 	msr	BASEPRI, r3
 800bdbe:	f3bf 8f6f 	isb	sy
 800bdc2:	f3bf 8f4f 	dsb	sy
 800bdc6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800bdc8:	bf00      	nop
 800bdca:	bf00      	nop
 800bdcc:	e7fd      	b.n	800bdca <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bdce:	f000 facf 	bl	800c370 <vPortValidateInterruptPriority>

		pxTCB = ( TCB_t * ) xTaskToNotify;
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 800bdd6:	f3ef 8211 	mrs	r2, BASEPRI
 800bdda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdde:	f383 8811 	msr	BASEPRI, r3
 800bde2:	f3bf 8f6f 	isb	sy
 800bde6:	f3bf 8f4f 	dsb	sy
 800bdea:	623a      	str	r2, [r7, #32]
 800bdec:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800bdee:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bdf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800bdf2:	683b      	ldr	r3, [r7, #0]
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d004      	beq.n	800be02 <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800bdf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdfa:	f8d3 20a8 	ldr.w	r2, [r3, #168]	@ 0xa8
 800bdfe:	683b      	ldr	r3, [r7, #0]
 800be00:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800be02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be04:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 800be08:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800be0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be0e:	2202      	movs	r2, #2
 800be10:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac

			switch( eAction )
 800be14:	79fb      	ldrb	r3, [r7, #7]
 800be16:	2b04      	cmp	r3, #4
 800be18:	d82e      	bhi.n	800be78 <xTaskGenericNotifyFromISR+0xdc>
 800be1a:	a201      	add	r2, pc, #4	@ (adr r2, 800be20 <xTaskGenericNotifyFromISR+0x84>)
 800be1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be20:	0800be79 	.word	0x0800be79
 800be24:	0800be35 	.word	0x0800be35
 800be28:	0800be47 	.word	0x0800be47
 800be2c:	0800be57 	.word	0x0800be57
 800be30:	0800be61 	.word	0x0800be61
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800be34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be36:	f8d3 20a8 	ldr.w	r2, [r3, #168]	@ 0xa8
 800be3a:	68bb      	ldr	r3, [r7, #8]
 800be3c:	431a      	orrs	r2, r3
 800be3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be40:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
					break;
 800be44:	e018      	b.n	800be78 <xTaskGenericNotifyFromISR+0xdc>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800be46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be48:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800be4c:	1c5a      	adds	r2, r3, #1
 800be4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be50:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
					break;
 800be54:	e010      	b.n	800be78 <xTaskGenericNotifyFromISR+0xdc>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800be56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be58:	68ba      	ldr	r2, [r7, #8]
 800be5a:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
					break;
 800be5e:	e00b      	b.n	800be78 <xTaskGenericNotifyFromISR+0xdc>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800be60:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800be64:	2b02      	cmp	r3, #2
 800be66:	d004      	beq.n	800be72 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800be68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be6a:	68ba      	ldr	r2, [r7, #8]
 800be6c:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800be70:	e001      	b.n	800be76 <xTaskGenericNotifyFromISR+0xda>
						xReturn = pdFAIL;
 800be72:	2300      	movs	r3, #0
 800be74:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 800be76:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800be78:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800be7c:	2b01      	cmp	r3, #1
 800be7e:	d147      	bne.n	800bf10 <xTaskGenericNotifyFromISR+0x174>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800be80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be84:	2b00      	cmp	r3, #0
 800be86:	d00b      	beq.n	800bea0 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 800be88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be8c:	f383 8811 	msr	BASEPRI, r3
 800be90:	f3bf 8f6f 	isb	sy
 800be94:	f3bf 8f4f 	dsb	sy
 800be98:	61bb      	str	r3, [r7, #24]
}
 800be9a:	bf00      	nop
 800be9c:	bf00      	nop
 800be9e:	e7fd      	b.n	800be9c <xTaskGenericNotifyFromISR+0x100>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bea0:	4b21      	ldr	r3, [pc, #132]	@ (800bf28 <xTaskGenericNotifyFromISR+0x18c>)
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d11c      	bne.n	800bee2 <xTaskGenericNotifyFromISR+0x146>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800beaa:	3304      	adds	r3, #4
 800beac:	4618      	mov	r0, r3
 800beae:	f7fe fa41 	bl	800a334 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800beb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800beb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800beb6:	2201      	movs	r2, #1
 800beb8:	409a      	lsls	r2, r3
 800beba:	4b1c      	ldr	r3, [pc, #112]	@ (800bf2c <xTaskGenericNotifyFromISR+0x190>)
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	4313      	orrs	r3, r2
 800bec0:	4a1a      	ldr	r2, [pc, #104]	@ (800bf2c <xTaskGenericNotifyFromISR+0x190>)
 800bec2:	6013      	str	r3, [r2, #0]
 800bec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bec6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bec8:	4613      	mov	r3, r2
 800beca:	009b      	lsls	r3, r3, #2
 800becc:	4413      	add	r3, r2
 800bece:	009b      	lsls	r3, r3, #2
 800bed0:	4a17      	ldr	r2, [pc, #92]	@ (800bf30 <xTaskGenericNotifyFromISR+0x194>)
 800bed2:	441a      	add	r2, r3
 800bed4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bed6:	3304      	adds	r3, #4
 800bed8:	4619      	mov	r1, r3
 800beda:	4610      	mov	r0, r2
 800bedc:	f7fe f9cf 	bl	800a27e <vListInsertEnd>
 800bee0:	e005      	b.n	800beee <xTaskGenericNotifyFromISR+0x152>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800bee2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bee4:	3318      	adds	r3, #24
 800bee6:	4619      	mov	r1, r3
 800bee8:	4812      	ldr	r0, [pc, #72]	@ (800bf34 <xTaskGenericNotifyFromISR+0x198>)
 800beea:	f7fe f9c8 	bl	800a27e <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800beee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bef0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bef2:	4b11      	ldr	r3, [pc, #68]	@ (800bf38 <xTaskGenericNotifyFromISR+0x19c>)
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bef8:	429a      	cmp	r2, r3
 800befa:	d909      	bls.n	800bf10 <xTaskGenericNotifyFromISR+0x174>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800befc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d003      	beq.n	800bf0a <xTaskGenericNotifyFromISR+0x16e>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800bf02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf04:	2201      	movs	r2, #1
 800bf06:	601a      	str	r2, [r3, #0]
 800bf08:	e002      	b.n	800bf10 <xTaskGenericNotifyFromISR+0x174>
					else
					{
						/* Mark that a yield is pending in case the user is not
						using the "xHigherPriorityTaskWoken" parameter to an ISR
						safe FreeRTOS function. */
						xYieldPending = pdTRUE;
 800bf0a:	4b0c      	ldr	r3, [pc, #48]	@ (800bf3c <xTaskGenericNotifyFromISR+0x1a0>)
 800bf0c:	2201      	movs	r2, #1
 800bf0e:	601a      	str	r2, [r3, #0]
 800bf10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf12:	617b      	str	r3, [r7, #20]
	__asm volatile
 800bf14:	697b      	ldr	r3, [r7, #20]
 800bf16:	f383 8811 	msr	BASEPRI, r3
}
 800bf1a:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800bf1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 800bf1e:	4618      	mov	r0, r3
 800bf20:	3738      	adds	r7, #56	@ 0x38
 800bf22:	46bd      	mov	sp, r7
 800bf24:	bd80      	pop	{r7, pc}
 800bf26:	bf00      	nop
 800bf28:	200009fc 	.word	0x200009fc
 800bf2c:	200009dc 	.word	0x200009dc
 800bf30:	200008d8 	.word	0x200008d8
 800bf34:	20000994 	.word	0x20000994
 800bf38:	200008d4 	.word	0x200008d4
 800bf3c:	200009e8 	.word	0x200009e8

0800bf40 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800bf40:	b580      	push	{r7, lr}
 800bf42:	b084      	sub	sp, #16
 800bf44:	af00      	add	r7, sp, #0
 800bf46:	6078      	str	r0, [r7, #4]
 800bf48:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800bf4a:	4b29      	ldr	r3, [pc, #164]	@ (800bff0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bf50:	4b28      	ldr	r3, [pc, #160]	@ (800bff4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	3304      	adds	r3, #4
 800bf56:	4618      	mov	r0, r3
 800bf58:	f7fe f9ec 	bl	800a334 <uxListRemove>
 800bf5c:	4603      	mov	r3, r0
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d10b      	bne.n	800bf7a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800bf62:	4b24      	ldr	r3, [pc, #144]	@ (800bff4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf68:	2201      	movs	r2, #1
 800bf6a:	fa02 f303 	lsl.w	r3, r2, r3
 800bf6e:	43da      	mvns	r2, r3
 800bf70:	4b21      	ldr	r3, [pc, #132]	@ (800bff8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	4013      	ands	r3, r2
 800bf76:	4a20      	ldr	r2, [pc, #128]	@ (800bff8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800bf78:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf80:	d10a      	bne.n	800bf98 <prvAddCurrentTaskToDelayedList+0x58>
 800bf82:	683b      	ldr	r3, [r7, #0]
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d007      	beq.n	800bf98 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bf88:	4b1a      	ldr	r3, [pc, #104]	@ (800bff4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	3304      	adds	r3, #4
 800bf8e:	4619      	mov	r1, r3
 800bf90:	481a      	ldr	r0, [pc, #104]	@ (800bffc <prvAddCurrentTaskToDelayedList+0xbc>)
 800bf92:	f7fe f974 	bl	800a27e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800bf96:	e026      	b.n	800bfe6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800bf98:	68fa      	ldr	r2, [r7, #12]
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	4413      	add	r3, r2
 800bf9e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800bfa0:	4b14      	ldr	r3, [pc, #80]	@ (800bff4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	68ba      	ldr	r2, [r7, #8]
 800bfa6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800bfa8:	68ba      	ldr	r2, [r7, #8]
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	429a      	cmp	r2, r3
 800bfae:	d209      	bcs.n	800bfc4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bfb0:	4b13      	ldr	r3, [pc, #76]	@ (800c000 <prvAddCurrentTaskToDelayedList+0xc0>)
 800bfb2:	681a      	ldr	r2, [r3, #0]
 800bfb4:	4b0f      	ldr	r3, [pc, #60]	@ (800bff4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	3304      	adds	r3, #4
 800bfba:	4619      	mov	r1, r3
 800bfbc:	4610      	mov	r0, r2
 800bfbe:	f7fe f981 	bl	800a2c4 <vListInsert>
}
 800bfc2:	e010      	b.n	800bfe6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bfc4:	4b0f      	ldr	r3, [pc, #60]	@ (800c004 <prvAddCurrentTaskToDelayedList+0xc4>)
 800bfc6:	681a      	ldr	r2, [r3, #0]
 800bfc8:	4b0a      	ldr	r3, [pc, #40]	@ (800bff4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	3304      	adds	r3, #4
 800bfce:	4619      	mov	r1, r3
 800bfd0:	4610      	mov	r0, r2
 800bfd2:	f7fe f977 	bl	800a2c4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800bfd6:	4b0c      	ldr	r3, [pc, #48]	@ (800c008 <prvAddCurrentTaskToDelayedList+0xc8>)
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	68ba      	ldr	r2, [r7, #8]
 800bfdc:	429a      	cmp	r2, r3
 800bfde:	d202      	bcs.n	800bfe6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800bfe0:	4a09      	ldr	r2, [pc, #36]	@ (800c008 <prvAddCurrentTaskToDelayedList+0xc8>)
 800bfe2:	68bb      	ldr	r3, [r7, #8]
 800bfe4:	6013      	str	r3, [r2, #0]
}
 800bfe6:	bf00      	nop
 800bfe8:	3710      	adds	r7, #16
 800bfea:	46bd      	mov	sp, r7
 800bfec:	bd80      	pop	{r7, pc}
 800bfee:	bf00      	nop
 800bff0:	200009d8 	.word	0x200009d8
 800bff4:	200008d4 	.word	0x200008d4
 800bff8:	200009dc 	.word	0x200009dc
 800bffc:	200009c0 	.word	0x200009c0
 800c000:	20000990 	.word	0x20000990
 800c004:	2000098c 	.word	0x2000098c
 800c008:	200009f4 	.word	0x200009f4

0800c00c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c00c:	b480      	push	{r7}
 800c00e:	b085      	sub	sp, #20
 800c010:	af00      	add	r7, sp, #0
 800c012:	60f8      	str	r0, [r7, #12]
 800c014:	60b9      	str	r1, [r7, #8]
 800c016:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	3b04      	subs	r3, #4
 800c01c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c024:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	3b04      	subs	r3, #4
 800c02a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c02c:	68bb      	ldr	r3, [r7, #8]
 800c02e:	f023 0201 	bic.w	r2, r3, #1
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	3b04      	subs	r3, #4
 800c03a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c03c:	4a08      	ldr	r2, [pc, #32]	@ (800c060 <pxPortInitialiseStack+0x54>)
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	3b14      	subs	r3, #20
 800c046:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c048:	687a      	ldr	r2, [r7, #4]
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	3b20      	subs	r3, #32
 800c052:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c054:	68fb      	ldr	r3, [r7, #12]
}
 800c056:	4618      	mov	r0, r3
 800c058:	3714      	adds	r7, #20
 800c05a:	46bd      	mov	sp, r7
 800c05c:	bc80      	pop	{r7}
 800c05e:	4770      	bx	lr
 800c060:	0800c065 	.word	0x0800c065

0800c064 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c064:	b480      	push	{r7}
 800c066:	b085      	sub	sp, #20
 800c068:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800c06a:	2300      	movs	r3, #0
 800c06c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c06e:	4b12      	ldr	r3, [pc, #72]	@ (800c0b8 <prvTaskExitError+0x54>)
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c076:	d00b      	beq.n	800c090 <prvTaskExitError+0x2c>
	__asm volatile
 800c078:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c07c:	f383 8811 	msr	BASEPRI, r3
 800c080:	f3bf 8f6f 	isb	sy
 800c084:	f3bf 8f4f 	dsb	sy
 800c088:	60fb      	str	r3, [r7, #12]
}
 800c08a:	bf00      	nop
 800c08c:	bf00      	nop
 800c08e:	e7fd      	b.n	800c08c <prvTaskExitError+0x28>
	__asm volatile
 800c090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c094:	f383 8811 	msr	BASEPRI, r3
 800c098:	f3bf 8f6f 	isb	sy
 800c09c:	f3bf 8f4f 	dsb	sy
 800c0a0:	60bb      	str	r3, [r7, #8]
}
 800c0a2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c0a4:	bf00      	nop
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d0fc      	beq.n	800c0a6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c0ac:	bf00      	nop
 800c0ae:	bf00      	nop
 800c0b0:	3714      	adds	r7, #20
 800c0b2:	46bd      	mov	sp, r7
 800c0b4:	bc80      	pop	{r7}
 800c0b6:	4770      	bx	lr
 800c0b8:	20000100 	.word	0x20000100
 800c0bc:	00000000 	.word	0x00000000

0800c0c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c0c0:	4b07      	ldr	r3, [pc, #28]	@ (800c0e0 <pxCurrentTCBConst2>)
 800c0c2:	6819      	ldr	r1, [r3, #0]
 800c0c4:	6808      	ldr	r0, [r1, #0]
 800c0c6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800c0ca:	f380 8809 	msr	PSP, r0
 800c0ce:	f3bf 8f6f 	isb	sy
 800c0d2:	f04f 0000 	mov.w	r0, #0
 800c0d6:	f380 8811 	msr	BASEPRI, r0
 800c0da:	f04e 0e0d 	orr.w	lr, lr, #13
 800c0de:	4770      	bx	lr

0800c0e0 <pxCurrentTCBConst2>:
 800c0e0:	200008d4 	.word	0x200008d4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c0e4:	bf00      	nop
 800c0e6:	bf00      	nop

0800c0e8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800c0e8:	4806      	ldr	r0, [pc, #24]	@ (800c104 <prvPortStartFirstTask+0x1c>)
 800c0ea:	6800      	ldr	r0, [r0, #0]
 800c0ec:	6800      	ldr	r0, [r0, #0]
 800c0ee:	f380 8808 	msr	MSP, r0
 800c0f2:	b662      	cpsie	i
 800c0f4:	b661      	cpsie	f
 800c0f6:	f3bf 8f4f 	dsb	sy
 800c0fa:	f3bf 8f6f 	isb	sy
 800c0fe:	df00      	svc	0
 800c100:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c102:	bf00      	nop
 800c104:	e000ed08 	.word	0xe000ed08

0800c108 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c108:	b580      	push	{r7, lr}
 800c10a:	b084      	sub	sp, #16
 800c10c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c10e:	4b32      	ldr	r3, [pc, #200]	@ (800c1d8 <xPortStartScheduler+0xd0>)
 800c110:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	781b      	ldrb	r3, [r3, #0]
 800c116:	b2db      	uxtb	r3, r3
 800c118:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	22ff      	movs	r2, #255	@ 0xff
 800c11e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	781b      	ldrb	r3, [r3, #0]
 800c124:	b2db      	uxtb	r3, r3
 800c126:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c128:	78fb      	ldrb	r3, [r7, #3]
 800c12a:	b2db      	uxtb	r3, r3
 800c12c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c130:	b2da      	uxtb	r2, r3
 800c132:	4b2a      	ldr	r3, [pc, #168]	@ (800c1dc <xPortStartScheduler+0xd4>)
 800c134:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c136:	4b2a      	ldr	r3, [pc, #168]	@ (800c1e0 <xPortStartScheduler+0xd8>)
 800c138:	2207      	movs	r2, #7
 800c13a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c13c:	e009      	b.n	800c152 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800c13e:	4b28      	ldr	r3, [pc, #160]	@ (800c1e0 <xPortStartScheduler+0xd8>)
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	3b01      	subs	r3, #1
 800c144:	4a26      	ldr	r2, [pc, #152]	@ (800c1e0 <xPortStartScheduler+0xd8>)
 800c146:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c148:	78fb      	ldrb	r3, [r7, #3]
 800c14a:	b2db      	uxtb	r3, r3
 800c14c:	005b      	lsls	r3, r3, #1
 800c14e:	b2db      	uxtb	r3, r3
 800c150:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c152:	78fb      	ldrb	r3, [r7, #3]
 800c154:	b2db      	uxtb	r3, r3
 800c156:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c15a:	2b80      	cmp	r3, #128	@ 0x80
 800c15c:	d0ef      	beq.n	800c13e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c15e:	4b20      	ldr	r3, [pc, #128]	@ (800c1e0 <xPortStartScheduler+0xd8>)
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	f1c3 0307 	rsb	r3, r3, #7
 800c166:	2b04      	cmp	r3, #4
 800c168:	d00b      	beq.n	800c182 <xPortStartScheduler+0x7a>
	__asm volatile
 800c16a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c16e:	f383 8811 	msr	BASEPRI, r3
 800c172:	f3bf 8f6f 	isb	sy
 800c176:	f3bf 8f4f 	dsb	sy
 800c17a:	60bb      	str	r3, [r7, #8]
}
 800c17c:	bf00      	nop
 800c17e:	bf00      	nop
 800c180:	e7fd      	b.n	800c17e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c182:	4b17      	ldr	r3, [pc, #92]	@ (800c1e0 <xPortStartScheduler+0xd8>)
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	021b      	lsls	r3, r3, #8
 800c188:	4a15      	ldr	r2, [pc, #84]	@ (800c1e0 <xPortStartScheduler+0xd8>)
 800c18a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c18c:	4b14      	ldr	r3, [pc, #80]	@ (800c1e0 <xPortStartScheduler+0xd8>)
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c194:	4a12      	ldr	r2, [pc, #72]	@ (800c1e0 <xPortStartScheduler+0xd8>)
 800c196:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	b2da      	uxtb	r2, r3
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c1a0:	4b10      	ldr	r3, [pc, #64]	@ (800c1e4 <xPortStartScheduler+0xdc>)
 800c1a2:	681b      	ldr	r3, [r3, #0]
 800c1a4:	4a0f      	ldr	r2, [pc, #60]	@ (800c1e4 <xPortStartScheduler+0xdc>)
 800c1a6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c1aa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c1ac:	4b0d      	ldr	r3, [pc, #52]	@ (800c1e4 <xPortStartScheduler+0xdc>)
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	4a0c      	ldr	r2, [pc, #48]	@ (800c1e4 <xPortStartScheduler+0xdc>)
 800c1b2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800c1b6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c1b8:	f000 f8b8 	bl	800c32c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c1bc:	4b0a      	ldr	r3, [pc, #40]	@ (800c1e8 <xPortStartScheduler+0xe0>)
 800c1be:	2200      	movs	r2, #0
 800c1c0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c1c2:	f7ff ff91 	bl	800c0e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c1c6:	f7ff f9e5 	bl	800b594 <vTaskSwitchContext>
	prvTaskExitError();
 800c1ca:	f7ff ff4b 	bl	800c064 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c1ce:	2300      	movs	r3, #0
}
 800c1d0:	4618      	mov	r0, r3
 800c1d2:	3710      	adds	r7, #16
 800c1d4:	46bd      	mov	sp, r7
 800c1d6:	bd80      	pop	{r7, pc}
 800c1d8:	e000e400 	.word	0xe000e400
 800c1dc:	20000a00 	.word	0x20000a00
 800c1e0:	20000a04 	.word	0x20000a04
 800c1e4:	e000ed20 	.word	0xe000ed20
 800c1e8:	20000100 	.word	0x20000100

0800c1ec <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c1ec:	b480      	push	{r7}
 800c1ee:	b083      	sub	sp, #12
 800c1f0:	af00      	add	r7, sp, #0
	__asm volatile
 800c1f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1f6:	f383 8811 	msr	BASEPRI, r3
 800c1fa:	f3bf 8f6f 	isb	sy
 800c1fe:	f3bf 8f4f 	dsb	sy
 800c202:	607b      	str	r3, [r7, #4]
}
 800c204:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c206:	4b0f      	ldr	r3, [pc, #60]	@ (800c244 <vPortEnterCritical+0x58>)
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	3301      	adds	r3, #1
 800c20c:	4a0d      	ldr	r2, [pc, #52]	@ (800c244 <vPortEnterCritical+0x58>)
 800c20e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c210:	4b0c      	ldr	r3, [pc, #48]	@ (800c244 <vPortEnterCritical+0x58>)
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	2b01      	cmp	r3, #1
 800c216:	d110      	bne.n	800c23a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c218:	4b0b      	ldr	r3, [pc, #44]	@ (800c248 <vPortEnterCritical+0x5c>)
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	b2db      	uxtb	r3, r3
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d00b      	beq.n	800c23a <vPortEnterCritical+0x4e>
	__asm volatile
 800c222:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c226:	f383 8811 	msr	BASEPRI, r3
 800c22a:	f3bf 8f6f 	isb	sy
 800c22e:	f3bf 8f4f 	dsb	sy
 800c232:	603b      	str	r3, [r7, #0]
}
 800c234:	bf00      	nop
 800c236:	bf00      	nop
 800c238:	e7fd      	b.n	800c236 <vPortEnterCritical+0x4a>
	}
}
 800c23a:	bf00      	nop
 800c23c:	370c      	adds	r7, #12
 800c23e:	46bd      	mov	sp, r7
 800c240:	bc80      	pop	{r7}
 800c242:	4770      	bx	lr
 800c244:	20000100 	.word	0x20000100
 800c248:	e000ed04 	.word	0xe000ed04

0800c24c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c24c:	b480      	push	{r7}
 800c24e:	b083      	sub	sp, #12
 800c250:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c252:	4b12      	ldr	r3, [pc, #72]	@ (800c29c <vPortExitCritical+0x50>)
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	2b00      	cmp	r3, #0
 800c258:	d10b      	bne.n	800c272 <vPortExitCritical+0x26>
	__asm volatile
 800c25a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c25e:	f383 8811 	msr	BASEPRI, r3
 800c262:	f3bf 8f6f 	isb	sy
 800c266:	f3bf 8f4f 	dsb	sy
 800c26a:	607b      	str	r3, [r7, #4]
}
 800c26c:	bf00      	nop
 800c26e:	bf00      	nop
 800c270:	e7fd      	b.n	800c26e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c272:	4b0a      	ldr	r3, [pc, #40]	@ (800c29c <vPortExitCritical+0x50>)
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	3b01      	subs	r3, #1
 800c278:	4a08      	ldr	r2, [pc, #32]	@ (800c29c <vPortExitCritical+0x50>)
 800c27a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c27c:	4b07      	ldr	r3, [pc, #28]	@ (800c29c <vPortExitCritical+0x50>)
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	2b00      	cmp	r3, #0
 800c282:	d105      	bne.n	800c290 <vPortExitCritical+0x44>
 800c284:	2300      	movs	r3, #0
 800c286:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c288:	683b      	ldr	r3, [r7, #0]
 800c28a:	f383 8811 	msr	BASEPRI, r3
}
 800c28e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c290:	bf00      	nop
 800c292:	370c      	adds	r7, #12
 800c294:	46bd      	mov	sp, r7
 800c296:	bc80      	pop	{r7}
 800c298:	4770      	bx	lr
 800c29a:	bf00      	nop
 800c29c:	20000100 	.word	0x20000100

0800c2a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c2a0:	f3ef 8009 	mrs	r0, PSP
 800c2a4:	f3bf 8f6f 	isb	sy
 800c2a8:	4b0d      	ldr	r3, [pc, #52]	@ (800c2e0 <pxCurrentTCBConst>)
 800c2aa:	681a      	ldr	r2, [r3, #0]
 800c2ac:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800c2b0:	6010      	str	r0, [r2, #0]
 800c2b2:	e92d 4008 	stmdb	sp!, {r3, lr}
 800c2b6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800c2ba:	f380 8811 	msr	BASEPRI, r0
 800c2be:	f7ff f969 	bl	800b594 <vTaskSwitchContext>
 800c2c2:	f04f 0000 	mov.w	r0, #0
 800c2c6:	f380 8811 	msr	BASEPRI, r0
 800c2ca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800c2ce:	6819      	ldr	r1, [r3, #0]
 800c2d0:	6808      	ldr	r0, [r1, #0]
 800c2d2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800c2d6:	f380 8809 	msr	PSP, r0
 800c2da:	f3bf 8f6f 	isb	sy
 800c2de:	4770      	bx	lr

0800c2e0 <pxCurrentTCBConst>:
 800c2e0:	200008d4 	.word	0x200008d4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c2e4:	bf00      	nop
 800c2e6:	bf00      	nop

0800c2e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c2e8:	b580      	push	{r7, lr}
 800c2ea:	b082      	sub	sp, #8
 800c2ec:	af00      	add	r7, sp, #0
	__asm volatile
 800c2ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2f2:	f383 8811 	msr	BASEPRI, r3
 800c2f6:	f3bf 8f6f 	isb	sy
 800c2fa:	f3bf 8f4f 	dsb	sy
 800c2fe:	607b      	str	r3, [r7, #4]
}
 800c300:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c302:	f7ff f889 	bl	800b418 <xTaskIncrementTick>
 800c306:	4603      	mov	r3, r0
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d003      	beq.n	800c314 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c30c:	4b06      	ldr	r3, [pc, #24]	@ (800c328 <SysTick_Handler+0x40>)
 800c30e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c312:	601a      	str	r2, [r3, #0]
 800c314:	2300      	movs	r3, #0
 800c316:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c318:	683b      	ldr	r3, [r7, #0]
 800c31a:	f383 8811 	msr	BASEPRI, r3
}
 800c31e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c320:	bf00      	nop
 800c322:	3708      	adds	r7, #8
 800c324:	46bd      	mov	sp, r7
 800c326:	bd80      	pop	{r7, pc}
 800c328:	e000ed04 	.word	0xe000ed04

0800c32c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c32c:	b480      	push	{r7}
 800c32e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c330:	4b0a      	ldr	r3, [pc, #40]	@ (800c35c <vPortSetupTimerInterrupt+0x30>)
 800c332:	2200      	movs	r2, #0
 800c334:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c336:	4b0a      	ldr	r3, [pc, #40]	@ (800c360 <vPortSetupTimerInterrupt+0x34>)
 800c338:	2200      	movs	r2, #0
 800c33a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c33c:	4b09      	ldr	r3, [pc, #36]	@ (800c364 <vPortSetupTimerInterrupt+0x38>)
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	4a09      	ldr	r2, [pc, #36]	@ (800c368 <vPortSetupTimerInterrupt+0x3c>)
 800c342:	fba2 2303 	umull	r2, r3, r2, r3
 800c346:	099b      	lsrs	r3, r3, #6
 800c348:	4a08      	ldr	r2, [pc, #32]	@ (800c36c <vPortSetupTimerInterrupt+0x40>)
 800c34a:	3b01      	subs	r3, #1
 800c34c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c34e:	4b03      	ldr	r3, [pc, #12]	@ (800c35c <vPortSetupTimerInterrupt+0x30>)
 800c350:	2207      	movs	r2, #7
 800c352:	601a      	str	r2, [r3, #0]
}
 800c354:	bf00      	nop
 800c356:	46bd      	mov	sp, r7
 800c358:	bc80      	pop	{r7}
 800c35a:	4770      	bx	lr
 800c35c:	e000e010 	.word	0xe000e010
 800c360:	e000e018 	.word	0xe000e018
 800c364:	200000e0 	.word	0x200000e0
 800c368:	10624dd3 	.word	0x10624dd3
 800c36c:	e000e014 	.word	0xe000e014

0800c370 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c370:	b480      	push	{r7}
 800c372:	b085      	sub	sp, #20
 800c374:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c376:	f3ef 8305 	mrs	r3, IPSR
 800c37a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	2b0f      	cmp	r3, #15
 800c380:	d915      	bls.n	800c3ae <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c382:	4a17      	ldr	r2, [pc, #92]	@ (800c3e0 <vPortValidateInterruptPriority+0x70>)
 800c384:	68fb      	ldr	r3, [r7, #12]
 800c386:	4413      	add	r3, r2
 800c388:	781b      	ldrb	r3, [r3, #0]
 800c38a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c38c:	4b15      	ldr	r3, [pc, #84]	@ (800c3e4 <vPortValidateInterruptPriority+0x74>)
 800c38e:	781b      	ldrb	r3, [r3, #0]
 800c390:	7afa      	ldrb	r2, [r7, #11]
 800c392:	429a      	cmp	r2, r3
 800c394:	d20b      	bcs.n	800c3ae <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800c396:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c39a:	f383 8811 	msr	BASEPRI, r3
 800c39e:	f3bf 8f6f 	isb	sy
 800c3a2:	f3bf 8f4f 	dsb	sy
 800c3a6:	607b      	str	r3, [r7, #4]
}
 800c3a8:	bf00      	nop
 800c3aa:	bf00      	nop
 800c3ac:	e7fd      	b.n	800c3aa <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c3ae:	4b0e      	ldr	r3, [pc, #56]	@ (800c3e8 <vPortValidateInterruptPriority+0x78>)
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c3b6:	4b0d      	ldr	r3, [pc, #52]	@ (800c3ec <vPortValidateInterruptPriority+0x7c>)
 800c3b8:	681b      	ldr	r3, [r3, #0]
 800c3ba:	429a      	cmp	r2, r3
 800c3bc:	d90b      	bls.n	800c3d6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800c3be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3c2:	f383 8811 	msr	BASEPRI, r3
 800c3c6:	f3bf 8f6f 	isb	sy
 800c3ca:	f3bf 8f4f 	dsb	sy
 800c3ce:	603b      	str	r3, [r7, #0]
}
 800c3d0:	bf00      	nop
 800c3d2:	bf00      	nop
 800c3d4:	e7fd      	b.n	800c3d2 <vPortValidateInterruptPriority+0x62>
	}
 800c3d6:	bf00      	nop
 800c3d8:	3714      	adds	r7, #20
 800c3da:	46bd      	mov	sp, r7
 800c3dc:	bc80      	pop	{r7}
 800c3de:	4770      	bx	lr
 800c3e0:	e000e3f0 	.word	0xe000e3f0
 800c3e4:	20000a00 	.word	0x20000a00
 800c3e8:	e000ed0c 	.word	0xe000ed0c
 800c3ec:	20000a04 	.word	0x20000a04

0800c3f0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c3f0:	b580      	push	{r7, lr}
 800c3f2:	b08a      	sub	sp, #40	@ 0x28
 800c3f4:	af00      	add	r7, sp, #0
 800c3f6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c3f8:	2300      	movs	r3, #0
 800c3fa:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c3fc:	f7fe ff60 	bl	800b2c0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c400:	4b5a      	ldr	r3, [pc, #360]	@ (800c56c <pvPortMalloc+0x17c>)
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	2b00      	cmp	r3, #0
 800c406:	d101      	bne.n	800c40c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c408:	f000 f916 	bl	800c638 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c40c:	4b58      	ldr	r3, [pc, #352]	@ (800c570 <pvPortMalloc+0x180>)
 800c40e:	681a      	ldr	r2, [r3, #0]
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	4013      	ands	r3, r2
 800c414:	2b00      	cmp	r3, #0
 800c416:	f040 8090 	bne.w	800c53a <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d01e      	beq.n	800c45e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800c420:	2208      	movs	r2, #8
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	4413      	add	r3, r2
 800c426:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	f003 0307 	and.w	r3, r3, #7
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d015      	beq.n	800c45e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	f023 0307 	bic.w	r3, r3, #7
 800c438:	3308      	adds	r3, #8
 800c43a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	f003 0307 	and.w	r3, r3, #7
 800c442:	2b00      	cmp	r3, #0
 800c444:	d00b      	beq.n	800c45e <pvPortMalloc+0x6e>
	__asm volatile
 800c446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c44a:	f383 8811 	msr	BASEPRI, r3
 800c44e:	f3bf 8f6f 	isb	sy
 800c452:	f3bf 8f4f 	dsb	sy
 800c456:	617b      	str	r3, [r7, #20]
}
 800c458:	bf00      	nop
 800c45a:	bf00      	nop
 800c45c:	e7fd      	b.n	800c45a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	2b00      	cmp	r3, #0
 800c462:	d06a      	beq.n	800c53a <pvPortMalloc+0x14a>
 800c464:	4b43      	ldr	r3, [pc, #268]	@ (800c574 <pvPortMalloc+0x184>)
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	687a      	ldr	r2, [r7, #4]
 800c46a:	429a      	cmp	r2, r3
 800c46c:	d865      	bhi.n	800c53a <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c46e:	4b42      	ldr	r3, [pc, #264]	@ (800c578 <pvPortMalloc+0x188>)
 800c470:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c472:	4b41      	ldr	r3, [pc, #260]	@ (800c578 <pvPortMalloc+0x188>)
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c478:	e004      	b.n	800c484 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800c47a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c47c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c47e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c486:	685b      	ldr	r3, [r3, #4]
 800c488:	687a      	ldr	r2, [r7, #4]
 800c48a:	429a      	cmp	r2, r3
 800c48c:	d903      	bls.n	800c496 <pvPortMalloc+0xa6>
 800c48e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	2b00      	cmp	r3, #0
 800c494:	d1f1      	bne.n	800c47a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c496:	4b35      	ldr	r3, [pc, #212]	@ (800c56c <pvPortMalloc+0x17c>)
 800c498:	681b      	ldr	r3, [r3, #0]
 800c49a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c49c:	429a      	cmp	r2, r3
 800c49e:	d04c      	beq.n	800c53a <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c4a0:	6a3b      	ldr	r3, [r7, #32]
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	2208      	movs	r2, #8
 800c4a6:	4413      	add	r3, r2
 800c4a8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c4aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4ac:	681a      	ldr	r2, [r3, #0]
 800c4ae:	6a3b      	ldr	r3, [r7, #32]
 800c4b0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c4b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4b4:	685a      	ldr	r2, [r3, #4]
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	1ad2      	subs	r2, r2, r3
 800c4ba:	2308      	movs	r3, #8
 800c4bc:	005b      	lsls	r3, r3, #1
 800c4be:	429a      	cmp	r2, r3
 800c4c0:	d920      	bls.n	800c504 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c4c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	4413      	add	r3, r2
 800c4c8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c4ca:	69bb      	ldr	r3, [r7, #24]
 800c4cc:	f003 0307 	and.w	r3, r3, #7
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d00b      	beq.n	800c4ec <pvPortMalloc+0xfc>
	__asm volatile
 800c4d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4d8:	f383 8811 	msr	BASEPRI, r3
 800c4dc:	f3bf 8f6f 	isb	sy
 800c4e0:	f3bf 8f4f 	dsb	sy
 800c4e4:	613b      	str	r3, [r7, #16]
}
 800c4e6:	bf00      	nop
 800c4e8:	bf00      	nop
 800c4ea:	e7fd      	b.n	800c4e8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c4ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4ee:	685a      	ldr	r2, [r3, #4]
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	1ad2      	subs	r2, r2, r3
 800c4f4:	69bb      	ldr	r3, [r7, #24]
 800c4f6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c4f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4fa:	687a      	ldr	r2, [r7, #4]
 800c4fc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c4fe:	69b8      	ldr	r0, [r7, #24]
 800c500:	f000 f8fc 	bl	800c6fc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c504:	4b1b      	ldr	r3, [pc, #108]	@ (800c574 <pvPortMalloc+0x184>)
 800c506:	681a      	ldr	r2, [r3, #0]
 800c508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c50a:	685b      	ldr	r3, [r3, #4]
 800c50c:	1ad3      	subs	r3, r2, r3
 800c50e:	4a19      	ldr	r2, [pc, #100]	@ (800c574 <pvPortMalloc+0x184>)
 800c510:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c512:	4b18      	ldr	r3, [pc, #96]	@ (800c574 <pvPortMalloc+0x184>)
 800c514:	681a      	ldr	r2, [r3, #0]
 800c516:	4b19      	ldr	r3, [pc, #100]	@ (800c57c <pvPortMalloc+0x18c>)
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	429a      	cmp	r2, r3
 800c51c:	d203      	bcs.n	800c526 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c51e:	4b15      	ldr	r3, [pc, #84]	@ (800c574 <pvPortMalloc+0x184>)
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	4a16      	ldr	r2, [pc, #88]	@ (800c57c <pvPortMalloc+0x18c>)
 800c524:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c528:	685a      	ldr	r2, [r3, #4]
 800c52a:	4b11      	ldr	r3, [pc, #68]	@ (800c570 <pvPortMalloc+0x180>)
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	431a      	orrs	r2, r3
 800c530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c532:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c536:	2200      	movs	r2, #0
 800c538:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c53a:	f7fe fecf 	bl	800b2dc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c53e:	69fb      	ldr	r3, [r7, #28]
 800c540:	f003 0307 	and.w	r3, r3, #7
 800c544:	2b00      	cmp	r3, #0
 800c546:	d00b      	beq.n	800c560 <pvPortMalloc+0x170>
	__asm volatile
 800c548:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c54c:	f383 8811 	msr	BASEPRI, r3
 800c550:	f3bf 8f6f 	isb	sy
 800c554:	f3bf 8f4f 	dsb	sy
 800c558:	60fb      	str	r3, [r7, #12]
}
 800c55a:	bf00      	nop
 800c55c:	bf00      	nop
 800c55e:	e7fd      	b.n	800c55c <pvPortMalloc+0x16c>
	return pvReturn;
 800c560:	69fb      	ldr	r3, [r7, #28]
}
 800c562:	4618      	mov	r0, r3
 800c564:	3728      	adds	r7, #40	@ 0x28
 800c566:	46bd      	mov	sp, r7
 800c568:	bd80      	pop	{r7, pc}
 800c56a:	bf00      	nop
 800c56c:	20005a10 	.word	0x20005a10
 800c570:	20005a1c 	.word	0x20005a1c
 800c574:	20005a14 	.word	0x20005a14
 800c578:	20005a08 	.word	0x20005a08
 800c57c:	20005a18 	.word	0x20005a18

0800c580 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c580:	b580      	push	{r7, lr}
 800c582:	b086      	sub	sp, #24
 800c584:	af00      	add	r7, sp, #0
 800c586:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d04a      	beq.n	800c628 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c592:	2308      	movs	r3, #8
 800c594:	425b      	negs	r3, r3
 800c596:	697a      	ldr	r2, [r7, #20]
 800c598:	4413      	add	r3, r2
 800c59a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c59c:	697b      	ldr	r3, [r7, #20]
 800c59e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c5a0:	693b      	ldr	r3, [r7, #16]
 800c5a2:	685a      	ldr	r2, [r3, #4]
 800c5a4:	4b22      	ldr	r3, [pc, #136]	@ (800c630 <vPortFree+0xb0>)
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	4013      	ands	r3, r2
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d10b      	bne.n	800c5c6 <vPortFree+0x46>
	__asm volatile
 800c5ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5b2:	f383 8811 	msr	BASEPRI, r3
 800c5b6:	f3bf 8f6f 	isb	sy
 800c5ba:	f3bf 8f4f 	dsb	sy
 800c5be:	60fb      	str	r3, [r7, #12]
}
 800c5c0:	bf00      	nop
 800c5c2:	bf00      	nop
 800c5c4:	e7fd      	b.n	800c5c2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c5c6:	693b      	ldr	r3, [r7, #16]
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d00b      	beq.n	800c5e6 <vPortFree+0x66>
	__asm volatile
 800c5ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5d2:	f383 8811 	msr	BASEPRI, r3
 800c5d6:	f3bf 8f6f 	isb	sy
 800c5da:	f3bf 8f4f 	dsb	sy
 800c5de:	60bb      	str	r3, [r7, #8]
}
 800c5e0:	bf00      	nop
 800c5e2:	bf00      	nop
 800c5e4:	e7fd      	b.n	800c5e2 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c5e6:	693b      	ldr	r3, [r7, #16]
 800c5e8:	685a      	ldr	r2, [r3, #4]
 800c5ea:	4b11      	ldr	r3, [pc, #68]	@ (800c630 <vPortFree+0xb0>)
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	4013      	ands	r3, r2
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d019      	beq.n	800c628 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c5f4:	693b      	ldr	r3, [r7, #16]
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	d115      	bne.n	800c628 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c5fc:	693b      	ldr	r3, [r7, #16]
 800c5fe:	685a      	ldr	r2, [r3, #4]
 800c600:	4b0b      	ldr	r3, [pc, #44]	@ (800c630 <vPortFree+0xb0>)
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	43db      	mvns	r3, r3
 800c606:	401a      	ands	r2, r3
 800c608:	693b      	ldr	r3, [r7, #16]
 800c60a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c60c:	f7fe fe58 	bl	800b2c0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c610:	693b      	ldr	r3, [r7, #16]
 800c612:	685a      	ldr	r2, [r3, #4]
 800c614:	4b07      	ldr	r3, [pc, #28]	@ (800c634 <vPortFree+0xb4>)
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	4413      	add	r3, r2
 800c61a:	4a06      	ldr	r2, [pc, #24]	@ (800c634 <vPortFree+0xb4>)
 800c61c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c61e:	6938      	ldr	r0, [r7, #16]
 800c620:	f000 f86c 	bl	800c6fc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800c624:	f7fe fe5a 	bl	800b2dc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c628:	bf00      	nop
 800c62a:	3718      	adds	r7, #24
 800c62c:	46bd      	mov	sp, r7
 800c62e:	bd80      	pop	{r7, pc}
 800c630:	20005a1c 	.word	0x20005a1c
 800c634:	20005a14 	.word	0x20005a14

0800c638 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c638:	b480      	push	{r7}
 800c63a:	b085      	sub	sp, #20
 800c63c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c63e:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 800c642:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c644:	4b27      	ldr	r3, [pc, #156]	@ (800c6e4 <prvHeapInit+0xac>)
 800c646:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	f003 0307 	and.w	r3, r3, #7
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d00c      	beq.n	800c66c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	3307      	adds	r3, #7
 800c656:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c658:	68fb      	ldr	r3, [r7, #12]
 800c65a:	f023 0307 	bic.w	r3, r3, #7
 800c65e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c660:	68ba      	ldr	r2, [r7, #8]
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	1ad3      	subs	r3, r2, r3
 800c666:	4a1f      	ldr	r2, [pc, #124]	@ (800c6e4 <prvHeapInit+0xac>)
 800c668:	4413      	add	r3, r2
 800c66a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c670:	4a1d      	ldr	r2, [pc, #116]	@ (800c6e8 <prvHeapInit+0xb0>)
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c676:	4b1c      	ldr	r3, [pc, #112]	@ (800c6e8 <prvHeapInit+0xb0>)
 800c678:	2200      	movs	r2, #0
 800c67a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	68ba      	ldr	r2, [r7, #8]
 800c680:	4413      	add	r3, r2
 800c682:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c684:	2208      	movs	r2, #8
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	1a9b      	subs	r3, r3, r2
 800c68a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	f023 0307 	bic.w	r3, r3, #7
 800c692:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	4a15      	ldr	r2, [pc, #84]	@ (800c6ec <prvHeapInit+0xb4>)
 800c698:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c69a:	4b14      	ldr	r3, [pc, #80]	@ (800c6ec <prvHeapInit+0xb4>)
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	2200      	movs	r2, #0
 800c6a0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c6a2:	4b12      	ldr	r3, [pc, #72]	@ (800c6ec <prvHeapInit+0xb4>)
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	2200      	movs	r2, #0
 800c6a8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c6ae:	683b      	ldr	r3, [r7, #0]
 800c6b0:	68fa      	ldr	r2, [r7, #12]
 800c6b2:	1ad2      	subs	r2, r2, r3
 800c6b4:	683b      	ldr	r3, [r7, #0]
 800c6b6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c6b8:	4b0c      	ldr	r3, [pc, #48]	@ (800c6ec <prvHeapInit+0xb4>)
 800c6ba:	681a      	ldr	r2, [r3, #0]
 800c6bc:	683b      	ldr	r3, [r7, #0]
 800c6be:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c6c0:	683b      	ldr	r3, [r7, #0]
 800c6c2:	685b      	ldr	r3, [r3, #4]
 800c6c4:	4a0a      	ldr	r2, [pc, #40]	@ (800c6f0 <prvHeapInit+0xb8>)
 800c6c6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c6c8:	683b      	ldr	r3, [r7, #0]
 800c6ca:	685b      	ldr	r3, [r3, #4]
 800c6cc:	4a09      	ldr	r2, [pc, #36]	@ (800c6f4 <prvHeapInit+0xbc>)
 800c6ce:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c6d0:	4b09      	ldr	r3, [pc, #36]	@ (800c6f8 <prvHeapInit+0xc0>)
 800c6d2:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c6d6:	601a      	str	r2, [r3, #0]
}
 800c6d8:	bf00      	nop
 800c6da:	3714      	adds	r7, #20
 800c6dc:	46bd      	mov	sp, r7
 800c6de:	bc80      	pop	{r7}
 800c6e0:	4770      	bx	lr
 800c6e2:	bf00      	nop
 800c6e4:	20000a08 	.word	0x20000a08
 800c6e8:	20005a08 	.word	0x20005a08
 800c6ec:	20005a10 	.word	0x20005a10
 800c6f0:	20005a18 	.word	0x20005a18
 800c6f4:	20005a14 	.word	0x20005a14
 800c6f8:	20005a1c 	.word	0x20005a1c

0800c6fc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c6fc:	b480      	push	{r7}
 800c6fe:	b085      	sub	sp, #20
 800c700:	af00      	add	r7, sp, #0
 800c702:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c704:	4b27      	ldr	r3, [pc, #156]	@ (800c7a4 <prvInsertBlockIntoFreeList+0xa8>)
 800c706:	60fb      	str	r3, [r7, #12]
 800c708:	e002      	b.n	800c710 <prvInsertBlockIntoFreeList+0x14>
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	60fb      	str	r3, [r7, #12]
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	687a      	ldr	r2, [r7, #4]
 800c716:	429a      	cmp	r2, r3
 800c718:	d8f7      	bhi.n	800c70a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	685b      	ldr	r3, [r3, #4]
 800c722:	68ba      	ldr	r2, [r7, #8]
 800c724:	4413      	add	r3, r2
 800c726:	687a      	ldr	r2, [r7, #4]
 800c728:	429a      	cmp	r2, r3
 800c72a:	d108      	bne.n	800c73e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	685a      	ldr	r2, [r3, #4]
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	685b      	ldr	r3, [r3, #4]
 800c734:	441a      	add	r2, r3
 800c736:	68fb      	ldr	r3, [r7, #12]
 800c738:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c73a:	68fb      	ldr	r3, [r7, #12]
 800c73c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	685b      	ldr	r3, [r3, #4]
 800c746:	68ba      	ldr	r2, [r7, #8]
 800c748:	441a      	add	r2, r3
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	429a      	cmp	r2, r3
 800c750:	d118      	bne.n	800c784 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	681a      	ldr	r2, [r3, #0]
 800c756:	4b14      	ldr	r3, [pc, #80]	@ (800c7a8 <prvInsertBlockIntoFreeList+0xac>)
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	429a      	cmp	r2, r3
 800c75c:	d00d      	beq.n	800c77a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	685a      	ldr	r2, [r3, #4]
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	685b      	ldr	r3, [r3, #4]
 800c768:	441a      	add	r2, r3
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	681a      	ldr	r2, [r3, #0]
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	601a      	str	r2, [r3, #0]
 800c778:	e008      	b.n	800c78c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c77a:	4b0b      	ldr	r3, [pc, #44]	@ (800c7a8 <prvInsertBlockIntoFreeList+0xac>)
 800c77c:	681a      	ldr	r2, [r3, #0]
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	601a      	str	r2, [r3, #0]
 800c782:	e003      	b.n	800c78c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	681a      	ldr	r2, [r3, #0]
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c78c:	68fa      	ldr	r2, [r7, #12]
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	429a      	cmp	r2, r3
 800c792:	d002      	beq.n	800c79a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	687a      	ldr	r2, [r7, #4]
 800c798:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c79a:	bf00      	nop
 800c79c:	3714      	adds	r7, #20
 800c79e:	46bd      	mov	sp, r7
 800c7a0:	bc80      	pop	{r7}
 800c7a2:	4770      	bx	lr
 800c7a4:	20005a08 	.word	0x20005a08
 800c7a8:	20005a10 	.word	0x20005a10

0800c7ac <malloc>:
 800c7ac:	4b02      	ldr	r3, [pc, #8]	@ (800c7b8 <malloc+0xc>)
 800c7ae:	4601      	mov	r1, r0
 800c7b0:	6818      	ldr	r0, [r3, #0]
 800c7b2:	f000 b82d 	b.w	800c810 <_malloc_r>
 800c7b6:	bf00      	nop
 800c7b8:	20000284 	.word	0x20000284

0800c7bc <free>:
 800c7bc:	4b02      	ldr	r3, [pc, #8]	@ (800c7c8 <free+0xc>)
 800c7be:	4601      	mov	r1, r0
 800c7c0:	6818      	ldr	r0, [r3, #0]
 800c7c2:	f003 ba95 	b.w	800fcf0 <_free_r>
 800c7c6:	bf00      	nop
 800c7c8:	20000284 	.word	0x20000284

0800c7cc <sbrk_aligned>:
 800c7cc:	b570      	push	{r4, r5, r6, lr}
 800c7ce:	4e0f      	ldr	r6, [pc, #60]	@ (800c80c <sbrk_aligned+0x40>)
 800c7d0:	460c      	mov	r4, r1
 800c7d2:	6831      	ldr	r1, [r6, #0]
 800c7d4:	4605      	mov	r5, r0
 800c7d6:	b911      	cbnz	r1, 800c7de <sbrk_aligned+0x12>
 800c7d8:	f002 fb92 	bl	800ef00 <_sbrk_r>
 800c7dc:	6030      	str	r0, [r6, #0]
 800c7de:	4621      	mov	r1, r4
 800c7e0:	4628      	mov	r0, r5
 800c7e2:	f002 fb8d 	bl	800ef00 <_sbrk_r>
 800c7e6:	1c43      	adds	r3, r0, #1
 800c7e8:	d103      	bne.n	800c7f2 <sbrk_aligned+0x26>
 800c7ea:	f04f 34ff 	mov.w	r4, #4294967295
 800c7ee:	4620      	mov	r0, r4
 800c7f0:	bd70      	pop	{r4, r5, r6, pc}
 800c7f2:	1cc4      	adds	r4, r0, #3
 800c7f4:	f024 0403 	bic.w	r4, r4, #3
 800c7f8:	42a0      	cmp	r0, r4
 800c7fa:	d0f8      	beq.n	800c7ee <sbrk_aligned+0x22>
 800c7fc:	1a21      	subs	r1, r4, r0
 800c7fe:	4628      	mov	r0, r5
 800c800:	f002 fb7e 	bl	800ef00 <_sbrk_r>
 800c804:	3001      	adds	r0, #1
 800c806:	d1f2      	bne.n	800c7ee <sbrk_aligned+0x22>
 800c808:	e7ef      	b.n	800c7ea <sbrk_aligned+0x1e>
 800c80a:	bf00      	nop
 800c80c:	20005a20 	.word	0x20005a20

0800c810 <_malloc_r>:
 800c810:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c814:	1ccd      	adds	r5, r1, #3
 800c816:	f025 0503 	bic.w	r5, r5, #3
 800c81a:	3508      	adds	r5, #8
 800c81c:	2d0c      	cmp	r5, #12
 800c81e:	bf38      	it	cc
 800c820:	250c      	movcc	r5, #12
 800c822:	2d00      	cmp	r5, #0
 800c824:	4606      	mov	r6, r0
 800c826:	db01      	blt.n	800c82c <_malloc_r+0x1c>
 800c828:	42a9      	cmp	r1, r5
 800c82a:	d904      	bls.n	800c836 <_malloc_r+0x26>
 800c82c:	230c      	movs	r3, #12
 800c82e:	6033      	str	r3, [r6, #0]
 800c830:	2000      	movs	r0, #0
 800c832:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c836:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c90c <_malloc_r+0xfc>
 800c83a:	f000 f869 	bl	800c910 <__malloc_lock>
 800c83e:	f8d8 3000 	ldr.w	r3, [r8]
 800c842:	461c      	mov	r4, r3
 800c844:	bb44      	cbnz	r4, 800c898 <_malloc_r+0x88>
 800c846:	4629      	mov	r1, r5
 800c848:	4630      	mov	r0, r6
 800c84a:	f7ff ffbf 	bl	800c7cc <sbrk_aligned>
 800c84e:	1c43      	adds	r3, r0, #1
 800c850:	4604      	mov	r4, r0
 800c852:	d158      	bne.n	800c906 <_malloc_r+0xf6>
 800c854:	f8d8 4000 	ldr.w	r4, [r8]
 800c858:	4627      	mov	r7, r4
 800c85a:	2f00      	cmp	r7, #0
 800c85c:	d143      	bne.n	800c8e6 <_malloc_r+0xd6>
 800c85e:	2c00      	cmp	r4, #0
 800c860:	d04b      	beq.n	800c8fa <_malloc_r+0xea>
 800c862:	6823      	ldr	r3, [r4, #0]
 800c864:	4639      	mov	r1, r7
 800c866:	4630      	mov	r0, r6
 800c868:	eb04 0903 	add.w	r9, r4, r3
 800c86c:	f002 fb48 	bl	800ef00 <_sbrk_r>
 800c870:	4581      	cmp	r9, r0
 800c872:	d142      	bne.n	800c8fa <_malloc_r+0xea>
 800c874:	6821      	ldr	r1, [r4, #0]
 800c876:	4630      	mov	r0, r6
 800c878:	1a6d      	subs	r5, r5, r1
 800c87a:	4629      	mov	r1, r5
 800c87c:	f7ff ffa6 	bl	800c7cc <sbrk_aligned>
 800c880:	3001      	adds	r0, #1
 800c882:	d03a      	beq.n	800c8fa <_malloc_r+0xea>
 800c884:	6823      	ldr	r3, [r4, #0]
 800c886:	442b      	add	r3, r5
 800c888:	6023      	str	r3, [r4, #0]
 800c88a:	f8d8 3000 	ldr.w	r3, [r8]
 800c88e:	685a      	ldr	r2, [r3, #4]
 800c890:	bb62      	cbnz	r2, 800c8ec <_malloc_r+0xdc>
 800c892:	f8c8 7000 	str.w	r7, [r8]
 800c896:	e00f      	b.n	800c8b8 <_malloc_r+0xa8>
 800c898:	6822      	ldr	r2, [r4, #0]
 800c89a:	1b52      	subs	r2, r2, r5
 800c89c:	d420      	bmi.n	800c8e0 <_malloc_r+0xd0>
 800c89e:	2a0b      	cmp	r2, #11
 800c8a0:	d917      	bls.n	800c8d2 <_malloc_r+0xc2>
 800c8a2:	1961      	adds	r1, r4, r5
 800c8a4:	42a3      	cmp	r3, r4
 800c8a6:	6025      	str	r5, [r4, #0]
 800c8a8:	bf18      	it	ne
 800c8aa:	6059      	strne	r1, [r3, #4]
 800c8ac:	6863      	ldr	r3, [r4, #4]
 800c8ae:	bf08      	it	eq
 800c8b0:	f8c8 1000 	streq.w	r1, [r8]
 800c8b4:	5162      	str	r2, [r4, r5]
 800c8b6:	604b      	str	r3, [r1, #4]
 800c8b8:	4630      	mov	r0, r6
 800c8ba:	f000 f82f 	bl	800c91c <__malloc_unlock>
 800c8be:	f104 000b 	add.w	r0, r4, #11
 800c8c2:	1d23      	adds	r3, r4, #4
 800c8c4:	f020 0007 	bic.w	r0, r0, #7
 800c8c8:	1ac2      	subs	r2, r0, r3
 800c8ca:	bf1c      	itt	ne
 800c8cc:	1a1b      	subne	r3, r3, r0
 800c8ce:	50a3      	strne	r3, [r4, r2]
 800c8d0:	e7af      	b.n	800c832 <_malloc_r+0x22>
 800c8d2:	6862      	ldr	r2, [r4, #4]
 800c8d4:	42a3      	cmp	r3, r4
 800c8d6:	bf0c      	ite	eq
 800c8d8:	f8c8 2000 	streq.w	r2, [r8]
 800c8dc:	605a      	strne	r2, [r3, #4]
 800c8de:	e7eb      	b.n	800c8b8 <_malloc_r+0xa8>
 800c8e0:	4623      	mov	r3, r4
 800c8e2:	6864      	ldr	r4, [r4, #4]
 800c8e4:	e7ae      	b.n	800c844 <_malloc_r+0x34>
 800c8e6:	463c      	mov	r4, r7
 800c8e8:	687f      	ldr	r7, [r7, #4]
 800c8ea:	e7b6      	b.n	800c85a <_malloc_r+0x4a>
 800c8ec:	461a      	mov	r2, r3
 800c8ee:	685b      	ldr	r3, [r3, #4]
 800c8f0:	42a3      	cmp	r3, r4
 800c8f2:	d1fb      	bne.n	800c8ec <_malloc_r+0xdc>
 800c8f4:	2300      	movs	r3, #0
 800c8f6:	6053      	str	r3, [r2, #4]
 800c8f8:	e7de      	b.n	800c8b8 <_malloc_r+0xa8>
 800c8fa:	230c      	movs	r3, #12
 800c8fc:	4630      	mov	r0, r6
 800c8fe:	6033      	str	r3, [r6, #0]
 800c900:	f000 f80c 	bl	800c91c <__malloc_unlock>
 800c904:	e794      	b.n	800c830 <_malloc_r+0x20>
 800c906:	6005      	str	r5, [r0, #0]
 800c908:	e7d6      	b.n	800c8b8 <_malloc_r+0xa8>
 800c90a:	bf00      	nop
 800c90c:	20005a24 	.word	0x20005a24

0800c910 <__malloc_lock>:
 800c910:	4801      	ldr	r0, [pc, #4]	@ (800c918 <__malloc_lock+0x8>)
 800c912:	f002 bb43 	b.w	800ef9c <__retarget_lock_acquire_recursive>
 800c916:	bf00      	nop
 800c918:	20005b8e 	.word	0x20005b8e

0800c91c <__malloc_unlock>:
 800c91c:	4801      	ldr	r0, [pc, #4]	@ (800c924 <__malloc_unlock+0x8>)
 800c91e:	f002 bb3f 	b.w	800efa0 <__retarget_lock_release_recursive>
 800c922:	bf00      	nop
 800c924:	20005b8e 	.word	0x20005b8e

0800c928 <sulp>:
 800c928:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c92c:	460f      	mov	r7, r1
 800c92e:	4690      	mov	r8, r2
 800c930:	f004 f928 	bl	8010b84 <__ulp>
 800c934:	4604      	mov	r4, r0
 800c936:	460d      	mov	r5, r1
 800c938:	f1b8 0f00 	cmp.w	r8, #0
 800c93c:	d011      	beq.n	800c962 <sulp+0x3a>
 800c93e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800c942:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c946:	2b00      	cmp	r3, #0
 800c948:	dd0b      	ble.n	800c962 <sulp+0x3a>
 800c94a:	2400      	movs	r4, #0
 800c94c:	051b      	lsls	r3, r3, #20
 800c94e:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c952:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c956:	4622      	mov	r2, r4
 800c958:	462b      	mov	r3, r5
 800c95a:	f7f3 fe37 	bl	80005cc <__aeabi_dmul>
 800c95e:	4604      	mov	r4, r0
 800c960:	460d      	mov	r5, r1
 800c962:	4620      	mov	r0, r4
 800c964:	4629      	mov	r1, r5
 800c966:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c96a:	0000      	movs	r0, r0
 800c96c:	0000      	movs	r0, r0
	...

0800c970 <_strtod_l>:
 800c970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c974:	b09f      	sub	sp, #124	@ 0x7c
 800c976:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c978:	2200      	movs	r2, #0
 800c97a:	460c      	mov	r4, r1
 800c97c:	921a      	str	r2, [sp, #104]	@ 0x68
 800c97e:	f04f 0a00 	mov.w	sl, #0
 800c982:	f04f 0b00 	mov.w	fp, #0
 800c986:	460a      	mov	r2, r1
 800c988:	9005      	str	r0, [sp, #20]
 800c98a:	9219      	str	r2, [sp, #100]	@ 0x64
 800c98c:	7811      	ldrb	r1, [r2, #0]
 800c98e:	292b      	cmp	r1, #43	@ 0x2b
 800c990:	d048      	beq.n	800ca24 <_strtod_l+0xb4>
 800c992:	d836      	bhi.n	800ca02 <_strtod_l+0x92>
 800c994:	290d      	cmp	r1, #13
 800c996:	d830      	bhi.n	800c9fa <_strtod_l+0x8a>
 800c998:	2908      	cmp	r1, #8
 800c99a:	d830      	bhi.n	800c9fe <_strtod_l+0x8e>
 800c99c:	2900      	cmp	r1, #0
 800c99e:	d039      	beq.n	800ca14 <_strtod_l+0xa4>
 800c9a0:	2200      	movs	r2, #0
 800c9a2:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c9a4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c9a6:	782a      	ldrb	r2, [r5, #0]
 800c9a8:	2a30      	cmp	r2, #48	@ 0x30
 800c9aa:	f040 80b1 	bne.w	800cb10 <_strtod_l+0x1a0>
 800c9ae:	786a      	ldrb	r2, [r5, #1]
 800c9b0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c9b4:	2a58      	cmp	r2, #88	@ 0x58
 800c9b6:	d16c      	bne.n	800ca92 <_strtod_l+0x122>
 800c9b8:	9302      	str	r3, [sp, #8]
 800c9ba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c9bc:	4a8e      	ldr	r2, [pc, #568]	@ (800cbf8 <_strtod_l+0x288>)
 800c9be:	9301      	str	r3, [sp, #4]
 800c9c0:	ab1a      	add	r3, sp, #104	@ 0x68
 800c9c2:	9300      	str	r3, [sp, #0]
 800c9c4:	9805      	ldr	r0, [sp, #20]
 800c9c6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c9c8:	a919      	add	r1, sp, #100	@ 0x64
 800c9ca:	f003 fa41 	bl	800fe50 <__gethex>
 800c9ce:	f010 060f 	ands.w	r6, r0, #15
 800c9d2:	4604      	mov	r4, r0
 800c9d4:	d005      	beq.n	800c9e2 <_strtod_l+0x72>
 800c9d6:	2e06      	cmp	r6, #6
 800c9d8:	d126      	bne.n	800ca28 <_strtod_l+0xb8>
 800c9da:	2300      	movs	r3, #0
 800c9dc:	3501      	adds	r5, #1
 800c9de:	9519      	str	r5, [sp, #100]	@ 0x64
 800c9e0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c9e2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	f040 8584 	bne.w	800d4f2 <_strtod_l+0xb82>
 800c9ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c9ec:	b1bb      	cbz	r3, 800ca1e <_strtod_l+0xae>
 800c9ee:	4650      	mov	r0, sl
 800c9f0:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800c9f4:	b01f      	add	sp, #124	@ 0x7c
 800c9f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9fa:	2920      	cmp	r1, #32
 800c9fc:	d1d0      	bne.n	800c9a0 <_strtod_l+0x30>
 800c9fe:	3201      	adds	r2, #1
 800ca00:	e7c3      	b.n	800c98a <_strtod_l+0x1a>
 800ca02:	292d      	cmp	r1, #45	@ 0x2d
 800ca04:	d1cc      	bne.n	800c9a0 <_strtod_l+0x30>
 800ca06:	2101      	movs	r1, #1
 800ca08:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ca0a:	1c51      	adds	r1, r2, #1
 800ca0c:	9119      	str	r1, [sp, #100]	@ 0x64
 800ca0e:	7852      	ldrb	r2, [r2, #1]
 800ca10:	2a00      	cmp	r2, #0
 800ca12:	d1c7      	bne.n	800c9a4 <_strtod_l+0x34>
 800ca14:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ca16:	9419      	str	r4, [sp, #100]	@ 0x64
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	f040 8568 	bne.w	800d4ee <_strtod_l+0xb7e>
 800ca1e:	4650      	mov	r0, sl
 800ca20:	4659      	mov	r1, fp
 800ca22:	e7e7      	b.n	800c9f4 <_strtod_l+0x84>
 800ca24:	2100      	movs	r1, #0
 800ca26:	e7ef      	b.n	800ca08 <_strtod_l+0x98>
 800ca28:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ca2a:	b13a      	cbz	r2, 800ca3c <_strtod_l+0xcc>
 800ca2c:	2135      	movs	r1, #53	@ 0x35
 800ca2e:	a81c      	add	r0, sp, #112	@ 0x70
 800ca30:	f004 f998 	bl	8010d64 <__copybits>
 800ca34:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ca36:	9805      	ldr	r0, [sp, #20]
 800ca38:	f003 fd72 	bl	8010520 <_Bfree>
 800ca3c:	3e01      	subs	r6, #1
 800ca3e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800ca40:	2e04      	cmp	r6, #4
 800ca42:	d806      	bhi.n	800ca52 <_strtod_l+0xe2>
 800ca44:	e8df f006 	tbb	[pc, r6]
 800ca48:	201d0314 	.word	0x201d0314
 800ca4c:	14          	.byte	0x14
 800ca4d:	00          	.byte	0x00
 800ca4e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800ca52:	05e1      	lsls	r1, r4, #23
 800ca54:	bf48      	it	mi
 800ca56:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800ca5a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ca5e:	0d1b      	lsrs	r3, r3, #20
 800ca60:	051b      	lsls	r3, r3, #20
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d1bd      	bne.n	800c9e2 <_strtod_l+0x72>
 800ca66:	f002 fa6d 	bl	800ef44 <__errno>
 800ca6a:	2322      	movs	r3, #34	@ 0x22
 800ca6c:	6003      	str	r3, [r0, #0]
 800ca6e:	e7b8      	b.n	800c9e2 <_strtod_l+0x72>
 800ca70:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800ca74:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800ca78:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800ca7c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ca80:	e7e7      	b.n	800ca52 <_strtod_l+0xe2>
 800ca82:	f8df b178 	ldr.w	fp, [pc, #376]	@ 800cbfc <_strtod_l+0x28c>
 800ca86:	e7e4      	b.n	800ca52 <_strtod_l+0xe2>
 800ca88:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800ca8c:	f04f 3aff 	mov.w	sl, #4294967295
 800ca90:	e7df      	b.n	800ca52 <_strtod_l+0xe2>
 800ca92:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ca94:	1c5a      	adds	r2, r3, #1
 800ca96:	9219      	str	r2, [sp, #100]	@ 0x64
 800ca98:	785b      	ldrb	r3, [r3, #1]
 800ca9a:	2b30      	cmp	r3, #48	@ 0x30
 800ca9c:	d0f9      	beq.n	800ca92 <_strtod_l+0x122>
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d09f      	beq.n	800c9e2 <_strtod_l+0x72>
 800caa2:	2301      	movs	r3, #1
 800caa4:	9309      	str	r3, [sp, #36]	@ 0x24
 800caa6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800caa8:	220a      	movs	r2, #10
 800caaa:	930c      	str	r3, [sp, #48]	@ 0x30
 800caac:	2300      	movs	r3, #0
 800caae:	461f      	mov	r7, r3
 800cab0:	9308      	str	r3, [sp, #32]
 800cab2:	930a      	str	r3, [sp, #40]	@ 0x28
 800cab4:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800cab6:	7805      	ldrb	r5, [r0, #0]
 800cab8:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800cabc:	b2d9      	uxtb	r1, r3
 800cabe:	2909      	cmp	r1, #9
 800cac0:	d928      	bls.n	800cb14 <_strtod_l+0x1a4>
 800cac2:	2201      	movs	r2, #1
 800cac4:	494e      	ldr	r1, [pc, #312]	@ (800cc00 <_strtod_l+0x290>)
 800cac6:	f001 fb93 	bl	800e1f0 <strncmp>
 800caca:	2800      	cmp	r0, #0
 800cacc:	d032      	beq.n	800cb34 <_strtod_l+0x1c4>
 800cace:	2000      	movs	r0, #0
 800cad0:	462a      	mov	r2, r5
 800cad2:	4681      	mov	r9, r0
 800cad4:	463d      	mov	r5, r7
 800cad6:	4603      	mov	r3, r0
 800cad8:	2a65      	cmp	r2, #101	@ 0x65
 800cada:	d001      	beq.n	800cae0 <_strtod_l+0x170>
 800cadc:	2a45      	cmp	r2, #69	@ 0x45
 800cade:	d114      	bne.n	800cb0a <_strtod_l+0x19a>
 800cae0:	b91d      	cbnz	r5, 800caea <_strtod_l+0x17a>
 800cae2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cae4:	4302      	orrs	r2, r0
 800cae6:	d095      	beq.n	800ca14 <_strtod_l+0xa4>
 800cae8:	2500      	movs	r5, #0
 800caea:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800caec:	1c62      	adds	r2, r4, #1
 800caee:	9219      	str	r2, [sp, #100]	@ 0x64
 800caf0:	7862      	ldrb	r2, [r4, #1]
 800caf2:	2a2b      	cmp	r2, #43	@ 0x2b
 800caf4:	d077      	beq.n	800cbe6 <_strtod_l+0x276>
 800caf6:	2a2d      	cmp	r2, #45	@ 0x2d
 800caf8:	d07b      	beq.n	800cbf2 <_strtod_l+0x282>
 800cafa:	f04f 0c00 	mov.w	ip, #0
 800cafe:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800cb02:	2909      	cmp	r1, #9
 800cb04:	f240 8082 	bls.w	800cc0c <_strtod_l+0x29c>
 800cb08:	9419      	str	r4, [sp, #100]	@ 0x64
 800cb0a:	f04f 0800 	mov.w	r8, #0
 800cb0e:	e0a2      	b.n	800cc56 <_strtod_l+0x2e6>
 800cb10:	2300      	movs	r3, #0
 800cb12:	e7c7      	b.n	800caa4 <_strtod_l+0x134>
 800cb14:	2f08      	cmp	r7, #8
 800cb16:	bfd5      	itete	le
 800cb18:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800cb1a:	9908      	ldrgt	r1, [sp, #32]
 800cb1c:	fb02 3301 	mlale	r3, r2, r1, r3
 800cb20:	fb02 3301 	mlagt	r3, r2, r1, r3
 800cb24:	f100 0001 	add.w	r0, r0, #1
 800cb28:	bfd4      	ite	le
 800cb2a:	930a      	strle	r3, [sp, #40]	@ 0x28
 800cb2c:	9308      	strgt	r3, [sp, #32]
 800cb2e:	3701      	adds	r7, #1
 800cb30:	9019      	str	r0, [sp, #100]	@ 0x64
 800cb32:	e7bf      	b.n	800cab4 <_strtod_l+0x144>
 800cb34:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cb36:	1c5a      	adds	r2, r3, #1
 800cb38:	9219      	str	r2, [sp, #100]	@ 0x64
 800cb3a:	785a      	ldrb	r2, [r3, #1]
 800cb3c:	b37f      	cbz	r7, 800cb9e <_strtod_l+0x22e>
 800cb3e:	4681      	mov	r9, r0
 800cb40:	463d      	mov	r5, r7
 800cb42:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800cb46:	2b09      	cmp	r3, #9
 800cb48:	d912      	bls.n	800cb70 <_strtod_l+0x200>
 800cb4a:	2301      	movs	r3, #1
 800cb4c:	e7c4      	b.n	800cad8 <_strtod_l+0x168>
 800cb4e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cb50:	3001      	adds	r0, #1
 800cb52:	1c5a      	adds	r2, r3, #1
 800cb54:	9219      	str	r2, [sp, #100]	@ 0x64
 800cb56:	785a      	ldrb	r2, [r3, #1]
 800cb58:	2a30      	cmp	r2, #48	@ 0x30
 800cb5a:	d0f8      	beq.n	800cb4e <_strtod_l+0x1de>
 800cb5c:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800cb60:	2b08      	cmp	r3, #8
 800cb62:	f200 84cb 	bhi.w	800d4fc <_strtod_l+0xb8c>
 800cb66:	4681      	mov	r9, r0
 800cb68:	2000      	movs	r0, #0
 800cb6a:	4605      	mov	r5, r0
 800cb6c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cb6e:	930c      	str	r3, [sp, #48]	@ 0x30
 800cb70:	3a30      	subs	r2, #48	@ 0x30
 800cb72:	f100 0301 	add.w	r3, r0, #1
 800cb76:	d02a      	beq.n	800cbce <_strtod_l+0x25e>
 800cb78:	4499      	add	r9, r3
 800cb7a:	210a      	movs	r1, #10
 800cb7c:	462b      	mov	r3, r5
 800cb7e:	eb00 0c05 	add.w	ip, r0, r5
 800cb82:	4563      	cmp	r3, ip
 800cb84:	d10d      	bne.n	800cba2 <_strtod_l+0x232>
 800cb86:	1c69      	adds	r1, r5, #1
 800cb88:	4401      	add	r1, r0
 800cb8a:	4428      	add	r0, r5
 800cb8c:	2808      	cmp	r0, #8
 800cb8e:	dc16      	bgt.n	800cbbe <_strtod_l+0x24e>
 800cb90:	230a      	movs	r3, #10
 800cb92:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800cb94:	fb03 2300 	mla	r3, r3, r0, r2
 800cb98:	930a      	str	r3, [sp, #40]	@ 0x28
 800cb9a:	2300      	movs	r3, #0
 800cb9c:	e018      	b.n	800cbd0 <_strtod_l+0x260>
 800cb9e:	4638      	mov	r0, r7
 800cba0:	e7da      	b.n	800cb58 <_strtod_l+0x1e8>
 800cba2:	2b08      	cmp	r3, #8
 800cba4:	f103 0301 	add.w	r3, r3, #1
 800cba8:	dc03      	bgt.n	800cbb2 <_strtod_l+0x242>
 800cbaa:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800cbac:	434e      	muls	r6, r1
 800cbae:	960a      	str	r6, [sp, #40]	@ 0x28
 800cbb0:	e7e7      	b.n	800cb82 <_strtod_l+0x212>
 800cbb2:	2b10      	cmp	r3, #16
 800cbb4:	bfde      	ittt	le
 800cbb6:	9e08      	ldrle	r6, [sp, #32]
 800cbb8:	434e      	mulle	r6, r1
 800cbba:	9608      	strle	r6, [sp, #32]
 800cbbc:	e7e1      	b.n	800cb82 <_strtod_l+0x212>
 800cbbe:	280f      	cmp	r0, #15
 800cbc0:	dceb      	bgt.n	800cb9a <_strtod_l+0x22a>
 800cbc2:	230a      	movs	r3, #10
 800cbc4:	9808      	ldr	r0, [sp, #32]
 800cbc6:	fb03 2300 	mla	r3, r3, r0, r2
 800cbca:	9308      	str	r3, [sp, #32]
 800cbcc:	e7e5      	b.n	800cb9a <_strtod_l+0x22a>
 800cbce:	4629      	mov	r1, r5
 800cbd0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800cbd2:	460d      	mov	r5, r1
 800cbd4:	1c50      	adds	r0, r2, #1
 800cbd6:	9019      	str	r0, [sp, #100]	@ 0x64
 800cbd8:	7852      	ldrb	r2, [r2, #1]
 800cbda:	4618      	mov	r0, r3
 800cbdc:	e7b1      	b.n	800cb42 <_strtod_l+0x1d2>
 800cbde:	f04f 0900 	mov.w	r9, #0
 800cbe2:	2301      	movs	r3, #1
 800cbe4:	e77d      	b.n	800cae2 <_strtod_l+0x172>
 800cbe6:	f04f 0c00 	mov.w	ip, #0
 800cbea:	1ca2      	adds	r2, r4, #2
 800cbec:	9219      	str	r2, [sp, #100]	@ 0x64
 800cbee:	78a2      	ldrb	r2, [r4, #2]
 800cbf0:	e785      	b.n	800cafe <_strtod_l+0x18e>
 800cbf2:	f04f 0c01 	mov.w	ip, #1
 800cbf6:	e7f8      	b.n	800cbea <_strtod_l+0x27a>
 800cbf8:	08012040 	.word	0x08012040
 800cbfc:	7ff00000 	.word	0x7ff00000
 800cc00:	0801202a 	.word	0x0801202a
 800cc04:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800cc06:	1c51      	adds	r1, r2, #1
 800cc08:	9119      	str	r1, [sp, #100]	@ 0x64
 800cc0a:	7852      	ldrb	r2, [r2, #1]
 800cc0c:	2a30      	cmp	r2, #48	@ 0x30
 800cc0e:	d0f9      	beq.n	800cc04 <_strtod_l+0x294>
 800cc10:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800cc14:	2908      	cmp	r1, #8
 800cc16:	f63f af78 	bhi.w	800cb0a <_strtod_l+0x19a>
 800cc1a:	f04f 080a 	mov.w	r8, #10
 800cc1e:	3a30      	subs	r2, #48	@ 0x30
 800cc20:	920e      	str	r2, [sp, #56]	@ 0x38
 800cc22:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800cc24:	920f      	str	r2, [sp, #60]	@ 0x3c
 800cc26:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800cc28:	1c56      	adds	r6, r2, #1
 800cc2a:	9619      	str	r6, [sp, #100]	@ 0x64
 800cc2c:	7852      	ldrb	r2, [r2, #1]
 800cc2e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800cc32:	f1be 0f09 	cmp.w	lr, #9
 800cc36:	d939      	bls.n	800ccac <_strtod_l+0x33c>
 800cc38:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800cc3a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800cc3e:	1a76      	subs	r6, r6, r1
 800cc40:	2e08      	cmp	r6, #8
 800cc42:	dc03      	bgt.n	800cc4c <_strtod_l+0x2dc>
 800cc44:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800cc46:	4588      	cmp	r8, r1
 800cc48:	bfa8      	it	ge
 800cc4a:	4688      	movge	r8, r1
 800cc4c:	f1bc 0f00 	cmp.w	ip, #0
 800cc50:	d001      	beq.n	800cc56 <_strtod_l+0x2e6>
 800cc52:	f1c8 0800 	rsb	r8, r8, #0
 800cc56:	2d00      	cmp	r5, #0
 800cc58:	d14e      	bne.n	800ccf8 <_strtod_l+0x388>
 800cc5a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cc5c:	4308      	orrs	r0, r1
 800cc5e:	f47f aec0 	bne.w	800c9e2 <_strtod_l+0x72>
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	f47f aed6 	bne.w	800ca14 <_strtod_l+0xa4>
 800cc68:	2a69      	cmp	r2, #105	@ 0x69
 800cc6a:	d028      	beq.n	800ccbe <_strtod_l+0x34e>
 800cc6c:	dc25      	bgt.n	800ccba <_strtod_l+0x34a>
 800cc6e:	2a49      	cmp	r2, #73	@ 0x49
 800cc70:	d025      	beq.n	800ccbe <_strtod_l+0x34e>
 800cc72:	2a4e      	cmp	r2, #78	@ 0x4e
 800cc74:	f47f aece 	bne.w	800ca14 <_strtod_l+0xa4>
 800cc78:	499a      	ldr	r1, [pc, #616]	@ (800cee4 <_strtod_l+0x574>)
 800cc7a:	a819      	add	r0, sp, #100	@ 0x64
 800cc7c:	f003 fb0a 	bl	8010294 <__match>
 800cc80:	2800      	cmp	r0, #0
 800cc82:	f43f aec7 	beq.w	800ca14 <_strtod_l+0xa4>
 800cc86:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cc88:	781b      	ldrb	r3, [r3, #0]
 800cc8a:	2b28      	cmp	r3, #40	@ 0x28
 800cc8c:	d12e      	bne.n	800ccec <_strtod_l+0x37c>
 800cc8e:	4996      	ldr	r1, [pc, #600]	@ (800cee8 <_strtod_l+0x578>)
 800cc90:	aa1c      	add	r2, sp, #112	@ 0x70
 800cc92:	a819      	add	r0, sp, #100	@ 0x64
 800cc94:	f003 fb12 	bl	80102bc <__hexnan>
 800cc98:	2805      	cmp	r0, #5
 800cc9a:	d127      	bne.n	800ccec <_strtod_l+0x37c>
 800cc9c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800cc9e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800cca2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800cca6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800ccaa:	e69a      	b.n	800c9e2 <_strtod_l+0x72>
 800ccac:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800ccae:	fb08 2101 	mla	r1, r8, r1, r2
 800ccb2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800ccb6:	920e      	str	r2, [sp, #56]	@ 0x38
 800ccb8:	e7b5      	b.n	800cc26 <_strtod_l+0x2b6>
 800ccba:	2a6e      	cmp	r2, #110	@ 0x6e
 800ccbc:	e7da      	b.n	800cc74 <_strtod_l+0x304>
 800ccbe:	498b      	ldr	r1, [pc, #556]	@ (800ceec <_strtod_l+0x57c>)
 800ccc0:	a819      	add	r0, sp, #100	@ 0x64
 800ccc2:	f003 fae7 	bl	8010294 <__match>
 800ccc6:	2800      	cmp	r0, #0
 800ccc8:	f43f aea4 	beq.w	800ca14 <_strtod_l+0xa4>
 800cccc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ccce:	4988      	ldr	r1, [pc, #544]	@ (800cef0 <_strtod_l+0x580>)
 800ccd0:	3b01      	subs	r3, #1
 800ccd2:	a819      	add	r0, sp, #100	@ 0x64
 800ccd4:	9319      	str	r3, [sp, #100]	@ 0x64
 800ccd6:	f003 fadd 	bl	8010294 <__match>
 800ccda:	b910      	cbnz	r0, 800cce2 <_strtod_l+0x372>
 800ccdc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ccde:	3301      	adds	r3, #1
 800cce0:	9319      	str	r3, [sp, #100]	@ 0x64
 800cce2:	f04f 0a00 	mov.w	sl, #0
 800cce6:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 800cef4 <_strtod_l+0x584>
 800ccea:	e67a      	b.n	800c9e2 <_strtod_l+0x72>
 800ccec:	4882      	ldr	r0, [pc, #520]	@ (800cef8 <_strtod_l+0x588>)
 800ccee:	f002 f97d 	bl	800efec <nan>
 800ccf2:	4682      	mov	sl, r0
 800ccf4:	468b      	mov	fp, r1
 800ccf6:	e674      	b.n	800c9e2 <_strtod_l+0x72>
 800ccf8:	eba8 0309 	sub.w	r3, r8, r9
 800ccfc:	2f00      	cmp	r7, #0
 800ccfe:	bf08      	it	eq
 800cd00:	462f      	moveq	r7, r5
 800cd02:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800cd04:	2d10      	cmp	r5, #16
 800cd06:	462c      	mov	r4, r5
 800cd08:	9309      	str	r3, [sp, #36]	@ 0x24
 800cd0a:	bfa8      	it	ge
 800cd0c:	2410      	movge	r4, #16
 800cd0e:	f7f3 fbe3 	bl	80004d8 <__aeabi_ui2d>
 800cd12:	2d09      	cmp	r5, #9
 800cd14:	4682      	mov	sl, r0
 800cd16:	468b      	mov	fp, r1
 800cd18:	dc11      	bgt.n	800cd3e <_strtod_l+0x3ce>
 800cd1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	f43f ae60 	beq.w	800c9e2 <_strtod_l+0x72>
 800cd22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd24:	dd76      	ble.n	800ce14 <_strtod_l+0x4a4>
 800cd26:	2b16      	cmp	r3, #22
 800cd28:	dc5d      	bgt.n	800cde6 <_strtod_l+0x476>
 800cd2a:	4974      	ldr	r1, [pc, #464]	@ (800cefc <_strtod_l+0x58c>)
 800cd2c:	4652      	mov	r2, sl
 800cd2e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cd32:	465b      	mov	r3, fp
 800cd34:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cd38:	f7f3 fc48 	bl	80005cc <__aeabi_dmul>
 800cd3c:	e7d9      	b.n	800ccf2 <_strtod_l+0x382>
 800cd3e:	4b6f      	ldr	r3, [pc, #444]	@ (800cefc <_strtod_l+0x58c>)
 800cd40:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cd44:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800cd48:	f7f3 fc40 	bl	80005cc <__aeabi_dmul>
 800cd4c:	4682      	mov	sl, r0
 800cd4e:	9808      	ldr	r0, [sp, #32]
 800cd50:	468b      	mov	fp, r1
 800cd52:	f7f3 fbc1 	bl	80004d8 <__aeabi_ui2d>
 800cd56:	4602      	mov	r2, r0
 800cd58:	460b      	mov	r3, r1
 800cd5a:	4650      	mov	r0, sl
 800cd5c:	4659      	mov	r1, fp
 800cd5e:	f7f3 fa7f 	bl	8000260 <__adddf3>
 800cd62:	2d0f      	cmp	r5, #15
 800cd64:	4682      	mov	sl, r0
 800cd66:	468b      	mov	fp, r1
 800cd68:	ddd7      	ble.n	800cd1a <_strtod_l+0x3aa>
 800cd6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd6c:	1b2c      	subs	r4, r5, r4
 800cd6e:	441c      	add	r4, r3
 800cd70:	2c00      	cmp	r4, #0
 800cd72:	f340 8096 	ble.w	800cea2 <_strtod_l+0x532>
 800cd76:	f014 030f 	ands.w	r3, r4, #15
 800cd7a:	d00a      	beq.n	800cd92 <_strtod_l+0x422>
 800cd7c:	495f      	ldr	r1, [pc, #380]	@ (800cefc <_strtod_l+0x58c>)
 800cd7e:	4652      	mov	r2, sl
 800cd80:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cd84:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cd88:	465b      	mov	r3, fp
 800cd8a:	f7f3 fc1f 	bl	80005cc <__aeabi_dmul>
 800cd8e:	4682      	mov	sl, r0
 800cd90:	468b      	mov	fp, r1
 800cd92:	f034 040f 	bics.w	r4, r4, #15
 800cd96:	d073      	beq.n	800ce80 <_strtod_l+0x510>
 800cd98:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800cd9c:	dd48      	ble.n	800ce30 <_strtod_l+0x4c0>
 800cd9e:	2400      	movs	r4, #0
 800cda0:	46a0      	mov	r8, r4
 800cda2:	46a1      	mov	r9, r4
 800cda4:	940a      	str	r4, [sp, #40]	@ 0x28
 800cda6:	2322      	movs	r3, #34	@ 0x22
 800cda8:	f04f 0a00 	mov.w	sl, #0
 800cdac:	9a05      	ldr	r2, [sp, #20]
 800cdae:	f8df b144 	ldr.w	fp, [pc, #324]	@ 800cef4 <_strtod_l+0x584>
 800cdb2:	6013      	str	r3, [r2, #0]
 800cdb4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	f43f ae13 	beq.w	800c9e2 <_strtod_l+0x72>
 800cdbc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cdbe:	9805      	ldr	r0, [sp, #20]
 800cdc0:	f003 fbae 	bl	8010520 <_Bfree>
 800cdc4:	4649      	mov	r1, r9
 800cdc6:	9805      	ldr	r0, [sp, #20]
 800cdc8:	f003 fbaa 	bl	8010520 <_Bfree>
 800cdcc:	4641      	mov	r1, r8
 800cdce:	9805      	ldr	r0, [sp, #20]
 800cdd0:	f003 fba6 	bl	8010520 <_Bfree>
 800cdd4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800cdd6:	9805      	ldr	r0, [sp, #20]
 800cdd8:	f003 fba2 	bl	8010520 <_Bfree>
 800cddc:	4621      	mov	r1, r4
 800cdde:	9805      	ldr	r0, [sp, #20]
 800cde0:	f003 fb9e 	bl	8010520 <_Bfree>
 800cde4:	e5fd      	b.n	800c9e2 <_strtod_l+0x72>
 800cde6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cde8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800cdec:	4293      	cmp	r3, r2
 800cdee:	dbbc      	blt.n	800cd6a <_strtod_l+0x3fa>
 800cdf0:	4c42      	ldr	r4, [pc, #264]	@ (800cefc <_strtod_l+0x58c>)
 800cdf2:	f1c5 050f 	rsb	r5, r5, #15
 800cdf6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800cdfa:	4652      	mov	r2, sl
 800cdfc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ce00:	465b      	mov	r3, fp
 800ce02:	f7f3 fbe3 	bl	80005cc <__aeabi_dmul>
 800ce06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce08:	1b5d      	subs	r5, r3, r5
 800ce0a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ce0e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ce12:	e791      	b.n	800cd38 <_strtod_l+0x3c8>
 800ce14:	3316      	adds	r3, #22
 800ce16:	dba8      	blt.n	800cd6a <_strtod_l+0x3fa>
 800ce18:	4b38      	ldr	r3, [pc, #224]	@ (800cefc <_strtod_l+0x58c>)
 800ce1a:	eba9 0808 	sub.w	r8, r9, r8
 800ce1e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800ce22:	4650      	mov	r0, sl
 800ce24:	e9d8 2300 	ldrd	r2, r3, [r8]
 800ce28:	4659      	mov	r1, fp
 800ce2a:	f7f3 fcf9 	bl	8000820 <__aeabi_ddiv>
 800ce2e:	e760      	b.n	800ccf2 <_strtod_l+0x382>
 800ce30:	4b33      	ldr	r3, [pc, #204]	@ (800cf00 <_strtod_l+0x590>)
 800ce32:	4650      	mov	r0, sl
 800ce34:	9308      	str	r3, [sp, #32]
 800ce36:	2300      	movs	r3, #0
 800ce38:	4659      	mov	r1, fp
 800ce3a:	461e      	mov	r6, r3
 800ce3c:	1124      	asrs	r4, r4, #4
 800ce3e:	2c01      	cmp	r4, #1
 800ce40:	dc21      	bgt.n	800ce86 <_strtod_l+0x516>
 800ce42:	b10b      	cbz	r3, 800ce48 <_strtod_l+0x4d8>
 800ce44:	4682      	mov	sl, r0
 800ce46:	468b      	mov	fp, r1
 800ce48:	492d      	ldr	r1, [pc, #180]	@ (800cf00 <_strtod_l+0x590>)
 800ce4a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800ce4e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800ce52:	4652      	mov	r2, sl
 800ce54:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ce58:	465b      	mov	r3, fp
 800ce5a:	f7f3 fbb7 	bl	80005cc <__aeabi_dmul>
 800ce5e:	4b25      	ldr	r3, [pc, #148]	@ (800cef4 <_strtod_l+0x584>)
 800ce60:	460a      	mov	r2, r1
 800ce62:	400b      	ands	r3, r1
 800ce64:	4927      	ldr	r1, [pc, #156]	@ (800cf04 <_strtod_l+0x594>)
 800ce66:	4682      	mov	sl, r0
 800ce68:	428b      	cmp	r3, r1
 800ce6a:	d898      	bhi.n	800cd9e <_strtod_l+0x42e>
 800ce6c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800ce70:	428b      	cmp	r3, r1
 800ce72:	bf86      	itte	hi
 800ce74:	f04f 3aff 	movhi.w	sl, #4294967295
 800ce78:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800cf08 <_strtod_l+0x598>
 800ce7c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800ce80:	2300      	movs	r3, #0
 800ce82:	9308      	str	r3, [sp, #32]
 800ce84:	e07a      	b.n	800cf7c <_strtod_l+0x60c>
 800ce86:	07e2      	lsls	r2, r4, #31
 800ce88:	d505      	bpl.n	800ce96 <_strtod_l+0x526>
 800ce8a:	9b08      	ldr	r3, [sp, #32]
 800ce8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce90:	f7f3 fb9c 	bl	80005cc <__aeabi_dmul>
 800ce94:	2301      	movs	r3, #1
 800ce96:	9a08      	ldr	r2, [sp, #32]
 800ce98:	3601      	adds	r6, #1
 800ce9a:	3208      	adds	r2, #8
 800ce9c:	1064      	asrs	r4, r4, #1
 800ce9e:	9208      	str	r2, [sp, #32]
 800cea0:	e7cd      	b.n	800ce3e <_strtod_l+0x4ce>
 800cea2:	d0ed      	beq.n	800ce80 <_strtod_l+0x510>
 800cea4:	4264      	negs	r4, r4
 800cea6:	f014 020f 	ands.w	r2, r4, #15
 800ceaa:	d00a      	beq.n	800cec2 <_strtod_l+0x552>
 800ceac:	4b13      	ldr	r3, [pc, #76]	@ (800cefc <_strtod_l+0x58c>)
 800ceae:	4650      	mov	r0, sl
 800ceb0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ceb4:	4659      	mov	r1, fp
 800ceb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ceba:	f7f3 fcb1 	bl	8000820 <__aeabi_ddiv>
 800cebe:	4682      	mov	sl, r0
 800cec0:	468b      	mov	fp, r1
 800cec2:	1124      	asrs	r4, r4, #4
 800cec4:	d0dc      	beq.n	800ce80 <_strtod_l+0x510>
 800cec6:	2c1f      	cmp	r4, #31
 800cec8:	dd20      	ble.n	800cf0c <_strtod_l+0x59c>
 800ceca:	2400      	movs	r4, #0
 800cecc:	46a0      	mov	r8, r4
 800cece:	46a1      	mov	r9, r4
 800ced0:	940a      	str	r4, [sp, #40]	@ 0x28
 800ced2:	2322      	movs	r3, #34	@ 0x22
 800ced4:	9a05      	ldr	r2, [sp, #20]
 800ced6:	f04f 0a00 	mov.w	sl, #0
 800ceda:	f04f 0b00 	mov.w	fp, #0
 800cede:	6013      	str	r3, [r2, #0]
 800cee0:	e768      	b.n	800cdb4 <_strtod_l+0x444>
 800cee2:	bf00      	nop
 800cee4:	0801218e 	.word	0x0801218e
 800cee8:	0801202c 	.word	0x0801202c
 800ceec:	08012186 	.word	0x08012186
 800cef0:	08012319 	.word	0x08012319
 800cef4:	7ff00000 	.word	0x7ff00000
 800cef8:	08012315 	.word	0x08012315
 800cefc:	08012480 	.word	0x08012480
 800cf00:	08012458 	.word	0x08012458
 800cf04:	7ca00000 	.word	0x7ca00000
 800cf08:	7fefffff 	.word	0x7fefffff
 800cf0c:	f014 0310 	ands.w	r3, r4, #16
 800cf10:	bf18      	it	ne
 800cf12:	236a      	movne	r3, #106	@ 0x6a
 800cf14:	4650      	mov	r0, sl
 800cf16:	9308      	str	r3, [sp, #32]
 800cf18:	4659      	mov	r1, fp
 800cf1a:	2300      	movs	r3, #0
 800cf1c:	4ea9      	ldr	r6, [pc, #676]	@ (800d1c4 <_strtod_l+0x854>)
 800cf1e:	07e2      	lsls	r2, r4, #31
 800cf20:	d504      	bpl.n	800cf2c <_strtod_l+0x5bc>
 800cf22:	e9d6 2300 	ldrd	r2, r3, [r6]
 800cf26:	f7f3 fb51 	bl	80005cc <__aeabi_dmul>
 800cf2a:	2301      	movs	r3, #1
 800cf2c:	1064      	asrs	r4, r4, #1
 800cf2e:	f106 0608 	add.w	r6, r6, #8
 800cf32:	d1f4      	bne.n	800cf1e <_strtod_l+0x5ae>
 800cf34:	b10b      	cbz	r3, 800cf3a <_strtod_l+0x5ca>
 800cf36:	4682      	mov	sl, r0
 800cf38:	468b      	mov	fp, r1
 800cf3a:	9b08      	ldr	r3, [sp, #32]
 800cf3c:	b1b3      	cbz	r3, 800cf6c <_strtod_l+0x5fc>
 800cf3e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800cf42:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	4659      	mov	r1, fp
 800cf4a:	dd0f      	ble.n	800cf6c <_strtod_l+0x5fc>
 800cf4c:	2b1f      	cmp	r3, #31
 800cf4e:	dd57      	ble.n	800d000 <_strtod_l+0x690>
 800cf50:	2b34      	cmp	r3, #52	@ 0x34
 800cf52:	bfd8      	it	le
 800cf54:	f04f 33ff 	movle.w	r3, #4294967295
 800cf58:	f04f 0a00 	mov.w	sl, #0
 800cf5c:	bfcf      	iteee	gt
 800cf5e:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800cf62:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800cf66:	4093      	lslle	r3, r2
 800cf68:	ea03 0b01 	andle.w	fp, r3, r1
 800cf6c:	2200      	movs	r2, #0
 800cf6e:	2300      	movs	r3, #0
 800cf70:	4650      	mov	r0, sl
 800cf72:	4659      	mov	r1, fp
 800cf74:	f7f3 fd92 	bl	8000a9c <__aeabi_dcmpeq>
 800cf78:	2800      	cmp	r0, #0
 800cf7a:	d1a6      	bne.n	800ceca <_strtod_l+0x55a>
 800cf7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cf7e:	463a      	mov	r2, r7
 800cf80:	9300      	str	r3, [sp, #0]
 800cf82:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800cf84:	462b      	mov	r3, r5
 800cf86:	9805      	ldr	r0, [sp, #20]
 800cf88:	f003 fb32 	bl	80105f0 <__s2b>
 800cf8c:	900a      	str	r0, [sp, #40]	@ 0x28
 800cf8e:	2800      	cmp	r0, #0
 800cf90:	f43f af05 	beq.w	800cd9e <_strtod_l+0x42e>
 800cf94:	2400      	movs	r4, #0
 800cf96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cf98:	eba9 0308 	sub.w	r3, r9, r8
 800cf9c:	2a00      	cmp	r2, #0
 800cf9e:	bfa8      	it	ge
 800cfa0:	2300      	movge	r3, #0
 800cfa2:	46a0      	mov	r8, r4
 800cfa4:	9312      	str	r3, [sp, #72]	@ 0x48
 800cfa6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800cfaa:	9316      	str	r3, [sp, #88]	@ 0x58
 800cfac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cfae:	9805      	ldr	r0, [sp, #20]
 800cfb0:	6859      	ldr	r1, [r3, #4]
 800cfb2:	f003 fa75 	bl	80104a0 <_Balloc>
 800cfb6:	4681      	mov	r9, r0
 800cfb8:	2800      	cmp	r0, #0
 800cfba:	f43f aef4 	beq.w	800cda6 <_strtod_l+0x436>
 800cfbe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cfc0:	300c      	adds	r0, #12
 800cfc2:	691a      	ldr	r2, [r3, #16]
 800cfc4:	f103 010c 	add.w	r1, r3, #12
 800cfc8:	3202      	adds	r2, #2
 800cfca:	0092      	lsls	r2, r2, #2
 800cfcc:	f001 ffff 	bl	800efce <memcpy>
 800cfd0:	ab1c      	add	r3, sp, #112	@ 0x70
 800cfd2:	9301      	str	r3, [sp, #4]
 800cfd4:	ab1b      	add	r3, sp, #108	@ 0x6c
 800cfd6:	9300      	str	r3, [sp, #0]
 800cfd8:	4652      	mov	r2, sl
 800cfda:	465b      	mov	r3, fp
 800cfdc:	9805      	ldr	r0, [sp, #20]
 800cfde:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800cfe2:	f003 fe37 	bl	8010c54 <__d2b>
 800cfe6:	901a      	str	r0, [sp, #104]	@ 0x68
 800cfe8:	2800      	cmp	r0, #0
 800cfea:	f43f aedc 	beq.w	800cda6 <_strtod_l+0x436>
 800cfee:	2101      	movs	r1, #1
 800cff0:	9805      	ldr	r0, [sp, #20]
 800cff2:	f003 fb93 	bl	801071c <__i2b>
 800cff6:	4680      	mov	r8, r0
 800cff8:	b948      	cbnz	r0, 800d00e <_strtod_l+0x69e>
 800cffa:	f04f 0800 	mov.w	r8, #0
 800cffe:	e6d2      	b.n	800cda6 <_strtod_l+0x436>
 800d000:	f04f 32ff 	mov.w	r2, #4294967295
 800d004:	fa02 f303 	lsl.w	r3, r2, r3
 800d008:	ea03 0a0a 	and.w	sl, r3, sl
 800d00c:	e7ae      	b.n	800cf6c <_strtod_l+0x5fc>
 800d00e:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800d010:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800d012:	2d00      	cmp	r5, #0
 800d014:	bfab      	itete	ge
 800d016:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800d018:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800d01a:	18ef      	addge	r7, r5, r3
 800d01c:	1b5e      	sublt	r6, r3, r5
 800d01e:	9b08      	ldr	r3, [sp, #32]
 800d020:	bfa8      	it	ge
 800d022:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800d024:	eba5 0503 	sub.w	r5, r5, r3
 800d028:	4415      	add	r5, r2
 800d02a:	4b67      	ldr	r3, [pc, #412]	@ (800d1c8 <_strtod_l+0x858>)
 800d02c:	f105 35ff 	add.w	r5, r5, #4294967295
 800d030:	bfb8      	it	lt
 800d032:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800d034:	429d      	cmp	r5, r3
 800d036:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800d03a:	da50      	bge.n	800d0de <_strtod_l+0x76e>
 800d03c:	1b5b      	subs	r3, r3, r5
 800d03e:	2b1f      	cmp	r3, #31
 800d040:	f04f 0101 	mov.w	r1, #1
 800d044:	eba2 0203 	sub.w	r2, r2, r3
 800d048:	dc3d      	bgt.n	800d0c6 <_strtod_l+0x756>
 800d04a:	fa01 f303 	lsl.w	r3, r1, r3
 800d04e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d050:	2300      	movs	r3, #0
 800d052:	9310      	str	r3, [sp, #64]	@ 0x40
 800d054:	18bd      	adds	r5, r7, r2
 800d056:	9b08      	ldr	r3, [sp, #32]
 800d058:	42af      	cmp	r7, r5
 800d05a:	4416      	add	r6, r2
 800d05c:	441e      	add	r6, r3
 800d05e:	463b      	mov	r3, r7
 800d060:	bfa8      	it	ge
 800d062:	462b      	movge	r3, r5
 800d064:	42b3      	cmp	r3, r6
 800d066:	bfa8      	it	ge
 800d068:	4633      	movge	r3, r6
 800d06a:	2b00      	cmp	r3, #0
 800d06c:	bfc2      	ittt	gt
 800d06e:	1aed      	subgt	r5, r5, r3
 800d070:	1af6      	subgt	r6, r6, r3
 800d072:	1aff      	subgt	r7, r7, r3
 800d074:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d076:	2b00      	cmp	r3, #0
 800d078:	dd16      	ble.n	800d0a8 <_strtod_l+0x738>
 800d07a:	4641      	mov	r1, r8
 800d07c:	461a      	mov	r2, r3
 800d07e:	9805      	ldr	r0, [sp, #20]
 800d080:	f003 fc0a 	bl	8010898 <__pow5mult>
 800d084:	4680      	mov	r8, r0
 800d086:	2800      	cmp	r0, #0
 800d088:	d0b7      	beq.n	800cffa <_strtod_l+0x68a>
 800d08a:	4601      	mov	r1, r0
 800d08c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d08e:	9805      	ldr	r0, [sp, #20]
 800d090:	f003 fb5a 	bl	8010748 <__multiply>
 800d094:	900e      	str	r0, [sp, #56]	@ 0x38
 800d096:	2800      	cmp	r0, #0
 800d098:	f43f ae85 	beq.w	800cda6 <_strtod_l+0x436>
 800d09c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d09e:	9805      	ldr	r0, [sp, #20]
 800d0a0:	f003 fa3e 	bl	8010520 <_Bfree>
 800d0a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d0a6:	931a      	str	r3, [sp, #104]	@ 0x68
 800d0a8:	2d00      	cmp	r5, #0
 800d0aa:	dc1d      	bgt.n	800d0e8 <_strtod_l+0x778>
 800d0ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	dd23      	ble.n	800d0fa <_strtod_l+0x78a>
 800d0b2:	4649      	mov	r1, r9
 800d0b4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800d0b6:	9805      	ldr	r0, [sp, #20]
 800d0b8:	f003 fbee 	bl	8010898 <__pow5mult>
 800d0bc:	4681      	mov	r9, r0
 800d0be:	b9e0      	cbnz	r0, 800d0fa <_strtod_l+0x78a>
 800d0c0:	f04f 0900 	mov.w	r9, #0
 800d0c4:	e66f      	b.n	800cda6 <_strtod_l+0x436>
 800d0c6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800d0ca:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800d0ce:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800d0d2:	35e2      	adds	r5, #226	@ 0xe2
 800d0d4:	fa01 f305 	lsl.w	r3, r1, r5
 800d0d8:	9310      	str	r3, [sp, #64]	@ 0x40
 800d0da:	9113      	str	r1, [sp, #76]	@ 0x4c
 800d0dc:	e7ba      	b.n	800d054 <_strtod_l+0x6e4>
 800d0de:	2300      	movs	r3, #0
 800d0e0:	9310      	str	r3, [sp, #64]	@ 0x40
 800d0e2:	2301      	movs	r3, #1
 800d0e4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d0e6:	e7b5      	b.n	800d054 <_strtod_l+0x6e4>
 800d0e8:	462a      	mov	r2, r5
 800d0ea:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d0ec:	9805      	ldr	r0, [sp, #20]
 800d0ee:	f003 fc2d 	bl	801094c <__lshift>
 800d0f2:	901a      	str	r0, [sp, #104]	@ 0x68
 800d0f4:	2800      	cmp	r0, #0
 800d0f6:	d1d9      	bne.n	800d0ac <_strtod_l+0x73c>
 800d0f8:	e655      	b.n	800cda6 <_strtod_l+0x436>
 800d0fa:	2e00      	cmp	r6, #0
 800d0fc:	dd07      	ble.n	800d10e <_strtod_l+0x79e>
 800d0fe:	4649      	mov	r1, r9
 800d100:	4632      	mov	r2, r6
 800d102:	9805      	ldr	r0, [sp, #20]
 800d104:	f003 fc22 	bl	801094c <__lshift>
 800d108:	4681      	mov	r9, r0
 800d10a:	2800      	cmp	r0, #0
 800d10c:	d0d8      	beq.n	800d0c0 <_strtod_l+0x750>
 800d10e:	2f00      	cmp	r7, #0
 800d110:	dd08      	ble.n	800d124 <_strtod_l+0x7b4>
 800d112:	4641      	mov	r1, r8
 800d114:	463a      	mov	r2, r7
 800d116:	9805      	ldr	r0, [sp, #20]
 800d118:	f003 fc18 	bl	801094c <__lshift>
 800d11c:	4680      	mov	r8, r0
 800d11e:	2800      	cmp	r0, #0
 800d120:	f43f ae41 	beq.w	800cda6 <_strtod_l+0x436>
 800d124:	464a      	mov	r2, r9
 800d126:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d128:	9805      	ldr	r0, [sp, #20]
 800d12a:	f003 fc97 	bl	8010a5c <__mdiff>
 800d12e:	4604      	mov	r4, r0
 800d130:	2800      	cmp	r0, #0
 800d132:	f43f ae38 	beq.w	800cda6 <_strtod_l+0x436>
 800d136:	68c3      	ldr	r3, [r0, #12]
 800d138:	4641      	mov	r1, r8
 800d13a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d13c:	2300      	movs	r3, #0
 800d13e:	60c3      	str	r3, [r0, #12]
 800d140:	f003 fc70 	bl	8010a24 <__mcmp>
 800d144:	2800      	cmp	r0, #0
 800d146:	da45      	bge.n	800d1d4 <_strtod_l+0x864>
 800d148:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d14a:	ea53 030a 	orrs.w	r3, r3, sl
 800d14e:	d16b      	bne.n	800d228 <_strtod_l+0x8b8>
 800d150:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d154:	2b00      	cmp	r3, #0
 800d156:	d167      	bne.n	800d228 <_strtod_l+0x8b8>
 800d158:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d15c:	0d1b      	lsrs	r3, r3, #20
 800d15e:	051b      	lsls	r3, r3, #20
 800d160:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d164:	d960      	bls.n	800d228 <_strtod_l+0x8b8>
 800d166:	6963      	ldr	r3, [r4, #20]
 800d168:	b913      	cbnz	r3, 800d170 <_strtod_l+0x800>
 800d16a:	6923      	ldr	r3, [r4, #16]
 800d16c:	2b01      	cmp	r3, #1
 800d16e:	dd5b      	ble.n	800d228 <_strtod_l+0x8b8>
 800d170:	4621      	mov	r1, r4
 800d172:	2201      	movs	r2, #1
 800d174:	9805      	ldr	r0, [sp, #20]
 800d176:	f003 fbe9 	bl	801094c <__lshift>
 800d17a:	4641      	mov	r1, r8
 800d17c:	4604      	mov	r4, r0
 800d17e:	f003 fc51 	bl	8010a24 <__mcmp>
 800d182:	2800      	cmp	r0, #0
 800d184:	dd50      	ble.n	800d228 <_strtod_l+0x8b8>
 800d186:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d18a:	9a08      	ldr	r2, [sp, #32]
 800d18c:	0d1b      	lsrs	r3, r3, #20
 800d18e:	051b      	lsls	r3, r3, #20
 800d190:	2a00      	cmp	r2, #0
 800d192:	d06a      	beq.n	800d26a <_strtod_l+0x8fa>
 800d194:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d198:	d867      	bhi.n	800d26a <_strtod_l+0x8fa>
 800d19a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800d19e:	f67f ae98 	bls.w	800ced2 <_strtod_l+0x562>
 800d1a2:	4650      	mov	r0, sl
 800d1a4:	4659      	mov	r1, fp
 800d1a6:	4b09      	ldr	r3, [pc, #36]	@ (800d1cc <_strtod_l+0x85c>)
 800d1a8:	2200      	movs	r2, #0
 800d1aa:	f7f3 fa0f 	bl	80005cc <__aeabi_dmul>
 800d1ae:	4b08      	ldr	r3, [pc, #32]	@ (800d1d0 <_strtod_l+0x860>)
 800d1b0:	4682      	mov	sl, r0
 800d1b2:	400b      	ands	r3, r1
 800d1b4:	468b      	mov	fp, r1
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	f47f ae00 	bne.w	800cdbc <_strtod_l+0x44c>
 800d1bc:	2322      	movs	r3, #34	@ 0x22
 800d1be:	9a05      	ldr	r2, [sp, #20]
 800d1c0:	6013      	str	r3, [r2, #0]
 800d1c2:	e5fb      	b.n	800cdbc <_strtod_l+0x44c>
 800d1c4:	08012058 	.word	0x08012058
 800d1c8:	fffffc02 	.word	0xfffffc02
 800d1cc:	39500000 	.word	0x39500000
 800d1d0:	7ff00000 	.word	0x7ff00000
 800d1d4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800d1d8:	d165      	bne.n	800d2a6 <_strtod_l+0x936>
 800d1da:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800d1dc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d1e0:	b35a      	cbz	r2, 800d23a <_strtod_l+0x8ca>
 800d1e2:	4a99      	ldr	r2, [pc, #612]	@ (800d448 <_strtod_l+0xad8>)
 800d1e4:	4293      	cmp	r3, r2
 800d1e6:	d12b      	bne.n	800d240 <_strtod_l+0x8d0>
 800d1e8:	9b08      	ldr	r3, [sp, #32]
 800d1ea:	4651      	mov	r1, sl
 800d1ec:	b303      	cbz	r3, 800d230 <_strtod_l+0x8c0>
 800d1ee:	465a      	mov	r2, fp
 800d1f0:	4b96      	ldr	r3, [pc, #600]	@ (800d44c <_strtod_l+0xadc>)
 800d1f2:	4013      	ands	r3, r2
 800d1f4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800d1f8:	f04f 32ff 	mov.w	r2, #4294967295
 800d1fc:	d81b      	bhi.n	800d236 <_strtod_l+0x8c6>
 800d1fe:	0d1b      	lsrs	r3, r3, #20
 800d200:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d204:	fa02 f303 	lsl.w	r3, r2, r3
 800d208:	4299      	cmp	r1, r3
 800d20a:	d119      	bne.n	800d240 <_strtod_l+0x8d0>
 800d20c:	4b90      	ldr	r3, [pc, #576]	@ (800d450 <_strtod_l+0xae0>)
 800d20e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d210:	429a      	cmp	r2, r3
 800d212:	d102      	bne.n	800d21a <_strtod_l+0x8aa>
 800d214:	3101      	adds	r1, #1
 800d216:	f43f adc6 	beq.w	800cda6 <_strtod_l+0x436>
 800d21a:	f04f 0a00 	mov.w	sl, #0
 800d21e:	4b8b      	ldr	r3, [pc, #556]	@ (800d44c <_strtod_l+0xadc>)
 800d220:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d222:	401a      	ands	r2, r3
 800d224:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800d228:	9b08      	ldr	r3, [sp, #32]
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d1b9      	bne.n	800d1a2 <_strtod_l+0x832>
 800d22e:	e5c5      	b.n	800cdbc <_strtod_l+0x44c>
 800d230:	f04f 33ff 	mov.w	r3, #4294967295
 800d234:	e7e8      	b.n	800d208 <_strtod_l+0x898>
 800d236:	4613      	mov	r3, r2
 800d238:	e7e6      	b.n	800d208 <_strtod_l+0x898>
 800d23a:	ea53 030a 	orrs.w	r3, r3, sl
 800d23e:	d0a2      	beq.n	800d186 <_strtod_l+0x816>
 800d240:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d242:	b1db      	cbz	r3, 800d27c <_strtod_l+0x90c>
 800d244:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d246:	4213      	tst	r3, r2
 800d248:	d0ee      	beq.n	800d228 <_strtod_l+0x8b8>
 800d24a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d24c:	4650      	mov	r0, sl
 800d24e:	4659      	mov	r1, fp
 800d250:	9a08      	ldr	r2, [sp, #32]
 800d252:	b1bb      	cbz	r3, 800d284 <_strtod_l+0x914>
 800d254:	f7ff fb68 	bl	800c928 <sulp>
 800d258:	4602      	mov	r2, r0
 800d25a:	460b      	mov	r3, r1
 800d25c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d260:	f7f2 fffe 	bl	8000260 <__adddf3>
 800d264:	4682      	mov	sl, r0
 800d266:	468b      	mov	fp, r1
 800d268:	e7de      	b.n	800d228 <_strtod_l+0x8b8>
 800d26a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800d26e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d272:	f04f 3aff 	mov.w	sl, #4294967295
 800d276:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d27a:	e7d5      	b.n	800d228 <_strtod_l+0x8b8>
 800d27c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d27e:	ea13 0f0a 	tst.w	r3, sl
 800d282:	e7e1      	b.n	800d248 <_strtod_l+0x8d8>
 800d284:	f7ff fb50 	bl	800c928 <sulp>
 800d288:	4602      	mov	r2, r0
 800d28a:	460b      	mov	r3, r1
 800d28c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d290:	f7f2 ffe4 	bl	800025c <__aeabi_dsub>
 800d294:	2200      	movs	r2, #0
 800d296:	2300      	movs	r3, #0
 800d298:	4682      	mov	sl, r0
 800d29a:	468b      	mov	fp, r1
 800d29c:	f7f3 fbfe 	bl	8000a9c <__aeabi_dcmpeq>
 800d2a0:	2800      	cmp	r0, #0
 800d2a2:	d0c1      	beq.n	800d228 <_strtod_l+0x8b8>
 800d2a4:	e615      	b.n	800ced2 <_strtod_l+0x562>
 800d2a6:	4641      	mov	r1, r8
 800d2a8:	4620      	mov	r0, r4
 800d2aa:	f003 fd2b 	bl	8010d04 <__ratio>
 800d2ae:	2200      	movs	r2, #0
 800d2b0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d2b4:	4606      	mov	r6, r0
 800d2b6:	460f      	mov	r7, r1
 800d2b8:	f7f3 fc04 	bl	8000ac4 <__aeabi_dcmple>
 800d2bc:	2800      	cmp	r0, #0
 800d2be:	d06d      	beq.n	800d39c <_strtod_l+0xa2c>
 800d2c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d178      	bne.n	800d3b8 <_strtod_l+0xa48>
 800d2c6:	f1ba 0f00 	cmp.w	sl, #0
 800d2ca:	d156      	bne.n	800d37a <_strtod_l+0xa0a>
 800d2cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d2ce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d2d2:	2b00      	cmp	r3, #0
 800d2d4:	d158      	bne.n	800d388 <_strtod_l+0xa18>
 800d2d6:	2200      	movs	r2, #0
 800d2d8:	4630      	mov	r0, r6
 800d2da:	4639      	mov	r1, r7
 800d2dc:	4b5d      	ldr	r3, [pc, #372]	@ (800d454 <_strtod_l+0xae4>)
 800d2de:	f7f3 fbe7 	bl	8000ab0 <__aeabi_dcmplt>
 800d2e2:	2800      	cmp	r0, #0
 800d2e4:	d157      	bne.n	800d396 <_strtod_l+0xa26>
 800d2e6:	4630      	mov	r0, r6
 800d2e8:	4639      	mov	r1, r7
 800d2ea:	2200      	movs	r2, #0
 800d2ec:	4b5a      	ldr	r3, [pc, #360]	@ (800d458 <_strtod_l+0xae8>)
 800d2ee:	f7f3 f96d 	bl	80005cc <__aeabi_dmul>
 800d2f2:	4606      	mov	r6, r0
 800d2f4:	460f      	mov	r7, r1
 800d2f6:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800d2fa:	9606      	str	r6, [sp, #24]
 800d2fc:	9307      	str	r3, [sp, #28]
 800d2fe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d302:	4d52      	ldr	r5, [pc, #328]	@ (800d44c <_strtod_l+0xadc>)
 800d304:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d308:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d30a:	401d      	ands	r5, r3
 800d30c:	4b53      	ldr	r3, [pc, #332]	@ (800d45c <_strtod_l+0xaec>)
 800d30e:	429d      	cmp	r5, r3
 800d310:	f040 80aa 	bne.w	800d468 <_strtod_l+0xaf8>
 800d314:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d316:	4650      	mov	r0, sl
 800d318:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800d31c:	4659      	mov	r1, fp
 800d31e:	f003 fc31 	bl	8010b84 <__ulp>
 800d322:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d326:	f7f3 f951 	bl	80005cc <__aeabi_dmul>
 800d32a:	4652      	mov	r2, sl
 800d32c:	465b      	mov	r3, fp
 800d32e:	f7f2 ff97 	bl	8000260 <__adddf3>
 800d332:	460b      	mov	r3, r1
 800d334:	4945      	ldr	r1, [pc, #276]	@ (800d44c <_strtod_l+0xadc>)
 800d336:	4a4a      	ldr	r2, [pc, #296]	@ (800d460 <_strtod_l+0xaf0>)
 800d338:	4019      	ands	r1, r3
 800d33a:	4291      	cmp	r1, r2
 800d33c:	4682      	mov	sl, r0
 800d33e:	d942      	bls.n	800d3c6 <_strtod_l+0xa56>
 800d340:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d342:	4b43      	ldr	r3, [pc, #268]	@ (800d450 <_strtod_l+0xae0>)
 800d344:	429a      	cmp	r2, r3
 800d346:	d103      	bne.n	800d350 <_strtod_l+0x9e0>
 800d348:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d34a:	3301      	adds	r3, #1
 800d34c:	f43f ad2b 	beq.w	800cda6 <_strtod_l+0x436>
 800d350:	f04f 3aff 	mov.w	sl, #4294967295
 800d354:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 800d450 <_strtod_l+0xae0>
 800d358:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d35a:	9805      	ldr	r0, [sp, #20]
 800d35c:	f003 f8e0 	bl	8010520 <_Bfree>
 800d360:	4649      	mov	r1, r9
 800d362:	9805      	ldr	r0, [sp, #20]
 800d364:	f003 f8dc 	bl	8010520 <_Bfree>
 800d368:	4641      	mov	r1, r8
 800d36a:	9805      	ldr	r0, [sp, #20]
 800d36c:	f003 f8d8 	bl	8010520 <_Bfree>
 800d370:	4621      	mov	r1, r4
 800d372:	9805      	ldr	r0, [sp, #20]
 800d374:	f003 f8d4 	bl	8010520 <_Bfree>
 800d378:	e618      	b.n	800cfac <_strtod_l+0x63c>
 800d37a:	f1ba 0f01 	cmp.w	sl, #1
 800d37e:	d103      	bne.n	800d388 <_strtod_l+0xa18>
 800d380:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d382:	2b00      	cmp	r3, #0
 800d384:	f43f ada5 	beq.w	800ced2 <_strtod_l+0x562>
 800d388:	2200      	movs	r2, #0
 800d38a:	4b36      	ldr	r3, [pc, #216]	@ (800d464 <_strtod_l+0xaf4>)
 800d38c:	2600      	movs	r6, #0
 800d38e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d392:	4f30      	ldr	r7, [pc, #192]	@ (800d454 <_strtod_l+0xae4>)
 800d394:	e7b3      	b.n	800d2fe <_strtod_l+0x98e>
 800d396:	2600      	movs	r6, #0
 800d398:	4f2f      	ldr	r7, [pc, #188]	@ (800d458 <_strtod_l+0xae8>)
 800d39a:	e7ac      	b.n	800d2f6 <_strtod_l+0x986>
 800d39c:	4630      	mov	r0, r6
 800d39e:	4639      	mov	r1, r7
 800d3a0:	4b2d      	ldr	r3, [pc, #180]	@ (800d458 <_strtod_l+0xae8>)
 800d3a2:	2200      	movs	r2, #0
 800d3a4:	f7f3 f912 	bl	80005cc <__aeabi_dmul>
 800d3a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d3aa:	4606      	mov	r6, r0
 800d3ac:	460f      	mov	r7, r1
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	d0a1      	beq.n	800d2f6 <_strtod_l+0x986>
 800d3b2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800d3b6:	e7a2      	b.n	800d2fe <_strtod_l+0x98e>
 800d3b8:	2200      	movs	r2, #0
 800d3ba:	4b26      	ldr	r3, [pc, #152]	@ (800d454 <_strtod_l+0xae4>)
 800d3bc:	4616      	mov	r6, r2
 800d3be:	461f      	mov	r7, r3
 800d3c0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d3c4:	e79b      	b.n	800d2fe <_strtod_l+0x98e>
 800d3c6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800d3ca:	9b08      	ldr	r3, [sp, #32]
 800d3cc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	d1c1      	bne.n	800d358 <_strtod_l+0x9e8>
 800d3d4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d3d8:	0d1b      	lsrs	r3, r3, #20
 800d3da:	051b      	lsls	r3, r3, #20
 800d3dc:	429d      	cmp	r5, r3
 800d3de:	d1bb      	bne.n	800d358 <_strtod_l+0x9e8>
 800d3e0:	4630      	mov	r0, r6
 800d3e2:	4639      	mov	r1, r7
 800d3e4:	f7f3 ff24 	bl	8001230 <__aeabi_d2lz>
 800d3e8:	f7f3 f8c2 	bl	8000570 <__aeabi_l2d>
 800d3ec:	4602      	mov	r2, r0
 800d3ee:	460b      	mov	r3, r1
 800d3f0:	4630      	mov	r0, r6
 800d3f2:	4639      	mov	r1, r7
 800d3f4:	f7f2 ff32 	bl	800025c <__aeabi_dsub>
 800d3f8:	460b      	mov	r3, r1
 800d3fa:	4602      	mov	r2, r0
 800d3fc:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800d400:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800d404:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d406:	ea46 060a 	orr.w	r6, r6, sl
 800d40a:	431e      	orrs	r6, r3
 800d40c:	d069      	beq.n	800d4e2 <_strtod_l+0xb72>
 800d40e:	a30a      	add	r3, pc, #40	@ (adr r3, 800d438 <_strtod_l+0xac8>)
 800d410:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d414:	f7f3 fb4c 	bl	8000ab0 <__aeabi_dcmplt>
 800d418:	2800      	cmp	r0, #0
 800d41a:	f47f accf 	bne.w	800cdbc <_strtod_l+0x44c>
 800d41e:	a308      	add	r3, pc, #32	@ (adr r3, 800d440 <_strtod_l+0xad0>)
 800d420:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d424:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d428:	f7f3 fb60 	bl	8000aec <__aeabi_dcmpgt>
 800d42c:	2800      	cmp	r0, #0
 800d42e:	d093      	beq.n	800d358 <_strtod_l+0x9e8>
 800d430:	e4c4      	b.n	800cdbc <_strtod_l+0x44c>
 800d432:	bf00      	nop
 800d434:	f3af 8000 	nop.w
 800d438:	94a03595 	.word	0x94a03595
 800d43c:	3fdfffff 	.word	0x3fdfffff
 800d440:	35afe535 	.word	0x35afe535
 800d444:	3fe00000 	.word	0x3fe00000
 800d448:	000fffff 	.word	0x000fffff
 800d44c:	7ff00000 	.word	0x7ff00000
 800d450:	7fefffff 	.word	0x7fefffff
 800d454:	3ff00000 	.word	0x3ff00000
 800d458:	3fe00000 	.word	0x3fe00000
 800d45c:	7fe00000 	.word	0x7fe00000
 800d460:	7c9fffff 	.word	0x7c9fffff
 800d464:	bff00000 	.word	0xbff00000
 800d468:	9b08      	ldr	r3, [sp, #32]
 800d46a:	b323      	cbz	r3, 800d4b6 <_strtod_l+0xb46>
 800d46c:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800d470:	d821      	bhi.n	800d4b6 <_strtod_l+0xb46>
 800d472:	a327      	add	r3, pc, #156	@ (adr r3, 800d510 <_strtod_l+0xba0>)
 800d474:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d478:	4630      	mov	r0, r6
 800d47a:	4639      	mov	r1, r7
 800d47c:	f7f3 fb22 	bl	8000ac4 <__aeabi_dcmple>
 800d480:	b1a0      	cbz	r0, 800d4ac <_strtod_l+0xb3c>
 800d482:	4639      	mov	r1, r7
 800d484:	4630      	mov	r0, r6
 800d486:	f7f3 fb79 	bl	8000b7c <__aeabi_d2uiz>
 800d48a:	2801      	cmp	r0, #1
 800d48c:	bf38      	it	cc
 800d48e:	2001      	movcc	r0, #1
 800d490:	f7f3 f822 	bl	80004d8 <__aeabi_ui2d>
 800d494:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d496:	4606      	mov	r6, r0
 800d498:	460f      	mov	r7, r1
 800d49a:	b9fb      	cbnz	r3, 800d4dc <_strtod_l+0xb6c>
 800d49c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d4a0:	9014      	str	r0, [sp, #80]	@ 0x50
 800d4a2:	9315      	str	r3, [sp, #84]	@ 0x54
 800d4a4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800d4a8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d4ac:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d4ae:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800d4b2:	1b5b      	subs	r3, r3, r5
 800d4b4:	9311      	str	r3, [sp, #68]	@ 0x44
 800d4b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d4ba:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800d4be:	f003 fb61 	bl	8010b84 <__ulp>
 800d4c2:	4602      	mov	r2, r0
 800d4c4:	460b      	mov	r3, r1
 800d4c6:	4650      	mov	r0, sl
 800d4c8:	4659      	mov	r1, fp
 800d4ca:	f7f3 f87f 	bl	80005cc <__aeabi_dmul>
 800d4ce:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d4d2:	f7f2 fec5 	bl	8000260 <__adddf3>
 800d4d6:	4682      	mov	sl, r0
 800d4d8:	468b      	mov	fp, r1
 800d4da:	e776      	b.n	800d3ca <_strtod_l+0xa5a>
 800d4dc:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800d4e0:	e7e0      	b.n	800d4a4 <_strtod_l+0xb34>
 800d4e2:	a30d      	add	r3, pc, #52	@ (adr r3, 800d518 <_strtod_l+0xba8>)
 800d4e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4e8:	f7f3 fae2 	bl	8000ab0 <__aeabi_dcmplt>
 800d4ec:	e79e      	b.n	800d42c <_strtod_l+0xabc>
 800d4ee:	2300      	movs	r3, #0
 800d4f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d4f2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d4f4:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800d4f6:	6013      	str	r3, [r2, #0]
 800d4f8:	f7ff ba77 	b.w	800c9ea <_strtod_l+0x7a>
 800d4fc:	2a65      	cmp	r2, #101	@ 0x65
 800d4fe:	f43f ab6e 	beq.w	800cbde <_strtod_l+0x26e>
 800d502:	2a45      	cmp	r2, #69	@ 0x45
 800d504:	f43f ab6b 	beq.w	800cbde <_strtod_l+0x26e>
 800d508:	2301      	movs	r3, #1
 800d50a:	f7ff bba6 	b.w	800cc5a <_strtod_l+0x2ea>
 800d50e:	bf00      	nop
 800d510:	ffc00000 	.word	0xffc00000
 800d514:	41dfffff 	.word	0x41dfffff
 800d518:	94a03595 	.word	0x94a03595
 800d51c:	3fcfffff 	.word	0x3fcfffff

0800d520 <strtof>:
 800d520:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d524:	4d24      	ldr	r5, [pc, #144]	@ (800d5b8 <strtof+0x98>)
 800d526:	460a      	mov	r2, r1
 800d528:	4b24      	ldr	r3, [pc, #144]	@ (800d5bc <strtof+0x9c>)
 800d52a:	4601      	mov	r1, r0
 800d52c:	6828      	ldr	r0, [r5, #0]
 800d52e:	f7ff fa1f 	bl	800c970 <_strtod_l>
 800d532:	4602      	mov	r2, r0
 800d534:	460b      	mov	r3, r1
 800d536:	4606      	mov	r6, r0
 800d538:	460f      	mov	r7, r1
 800d53a:	f7f3 fae1 	bl	8000b00 <__aeabi_dcmpun>
 800d53e:	b168      	cbz	r0, 800d55c <strtof+0x3c>
 800d540:	2f00      	cmp	r7, #0
 800d542:	481f      	ldr	r0, [pc, #124]	@ (800d5c0 <strtof+0xa0>)
 800d544:	da06      	bge.n	800d554 <strtof+0x34>
 800d546:	f001 fd57 	bl	800eff8 <nanf>
 800d54a:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 800d54e:	4620      	mov	r0, r4
 800d550:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d554:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d558:	f001 bd4e 	b.w	800eff8 <nanf>
 800d55c:	4639      	mov	r1, r7
 800d55e:	4630      	mov	r0, r6
 800d560:	f7f3 fb2c 	bl	8000bbc <__aeabi_d2f>
 800d564:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 800d568:	4604      	mov	r4, r0
 800d56a:	4916      	ldr	r1, [pc, #88]	@ (800d5c4 <strtof+0xa4>)
 800d56c:	4640      	mov	r0, r8
 800d56e:	f7f3 fe49 	bl	8001204 <__aeabi_fcmpun>
 800d572:	b9b0      	cbnz	r0, 800d5a2 <strtof+0x82>
 800d574:	4640      	mov	r0, r8
 800d576:	4913      	ldr	r1, [pc, #76]	@ (800d5c4 <strtof+0xa4>)
 800d578:	f7f3 fe26 	bl	80011c8 <__aeabi_fcmple>
 800d57c:	b988      	cbnz	r0, 800d5a2 <strtof+0x82>
 800d57e:	f027 4900 	bic.w	r9, r7, #2147483648	@ 0x80000000
 800d582:	f04f 32ff 	mov.w	r2, #4294967295
 800d586:	4630      	mov	r0, r6
 800d588:	4649      	mov	r1, r9
 800d58a:	4b0f      	ldr	r3, [pc, #60]	@ (800d5c8 <strtof+0xa8>)
 800d58c:	f7f3 fab8 	bl	8000b00 <__aeabi_dcmpun>
 800d590:	b970      	cbnz	r0, 800d5b0 <strtof+0x90>
 800d592:	f04f 32ff 	mov.w	r2, #4294967295
 800d596:	4630      	mov	r0, r6
 800d598:	4649      	mov	r1, r9
 800d59a:	4b0b      	ldr	r3, [pc, #44]	@ (800d5c8 <strtof+0xa8>)
 800d59c:	f7f3 fa92 	bl	8000ac4 <__aeabi_dcmple>
 800d5a0:	b930      	cbnz	r0, 800d5b0 <strtof+0x90>
 800d5a2:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 800d5a6:	d1d2      	bne.n	800d54e <strtof+0x2e>
 800d5a8:	4b08      	ldr	r3, [pc, #32]	@ (800d5cc <strtof+0xac>)
 800d5aa:	403b      	ands	r3, r7
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d0ce      	beq.n	800d54e <strtof+0x2e>
 800d5b0:	2222      	movs	r2, #34	@ 0x22
 800d5b2:	682b      	ldr	r3, [r5, #0]
 800d5b4:	601a      	str	r2, [r3, #0]
 800d5b6:	e7ca      	b.n	800d54e <strtof+0x2e>
 800d5b8:	20000284 	.word	0x20000284
 800d5bc:	20000118 	.word	0x20000118
 800d5c0:	08012315 	.word	0x08012315
 800d5c4:	7f7fffff 	.word	0x7f7fffff
 800d5c8:	7fefffff 	.word	0x7fefffff
 800d5cc:	7ff00000 	.word	0x7ff00000

0800d5d0 <_strtol_l.constprop.0>:
 800d5d0:	2b24      	cmp	r3, #36	@ 0x24
 800d5d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d5d6:	4686      	mov	lr, r0
 800d5d8:	4690      	mov	r8, r2
 800d5da:	d801      	bhi.n	800d5e0 <_strtol_l.constprop.0+0x10>
 800d5dc:	2b01      	cmp	r3, #1
 800d5de:	d106      	bne.n	800d5ee <_strtol_l.constprop.0+0x1e>
 800d5e0:	f001 fcb0 	bl	800ef44 <__errno>
 800d5e4:	2316      	movs	r3, #22
 800d5e6:	6003      	str	r3, [r0, #0]
 800d5e8:	2000      	movs	r0, #0
 800d5ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d5ee:	460d      	mov	r5, r1
 800d5f0:	4833      	ldr	r0, [pc, #204]	@ (800d6c0 <_strtol_l.constprop.0+0xf0>)
 800d5f2:	462a      	mov	r2, r5
 800d5f4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d5f8:	5d06      	ldrb	r6, [r0, r4]
 800d5fa:	f016 0608 	ands.w	r6, r6, #8
 800d5fe:	d1f8      	bne.n	800d5f2 <_strtol_l.constprop.0+0x22>
 800d600:	2c2d      	cmp	r4, #45	@ 0x2d
 800d602:	d12d      	bne.n	800d660 <_strtol_l.constprop.0+0x90>
 800d604:	2601      	movs	r6, #1
 800d606:	782c      	ldrb	r4, [r5, #0]
 800d608:	1c95      	adds	r5, r2, #2
 800d60a:	f033 0210 	bics.w	r2, r3, #16
 800d60e:	d109      	bne.n	800d624 <_strtol_l.constprop.0+0x54>
 800d610:	2c30      	cmp	r4, #48	@ 0x30
 800d612:	d12a      	bne.n	800d66a <_strtol_l.constprop.0+0x9a>
 800d614:	782a      	ldrb	r2, [r5, #0]
 800d616:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d61a:	2a58      	cmp	r2, #88	@ 0x58
 800d61c:	d125      	bne.n	800d66a <_strtol_l.constprop.0+0x9a>
 800d61e:	2310      	movs	r3, #16
 800d620:	786c      	ldrb	r4, [r5, #1]
 800d622:	3502      	adds	r5, #2
 800d624:	2200      	movs	r2, #0
 800d626:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d62a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d62e:	fbbc f9f3 	udiv	r9, ip, r3
 800d632:	4610      	mov	r0, r2
 800d634:	fb03 ca19 	mls	sl, r3, r9, ip
 800d638:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d63c:	2f09      	cmp	r7, #9
 800d63e:	d81b      	bhi.n	800d678 <_strtol_l.constprop.0+0xa8>
 800d640:	463c      	mov	r4, r7
 800d642:	42a3      	cmp	r3, r4
 800d644:	dd27      	ble.n	800d696 <_strtol_l.constprop.0+0xc6>
 800d646:	1c57      	adds	r7, r2, #1
 800d648:	d007      	beq.n	800d65a <_strtol_l.constprop.0+0x8a>
 800d64a:	4581      	cmp	r9, r0
 800d64c:	d320      	bcc.n	800d690 <_strtol_l.constprop.0+0xc0>
 800d64e:	d101      	bne.n	800d654 <_strtol_l.constprop.0+0x84>
 800d650:	45a2      	cmp	sl, r4
 800d652:	db1d      	blt.n	800d690 <_strtol_l.constprop.0+0xc0>
 800d654:	2201      	movs	r2, #1
 800d656:	fb00 4003 	mla	r0, r0, r3, r4
 800d65a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d65e:	e7eb      	b.n	800d638 <_strtol_l.constprop.0+0x68>
 800d660:	2c2b      	cmp	r4, #43	@ 0x2b
 800d662:	bf04      	itt	eq
 800d664:	782c      	ldrbeq	r4, [r5, #0]
 800d666:	1c95      	addeq	r5, r2, #2
 800d668:	e7cf      	b.n	800d60a <_strtol_l.constprop.0+0x3a>
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	d1da      	bne.n	800d624 <_strtol_l.constprop.0+0x54>
 800d66e:	2c30      	cmp	r4, #48	@ 0x30
 800d670:	bf0c      	ite	eq
 800d672:	2308      	moveq	r3, #8
 800d674:	230a      	movne	r3, #10
 800d676:	e7d5      	b.n	800d624 <_strtol_l.constprop.0+0x54>
 800d678:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d67c:	2f19      	cmp	r7, #25
 800d67e:	d801      	bhi.n	800d684 <_strtol_l.constprop.0+0xb4>
 800d680:	3c37      	subs	r4, #55	@ 0x37
 800d682:	e7de      	b.n	800d642 <_strtol_l.constprop.0+0x72>
 800d684:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d688:	2f19      	cmp	r7, #25
 800d68a:	d804      	bhi.n	800d696 <_strtol_l.constprop.0+0xc6>
 800d68c:	3c57      	subs	r4, #87	@ 0x57
 800d68e:	e7d8      	b.n	800d642 <_strtol_l.constprop.0+0x72>
 800d690:	f04f 32ff 	mov.w	r2, #4294967295
 800d694:	e7e1      	b.n	800d65a <_strtol_l.constprop.0+0x8a>
 800d696:	1c53      	adds	r3, r2, #1
 800d698:	d108      	bne.n	800d6ac <_strtol_l.constprop.0+0xdc>
 800d69a:	2322      	movs	r3, #34	@ 0x22
 800d69c:	4660      	mov	r0, ip
 800d69e:	f8ce 3000 	str.w	r3, [lr]
 800d6a2:	f1b8 0f00 	cmp.w	r8, #0
 800d6a6:	d0a0      	beq.n	800d5ea <_strtol_l.constprop.0+0x1a>
 800d6a8:	1e69      	subs	r1, r5, #1
 800d6aa:	e006      	b.n	800d6ba <_strtol_l.constprop.0+0xea>
 800d6ac:	b106      	cbz	r6, 800d6b0 <_strtol_l.constprop.0+0xe0>
 800d6ae:	4240      	negs	r0, r0
 800d6b0:	f1b8 0f00 	cmp.w	r8, #0
 800d6b4:	d099      	beq.n	800d5ea <_strtol_l.constprop.0+0x1a>
 800d6b6:	2a00      	cmp	r2, #0
 800d6b8:	d1f6      	bne.n	800d6a8 <_strtol_l.constprop.0+0xd8>
 800d6ba:	f8c8 1000 	str.w	r1, [r8]
 800d6be:	e794      	b.n	800d5ea <_strtol_l.constprop.0+0x1a>
 800d6c0:	08012081 	.word	0x08012081

0800d6c4 <_strtol_r>:
 800d6c4:	f7ff bf84 	b.w	800d5d0 <_strtol_l.constprop.0>

0800d6c8 <strtol>:
 800d6c8:	4613      	mov	r3, r2
 800d6ca:	460a      	mov	r2, r1
 800d6cc:	4601      	mov	r1, r0
 800d6ce:	4802      	ldr	r0, [pc, #8]	@ (800d6d8 <strtol+0x10>)
 800d6d0:	6800      	ldr	r0, [r0, #0]
 800d6d2:	f7ff bf7d 	b.w	800d5d0 <_strtol_l.constprop.0>
 800d6d6:	bf00      	nop
 800d6d8:	20000284 	.word	0x20000284

0800d6dc <__cvt>:
 800d6dc:	2b00      	cmp	r3, #0
 800d6de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d6e2:	461d      	mov	r5, r3
 800d6e4:	bfbb      	ittet	lt
 800d6e6:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800d6ea:	461d      	movlt	r5, r3
 800d6ec:	2300      	movge	r3, #0
 800d6ee:	232d      	movlt	r3, #45	@ 0x2d
 800d6f0:	b088      	sub	sp, #32
 800d6f2:	4614      	mov	r4, r2
 800d6f4:	bfb8      	it	lt
 800d6f6:	4614      	movlt	r4, r2
 800d6f8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d6fa:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800d6fc:	7013      	strb	r3, [r2, #0]
 800d6fe:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d700:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800d704:	f023 0820 	bic.w	r8, r3, #32
 800d708:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d70c:	d005      	beq.n	800d71a <__cvt+0x3e>
 800d70e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800d712:	d100      	bne.n	800d716 <__cvt+0x3a>
 800d714:	3601      	adds	r6, #1
 800d716:	2302      	movs	r3, #2
 800d718:	e000      	b.n	800d71c <__cvt+0x40>
 800d71a:	2303      	movs	r3, #3
 800d71c:	aa07      	add	r2, sp, #28
 800d71e:	9204      	str	r2, [sp, #16]
 800d720:	aa06      	add	r2, sp, #24
 800d722:	e9cd a202 	strd	sl, r2, [sp, #8]
 800d726:	e9cd 3600 	strd	r3, r6, [sp]
 800d72a:	4622      	mov	r2, r4
 800d72c:	462b      	mov	r3, r5
 800d72e:	f001 fd17 	bl	800f160 <_dtoa_r>
 800d732:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800d736:	4607      	mov	r7, r0
 800d738:	d119      	bne.n	800d76e <__cvt+0x92>
 800d73a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d73c:	07db      	lsls	r3, r3, #31
 800d73e:	d50e      	bpl.n	800d75e <__cvt+0x82>
 800d740:	eb00 0906 	add.w	r9, r0, r6
 800d744:	2200      	movs	r2, #0
 800d746:	2300      	movs	r3, #0
 800d748:	4620      	mov	r0, r4
 800d74a:	4629      	mov	r1, r5
 800d74c:	f7f3 f9a6 	bl	8000a9c <__aeabi_dcmpeq>
 800d750:	b108      	cbz	r0, 800d756 <__cvt+0x7a>
 800d752:	f8cd 901c 	str.w	r9, [sp, #28]
 800d756:	2230      	movs	r2, #48	@ 0x30
 800d758:	9b07      	ldr	r3, [sp, #28]
 800d75a:	454b      	cmp	r3, r9
 800d75c:	d31e      	bcc.n	800d79c <__cvt+0xc0>
 800d75e:	4638      	mov	r0, r7
 800d760:	9b07      	ldr	r3, [sp, #28]
 800d762:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800d764:	1bdb      	subs	r3, r3, r7
 800d766:	6013      	str	r3, [r2, #0]
 800d768:	b008      	add	sp, #32
 800d76a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d76e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d772:	eb00 0906 	add.w	r9, r0, r6
 800d776:	d1e5      	bne.n	800d744 <__cvt+0x68>
 800d778:	7803      	ldrb	r3, [r0, #0]
 800d77a:	2b30      	cmp	r3, #48	@ 0x30
 800d77c:	d10a      	bne.n	800d794 <__cvt+0xb8>
 800d77e:	2200      	movs	r2, #0
 800d780:	2300      	movs	r3, #0
 800d782:	4620      	mov	r0, r4
 800d784:	4629      	mov	r1, r5
 800d786:	f7f3 f989 	bl	8000a9c <__aeabi_dcmpeq>
 800d78a:	b918      	cbnz	r0, 800d794 <__cvt+0xb8>
 800d78c:	f1c6 0601 	rsb	r6, r6, #1
 800d790:	f8ca 6000 	str.w	r6, [sl]
 800d794:	f8da 3000 	ldr.w	r3, [sl]
 800d798:	4499      	add	r9, r3
 800d79a:	e7d3      	b.n	800d744 <__cvt+0x68>
 800d79c:	1c59      	adds	r1, r3, #1
 800d79e:	9107      	str	r1, [sp, #28]
 800d7a0:	701a      	strb	r2, [r3, #0]
 800d7a2:	e7d9      	b.n	800d758 <__cvt+0x7c>

0800d7a4 <__exponent>:
 800d7a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d7a6:	2900      	cmp	r1, #0
 800d7a8:	bfb6      	itet	lt
 800d7aa:	232d      	movlt	r3, #45	@ 0x2d
 800d7ac:	232b      	movge	r3, #43	@ 0x2b
 800d7ae:	4249      	neglt	r1, r1
 800d7b0:	2909      	cmp	r1, #9
 800d7b2:	7002      	strb	r2, [r0, #0]
 800d7b4:	7043      	strb	r3, [r0, #1]
 800d7b6:	dd29      	ble.n	800d80c <__exponent+0x68>
 800d7b8:	f10d 0307 	add.w	r3, sp, #7
 800d7bc:	461d      	mov	r5, r3
 800d7be:	270a      	movs	r7, #10
 800d7c0:	fbb1 f6f7 	udiv	r6, r1, r7
 800d7c4:	461a      	mov	r2, r3
 800d7c6:	fb07 1416 	mls	r4, r7, r6, r1
 800d7ca:	3430      	adds	r4, #48	@ 0x30
 800d7cc:	f802 4c01 	strb.w	r4, [r2, #-1]
 800d7d0:	460c      	mov	r4, r1
 800d7d2:	2c63      	cmp	r4, #99	@ 0x63
 800d7d4:	4631      	mov	r1, r6
 800d7d6:	f103 33ff 	add.w	r3, r3, #4294967295
 800d7da:	dcf1      	bgt.n	800d7c0 <__exponent+0x1c>
 800d7dc:	3130      	adds	r1, #48	@ 0x30
 800d7de:	1e94      	subs	r4, r2, #2
 800d7e0:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d7e4:	4623      	mov	r3, r4
 800d7e6:	1c41      	adds	r1, r0, #1
 800d7e8:	42ab      	cmp	r3, r5
 800d7ea:	d30a      	bcc.n	800d802 <__exponent+0x5e>
 800d7ec:	f10d 0309 	add.w	r3, sp, #9
 800d7f0:	1a9b      	subs	r3, r3, r2
 800d7f2:	42ac      	cmp	r4, r5
 800d7f4:	bf88      	it	hi
 800d7f6:	2300      	movhi	r3, #0
 800d7f8:	3302      	adds	r3, #2
 800d7fa:	4403      	add	r3, r0
 800d7fc:	1a18      	subs	r0, r3, r0
 800d7fe:	b003      	add	sp, #12
 800d800:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d802:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d806:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d80a:	e7ed      	b.n	800d7e8 <__exponent+0x44>
 800d80c:	2330      	movs	r3, #48	@ 0x30
 800d80e:	3130      	adds	r1, #48	@ 0x30
 800d810:	7083      	strb	r3, [r0, #2]
 800d812:	70c1      	strb	r1, [r0, #3]
 800d814:	1d03      	adds	r3, r0, #4
 800d816:	e7f1      	b.n	800d7fc <__exponent+0x58>

0800d818 <_printf_float>:
 800d818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d81c:	b091      	sub	sp, #68	@ 0x44
 800d81e:	460c      	mov	r4, r1
 800d820:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800d824:	4616      	mov	r6, r2
 800d826:	461f      	mov	r7, r3
 800d828:	4605      	mov	r5, r0
 800d82a:	f001 fadb 	bl	800ede4 <_localeconv_r>
 800d82e:	6803      	ldr	r3, [r0, #0]
 800d830:	4618      	mov	r0, r3
 800d832:	9308      	str	r3, [sp, #32]
 800d834:	f7f2 fd06 	bl	8000244 <strlen>
 800d838:	2300      	movs	r3, #0
 800d83a:	930e      	str	r3, [sp, #56]	@ 0x38
 800d83c:	f8d8 3000 	ldr.w	r3, [r8]
 800d840:	9009      	str	r0, [sp, #36]	@ 0x24
 800d842:	3307      	adds	r3, #7
 800d844:	f023 0307 	bic.w	r3, r3, #7
 800d848:	f103 0208 	add.w	r2, r3, #8
 800d84c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d850:	f8d4 b000 	ldr.w	fp, [r4]
 800d854:	f8c8 2000 	str.w	r2, [r8]
 800d858:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d85c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800d860:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d862:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800d866:	f04f 32ff 	mov.w	r2, #4294967295
 800d86a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d86e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800d872:	4b9c      	ldr	r3, [pc, #624]	@ (800dae4 <_printf_float+0x2cc>)
 800d874:	f7f3 f944 	bl	8000b00 <__aeabi_dcmpun>
 800d878:	bb70      	cbnz	r0, 800d8d8 <_printf_float+0xc0>
 800d87a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d87e:	f04f 32ff 	mov.w	r2, #4294967295
 800d882:	4b98      	ldr	r3, [pc, #608]	@ (800dae4 <_printf_float+0x2cc>)
 800d884:	f7f3 f91e 	bl	8000ac4 <__aeabi_dcmple>
 800d888:	bb30      	cbnz	r0, 800d8d8 <_printf_float+0xc0>
 800d88a:	2200      	movs	r2, #0
 800d88c:	2300      	movs	r3, #0
 800d88e:	4640      	mov	r0, r8
 800d890:	4649      	mov	r1, r9
 800d892:	f7f3 f90d 	bl	8000ab0 <__aeabi_dcmplt>
 800d896:	b110      	cbz	r0, 800d89e <_printf_float+0x86>
 800d898:	232d      	movs	r3, #45	@ 0x2d
 800d89a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d89e:	4a92      	ldr	r2, [pc, #584]	@ (800dae8 <_printf_float+0x2d0>)
 800d8a0:	4b92      	ldr	r3, [pc, #584]	@ (800daec <_printf_float+0x2d4>)
 800d8a2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d8a6:	bf94      	ite	ls
 800d8a8:	4690      	movls	r8, r2
 800d8aa:	4698      	movhi	r8, r3
 800d8ac:	2303      	movs	r3, #3
 800d8ae:	f04f 0900 	mov.w	r9, #0
 800d8b2:	6123      	str	r3, [r4, #16]
 800d8b4:	f02b 0304 	bic.w	r3, fp, #4
 800d8b8:	6023      	str	r3, [r4, #0]
 800d8ba:	4633      	mov	r3, r6
 800d8bc:	4621      	mov	r1, r4
 800d8be:	4628      	mov	r0, r5
 800d8c0:	9700      	str	r7, [sp, #0]
 800d8c2:	aa0f      	add	r2, sp, #60	@ 0x3c
 800d8c4:	f000 f9d4 	bl	800dc70 <_printf_common>
 800d8c8:	3001      	adds	r0, #1
 800d8ca:	f040 8090 	bne.w	800d9ee <_printf_float+0x1d6>
 800d8ce:	f04f 30ff 	mov.w	r0, #4294967295
 800d8d2:	b011      	add	sp, #68	@ 0x44
 800d8d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8d8:	4642      	mov	r2, r8
 800d8da:	464b      	mov	r3, r9
 800d8dc:	4640      	mov	r0, r8
 800d8de:	4649      	mov	r1, r9
 800d8e0:	f7f3 f90e 	bl	8000b00 <__aeabi_dcmpun>
 800d8e4:	b148      	cbz	r0, 800d8fa <_printf_float+0xe2>
 800d8e6:	464b      	mov	r3, r9
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	bfb8      	it	lt
 800d8ec:	232d      	movlt	r3, #45	@ 0x2d
 800d8ee:	4a80      	ldr	r2, [pc, #512]	@ (800daf0 <_printf_float+0x2d8>)
 800d8f0:	bfb8      	it	lt
 800d8f2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800d8f6:	4b7f      	ldr	r3, [pc, #508]	@ (800daf4 <_printf_float+0x2dc>)
 800d8f8:	e7d3      	b.n	800d8a2 <_printf_float+0x8a>
 800d8fa:	6863      	ldr	r3, [r4, #4]
 800d8fc:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800d900:	1c5a      	adds	r2, r3, #1
 800d902:	d13f      	bne.n	800d984 <_printf_float+0x16c>
 800d904:	2306      	movs	r3, #6
 800d906:	6063      	str	r3, [r4, #4]
 800d908:	2200      	movs	r2, #0
 800d90a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800d90e:	6023      	str	r3, [r4, #0]
 800d910:	9206      	str	r2, [sp, #24]
 800d912:	aa0e      	add	r2, sp, #56	@ 0x38
 800d914:	e9cd a204 	strd	sl, r2, [sp, #16]
 800d918:	aa0d      	add	r2, sp, #52	@ 0x34
 800d91a:	9203      	str	r2, [sp, #12]
 800d91c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800d920:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800d924:	6863      	ldr	r3, [r4, #4]
 800d926:	4642      	mov	r2, r8
 800d928:	9300      	str	r3, [sp, #0]
 800d92a:	4628      	mov	r0, r5
 800d92c:	464b      	mov	r3, r9
 800d92e:	910a      	str	r1, [sp, #40]	@ 0x28
 800d930:	f7ff fed4 	bl	800d6dc <__cvt>
 800d934:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d936:	4680      	mov	r8, r0
 800d938:	2947      	cmp	r1, #71	@ 0x47
 800d93a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800d93c:	d128      	bne.n	800d990 <_printf_float+0x178>
 800d93e:	1cc8      	adds	r0, r1, #3
 800d940:	db02      	blt.n	800d948 <_printf_float+0x130>
 800d942:	6863      	ldr	r3, [r4, #4]
 800d944:	4299      	cmp	r1, r3
 800d946:	dd40      	ble.n	800d9ca <_printf_float+0x1b2>
 800d948:	f1aa 0a02 	sub.w	sl, sl, #2
 800d94c:	fa5f fa8a 	uxtb.w	sl, sl
 800d950:	4652      	mov	r2, sl
 800d952:	3901      	subs	r1, #1
 800d954:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800d958:	910d      	str	r1, [sp, #52]	@ 0x34
 800d95a:	f7ff ff23 	bl	800d7a4 <__exponent>
 800d95e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d960:	4681      	mov	r9, r0
 800d962:	1813      	adds	r3, r2, r0
 800d964:	2a01      	cmp	r2, #1
 800d966:	6123      	str	r3, [r4, #16]
 800d968:	dc02      	bgt.n	800d970 <_printf_float+0x158>
 800d96a:	6822      	ldr	r2, [r4, #0]
 800d96c:	07d2      	lsls	r2, r2, #31
 800d96e:	d501      	bpl.n	800d974 <_printf_float+0x15c>
 800d970:	3301      	adds	r3, #1
 800d972:	6123      	str	r3, [r4, #16]
 800d974:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800d978:	2b00      	cmp	r3, #0
 800d97a:	d09e      	beq.n	800d8ba <_printf_float+0xa2>
 800d97c:	232d      	movs	r3, #45	@ 0x2d
 800d97e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d982:	e79a      	b.n	800d8ba <_printf_float+0xa2>
 800d984:	2947      	cmp	r1, #71	@ 0x47
 800d986:	d1bf      	bne.n	800d908 <_printf_float+0xf0>
 800d988:	2b00      	cmp	r3, #0
 800d98a:	d1bd      	bne.n	800d908 <_printf_float+0xf0>
 800d98c:	2301      	movs	r3, #1
 800d98e:	e7ba      	b.n	800d906 <_printf_float+0xee>
 800d990:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d994:	d9dc      	bls.n	800d950 <_printf_float+0x138>
 800d996:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800d99a:	d118      	bne.n	800d9ce <_printf_float+0x1b6>
 800d99c:	2900      	cmp	r1, #0
 800d99e:	6863      	ldr	r3, [r4, #4]
 800d9a0:	dd0b      	ble.n	800d9ba <_printf_float+0x1a2>
 800d9a2:	6121      	str	r1, [r4, #16]
 800d9a4:	b913      	cbnz	r3, 800d9ac <_printf_float+0x194>
 800d9a6:	6822      	ldr	r2, [r4, #0]
 800d9a8:	07d0      	lsls	r0, r2, #31
 800d9aa:	d502      	bpl.n	800d9b2 <_printf_float+0x19a>
 800d9ac:	3301      	adds	r3, #1
 800d9ae:	440b      	add	r3, r1
 800d9b0:	6123      	str	r3, [r4, #16]
 800d9b2:	f04f 0900 	mov.w	r9, #0
 800d9b6:	65a1      	str	r1, [r4, #88]	@ 0x58
 800d9b8:	e7dc      	b.n	800d974 <_printf_float+0x15c>
 800d9ba:	b913      	cbnz	r3, 800d9c2 <_printf_float+0x1aa>
 800d9bc:	6822      	ldr	r2, [r4, #0]
 800d9be:	07d2      	lsls	r2, r2, #31
 800d9c0:	d501      	bpl.n	800d9c6 <_printf_float+0x1ae>
 800d9c2:	3302      	adds	r3, #2
 800d9c4:	e7f4      	b.n	800d9b0 <_printf_float+0x198>
 800d9c6:	2301      	movs	r3, #1
 800d9c8:	e7f2      	b.n	800d9b0 <_printf_float+0x198>
 800d9ca:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800d9ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d9d0:	4299      	cmp	r1, r3
 800d9d2:	db05      	blt.n	800d9e0 <_printf_float+0x1c8>
 800d9d4:	6823      	ldr	r3, [r4, #0]
 800d9d6:	6121      	str	r1, [r4, #16]
 800d9d8:	07d8      	lsls	r0, r3, #31
 800d9da:	d5ea      	bpl.n	800d9b2 <_printf_float+0x19a>
 800d9dc:	1c4b      	adds	r3, r1, #1
 800d9de:	e7e7      	b.n	800d9b0 <_printf_float+0x198>
 800d9e0:	2900      	cmp	r1, #0
 800d9e2:	bfcc      	ite	gt
 800d9e4:	2201      	movgt	r2, #1
 800d9e6:	f1c1 0202 	rsble	r2, r1, #2
 800d9ea:	4413      	add	r3, r2
 800d9ec:	e7e0      	b.n	800d9b0 <_printf_float+0x198>
 800d9ee:	6823      	ldr	r3, [r4, #0]
 800d9f0:	055a      	lsls	r2, r3, #21
 800d9f2:	d407      	bmi.n	800da04 <_printf_float+0x1ec>
 800d9f4:	6923      	ldr	r3, [r4, #16]
 800d9f6:	4642      	mov	r2, r8
 800d9f8:	4631      	mov	r1, r6
 800d9fa:	4628      	mov	r0, r5
 800d9fc:	47b8      	blx	r7
 800d9fe:	3001      	adds	r0, #1
 800da00:	d12b      	bne.n	800da5a <_printf_float+0x242>
 800da02:	e764      	b.n	800d8ce <_printf_float+0xb6>
 800da04:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800da08:	f240 80dc 	bls.w	800dbc4 <_printf_float+0x3ac>
 800da0c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800da10:	2200      	movs	r2, #0
 800da12:	2300      	movs	r3, #0
 800da14:	f7f3 f842 	bl	8000a9c <__aeabi_dcmpeq>
 800da18:	2800      	cmp	r0, #0
 800da1a:	d033      	beq.n	800da84 <_printf_float+0x26c>
 800da1c:	2301      	movs	r3, #1
 800da1e:	4631      	mov	r1, r6
 800da20:	4628      	mov	r0, r5
 800da22:	4a35      	ldr	r2, [pc, #212]	@ (800daf8 <_printf_float+0x2e0>)
 800da24:	47b8      	blx	r7
 800da26:	3001      	adds	r0, #1
 800da28:	f43f af51 	beq.w	800d8ce <_printf_float+0xb6>
 800da2c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800da30:	4543      	cmp	r3, r8
 800da32:	db02      	blt.n	800da3a <_printf_float+0x222>
 800da34:	6823      	ldr	r3, [r4, #0]
 800da36:	07d8      	lsls	r0, r3, #31
 800da38:	d50f      	bpl.n	800da5a <_printf_float+0x242>
 800da3a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800da3e:	4631      	mov	r1, r6
 800da40:	4628      	mov	r0, r5
 800da42:	47b8      	blx	r7
 800da44:	3001      	adds	r0, #1
 800da46:	f43f af42 	beq.w	800d8ce <_printf_float+0xb6>
 800da4a:	f04f 0900 	mov.w	r9, #0
 800da4e:	f108 38ff 	add.w	r8, r8, #4294967295
 800da52:	f104 0a1a 	add.w	sl, r4, #26
 800da56:	45c8      	cmp	r8, r9
 800da58:	dc09      	bgt.n	800da6e <_printf_float+0x256>
 800da5a:	6823      	ldr	r3, [r4, #0]
 800da5c:	079b      	lsls	r3, r3, #30
 800da5e:	f100 8102 	bmi.w	800dc66 <_printf_float+0x44e>
 800da62:	68e0      	ldr	r0, [r4, #12]
 800da64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800da66:	4298      	cmp	r0, r3
 800da68:	bfb8      	it	lt
 800da6a:	4618      	movlt	r0, r3
 800da6c:	e731      	b.n	800d8d2 <_printf_float+0xba>
 800da6e:	2301      	movs	r3, #1
 800da70:	4652      	mov	r2, sl
 800da72:	4631      	mov	r1, r6
 800da74:	4628      	mov	r0, r5
 800da76:	47b8      	blx	r7
 800da78:	3001      	adds	r0, #1
 800da7a:	f43f af28 	beq.w	800d8ce <_printf_float+0xb6>
 800da7e:	f109 0901 	add.w	r9, r9, #1
 800da82:	e7e8      	b.n	800da56 <_printf_float+0x23e>
 800da84:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800da86:	2b00      	cmp	r3, #0
 800da88:	dc38      	bgt.n	800dafc <_printf_float+0x2e4>
 800da8a:	2301      	movs	r3, #1
 800da8c:	4631      	mov	r1, r6
 800da8e:	4628      	mov	r0, r5
 800da90:	4a19      	ldr	r2, [pc, #100]	@ (800daf8 <_printf_float+0x2e0>)
 800da92:	47b8      	blx	r7
 800da94:	3001      	adds	r0, #1
 800da96:	f43f af1a 	beq.w	800d8ce <_printf_float+0xb6>
 800da9a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800da9e:	ea59 0303 	orrs.w	r3, r9, r3
 800daa2:	d102      	bne.n	800daaa <_printf_float+0x292>
 800daa4:	6823      	ldr	r3, [r4, #0]
 800daa6:	07d9      	lsls	r1, r3, #31
 800daa8:	d5d7      	bpl.n	800da5a <_printf_float+0x242>
 800daaa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800daae:	4631      	mov	r1, r6
 800dab0:	4628      	mov	r0, r5
 800dab2:	47b8      	blx	r7
 800dab4:	3001      	adds	r0, #1
 800dab6:	f43f af0a 	beq.w	800d8ce <_printf_float+0xb6>
 800daba:	f04f 0a00 	mov.w	sl, #0
 800dabe:	f104 0b1a 	add.w	fp, r4, #26
 800dac2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dac4:	425b      	negs	r3, r3
 800dac6:	4553      	cmp	r3, sl
 800dac8:	dc01      	bgt.n	800dace <_printf_float+0x2b6>
 800daca:	464b      	mov	r3, r9
 800dacc:	e793      	b.n	800d9f6 <_printf_float+0x1de>
 800dace:	2301      	movs	r3, #1
 800dad0:	465a      	mov	r2, fp
 800dad2:	4631      	mov	r1, r6
 800dad4:	4628      	mov	r0, r5
 800dad6:	47b8      	blx	r7
 800dad8:	3001      	adds	r0, #1
 800dada:	f43f aef8 	beq.w	800d8ce <_printf_float+0xb6>
 800dade:	f10a 0a01 	add.w	sl, sl, #1
 800dae2:	e7ee      	b.n	800dac2 <_printf_float+0x2aa>
 800dae4:	7fefffff 	.word	0x7fefffff
 800dae8:	08012181 	.word	0x08012181
 800daec:	08012185 	.word	0x08012185
 800daf0:	08012189 	.word	0x08012189
 800daf4:	0801218d 	.word	0x0801218d
 800daf8:	080125d2 	.word	0x080125d2
 800dafc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800dafe:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800db02:	4553      	cmp	r3, sl
 800db04:	bfa8      	it	ge
 800db06:	4653      	movge	r3, sl
 800db08:	2b00      	cmp	r3, #0
 800db0a:	4699      	mov	r9, r3
 800db0c:	dc36      	bgt.n	800db7c <_printf_float+0x364>
 800db0e:	f04f 0b00 	mov.w	fp, #0
 800db12:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800db16:	f104 021a 	add.w	r2, r4, #26
 800db1a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800db1c:	930a      	str	r3, [sp, #40]	@ 0x28
 800db1e:	eba3 0309 	sub.w	r3, r3, r9
 800db22:	455b      	cmp	r3, fp
 800db24:	dc31      	bgt.n	800db8a <_printf_float+0x372>
 800db26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800db28:	459a      	cmp	sl, r3
 800db2a:	dc3a      	bgt.n	800dba2 <_printf_float+0x38a>
 800db2c:	6823      	ldr	r3, [r4, #0]
 800db2e:	07da      	lsls	r2, r3, #31
 800db30:	d437      	bmi.n	800dba2 <_printf_float+0x38a>
 800db32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800db34:	ebaa 0903 	sub.w	r9, sl, r3
 800db38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800db3a:	ebaa 0303 	sub.w	r3, sl, r3
 800db3e:	4599      	cmp	r9, r3
 800db40:	bfa8      	it	ge
 800db42:	4699      	movge	r9, r3
 800db44:	f1b9 0f00 	cmp.w	r9, #0
 800db48:	dc33      	bgt.n	800dbb2 <_printf_float+0x39a>
 800db4a:	f04f 0800 	mov.w	r8, #0
 800db4e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800db52:	f104 0b1a 	add.w	fp, r4, #26
 800db56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800db58:	ebaa 0303 	sub.w	r3, sl, r3
 800db5c:	eba3 0309 	sub.w	r3, r3, r9
 800db60:	4543      	cmp	r3, r8
 800db62:	f77f af7a 	ble.w	800da5a <_printf_float+0x242>
 800db66:	2301      	movs	r3, #1
 800db68:	465a      	mov	r2, fp
 800db6a:	4631      	mov	r1, r6
 800db6c:	4628      	mov	r0, r5
 800db6e:	47b8      	blx	r7
 800db70:	3001      	adds	r0, #1
 800db72:	f43f aeac 	beq.w	800d8ce <_printf_float+0xb6>
 800db76:	f108 0801 	add.w	r8, r8, #1
 800db7a:	e7ec      	b.n	800db56 <_printf_float+0x33e>
 800db7c:	4642      	mov	r2, r8
 800db7e:	4631      	mov	r1, r6
 800db80:	4628      	mov	r0, r5
 800db82:	47b8      	blx	r7
 800db84:	3001      	adds	r0, #1
 800db86:	d1c2      	bne.n	800db0e <_printf_float+0x2f6>
 800db88:	e6a1      	b.n	800d8ce <_printf_float+0xb6>
 800db8a:	2301      	movs	r3, #1
 800db8c:	4631      	mov	r1, r6
 800db8e:	4628      	mov	r0, r5
 800db90:	920a      	str	r2, [sp, #40]	@ 0x28
 800db92:	47b8      	blx	r7
 800db94:	3001      	adds	r0, #1
 800db96:	f43f ae9a 	beq.w	800d8ce <_printf_float+0xb6>
 800db9a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800db9c:	f10b 0b01 	add.w	fp, fp, #1
 800dba0:	e7bb      	b.n	800db1a <_printf_float+0x302>
 800dba2:	4631      	mov	r1, r6
 800dba4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800dba8:	4628      	mov	r0, r5
 800dbaa:	47b8      	blx	r7
 800dbac:	3001      	adds	r0, #1
 800dbae:	d1c0      	bne.n	800db32 <_printf_float+0x31a>
 800dbb0:	e68d      	b.n	800d8ce <_printf_float+0xb6>
 800dbb2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dbb4:	464b      	mov	r3, r9
 800dbb6:	4631      	mov	r1, r6
 800dbb8:	4628      	mov	r0, r5
 800dbba:	4442      	add	r2, r8
 800dbbc:	47b8      	blx	r7
 800dbbe:	3001      	adds	r0, #1
 800dbc0:	d1c3      	bne.n	800db4a <_printf_float+0x332>
 800dbc2:	e684      	b.n	800d8ce <_printf_float+0xb6>
 800dbc4:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800dbc8:	f1ba 0f01 	cmp.w	sl, #1
 800dbcc:	dc01      	bgt.n	800dbd2 <_printf_float+0x3ba>
 800dbce:	07db      	lsls	r3, r3, #31
 800dbd0:	d536      	bpl.n	800dc40 <_printf_float+0x428>
 800dbd2:	2301      	movs	r3, #1
 800dbd4:	4642      	mov	r2, r8
 800dbd6:	4631      	mov	r1, r6
 800dbd8:	4628      	mov	r0, r5
 800dbda:	47b8      	blx	r7
 800dbdc:	3001      	adds	r0, #1
 800dbde:	f43f ae76 	beq.w	800d8ce <_printf_float+0xb6>
 800dbe2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800dbe6:	4631      	mov	r1, r6
 800dbe8:	4628      	mov	r0, r5
 800dbea:	47b8      	blx	r7
 800dbec:	3001      	adds	r0, #1
 800dbee:	f43f ae6e 	beq.w	800d8ce <_printf_float+0xb6>
 800dbf2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800dbf6:	2200      	movs	r2, #0
 800dbf8:	2300      	movs	r3, #0
 800dbfa:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dbfe:	f7f2 ff4d 	bl	8000a9c <__aeabi_dcmpeq>
 800dc02:	b9c0      	cbnz	r0, 800dc36 <_printf_float+0x41e>
 800dc04:	4653      	mov	r3, sl
 800dc06:	f108 0201 	add.w	r2, r8, #1
 800dc0a:	4631      	mov	r1, r6
 800dc0c:	4628      	mov	r0, r5
 800dc0e:	47b8      	blx	r7
 800dc10:	3001      	adds	r0, #1
 800dc12:	d10c      	bne.n	800dc2e <_printf_float+0x416>
 800dc14:	e65b      	b.n	800d8ce <_printf_float+0xb6>
 800dc16:	2301      	movs	r3, #1
 800dc18:	465a      	mov	r2, fp
 800dc1a:	4631      	mov	r1, r6
 800dc1c:	4628      	mov	r0, r5
 800dc1e:	47b8      	blx	r7
 800dc20:	3001      	adds	r0, #1
 800dc22:	f43f ae54 	beq.w	800d8ce <_printf_float+0xb6>
 800dc26:	f108 0801 	add.w	r8, r8, #1
 800dc2a:	45d0      	cmp	r8, sl
 800dc2c:	dbf3      	blt.n	800dc16 <_printf_float+0x3fe>
 800dc2e:	464b      	mov	r3, r9
 800dc30:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800dc34:	e6e0      	b.n	800d9f8 <_printf_float+0x1e0>
 800dc36:	f04f 0800 	mov.w	r8, #0
 800dc3a:	f104 0b1a 	add.w	fp, r4, #26
 800dc3e:	e7f4      	b.n	800dc2a <_printf_float+0x412>
 800dc40:	2301      	movs	r3, #1
 800dc42:	4642      	mov	r2, r8
 800dc44:	e7e1      	b.n	800dc0a <_printf_float+0x3f2>
 800dc46:	2301      	movs	r3, #1
 800dc48:	464a      	mov	r2, r9
 800dc4a:	4631      	mov	r1, r6
 800dc4c:	4628      	mov	r0, r5
 800dc4e:	47b8      	blx	r7
 800dc50:	3001      	adds	r0, #1
 800dc52:	f43f ae3c 	beq.w	800d8ce <_printf_float+0xb6>
 800dc56:	f108 0801 	add.w	r8, r8, #1
 800dc5a:	68e3      	ldr	r3, [r4, #12]
 800dc5c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800dc5e:	1a5b      	subs	r3, r3, r1
 800dc60:	4543      	cmp	r3, r8
 800dc62:	dcf0      	bgt.n	800dc46 <_printf_float+0x42e>
 800dc64:	e6fd      	b.n	800da62 <_printf_float+0x24a>
 800dc66:	f04f 0800 	mov.w	r8, #0
 800dc6a:	f104 0919 	add.w	r9, r4, #25
 800dc6e:	e7f4      	b.n	800dc5a <_printf_float+0x442>

0800dc70 <_printf_common>:
 800dc70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dc74:	4616      	mov	r6, r2
 800dc76:	4698      	mov	r8, r3
 800dc78:	688a      	ldr	r2, [r1, #8]
 800dc7a:	690b      	ldr	r3, [r1, #16]
 800dc7c:	4607      	mov	r7, r0
 800dc7e:	4293      	cmp	r3, r2
 800dc80:	bfb8      	it	lt
 800dc82:	4613      	movlt	r3, r2
 800dc84:	6033      	str	r3, [r6, #0]
 800dc86:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800dc8a:	460c      	mov	r4, r1
 800dc8c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800dc90:	b10a      	cbz	r2, 800dc96 <_printf_common+0x26>
 800dc92:	3301      	adds	r3, #1
 800dc94:	6033      	str	r3, [r6, #0]
 800dc96:	6823      	ldr	r3, [r4, #0]
 800dc98:	0699      	lsls	r1, r3, #26
 800dc9a:	bf42      	ittt	mi
 800dc9c:	6833      	ldrmi	r3, [r6, #0]
 800dc9e:	3302      	addmi	r3, #2
 800dca0:	6033      	strmi	r3, [r6, #0]
 800dca2:	6825      	ldr	r5, [r4, #0]
 800dca4:	f015 0506 	ands.w	r5, r5, #6
 800dca8:	d106      	bne.n	800dcb8 <_printf_common+0x48>
 800dcaa:	f104 0a19 	add.w	sl, r4, #25
 800dcae:	68e3      	ldr	r3, [r4, #12]
 800dcb0:	6832      	ldr	r2, [r6, #0]
 800dcb2:	1a9b      	subs	r3, r3, r2
 800dcb4:	42ab      	cmp	r3, r5
 800dcb6:	dc2b      	bgt.n	800dd10 <_printf_common+0xa0>
 800dcb8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800dcbc:	6822      	ldr	r2, [r4, #0]
 800dcbe:	3b00      	subs	r3, #0
 800dcc0:	bf18      	it	ne
 800dcc2:	2301      	movne	r3, #1
 800dcc4:	0692      	lsls	r2, r2, #26
 800dcc6:	d430      	bmi.n	800dd2a <_printf_common+0xba>
 800dcc8:	4641      	mov	r1, r8
 800dcca:	4638      	mov	r0, r7
 800dccc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800dcd0:	47c8      	blx	r9
 800dcd2:	3001      	adds	r0, #1
 800dcd4:	d023      	beq.n	800dd1e <_printf_common+0xae>
 800dcd6:	6823      	ldr	r3, [r4, #0]
 800dcd8:	6922      	ldr	r2, [r4, #16]
 800dcda:	f003 0306 	and.w	r3, r3, #6
 800dcde:	2b04      	cmp	r3, #4
 800dce0:	bf14      	ite	ne
 800dce2:	2500      	movne	r5, #0
 800dce4:	6833      	ldreq	r3, [r6, #0]
 800dce6:	f04f 0600 	mov.w	r6, #0
 800dcea:	bf08      	it	eq
 800dcec:	68e5      	ldreq	r5, [r4, #12]
 800dcee:	f104 041a 	add.w	r4, r4, #26
 800dcf2:	bf08      	it	eq
 800dcf4:	1aed      	subeq	r5, r5, r3
 800dcf6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800dcfa:	bf08      	it	eq
 800dcfc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800dd00:	4293      	cmp	r3, r2
 800dd02:	bfc4      	itt	gt
 800dd04:	1a9b      	subgt	r3, r3, r2
 800dd06:	18ed      	addgt	r5, r5, r3
 800dd08:	42b5      	cmp	r5, r6
 800dd0a:	d11a      	bne.n	800dd42 <_printf_common+0xd2>
 800dd0c:	2000      	movs	r0, #0
 800dd0e:	e008      	b.n	800dd22 <_printf_common+0xb2>
 800dd10:	2301      	movs	r3, #1
 800dd12:	4652      	mov	r2, sl
 800dd14:	4641      	mov	r1, r8
 800dd16:	4638      	mov	r0, r7
 800dd18:	47c8      	blx	r9
 800dd1a:	3001      	adds	r0, #1
 800dd1c:	d103      	bne.n	800dd26 <_printf_common+0xb6>
 800dd1e:	f04f 30ff 	mov.w	r0, #4294967295
 800dd22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd26:	3501      	adds	r5, #1
 800dd28:	e7c1      	b.n	800dcae <_printf_common+0x3e>
 800dd2a:	2030      	movs	r0, #48	@ 0x30
 800dd2c:	18e1      	adds	r1, r4, r3
 800dd2e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800dd32:	1c5a      	adds	r2, r3, #1
 800dd34:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800dd38:	4422      	add	r2, r4
 800dd3a:	3302      	adds	r3, #2
 800dd3c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800dd40:	e7c2      	b.n	800dcc8 <_printf_common+0x58>
 800dd42:	2301      	movs	r3, #1
 800dd44:	4622      	mov	r2, r4
 800dd46:	4641      	mov	r1, r8
 800dd48:	4638      	mov	r0, r7
 800dd4a:	47c8      	blx	r9
 800dd4c:	3001      	adds	r0, #1
 800dd4e:	d0e6      	beq.n	800dd1e <_printf_common+0xae>
 800dd50:	3601      	adds	r6, #1
 800dd52:	e7d9      	b.n	800dd08 <_printf_common+0x98>

0800dd54 <_printf_i>:
 800dd54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dd58:	7e0f      	ldrb	r7, [r1, #24]
 800dd5a:	4691      	mov	r9, r2
 800dd5c:	2f78      	cmp	r7, #120	@ 0x78
 800dd5e:	4680      	mov	r8, r0
 800dd60:	460c      	mov	r4, r1
 800dd62:	469a      	mov	sl, r3
 800dd64:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800dd66:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800dd6a:	d807      	bhi.n	800dd7c <_printf_i+0x28>
 800dd6c:	2f62      	cmp	r7, #98	@ 0x62
 800dd6e:	d80a      	bhi.n	800dd86 <_printf_i+0x32>
 800dd70:	2f00      	cmp	r7, #0
 800dd72:	f000 80d3 	beq.w	800df1c <_printf_i+0x1c8>
 800dd76:	2f58      	cmp	r7, #88	@ 0x58
 800dd78:	f000 80ba 	beq.w	800def0 <_printf_i+0x19c>
 800dd7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800dd80:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800dd84:	e03a      	b.n	800ddfc <_printf_i+0xa8>
 800dd86:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800dd8a:	2b15      	cmp	r3, #21
 800dd8c:	d8f6      	bhi.n	800dd7c <_printf_i+0x28>
 800dd8e:	a101      	add	r1, pc, #4	@ (adr r1, 800dd94 <_printf_i+0x40>)
 800dd90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800dd94:	0800dded 	.word	0x0800dded
 800dd98:	0800de01 	.word	0x0800de01
 800dd9c:	0800dd7d 	.word	0x0800dd7d
 800dda0:	0800dd7d 	.word	0x0800dd7d
 800dda4:	0800dd7d 	.word	0x0800dd7d
 800dda8:	0800dd7d 	.word	0x0800dd7d
 800ddac:	0800de01 	.word	0x0800de01
 800ddb0:	0800dd7d 	.word	0x0800dd7d
 800ddb4:	0800dd7d 	.word	0x0800dd7d
 800ddb8:	0800dd7d 	.word	0x0800dd7d
 800ddbc:	0800dd7d 	.word	0x0800dd7d
 800ddc0:	0800df03 	.word	0x0800df03
 800ddc4:	0800de2b 	.word	0x0800de2b
 800ddc8:	0800debd 	.word	0x0800debd
 800ddcc:	0800dd7d 	.word	0x0800dd7d
 800ddd0:	0800dd7d 	.word	0x0800dd7d
 800ddd4:	0800df25 	.word	0x0800df25
 800ddd8:	0800dd7d 	.word	0x0800dd7d
 800dddc:	0800de2b 	.word	0x0800de2b
 800dde0:	0800dd7d 	.word	0x0800dd7d
 800dde4:	0800dd7d 	.word	0x0800dd7d
 800dde8:	0800dec5 	.word	0x0800dec5
 800ddec:	6833      	ldr	r3, [r6, #0]
 800ddee:	1d1a      	adds	r2, r3, #4
 800ddf0:	681b      	ldr	r3, [r3, #0]
 800ddf2:	6032      	str	r2, [r6, #0]
 800ddf4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ddf8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ddfc:	2301      	movs	r3, #1
 800ddfe:	e09e      	b.n	800df3e <_printf_i+0x1ea>
 800de00:	6833      	ldr	r3, [r6, #0]
 800de02:	6820      	ldr	r0, [r4, #0]
 800de04:	1d19      	adds	r1, r3, #4
 800de06:	6031      	str	r1, [r6, #0]
 800de08:	0606      	lsls	r6, r0, #24
 800de0a:	d501      	bpl.n	800de10 <_printf_i+0xbc>
 800de0c:	681d      	ldr	r5, [r3, #0]
 800de0e:	e003      	b.n	800de18 <_printf_i+0xc4>
 800de10:	0645      	lsls	r5, r0, #25
 800de12:	d5fb      	bpl.n	800de0c <_printf_i+0xb8>
 800de14:	f9b3 5000 	ldrsh.w	r5, [r3]
 800de18:	2d00      	cmp	r5, #0
 800de1a:	da03      	bge.n	800de24 <_printf_i+0xd0>
 800de1c:	232d      	movs	r3, #45	@ 0x2d
 800de1e:	426d      	negs	r5, r5
 800de20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800de24:	230a      	movs	r3, #10
 800de26:	4859      	ldr	r0, [pc, #356]	@ (800df8c <_printf_i+0x238>)
 800de28:	e011      	b.n	800de4e <_printf_i+0xfa>
 800de2a:	6821      	ldr	r1, [r4, #0]
 800de2c:	6833      	ldr	r3, [r6, #0]
 800de2e:	0608      	lsls	r0, r1, #24
 800de30:	f853 5b04 	ldr.w	r5, [r3], #4
 800de34:	d402      	bmi.n	800de3c <_printf_i+0xe8>
 800de36:	0649      	lsls	r1, r1, #25
 800de38:	bf48      	it	mi
 800de3a:	b2ad      	uxthmi	r5, r5
 800de3c:	2f6f      	cmp	r7, #111	@ 0x6f
 800de3e:	6033      	str	r3, [r6, #0]
 800de40:	bf14      	ite	ne
 800de42:	230a      	movne	r3, #10
 800de44:	2308      	moveq	r3, #8
 800de46:	4851      	ldr	r0, [pc, #324]	@ (800df8c <_printf_i+0x238>)
 800de48:	2100      	movs	r1, #0
 800de4a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800de4e:	6866      	ldr	r6, [r4, #4]
 800de50:	2e00      	cmp	r6, #0
 800de52:	bfa8      	it	ge
 800de54:	6821      	ldrge	r1, [r4, #0]
 800de56:	60a6      	str	r6, [r4, #8]
 800de58:	bfa4      	itt	ge
 800de5a:	f021 0104 	bicge.w	r1, r1, #4
 800de5e:	6021      	strge	r1, [r4, #0]
 800de60:	b90d      	cbnz	r5, 800de66 <_printf_i+0x112>
 800de62:	2e00      	cmp	r6, #0
 800de64:	d04b      	beq.n	800defe <_printf_i+0x1aa>
 800de66:	4616      	mov	r6, r2
 800de68:	fbb5 f1f3 	udiv	r1, r5, r3
 800de6c:	fb03 5711 	mls	r7, r3, r1, r5
 800de70:	5dc7      	ldrb	r7, [r0, r7]
 800de72:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800de76:	462f      	mov	r7, r5
 800de78:	42bb      	cmp	r3, r7
 800de7a:	460d      	mov	r5, r1
 800de7c:	d9f4      	bls.n	800de68 <_printf_i+0x114>
 800de7e:	2b08      	cmp	r3, #8
 800de80:	d10b      	bne.n	800de9a <_printf_i+0x146>
 800de82:	6823      	ldr	r3, [r4, #0]
 800de84:	07df      	lsls	r7, r3, #31
 800de86:	d508      	bpl.n	800de9a <_printf_i+0x146>
 800de88:	6923      	ldr	r3, [r4, #16]
 800de8a:	6861      	ldr	r1, [r4, #4]
 800de8c:	4299      	cmp	r1, r3
 800de8e:	bfde      	ittt	le
 800de90:	2330      	movle	r3, #48	@ 0x30
 800de92:	f806 3c01 	strble.w	r3, [r6, #-1]
 800de96:	f106 36ff 	addle.w	r6, r6, #4294967295
 800de9a:	1b92      	subs	r2, r2, r6
 800de9c:	6122      	str	r2, [r4, #16]
 800de9e:	464b      	mov	r3, r9
 800dea0:	4621      	mov	r1, r4
 800dea2:	4640      	mov	r0, r8
 800dea4:	f8cd a000 	str.w	sl, [sp]
 800dea8:	aa03      	add	r2, sp, #12
 800deaa:	f7ff fee1 	bl	800dc70 <_printf_common>
 800deae:	3001      	adds	r0, #1
 800deb0:	d14a      	bne.n	800df48 <_printf_i+0x1f4>
 800deb2:	f04f 30ff 	mov.w	r0, #4294967295
 800deb6:	b004      	add	sp, #16
 800deb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800debc:	6823      	ldr	r3, [r4, #0]
 800debe:	f043 0320 	orr.w	r3, r3, #32
 800dec2:	6023      	str	r3, [r4, #0]
 800dec4:	2778      	movs	r7, #120	@ 0x78
 800dec6:	4832      	ldr	r0, [pc, #200]	@ (800df90 <_printf_i+0x23c>)
 800dec8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800decc:	6823      	ldr	r3, [r4, #0]
 800dece:	6831      	ldr	r1, [r6, #0]
 800ded0:	061f      	lsls	r7, r3, #24
 800ded2:	f851 5b04 	ldr.w	r5, [r1], #4
 800ded6:	d402      	bmi.n	800dede <_printf_i+0x18a>
 800ded8:	065f      	lsls	r7, r3, #25
 800deda:	bf48      	it	mi
 800dedc:	b2ad      	uxthmi	r5, r5
 800dede:	6031      	str	r1, [r6, #0]
 800dee0:	07d9      	lsls	r1, r3, #31
 800dee2:	bf44      	itt	mi
 800dee4:	f043 0320 	orrmi.w	r3, r3, #32
 800dee8:	6023      	strmi	r3, [r4, #0]
 800deea:	b11d      	cbz	r5, 800def4 <_printf_i+0x1a0>
 800deec:	2310      	movs	r3, #16
 800deee:	e7ab      	b.n	800de48 <_printf_i+0xf4>
 800def0:	4826      	ldr	r0, [pc, #152]	@ (800df8c <_printf_i+0x238>)
 800def2:	e7e9      	b.n	800dec8 <_printf_i+0x174>
 800def4:	6823      	ldr	r3, [r4, #0]
 800def6:	f023 0320 	bic.w	r3, r3, #32
 800defa:	6023      	str	r3, [r4, #0]
 800defc:	e7f6      	b.n	800deec <_printf_i+0x198>
 800defe:	4616      	mov	r6, r2
 800df00:	e7bd      	b.n	800de7e <_printf_i+0x12a>
 800df02:	6833      	ldr	r3, [r6, #0]
 800df04:	6825      	ldr	r5, [r4, #0]
 800df06:	1d18      	adds	r0, r3, #4
 800df08:	6961      	ldr	r1, [r4, #20]
 800df0a:	6030      	str	r0, [r6, #0]
 800df0c:	062e      	lsls	r6, r5, #24
 800df0e:	681b      	ldr	r3, [r3, #0]
 800df10:	d501      	bpl.n	800df16 <_printf_i+0x1c2>
 800df12:	6019      	str	r1, [r3, #0]
 800df14:	e002      	b.n	800df1c <_printf_i+0x1c8>
 800df16:	0668      	lsls	r0, r5, #25
 800df18:	d5fb      	bpl.n	800df12 <_printf_i+0x1be>
 800df1a:	8019      	strh	r1, [r3, #0]
 800df1c:	2300      	movs	r3, #0
 800df1e:	4616      	mov	r6, r2
 800df20:	6123      	str	r3, [r4, #16]
 800df22:	e7bc      	b.n	800de9e <_printf_i+0x14a>
 800df24:	6833      	ldr	r3, [r6, #0]
 800df26:	2100      	movs	r1, #0
 800df28:	1d1a      	adds	r2, r3, #4
 800df2a:	6032      	str	r2, [r6, #0]
 800df2c:	681e      	ldr	r6, [r3, #0]
 800df2e:	6862      	ldr	r2, [r4, #4]
 800df30:	4630      	mov	r0, r6
 800df32:	f001 f83e 	bl	800efb2 <memchr>
 800df36:	b108      	cbz	r0, 800df3c <_printf_i+0x1e8>
 800df38:	1b80      	subs	r0, r0, r6
 800df3a:	6060      	str	r0, [r4, #4]
 800df3c:	6863      	ldr	r3, [r4, #4]
 800df3e:	6123      	str	r3, [r4, #16]
 800df40:	2300      	movs	r3, #0
 800df42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800df46:	e7aa      	b.n	800de9e <_printf_i+0x14a>
 800df48:	4632      	mov	r2, r6
 800df4a:	4649      	mov	r1, r9
 800df4c:	4640      	mov	r0, r8
 800df4e:	6923      	ldr	r3, [r4, #16]
 800df50:	47d0      	blx	sl
 800df52:	3001      	adds	r0, #1
 800df54:	d0ad      	beq.n	800deb2 <_printf_i+0x15e>
 800df56:	6823      	ldr	r3, [r4, #0]
 800df58:	079b      	lsls	r3, r3, #30
 800df5a:	d413      	bmi.n	800df84 <_printf_i+0x230>
 800df5c:	68e0      	ldr	r0, [r4, #12]
 800df5e:	9b03      	ldr	r3, [sp, #12]
 800df60:	4298      	cmp	r0, r3
 800df62:	bfb8      	it	lt
 800df64:	4618      	movlt	r0, r3
 800df66:	e7a6      	b.n	800deb6 <_printf_i+0x162>
 800df68:	2301      	movs	r3, #1
 800df6a:	4632      	mov	r2, r6
 800df6c:	4649      	mov	r1, r9
 800df6e:	4640      	mov	r0, r8
 800df70:	47d0      	blx	sl
 800df72:	3001      	adds	r0, #1
 800df74:	d09d      	beq.n	800deb2 <_printf_i+0x15e>
 800df76:	3501      	adds	r5, #1
 800df78:	68e3      	ldr	r3, [r4, #12]
 800df7a:	9903      	ldr	r1, [sp, #12]
 800df7c:	1a5b      	subs	r3, r3, r1
 800df7e:	42ab      	cmp	r3, r5
 800df80:	dcf2      	bgt.n	800df68 <_printf_i+0x214>
 800df82:	e7eb      	b.n	800df5c <_printf_i+0x208>
 800df84:	2500      	movs	r5, #0
 800df86:	f104 0619 	add.w	r6, r4, #25
 800df8a:	e7f5      	b.n	800df78 <_printf_i+0x224>
 800df8c:	08012191 	.word	0x08012191
 800df90:	080121a2 	.word	0x080121a2

0800df94 <std>:
 800df94:	2300      	movs	r3, #0
 800df96:	b510      	push	{r4, lr}
 800df98:	4604      	mov	r4, r0
 800df9a:	e9c0 3300 	strd	r3, r3, [r0]
 800df9e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800dfa2:	6083      	str	r3, [r0, #8]
 800dfa4:	8181      	strh	r1, [r0, #12]
 800dfa6:	6643      	str	r3, [r0, #100]	@ 0x64
 800dfa8:	81c2      	strh	r2, [r0, #14]
 800dfaa:	6183      	str	r3, [r0, #24]
 800dfac:	4619      	mov	r1, r3
 800dfae:	2208      	movs	r2, #8
 800dfb0:	305c      	adds	r0, #92	@ 0x5c
 800dfb2:	f000 f908 	bl	800e1c6 <memset>
 800dfb6:	4b0d      	ldr	r3, [pc, #52]	@ (800dfec <std+0x58>)
 800dfb8:	6224      	str	r4, [r4, #32]
 800dfba:	6263      	str	r3, [r4, #36]	@ 0x24
 800dfbc:	4b0c      	ldr	r3, [pc, #48]	@ (800dff0 <std+0x5c>)
 800dfbe:	62a3      	str	r3, [r4, #40]	@ 0x28
 800dfc0:	4b0c      	ldr	r3, [pc, #48]	@ (800dff4 <std+0x60>)
 800dfc2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800dfc4:	4b0c      	ldr	r3, [pc, #48]	@ (800dff8 <std+0x64>)
 800dfc6:	6323      	str	r3, [r4, #48]	@ 0x30
 800dfc8:	4b0c      	ldr	r3, [pc, #48]	@ (800dffc <std+0x68>)
 800dfca:	429c      	cmp	r4, r3
 800dfcc:	d006      	beq.n	800dfdc <std+0x48>
 800dfce:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800dfd2:	4294      	cmp	r4, r2
 800dfd4:	d002      	beq.n	800dfdc <std+0x48>
 800dfd6:	33d0      	adds	r3, #208	@ 0xd0
 800dfd8:	429c      	cmp	r4, r3
 800dfda:	d105      	bne.n	800dfe8 <std+0x54>
 800dfdc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800dfe0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dfe4:	f000 bfd8 	b.w	800ef98 <__retarget_lock_init_recursive>
 800dfe8:	bd10      	pop	{r4, pc}
 800dfea:	bf00      	nop
 800dfec:	0800e13d 	.word	0x0800e13d
 800dff0:	0800e163 	.word	0x0800e163
 800dff4:	0800e19b 	.word	0x0800e19b
 800dff8:	0800e1bf 	.word	0x0800e1bf
 800dffc:	20005a28 	.word	0x20005a28

0800e000 <stdio_exit_handler>:
 800e000:	4a02      	ldr	r2, [pc, #8]	@ (800e00c <stdio_exit_handler+0xc>)
 800e002:	4903      	ldr	r1, [pc, #12]	@ (800e010 <stdio_exit_handler+0x10>)
 800e004:	4803      	ldr	r0, [pc, #12]	@ (800e014 <stdio_exit_handler+0x14>)
 800e006:	f000 b869 	b.w	800e0dc <_fwalk_sglue>
 800e00a:	bf00      	nop
 800e00c:	20000104 	.word	0x20000104
 800e010:	08011279 	.word	0x08011279
 800e014:	20000288 	.word	0x20000288

0800e018 <cleanup_stdio>:
 800e018:	6841      	ldr	r1, [r0, #4]
 800e01a:	4b0c      	ldr	r3, [pc, #48]	@ (800e04c <cleanup_stdio+0x34>)
 800e01c:	b510      	push	{r4, lr}
 800e01e:	4299      	cmp	r1, r3
 800e020:	4604      	mov	r4, r0
 800e022:	d001      	beq.n	800e028 <cleanup_stdio+0x10>
 800e024:	f003 f928 	bl	8011278 <_fflush_r>
 800e028:	68a1      	ldr	r1, [r4, #8]
 800e02a:	4b09      	ldr	r3, [pc, #36]	@ (800e050 <cleanup_stdio+0x38>)
 800e02c:	4299      	cmp	r1, r3
 800e02e:	d002      	beq.n	800e036 <cleanup_stdio+0x1e>
 800e030:	4620      	mov	r0, r4
 800e032:	f003 f921 	bl	8011278 <_fflush_r>
 800e036:	68e1      	ldr	r1, [r4, #12]
 800e038:	4b06      	ldr	r3, [pc, #24]	@ (800e054 <cleanup_stdio+0x3c>)
 800e03a:	4299      	cmp	r1, r3
 800e03c:	d004      	beq.n	800e048 <cleanup_stdio+0x30>
 800e03e:	4620      	mov	r0, r4
 800e040:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e044:	f003 b918 	b.w	8011278 <_fflush_r>
 800e048:	bd10      	pop	{r4, pc}
 800e04a:	bf00      	nop
 800e04c:	20005a28 	.word	0x20005a28
 800e050:	20005a90 	.word	0x20005a90
 800e054:	20005af8 	.word	0x20005af8

0800e058 <global_stdio_init.part.0>:
 800e058:	b510      	push	{r4, lr}
 800e05a:	4b0b      	ldr	r3, [pc, #44]	@ (800e088 <global_stdio_init.part.0+0x30>)
 800e05c:	4c0b      	ldr	r4, [pc, #44]	@ (800e08c <global_stdio_init.part.0+0x34>)
 800e05e:	4a0c      	ldr	r2, [pc, #48]	@ (800e090 <global_stdio_init.part.0+0x38>)
 800e060:	4620      	mov	r0, r4
 800e062:	601a      	str	r2, [r3, #0]
 800e064:	2104      	movs	r1, #4
 800e066:	2200      	movs	r2, #0
 800e068:	f7ff ff94 	bl	800df94 <std>
 800e06c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e070:	2201      	movs	r2, #1
 800e072:	2109      	movs	r1, #9
 800e074:	f7ff ff8e 	bl	800df94 <std>
 800e078:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e07c:	2202      	movs	r2, #2
 800e07e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e082:	2112      	movs	r1, #18
 800e084:	f7ff bf86 	b.w	800df94 <std>
 800e088:	20005b60 	.word	0x20005b60
 800e08c:	20005a28 	.word	0x20005a28
 800e090:	0800e001 	.word	0x0800e001

0800e094 <__sfp_lock_acquire>:
 800e094:	4801      	ldr	r0, [pc, #4]	@ (800e09c <__sfp_lock_acquire+0x8>)
 800e096:	f000 bf81 	b.w	800ef9c <__retarget_lock_acquire_recursive>
 800e09a:	bf00      	nop
 800e09c:	20005b8f 	.word	0x20005b8f

0800e0a0 <__sfp_lock_release>:
 800e0a0:	4801      	ldr	r0, [pc, #4]	@ (800e0a8 <__sfp_lock_release+0x8>)
 800e0a2:	f000 bf7d 	b.w	800efa0 <__retarget_lock_release_recursive>
 800e0a6:	bf00      	nop
 800e0a8:	20005b8f 	.word	0x20005b8f

0800e0ac <__sinit>:
 800e0ac:	b510      	push	{r4, lr}
 800e0ae:	4604      	mov	r4, r0
 800e0b0:	f7ff fff0 	bl	800e094 <__sfp_lock_acquire>
 800e0b4:	6a23      	ldr	r3, [r4, #32]
 800e0b6:	b11b      	cbz	r3, 800e0c0 <__sinit+0x14>
 800e0b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e0bc:	f7ff bff0 	b.w	800e0a0 <__sfp_lock_release>
 800e0c0:	4b04      	ldr	r3, [pc, #16]	@ (800e0d4 <__sinit+0x28>)
 800e0c2:	6223      	str	r3, [r4, #32]
 800e0c4:	4b04      	ldr	r3, [pc, #16]	@ (800e0d8 <__sinit+0x2c>)
 800e0c6:	681b      	ldr	r3, [r3, #0]
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d1f5      	bne.n	800e0b8 <__sinit+0xc>
 800e0cc:	f7ff ffc4 	bl	800e058 <global_stdio_init.part.0>
 800e0d0:	e7f2      	b.n	800e0b8 <__sinit+0xc>
 800e0d2:	bf00      	nop
 800e0d4:	0800e019 	.word	0x0800e019
 800e0d8:	20005b60 	.word	0x20005b60

0800e0dc <_fwalk_sglue>:
 800e0dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e0e0:	4607      	mov	r7, r0
 800e0e2:	4688      	mov	r8, r1
 800e0e4:	4614      	mov	r4, r2
 800e0e6:	2600      	movs	r6, #0
 800e0e8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e0ec:	f1b9 0901 	subs.w	r9, r9, #1
 800e0f0:	d505      	bpl.n	800e0fe <_fwalk_sglue+0x22>
 800e0f2:	6824      	ldr	r4, [r4, #0]
 800e0f4:	2c00      	cmp	r4, #0
 800e0f6:	d1f7      	bne.n	800e0e8 <_fwalk_sglue+0xc>
 800e0f8:	4630      	mov	r0, r6
 800e0fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e0fe:	89ab      	ldrh	r3, [r5, #12]
 800e100:	2b01      	cmp	r3, #1
 800e102:	d907      	bls.n	800e114 <_fwalk_sglue+0x38>
 800e104:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e108:	3301      	adds	r3, #1
 800e10a:	d003      	beq.n	800e114 <_fwalk_sglue+0x38>
 800e10c:	4629      	mov	r1, r5
 800e10e:	4638      	mov	r0, r7
 800e110:	47c0      	blx	r8
 800e112:	4306      	orrs	r6, r0
 800e114:	3568      	adds	r5, #104	@ 0x68
 800e116:	e7e9      	b.n	800e0ec <_fwalk_sglue+0x10>

0800e118 <iprintf>:
 800e118:	b40f      	push	{r0, r1, r2, r3}
 800e11a:	b507      	push	{r0, r1, r2, lr}
 800e11c:	4906      	ldr	r1, [pc, #24]	@ (800e138 <iprintf+0x20>)
 800e11e:	ab04      	add	r3, sp, #16
 800e120:	6808      	ldr	r0, [r1, #0]
 800e122:	f853 2b04 	ldr.w	r2, [r3], #4
 800e126:	6881      	ldr	r1, [r0, #8]
 800e128:	9301      	str	r3, [sp, #4]
 800e12a:	f002 ff0d 	bl	8010f48 <_vfiprintf_r>
 800e12e:	b003      	add	sp, #12
 800e130:	f85d eb04 	ldr.w	lr, [sp], #4
 800e134:	b004      	add	sp, #16
 800e136:	4770      	bx	lr
 800e138:	20000284 	.word	0x20000284

0800e13c <__sread>:
 800e13c:	b510      	push	{r4, lr}
 800e13e:	460c      	mov	r4, r1
 800e140:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e144:	f000 feca 	bl	800eedc <_read_r>
 800e148:	2800      	cmp	r0, #0
 800e14a:	bfab      	itete	ge
 800e14c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e14e:	89a3      	ldrhlt	r3, [r4, #12]
 800e150:	181b      	addge	r3, r3, r0
 800e152:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e156:	bfac      	ite	ge
 800e158:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e15a:	81a3      	strhlt	r3, [r4, #12]
 800e15c:	bd10      	pop	{r4, pc}

0800e15e <__seofread>:
 800e15e:	2000      	movs	r0, #0
 800e160:	4770      	bx	lr

0800e162 <__swrite>:
 800e162:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e166:	461f      	mov	r7, r3
 800e168:	898b      	ldrh	r3, [r1, #12]
 800e16a:	4605      	mov	r5, r0
 800e16c:	05db      	lsls	r3, r3, #23
 800e16e:	460c      	mov	r4, r1
 800e170:	4616      	mov	r6, r2
 800e172:	d505      	bpl.n	800e180 <__swrite+0x1e>
 800e174:	2302      	movs	r3, #2
 800e176:	2200      	movs	r2, #0
 800e178:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e17c:	f000 fe9c 	bl	800eeb8 <_lseek_r>
 800e180:	89a3      	ldrh	r3, [r4, #12]
 800e182:	4632      	mov	r2, r6
 800e184:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e188:	81a3      	strh	r3, [r4, #12]
 800e18a:	4628      	mov	r0, r5
 800e18c:	463b      	mov	r3, r7
 800e18e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e192:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e196:	f000 bec3 	b.w	800ef20 <_write_r>

0800e19a <__sseek>:
 800e19a:	b510      	push	{r4, lr}
 800e19c:	460c      	mov	r4, r1
 800e19e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e1a2:	f000 fe89 	bl	800eeb8 <_lseek_r>
 800e1a6:	1c43      	adds	r3, r0, #1
 800e1a8:	89a3      	ldrh	r3, [r4, #12]
 800e1aa:	bf15      	itete	ne
 800e1ac:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e1ae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e1b2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e1b6:	81a3      	strheq	r3, [r4, #12]
 800e1b8:	bf18      	it	ne
 800e1ba:	81a3      	strhne	r3, [r4, #12]
 800e1bc:	bd10      	pop	{r4, pc}

0800e1be <__sclose>:
 800e1be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e1c2:	f000 be13 	b.w	800edec <_close_r>

0800e1c6 <memset>:
 800e1c6:	4603      	mov	r3, r0
 800e1c8:	4402      	add	r2, r0
 800e1ca:	4293      	cmp	r3, r2
 800e1cc:	d100      	bne.n	800e1d0 <memset+0xa>
 800e1ce:	4770      	bx	lr
 800e1d0:	f803 1b01 	strb.w	r1, [r3], #1
 800e1d4:	e7f9      	b.n	800e1ca <memset+0x4>

0800e1d6 <strchr>:
 800e1d6:	4603      	mov	r3, r0
 800e1d8:	b2c9      	uxtb	r1, r1
 800e1da:	4618      	mov	r0, r3
 800e1dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e1e0:	b112      	cbz	r2, 800e1e8 <strchr+0x12>
 800e1e2:	428a      	cmp	r2, r1
 800e1e4:	d1f9      	bne.n	800e1da <strchr+0x4>
 800e1e6:	4770      	bx	lr
 800e1e8:	2900      	cmp	r1, #0
 800e1ea:	bf18      	it	ne
 800e1ec:	2000      	movne	r0, #0
 800e1ee:	4770      	bx	lr

0800e1f0 <strncmp>:
 800e1f0:	b510      	push	{r4, lr}
 800e1f2:	b16a      	cbz	r2, 800e210 <strncmp+0x20>
 800e1f4:	3901      	subs	r1, #1
 800e1f6:	1884      	adds	r4, r0, r2
 800e1f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e1fc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e200:	429a      	cmp	r2, r3
 800e202:	d103      	bne.n	800e20c <strncmp+0x1c>
 800e204:	42a0      	cmp	r0, r4
 800e206:	d001      	beq.n	800e20c <strncmp+0x1c>
 800e208:	2a00      	cmp	r2, #0
 800e20a:	d1f5      	bne.n	800e1f8 <strncmp+0x8>
 800e20c:	1ad0      	subs	r0, r2, r3
 800e20e:	bd10      	pop	{r4, pc}
 800e210:	4610      	mov	r0, r2
 800e212:	e7fc      	b.n	800e20e <strncmp+0x1e>

0800e214 <strncpy>:
 800e214:	4603      	mov	r3, r0
 800e216:	b510      	push	{r4, lr}
 800e218:	3901      	subs	r1, #1
 800e21a:	b132      	cbz	r2, 800e22a <strncpy+0x16>
 800e21c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e220:	3a01      	subs	r2, #1
 800e222:	f803 4b01 	strb.w	r4, [r3], #1
 800e226:	2c00      	cmp	r4, #0
 800e228:	d1f7      	bne.n	800e21a <strncpy+0x6>
 800e22a:	2100      	movs	r1, #0
 800e22c:	441a      	add	r2, r3
 800e22e:	4293      	cmp	r3, r2
 800e230:	d100      	bne.n	800e234 <strncpy+0x20>
 800e232:	bd10      	pop	{r4, pc}
 800e234:	f803 1b01 	strb.w	r1, [r3], #1
 800e238:	e7f9      	b.n	800e22e <strncpy+0x1a>
	...

0800e23c <strtok>:
 800e23c:	4b16      	ldr	r3, [pc, #88]	@ (800e298 <strtok+0x5c>)
 800e23e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e242:	681f      	ldr	r7, [r3, #0]
 800e244:	4605      	mov	r5, r0
 800e246:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800e248:	460e      	mov	r6, r1
 800e24a:	b9ec      	cbnz	r4, 800e288 <strtok+0x4c>
 800e24c:	2050      	movs	r0, #80	@ 0x50
 800e24e:	f7fe faad 	bl	800c7ac <malloc>
 800e252:	4602      	mov	r2, r0
 800e254:	6478      	str	r0, [r7, #68]	@ 0x44
 800e256:	b920      	cbnz	r0, 800e262 <strtok+0x26>
 800e258:	215b      	movs	r1, #91	@ 0x5b
 800e25a:	4b10      	ldr	r3, [pc, #64]	@ (800e29c <strtok+0x60>)
 800e25c:	4810      	ldr	r0, [pc, #64]	@ (800e2a0 <strtok+0x64>)
 800e25e:	f000 fecf 	bl	800f000 <__assert_func>
 800e262:	e9c0 4400 	strd	r4, r4, [r0]
 800e266:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800e26a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800e26e:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800e272:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800e276:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800e27a:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800e27e:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800e282:	6184      	str	r4, [r0, #24]
 800e284:	7704      	strb	r4, [r0, #28]
 800e286:	6244      	str	r4, [r0, #36]	@ 0x24
 800e288:	4631      	mov	r1, r6
 800e28a:	4628      	mov	r0, r5
 800e28c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e28e:	2301      	movs	r3, #1
 800e290:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e294:	f000 b806 	b.w	800e2a4 <__strtok_r>
 800e298:	20000284 	.word	0x20000284
 800e29c:	080121b3 	.word	0x080121b3
 800e2a0:	080121ca 	.word	0x080121ca

0800e2a4 <__strtok_r>:
 800e2a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e2a6:	4604      	mov	r4, r0
 800e2a8:	b908      	cbnz	r0, 800e2ae <__strtok_r+0xa>
 800e2aa:	6814      	ldr	r4, [r2, #0]
 800e2ac:	b144      	cbz	r4, 800e2c0 <__strtok_r+0x1c>
 800e2ae:	460f      	mov	r7, r1
 800e2b0:	4620      	mov	r0, r4
 800e2b2:	f814 5b01 	ldrb.w	r5, [r4], #1
 800e2b6:	f817 6b01 	ldrb.w	r6, [r7], #1
 800e2ba:	b91e      	cbnz	r6, 800e2c4 <__strtok_r+0x20>
 800e2bc:	b965      	cbnz	r5, 800e2d8 <__strtok_r+0x34>
 800e2be:	6015      	str	r5, [r2, #0]
 800e2c0:	2000      	movs	r0, #0
 800e2c2:	e005      	b.n	800e2d0 <__strtok_r+0x2c>
 800e2c4:	42b5      	cmp	r5, r6
 800e2c6:	d1f6      	bne.n	800e2b6 <__strtok_r+0x12>
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	d1f0      	bne.n	800e2ae <__strtok_r+0xa>
 800e2cc:	6014      	str	r4, [r2, #0]
 800e2ce:	7003      	strb	r3, [r0, #0]
 800e2d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e2d2:	461c      	mov	r4, r3
 800e2d4:	e00c      	b.n	800e2f0 <__strtok_r+0x4c>
 800e2d6:	b915      	cbnz	r5, 800e2de <__strtok_r+0x3a>
 800e2d8:	460e      	mov	r6, r1
 800e2da:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e2de:	f816 5b01 	ldrb.w	r5, [r6], #1
 800e2e2:	42ab      	cmp	r3, r5
 800e2e4:	d1f7      	bne.n	800e2d6 <__strtok_r+0x32>
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	d0f3      	beq.n	800e2d2 <__strtok_r+0x2e>
 800e2ea:	2300      	movs	r3, #0
 800e2ec:	f804 3c01 	strb.w	r3, [r4, #-1]
 800e2f0:	6014      	str	r4, [r2, #0]
 800e2f2:	e7ed      	b.n	800e2d0 <__strtok_r+0x2c>

0800e2f4 <strstr>:
 800e2f4:	780a      	ldrb	r2, [r1, #0]
 800e2f6:	b570      	push	{r4, r5, r6, lr}
 800e2f8:	b96a      	cbnz	r2, 800e316 <strstr+0x22>
 800e2fa:	bd70      	pop	{r4, r5, r6, pc}
 800e2fc:	429a      	cmp	r2, r3
 800e2fe:	d109      	bne.n	800e314 <strstr+0x20>
 800e300:	460c      	mov	r4, r1
 800e302:	4605      	mov	r5, r0
 800e304:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800e308:	2b00      	cmp	r3, #0
 800e30a:	d0f6      	beq.n	800e2fa <strstr+0x6>
 800e30c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800e310:	429e      	cmp	r6, r3
 800e312:	d0f7      	beq.n	800e304 <strstr+0x10>
 800e314:	3001      	adds	r0, #1
 800e316:	7803      	ldrb	r3, [r0, #0]
 800e318:	2b00      	cmp	r3, #0
 800e31a:	d1ef      	bne.n	800e2fc <strstr+0x8>
 800e31c:	4618      	mov	r0, r3
 800e31e:	e7ec      	b.n	800e2fa <strstr+0x6>

0800e320 <validate_structure>:
 800e320:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e322:	6801      	ldr	r1, [r0, #0]
 800e324:	4604      	mov	r4, r0
 800e326:	293b      	cmp	r1, #59	@ 0x3b
 800e328:	d911      	bls.n	800e34e <validate_structure+0x2e>
 800e32a:	223c      	movs	r2, #60	@ 0x3c
 800e32c:	4668      	mov	r0, sp
 800e32e:	f000 fe85 	bl	800f03c <div>
 800e332:	9a01      	ldr	r2, [sp, #4]
 800e334:	6863      	ldr	r3, [r4, #4]
 800e336:	9900      	ldr	r1, [sp, #0]
 800e338:	2a00      	cmp	r2, #0
 800e33a:	440b      	add	r3, r1
 800e33c:	6063      	str	r3, [r4, #4]
 800e33e:	bfbb      	ittet	lt
 800e340:	323c      	addlt	r2, #60	@ 0x3c
 800e342:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800e346:	6022      	strge	r2, [r4, #0]
 800e348:	6022      	strlt	r2, [r4, #0]
 800e34a:	bfb8      	it	lt
 800e34c:	6063      	strlt	r3, [r4, #4]
 800e34e:	6861      	ldr	r1, [r4, #4]
 800e350:	293b      	cmp	r1, #59	@ 0x3b
 800e352:	d911      	bls.n	800e378 <validate_structure+0x58>
 800e354:	223c      	movs	r2, #60	@ 0x3c
 800e356:	4668      	mov	r0, sp
 800e358:	f000 fe70 	bl	800f03c <div>
 800e35c:	9a01      	ldr	r2, [sp, #4]
 800e35e:	68a3      	ldr	r3, [r4, #8]
 800e360:	9900      	ldr	r1, [sp, #0]
 800e362:	2a00      	cmp	r2, #0
 800e364:	440b      	add	r3, r1
 800e366:	60a3      	str	r3, [r4, #8]
 800e368:	bfbb      	ittet	lt
 800e36a:	323c      	addlt	r2, #60	@ 0x3c
 800e36c:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800e370:	6062      	strge	r2, [r4, #4]
 800e372:	6062      	strlt	r2, [r4, #4]
 800e374:	bfb8      	it	lt
 800e376:	60a3      	strlt	r3, [r4, #8]
 800e378:	68a1      	ldr	r1, [r4, #8]
 800e37a:	2917      	cmp	r1, #23
 800e37c:	d911      	bls.n	800e3a2 <validate_structure+0x82>
 800e37e:	2218      	movs	r2, #24
 800e380:	4668      	mov	r0, sp
 800e382:	f000 fe5b 	bl	800f03c <div>
 800e386:	9a01      	ldr	r2, [sp, #4]
 800e388:	68e3      	ldr	r3, [r4, #12]
 800e38a:	9900      	ldr	r1, [sp, #0]
 800e38c:	2a00      	cmp	r2, #0
 800e38e:	440b      	add	r3, r1
 800e390:	60e3      	str	r3, [r4, #12]
 800e392:	bfbb      	ittet	lt
 800e394:	3218      	addlt	r2, #24
 800e396:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800e39a:	60a2      	strge	r2, [r4, #8]
 800e39c:	60a2      	strlt	r2, [r4, #8]
 800e39e:	bfb8      	it	lt
 800e3a0:	60e3      	strlt	r3, [r4, #12]
 800e3a2:	6921      	ldr	r1, [r4, #16]
 800e3a4:	290b      	cmp	r1, #11
 800e3a6:	d911      	bls.n	800e3cc <validate_structure+0xac>
 800e3a8:	220c      	movs	r2, #12
 800e3aa:	4668      	mov	r0, sp
 800e3ac:	f000 fe46 	bl	800f03c <div>
 800e3b0:	9a01      	ldr	r2, [sp, #4]
 800e3b2:	6963      	ldr	r3, [r4, #20]
 800e3b4:	9900      	ldr	r1, [sp, #0]
 800e3b6:	2a00      	cmp	r2, #0
 800e3b8:	440b      	add	r3, r1
 800e3ba:	6163      	str	r3, [r4, #20]
 800e3bc:	bfbb      	ittet	lt
 800e3be:	320c      	addlt	r2, #12
 800e3c0:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800e3c4:	6122      	strge	r2, [r4, #16]
 800e3c6:	6122      	strlt	r2, [r4, #16]
 800e3c8:	bfb8      	it	lt
 800e3ca:	6163      	strlt	r3, [r4, #20]
 800e3cc:	6963      	ldr	r3, [r4, #20]
 800e3ce:	079a      	lsls	r2, r3, #30
 800e3d0:	d11c      	bne.n	800e40c <validate_structure+0xec>
 800e3d2:	2164      	movs	r1, #100	@ 0x64
 800e3d4:	fb93 f2f1 	sdiv	r2, r3, r1
 800e3d8:	fb01 3212 	mls	r2, r1, r2, r3
 800e3dc:	b9c2      	cbnz	r2, 800e410 <validate_structure+0xf0>
 800e3de:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800e3e2:	f203 736c 	addw	r3, r3, #1900	@ 0x76c
 800e3e6:	fb93 f1f2 	sdiv	r1, r3, r2
 800e3ea:	fb02 3311 	mls	r3, r2, r1, r3
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	bf14      	ite	ne
 800e3f2:	231c      	movne	r3, #28
 800e3f4:	231d      	moveq	r3, #29
 800e3f6:	68e2      	ldr	r2, [r4, #12]
 800e3f8:	2a00      	cmp	r2, #0
 800e3fa:	dc0b      	bgt.n	800e414 <validate_structure+0xf4>
 800e3fc:	200b      	movs	r0, #11
 800e3fe:	2164      	movs	r1, #100	@ 0x64
 800e400:	4d30      	ldr	r5, [pc, #192]	@ (800e4c4 <validate_structure+0x1a4>)
 800e402:	68e6      	ldr	r6, [r4, #12]
 800e404:	2e00      	cmp	r6, #0
 800e406:	dd30      	ble.n	800e46a <validate_structure+0x14a>
 800e408:	b003      	add	sp, #12
 800e40a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e40c:	231c      	movs	r3, #28
 800e40e:	e7f2      	b.n	800e3f6 <validate_structure+0xd6>
 800e410:	231d      	movs	r3, #29
 800e412:	e7f0      	b.n	800e3f6 <validate_structure+0xd6>
 800e414:	4d2b      	ldr	r5, [pc, #172]	@ (800e4c4 <validate_structure+0x1a4>)
 800e416:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 800e41a:	2a01      	cmp	r2, #1
 800e41c:	bf0c      	ite	eq
 800e41e:	4618      	moveq	r0, r3
 800e420:	f855 0022 	ldrne.w	r0, [r5, r2, lsl #2]
 800e424:	4281      	cmp	r1, r0
 800e426:	ddef      	ble.n	800e408 <validate_structure+0xe8>
 800e428:	3201      	adds	r2, #1
 800e42a:	1a09      	subs	r1, r1, r0
 800e42c:	2a0c      	cmp	r2, #12
 800e42e:	60e1      	str	r1, [r4, #12]
 800e430:	6122      	str	r2, [r4, #16]
 800e432:	d1f0      	bne.n	800e416 <validate_structure+0xf6>
 800e434:	2100      	movs	r1, #0
 800e436:	6963      	ldr	r3, [r4, #20]
 800e438:	6121      	str	r1, [r4, #16]
 800e43a:	1c5a      	adds	r2, r3, #1
 800e43c:	0791      	lsls	r1, r2, #30
 800e43e:	6162      	str	r2, [r4, #20]
 800e440:	d13c      	bne.n	800e4bc <validate_structure+0x19c>
 800e442:	2164      	movs	r1, #100	@ 0x64
 800e444:	fb92 f0f1 	sdiv	r0, r2, r1
 800e448:	fb01 2210 	mls	r2, r1, r0, r2
 800e44c:	2a00      	cmp	r2, #0
 800e44e:	d137      	bne.n	800e4c0 <validate_structure+0x1a0>
 800e450:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800e454:	f203 736d 	addw	r3, r3, #1901	@ 0x76d
 800e458:	fb93 f1f2 	sdiv	r1, r3, r2
 800e45c:	fb02 3311 	mls	r3, r2, r1, r3
 800e460:	2b00      	cmp	r3, #0
 800e462:	bf14      	ite	ne
 800e464:	231c      	movne	r3, #28
 800e466:	231d      	moveq	r3, #29
 800e468:	e7d5      	b.n	800e416 <validate_structure+0xf6>
 800e46a:	6922      	ldr	r2, [r4, #16]
 800e46c:	3a01      	subs	r2, #1
 800e46e:	6122      	str	r2, [r4, #16]
 800e470:	3201      	adds	r2, #1
 800e472:	d116      	bne.n	800e4a2 <validate_structure+0x182>
 800e474:	6963      	ldr	r3, [r4, #20]
 800e476:	1e5a      	subs	r2, r3, #1
 800e478:	0797      	lsls	r7, r2, #30
 800e47a:	e9c4 0204 	strd	r0, r2, [r4, #16]
 800e47e:	d119      	bne.n	800e4b4 <validate_structure+0x194>
 800e480:	fb92 f7f1 	sdiv	r7, r2, r1
 800e484:	fb01 2217 	mls	r2, r1, r7, r2
 800e488:	b9b2      	cbnz	r2, 800e4b8 <validate_structure+0x198>
 800e48a:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800e48e:	f203 736b 	addw	r3, r3, #1899	@ 0x76b
 800e492:	fb93 f7f2 	sdiv	r7, r3, r2
 800e496:	fb02 3317 	mls	r3, r2, r7, r3
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	bf14      	ite	ne
 800e49e:	231c      	movne	r3, #28
 800e4a0:	231d      	moveq	r3, #29
 800e4a2:	6922      	ldr	r2, [r4, #16]
 800e4a4:	2a01      	cmp	r2, #1
 800e4a6:	bf0c      	ite	eq
 800e4a8:	461a      	moveq	r2, r3
 800e4aa:	f855 2022 	ldrne.w	r2, [r5, r2, lsl #2]
 800e4ae:	4432      	add	r2, r6
 800e4b0:	60e2      	str	r2, [r4, #12]
 800e4b2:	e7a6      	b.n	800e402 <validate_structure+0xe2>
 800e4b4:	231c      	movs	r3, #28
 800e4b6:	e7f4      	b.n	800e4a2 <validate_structure+0x182>
 800e4b8:	231d      	movs	r3, #29
 800e4ba:	e7f2      	b.n	800e4a2 <validate_structure+0x182>
 800e4bc:	231c      	movs	r3, #28
 800e4be:	e7aa      	b.n	800e416 <validate_structure+0xf6>
 800e4c0:	231d      	movs	r3, #29
 800e4c2:	e7a8      	b.n	800e416 <validate_structure+0xf6>
 800e4c4:	08012254 	.word	0x08012254

0800e4c8 <mktime>:
 800e4c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4cc:	b085      	sub	sp, #20
 800e4ce:	4607      	mov	r7, r0
 800e4d0:	f002 ffca 	bl	8011468 <__gettzinfo>
 800e4d4:	4681      	mov	r9, r0
 800e4d6:	4638      	mov	r0, r7
 800e4d8:	f7ff ff22 	bl	800e320 <validate_structure>
 800e4dc:	e9d7 4300 	ldrd	r4, r3, [r7]
 800e4e0:	223c      	movs	r2, #60	@ 0x3c
 800e4e2:	fb02 4403 	mla	r4, r2, r3, r4
 800e4e6:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 800e4ea:	68bb      	ldr	r3, [r7, #8]
 800e4ec:	697d      	ldr	r5, [r7, #20]
 800e4ee:	fb02 4403 	mla	r4, r2, r3, r4
 800e4f2:	e9d7 6303 	ldrd	r6, r3, [r7, #12]
 800e4f6:	4ac1      	ldr	r2, [pc, #772]	@ (800e7fc <mktime+0x334>)
 800e4f8:	3e01      	subs	r6, #1
 800e4fa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800e4fe:	2b01      	cmp	r3, #1
 800e500:	4416      	add	r6, r2
 800e502:	dd11      	ble.n	800e528 <mktime+0x60>
 800e504:	07a9      	lsls	r1, r5, #30
 800e506:	d10f      	bne.n	800e528 <mktime+0x60>
 800e508:	2264      	movs	r2, #100	@ 0x64
 800e50a:	fb95 f3f2 	sdiv	r3, r5, r2
 800e50e:	fb02 5313 	mls	r3, r2, r3, r5
 800e512:	b943      	cbnz	r3, 800e526 <mktime+0x5e>
 800e514:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800e518:	f205 736c 	addw	r3, r5, #1900	@ 0x76c
 800e51c:	fb93 f1f2 	sdiv	r1, r3, r2
 800e520:	fb02 3311 	mls	r3, r2, r1, r3
 800e524:	b903      	cbnz	r3, 800e528 <mktime+0x60>
 800e526:	3601      	adds	r6, #1
 800e528:	f644 6220 	movw	r2, #20000	@ 0x4e20
 800e52c:	f505 531c 	add.w	r3, r5, #9984	@ 0x2700
 800e530:	3310      	adds	r3, #16
 800e532:	4293      	cmp	r3, r2
 800e534:	61fe      	str	r6, [r7, #28]
 800e536:	f200 8167 	bhi.w	800e808 <mktime+0x340>
 800e53a:	2d46      	cmp	r5, #70	@ 0x46
 800e53c:	f340 808e 	ble.w	800e65c <mktime+0x194>
 800e540:	2346      	movs	r3, #70	@ 0x46
 800e542:	f240 1c6d 	movw	ip, #365	@ 0x16d
 800e546:	2164      	movs	r1, #100	@ 0x64
 800e548:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 800e54c:	079a      	lsls	r2, r3, #30
 800e54e:	d17f      	bne.n	800e650 <mktime+0x188>
 800e550:	fb93 f2f1 	sdiv	r2, r3, r1
 800e554:	fb01 3212 	mls	r2, r1, r2, r3
 800e558:	2a00      	cmp	r2, #0
 800e55a:	d17c      	bne.n	800e656 <mktime+0x18e>
 800e55c:	f203 726c 	addw	r2, r3, #1900	@ 0x76c
 800e560:	fb92 fef0 	sdiv	lr, r2, r0
 800e564:	fb00 221e 	mls	r2, r0, lr, r2
 800e568:	2a00      	cmp	r2, #0
 800e56a:	bf14      	ite	ne
 800e56c:	4662      	movne	r2, ip
 800e56e:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 800e572:	3301      	adds	r3, #1
 800e574:	429d      	cmp	r5, r3
 800e576:	4416      	add	r6, r2
 800e578:	d1e8      	bne.n	800e54c <mktime+0x84>
 800e57a:	4ba1      	ldr	r3, [pc, #644]	@ (800e800 <mktime+0x338>)
 800e57c:	ea4f 78e4 	mov.w	r8, r4, asr #31
 800e580:	fbc6 4803 	smlal	r4, r8, r6, r3
 800e584:	f000 f9f8 	bl	800e978 <__tz_lock>
 800e588:	f000 fa02 	bl	800e990 <_tzset_unlocked>
 800e58c:	4b9d      	ldr	r3, [pc, #628]	@ (800e804 <mktime+0x33c>)
 800e58e:	681b      	ldr	r3, [r3, #0]
 800e590:	2b00      	cmp	r3, #0
 800e592:	f000 8140 	beq.w	800e816 <mktime+0x34e>
 800e596:	f8d7 a020 	ldr.w	sl, [r7, #32]
 800e59a:	6978      	ldr	r0, [r7, #20]
 800e59c:	4653      	mov	r3, sl
 800e59e:	2b01      	cmp	r3, #1
 800e5a0:	bfa8      	it	ge
 800e5a2:	2301      	movge	r3, #1
 800e5a4:	9301      	str	r3, [sp, #4]
 800e5a6:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800e5aa:	f200 706c 	addw	r0, r0, #1900	@ 0x76c
 800e5ae:	4283      	cmp	r3, r0
 800e5b0:	f040 8096 	bne.w	800e6e0 <mktime+0x218>
 800e5b4:	e9d9 2108 	ldrd	r2, r1, [r9, #32]
 800e5b8:	f8d9 0050 	ldr.w	r0, [r9, #80]	@ 0x50
 800e5bc:	f8d9 c04c 	ldr.w	ip, [r9, #76]	@ 0x4c
 800e5c0:	1a13      	subs	r3, r2, r0
 800e5c2:	9303      	str	r3, [sp, #12]
 800e5c4:	f8d9 3048 	ldr.w	r3, [r9, #72]	@ 0x48
 800e5c8:	eb61 7be0 	sbc.w	fp, r1, r0, asr #31
 800e5cc:	9302      	str	r3, [sp, #8]
 800e5ce:	9a02      	ldr	r2, [sp, #8]
 800e5d0:	f8d9 3028 	ldr.w	r3, [r9, #40]	@ 0x28
 800e5d4:	ebb2 0e03 	subs.w	lr, r2, r3
 800e5d8:	eb6c 71e3 	sbc.w	r1, ip, r3, asr #31
 800e5dc:	4574      	cmp	r4, lr
 800e5de:	eb78 0201 	sbcs.w	r2, r8, r1
 800e5e2:	f280 8085 	bge.w	800e6f0 <mktime+0x228>
 800e5e6:	f8d9 2000 	ldr.w	r2, [r9]
 800e5ea:	2a00      	cmp	r2, #0
 800e5ec:	f000 808d 	beq.w	800e70a <mktime+0x242>
 800e5f0:	9a03      	ldr	r2, [sp, #12]
 800e5f2:	4294      	cmp	r4, r2
 800e5f4:	eb78 020b 	sbcs.w	r2, r8, fp
 800e5f8:	f2c0 810a 	blt.w	800e810 <mktime+0x348>
 800e5fc:	4574      	cmp	r4, lr
 800e5fe:	eb78 0101 	sbcs.w	r1, r8, r1
 800e602:	bfb4      	ite	lt
 800e604:	f04f 0b01 	movlt.w	fp, #1
 800e608:	f04f 0b00 	movge.w	fp, #0
 800e60c:	f1ba 0f00 	cmp.w	sl, #0
 800e610:	f280 8087 	bge.w	800e722 <mktime+0x25a>
 800e614:	f1bb 0f01 	cmp.w	fp, #1
 800e618:	f040 80ff 	bne.w	800e81a <mktime+0x352>
 800e61c:	f04f 0b01 	mov.w	fp, #1
 800e620:	f8d9 3050 	ldr.w	r3, [r9, #80]	@ 0x50
 800e624:	191c      	adds	r4, r3, r4
 800e626:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800e62a:	f000 f9ab 	bl	800e984 <__tz_unlock>
 800e62e:	2307      	movs	r3, #7
 800e630:	3604      	adds	r6, #4
 800e632:	fb96 f3f3 	sdiv	r3, r6, r3
 800e636:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800e63a:	1af6      	subs	r6, r6, r3
 800e63c:	f100 80db 	bmi.w	800e7f6 <mktime+0x32e>
 800e640:	f8c7 b020 	str.w	fp, [r7, #32]
 800e644:	61be      	str	r6, [r7, #24]
 800e646:	4620      	mov	r0, r4
 800e648:	4641      	mov	r1, r8
 800e64a:	b005      	add	sp, #20
 800e64c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e650:	f240 126d 	movw	r2, #365	@ 0x16d
 800e654:	e78d      	b.n	800e572 <mktime+0xaa>
 800e656:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 800e65a:	e78a      	b.n	800e572 <mktime+0xaa>
 800e65c:	d08d      	beq.n	800e57a <mktime+0xb2>
 800e65e:	2345      	movs	r3, #69	@ 0x45
 800e660:	f240 1c6d 	movw	ip, #365	@ 0x16d
 800e664:	2164      	movs	r1, #100	@ 0x64
 800e666:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 800e66a:	e012      	b.n	800e692 <mktime+0x1ca>
 800e66c:	bb62      	cbnz	r2, 800e6c8 <mktime+0x200>
 800e66e:	fb93 f2f1 	sdiv	r2, r3, r1
 800e672:	fb01 3212 	mls	r2, r1, r2, r3
 800e676:	bb52      	cbnz	r2, 800e6ce <mktime+0x206>
 800e678:	f203 726c 	addw	r2, r3, #1900	@ 0x76c
 800e67c:	fb92 fef0 	sdiv	lr, r2, r0
 800e680:	fb00 221e 	mls	r2, r0, lr, r2
 800e684:	2a00      	cmp	r2, #0
 800e686:	bf14      	ite	ne
 800e688:	4662      	movne	r2, ip
 800e68a:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 800e68e:	1ab6      	subs	r6, r6, r2
 800e690:	3b01      	subs	r3, #1
 800e692:	429d      	cmp	r5, r3
 800e694:	f003 0203 	and.w	r2, r3, #3
 800e698:	dbe8      	blt.n	800e66c <mktime+0x1a4>
 800e69a:	b9da      	cbnz	r2, 800e6d4 <mktime+0x20c>
 800e69c:	2264      	movs	r2, #100	@ 0x64
 800e69e:	fb95 f3f2 	sdiv	r3, r5, r2
 800e6a2:	fb02 5313 	mls	r3, r2, r3, r5
 800e6a6:	b9c3      	cbnz	r3, 800e6da <mktime+0x212>
 800e6a8:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800e6ac:	f205 736c 	addw	r3, r5, #1900	@ 0x76c
 800e6b0:	fb93 f1f2 	sdiv	r1, r3, r2
 800e6b4:	fb02 3311 	mls	r3, r2, r1, r3
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	f240 136d 	movw	r3, #365	@ 0x16d
 800e6be:	bf08      	it	eq
 800e6c0:	f44f 73b7 	moveq.w	r3, #366	@ 0x16e
 800e6c4:	1af6      	subs	r6, r6, r3
 800e6c6:	e758      	b.n	800e57a <mktime+0xb2>
 800e6c8:	f240 126d 	movw	r2, #365	@ 0x16d
 800e6cc:	e7df      	b.n	800e68e <mktime+0x1c6>
 800e6ce:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 800e6d2:	e7dc      	b.n	800e68e <mktime+0x1c6>
 800e6d4:	f240 136d 	movw	r3, #365	@ 0x16d
 800e6d8:	e7f4      	b.n	800e6c4 <mktime+0x1fc>
 800e6da:	f44f 73b7 	mov.w	r3, #366	@ 0x16e
 800e6de:	e7f1      	b.n	800e6c4 <mktime+0x1fc>
 800e6e0:	f000 f8a2 	bl	800e828 <__tzcalc_limits>
 800e6e4:	2800      	cmp	r0, #0
 800e6e6:	f47f af65 	bne.w	800e5b4 <mktime+0xec>
 800e6ea:	f8dd b004 	ldr.w	fp, [sp, #4]
 800e6ee:	e791      	b.n	800e614 <mktime+0x14c>
 800e6f0:	9a02      	ldr	r2, [sp, #8]
 800e6f2:	1a12      	subs	r2, r2, r0
 800e6f4:	9202      	str	r2, [sp, #8]
 800e6f6:	ea4f 72e0 	mov.w	r2, r0, asr #31
 800e6fa:	eb6c 0c02 	sbc.w	ip, ip, r2
 800e6fe:	9a02      	ldr	r2, [sp, #8]
 800e700:	4294      	cmp	r4, r2
 800e702:	eb78 0c0c 	sbcs.w	ip, r8, ip
 800e706:	dbf0      	blt.n	800e6ea <mktime+0x222>
 800e708:	e76d      	b.n	800e5e6 <mktime+0x11e>
 800e70a:	9a03      	ldr	r2, [sp, #12]
 800e70c:	4294      	cmp	r4, r2
 800e70e:	eb78 020b 	sbcs.w	r2, r8, fp
 800e712:	f6ff af73 	blt.w	800e5fc <mktime+0x134>
 800e716:	f1ba 0f00 	cmp.w	sl, #0
 800e71a:	f6ff af7f 	blt.w	800e61c <mktime+0x154>
 800e71e:	f04f 0b01 	mov.w	fp, #1
 800e722:	9a01      	ldr	r2, [sp, #4]
 800e724:	ea82 020b 	eor.w	r2, r2, fp
 800e728:	2a01      	cmp	r2, #1
 800e72a:	f47f af73 	bne.w	800e614 <mktime+0x14c>
 800e72e:	f1bb 0f00 	cmp.w	fp, #0
 800e732:	d035      	beq.n	800e7a0 <mktime+0x2d8>
 800e734:	1a1b      	subs	r3, r3, r0
 800e736:	683a      	ldr	r2, [r7, #0]
 800e738:	191c      	adds	r4, r3, r4
 800e73a:	441a      	add	r2, r3
 800e73c:	603a      	str	r2, [r7, #0]
 800e73e:	4638      	mov	r0, r7
 800e740:	f8d7 a00c 	ldr.w	sl, [r7, #12]
 800e744:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800e748:	f7ff fdea 	bl	800e320 <validate_structure>
 800e74c:	68fa      	ldr	r2, [r7, #12]
 800e74e:	ebb2 020a 	subs.w	r2, r2, sl
 800e752:	f43f af5f 	beq.w	800e614 <mktime+0x14c>
 800e756:	2a01      	cmp	r2, #1
 800e758:	dc24      	bgt.n	800e7a4 <mktime+0x2dc>
 800e75a:	1c93      	adds	r3, r2, #2
 800e75c:	bfd8      	it	le
 800e75e:	2201      	movle	r2, #1
 800e760:	69fb      	ldr	r3, [r7, #28]
 800e762:	18d3      	adds	r3, r2, r3
 800e764:	d527      	bpl.n	800e7b6 <mktime+0x2ee>
 800e766:	1e6b      	subs	r3, r5, #1
 800e768:	0798      	lsls	r0, r3, #30
 800e76a:	d11e      	bne.n	800e7aa <mktime+0x2e2>
 800e76c:	2164      	movs	r1, #100	@ 0x64
 800e76e:	fb93 f0f1 	sdiv	r0, r3, r1
 800e772:	fb01 3310 	mls	r3, r1, r0, r3
 800e776:	b9db      	cbnz	r3, 800e7b0 <mktime+0x2e8>
 800e778:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800e77c:	f205 756b 	addw	r5, r5, #1899	@ 0x76b
 800e780:	fb95 f1f3 	sdiv	r1, r5, r3
 800e784:	fb03 5511 	mls	r5, r3, r1, r5
 800e788:	2d00      	cmp	r5, #0
 800e78a:	f240 136d 	movw	r3, #365	@ 0x16d
 800e78e:	bf18      	it	ne
 800e790:	f44f 73b6 	movne.w	r3, #364	@ 0x16c
 800e794:	61fb      	str	r3, [r7, #28]
 800e796:	4416      	add	r6, r2
 800e798:	e73c      	b.n	800e614 <mktime+0x14c>
 800e79a:	f04f 0b00 	mov.w	fp, #0
 800e79e:	e7c0      	b.n	800e722 <mktime+0x25a>
 800e7a0:	1ac3      	subs	r3, r0, r3
 800e7a2:	e7c8      	b.n	800e736 <mktime+0x26e>
 800e7a4:	f04f 32ff 	mov.w	r2, #4294967295
 800e7a8:	e7da      	b.n	800e760 <mktime+0x298>
 800e7aa:	f44f 73b6 	mov.w	r3, #364	@ 0x16c
 800e7ae:	e7f1      	b.n	800e794 <mktime+0x2cc>
 800e7b0:	f240 136d 	movw	r3, #365	@ 0x16d
 800e7b4:	e7ee      	b.n	800e794 <mktime+0x2cc>
 800e7b6:	07a9      	lsls	r1, r5, #30
 800e7b8:	d117      	bne.n	800e7ea <mktime+0x322>
 800e7ba:	2064      	movs	r0, #100	@ 0x64
 800e7bc:	fb95 f1f0 	sdiv	r1, r5, r0
 800e7c0:	fb00 5111 	mls	r1, r0, r1, r5
 800e7c4:	b9a1      	cbnz	r1, 800e7f0 <mktime+0x328>
 800e7c6:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 800e7ca:	f205 756c 	addw	r5, r5, #1900	@ 0x76c
 800e7ce:	fb95 f0f1 	sdiv	r0, r5, r1
 800e7d2:	fb01 5510 	mls	r5, r1, r0, r5
 800e7d6:	2d00      	cmp	r5, #0
 800e7d8:	f240 116d 	movw	r1, #365	@ 0x16d
 800e7dc:	bf08      	it	eq
 800e7de:	f44f 71b7 	moveq.w	r1, #366	@ 0x16e
 800e7e2:	428b      	cmp	r3, r1
 800e7e4:	bfa8      	it	ge
 800e7e6:	1a5b      	subge	r3, r3, r1
 800e7e8:	e7d4      	b.n	800e794 <mktime+0x2cc>
 800e7ea:	f240 116d 	movw	r1, #365	@ 0x16d
 800e7ee:	e7f8      	b.n	800e7e2 <mktime+0x31a>
 800e7f0:	f44f 71b7 	mov.w	r1, #366	@ 0x16e
 800e7f4:	e7f5      	b.n	800e7e2 <mktime+0x31a>
 800e7f6:	3607      	adds	r6, #7
 800e7f8:	e722      	b.n	800e640 <mktime+0x178>
 800e7fa:	bf00      	nop
 800e7fc:	08012224 	.word	0x08012224
 800e800:	00015180 	.word	0x00015180
 800e804:	20005b84 	.word	0x20005b84
 800e808:	f04f 34ff 	mov.w	r4, #4294967295
 800e80c:	46a0      	mov	r8, r4
 800e80e:	e71a      	b.n	800e646 <mktime+0x17e>
 800e810:	f1ba 0f00 	cmp.w	sl, #0
 800e814:	dac1      	bge.n	800e79a <mktime+0x2d2>
 800e816:	f04f 0b00 	mov.w	fp, #0
 800e81a:	f8d9 3028 	ldr.w	r3, [r9, #40]	@ 0x28
 800e81e:	191c      	adds	r4, r3, r4
 800e820:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800e824:	e701      	b.n	800e62a <mktime+0x162>
 800e826:	bf00      	nop

0800e828 <__tzcalc_limits>:
 800e828:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e82c:	4604      	mov	r4, r0
 800e82e:	f002 fe1b 	bl	8011468 <__gettzinfo>
 800e832:	f240 73b1 	movw	r3, #1969	@ 0x7b1
 800e836:	429c      	cmp	r4, r3
 800e838:	f340 8098 	ble.w	800e96c <__tzcalc_limits+0x144>
 800e83c:	f46f 67f6 	mvn.w	r7, #1968	@ 0x7b0
 800e840:	f240 126d 	movw	r2, #365	@ 0x16d
 800e844:	19e5      	adds	r5, r4, r7
 800e846:	f2a4 73b2 	subw	r3, r4, #1970	@ 0x7b2
 800e84a:	10ad      	asrs	r5, r5, #2
 800e84c:	fb02 5503 	mla	r5, r2, r3, r5
 800e850:	f06f 0263 	mvn.w	r2, #99	@ 0x63
 800e854:	f2a4 736d 	subw	r3, r4, #1901	@ 0x76d
 800e858:	fb93 f3f2 	sdiv	r3, r3, r2
 800e85c:	f46f 6cc8 	mvn.w	ip, #1600	@ 0x640
 800e860:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800e864:	441d      	add	r5, r3
 800e866:	eb04 030c 	add.w	r3, r4, ip
 800e86a:	fbb3 f3f2 	udiv	r3, r3, r2
 800e86e:	4601      	mov	r1, r0
 800e870:	4f3f      	ldr	r7, [pc, #252]	@ (800e970 <__tzcalc_limits+0x148>)
 800e872:	6044      	str	r4, [r0, #4]
 800e874:	441d      	add	r5, r3
 800e876:	f100 0c50 	add.w	ip, r0, #80	@ 0x50
 800e87a:	7a0b      	ldrb	r3, [r1, #8]
 800e87c:	694a      	ldr	r2, [r1, #20]
 800e87e:	2b4a      	cmp	r3, #74	@ 0x4a
 800e880:	d133      	bne.n	800e8ea <__tzcalc_limits+0xc2>
 800e882:	07a6      	lsls	r6, r4, #30
 800e884:	eb05 0302 	add.w	r3, r5, r2
 800e888:	d106      	bne.n	800e898 <__tzcalc_limits+0x70>
 800e88a:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 800e88e:	fb94 f6fe 	sdiv	r6, r4, lr
 800e892:	fb0e 4616 	mls	r6, lr, r6, r4
 800e896:	b936      	cbnz	r6, 800e8a6 <__tzcalc_limits+0x7e>
 800e898:	f44f 7ec8 	mov.w	lr, #400	@ 0x190
 800e89c:	fb94 f6fe 	sdiv	r6, r4, lr
 800e8a0:	fb0e 4616 	mls	r6, lr, r6, r4
 800e8a4:	b9fe      	cbnz	r6, 800e8e6 <__tzcalc_limits+0xbe>
 800e8a6:	2a3b      	cmp	r2, #59	@ 0x3b
 800e8a8:	bfd4      	ite	le
 800e8aa:	2200      	movle	r2, #0
 800e8ac:	2201      	movgt	r2, #1
 800e8ae:	4413      	add	r3, r2
 800e8b0:	3b01      	subs	r3, #1
 800e8b2:	698a      	ldr	r2, [r1, #24]
 800e8b4:	17d6      	asrs	r6, r2, #31
 800e8b6:	fbc3 2607 	smlal	r2, r6, r3, r7
 800e8ba:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 800e8bc:	18d2      	adds	r2, r2, r3
 800e8be:	eb46 73e3 	adc.w	r3, r6, r3, asr #31
 800e8c2:	e9c1 2308 	strd	r2, r3, [r1, #32]
 800e8c6:	3128      	adds	r1, #40	@ 0x28
 800e8c8:	458c      	cmp	ip, r1
 800e8ca:	d1d6      	bne.n	800e87a <__tzcalc_limits+0x52>
 800e8cc:	e9d0 4308 	ldrd	r4, r3, [r0, #32]
 800e8d0:	e9d0 1212 	ldrd	r1, r2, [r0, #72]	@ 0x48
 800e8d4:	428c      	cmp	r4, r1
 800e8d6:	4193      	sbcs	r3, r2
 800e8d8:	bfb4      	ite	lt
 800e8da:	2301      	movlt	r3, #1
 800e8dc:	2300      	movge	r3, #0
 800e8de:	6003      	str	r3, [r0, #0]
 800e8e0:	2001      	movs	r0, #1
 800e8e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e8e6:	2200      	movs	r2, #0
 800e8e8:	e7e1      	b.n	800e8ae <__tzcalc_limits+0x86>
 800e8ea:	2b44      	cmp	r3, #68	@ 0x44
 800e8ec:	d101      	bne.n	800e8f2 <__tzcalc_limits+0xca>
 800e8ee:	18ab      	adds	r3, r5, r2
 800e8f0:	e7df      	b.n	800e8b2 <__tzcalc_limits+0x8a>
 800e8f2:	07a3      	lsls	r3, r4, #30
 800e8f4:	d105      	bne.n	800e902 <__tzcalc_limits+0xda>
 800e8f6:	2664      	movs	r6, #100	@ 0x64
 800e8f8:	fb94 f3f6 	sdiv	r3, r4, r6
 800e8fc:	fb06 4313 	mls	r3, r6, r3, r4
 800e900:	bb73      	cbnz	r3, 800e960 <__tzcalc_limits+0x138>
 800e902:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800e906:	fb94 f6f3 	sdiv	r6, r4, r3
 800e90a:	fb03 4616 	mls	r6, r3, r6, r4
 800e90e:	fab6 f686 	clz	r6, r6
 800e912:	0976      	lsrs	r6, r6, #5
 800e914:	f04f 0a30 	mov.w	sl, #48	@ 0x30
 800e918:	462b      	mov	r3, r5
 800e91a:	f04f 0800 	mov.w	r8, #0
 800e91e:	f8df e054 	ldr.w	lr, [pc, #84]	@ 800e974 <__tzcalc_limits+0x14c>
 800e922:	f8d1 900c 	ldr.w	r9, [r1, #12]
 800e926:	fb0a e606 	mla	r6, sl, r6, lr
 800e92a:	f108 0801 	add.w	r8, r8, #1
 800e92e:	45c1      	cmp	r9, r8
 800e930:	f856 e028 	ldr.w	lr, [r6, r8, lsl #2]
 800e934:	dc16      	bgt.n	800e964 <__tzcalc_limits+0x13c>
 800e936:	2607      	movs	r6, #7
 800e938:	f103 0804 	add.w	r8, r3, #4
 800e93c:	fb98 f6f6 	sdiv	r6, r8, r6
 800e940:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
 800e944:	eba8 0606 	sub.w	r6, r8, r6
 800e948:	1b92      	subs	r2, r2, r6
 800e94a:	690e      	ldr	r6, [r1, #16]
 800e94c:	bf48      	it	mi
 800e94e:	3207      	addmi	r2, #7
 800e950:	3e01      	subs	r6, #1
 800e952:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
 800e956:	4432      	add	r2, r6
 800e958:	4572      	cmp	r2, lr
 800e95a:	da05      	bge.n	800e968 <__tzcalc_limits+0x140>
 800e95c:	4413      	add	r3, r2
 800e95e:	e7a8      	b.n	800e8b2 <__tzcalc_limits+0x8a>
 800e960:	2601      	movs	r6, #1
 800e962:	e7d7      	b.n	800e914 <__tzcalc_limits+0xec>
 800e964:	4473      	add	r3, lr
 800e966:	e7e0      	b.n	800e92a <__tzcalc_limits+0x102>
 800e968:	3a07      	subs	r2, #7
 800e96a:	e7f5      	b.n	800e958 <__tzcalc_limits+0x130>
 800e96c:	2000      	movs	r0, #0
 800e96e:	e7b8      	b.n	800e8e2 <__tzcalc_limits+0xba>
 800e970:	00015180 	.word	0x00015180
 800e974:	08012558 	.word	0x08012558

0800e978 <__tz_lock>:
 800e978:	4801      	ldr	r0, [pc, #4]	@ (800e980 <__tz_lock+0x8>)
 800e97a:	f000 bb0e 	b.w	800ef9a <__retarget_lock_acquire>
 800e97e:	bf00      	nop
 800e980:	20005b8c 	.word	0x20005b8c

0800e984 <__tz_unlock>:
 800e984:	4801      	ldr	r0, [pc, #4]	@ (800e98c <__tz_unlock+0x8>)
 800e986:	f000 bb0a 	b.w	800ef9e <__retarget_lock_release>
 800e98a:	bf00      	nop
 800e98c:	20005b8c 	.word	0x20005b8c

0800e990 <_tzset_unlocked>:
 800e990:	4b01      	ldr	r3, [pc, #4]	@ (800e998 <_tzset_unlocked+0x8>)
 800e992:	6818      	ldr	r0, [r3, #0]
 800e994:	f000 b802 	b.w	800e99c <_tzset_unlocked_r>
 800e998:	20000284 	.word	0x20000284

0800e99c <_tzset_unlocked_r>:
 800e99c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9a0:	b08d      	sub	sp, #52	@ 0x34
 800e9a2:	4607      	mov	r7, r0
 800e9a4:	f002 fd60 	bl	8011468 <__gettzinfo>
 800e9a8:	496d      	ldr	r1, [pc, #436]	@ (800eb60 <_tzset_unlocked_r+0x1c4>)
 800e9aa:	4604      	mov	r4, r0
 800e9ac:	4638      	mov	r0, r7
 800e9ae:	f001 fd5d 	bl	801046c <_getenv_r>
 800e9b2:	4d6c      	ldr	r5, [pc, #432]	@ (800eb64 <_tzset_unlocked_r+0x1c8>)
 800e9b4:	4606      	mov	r6, r0
 800e9b6:	bb10      	cbnz	r0, 800e9fe <_tzset_unlocked_r+0x62>
 800e9b8:	4b6b      	ldr	r3, [pc, #428]	@ (800eb68 <_tzset_unlocked_r+0x1cc>)
 800e9ba:	4a6c      	ldr	r2, [pc, #432]	@ (800eb6c <_tzset_unlocked_r+0x1d0>)
 800e9bc:	6018      	str	r0, [r3, #0]
 800e9be:	4b6c      	ldr	r3, [pc, #432]	@ (800eb70 <_tzset_unlocked_r+0x1d4>)
 800e9c0:	214a      	movs	r1, #74	@ 0x4a
 800e9c2:	6018      	str	r0, [r3, #0]
 800e9c4:	4b6b      	ldr	r3, [pc, #428]	@ (800eb74 <_tzset_unlocked_r+0x1d8>)
 800e9c6:	e9c4 0003 	strd	r0, r0, [r4, #12]
 800e9ca:	e9c3 2200 	strd	r2, r2, [r3]
 800e9ce:	2200      	movs	r2, #0
 800e9d0:	2300      	movs	r3, #0
 800e9d2:	e9c4 0005 	strd	r0, r0, [r4, #20]
 800e9d6:	e9c4 000d 	strd	r0, r0, [r4, #52]	@ 0x34
 800e9da:	e9c4 000f 	strd	r0, r0, [r4, #60]	@ 0x3c
 800e9de:	62a0      	str	r0, [r4, #40]	@ 0x28
 800e9e0:	6520      	str	r0, [r4, #80]	@ 0x50
 800e9e2:	e9c4 2308 	strd	r2, r3, [r4, #32]
 800e9e6:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 800e9ea:	6828      	ldr	r0, [r5, #0]
 800e9ec:	7221      	strb	r1, [r4, #8]
 800e9ee:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 800e9f2:	f7fd fee3 	bl	800c7bc <free>
 800e9f6:	602e      	str	r6, [r5, #0]
 800e9f8:	b00d      	add	sp, #52	@ 0x34
 800e9fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9fe:	6829      	ldr	r1, [r5, #0]
 800ea00:	2900      	cmp	r1, #0
 800ea02:	f040 808e 	bne.w	800eb22 <_tzset_unlocked_r+0x186>
 800ea06:	6828      	ldr	r0, [r5, #0]
 800ea08:	f7fd fed8 	bl	800c7bc <free>
 800ea0c:	4630      	mov	r0, r6
 800ea0e:	f7f1 fc19 	bl	8000244 <strlen>
 800ea12:	1c41      	adds	r1, r0, #1
 800ea14:	4638      	mov	r0, r7
 800ea16:	f7fd fefb 	bl	800c810 <_malloc_r>
 800ea1a:	6028      	str	r0, [r5, #0]
 800ea1c:	2800      	cmp	r0, #0
 800ea1e:	f040 8086 	bne.w	800eb2e <_tzset_unlocked_r+0x192>
 800ea22:	2300      	movs	r3, #0
 800ea24:	4a52      	ldr	r2, [pc, #328]	@ (800eb70 <_tzset_unlocked_r+0x1d4>)
 800ea26:	2000      	movs	r0, #0
 800ea28:	6013      	str	r3, [r2, #0]
 800ea2a:	2100      	movs	r1, #0
 800ea2c:	4a52      	ldr	r2, [pc, #328]	@ (800eb78 <_tzset_unlocked_r+0x1dc>)
 800ea2e:	f8df 8144 	ldr.w	r8, [pc, #324]	@ 800eb74 <_tzset_unlocked_r+0x1d8>
 800ea32:	e9c4 3303 	strd	r3, r3, [r4, #12]
 800ea36:	e9c8 2200 	strd	r2, r2, [r8]
 800ea3a:	224a      	movs	r2, #74	@ 0x4a
 800ea3c:	e9c4 3305 	strd	r3, r3, [r4, #20]
 800ea40:	e9c4 0108 	strd	r0, r1, [r4, #32]
 800ea44:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 800ea48:	e9c4 330f 	strd	r3, r3, [r4, #60]	@ 0x3c
 800ea4c:	e9c4 0112 	strd	r0, r1, [r4, #72]	@ 0x48
 800ea50:	f8df a114 	ldr.w	sl, [pc, #276]	@ 800eb68 <_tzset_unlocked_r+0x1cc>
 800ea54:	7222      	strb	r2, [r4, #8]
 800ea56:	f8ca 3000 	str.w	r3, [sl]
 800ea5a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ea5c:	f884 2030 	strb.w	r2, [r4, #48]	@ 0x30
 800ea60:	6523      	str	r3, [r4, #80]	@ 0x50
 800ea62:	7833      	ldrb	r3, [r6, #0]
 800ea64:	2b3a      	cmp	r3, #58	@ 0x3a
 800ea66:	bf08      	it	eq
 800ea68:	3601      	addeq	r6, #1
 800ea6a:	7833      	ldrb	r3, [r6, #0]
 800ea6c:	2b3c      	cmp	r3, #60	@ 0x3c
 800ea6e:	d162      	bne.n	800eb36 <_tzset_unlocked_r+0x19a>
 800ea70:	1c75      	adds	r5, r6, #1
 800ea72:	4628      	mov	r0, r5
 800ea74:	4a41      	ldr	r2, [pc, #260]	@ (800eb7c <_tzset_unlocked_r+0x1e0>)
 800ea76:	4942      	ldr	r1, [pc, #264]	@ (800eb80 <_tzset_unlocked_r+0x1e4>)
 800ea78:	ab0a      	add	r3, sp, #40	@ 0x28
 800ea7a:	f002 fc37 	bl	80112ec <siscanf>
 800ea7e:	2800      	cmp	r0, #0
 800ea80:	ddba      	ble.n	800e9f8 <_tzset_unlocked_r+0x5c>
 800ea82:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ea84:	1eda      	subs	r2, r3, #3
 800ea86:	2a07      	cmp	r2, #7
 800ea88:	d8b6      	bhi.n	800e9f8 <_tzset_unlocked_r+0x5c>
 800ea8a:	5ceb      	ldrb	r3, [r5, r3]
 800ea8c:	2b3e      	cmp	r3, #62	@ 0x3e
 800ea8e:	d1b3      	bne.n	800e9f8 <_tzset_unlocked_r+0x5c>
 800ea90:	3602      	adds	r6, #2
 800ea92:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ea94:	18f5      	adds	r5, r6, r3
 800ea96:	5cf3      	ldrb	r3, [r6, r3]
 800ea98:	2b2d      	cmp	r3, #45	@ 0x2d
 800ea9a:	d15a      	bne.n	800eb52 <_tzset_unlocked_r+0x1b6>
 800ea9c:	f04f 39ff 	mov.w	r9, #4294967295
 800eaa0:	3501      	adds	r5, #1
 800eaa2:	2300      	movs	r3, #0
 800eaa4:	af08      	add	r7, sp, #32
 800eaa6:	f8ad 301e 	strh.w	r3, [sp, #30]
 800eaaa:	f8ad 3020 	strh.w	r3, [sp, #32]
 800eaae:	ab0a      	add	r3, sp, #40	@ 0x28
 800eab0:	e9cd 3701 	strd	r3, r7, [sp, #4]
 800eab4:	9303      	str	r3, [sp, #12]
 800eab6:	f10d 031e 	add.w	r3, sp, #30
 800eaba:	9300      	str	r3, [sp, #0]
 800eabc:	4628      	mov	r0, r5
 800eabe:	4931      	ldr	r1, [pc, #196]	@ (800eb84 <_tzset_unlocked_r+0x1e8>)
 800eac0:	ab0a      	add	r3, sp, #40	@ 0x28
 800eac2:	aa07      	add	r2, sp, #28
 800eac4:	f002 fc12 	bl	80112ec <siscanf>
 800eac8:	2800      	cmp	r0, #0
 800eaca:	dd95      	ble.n	800e9f8 <_tzset_unlocked_r+0x5c>
 800eacc:	223c      	movs	r2, #60	@ 0x3c
 800eace:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 800ead2:	f8bd 6020 	ldrh.w	r6, [sp, #32]
 800ead6:	fb02 6603 	mla	r6, r2, r3, r6
 800eada:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 800eade:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 800eae2:	fb02 6603 	mla	r6, r2, r3, r6
 800eae6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eae8:	fb09 f606 	mul.w	r6, r9, r6
 800eaec:	eb05 0903 	add.w	r9, r5, r3
 800eaf0:	5ceb      	ldrb	r3, [r5, r3]
 800eaf2:	2b3c      	cmp	r3, #60	@ 0x3c
 800eaf4:	f040 80e8 	bne.w	800ecc8 <_tzset_unlocked_r+0x32c>
 800eaf8:	f109 0501 	add.w	r5, r9, #1
 800eafc:	4628      	mov	r0, r5
 800eafe:	4a22      	ldr	r2, [pc, #136]	@ (800eb88 <_tzset_unlocked_r+0x1ec>)
 800eb00:	491f      	ldr	r1, [pc, #124]	@ (800eb80 <_tzset_unlocked_r+0x1e4>)
 800eb02:	ab0a      	add	r3, sp, #40	@ 0x28
 800eb04:	f002 fbf2 	bl	80112ec <siscanf>
 800eb08:	2800      	cmp	r0, #0
 800eb0a:	dc41      	bgt.n	800eb90 <_tzset_unlocked_r+0x1f4>
 800eb0c:	f899 3001 	ldrb.w	r3, [r9, #1]
 800eb10:	2b3e      	cmp	r3, #62	@ 0x3e
 800eb12:	d13d      	bne.n	800eb90 <_tzset_unlocked_r+0x1f4>
 800eb14:	4b19      	ldr	r3, [pc, #100]	@ (800eb7c <_tzset_unlocked_r+0x1e0>)
 800eb16:	62a6      	str	r6, [r4, #40]	@ 0x28
 800eb18:	e9c8 3300 	strd	r3, r3, [r8]
 800eb1c:	f8ca 6000 	str.w	r6, [sl]
 800eb20:	e76a      	b.n	800e9f8 <_tzset_unlocked_r+0x5c>
 800eb22:	f7f1 fb85 	bl	8000230 <strcmp>
 800eb26:	2800      	cmp	r0, #0
 800eb28:	f47f af6d 	bne.w	800ea06 <_tzset_unlocked_r+0x6a>
 800eb2c:	e764      	b.n	800e9f8 <_tzset_unlocked_r+0x5c>
 800eb2e:	4631      	mov	r1, r6
 800eb30:	f000 fa37 	bl	800efa2 <strcpy>
 800eb34:	e775      	b.n	800ea22 <_tzset_unlocked_r+0x86>
 800eb36:	4630      	mov	r0, r6
 800eb38:	4a10      	ldr	r2, [pc, #64]	@ (800eb7c <_tzset_unlocked_r+0x1e0>)
 800eb3a:	4914      	ldr	r1, [pc, #80]	@ (800eb8c <_tzset_unlocked_r+0x1f0>)
 800eb3c:	ab0a      	add	r3, sp, #40	@ 0x28
 800eb3e:	f002 fbd5 	bl	80112ec <siscanf>
 800eb42:	2800      	cmp	r0, #0
 800eb44:	f77f af58 	ble.w	800e9f8 <_tzset_unlocked_r+0x5c>
 800eb48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eb4a:	3b03      	subs	r3, #3
 800eb4c:	2b07      	cmp	r3, #7
 800eb4e:	d9a0      	bls.n	800ea92 <_tzset_unlocked_r+0xf6>
 800eb50:	e752      	b.n	800e9f8 <_tzset_unlocked_r+0x5c>
 800eb52:	2b2b      	cmp	r3, #43	@ 0x2b
 800eb54:	f04f 0901 	mov.w	r9, #1
 800eb58:	bf08      	it	eq
 800eb5a:	3501      	addeq	r5, #1
 800eb5c:	e7a1      	b.n	800eaa2 <_tzset_unlocked_r+0x106>
 800eb5e:	bf00      	nop
 800eb60:	08012284 	.word	0x08012284
 800eb64:	20005b64 	.word	0x20005b64
 800eb68:	20005b80 	.word	0x20005b80
 800eb6c:	08012287 	.word	0x08012287
 800eb70:	20005b84 	.word	0x20005b84
 800eb74:	20000110 	.word	0x20000110
 800eb78:	08012315 	.word	0x08012315
 800eb7c:	20005b74 	.word	0x20005b74
 800eb80:	0801228b 	.word	0x0801228b
 800eb84:	080122c0 	.word	0x080122c0
 800eb88:	20005b68 	.word	0x20005b68
 800eb8c:	0801229e 	.word	0x0801229e
 800eb90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eb92:	1eda      	subs	r2, r3, #3
 800eb94:	2a07      	cmp	r2, #7
 800eb96:	f63f af2f 	bhi.w	800e9f8 <_tzset_unlocked_r+0x5c>
 800eb9a:	5ceb      	ldrb	r3, [r5, r3]
 800eb9c:	2b3e      	cmp	r3, #62	@ 0x3e
 800eb9e:	f47f af2b 	bne.w	800e9f8 <_tzset_unlocked_r+0x5c>
 800eba2:	f109 0902 	add.w	r9, r9, #2
 800eba6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eba8:	eb09 0503 	add.w	r5, r9, r3
 800ebac:	f819 3003 	ldrb.w	r3, [r9, r3]
 800ebb0:	2b2d      	cmp	r3, #45	@ 0x2d
 800ebb2:	f040 8098 	bne.w	800ece6 <_tzset_unlocked_r+0x34a>
 800ebb6:	f04f 39ff 	mov.w	r9, #4294967295
 800ebba:	3501      	adds	r5, #1
 800ebbc:	2300      	movs	r3, #0
 800ebbe:	f8ad 301c 	strh.w	r3, [sp, #28]
 800ebc2:	f8ad 301e 	strh.w	r3, [sp, #30]
 800ebc6:	f8ad 3020 	strh.w	r3, [sp, #32]
 800ebca:	930a      	str	r3, [sp, #40]	@ 0x28
 800ebcc:	ab0a      	add	r3, sp, #40	@ 0x28
 800ebce:	e9cd 7302 	strd	r7, r3, [sp, #8]
 800ebd2:	9301      	str	r3, [sp, #4]
 800ebd4:	f10d 031e 	add.w	r3, sp, #30
 800ebd8:	9300      	str	r3, [sp, #0]
 800ebda:	4628      	mov	r0, r5
 800ebdc:	497a      	ldr	r1, [pc, #488]	@ (800edc8 <_tzset_unlocked_r+0x42c>)
 800ebde:	ab0a      	add	r3, sp, #40	@ 0x28
 800ebe0:	aa07      	add	r2, sp, #28
 800ebe2:	f002 fb83 	bl	80112ec <siscanf>
 800ebe6:	2800      	cmp	r0, #0
 800ebe8:	f300 8083 	bgt.w	800ecf2 <_tzset_unlocked_r+0x356>
 800ebec:	f5a6 6361 	sub.w	r3, r6, #3600	@ 0xe10
 800ebf0:	4627      	mov	r7, r4
 800ebf2:	f04f 0b00 	mov.w	fp, #0
 800ebf6:	9304      	str	r3, [sp, #16]
 800ebf8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ebfa:	441d      	add	r5, r3
 800ebfc:	782b      	ldrb	r3, [r5, #0]
 800ebfe:	2b2c      	cmp	r3, #44	@ 0x2c
 800ec00:	bf08      	it	eq
 800ec02:	3501      	addeq	r5, #1
 800ec04:	f895 9000 	ldrb.w	r9, [r5]
 800ec08:	f1b9 0f4d 	cmp.w	r9, #77	@ 0x4d
 800ec0c:	f040 8084 	bne.w	800ed18 <_tzset_unlocked_r+0x37c>
 800ec10:	ab0a      	add	r3, sp, #40	@ 0x28
 800ec12:	f10d 0226 	add.w	r2, sp, #38	@ 0x26
 800ec16:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800ec1a:	aa09      	add	r2, sp, #36	@ 0x24
 800ec1c:	9200      	str	r2, [sp, #0]
 800ec1e:	4628      	mov	r0, r5
 800ec20:	496a      	ldr	r1, [pc, #424]	@ (800edcc <_tzset_unlocked_r+0x430>)
 800ec22:	9303      	str	r3, [sp, #12]
 800ec24:	f10d 0222 	add.w	r2, sp, #34	@ 0x22
 800ec28:	f002 fb60 	bl	80112ec <siscanf>
 800ec2c:	2803      	cmp	r0, #3
 800ec2e:	f47f aee3 	bne.w	800e9f8 <_tzset_unlocked_r+0x5c>
 800ec32:	f8bd 1022 	ldrh.w	r1, [sp, #34]	@ 0x22
 800ec36:	1e4b      	subs	r3, r1, #1
 800ec38:	2b0b      	cmp	r3, #11
 800ec3a:	f63f aedd 	bhi.w	800e9f8 <_tzset_unlocked_r+0x5c>
 800ec3e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	@ 0x24
 800ec42:	1e53      	subs	r3, r2, #1
 800ec44:	2b04      	cmp	r3, #4
 800ec46:	f63f aed7 	bhi.w	800e9f8 <_tzset_unlocked_r+0x5c>
 800ec4a:	f8bd 3026 	ldrh.w	r3, [sp, #38]	@ 0x26
 800ec4e:	2b06      	cmp	r3, #6
 800ec50:	f63f aed2 	bhi.w	800e9f8 <_tzset_unlocked_r+0x5c>
 800ec54:	e9c7 1203 	strd	r1, r2, [r7, #12]
 800ec58:	f887 9008 	strb.w	r9, [r7, #8]
 800ec5c:	617b      	str	r3, [r7, #20]
 800ec5e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ec60:	eb05 0903 	add.w	r9, r5, r3
 800ec64:	2500      	movs	r5, #0
 800ec66:	f04f 0302 	mov.w	r3, #2
 800ec6a:	f8ad 501e 	strh.w	r5, [sp, #30]
 800ec6e:	f8ad 301c 	strh.w	r3, [sp, #28]
 800ec72:	f8ad 5020 	strh.w	r5, [sp, #32]
 800ec76:	950a      	str	r5, [sp, #40]	@ 0x28
 800ec78:	f899 3000 	ldrb.w	r3, [r9]
 800ec7c:	2b2f      	cmp	r3, #47	@ 0x2f
 800ec7e:	d177      	bne.n	800ed70 <_tzset_unlocked_r+0x3d4>
 800ec80:	ab0a      	add	r3, sp, #40	@ 0x28
 800ec82:	aa08      	add	r2, sp, #32
 800ec84:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800ec88:	f10d 021e 	add.w	r2, sp, #30
 800ec8c:	9200      	str	r2, [sp, #0]
 800ec8e:	4648      	mov	r0, r9
 800ec90:	494f      	ldr	r1, [pc, #316]	@ (800edd0 <_tzset_unlocked_r+0x434>)
 800ec92:	9303      	str	r3, [sp, #12]
 800ec94:	aa07      	add	r2, sp, #28
 800ec96:	f002 fb29 	bl	80112ec <siscanf>
 800ec9a:	42a8      	cmp	r0, r5
 800ec9c:	dc68      	bgt.n	800ed70 <_tzset_unlocked_r+0x3d4>
 800ec9e:	214a      	movs	r1, #74	@ 0x4a
 800eca0:	2200      	movs	r2, #0
 800eca2:	2300      	movs	r3, #0
 800eca4:	e9c4 5503 	strd	r5, r5, [r4, #12]
 800eca8:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800ecac:	e9c4 2308 	strd	r2, r3, [r4, #32]
 800ecb0:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
 800ecb4:	e9c4 550f 	strd	r5, r5, [r4, #60]	@ 0x3c
 800ecb8:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 800ecbc:	7221      	strb	r1, [r4, #8]
 800ecbe:	62a5      	str	r5, [r4, #40]	@ 0x28
 800ecc0:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 800ecc4:	6525      	str	r5, [r4, #80]	@ 0x50
 800ecc6:	e697      	b.n	800e9f8 <_tzset_unlocked_r+0x5c>
 800ecc8:	4648      	mov	r0, r9
 800ecca:	4a42      	ldr	r2, [pc, #264]	@ (800edd4 <_tzset_unlocked_r+0x438>)
 800eccc:	4942      	ldr	r1, [pc, #264]	@ (800edd8 <_tzset_unlocked_r+0x43c>)
 800ecce:	ab0a      	add	r3, sp, #40	@ 0x28
 800ecd0:	f002 fb0c 	bl	80112ec <siscanf>
 800ecd4:	2800      	cmp	r0, #0
 800ecd6:	f77f af1d 	ble.w	800eb14 <_tzset_unlocked_r+0x178>
 800ecda:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ecdc:	3b03      	subs	r3, #3
 800ecde:	2b07      	cmp	r3, #7
 800ece0:	f67f af61 	bls.w	800eba6 <_tzset_unlocked_r+0x20a>
 800ece4:	e688      	b.n	800e9f8 <_tzset_unlocked_r+0x5c>
 800ece6:	2b2b      	cmp	r3, #43	@ 0x2b
 800ece8:	f04f 0901 	mov.w	r9, #1
 800ecec:	bf08      	it	eq
 800ecee:	3501      	addeq	r5, #1
 800ecf0:	e764      	b.n	800ebbc <_tzset_unlocked_r+0x220>
 800ecf2:	213c      	movs	r1, #60	@ 0x3c
 800ecf4:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800ecf8:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800ecfc:	fb01 3302 	mla	r3, r1, r2, r3
 800ed00:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800ed04:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800ed08:	fb01 3302 	mla	r3, r1, r2, r3
 800ed0c:	fb09 f303 	mul.w	r3, r9, r3
 800ed10:	e76e      	b.n	800ebf0 <_tzset_unlocked_r+0x254>
 800ed12:	f04f 0b01 	mov.w	fp, #1
 800ed16:	e771      	b.n	800ebfc <_tzset_unlocked_r+0x260>
 800ed18:	f1b9 0f4a 	cmp.w	r9, #74	@ 0x4a
 800ed1c:	bf0a      	itet	eq
 800ed1e:	464b      	moveq	r3, r9
 800ed20:	2344      	movne	r3, #68	@ 0x44
 800ed22:	3501      	addeq	r5, #1
 800ed24:	220a      	movs	r2, #10
 800ed26:	4628      	mov	r0, r5
 800ed28:	a90b      	add	r1, sp, #44	@ 0x2c
 800ed2a:	9305      	str	r3, [sp, #20]
 800ed2c:	f002 f8ce 	bl	8010ecc <strtoul>
 800ed30:	f8dd 902c 	ldr.w	r9, [sp, #44]	@ 0x2c
 800ed34:	9b05      	ldr	r3, [sp, #20]
 800ed36:	45a9      	cmp	r9, r5
 800ed38:	f8ad 0026 	strh.w	r0, [sp, #38]	@ 0x26
 800ed3c:	d114      	bne.n	800ed68 <_tzset_unlocked_r+0x3cc>
 800ed3e:	234d      	movs	r3, #77	@ 0x4d
 800ed40:	f1bb 0f00 	cmp.w	fp, #0
 800ed44:	d107      	bne.n	800ed56 <_tzset_unlocked_r+0x3ba>
 800ed46:	2103      	movs	r1, #3
 800ed48:	7223      	strb	r3, [r4, #8]
 800ed4a:	2302      	movs	r3, #2
 800ed4c:	f8c4 b014 	str.w	fp, [r4, #20]
 800ed50:	e9c4 1303 	strd	r1, r3, [r4, #12]
 800ed54:	e786      	b.n	800ec64 <_tzset_unlocked_r+0x2c8>
 800ed56:	220b      	movs	r2, #11
 800ed58:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
 800ed5c:	2301      	movs	r3, #1
 800ed5e:	e9c4 230d 	strd	r2, r3, [r4, #52]	@ 0x34
 800ed62:	2300      	movs	r3, #0
 800ed64:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800ed66:	e77d      	b.n	800ec64 <_tzset_unlocked_r+0x2c8>
 800ed68:	b280      	uxth	r0, r0
 800ed6a:	723b      	strb	r3, [r7, #8]
 800ed6c:	6178      	str	r0, [r7, #20]
 800ed6e:	e779      	b.n	800ec64 <_tzset_unlocked_r+0x2c8>
 800ed70:	213c      	movs	r1, #60	@ 0x3c
 800ed72:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800ed76:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800ed7a:	3728      	adds	r7, #40	@ 0x28
 800ed7c:	fb01 3302 	mla	r3, r1, r2, r3
 800ed80:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800ed84:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800ed88:	fb01 3302 	mla	r3, r1, r2, r3
 800ed8c:	f847 3c10 	str.w	r3, [r7, #-16]
 800ed90:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800ed92:	444d      	add	r5, r9
 800ed94:	f1bb 0f00 	cmp.w	fp, #0
 800ed98:	d0bb      	beq.n	800ed12 <_tzset_unlocked_r+0x376>
 800ed9a:	9b04      	ldr	r3, [sp, #16]
 800ed9c:	6860      	ldr	r0, [r4, #4]
 800ed9e:	6523      	str	r3, [r4, #80]	@ 0x50
 800eda0:	4b0e      	ldr	r3, [pc, #56]	@ (800eddc <_tzset_unlocked_r+0x440>)
 800eda2:	62a6      	str	r6, [r4, #40]	@ 0x28
 800eda4:	f8c8 3000 	str.w	r3, [r8]
 800eda8:	4b0a      	ldr	r3, [pc, #40]	@ (800edd4 <_tzset_unlocked_r+0x438>)
 800edaa:	f8c8 3004 	str.w	r3, [r8, #4]
 800edae:	f7ff fd3b 	bl	800e828 <__tzcalc_limits>
 800edb2:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800edb4:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800edb6:	f8ca 2000 	str.w	r2, [sl]
 800edba:	1a9b      	subs	r3, r3, r2
 800edbc:	bf18      	it	ne
 800edbe:	2301      	movne	r3, #1
 800edc0:	4a07      	ldr	r2, [pc, #28]	@ (800ede0 <_tzset_unlocked_r+0x444>)
 800edc2:	6013      	str	r3, [r2, #0]
 800edc4:	e618      	b.n	800e9f8 <_tzset_unlocked_r+0x5c>
 800edc6:	bf00      	nop
 800edc8:	080122c0 	.word	0x080122c0
 800edcc:	080122ac 	.word	0x080122ac
 800edd0:	080122bf 	.word	0x080122bf
 800edd4:	20005b68 	.word	0x20005b68
 800edd8:	0801229e 	.word	0x0801229e
 800eddc:	20005b74 	.word	0x20005b74
 800ede0:	20005b84 	.word	0x20005b84

0800ede4 <_localeconv_r>:
 800ede4:	4800      	ldr	r0, [pc, #0]	@ (800ede8 <_localeconv_r+0x4>)
 800ede6:	4770      	bx	lr
 800ede8:	20000208 	.word	0x20000208

0800edec <_close_r>:
 800edec:	b538      	push	{r3, r4, r5, lr}
 800edee:	2300      	movs	r3, #0
 800edf0:	4d05      	ldr	r5, [pc, #20]	@ (800ee08 <_close_r+0x1c>)
 800edf2:	4604      	mov	r4, r0
 800edf4:	4608      	mov	r0, r1
 800edf6:	602b      	str	r3, [r5, #0]
 800edf8:	f7f5 faea 	bl	80043d0 <_close>
 800edfc:	1c43      	adds	r3, r0, #1
 800edfe:	d102      	bne.n	800ee06 <_close_r+0x1a>
 800ee00:	682b      	ldr	r3, [r5, #0]
 800ee02:	b103      	cbz	r3, 800ee06 <_close_r+0x1a>
 800ee04:	6023      	str	r3, [r4, #0]
 800ee06:	bd38      	pop	{r3, r4, r5, pc}
 800ee08:	20005b88 	.word	0x20005b88

0800ee0c <_reclaim_reent>:
 800ee0c:	4b29      	ldr	r3, [pc, #164]	@ (800eeb4 <_reclaim_reent+0xa8>)
 800ee0e:	b570      	push	{r4, r5, r6, lr}
 800ee10:	681b      	ldr	r3, [r3, #0]
 800ee12:	4604      	mov	r4, r0
 800ee14:	4283      	cmp	r3, r0
 800ee16:	d04b      	beq.n	800eeb0 <_reclaim_reent+0xa4>
 800ee18:	69c3      	ldr	r3, [r0, #28]
 800ee1a:	b1ab      	cbz	r3, 800ee48 <_reclaim_reent+0x3c>
 800ee1c:	68db      	ldr	r3, [r3, #12]
 800ee1e:	b16b      	cbz	r3, 800ee3c <_reclaim_reent+0x30>
 800ee20:	2500      	movs	r5, #0
 800ee22:	69e3      	ldr	r3, [r4, #28]
 800ee24:	68db      	ldr	r3, [r3, #12]
 800ee26:	5959      	ldr	r1, [r3, r5]
 800ee28:	2900      	cmp	r1, #0
 800ee2a:	d13b      	bne.n	800eea4 <_reclaim_reent+0x98>
 800ee2c:	3504      	adds	r5, #4
 800ee2e:	2d80      	cmp	r5, #128	@ 0x80
 800ee30:	d1f7      	bne.n	800ee22 <_reclaim_reent+0x16>
 800ee32:	69e3      	ldr	r3, [r4, #28]
 800ee34:	4620      	mov	r0, r4
 800ee36:	68d9      	ldr	r1, [r3, #12]
 800ee38:	f000 ff5a 	bl	800fcf0 <_free_r>
 800ee3c:	69e3      	ldr	r3, [r4, #28]
 800ee3e:	6819      	ldr	r1, [r3, #0]
 800ee40:	b111      	cbz	r1, 800ee48 <_reclaim_reent+0x3c>
 800ee42:	4620      	mov	r0, r4
 800ee44:	f000 ff54 	bl	800fcf0 <_free_r>
 800ee48:	6961      	ldr	r1, [r4, #20]
 800ee4a:	b111      	cbz	r1, 800ee52 <_reclaim_reent+0x46>
 800ee4c:	4620      	mov	r0, r4
 800ee4e:	f000 ff4f 	bl	800fcf0 <_free_r>
 800ee52:	69e1      	ldr	r1, [r4, #28]
 800ee54:	b111      	cbz	r1, 800ee5c <_reclaim_reent+0x50>
 800ee56:	4620      	mov	r0, r4
 800ee58:	f000 ff4a 	bl	800fcf0 <_free_r>
 800ee5c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800ee5e:	b111      	cbz	r1, 800ee66 <_reclaim_reent+0x5a>
 800ee60:	4620      	mov	r0, r4
 800ee62:	f000 ff45 	bl	800fcf0 <_free_r>
 800ee66:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ee68:	b111      	cbz	r1, 800ee70 <_reclaim_reent+0x64>
 800ee6a:	4620      	mov	r0, r4
 800ee6c:	f000 ff40 	bl	800fcf0 <_free_r>
 800ee70:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800ee72:	b111      	cbz	r1, 800ee7a <_reclaim_reent+0x6e>
 800ee74:	4620      	mov	r0, r4
 800ee76:	f000 ff3b 	bl	800fcf0 <_free_r>
 800ee7a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800ee7c:	b111      	cbz	r1, 800ee84 <_reclaim_reent+0x78>
 800ee7e:	4620      	mov	r0, r4
 800ee80:	f000 ff36 	bl	800fcf0 <_free_r>
 800ee84:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800ee86:	b111      	cbz	r1, 800ee8e <_reclaim_reent+0x82>
 800ee88:	4620      	mov	r0, r4
 800ee8a:	f000 ff31 	bl	800fcf0 <_free_r>
 800ee8e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800ee90:	b111      	cbz	r1, 800ee98 <_reclaim_reent+0x8c>
 800ee92:	4620      	mov	r0, r4
 800ee94:	f000 ff2c 	bl	800fcf0 <_free_r>
 800ee98:	6a23      	ldr	r3, [r4, #32]
 800ee9a:	b14b      	cbz	r3, 800eeb0 <_reclaim_reent+0xa4>
 800ee9c:	4620      	mov	r0, r4
 800ee9e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800eea2:	4718      	bx	r3
 800eea4:	680e      	ldr	r6, [r1, #0]
 800eea6:	4620      	mov	r0, r4
 800eea8:	f000 ff22 	bl	800fcf0 <_free_r>
 800eeac:	4631      	mov	r1, r6
 800eeae:	e7bb      	b.n	800ee28 <_reclaim_reent+0x1c>
 800eeb0:	bd70      	pop	{r4, r5, r6, pc}
 800eeb2:	bf00      	nop
 800eeb4:	20000284 	.word	0x20000284

0800eeb8 <_lseek_r>:
 800eeb8:	b538      	push	{r3, r4, r5, lr}
 800eeba:	4604      	mov	r4, r0
 800eebc:	4608      	mov	r0, r1
 800eebe:	4611      	mov	r1, r2
 800eec0:	2200      	movs	r2, #0
 800eec2:	4d05      	ldr	r5, [pc, #20]	@ (800eed8 <_lseek_r+0x20>)
 800eec4:	602a      	str	r2, [r5, #0]
 800eec6:	461a      	mov	r2, r3
 800eec8:	f7f5 faa6 	bl	8004418 <_lseek>
 800eecc:	1c43      	adds	r3, r0, #1
 800eece:	d102      	bne.n	800eed6 <_lseek_r+0x1e>
 800eed0:	682b      	ldr	r3, [r5, #0]
 800eed2:	b103      	cbz	r3, 800eed6 <_lseek_r+0x1e>
 800eed4:	6023      	str	r3, [r4, #0]
 800eed6:	bd38      	pop	{r3, r4, r5, pc}
 800eed8:	20005b88 	.word	0x20005b88

0800eedc <_read_r>:
 800eedc:	b538      	push	{r3, r4, r5, lr}
 800eede:	4604      	mov	r4, r0
 800eee0:	4608      	mov	r0, r1
 800eee2:	4611      	mov	r1, r2
 800eee4:	2200      	movs	r2, #0
 800eee6:	4d05      	ldr	r5, [pc, #20]	@ (800eefc <_read_r+0x20>)
 800eee8:	602a      	str	r2, [r5, #0]
 800eeea:	461a      	mov	r2, r3
 800eeec:	f7f2 fb2f 	bl	800154e <_read>
 800eef0:	1c43      	adds	r3, r0, #1
 800eef2:	d102      	bne.n	800eefa <_read_r+0x1e>
 800eef4:	682b      	ldr	r3, [r5, #0]
 800eef6:	b103      	cbz	r3, 800eefa <_read_r+0x1e>
 800eef8:	6023      	str	r3, [r4, #0]
 800eefa:	bd38      	pop	{r3, r4, r5, pc}
 800eefc:	20005b88 	.word	0x20005b88

0800ef00 <_sbrk_r>:
 800ef00:	b538      	push	{r3, r4, r5, lr}
 800ef02:	2300      	movs	r3, #0
 800ef04:	4d05      	ldr	r5, [pc, #20]	@ (800ef1c <_sbrk_r+0x1c>)
 800ef06:	4604      	mov	r4, r0
 800ef08:	4608      	mov	r0, r1
 800ef0a:	602b      	str	r3, [r5, #0]
 800ef0c:	f7f5 fa90 	bl	8004430 <_sbrk>
 800ef10:	1c43      	adds	r3, r0, #1
 800ef12:	d102      	bne.n	800ef1a <_sbrk_r+0x1a>
 800ef14:	682b      	ldr	r3, [r5, #0]
 800ef16:	b103      	cbz	r3, 800ef1a <_sbrk_r+0x1a>
 800ef18:	6023      	str	r3, [r4, #0]
 800ef1a:	bd38      	pop	{r3, r4, r5, pc}
 800ef1c:	20005b88 	.word	0x20005b88

0800ef20 <_write_r>:
 800ef20:	b538      	push	{r3, r4, r5, lr}
 800ef22:	4604      	mov	r4, r0
 800ef24:	4608      	mov	r0, r1
 800ef26:	4611      	mov	r1, r2
 800ef28:	2200      	movs	r2, #0
 800ef2a:	4d05      	ldr	r5, [pc, #20]	@ (800ef40 <_write_r+0x20>)
 800ef2c:	602a      	str	r2, [r5, #0]
 800ef2e:	461a      	mov	r2, r3
 800ef30:	f7f2 fb2a 	bl	8001588 <_write>
 800ef34:	1c43      	adds	r3, r0, #1
 800ef36:	d102      	bne.n	800ef3e <_write_r+0x1e>
 800ef38:	682b      	ldr	r3, [r5, #0]
 800ef3a:	b103      	cbz	r3, 800ef3e <_write_r+0x1e>
 800ef3c:	6023      	str	r3, [r4, #0]
 800ef3e:	bd38      	pop	{r3, r4, r5, pc}
 800ef40:	20005b88 	.word	0x20005b88

0800ef44 <__errno>:
 800ef44:	4b01      	ldr	r3, [pc, #4]	@ (800ef4c <__errno+0x8>)
 800ef46:	6818      	ldr	r0, [r3, #0]
 800ef48:	4770      	bx	lr
 800ef4a:	bf00      	nop
 800ef4c:	20000284 	.word	0x20000284

0800ef50 <__libc_init_array>:
 800ef50:	b570      	push	{r4, r5, r6, lr}
 800ef52:	2600      	movs	r6, #0
 800ef54:	4d0c      	ldr	r5, [pc, #48]	@ (800ef88 <__libc_init_array+0x38>)
 800ef56:	4c0d      	ldr	r4, [pc, #52]	@ (800ef8c <__libc_init_array+0x3c>)
 800ef58:	1b64      	subs	r4, r4, r5
 800ef5a:	10a4      	asrs	r4, r4, #2
 800ef5c:	42a6      	cmp	r6, r4
 800ef5e:	d109      	bne.n	800ef74 <__libc_init_array+0x24>
 800ef60:	f002 ff32 	bl	8011dc8 <_init>
 800ef64:	2600      	movs	r6, #0
 800ef66:	4d0a      	ldr	r5, [pc, #40]	@ (800ef90 <__libc_init_array+0x40>)
 800ef68:	4c0a      	ldr	r4, [pc, #40]	@ (800ef94 <__libc_init_array+0x44>)
 800ef6a:	1b64      	subs	r4, r4, r5
 800ef6c:	10a4      	asrs	r4, r4, #2
 800ef6e:	42a6      	cmp	r6, r4
 800ef70:	d105      	bne.n	800ef7e <__libc_init_array+0x2e>
 800ef72:	bd70      	pop	{r4, r5, r6, pc}
 800ef74:	f855 3b04 	ldr.w	r3, [r5], #4
 800ef78:	4798      	blx	r3
 800ef7a:	3601      	adds	r6, #1
 800ef7c:	e7ee      	b.n	800ef5c <__libc_init_array+0xc>
 800ef7e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ef82:	4798      	blx	r3
 800ef84:	3601      	adds	r6, #1
 800ef86:	e7f2      	b.n	800ef6e <__libc_init_array+0x1e>
 800ef88:	080125e0 	.word	0x080125e0
 800ef8c:	080125e0 	.word	0x080125e0
 800ef90:	080125e0 	.word	0x080125e0
 800ef94:	080125e4 	.word	0x080125e4

0800ef98 <__retarget_lock_init_recursive>:
 800ef98:	4770      	bx	lr

0800ef9a <__retarget_lock_acquire>:
 800ef9a:	4770      	bx	lr

0800ef9c <__retarget_lock_acquire_recursive>:
 800ef9c:	4770      	bx	lr

0800ef9e <__retarget_lock_release>:
 800ef9e:	4770      	bx	lr

0800efa0 <__retarget_lock_release_recursive>:
 800efa0:	4770      	bx	lr

0800efa2 <strcpy>:
 800efa2:	4603      	mov	r3, r0
 800efa4:	f811 2b01 	ldrb.w	r2, [r1], #1
 800efa8:	f803 2b01 	strb.w	r2, [r3], #1
 800efac:	2a00      	cmp	r2, #0
 800efae:	d1f9      	bne.n	800efa4 <strcpy+0x2>
 800efb0:	4770      	bx	lr

0800efb2 <memchr>:
 800efb2:	4603      	mov	r3, r0
 800efb4:	b510      	push	{r4, lr}
 800efb6:	b2c9      	uxtb	r1, r1
 800efb8:	4402      	add	r2, r0
 800efba:	4293      	cmp	r3, r2
 800efbc:	4618      	mov	r0, r3
 800efbe:	d101      	bne.n	800efc4 <memchr+0x12>
 800efc0:	2000      	movs	r0, #0
 800efc2:	e003      	b.n	800efcc <memchr+0x1a>
 800efc4:	7804      	ldrb	r4, [r0, #0]
 800efc6:	3301      	adds	r3, #1
 800efc8:	428c      	cmp	r4, r1
 800efca:	d1f6      	bne.n	800efba <memchr+0x8>
 800efcc:	bd10      	pop	{r4, pc}

0800efce <memcpy>:
 800efce:	440a      	add	r2, r1
 800efd0:	4291      	cmp	r1, r2
 800efd2:	f100 33ff 	add.w	r3, r0, #4294967295
 800efd6:	d100      	bne.n	800efda <memcpy+0xc>
 800efd8:	4770      	bx	lr
 800efda:	b510      	push	{r4, lr}
 800efdc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800efe0:	4291      	cmp	r1, r2
 800efe2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800efe6:	d1f9      	bne.n	800efdc <memcpy+0xe>
 800efe8:	bd10      	pop	{r4, pc}
	...

0800efec <nan>:
 800efec:	2000      	movs	r0, #0
 800efee:	4901      	ldr	r1, [pc, #4]	@ (800eff4 <nan+0x8>)
 800eff0:	4770      	bx	lr
 800eff2:	bf00      	nop
 800eff4:	7ff80000 	.word	0x7ff80000

0800eff8 <nanf>:
 800eff8:	4800      	ldr	r0, [pc, #0]	@ (800effc <nanf+0x4>)
 800effa:	4770      	bx	lr
 800effc:	7fc00000 	.word	0x7fc00000

0800f000 <__assert_func>:
 800f000:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f002:	4614      	mov	r4, r2
 800f004:	461a      	mov	r2, r3
 800f006:	4b09      	ldr	r3, [pc, #36]	@ (800f02c <__assert_func+0x2c>)
 800f008:	4605      	mov	r5, r0
 800f00a:	681b      	ldr	r3, [r3, #0]
 800f00c:	68d8      	ldr	r0, [r3, #12]
 800f00e:	b954      	cbnz	r4, 800f026 <__assert_func+0x26>
 800f010:	4b07      	ldr	r3, [pc, #28]	@ (800f030 <__assert_func+0x30>)
 800f012:	461c      	mov	r4, r3
 800f014:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f018:	9100      	str	r1, [sp, #0]
 800f01a:	462b      	mov	r3, r5
 800f01c:	4905      	ldr	r1, [pc, #20]	@ (800f034 <__assert_func+0x34>)
 800f01e:	f002 f953 	bl	80112c8 <fiprintf>
 800f022:	f002 fa25 	bl	8011470 <abort>
 800f026:	4b04      	ldr	r3, [pc, #16]	@ (800f038 <__assert_func+0x38>)
 800f028:	e7f4      	b.n	800f014 <__assert_func+0x14>
 800f02a:	bf00      	nop
 800f02c:	20000284 	.word	0x20000284
 800f030:	08012315 	.word	0x08012315
 800f034:	080122e7 	.word	0x080122e7
 800f038:	080122da 	.word	0x080122da

0800f03c <div>:
 800f03c:	b510      	push	{r4, lr}
 800f03e:	fb91 f4f2 	sdiv	r4, r1, r2
 800f042:	fb02 1114 	mls	r1, r2, r4, r1
 800f046:	6004      	str	r4, [r0, #0]
 800f048:	6041      	str	r1, [r0, #4]
 800f04a:	bd10      	pop	{r4, pc}

0800f04c <quorem>:
 800f04c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f050:	6903      	ldr	r3, [r0, #16]
 800f052:	690c      	ldr	r4, [r1, #16]
 800f054:	4607      	mov	r7, r0
 800f056:	42a3      	cmp	r3, r4
 800f058:	db7e      	blt.n	800f158 <quorem+0x10c>
 800f05a:	3c01      	subs	r4, #1
 800f05c:	00a3      	lsls	r3, r4, #2
 800f05e:	f100 0514 	add.w	r5, r0, #20
 800f062:	f101 0814 	add.w	r8, r1, #20
 800f066:	9300      	str	r3, [sp, #0]
 800f068:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f06c:	9301      	str	r3, [sp, #4]
 800f06e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f072:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f076:	3301      	adds	r3, #1
 800f078:	429a      	cmp	r2, r3
 800f07a:	fbb2 f6f3 	udiv	r6, r2, r3
 800f07e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f082:	d32e      	bcc.n	800f0e2 <quorem+0x96>
 800f084:	f04f 0a00 	mov.w	sl, #0
 800f088:	46c4      	mov	ip, r8
 800f08a:	46ae      	mov	lr, r5
 800f08c:	46d3      	mov	fp, sl
 800f08e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800f092:	b298      	uxth	r0, r3
 800f094:	fb06 a000 	mla	r0, r6, r0, sl
 800f098:	0c1b      	lsrs	r3, r3, #16
 800f09a:	0c02      	lsrs	r2, r0, #16
 800f09c:	fb06 2303 	mla	r3, r6, r3, r2
 800f0a0:	f8de 2000 	ldr.w	r2, [lr]
 800f0a4:	b280      	uxth	r0, r0
 800f0a6:	b292      	uxth	r2, r2
 800f0a8:	1a12      	subs	r2, r2, r0
 800f0aa:	445a      	add	r2, fp
 800f0ac:	f8de 0000 	ldr.w	r0, [lr]
 800f0b0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f0b4:	b29b      	uxth	r3, r3
 800f0b6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800f0ba:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800f0be:	b292      	uxth	r2, r2
 800f0c0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800f0c4:	45e1      	cmp	r9, ip
 800f0c6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800f0ca:	f84e 2b04 	str.w	r2, [lr], #4
 800f0ce:	d2de      	bcs.n	800f08e <quorem+0x42>
 800f0d0:	9b00      	ldr	r3, [sp, #0]
 800f0d2:	58eb      	ldr	r3, [r5, r3]
 800f0d4:	b92b      	cbnz	r3, 800f0e2 <quorem+0x96>
 800f0d6:	9b01      	ldr	r3, [sp, #4]
 800f0d8:	3b04      	subs	r3, #4
 800f0da:	429d      	cmp	r5, r3
 800f0dc:	461a      	mov	r2, r3
 800f0de:	d32f      	bcc.n	800f140 <quorem+0xf4>
 800f0e0:	613c      	str	r4, [r7, #16]
 800f0e2:	4638      	mov	r0, r7
 800f0e4:	f001 fc9e 	bl	8010a24 <__mcmp>
 800f0e8:	2800      	cmp	r0, #0
 800f0ea:	db25      	blt.n	800f138 <quorem+0xec>
 800f0ec:	4629      	mov	r1, r5
 800f0ee:	2000      	movs	r0, #0
 800f0f0:	f858 2b04 	ldr.w	r2, [r8], #4
 800f0f4:	f8d1 c000 	ldr.w	ip, [r1]
 800f0f8:	fa1f fe82 	uxth.w	lr, r2
 800f0fc:	fa1f f38c 	uxth.w	r3, ip
 800f100:	eba3 030e 	sub.w	r3, r3, lr
 800f104:	4403      	add	r3, r0
 800f106:	0c12      	lsrs	r2, r2, #16
 800f108:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800f10c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800f110:	b29b      	uxth	r3, r3
 800f112:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f116:	45c1      	cmp	r9, r8
 800f118:	ea4f 4022 	mov.w	r0, r2, asr #16
 800f11c:	f841 3b04 	str.w	r3, [r1], #4
 800f120:	d2e6      	bcs.n	800f0f0 <quorem+0xa4>
 800f122:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f126:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f12a:	b922      	cbnz	r2, 800f136 <quorem+0xea>
 800f12c:	3b04      	subs	r3, #4
 800f12e:	429d      	cmp	r5, r3
 800f130:	461a      	mov	r2, r3
 800f132:	d30b      	bcc.n	800f14c <quorem+0x100>
 800f134:	613c      	str	r4, [r7, #16]
 800f136:	3601      	adds	r6, #1
 800f138:	4630      	mov	r0, r6
 800f13a:	b003      	add	sp, #12
 800f13c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f140:	6812      	ldr	r2, [r2, #0]
 800f142:	3b04      	subs	r3, #4
 800f144:	2a00      	cmp	r2, #0
 800f146:	d1cb      	bne.n	800f0e0 <quorem+0x94>
 800f148:	3c01      	subs	r4, #1
 800f14a:	e7c6      	b.n	800f0da <quorem+0x8e>
 800f14c:	6812      	ldr	r2, [r2, #0]
 800f14e:	3b04      	subs	r3, #4
 800f150:	2a00      	cmp	r2, #0
 800f152:	d1ef      	bne.n	800f134 <quorem+0xe8>
 800f154:	3c01      	subs	r4, #1
 800f156:	e7ea      	b.n	800f12e <quorem+0xe2>
 800f158:	2000      	movs	r0, #0
 800f15a:	e7ee      	b.n	800f13a <quorem+0xee>
 800f15c:	0000      	movs	r0, r0
	...

0800f160 <_dtoa_r>:
 800f160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f164:	4614      	mov	r4, r2
 800f166:	461d      	mov	r5, r3
 800f168:	69c7      	ldr	r7, [r0, #28]
 800f16a:	b097      	sub	sp, #92	@ 0x5c
 800f16c:	4683      	mov	fp, r0
 800f16e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800f172:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800f174:	b97f      	cbnz	r7, 800f196 <_dtoa_r+0x36>
 800f176:	2010      	movs	r0, #16
 800f178:	f7fd fb18 	bl	800c7ac <malloc>
 800f17c:	4602      	mov	r2, r0
 800f17e:	f8cb 001c 	str.w	r0, [fp, #28]
 800f182:	b920      	cbnz	r0, 800f18e <_dtoa_r+0x2e>
 800f184:	21ef      	movs	r1, #239	@ 0xef
 800f186:	4ba8      	ldr	r3, [pc, #672]	@ (800f428 <_dtoa_r+0x2c8>)
 800f188:	48a8      	ldr	r0, [pc, #672]	@ (800f42c <_dtoa_r+0x2cc>)
 800f18a:	f7ff ff39 	bl	800f000 <__assert_func>
 800f18e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800f192:	6007      	str	r7, [r0, #0]
 800f194:	60c7      	str	r7, [r0, #12]
 800f196:	f8db 301c 	ldr.w	r3, [fp, #28]
 800f19a:	6819      	ldr	r1, [r3, #0]
 800f19c:	b159      	cbz	r1, 800f1b6 <_dtoa_r+0x56>
 800f19e:	685a      	ldr	r2, [r3, #4]
 800f1a0:	2301      	movs	r3, #1
 800f1a2:	4093      	lsls	r3, r2
 800f1a4:	604a      	str	r2, [r1, #4]
 800f1a6:	608b      	str	r3, [r1, #8]
 800f1a8:	4658      	mov	r0, fp
 800f1aa:	f001 f9b9 	bl	8010520 <_Bfree>
 800f1ae:	2200      	movs	r2, #0
 800f1b0:	f8db 301c 	ldr.w	r3, [fp, #28]
 800f1b4:	601a      	str	r2, [r3, #0]
 800f1b6:	1e2b      	subs	r3, r5, #0
 800f1b8:	bfaf      	iteee	ge
 800f1ba:	2300      	movge	r3, #0
 800f1bc:	2201      	movlt	r2, #1
 800f1be:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800f1c2:	9303      	strlt	r3, [sp, #12]
 800f1c4:	bfa8      	it	ge
 800f1c6:	6033      	strge	r3, [r6, #0]
 800f1c8:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800f1cc:	4b98      	ldr	r3, [pc, #608]	@ (800f430 <_dtoa_r+0x2d0>)
 800f1ce:	bfb8      	it	lt
 800f1d0:	6032      	strlt	r2, [r6, #0]
 800f1d2:	ea33 0308 	bics.w	r3, r3, r8
 800f1d6:	d112      	bne.n	800f1fe <_dtoa_r+0x9e>
 800f1d8:	f242 730f 	movw	r3, #9999	@ 0x270f
 800f1dc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800f1de:	6013      	str	r3, [r2, #0]
 800f1e0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800f1e4:	4323      	orrs	r3, r4
 800f1e6:	f000 8550 	beq.w	800fc8a <_dtoa_r+0xb2a>
 800f1ea:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800f1ec:	f8df a244 	ldr.w	sl, [pc, #580]	@ 800f434 <_dtoa_r+0x2d4>
 800f1f0:	2b00      	cmp	r3, #0
 800f1f2:	f000 8552 	beq.w	800fc9a <_dtoa_r+0xb3a>
 800f1f6:	f10a 0303 	add.w	r3, sl, #3
 800f1fa:	f000 bd4c 	b.w	800fc96 <_dtoa_r+0xb36>
 800f1fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f202:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800f206:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f20a:	2200      	movs	r2, #0
 800f20c:	2300      	movs	r3, #0
 800f20e:	f7f1 fc45 	bl	8000a9c <__aeabi_dcmpeq>
 800f212:	4607      	mov	r7, r0
 800f214:	b158      	cbz	r0, 800f22e <_dtoa_r+0xce>
 800f216:	2301      	movs	r3, #1
 800f218:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800f21a:	6013      	str	r3, [r2, #0]
 800f21c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800f21e:	b113      	cbz	r3, 800f226 <_dtoa_r+0xc6>
 800f220:	4b85      	ldr	r3, [pc, #532]	@ (800f438 <_dtoa_r+0x2d8>)
 800f222:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800f224:	6013      	str	r3, [r2, #0]
 800f226:	f8df a214 	ldr.w	sl, [pc, #532]	@ 800f43c <_dtoa_r+0x2dc>
 800f22a:	f000 bd36 	b.w	800fc9a <_dtoa_r+0xb3a>
 800f22e:	ab14      	add	r3, sp, #80	@ 0x50
 800f230:	9301      	str	r3, [sp, #4]
 800f232:	ab15      	add	r3, sp, #84	@ 0x54
 800f234:	9300      	str	r3, [sp, #0]
 800f236:	4658      	mov	r0, fp
 800f238:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800f23c:	f001 fd0a 	bl	8010c54 <__d2b>
 800f240:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800f244:	4681      	mov	r9, r0
 800f246:	2e00      	cmp	r6, #0
 800f248:	d077      	beq.n	800f33a <_dtoa_r+0x1da>
 800f24a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f24e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f250:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800f254:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f258:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800f25c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800f260:	9712      	str	r7, [sp, #72]	@ 0x48
 800f262:	4619      	mov	r1, r3
 800f264:	2200      	movs	r2, #0
 800f266:	4b76      	ldr	r3, [pc, #472]	@ (800f440 <_dtoa_r+0x2e0>)
 800f268:	f7f0 fff8 	bl	800025c <__aeabi_dsub>
 800f26c:	a368      	add	r3, pc, #416	@ (adr r3, 800f410 <_dtoa_r+0x2b0>)
 800f26e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f272:	f7f1 f9ab 	bl	80005cc <__aeabi_dmul>
 800f276:	a368      	add	r3, pc, #416	@ (adr r3, 800f418 <_dtoa_r+0x2b8>)
 800f278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f27c:	f7f0 fff0 	bl	8000260 <__adddf3>
 800f280:	4604      	mov	r4, r0
 800f282:	4630      	mov	r0, r6
 800f284:	460d      	mov	r5, r1
 800f286:	f7f1 f937 	bl	80004f8 <__aeabi_i2d>
 800f28a:	a365      	add	r3, pc, #404	@ (adr r3, 800f420 <_dtoa_r+0x2c0>)
 800f28c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f290:	f7f1 f99c 	bl	80005cc <__aeabi_dmul>
 800f294:	4602      	mov	r2, r0
 800f296:	460b      	mov	r3, r1
 800f298:	4620      	mov	r0, r4
 800f29a:	4629      	mov	r1, r5
 800f29c:	f7f0 ffe0 	bl	8000260 <__adddf3>
 800f2a0:	4604      	mov	r4, r0
 800f2a2:	460d      	mov	r5, r1
 800f2a4:	f7f1 fc42 	bl	8000b2c <__aeabi_d2iz>
 800f2a8:	2200      	movs	r2, #0
 800f2aa:	4607      	mov	r7, r0
 800f2ac:	2300      	movs	r3, #0
 800f2ae:	4620      	mov	r0, r4
 800f2b0:	4629      	mov	r1, r5
 800f2b2:	f7f1 fbfd 	bl	8000ab0 <__aeabi_dcmplt>
 800f2b6:	b140      	cbz	r0, 800f2ca <_dtoa_r+0x16a>
 800f2b8:	4638      	mov	r0, r7
 800f2ba:	f7f1 f91d 	bl	80004f8 <__aeabi_i2d>
 800f2be:	4622      	mov	r2, r4
 800f2c0:	462b      	mov	r3, r5
 800f2c2:	f7f1 fbeb 	bl	8000a9c <__aeabi_dcmpeq>
 800f2c6:	b900      	cbnz	r0, 800f2ca <_dtoa_r+0x16a>
 800f2c8:	3f01      	subs	r7, #1
 800f2ca:	2f16      	cmp	r7, #22
 800f2cc:	d853      	bhi.n	800f376 <_dtoa_r+0x216>
 800f2ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f2d2:	4b5c      	ldr	r3, [pc, #368]	@ (800f444 <_dtoa_r+0x2e4>)
 800f2d4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f2d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2dc:	f7f1 fbe8 	bl	8000ab0 <__aeabi_dcmplt>
 800f2e0:	2800      	cmp	r0, #0
 800f2e2:	d04a      	beq.n	800f37a <_dtoa_r+0x21a>
 800f2e4:	2300      	movs	r3, #0
 800f2e6:	3f01      	subs	r7, #1
 800f2e8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f2ea:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f2ec:	1b9b      	subs	r3, r3, r6
 800f2ee:	1e5a      	subs	r2, r3, #1
 800f2f0:	bf46      	itte	mi
 800f2f2:	f1c3 0801 	rsbmi	r8, r3, #1
 800f2f6:	2300      	movmi	r3, #0
 800f2f8:	f04f 0800 	movpl.w	r8, #0
 800f2fc:	9209      	str	r2, [sp, #36]	@ 0x24
 800f2fe:	bf48      	it	mi
 800f300:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800f302:	2f00      	cmp	r7, #0
 800f304:	db3b      	blt.n	800f37e <_dtoa_r+0x21e>
 800f306:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f308:	970e      	str	r7, [sp, #56]	@ 0x38
 800f30a:	443b      	add	r3, r7
 800f30c:	9309      	str	r3, [sp, #36]	@ 0x24
 800f30e:	2300      	movs	r3, #0
 800f310:	930a      	str	r3, [sp, #40]	@ 0x28
 800f312:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800f314:	2b09      	cmp	r3, #9
 800f316:	d866      	bhi.n	800f3e6 <_dtoa_r+0x286>
 800f318:	2b05      	cmp	r3, #5
 800f31a:	bfc4      	itt	gt
 800f31c:	3b04      	subgt	r3, #4
 800f31e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800f320:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800f322:	bfc8      	it	gt
 800f324:	2400      	movgt	r4, #0
 800f326:	f1a3 0302 	sub.w	r3, r3, #2
 800f32a:	bfd8      	it	le
 800f32c:	2401      	movle	r4, #1
 800f32e:	2b03      	cmp	r3, #3
 800f330:	d864      	bhi.n	800f3fc <_dtoa_r+0x29c>
 800f332:	e8df f003 	tbb	[pc, r3]
 800f336:	382b      	.short	0x382b
 800f338:	5636      	.short	0x5636
 800f33a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800f33e:	441e      	add	r6, r3
 800f340:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800f344:	2b20      	cmp	r3, #32
 800f346:	bfc1      	itttt	gt
 800f348:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800f34c:	fa08 f803 	lslgt.w	r8, r8, r3
 800f350:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800f354:	fa24 f303 	lsrgt.w	r3, r4, r3
 800f358:	bfd6      	itet	le
 800f35a:	f1c3 0320 	rsble	r3, r3, #32
 800f35e:	ea48 0003 	orrgt.w	r0, r8, r3
 800f362:	fa04 f003 	lslle.w	r0, r4, r3
 800f366:	f7f1 f8b7 	bl	80004d8 <__aeabi_ui2d>
 800f36a:	2201      	movs	r2, #1
 800f36c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800f370:	3e01      	subs	r6, #1
 800f372:	9212      	str	r2, [sp, #72]	@ 0x48
 800f374:	e775      	b.n	800f262 <_dtoa_r+0x102>
 800f376:	2301      	movs	r3, #1
 800f378:	e7b6      	b.n	800f2e8 <_dtoa_r+0x188>
 800f37a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800f37c:	e7b5      	b.n	800f2ea <_dtoa_r+0x18a>
 800f37e:	427b      	negs	r3, r7
 800f380:	930a      	str	r3, [sp, #40]	@ 0x28
 800f382:	2300      	movs	r3, #0
 800f384:	eba8 0807 	sub.w	r8, r8, r7
 800f388:	930e      	str	r3, [sp, #56]	@ 0x38
 800f38a:	e7c2      	b.n	800f312 <_dtoa_r+0x1b2>
 800f38c:	2300      	movs	r3, #0
 800f38e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f390:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f392:	2b00      	cmp	r3, #0
 800f394:	dc35      	bgt.n	800f402 <_dtoa_r+0x2a2>
 800f396:	2301      	movs	r3, #1
 800f398:	461a      	mov	r2, r3
 800f39a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800f39e:	9221      	str	r2, [sp, #132]	@ 0x84
 800f3a0:	e00b      	b.n	800f3ba <_dtoa_r+0x25a>
 800f3a2:	2301      	movs	r3, #1
 800f3a4:	e7f3      	b.n	800f38e <_dtoa_r+0x22e>
 800f3a6:	2300      	movs	r3, #0
 800f3a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f3aa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f3ac:	18fb      	adds	r3, r7, r3
 800f3ae:	9308      	str	r3, [sp, #32]
 800f3b0:	3301      	adds	r3, #1
 800f3b2:	2b01      	cmp	r3, #1
 800f3b4:	9307      	str	r3, [sp, #28]
 800f3b6:	bfb8      	it	lt
 800f3b8:	2301      	movlt	r3, #1
 800f3ba:	2100      	movs	r1, #0
 800f3bc:	2204      	movs	r2, #4
 800f3be:	f8db 001c 	ldr.w	r0, [fp, #28]
 800f3c2:	f102 0514 	add.w	r5, r2, #20
 800f3c6:	429d      	cmp	r5, r3
 800f3c8:	d91f      	bls.n	800f40a <_dtoa_r+0x2aa>
 800f3ca:	6041      	str	r1, [r0, #4]
 800f3cc:	4658      	mov	r0, fp
 800f3ce:	f001 f867 	bl	80104a0 <_Balloc>
 800f3d2:	4682      	mov	sl, r0
 800f3d4:	2800      	cmp	r0, #0
 800f3d6:	d139      	bne.n	800f44c <_dtoa_r+0x2ec>
 800f3d8:	4602      	mov	r2, r0
 800f3da:	f240 11af 	movw	r1, #431	@ 0x1af
 800f3de:	4b1a      	ldr	r3, [pc, #104]	@ (800f448 <_dtoa_r+0x2e8>)
 800f3e0:	e6d2      	b.n	800f188 <_dtoa_r+0x28>
 800f3e2:	2301      	movs	r3, #1
 800f3e4:	e7e0      	b.n	800f3a8 <_dtoa_r+0x248>
 800f3e6:	2401      	movs	r4, #1
 800f3e8:	2300      	movs	r3, #0
 800f3ea:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f3ec:	9320      	str	r3, [sp, #128]	@ 0x80
 800f3ee:	f04f 33ff 	mov.w	r3, #4294967295
 800f3f2:	2200      	movs	r2, #0
 800f3f4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800f3f8:	2312      	movs	r3, #18
 800f3fa:	e7d0      	b.n	800f39e <_dtoa_r+0x23e>
 800f3fc:	2301      	movs	r3, #1
 800f3fe:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f400:	e7f5      	b.n	800f3ee <_dtoa_r+0x28e>
 800f402:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f404:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800f408:	e7d7      	b.n	800f3ba <_dtoa_r+0x25a>
 800f40a:	3101      	adds	r1, #1
 800f40c:	0052      	lsls	r2, r2, #1
 800f40e:	e7d8      	b.n	800f3c2 <_dtoa_r+0x262>
 800f410:	636f4361 	.word	0x636f4361
 800f414:	3fd287a7 	.word	0x3fd287a7
 800f418:	8b60c8b3 	.word	0x8b60c8b3
 800f41c:	3fc68a28 	.word	0x3fc68a28
 800f420:	509f79fb 	.word	0x509f79fb
 800f424:	3fd34413 	.word	0x3fd34413
 800f428:	080121b3 	.word	0x080121b3
 800f42c:	08012323 	.word	0x08012323
 800f430:	7ff00000 	.word	0x7ff00000
 800f434:	0801231f 	.word	0x0801231f
 800f438:	080125d3 	.word	0x080125d3
 800f43c:	080125d2 	.word	0x080125d2
 800f440:	3ff80000 	.word	0x3ff80000
 800f444:	08012480 	.word	0x08012480
 800f448:	0801237b 	.word	0x0801237b
 800f44c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800f450:	6018      	str	r0, [r3, #0]
 800f452:	9b07      	ldr	r3, [sp, #28]
 800f454:	2b0e      	cmp	r3, #14
 800f456:	f200 80a4 	bhi.w	800f5a2 <_dtoa_r+0x442>
 800f45a:	2c00      	cmp	r4, #0
 800f45c:	f000 80a1 	beq.w	800f5a2 <_dtoa_r+0x442>
 800f460:	2f00      	cmp	r7, #0
 800f462:	dd33      	ble.n	800f4cc <_dtoa_r+0x36c>
 800f464:	4b86      	ldr	r3, [pc, #536]	@ (800f680 <_dtoa_r+0x520>)
 800f466:	f007 020f 	and.w	r2, r7, #15
 800f46a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f46e:	05f8      	lsls	r0, r7, #23
 800f470:	e9d3 3400 	ldrd	r3, r4, [r3]
 800f474:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800f478:	ea4f 1427 	mov.w	r4, r7, asr #4
 800f47c:	d516      	bpl.n	800f4ac <_dtoa_r+0x34c>
 800f47e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f482:	4b80      	ldr	r3, [pc, #512]	@ (800f684 <_dtoa_r+0x524>)
 800f484:	2603      	movs	r6, #3
 800f486:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f48a:	f7f1 f9c9 	bl	8000820 <__aeabi_ddiv>
 800f48e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f492:	f004 040f 	and.w	r4, r4, #15
 800f496:	4d7b      	ldr	r5, [pc, #492]	@ (800f684 <_dtoa_r+0x524>)
 800f498:	b954      	cbnz	r4, 800f4b0 <_dtoa_r+0x350>
 800f49a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f49e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f4a2:	f7f1 f9bd 	bl	8000820 <__aeabi_ddiv>
 800f4a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f4aa:	e028      	b.n	800f4fe <_dtoa_r+0x39e>
 800f4ac:	2602      	movs	r6, #2
 800f4ae:	e7f2      	b.n	800f496 <_dtoa_r+0x336>
 800f4b0:	07e1      	lsls	r1, r4, #31
 800f4b2:	d508      	bpl.n	800f4c6 <_dtoa_r+0x366>
 800f4b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f4b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f4bc:	f7f1 f886 	bl	80005cc <__aeabi_dmul>
 800f4c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f4c4:	3601      	adds	r6, #1
 800f4c6:	1064      	asrs	r4, r4, #1
 800f4c8:	3508      	adds	r5, #8
 800f4ca:	e7e5      	b.n	800f498 <_dtoa_r+0x338>
 800f4cc:	f000 80d2 	beq.w	800f674 <_dtoa_r+0x514>
 800f4d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f4d4:	427c      	negs	r4, r7
 800f4d6:	4b6a      	ldr	r3, [pc, #424]	@ (800f680 <_dtoa_r+0x520>)
 800f4d8:	f004 020f 	and.w	r2, r4, #15
 800f4dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f4e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4e4:	f7f1 f872 	bl	80005cc <__aeabi_dmul>
 800f4e8:	2602      	movs	r6, #2
 800f4ea:	2300      	movs	r3, #0
 800f4ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f4f0:	4d64      	ldr	r5, [pc, #400]	@ (800f684 <_dtoa_r+0x524>)
 800f4f2:	1124      	asrs	r4, r4, #4
 800f4f4:	2c00      	cmp	r4, #0
 800f4f6:	f040 80b2 	bne.w	800f65e <_dtoa_r+0x4fe>
 800f4fa:	2b00      	cmp	r3, #0
 800f4fc:	d1d3      	bne.n	800f4a6 <_dtoa_r+0x346>
 800f4fe:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800f502:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f504:	2b00      	cmp	r3, #0
 800f506:	f000 80b7 	beq.w	800f678 <_dtoa_r+0x518>
 800f50a:	2200      	movs	r2, #0
 800f50c:	4620      	mov	r0, r4
 800f50e:	4629      	mov	r1, r5
 800f510:	4b5d      	ldr	r3, [pc, #372]	@ (800f688 <_dtoa_r+0x528>)
 800f512:	f7f1 facd 	bl	8000ab0 <__aeabi_dcmplt>
 800f516:	2800      	cmp	r0, #0
 800f518:	f000 80ae 	beq.w	800f678 <_dtoa_r+0x518>
 800f51c:	9b07      	ldr	r3, [sp, #28]
 800f51e:	2b00      	cmp	r3, #0
 800f520:	f000 80aa 	beq.w	800f678 <_dtoa_r+0x518>
 800f524:	9b08      	ldr	r3, [sp, #32]
 800f526:	2b00      	cmp	r3, #0
 800f528:	dd37      	ble.n	800f59a <_dtoa_r+0x43a>
 800f52a:	1e7b      	subs	r3, r7, #1
 800f52c:	4620      	mov	r0, r4
 800f52e:	9304      	str	r3, [sp, #16]
 800f530:	2200      	movs	r2, #0
 800f532:	4629      	mov	r1, r5
 800f534:	4b55      	ldr	r3, [pc, #340]	@ (800f68c <_dtoa_r+0x52c>)
 800f536:	f7f1 f849 	bl	80005cc <__aeabi_dmul>
 800f53a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f53e:	9c08      	ldr	r4, [sp, #32]
 800f540:	3601      	adds	r6, #1
 800f542:	4630      	mov	r0, r6
 800f544:	f7f0 ffd8 	bl	80004f8 <__aeabi_i2d>
 800f548:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f54c:	f7f1 f83e 	bl	80005cc <__aeabi_dmul>
 800f550:	2200      	movs	r2, #0
 800f552:	4b4f      	ldr	r3, [pc, #316]	@ (800f690 <_dtoa_r+0x530>)
 800f554:	f7f0 fe84 	bl	8000260 <__adddf3>
 800f558:	4605      	mov	r5, r0
 800f55a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800f55e:	2c00      	cmp	r4, #0
 800f560:	f040 809a 	bne.w	800f698 <_dtoa_r+0x538>
 800f564:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f568:	2200      	movs	r2, #0
 800f56a:	4b4a      	ldr	r3, [pc, #296]	@ (800f694 <_dtoa_r+0x534>)
 800f56c:	f7f0 fe76 	bl	800025c <__aeabi_dsub>
 800f570:	4602      	mov	r2, r0
 800f572:	460b      	mov	r3, r1
 800f574:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f578:	462a      	mov	r2, r5
 800f57a:	4633      	mov	r3, r6
 800f57c:	f7f1 fab6 	bl	8000aec <__aeabi_dcmpgt>
 800f580:	2800      	cmp	r0, #0
 800f582:	f040 828e 	bne.w	800faa2 <_dtoa_r+0x942>
 800f586:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f58a:	462a      	mov	r2, r5
 800f58c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800f590:	f7f1 fa8e 	bl	8000ab0 <__aeabi_dcmplt>
 800f594:	2800      	cmp	r0, #0
 800f596:	f040 8127 	bne.w	800f7e8 <_dtoa_r+0x688>
 800f59a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800f59e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800f5a2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800f5a4:	2b00      	cmp	r3, #0
 800f5a6:	f2c0 8163 	blt.w	800f870 <_dtoa_r+0x710>
 800f5aa:	2f0e      	cmp	r7, #14
 800f5ac:	f300 8160 	bgt.w	800f870 <_dtoa_r+0x710>
 800f5b0:	4b33      	ldr	r3, [pc, #204]	@ (800f680 <_dtoa_r+0x520>)
 800f5b2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f5b6:	e9d3 3400 	ldrd	r3, r4, [r3]
 800f5ba:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800f5be:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	da03      	bge.n	800f5cc <_dtoa_r+0x46c>
 800f5c4:	9b07      	ldr	r3, [sp, #28]
 800f5c6:	2b00      	cmp	r3, #0
 800f5c8:	f340 8100 	ble.w	800f7cc <_dtoa_r+0x66c>
 800f5cc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800f5d0:	4656      	mov	r6, sl
 800f5d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f5d6:	4620      	mov	r0, r4
 800f5d8:	4629      	mov	r1, r5
 800f5da:	f7f1 f921 	bl	8000820 <__aeabi_ddiv>
 800f5de:	f7f1 faa5 	bl	8000b2c <__aeabi_d2iz>
 800f5e2:	4680      	mov	r8, r0
 800f5e4:	f7f0 ff88 	bl	80004f8 <__aeabi_i2d>
 800f5e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f5ec:	f7f0 ffee 	bl	80005cc <__aeabi_dmul>
 800f5f0:	4602      	mov	r2, r0
 800f5f2:	460b      	mov	r3, r1
 800f5f4:	4620      	mov	r0, r4
 800f5f6:	4629      	mov	r1, r5
 800f5f8:	f7f0 fe30 	bl	800025c <__aeabi_dsub>
 800f5fc:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800f600:	9d07      	ldr	r5, [sp, #28]
 800f602:	f806 4b01 	strb.w	r4, [r6], #1
 800f606:	eba6 040a 	sub.w	r4, r6, sl
 800f60a:	42a5      	cmp	r5, r4
 800f60c:	4602      	mov	r2, r0
 800f60e:	460b      	mov	r3, r1
 800f610:	f040 8116 	bne.w	800f840 <_dtoa_r+0x6e0>
 800f614:	f7f0 fe24 	bl	8000260 <__adddf3>
 800f618:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f61c:	4604      	mov	r4, r0
 800f61e:	460d      	mov	r5, r1
 800f620:	f7f1 fa64 	bl	8000aec <__aeabi_dcmpgt>
 800f624:	2800      	cmp	r0, #0
 800f626:	f040 80f8 	bne.w	800f81a <_dtoa_r+0x6ba>
 800f62a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f62e:	4620      	mov	r0, r4
 800f630:	4629      	mov	r1, r5
 800f632:	f7f1 fa33 	bl	8000a9c <__aeabi_dcmpeq>
 800f636:	b118      	cbz	r0, 800f640 <_dtoa_r+0x4e0>
 800f638:	f018 0f01 	tst.w	r8, #1
 800f63c:	f040 80ed 	bne.w	800f81a <_dtoa_r+0x6ba>
 800f640:	4649      	mov	r1, r9
 800f642:	4658      	mov	r0, fp
 800f644:	f000 ff6c 	bl	8010520 <_Bfree>
 800f648:	2300      	movs	r3, #0
 800f64a:	7033      	strb	r3, [r6, #0]
 800f64c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800f64e:	3701      	adds	r7, #1
 800f650:	601f      	str	r7, [r3, #0]
 800f652:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800f654:	2b00      	cmp	r3, #0
 800f656:	f000 8320 	beq.w	800fc9a <_dtoa_r+0xb3a>
 800f65a:	601e      	str	r6, [r3, #0]
 800f65c:	e31d      	b.n	800fc9a <_dtoa_r+0xb3a>
 800f65e:	07e2      	lsls	r2, r4, #31
 800f660:	d505      	bpl.n	800f66e <_dtoa_r+0x50e>
 800f662:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f666:	f7f0 ffb1 	bl	80005cc <__aeabi_dmul>
 800f66a:	2301      	movs	r3, #1
 800f66c:	3601      	adds	r6, #1
 800f66e:	1064      	asrs	r4, r4, #1
 800f670:	3508      	adds	r5, #8
 800f672:	e73f      	b.n	800f4f4 <_dtoa_r+0x394>
 800f674:	2602      	movs	r6, #2
 800f676:	e742      	b.n	800f4fe <_dtoa_r+0x39e>
 800f678:	9c07      	ldr	r4, [sp, #28]
 800f67a:	9704      	str	r7, [sp, #16]
 800f67c:	e761      	b.n	800f542 <_dtoa_r+0x3e2>
 800f67e:	bf00      	nop
 800f680:	08012480 	.word	0x08012480
 800f684:	08012458 	.word	0x08012458
 800f688:	3ff00000 	.word	0x3ff00000
 800f68c:	40240000 	.word	0x40240000
 800f690:	401c0000 	.word	0x401c0000
 800f694:	40140000 	.word	0x40140000
 800f698:	4b70      	ldr	r3, [pc, #448]	@ (800f85c <_dtoa_r+0x6fc>)
 800f69a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f69c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f6a0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f6a4:	4454      	add	r4, sl
 800f6a6:	2900      	cmp	r1, #0
 800f6a8:	d045      	beq.n	800f736 <_dtoa_r+0x5d6>
 800f6aa:	2000      	movs	r0, #0
 800f6ac:	496c      	ldr	r1, [pc, #432]	@ (800f860 <_dtoa_r+0x700>)
 800f6ae:	f7f1 f8b7 	bl	8000820 <__aeabi_ddiv>
 800f6b2:	4633      	mov	r3, r6
 800f6b4:	462a      	mov	r2, r5
 800f6b6:	f7f0 fdd1 	bl	800025c <__aeabi_dsub>
 800f6ba:	4656      	mov	r6, sl
 800f6bc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f6c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f6c4:	f7f1 fa32 	bl	8000b2c <__aeabi_d2iz>
 800f6c8:	4605      	mov	r5, r0
 800f6ca:	f7f0 ff15 	bl	80004f8 <__aeabi_i2d>
 800f6ce:	4602      	mov	r2, r0
 800f6d0:	460b      	mov	r3, r1
 800f6d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f6d6:	f7f0 fdc1 	bl	800025c <__aeabi_dsub>
 800f6da:	4602      	mov	r2, r0
 800f6dc:	460b      	mov	r3, r1
 800f6de:	3530      	adds	r5, #48	@ 0x30
 800f6e0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f6e4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f6e8:	f806 5b01 	strb.w	r5, [r6], #1
 800f6ec:	f7f1 f9e0 	bl	8000ab0 <__aeabi_dcmplt>
 800f6f0:	2800      	cmp	r0, #0
 800f6f2:	d163      	bne.n	800f7bc <_dtoa_r+0x65c>
 800f6f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f6f8:	2000      	movs	r0, #0
 800f6fa:	495a      	ldr	r1, [pc, #360]	@ (800f864 <_dtoa_r+0x704>)
 800f6fc:	f7f0 fdae 	bl	800025c <__aeabi_dsub>
 800f700:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f704:	f7f1 f9d4 	bl	8000ab0 <__aeabi_dcmplt>
 800f708:	2800      	cmp	r0, #0
 800f70a:	f040 8087 	bne.w	800f81c <_dtoa_r+0x6bc>
 800f70e:	42a6      	cmp	r6, r4
 800f710:	f43f af43 	beq.w	800f59a <_dtoa_r+0x43a>
 800f714:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800f718:	2200      	movs	r2, #0
 800f71a:	4b53      	ldr	r3, [pc, #332]	@ (800f868 <_dtoa_r+0x708>)
 800f71c:	f7f0 ff56 	bl	80005cc <__aeabi_dmul>
 800f720:	2200      	movs	r2, #0
 800f722:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f726:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f72a:	4b4f      	ldr	r3, [pc, #316]	@ (800f868 <_dtoa_r+0x708>)
 800f72c:	f7f0 ff4e 	bl	80005cc <__aeabi_dmul>
 800f730:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f734:	e7c4      	b.n	800f6c0 <_dtoa_r+0x560>
 800f736:	4631      	mov	r1, r6
 800f738:	4628      	mov	r0, r5
 800f73a:	f7f0 ff47 	bl	80005cc <__aeabi_dmul>
 800f73e:	4656      	mov	r6, sl
 800f740:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f744:	9413      	str	r4, [sp, #76]	@ 0x4c
 800f746:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f74a:	f7f1 f9ef 	bl	8000b2c <__aeabi_d2iz>
 800f74e:	4605      	mov	r5, r0
 800f750:	f7f0 fed2 	bl	80004f8 <__aeabi_i2d>
 800f754:	4602      	mov	r2, r0
 800f756:	460b      	mov	r3, r1
 800f758:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f75c:	f7f0 fd7e 	bl	800025c <__aeabi_dsub>
 800f760:	4602      	mov	r2, r0
 800f762:	460b      	mov	r3, r1
 800f764:	3530      	adds	r5, #48	@ 0x30
 800f766:	f806 5b01 	strb.w	r5, [r6], #1
 800f76a:	42a6      	cmp	r6, r4
 800f76c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f770:	f04f 0200 	mov.w	r2, #0
 800f774:	d124      	bne.n	800f7c0 <_dtoa_r+0x660>
 800f776:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800f77a:	4b39      	ldr	r3, [pc, #228]	@ (800f860 <_dtoa_r+0x700>)
 800f77c:	f7f0 fd70 	bl	8000260 <__adddf3>
 800f780:	4602      	mov	r2, r0
 800f782:	460b      	mov	r3, r1
 800f784:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f788:	f7f1 f9b0 	bl	8000aec <__aeabi_dcmpgt>
 800f78c:	2800      	cmp	r0, #0
 800f78e:	d145      	bne.n	800f81c <_dtoa_r+0x6bc>
 800f790:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f794:	2000      	movs	r0, #0
 800f796:	4932      	ldr	r1, [pc, #200]	@ (800f860 <_dtoa_r+0x700>)
 800f798:	f7f0 fd60 	bl	800025c <__aeabi_dsub>
 800f79c:	4602      	mov	r2, r0
 800f79e:	460b      	mov	r3, r1
 800f7a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f7a4:	f7f1 f984 	bl	8000ab0 <__aeabi_dcmplt>
 800f7a8:	2800      	cmp	r0, #0
 800f7aa:	f43f aef6 	beq.w	800f59a <_dtoa_r+0x43a>
 800f7ae:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800f7b0:	1e73      	subs	r3, r6, #1
 800f7b2:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f7b4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f7b8:	2b30      	cmp	r3, #48	@ 0x30
 800f7ba:	d0f8      	beq.n	800f7ae <_dtoa_r+0x64e>
 800f7bc:	9f04      	ldr	r7, [sp, #16]
 800f7be:	e73f      	b.n	800f640 <_dtoa_r+0x4e0>
 800f7c0:	4b29      	ldr	r3, [pc, #164]	@ (800f868 <_dtoa_r+0x708>)
 800f7c2:	f7f0 ff03 	bl	80005cc <__aeabi_dmul>
 800f7c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f7ca:	e7bc      	b.n	800f746 <_dtoa_r+0x5e6>
 800f7cc:	d10c      	bne.n	800f7e8 <_dtoa_r+0x688>
 800f7ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f7d2:	2200      	movs	r2, #0
 800f7d4:	4b25      	ldr	r3, [pc, #148]	@ (800f86c <_dtoa_r+0x70c>)
 800f7d6:	f7f0 fef9 	bl	80005cc <__aeabi_dmul>
 800f7da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f7de:	f7f1 f97b 	bl	8000ad8 <__aeabi_dcmpge>
 800f7e2:	2800      	cmp	r0, #0
 800f7e4:	f000 815b 	beq.w	800fa9e <_dtoa_r+0x93e>
 800f7e8:	2400      	movs	r4, #0
 800f7ea:	4625      	mov	r5, r4
 800f7ec:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f7ee:	4656      	mov	r6, sl
 800f7f0:	43db      	mvns	r3, r3
 800f7f2:	9304      	str	r3, [sp, #16]
 800f7f4:	2700      	movs	r7, #0
 800f7f6:	4621      	mov	r1, r4
 800f7f8:	4658      	mov	r0, fp
 800f7fa:	f000 fe91 	bl	8010520 <_Bfree>
 800f7fe:	2d00      	cmp	r5, #0
 800f800:	d0dc      	beq.n	800f7bc <_dtoa_r+0x65c>
 800f802:	b12f      	cbz	r7, 800f810 <_dtoa_r+0x6b0>
 800f804:	42af      	cmp	r7, r5
 800f806:	d003      	beq.n	800f810 <_dtoa_r+0x6b0>
 800f808:	4639      	mov	r1, r7
 800f80a:	4658      	mov	r0, fp
 800f80c:	f000 fe88 	bl	8010520 <_Bfree>
 800f810:	4629      	mov	r1, r5
 800f812:	4658      	mov	r0, fp
 800f814:	f000 fe84 	bl	8010520 <_Bfree>
 800f818:	e7d0      	b.n	800f7bc <_dtoa_r+0x65c>
 800f81a:	9704      	str	r7, [sp, #16]
 800f81c:	4633      	mov	r3, r6
 800f81e:	461e      	mov	r6, r3
 800f820:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f824:	2a39      	cmp	r2, #57	@ 0x39
 800f826:	d107      	bne.n	800f838 <_dtoa_r+0x6d8>
 800f828:	459a      	cmp	sl, r3
 800f82a:	d1f8      	bne.n	800f81e <_dtoa_r+0x6be>
 800f82c:	9a04      	ldr	r2, [sp, #16]
 800f82e:	3201      	adds	r2, #1
 800f830:	9204      	str	r2, [sp, #16]
 800f832:	2230      	movs	r2, #48	@ 0x30
 800f834:	f88a 2000 	strb.w	r2, [sl]
 800f838:	781a      	ldrb	r2, [r3, #0]
 800f83a:	3201      	adds	r2, #1
 800f83c:	701a      	strb	r2, [r3, #0]
 800f83e:	e7bd      	b.n	800f7bc <_dtoa_r+0x65c>
 800f840:	2200      	movs	r2, #0
 800f842:	4b09      	ldr	r3, [pc, #36]	@ (800f868 <_dtoa_r+0x708>)
 800f844:	f7f0 fec2 	bl	80005cc <__aeabi_dmul>
 800f848:	2200      	movs	r2, #0
 800f84a:	2300      	movs	r3, #0
 800f84c:	4604      	mov	r4, r0
 800f84e:	460d      	mov	r5, r1
 800f850:	f7f1 f924 	bl	8000a9c <__aeabi_dcmpeq>
 800f854:	2800      	cmp	r0, #0
 800f856:	f43f aebc 	beq.w	800f5d2 <_dtoa_r+0x472>
 800f85a:	e6f1      	b.n	800f640 <_dtoa_r+0x4e0>
 800f85c:	08012480 	.word	0x08012480
 800f860:	3fe00000 	.word	0x3fe00000
 800f864:	3ff00000 	.word	0x3ff00000
 800f868:	40240000 	.word	0x40240000
 800f86c:	40140000 	.word	0x40140000
 800f870:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800f872:	2a00      	cmp	r2, #0
 800f874:	f000 80db 	beq.w	800fa2e <_dtoa_r+0x8ce>
 800f878:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800f87a:	2a01      	cmp	r2, #1
 800f87c:	f300 80bf 	bgt.w	800f9fe <_dtoa_r+0x89e>
 800f880:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800f882:	2a00      	cmp	r2, #0
 800f884:	f000 80b7 	beq.w	800f9f6 <_dtoa_r+0x896>
 800f888:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800f88c:	4646      	mov	r6, r8
 800f88e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800f890:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f892:	2101      	movs	r1, #1
 800f894:	441a      	add	r2, r3
 800f896:	4658      	mov	r0, fp
 800f898:	4498      	add	r8, r3
 800f89a:	9209      	str	r2, [sp, #36]	@ 0x24
 800f89c:	f000 ff3e 	bl	801071c <__i2b>
 800f8a0:	4605      	mov	r5, r0
 800f8a2:	b15e      	cbz	r6, 800f8bc <_dtoa_r+0x75c>
 800f8a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	dd08      	ble.n	800f8bc <_dtoa_r+0x75c>
 800f8aa:	42b3      	cmp	r3, r6
 800f8ac:	bfa8      	it	ge
 800f8ae:	4633      	movge	r3, r6
 800f8b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f8b2:	eba8 0803 	sub.w	r8, r8, r3
 800f8b6:	1af6      	subs	r6, r6, r3
 800f8b8:	1ad3      	subs	r3, r2, r3
 800f8ba:	9309      	str	r3, [sp, #36]	@ 0x24
 800f8bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f8be:	b1f3      	cbz	r3, 800f8fe <_dtoa_r+0x79e>
 800f8c0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f8c2:	2b00      	cmp	r3, #0
 800f8c4:	f000 80b7 	beq.w	800fa36 <_dtoa_r+0x8d6>
 800f8c8:	b18c      	cbz	r4, 800f8ee <_dtoa_r+0x78e>
 800f8ca:	4629      	mov	r1, r5
 800f8cc:	4622      	mov	r2, r4
 800f8ce:	4658      	mov	r0, fp
 800f8d0:	f000 ffe2 	bl	8010898 <__pow5mult>
 800f8d4:	464a      	mov	r2, r9
 800f8d6:	4601      	mov	r1, r0
 800f8d8:	4605      	mov	r5, r0
 800f8da:	4658      	mov	r0, fp
 800f8dc:	f000 ff34 	bl	8010748 <__multiply>
 800f8e0:	4649      	mov	r1, r9
 800f8e2:	9004      	str	r0, [sp, #16]
 800f8e4:	4658      	mov	r0, fp
 800f8e6:	f000 fe1b 	bl	8010520 <_Bfree>
 800f8ea:	9b04      	ldr	r3, [sp, #16]
 800f8ec:	4699      	mov	r9, r3
 800f8ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f8f0:	1b1a      	subs	r2, r3, r4
 800f8f2:	d004      	beq.n	800f8fe <_dtoa_r+0x79e>
 800f8f4:	4649      	mov	r1, r9
 800f8f6:	4658      	mov	r0, fp
 800f8f8:	f000 ffce 	bl	8010898 <__pow5mult>
 800f8fc:	4681      	mov	r9, r0
 800f8fe:	2101      	movs	r1, #1
 800f900:	4658      	mov	r0, fp
 800f902:	f000 ff0b 	bl	801071c <__i2b>
 800f906:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f908:	4604      	mov	r4, r0
 800f90a:	2b00      	cmp	r3, #0
 800f90c:	f000 81c9 	beq.w	800fca2 <_dtoa_r+0xb42>
 800f910:	461a      	mov	r2, r3
 800f912:	4601      	mov	r1, r0
 800f914:	4658      	mov	r0, fp
 800f916:	f000 ffbf 	bl	8010898 <__pow5mult>
 800f91a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800f91c:	4604      	mov	r4, r0
 800f91e:	2b01      	cmp	r3, #1
 800f920:	f300 808f 	bgt.w	800fa42 <_dtoa_r+0x8e2>
 800f924:	9b02      	ldr	r3, [sp, #8]
 800f926:	2b00      	cmp	r3, #0
 800f928:	f040 8087 	bne.w	800fa3a <_dtoa_r+0x8da>
 800f92c:	9b03      	ldr	r3, [sp, #12]
 800f92e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f932:	2b00      	cmp	r3, #0
 800f934:	f040 8083 	bne.w	800fa3e <_dtoa_r+0x8de>
 800f938:	9b03      	ldr	r3, [sp, #12]
 800f93a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f93e:	0d1b      	lsrs	r3, r3, #20
 800f940:	051b      	lsls	r3, r3, #20
 800f942:	b12b      	cbz	r3, 800f950 <_dtoa_r+0x7f0>
 800f944:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f946:	f108 0801 	add.w	r8, r8, #1
 800f94a:	3301      	adds	r3, #1
 800f94c:	9309      	str	r3, [sp, #36]	@ 0x24
 800f94e:	2301      	movs	r3, #1
 800f950:	930a      	str	r3, [sp, #40]	@ 0x28
 800f952:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f954:	2b00      	cmp	r3, #0
 800f956:	f000 81aa 	beq.w	800fcae <_dtoa_r+0xb4e>
 800f95a:	6923      	ldr	r3, [r4, #16]
 800f95c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f960:	6918      	ldr	r0, [r3, #16]
 800f962:	f000 fe8f 	bl	8010684 <__hi0bits>
 800f966:	f1c0 0020 	rsb	r0, r0, #32
 800f96a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f96c:	4418      	add	r0, r3
 800f96e:	f010 001f 	ands.w	r0, r0, #31
 800f972:	d071      	beq.n	800fa58 <_dtoa_r+0x8f8>
 800f974:	f1c0 0320 	rsb	r3, r0, #32
 800f978:	2b04      	cmp	r3, #4
 800f97a:	dd65      	ble.n	800fa48 <_dtoa_r+0x8e8>
 800f97c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f97e:	f1c0 001c 	rsb	r0, r0, #28
 800f982:	4403      	add	r3, r0
 800f984:	4480      	add	r8, r0
 800f986:	4406      	add	r6, r0
 800f988:	9309      	str	r3, [sp, #36]	@ 0x24
 800f98a:	f1b8 0f00 	cmp.w	r8, #0
 800f98e:	dd05      	ble.n	800f99c <_dtoa_r+0x83c>
 800f990:	4649      	mov	r1, r9
 800f992:	4642      	mov	r2, r8
 800f994:	4658      	mov	r0, fp
 800f996:	f000 ffd9 	bl	801094c <__lshift>
 800f99a:	4681      	mov	r9, r0
 800f99c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f99e:	2b00      	cmp	r3, #0
 800f9a0:	dd05      	ble.n	800f9ae <_dtoa_r+0x84e>
 800f9a2:	4621      	mov	r1, r4
 800f9a4:	461a      	mov	r2, r3
 800f9a6:	4658      	mov	r0, fp
 800f9a8:	f000 ffd0 	bl	801094c <__lshift>
 800f9ac:	4604      	mov	r4, r0
 800f9ae:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f9b0:	2b00      	cmp	r3, #0
 800f9b2:	d053      	beq.n	800fa5c <_dtoa_r+0x8fc>
 800f9b4:	4621      	mov	r1, r4
 800f9b6:	4648      	mov	r0, r9
 800f9b8:	f001 f834 	bl	8010a24 <__mcmp>
 800f9bc:	2800      	cmp	r0, #0
 800f9be:	da4d      	bge.n	800fa5c <_dtoa_r+0x8fc>
 800f9c0:	1e7b      	subs	r3, r7, #1
 800f9c2:	4649      	mov	r1, r9
 800f9c4:	9304      	str	r3, [sp, #16]
 800f9c6:	220a      	movs	r2, #10
 800f9c8:	2300      	movs	r3, #0
 800f9ca:	4658      	mov	r0, fp
 800f9cc:	f000 fdca 	bl	8010564 <__multadd>
 800f9d0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f9d2:	4681      	mov	r9, r0
 800f9d4:	2b00      	cmp	r3, #0
 800f9d6:	f000 816c 	beq.w	800fcb2 <_dtoa_r+0xb52>
 800f9da:	2300      	movs	r3, #0
 800f9dc:	4629      	mov	r1, r5
 800f9de:	220a      	movs	r2, #10
 800f9e0:	4658      	mov	r0, fp
 800f9e2:	f000 fdbf 	bl	8010564 <__multadd>
 800f9e6:	9b08      	ldr	r3, [sp, #32]
 800f9e8:	4605      	mov	r5, r0
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	dc61      	bgt.n	800fab2 <_dtoa_r+0x952>
 800f9ee:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800f9f0:	2b02      	cmp	r3, #2
 800f9f2:	dc3b      	bgt.n	800fa6c <_dtoa_r+0x90c>
 800f9f4:	e05d      	b.n	800fab2 <_dtoa_r+0x952>
 800f9f6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f9f8:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800f9fc:	e746      	b.n	800f88c <_dtoa_r+0x72c>
 800f9fe:	9b07      	ldr	r3, [sp, #28]
 800fa00:	1e5c      	subs	r4, r3, #1
 800fa02:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fa04:	42a3      	cmp	r3, r4
 800fa06:	bfbf      	itttt	lt
 800fa08:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800fa0a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800fa0c:	1ae3      	sublt	r3, r4, r3
 800fa0e:	18d2      	addlt	r2, r2, r3
 800fa10:	bfa8      	it	ge
 800fa12:	1b1c      	subge	r4, r3, r4
 800fa14:	9b07      	ldr	r3, [sp, #28]
 800fa16:	bfbe      	ittt	lt
 800fa18:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800fa1a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800fa1c:	2400      	movlt	r4, #0
 800fa1e:	2b00      	cmp	r3, #0
 800fa20:	bfb5      	itete	lt
 800fa22:	eba8 0603 	sublt.w	r6, r8, r3
 800fa26:	4646      	movge	r6, r8
 800fa28:	2300      	movlt	r3, #0
 800fa2a:	9b07      	ldrge	r3, [sp, #28]
 800fa2c:	e730      	b.n	800f890 <_dtoa_r+0x730>
 800fa2e:	4646      	mov	r6, r8
 800fa30:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800fa32:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800fa34:	e735      	b.n	800f8a2 <_dtoa_r+0x742>
 800fa36:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fa38:	e75c      	b.n	800f8f4 <_dtoa_r+0x794>
 800fa3a:	2300      	movs	r3, #0
 800fa3c:	e788      	b.n	800f950 <_dtoa_r+0x7f0>
 800fa3e:	9b02      	ldr	r3, [sp, #8]
 800fa40:	e786      	b.n	800f950 <_dtoa_r+0x7f0>
 800fa42:	2300      	movs	r3, #0
 800fa44:	930a      	str	r3, [sp, #40]	@ 0x28
 800fa46:	e788      	b.n	800f95a <_dtoa_r+0x7fa>
 800fa48:	d09f      	beq.n	800f98a <_dtoa_r+0x82a>
 800fa4a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fa4c:	331c      	adds	r3, #28
 800fa4e:	441a      	add	r2, r3
 800fa50:	4498      	add	r8, r3
 800fa52:	441e      	add	r6, r3
 800fa54:	9209      	str	r2, [sp, #36]	@ 0x24
 800fa56:	e798      	b.n	800f98a <_dtoa_r+0x82a>
 800fa58:	4603      	mov	r3, r0
 800fa5a:	e7f6      	b.n	800fa4a <_dtoa_r+0x8ea>
 800fa5c:	9b07      	ldr	r3, [sp, #28]
 800fa5e:	9704      	str	r7, [sp, #16]
 800fa60:	2b00      	cmp	r3, #0
 800fa62:	dc20      	bgt.n	800faa6 <_dtoa_r+0x946>
 800fa64:	9308      	str	r3, [sp, #32]
 800fa66:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800fa68:	2b02      	cmp	r3, #2
 800fa6a:	dd1e      	ble.n	800faaa <_dtoa_r+0x94a>
 800fa6c:	9b08      	ldr	r3, [sp, #32]
 800fa6e:	2b00      	cmp	r3, #0
 800fa70:	f47f aebc 	bne.w	800f7ec <_dtoa_r+0x68c>
 800fa74:	4621      	mov	r1, r4
 800fa76:	2205      	movs	r2, #5
 800fa78:	4658      	mov	r0, fp
 800fa7a:	f000 fd73 	bl	8010564 <__multadd>
 800fa7e:	4601      	mov	r1, r0
 800fa80:	4604      	mov	r4, r0
 800fa82:	4648      	mov	r0, r9
 800fa84:	f000 ffce 	bl	8010a24 <__mcmp>
 800fa88:	2800      	cmp	r0, #0
 800fa8a:	f77f aeaf 	ble.w	800f7ec <_dtoa_r+0x68c>
 800fa8e:	2331      	movs	r3, #49	@ 0x31
 800fa90:	4656      	mov	r6, sl
 800fa92:	f806 3b01 	strb.w	r3, [r6], #1
 800fa96:	9b04      	ldr	r3, [sp, #16]
 800fa98:	3301      	adds	r3, #1
 800fa9a:	9304      	str	r3, [sp, #16]
 800fa9c:	e6aa      	b.n	800f7f4 <_dtoa_r+0x694>
 800fa9e:	9c07      	ldr	r4, [sp, #28]
 800faa0:	9704      	str	r7, [sp, #16]
 800faa2:	4625      	mov	r5, r4
 800faa4:	e7f3      	b.n	800fa8e <_dtoa_r+0x92e>
 800faa6:	9b07      	ldr	r3, [sp, #28]
 800faa8:	9308      	str	r3, [sp, #32]
 800faaa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800faac:	2b00      	cmp	r3, #0
 800faae:	f000 8104 	beq.w	800fcba <_dtoa_r+0xb5a>
 800fab2:	2e00      	cmp	r6, #0
 800fab4:	dd05      	ble.n	800fac2 <_dtoa_r+0x962>
 800fab6:	4629      	mov	r1, r5
 800fab8:	4632      	mov	r2, r6
 800faba:	4658      	mov	r0, fp
 800fabc:	f000 ff46 	bl	801094c <__lshift>
 800fac0:	4605      	mov	r5, r0
 800fac2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fac4:	2b00      	cmp	r3, #0
 800fac6:	d05a      	beq.n	800fb7e <_dtoa_r+0xa1e>
 800fac8:	4658      	mov	r0, fp
 800faca:	6869      	ldr	r1, [r5, #4]
 800facc:	f000 fce8 	bl	80104a0 <_Balloc>
 800fad0:	4606      	mov	r6, r0
 800fad2:	b928      	cbnz	r0, 800fae0 <_dtoa_r+0x980>
 800fad4:	4602      	mov	r2, r0
 800fad6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800fada:	4b83      	ldr	r3, [pc, #524]	@ (800fce8 <_dtoa_r+0xb88>)
 800fadc:	f7ff bb54 	b.w	800f188 <_dtoa_r+0x28>
 800fae0:	692a      	ldr	r2, [r5, #16]
 800fae2:	f105 010c 	add.w	r1, r5, #12
 800fae6:	3202      	adds	r2, #2
 800fae8:	0092      	lsls	r2, r2, #2
 800faea:	300c      	adds	r0, #12
 800faec:	f7ff fa6f 	bl	800efce <memcpy>
 800faf0:	2201      	movs	r2, #1
 800faf2:	4631      	mov	r1, r6
 800faf4:	4658      	mov	r0, fp
 800faf6:	f000 ff29 	bl	801094c <__lshift>
 800fafa:	462f      	mov	r7, r5
 800fafc:	4605      	mov	r5, r0
 800fafe:	f10a 0301 	add.w	r3, sl, #1
 800fb02:	9307      	str	r3, [sp, #28]
 800fb04:	9b08      	ldr	r3, [sp, #32]
 800fb06:	4453      	add	r3, sl
 800fb08:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fb0a:	9b02      	ldr	r3, [sp, #8]
 800fb0c:	f003 0301 	and.w	r3, r3, #1
 800fb10:	930a      	str	r3, [sp, #40]	@ 0x28
 800fb12:	9b07      	ldr	r3, [sp, #28]
 800fb14:	4621      	mov	r1, r4
 800fb16:	3b01      	subs	r3, #1
 800fb18:	4648      	mov	r0, r9
 800fb1a:	9302      	str	r3, [sp, #8]
 800fb1c:	f7ff fa96 	bl	800f04c <quorem>
 800fb20:	4639      	mov	r1, r7
 800fb22:	9008      	str	r0, [sp, #32]
 800fb24:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800fb28:	4648      	mov	r0, r9
 800fb2a:	f000 ff7b 	bl	8010a24 <__mcmp>
 800fb2e:	462a      	mov	r2, r5
 800fb30:	9009      	str	r0, [sp, #36]	@ 0x24
 800fb32:	4621      	mov	r1, r4
 800fb34:	4658      	mov	r0, fp
 800fb36:	f000 ff91 	bl	8010a5c <__mdiff>
 800fb3a:	68c2      	ldr	r2, [r0, #12]
 800fb3c:	4606      	mov	r6, r0
 800fb3e:	bb02      	cbnz	r2, 800fb82 <_dtoa_r+0xa22>
 800fb40:	4601      	mov	r1, r0
 800fb42:	4648      	mov	r0, r9
 800fb44:	f000 ff6e 	bl	8010a24 <__mcmp>
 800fb48:	4602      	mov	r2, r0
 800fb4a:	4631      	mov	r1, r6
 800fb4c:	4658      	mov	r0, fp
 800fb4e:	920c      	str	r2, [sp, #48]	@ 0x30
 800fb50:	f000 fce6 	bl	8010520 <_Bfree>
 800fb54:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800fb56:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800fb58:	9e07      	ldr	r6, [sp, #28]
 800fb5a:	ea43 0102 	orr.w	r1, r3, r2
 800fb5e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fb60:	4319      	orrs	r1, r3
 800fb62:	d110      	bne.n	800fb86 <_dtoa_r+0xa26>
 800fb64:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800fb68:	d029      	beq.n	800fbbe <_dtoa_r+0xa5e>
 800fb6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fb6c:	2b00      	cmp	r3, #0
 800fb6e:	dd02      	ble.n	800fb76 <_dtoa_r+0xa16>
 800fb70:	9b08      	ldr	r3, [sp, #32]
 800fb72:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800fb76:	9b02      	ldr	r3, [sp, #8]
 800fb78:	f883 8000 	strb.w	r8, [r3]
 800fb7c:	e63b      	b.n	800f7f6 <_dtoa_r+0x696>
 800fb7e:	4628      	mov	r0, r5
 800fb80:	e7bb      	b.n	800fafa <_dtoa_r+0x99a>
 800fb82:	2201      	movs	r2, #1
 800fb84:	e7e1      	b.n	800fb4a <_dtoa_r+0x9ea>
 800fb86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fb88:	2b00      	cmp	r3, #0
 800fb8a:	db04      	blt.n	800fb96 <_dtoa_r+0xa36>
 800fb8c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800fb8e:	430b      	orrs	r3, r1
 800fb90:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800fb92:	430b      	orrs	r3, r1
 800fb94:	d120      	bne.n	800fbd8 <_dtoa_r+0xa78>
 800fb96:	2a00      	cmp	r2, #0
 800fb98:	dded      	ble.n	800fb76 <_dtoa_r+0xa16>
 800fb9a:	4649      	mov	r1, r9
 800fb9c:	2201      	movs	r2, #1
 800fb9e:	4658      	mov	r0, fp
 800fba0:	f000 fed4 	bl	801094c <__lshift>
 800fba4:	4621      	mov	r1, r4
 800fba6:	4681      	mov	r9, r0
 800fba8:	f000 ff3c 	bl	8010a24 <__mcmp>
 800fbac:	2800      	cmp	r0, #0
 800fbae:	dc03      	bgt.n	800fbb8 <_dtoa_r+0xa58>
 800fbb0:	d1e1      	bne.n	800fb76 <_dtoa_r+0xa16>
 800fbb2:	f018 0f01 	tst.w	r8, #1
 800fbb6:	d0de      	beq.n	800fb76 <_dtoa_r+0xa16>
 800fbb8:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800fbbc:	d1d8      	bne.n	800fb70 <_dtoa_r+0xa10>
 800fbbe:	2339      	movs	r3, #57	@ 0x39
 800fbc0:	9a02      	ldr	r2, [sp, #8]
 800fbc2:	7013      	strb	r3, [r2, #0]
 800fbc4:	4633      	mov	r3, r6
 800fbc6:	461e      	mov	r6, r3
 800fbc8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800fbcc:	3b01      	subs	r3, #1
 800fbce:	2a39      	cmp	r2, #57	@ 0x39
 800fbd0:	d052      	beq.n	800fc78 <_dtoa_r+0xb18>
 800fbd2:	3201      	adds	r2, #1
 800fbd4:	701a      	strb	r2, [r3, #0]
 800fbd6:	e60e      	b.n	800f7f6 <_dtoa_r+0x696>
 800fbd8:	2a00      	cmp	r2, #0
 800fbda:	dd07      	ble.n	800fbec <_dtoa_r+0xa8c>
 800fbdc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800fbe0:	d0ed      	beq.n	800fbbe <_dtoa_r+0xa5e>
 800fbe2:	9a02      	ldr	r2, [sp, #8]
 800fbe4:	f108 0301 	add.w	r3, r8, #1
 800fbe8:	7013      	strb	r3, [r2, #0]
 800fbea:	e604      	b.n	800f7f6 <_dtoa_r+0x696>
 800fbec:	9b07      	ldr	r3, [sp, #28]
 800fbee:	9a07      	ldr	r2, [sp, #28]
 800fbf0:	f803 8c01 	strb.w	r8, [r3, #-1]
 800fbf4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fbf6:	4293      	cmp	r3, r2
 800fbf8:	d028      	beq.n	800fc4c <_dtoa_r+0xaec>
 800fbfa:	4649      	mov	r1, r9
 800fbfc:	2300      	movs	r3, #0
 800fbfe:	220a      	movs	r2, #10
 800fc00:	4658      	mov	r0, fp
 800fc02:	f000 fcaf 	bl	8010564 <__multadd>
 800fc06:	42af      	cmp	r7, r5
 800fc08:	4681      	mov	r9, r0
 800fc0a:	f04f 0300 	mov.w	r3, #0
 800fc0e:	f04f 020a 	mov.w	r2, #10
 800fc12:	4639      	mov	r1, r7
 800fc14:	4658      	mov	r0, fp
 800fc16:	d107      	bne.n	800fc28 <_dtoa_r+0xac8>
 800fc18:	f000 fca4 	bl	8010564 <__multadd>
 800fc1c:	4607      	mov	r7, r0
 800fc1e:	4605      	mov	r5, r0
 800fc20:	9b07      	ldr	r3, [sp, #28]
 800fc22:	3301      	adds	r3, #1
 800fc24:	9307      	str	r3, [sp, #28]
 800fc26:	e774      	b.n	800fb12 <_dtoa_r+0x9b2>
 800fc28:	f000 fc9c 	bl	8010564 <__multadd>
 800fc2c:	4629      	mov	r1, r5
 800fc2e:	4607      	mov	r7, r0
 800fc30:	2300      	movs	r3, #0
 800fc32:	220a      	movs	r2, #10
 800fc34:	4658      	mov	r0, fp
 800fc36:	f000 fc95 	bl	8010564 <__multadd>
 800fc3a:	4605      	mov	r5, r0
 800fc3c:	e7f0      	b.n	800fc20 <_dtoa_r+0xac0>
 800fc3e:	9b08      	ldr	r3, [sp, #32]
 800fc40:	2700      	movs	r7, #0
 800fc42:	2b00      	cmp	r3, #0
 800fc44:	bfcc      	ite	gt
 800fc46:	461e      	movgt	r6, r3
 800fc48:	2601      	movle	r6, #1
 800fc4a:	4456      	add	r6, sl
 800fc4c:	4649      	mov	r1, r9
 800fc4e:	2201      	movs	r2, #1
 800fc50:	4658      	mov	r0, fp
 800fc52:	f000 fe7b 	bl	801094c <__lshift>
 800fc56:	4621      	mov	r1, r4
 800fc58:	4681      	mov	r9, r0
 800fc5a:	f000 fee3 	bl	8010a24 <__mcmp>
 800fc5e:	2800      	cmp	r0, #0
 800fc60:	dcb0      	bgt.n	800fbc4 <_dtoa_r+0xa64>
 800fc62:	d102      	bne.n	800fc6a <_dtoa_r+0xb0a>
 800fc64:	f018 0f01 	tst.w	r8, #1
 800fc68:	d1ac      	bne.n	800fbc4 <_dtoa_r+0xa64>
 800fc6a:	4633      	mov	r3, r6
 800fc6c:	461e      	mov	r6, r3
 800fc6e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fc72:	2a30      	cmp	r2, #48	@ 0x30
 800fc74:	d0fa      	beq.n	800fc6c <_dtoa_r+0xb0c>
 800fc76:	e5be      	b.n	800f7f6 <_dtoa_r+0x696>
 800fc78:	459a      	cmp	sl, r3
 800fc7a:	d1a4      	bne.n	800fbc6 <_dtoa_r+0xa66>
 800fc7c:	9b04      	ldr	r3, [sp, #16]
 800fc7e:	3301      	adds	r3, #1
 800fc80:	9304      	str	r3, [sp, #16]
 800fc82:	2331      	movs	r3, #49	@ 0x31
 800fc84:	f88a 3000 	strb.w	r3, [sl]
 800fc88:	e5b5      	b.n	800f7f6 <_dtoa_r+0x696>
 800fc8a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800fc8c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800fcec <_dtoa_r+0xb8c>
 800fc90:	b11b      	cbz	r3, 800fc9a <_dtoa_r+0xb3a>
 800fc92:	f10a 0308 	add.w	r3, sl, #8
 800fc96:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800fc98:	6013      	str	r3, [r2, #0]
 800fc9a:	4650      	mov	r0, sl
 800fc9c:	b017      	add	sp, #92	@ 0x5c
 800fc9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fca2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800fca4:	2b01      	cmp	r3, #1
 800fca6:	f77f ae3d 	ble.w	800f924 <_dtoa_r+0x7c4>
 800fcaa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fcac:	930a      	str	r3, [sp, #40]	@ 0x28
 800fcae:	2001      	movs	r0, #1
 800fcb0:	e65b      	b.n	800f96a <_dtoa_r+0x80a>
 800fcb2:	9b08      	ldr	r3, [sp, #32]
 800fcb4:	2b00      	cmp	r3, #0
 800fcb6:	f77f aed6 	ble.w	800fa66 <_dtoa_r+0x906>
 800fcba:	4656      	mov	r6, sl
 800fcbc:	4621      	mov	r1, r4
 800fcbe:	4648      	mov	r0, r9
 800fcc0:	f7ff f9c4 	bl	800f04c <quorem>
 800fcc4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800fcc8:	9b08      	ldr	r3, [sp, #32]
 800fcca:	f806 8b01 	strb.w	r8, [r6], #1
 800fcce:	eba6 020a 	sub.w	r2, r6, sl
 800fcd2:	4293      	cmp	r3, r2
 800fcd4:	ddb3      	ble.n	800fc3e <_dtoa_r+0xade>
 800fcd6:	4649      	mov	r1, r9
 800fcd8:	2300      	movs	r3, #0
 800fcda:	220a      	movs	r2, #10
 800fcdc:	4658      	mov	r0, fp
 800fcde:	f000 fc41 	bl	8010564 <__multadd>
 800fce2:	4681      	mov	r9, r0
 800fce4:	e7ea      	b.n	800fcbc <_dtoa_r+0xb5c>
 800fce6:	bf00      	nop
 800fce8:	0801237b 	.word	0x0801237b
 800fcec:	08012316 	.word	0x08012316

0800fcf0 <_free_r>:
 800fcf0:	b538      	push	{r3, r4, r5, lr}
 800fcf2:	4605      	mov	r5, r0
 800fcf4:	2900      	cmp	r1, #0
 800fcf6:	d040      	beq.n	800fd7a <_free_r+0x8a>
 800fcf8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fcfc:	1f0c      	subs	r4, r1, #4
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	bfb8      	it	lt
 800fd02:	18e4      	addlt	r4, r4, r3
 800fd04:	f7fc fe04 	bl	800c910 <__malloc_lock>
 800fd08:	4a1c      	ldr	r2, [pc, #112]	@ (800fd7c <_free_r+0x8c>)
 800fd0a:	6813      	ldr	r3, [r2, #0]
 800fd0c:	b933      	cbnz	r3, 800fd1c <_free_r+0x2c>
 800fd0e:	6063      	str	r3, [r4, #4]
 800fd10:	6014      	str	r4, [r2, #0]
 800fd12:	4628      	mov	r0, r5
 800fd14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fd18:	f7fc be00 	b.w	800c91c <__malloc_unlock>
 800fd1c:	42a3      	cmp	r3, r4
 800fd1e:	d908      	bls.n	800fd32 <_free_r+0x42>
 800fd20:	6820      	ldr	r0, [r4, #0]
 800fd22:	1821      	adds	r1, r4, r0
 800fd24:	428b      	cmp	r3, r1
 800fd26:	bf01      	itttt	eq
 800fd28:	6819      	ldreq	r1, [r3, #0]
 800fd2a:	685b      	ldreq	r3, [r3, #4]
 800fd2c:	1809      	addeq	r1, r1, r0
 800fd2e:	6021      	streq	r1, [r4, #0]
 800fd30:	e7ed      	b.n	800fd0e <_free_r+0x1e>
 800fd32:	461a      	mov	r2, r3
 800fd34:	685b      	ldr	r3, [r3, #4]
 800fd36:	b10b      	cbz	r3, 800fd3c <_free_r+0x4c>
 800fd38:	42a3      	cmp	r3, r4
 800fd3a:	d9fa      	bls.n	800fd32 <_free_r+0x42>
 800fd3c:	6811      	ldr	r1, [r2, #0]
 800fd3e:	1850      	adds	r0, r2, r1
 800fd40:	42a0      	cmp	r0, r4
 800fd42:	d10b      	bne.n	800fd5c <_free_r+0x6c>
 800fd44:	6820      	ldr	r0, [r4, #0]
 800fd46:	4401      	add	r1, r0
 800fd48:	1850      	adds	r0, r2, r1
 800fd4a:	4283      	cmp	r3, r0
 800fd4c:	6011      	str	r1, [r2, #0]
 800fd4e:	d1e0      	bne.n	800fd12 <_free_r+0x22>
 800fd50:	6818      	ldr	r0, [r3, #0]
 800fd52:	685b      	ldr	r3, [r3, #4]
 800fd54:	4408      	add	r0, r1
 800fd56:	6010      	str	r0, [r2, #0]
 800fd58:	6053      	str	r3, [r2, #4]
 800fd5a:	e7da      	b.n	800fd12 <_free_r+0x22>
 800fd5c:	d902      	bls.n	800fd64 <_free_r+0x74>
 800fd5e:	230c      	movs	r3, #12
 800fd60:	602b      	str	r3, [r5, #0]
 800fd62:	e7d6      	b.n	800fd12 <_free_r+0x22>
 800fd64:	6820      	ldr	r0, [r4, #0]
 800fd66:	1821      	adds	r1, r4, r0
 800fd68:	428b      	cmp	r3, r1
 800fd6a:	bf01      	itttt	eq
 800fd6c:	6819      	ldreq	r1, [r3, #0]
 800fd6e:	685b      	ldreq	r3, [r3, #4]
 800fd70:	1809      	addeq	r1, r1, r0
 800fd72:	6021      	streq	r1, [r4, #0]
 800fd74:	6063      	str	r3, [r4, #4]
 800fd76:	6054      	str	r4, [r2, #4]
 800fd78:	e7cb      	b.n	800fd12 <_free_r+0x22>
 800fd7a:	bd38      	pop	{r3, r4, r5, pc}
 800fd7c:	20005a24 	.word	0x20005a24

0800fd80 <rshift>:
 800fd80:	6903      	ldr	r3, [r0, #16]
 800fd82:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800fd86:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800fd8a:	f100 0414 	add.w	r4, r0, #20
 800fd8e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800fd92:	dd46      	ble.n	800fe22 <rshift+0xa2>
 800fd94:	f011 011f 	ands.w	r1, r1, #31
 800fd98:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800fd9c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800fda0:	d10c      	bne.n	800fdbc <rshift+0x3c>
 800fda2:	4629      	mov	r1, r5
 800fda4:	f100 0710 	add.w	r7, r0, #16
 800fda8:	42b1      	cmp	r1, r6
 800fdaa:	d335      	bcc.n	800fe18 <rshift+0x98>
 800fdac:	1a9b      	subs	r3, r3, r2
 800fdae:	009b      	lsls	r3, r3, #2
 800fdb0:	1eea      	subs	r2, r5, #3
 800fdb2:	4296      	cmp	r6, r2
 800fdb4:	bf38      	it	cc
 800fdb6:	2300      	movcc	r3, #0
 800fdb8:	4423      	add	r3, r4
 800fdba:	e015      	b.n	800fde8 <rshift+0x68>
 800fdbc:	46a1      	mov	r9, r4
 800fdbe:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800fdc2:	f1c1 0820 	rsb	r8, r1, #32
 800fdc6:	40cf      	lsrs	r7, r1
 800fdc8:	f105 0e04 	add.w	lr, r5, #4
 800fdcc:	4576      	cmp	r6, lr
 800fdce:	46f4      	mov	ip, lr
 800fdd0:	d816      	bhi.n	800fe00 <rshift+0x80>
 800fdd2:	1a9a      	subs	r2, r3, r2
 800fdd4:	0092      	lsls	r2, r2, #2
 800fdd6:	3a04      	subs	r2, #4
 800fdd8:	3501      	adds	r5, #1
 800fdda:	42ae      	cmp	r6, r5
 800fddc:	bf38      	it	cc
 800fdde:	2200      	movcc	r2, #0
 800fde0:	18a3      	adds	r3, r4, r2
 800fde2:	50a7      	str	r7, [r4, r2]
 800fde4:	b107      	cbz	r7, 800fde8 <rshift+0x68>
 800fde6:	3304      	adds	r3, #4
 800fde8:	42a3      	cmp	r3, r4
 800fdea:	eba3 0204 	sub.w	r2, r3, r4
 800fdee:	bf08      	it	eq
 800fdf0:	2300      	moveq	r3, #0
 800fdf2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800fdf6:	6102      	str	r2, [r0, #16]
 800fdf8:	bf08      	it	eq
 800fdfa:	6143      	streq	r3, [r0, #20]
 800fdfc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fe00:	f8dc c000 	ldr.w	ip, [ip]
 800fe04:	fa0c fc08 	lsl.w	ip, ip, r8
 800fe08:	ea4c 0707 	orr.w	r7, ip, r7
 800fe0c:	f849 7b04 	str.w	r7, [r9], #4
 800fe10:	f85e 7b04 	ldr.w	r7, [lr], #4
 800fe14:	40cf      	lsrs	r7, r1
 800fe16:	e7d9      	b.n	800fdcc <rshift+0x4c>
 800fe18:	f851 cb04 	ldr.w	ip, [r1], #4
 800fe1c:	f847 cf04 	str.w	ip, [r7, #4]!
 800fe20:	e7c2      	b.n	800fda8 <rshift+0x28>
 800fe22:	4623      	mov	r3, r4
 800fe24:	e7e0      	b.n	800fde8 <rshift+0x68>

0800fe26 <__hexdig_fun>:
 800fe26:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800fe2a:	2b09      	cmp	r3, #9
 800fe2c:	d802      	bhi.n	800fe34 <__hexdig_fun+0xe>
 800fe2e:	3820      	subs	r0, #32
 800fe30:	b2c0      	uxtb	r0, r0
 800fe32:	4770      	bx	lr
 800fe34:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800fe38:	2b05      	cmp	r3, #5
 800fe3a:	d801      	bhi.n	800fe40 <__hexdig_fun+0x1a>
 800fe3c:	3847      	subs	r0, #71	@ 0x47
 800fe3e:	e7f7      	b.n	800fe30 <__hexdig_fun+0xa>
 800fe40:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800fe44:	2b05      	cmp	r3, #5
 800fe46:	d801      	bhi.n	800fe4c <__hexdig_fun+0x26>
 800fe48:	3827      	subs	r0, #39	@ 0x27
 800fe4a:	e7f1      	b.n	800fe30 <__hexdig_fun+0xa>
 800fe4c:	2000      	movs	r0, #0
 800fe4e:	4770      	bx	lr

0800fe50 <__gethex>:
 800fe50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe54:	468a      	mov	sl, r1
 800fe56:	4690      	mov	r8, r2
 800fe58:	b085      	sub	sp, #20
 800fe5a:	9302      	str	r3, [sp, #8]
 800fe5c:	680b      	ldr	r3, [r1, #0]
 800fe5e:	9001      	str	r0, [sp, #4]
 800fe60:	1c9c      	adds	r4, r3, #2
 800fe62:	46a1      	mov	r9, r4
 800fe64:	f814 0b01 	ldrb.w	r0, [r4], #1
 800fe68:	2830      	cmp	r0, #48	@ 0x30
 800fe6a:	d0fa      	beq.n	800fe62 <__gethex+0x12>
 800fe6c:	eba9 0303 	sub.w	r3, r9, r3
 800fe70:	f1a3 0b02 	sub.w	fp, r3, #2
 800fe74:	f7ff ffd7 	bl	800fe26 <__hexdig_fun>
 800fe78:	4605      	mov	r5, r0
 800fe7a:	2800      	cmp	r0, #0
 800fe7c:	d168      	bne.n	800ff50 <__gethex+0x100>
 800fe7e:	2201      	movs	r2, #1
 800fe80:	4648      	mov	r0, r9
 800fe82:	499f      	ldr	r1, [pc, #636]	@ (8010100 <__gethex+0x2b0>)
 800fe84:	f7fe f9b4 	bl	800e1f0 <strncmp>
 800fe88:	4607      	mov	r7, r0
 800fe8a:	2800      	cmp	r0, #0
 800fe8c:	d167      	bne.n	800ff5e <__gethex+0x10e>
 800fe8e:	f899 0001 	ldrb.w	r0, [r9, #1]
 800fe92:	4626      	mov	r6, r4
 800fe94:	f7ff ffc7 	bl	800fe26 <__hexdig_fun>
 800fe98:	2800      	cmp	r0, #0
 800fe9a:	d062      	beq.n	800ff62 <__gethex+0x112>
 800fe9c:	4623      	mov	r3, r4
 800fe9e:	7818      	ldrb	r0, [r3, #0]
 800fea0:	4699      	mov	r9, r3
 800fea2:	2830      	cmp	r0, #48	@ 0x30
 800fea4:	f103 0301 	add.w	r3, r3, #1
 800fea8:	d0f9      	beq.n	800fe9e <__gethex+0x4e>
 800feaa:	f7ff ffbc 	bl	800fe26 <__hexdig_fun>
 800feae:	fab0 f580 	clz	r5, r0
 800feb2:	f04f 0b01 	mov.w	fp, #1
 800feb6:	096d      	lsrs	r5, r5, #5
 800feb8:	464a      	mov	r2, r9
 800feba:	4616      	mov	r6, r2
 800febc:	7830      	ldrb	r0, [r6, #0]
 800febe:	3201      	adds	r2, #1
 800fec0:	f7ff ffb1 	bl	800fe26 <__hexdig_fun>
 800fec4:	2800      	cmp	r0, #0
 800fec6:	d1f8      	bne.n	800feba <__gethex+0x6a>
 800fec8:	2201      	movs	r2, #1
 800feca:	4630      	mov	r0, r6
 800fecc:	498c      	ldr	r1, [pc, #560]	@ (8010100 <__gethex+0x2b0>)
 800fece:	f7fe f98f 	bl	800e1f0 <strncmp>
 800fed2:	2800      	cmp	r0, #0
 800fed4:	d13f      	bne.n	800ff56 <__gethex+0x106>
 800fed6:	b944      	cbnz	r4, 800feea <__gethex+0x9a>
 800fed8:	1c74      	adds	r4, r6, #1
 800feda:	4622      	mov	r2, r4
 800fedc:	4616      	mov	r6, r2
 800fede:	7830      	ldrb	r0, [r6, #0]
 800fee0:	3201      	adds	r2, #1
 800fee2:	f7ff ffa0 	bl	800fe26 <__hexdig_fun>
 800fee6:	2800      	cmp	r0, #0
 800fee8:	d1f8      	bne.n	800fedc <__gethex+0x8c>
 800feea:	1ba4      	subs	r4, r4, r6
 800feec:	00a7      	lsls	r7, r4, #2
 800feee:	7833      	ldrb	r3, [r6, #0]
 800fef0:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800fef4:	2b50      	cmp	r3, #80	@ 0x50
 800fef6:	d13e      	bne.n	800ff76 <__gethex+0x126>
 800fef8:	7873      	ldrb	r3, [r6, #1]
 800fefa:	2b2b      	cmp	r3, #43	@ 0x2b
 800fefc:	d033      	beq.n	800ff66 <__gethex+0x116>
 800fefe:	2b2d      	cmp	r3, #45	@ 0x2d
 800ff00:	d034      	beq.n	800ff6c <__gethex+0x11c>
 800ff02:	2400      	movs	r4, #0
 800ff04:	1c71      	adds	r1, r6, #1
 800ff06:	7808      	ldrb	r0, [r1, #0]
 800ff08:	f7ff ff8d 	bl	800fe26 <__hexdig_fun>
 800ff0c:	1e43      	subs	r3, r0, #1
 800ff0e:	b2db      	uxtb	r3, r3
 800ff10:	2b18      	cmp	r3, #24
 800ff12:	d830      	bhi.n	800ff76 <__gethex+0x126>
 800ff14:	f1a0 0210 	sub.w	r2, r0, #16
 800ff18:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ff1c:	f7ff ff83 	bl	800fe26 <__hexdig_fun>
 800ff20:	f100 3cff 	add.w	ip, r0, #4294967295
 800ff24:	fa5f fc8c 	uxtb.w	ip, ip
 800ff28:	f1bc 0f18 	cmp.w	ip, #24
 800ff2c:	f04f 030a 	mov.w	r3, #10
 800ff30:	d91e      	bls.n	800ff70 <__gethex+0x120>
 800ff32:	b104      	cbz	r4, 800ff36 <__gethex+0xe6>
 800ff34:	4252      	negs	r2, r2
 800ff36:	4417      	add	r7, r2
 800ff38:	f8ca 1000 	str.w	r1, [sl]
 800ff3c:	b1ed      	cbz	r5, 800ff7a <__gethex+0x12a>
 800ff3e:	f1bb 0f00 	cmp.w	fp, #0
 800ff42:	bf0c      	ite	eq
 800ff44:	2506      	moveq	r5, #6
 800ff46:	2500      	movne	r5, #0
 800ff48:	4628      	mov	r0, r5
 800ff4a:	b005      	add	sp, #20
 800ff4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff50:	2500      	movs	r5, #0
 800ff52:	462c      	mov	r4, r5
 800ff54:	e7b0      	b.n	800feb8 <__gethex+0x68>
 800ff56:	2c00      	cmp	r4, #0
 800ff58:	d1c7      	bne.n	800feea <__gethex+0x9a>
 800ff5a:	4627      	mov	r7, r4
 800ff5c:	e7c7      	b.n	800feee <__gethex+0x9e>
 800ff5e:	464e      	mov	r6, r9
 800ff60:	462f      	mov	r7, r5
 800ff62:	2501      	movs	r5, #1
 800ff64:	e7c3      	b.n	800feee <__gethex+0x9e>
 800ff66:	2400      	movs	r4, #0
 800ff68:	1cb1      	adds	r1, r6, #2
 800ff6a:	e7cc      	b.n	800ff06 <__gethex+0xb6>
 800ff6c:	2401      	movs	r4, #1
 800ff6e:	e7fb      	b.n	800ff68 <__gethex+0x118>
 800ff70:	fb03 0002 	mla	r0, r3, r2, r0
 800ff74:	e7ce      	b.n	800ff14 <__gethex+0xc4>
 800ff76:	4631      	mov	r1, r6
 800ff78:	e7de      	b.n	800ff38 <__gethex+0xe8>
 800ff7a:	4629      	mov	r1, r5
 800ff7c:	eba6 0309 	sub.w	r3, r6, r9
 800ff80:	3b01      	subs	r3, #1
 800ff82:	2b07      	cmp	r3, #7
 800ff84:	dc0a      	bgt.n	800ff9c <__gethex+0x14c>
 800ff86:	9801      	ldr	r0, [sp, #4]
 800ff88:	f000 fa8a 	bl	80104a0 <_Balloc>
 800ff8c:	4604      	mov	r4, r0
 800ff8e:	b940      	cbnz	r0, 800ffa2 <__gethex+0x152>
 800ff90:	4602      	mov	r2, r0
 800ff92:	21e4      	movs	r1, #228	@ 0xe4
 800ff94:	4b5b      	ldr	r3, [pc, #364]	@ (8010104 <__gethex+0x2b4>)
 800ff96:	485c      	ldr	r0, [pc, #368]	@ (8010108 <__gethex+0x2b8>)
 800ff98:	f7ff f832 	bl	800f000 <__assert_func>
 800ff9c:	3101      	adds	r1, #1
 800ff9e:	105b      	asrs	r3, r3, #1
 800ffa0:	e7ef      	b.n	800ff82 <__gethex+0x132>
 800ffa2:	2300      	movs	r3, #0
 800ffa4:	f100 0a14 	add.w	sl, r0, #20
 800ffa8:	4655      	mov	r5, sl
 800ffaa:	469b      	mov	fp, r3
 800ffac:	45b1      	cmp	r9, r6
 800ffae:	d337      	bcc.n	8010020 <__gethex+0x1d0>
 800ffb0:	f845 bb04 	str.w	fp, [r5], #4
 800ffb4:	eba5 050a 	sub.w	r5, r5, sl
 800ffb8:	10ad      	asrs	r5, r5, #2
 800ffba:	6125      	str	r5, [r4, #16]
 800ffbc:	4658      	mov	r0, fp
 800ffbe:	f000 fb61 	bl	8010684 <__hi0bits>
 800ffc2:	016d      	lsls	r5, r5, #5
 800ffc4:	f8d8 6000 	ldr.w	r6, [r8]
 800ffc8:	1a2d      	subs	r5, r5, r0
 800ffca:	42b5      	cmp	r5, r6
 800ffcc:	dd54      	ble.n	8010078 <__gethex+0x228>
 800ffce:	1bad      	subs	r5, r5, r6
 800ffd0:	4629      	mov	r1, r5
 800ffd2:	4620      	mov	r0, r4
 800ffd4:	f000 fee9 	bl	8010daa <__any_on>
 800ffd8:	4681      	mov	r9, r0
 800ffda:	b178      	cbz	r0, 800fffc <__gethex+0x1ac>
 800ffdc:	f04f 0901 	mov.w	r9, #1
 800ffe0:	1e6b      	subs	r3, r5, #1
 800ffe2:	1159      	asrs	r1, r3, #5
 800ffe4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ffe8:	f003 021f 	and.w	r2, r3, #31
 800ffec:	fa09 f202 	lsl.w	r2, r9, r2
 800fff0:	420a      	tst	r2, r1
 800fff2:	d003      	beq.n	800fffc <__gethex+0x1ac>
 800fff4:	454b      	cmp	r3, r9
 800fff6:	dc36      	bgt.n	8010066 <__gethex+0x216>
 800fff8:	f04f 0902 	mov.w	r9, #2
 800fffc:	4629      	mov	r1, r5
 800fffe:	4620      	mov	r0, r4
 8010000:	f7ff febe 	bl	800fd80 <rshift>
 8010004:	442f      	add	r7, r5
 8010006:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801000a:	42bb      	cmp	r3, r7
 801000c:	da42      	bge.n	8010094 <__gethex+0x244>
 801000e:	4621      	mov	r1, r4
 8010010:	9801      	ldr	r0, [sp, #4]
 8010012:	f000 fa85 	bl	8010520 <_Bfree>
 8010016:	2300      	movs	r3, #0
 8010018:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801001a:	25a3      	movs	r5, #163	@ 0xa3
 801001c:	6013      	str	r3, [r2, #0]
 801001e:	e793      	b.n	800ff48 <__gethex+0xf8>
 8010020:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8010024:	2a2e      	cmp	r2, #46	@ 0x2e
 8010026:	d012      	beq.n	801004e <__gethex+0x1fe>
 8010028:	2b20      	cmp	r3, #32
 801002a:	d104      	bne.n	8010036 <__gethex+0x1e6>
 801002c:	f845 bb04 	str.w	fp, [r5], #4
 8010030:	f04f 0b00 	mov.w	fp, #0
 8010034:	465b      	mov	r3, fp
 8010036:	7830      	ldrb	r0, [r6, #0]
 8010038:	9303      	str	r3, [sp, #12]
 801003a:	f7ff fef4 	bl	800fe26 <__hexdig_fun>
 801003e:	9b03      	ldr	r3, [sp, #12]
 8010040:	f000 000f 	and.w	r0, r0, #15
 8010044:	4098      	lsls	r0, r3
 8010046:	ea4b 0b00 	orr.w	fp, fp, r0
 801004a:	3304      	adds	r3, #4
 801004c:	e7ae      	b.n	800ffac <__gethex+0x15c>
 801004e:	45b1      	cmp	r9, r6
 8010050:	d8ea      	bhi.n	8010028 <__gethex+0x1d8>
 8010052:	2201      	movs	r2, #1
 8010054:	4630      	mov	r0, r6
 8010056:	492a      	ldr	r1, [pc, #168]	@ (8010100 <__gethex+0x2b0>)
 8010058:	9303      	str	r3, [sp, #12]
 801005a:	f7fe f8c9 	bl	800e1f0 <strncmp>
 801005e:	9b03      	ldr	r3, [sp, #12]
 8010060:	2800      	cmp	r0, #0
 8010062:	d1e1      	bne.n	8010028 <__gethex+0x1d8>
 8010064:	e7a2      	b.n	800ffac <__gethex+0x15c>
 8010066:	4620      	mov	r0, r4
 8010068:	1ea9      	subs	r1, r5, #2
 801006a:	f000 fe9e 	bl	8010daa <__any_on>
 801006e:	2800      	cmp	r0, #0
 8010070:	d0c2      	beq.n	800fff8 <__gethex+0x1a8>
 8010072:	f04f 0903 	mov.w	r9, #3
 8010076:	e7c1      	b.n	800fffc <__gethex+0x1ac>
 8010078:	da09      	bge.n	801008e <__gethex+0x23e>
 801007a:	1b75      	subs	r5, r6, r5
 801007c:	4621      	mov	r1, r4
 801007e:	462a      	mov	r2, r5
 8010080:	9801      	ldr	r0, [sp, #4]
 8010082:	f000 fc63 	bl	801094c <__lshift>
 8010086:	4604      	mov	r4, r0
 8010088:	1b7f      	subs	r7, r7, r5
 801008a:	f100 0a14 	add.w	sl, r0, #20
 801008e:	f04f 0900 	mov.w	r9, #0
 8010092:	e7b8      	b.n	8010006 <__gethex+0x1b6>
 8010094:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010098:	42bd      	cmp	r5, r7
 801009a:	dd6f      	ble.n	801017c <__gethex+0x32c>
 801009c:	1bed      	subs	r5, r5, r7
 801009e:	42ae      	cmp	r6, r5
 80100a0:	dc34      	bgt.n	801010c <__gethex+0x2bc>
 80100a2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80100a6:	2b02      	cmp	r3, #2
 80100a8:	d022      	beq.n	80100f0 <__gethex+0x2a0>
 80100aa:	2b03      	cmp	r3, #3
 80100ac:	d024      	beq.n	80100f8 <__gethex+0x2a8>
 80100ae:	2b01      	cmp	r3, #1
 80100b0:	d115      	bne.n	80100de <__gethex+0x28e>
 80100b2:	42ae      	cmp	r6, r5
 80100b4:	d113      	bne.n	80100de <__gethex+0x28e>
 80100b6:	2e01      	cmp	r6, #1
 80100b8:	d10b      	bne.n	80100d2 <__gethex+0x282>
 80100ba:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80100be:	9a02      	ldr	r2, [sp, #8]
 80100c0:	2562      	movs	r5, #98	@ 0x62
 80100c2:	6013      	str	r3, [r2, #0]
 80100c4:	2301      	movs	r3, #1
 80100c6:	6123      	str	r3, [r4, #16]
 80100c8:	f8ca 3000 	str.w	r3, [sl]
 80100cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80100ce:	601c      	str	r4, [r3, #0]
 80100d0:	e73a      	b.n	800ff48 <__gethex+0xf8>
 80100d2:	4620      	mov	r0, r4
 80100d4:	1e71      	subs	r1, r6, #1
 80100d6:	f000 fe68 	bl	8010daa <__any_on>
 80100da:	2800      	cmp	r0, #0
 80100dc:	d1ed      	bne.n	80100ba <__gethex+0x26a>
 80100de:	4621      	mov	r1, r4
 80100e0:	9801      	ldr	r0, [sp, #4]
 80100e2:	f000 fa1d 	bl	8010520 <_Bfree>
 80100e6:	2300      	movs	r3, #0
 80100e8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80100ea:	2550      	movs	r5, #80	@ 0x50
 80100ec:	6013      	str	r3, [r2, #0]
 80100ee:	e72b      	b.n	800ff48 <__gethex+0xf8>
 80100f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80100f2:	2b00      	cmp	r3, #0
 80100f4:	d1f3      	bne.n	80100de <__gethex+0x28e>
 80100f6:	e7e0      	b.n	80100ba <__gethex+0x26a>
 80100f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80100fa:	2b00      	cmp	r3, #0
 80100fc:	d1dd      	bne.n	80100ba <__gethex+0x26a>
 80100fe:	e7ee      	b.n	80100de <__gethex+0x28e>
 8010100:	0801202a 	.word	0x0801202a
 8010104:	0801237b 	.word	0x0801237b
 8010108:	0801238c 	.word	0x0801238c
 801010c:	1e6f      	subs	r7, r5, #1
 801010e:	f1b9 0f00 	cmp.w	r9, #0
 8010112:	d130      	bne.n	8010176 <__gethex+0x326>
 8010114:	b127      	cbz	r7, 8010120 <__gethex+0x2d0>
 8010116:	4639      	mov	r1, r7
 8010118:	4620      	mov	r0, r4
 801011a:	f000 fe46 	bl	8010daa <__any_on>
 801011e:	4681      	mov	r9, r0
 8010120:	2301      	movs	r3, #1
 8010122:	4629      	mov	r1, r5
 8010124:	1b76      	subs	r6, r6, r5
 8010126:	2502      	movs	r5, #2
 8010128:	117a      	asrs	r2, r7, #5
 801012a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801012e:	f007 071f 	and.w	r7, r7, #31
 8010132:	40bb      	lsls	r3, r7
 8010134:	4213      	tst	r3, r2
 8010136:	4620      	mov	r0, r4
 8010138:	bf18      	it	ne
 801013a:	f049 0902 	orrne.w	r9, r9, #2
 801013e:	f7ff fe1f 	bl	800fd80 <rshift>
 8010142:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8010146:	f1b9 0f00 	cmp.w	r9, #0
 801014a:	d047      	beq.n	80101dc <__gethex+0x38c>
 801014c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010150:	2b02      	cmp	r3, #2
 8010152:	d015      	beq.n	8010180 <__gethex+0x330>
 8010154:	2b03      	cmp	r3, #3
 8010156:	d017      	beq.n	8010188 <__gethex+0x338>
 8010158:	2b01      	cmp	r3, #1
 801015a:	d109      	bne.n	8010170 <__gethex+0x320>
 801015c:	f019 0f02 	tst.w	r9, #2
 8010160:	d006      	beq.n	8010170 <__gethex+0x320>
 8010162:	f8da 3000 	ldr.w	r3, [sl]
 8010166:	ea49 0903 	orr.w	r9, r9, r3
 801016a:	f019 0f01 	tst.w	r9, #1
 801016e:	d10e      	bne.n	801018e <__gethex+0x33e>
 8010170:	f045 0510 	orr.w	r5, r5, #16
 8010174:	e032      	b.n	80101dc <__gethex+0x38c>
 8010176:	f04f 0901 	mov.w	r9, #1
 801017a:	e7d1      	b.n	8010120 <__gethex+0x2d0>
 801017c:	2501      	movs	r5, #1
 801017e:	e7e2      	b.n	8010146 <__gethex+0x2f6>
 8010180:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010182:	f1c3 0301 	rsb	r3, r3, #1
 8010186:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010188:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801018a:	2b00      	cmp	r3, #0
 801018c:	d0f0      	beq.n	8010170 <__gethex+0x320>
 801018e:	f04f 0c00 	mov.w	ip, #0
 8010192:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010196:	f104 0314 	add.w	r3, r4, #20
 801019a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801019e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80101a2:	4618      	mov	r0, r3
 80101a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80101a8:	f1b2 3fff 	cmp.w	r2, #4294967295
 80101ac:	d01b      	beq.n	80101e6 <__gethex+0x396>
 80101ae:	3201      	adds	r2, #1
 80101b0:	6002      	str	r2, [r0, #0]
 80101b2:	2d02      	cmp	r5, #2
 80101b4:	f104 0314 	add.w	r3, r4, #20
 80101b8:	d13c      	bne.n	8010234 <__gethex+0x3e4>
 80101ba:	f8d8 2000 	ldr.w	r2, [r8]
 80101be:	3a01      	subs	r2, #1
 80101c0:	42b2      	cmp	r2, r6
 80101c2:	d109      	bne.n	80101d8 <__gethex+0x388>
 80101c4:	2201      	movs	r2, #1
 80101c6:	1171      	asrs	r1, r6, #5
 80101c8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80101cc:	f006 061f 	and.w	r6, r6, #31
 80101d0:	fa02 f606 	lsl.w	r6, r2, r6
 80101d4:	421e      	tst	r6, r3
 80101d6:	d13a      	bne.n	801024e <__gethex+0x3fe>
 80101d8:	f045 0520 	orr.w	r5, r5, #32
 80101dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80101de:	601c      	str	r4, [r3, #0]
 80101e0:	9b02      	ldr	r3, [sp, #8]
 80101e2:	601f      	str	r7, [r3, #0]
 80101e4:	e6b0      	b.n	800ff48 <__gethex+0xf8>
 80101e6:	4299      	cmp	r1, r3
 80101e8:	f843 cc04 	str.w	ip, [r3, #-4]
 80101ec:	d8d9      	bhi.n	80101a2 <__gethex+0x352>
 80101ee:	68a3      	ldr	r3, [r4, #8]
 80101f0:	459b      	cmp	fp, r3
 80101f2:	db17      	blt.n	8010224 <__gethex+0x3d4>
 80101f4:	6861      	ldr	r1, [r4, #4]
 80101f6:	9801      	ldr	r0, [sp, #4]
 80101f8:	3101      	adds	r1, #1
 80101fa:	f000 f951 	bl	80104a0 <_Balloc>
 80101fe:	4681      	mov	r9, r0
 8010200:	b918      	cbnz	r0, 801020a <__gethex+0x3ba>
 8010202:	4602      	mov	r2, r0
 8010204:	2184      	movs	r1, #132	@ 0x84
 8010206:	4b19      	ldr	r3, [pc, #100]	@ (801026c <__gethex+0x41c>)
 8010208:	e6c5      	b.n	800ff96 <__gethex+0x146>
 801020a:	6922      	ldr	r2, [r4, #16]
 801020c:	f104 010c 	add.w	r1, r4, #12
 8010210:	3202      	adds	r2, #2
 8010212:	0092      	lsls	r2, r2, #2
 8010214:	300c      	adds	r0, #12
 8010216:	f7fe feda 	bl	800efce <memcpy>
 801021a:	4621      	mov	r1, r4
 801021c:	9801      	ldr	r0, [sp, #4]
 801021e:	f000 f97f 	bl	8010520 <_Bfree>
 8010222:	464c      	mov	r4, r9
 8010224:	6923      	ldr	r3, [r4, #16]
 8010226:	1c5a      	adds	r2, r3, #1
 8010228:	6122      	str	r2, [r4, #16]
 801022a:	2201      	movs	r2, #1
 801022c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010230:	615a      	str	r2, [r3, #20]
 8010232:	e7be      	b.n	80101b2 <__gethex+0x362>
 8010234:	6922      	ldr	r2, [r4, #16]
 8010236:	455a      	cmp	r2, fp
 8010238:	dd0b      	ble.n	8010252 <__gethex+0x402>
 801023a:	2101      	movs	r1, #1
 801023c:	4620      	mov	r0, r4
 801023e:	f7ff fd9f 	bl	800fd80 <rshift>
 8010242:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010246:	3701      	adds	r7, #1
 8010248:	42bb      	cmp	r3, r7
 801024a:	f6ff aee0 	blt.w	801000e <__gethex+0x1be>
 801024e:	2501      	movs	r5, #1
 8010250:	e7c2      	b.n	80101d8 <__gethex+0x388>
 8010252:	f016 061f 	ands.w	r6, r6, #31
 8010256:	d0fa      	beq.n	801024e <__gethex+0x3fe>
 8010258:	4453      	add	r3, sl
 801025a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801025e:	f000 fa11 	bl	8010684 <__hi0bits>
 8010262:	f1c6 0620 	rsb	r6, r6, #32
 8010266:	42b0      	cmp	r0, r6
 8010268:	dbe7      	blt.n	801023a <__gethex+0x3ea>
 801026a:	e7f0      	b.n	801024e <__gethex+0x3fe>
 801026c:	0801237b 	.word	0x0801237b

08010270 <L_shift>:
 8010270:	f1c2 0208 	rsb	r2, r2, #8
 8010274:	0092      	lsls	r2, r2, #2
 8010276:	b570      	push	{r4, r5, r6, lr}
 8010278:	f1c2 0620 	rsb	r6, r2, #32
 801027c:	6843      	ldr	r3, [r0, #4]
 801027e:	6804      	ldr	r4, [r0, #0]
 8010280:	fa03 f506 	lsl.w	r5, r3, r6
 8010284:	432c      	orrs	r4, r5
 8010286:	40d3      	lsrs	r3, r2
 8010288:	6004      	str	r4, [r0, #0]
 801028a:	f840 3f04 	str.w	r3, [r0, #4]!
 801028e:	4288      	cmp	r0, r1
 8010290:	d3f4      	bcc.n	801027c <L_shift+0xc>
 8010292:	bd70      	pop	{r4, r5, r6, pc}

08010294 <__match>:
 8010294:	b530      	push	{r4, r5, lr}
 8010296:	6803      	ldr	r3, [r0, #0]
 8010298:	3301      	adds	r3, #1
 801029a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801029e:	b914      	cbnz	r4, 80102a6 <__match+0x12>
 80102a0:	6003      	str	r3, [r0, #0]
 80102a2:	2001      	movs	r0, #1
 80102a4:	bd30      	pop	{r4, r5, pc}
 80102a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80102aa:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80102ae:	2d19      	cmp	r5, #25
 80102b0:	bf98      	it	ls
 80102b2:	3220      	addls	r2, #32
 80102b4:	42a2      	cmp	r2, r4
 80102b6:	d0f0      	beq.n	801029a <__match+0x6>
 80102b8:	2000      	movs	r0, #0
 80102ba:	e7f3      	b.n	80102a4 <__match+0x10>

080102bc <__hexnan>:
 80102bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102c0:	2500      	movs	r5, #0
 80102c2:	680b      	ldr	r3, [r1, #0]
 80102c4:	4682      	mov	sl, r0
 80102c6:	115e      	asrs	r6, r3, #5
 80102c8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80102cc:	f013 031f 	ands.w	r3, r3, #31
 80102d0:	bf18      	it	ne
 80102d2:	3604      	addne	r6, #4
 80102d4:	1f37      	subs	r7, r6, #4
 80102d6:	4690      	mov	r8, r2
 80102d8:	46b9      	mov	r9, r7
 80102da:	463c      	mov	r4, r7
 80102dc:	46ab      	mov	fp, r5
 80102de:	b087      	sub	sp, #28
 80102e0:	6801      	ldr	r1, [r0, #0]
 80102e2:	9301      	str	r3, [sp, #4]
 80102e4:	f846 5c04 	str.w	r5, [r6, #-4]
 80102e8:	9502      	str	r5, [sp, #8]
 80102ea:	784a      	ldrb	r2, [r1, #1]
 80102ec:	1c4b      	adds	r3, r1, #1
 80102ee:	9303      	str	r3, [sp, #12]
 80102f0:	b342      	cbz	r2, 8010344 <__hexnan+0x88>
 80102f2:	4610      	mov	r0, r2
 80102f4:	9105      	str	r1, [sp, #20]
 80102f6:	9204      	str	r2, [sp, #16]
 80102f8:	f7ff fd95 	bl	800fe26 <__hexdig_fun>
 80102fc:	2800      	cmp	r0, #0
 80102fe:	d151      	bne.n	80103a4 <__hexnan+0xe8>
 8010300:	9a04      	ldr	r2, [sp, #16]
 8010302:	9905      	ldr	r1, [sp, #20]
 8010304:	2a20      	cmp	r2, #32
 8010306:	d818      	bhi.n	801033a <__hexnan+0x7e>
 8010308:	9b02      	ldr	r3, [sp, #8]
 801030a:	459b      	cmp	fp, r3
 801030c:	dd13      	ble.n	8010336 <__hexnan+0x7a>
 801030e:	454c      	cmp	r4, r9
 8010310:	d206      	bcs.n	8010320 <__hexnan+0x64>
 8010312:	2d07      	cmp	r5, #7
 8010314:	dc04      	bgt.n	8010320 <__hexnan+0x64>
 8010316:	462a      	mov	r2, r5
 8010318:	4649      	mov	r1, r9
 801031a:	4620      	mov	r0, r4
 801031c:	f7ff ffa8 	bl	8010270 <L_shift>
 8010320:	4544      	cmp	r4, r8
 8010322:	d952      	bls.n	80103ca <__hexnan+0x10e>
 8010324:	2300      	movs	r3, #0
 8010326:	f1a4 0904 	sub.w	r9, r4, #4
 801032a:	f844 3c04 	str.w	r3, [r4, #-4]
 801032e:	461d      	mov	r5, r3
 8010330:	464c      	mov	r4, r9
 8010332:	f8cd b008 	str.w	fp, [sp, #8]
 8010336:	9903      	ldr	r1, [sp, #12]
 8010338:	e7d7      	b.n	80102ea <__hexnan+0x2e>
 801033a:	2a29      	cmp	r2, #41	@ 0x29
 801033c:	d157      	bne.n	80103ee <__hexnan+0x132>
 801033e:	3102      	adds	r1, #2
 8010340:	f8ca 1000 	str.w	r1, [sl]
 8010344:	f1bb 0f00 	cmp.w	fp, #0
 8010348:	d051      	beq.n	80103ee <__hexnan+0x132>
 801034a:	454c      	cmp	r4, r9
 801034c:	d206      	bcs.n	801035c <__hexnan+0xa0>
 801034e:	2d07      	cmp	r5, #7
 8010350:	dc04      	bgt.n	801035c <__hexnan+0xa0>
 8010352:	462a      	mov	r2, r5
 8010354:	4649      	mov	r1, r9
 8010356:	4620      	mov	r0, r4
 8010358:	f7ff ff8a 	bl	8010270 <L_shift>
 801035c:	4544      	cmp	r4, r8
 801035e:	d936      	bls.n	80103ce <__hexnan+0x112>
 8010360:	4623      	mov	r3, r4
 8010362:	f1a8 0204 	sub.w	r2, r8, #4
 8010366:	f853 1b04 	ldr.w	r1, [r3], #4
 801036a:	429f      	cmp	r7, r3
 801036c:	f842 1f04 	str.w	r1, [r2, #4]!
 8010370:	d2f9      	bcs.n	8010366 <__hexnan+0xaa>
 8010372:	1b3b      	subs	r3, r7, r4
 8010374:	f023 0303 	bic.w	r3, r3, #3
 8010378:	3304      	adds	r3, #4
 801037a:	3401      	adds	r4, #1
 801037c:	3e03      	subs	r6, #3
 801037e:	42b4      	cmp	r4, r6
 8010380:	bf88      	it	hi
 8010382:	2304      	movhi	r3, #4
 8010384:	2200      	movs	r2, #0
 8010386:	4443      	add	r3, r8
 8010388:	f843 2b04 	str.w	r2, [r3], #4
 801038c:	429f      	cmp	r7, r3
 801038e:	d2fb      	bcs.n	8010388 <__hexnan+0xcc>
 8010390:	683b      	ldr	r3, [r7, #0]
 8010392:	b91b      	cbnz	r3, 801039c <__hexnan+0xe0>
 8010394:	4547      	cmp	r7, r8
 8010396:	d128      	bne.n	80103ea <__hexnan+0x12e>
 8010398:	2301      	movs	r3, #1
 801039a:	603b      	str	r3, [r7, #0]
 801039c:	2005      	movs	r0, #5
 801039e:	b007      	add	sp, #28
 80103a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80103a4:	3501      	adds	r5, #1
 80103a6:	2d08      	cmp	r5, #8
 80103a8:	f10b 0b01 	add.w	fp, fp, #1
 80103ac:	dd06      	ble.n	80103bc <__hexnan+0x100>
 80103ae:	4544      	cmp	r4, r8
 80103b0:	d9c1      	bls.n	8010336 <__hexnan+0x7a>
 80103b2:	2300      	movs	r3, #0
 80103b4:	2501      	movs	r5, #1
 80103b6:	f844 3c04 	str.w	r3, [r4, #-4]
 80103ba:	3c04      	subs	r4, #4
 80103bc:	6822      	ldr	r2, [r4, #0]
 80103be:	f000 000f 	and.w	r0, r0, #15
 80103c2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80103c6:	6020      	str	r0, [r4, #0]
 80103c8:	e7b5      	b.n	8010336 <__hexnan+0x7a>
 80103ca:	2508      	movs	r5, #8
 80103cc:	e7b3      	b.n	8010336 <__hexnan+0x7a>
 80103ce:	9b01      	ldr	r3, [sp, #4]
 80103d0:	2b00      	cmp	r3, #0
 80103d2:	d0dd      	beq.n	8010390 <__hexnan+0xd4>
 80103d4:	f04f 32ff 	mov.w	r2, #4294967295
 80103d8:	f1c3 0320 	rsb	r3, r3, #32
 80103dc:	40da      	lsrs	r2, r3
 80103de:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80103e2:	4013      	ands	r3, r2
 80103e4:	f846 3c04 	str.w	r3, [r6, #-4]
 80103e8:	e7d2      	b.n	8010390 <__hexnan+0xd4>
 80103ea:	3f04      	subs	r7, #4
 80103ec:	e7d0      	b.n	8010390 <__hexnan+0xd4>
 80103ee:	2004      	movs	r0, #4
 80103f0:	e7d5      	b.n	801039e <__hexnan+0xe2>
	...

080103f4 <_findenv_r>:
 80103f4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80103f8:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 8010468 <_findenv_r+0x74>
 80103fc:	4606      	mov	r6, r0
 80103fe:	4689      	mov	r9, r1
 8010400:	4617      	mov	r7, r2
 8010402:	f001 f851 	bl	80114a8 <__env_lock>
 8010406:	f8da 4000 	ldr.w	r4, [sl]
 801040a:	b134      	cbz	r4, 801041a <_findenv_r+0x26>
 801040c:	464b      	mov	r3, r9
 801040e:	4698      	mov	r8, r3
 8010410:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010414:	b13a      	cbz	r2, 8010426 <_findenv_r+0x32>
 8010416:	2a3d      	cmp	r2, #61	@ 0x3d
 8010418:	d1f9      	bne.n	801040e <_findenv_r+0x1a>
 801041a:	4630      	mov	r0, r6
 801041c:	f001 f84a 	bl	80114b4 <__env_unlock>
 8010420:	2000      	movs	r0, #0
 8010422:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010426:	eba8 0809 	sub.w	r8, r8, r9
 801042a:	46a3      	mov	fp, r4
 801042c:	f854 0b04 	ldr.w	r0, [r4], #4
 8010430:	2800      	cmp	r0, #0
 8010432:	d0f2      	beq.n	801041a <_findenv_r+0x26>
 8010434:	4642      	mov	r2, r8
 8010436:	4649      	mov	r1, r9
 8010438:	f7fd feda 	bl	800e1f0 <strncmp>
 801043c:	2800      	cmp	r0, #0
 801043e:	d1f4      	bne.n	801042a <_findenv_r+0x36>
 8010440:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8010444:	eb03 0508 	add.w	r5, r3, r8
 8010448:	f813 3008 	ldrb.w	r3, [r3, r8]
 801044c:	2b3d      	cmp	r3, #61	@ 0x3d
 801044e:	d1ec      	bne.n	801042a <_findenv_r+0x36>
 8010450:	f8da 3000 	ldr.w	r3, [sl]
 8010454:	4630      	mov	r0, r6
 8010456:	ebab 0303 	sub.w	r3, fp, r3
 801045a:	109b      	asrs	r3, r3, #2
 801045c:	603b      	str	r3, [r7, #0]
 801045e:	f001 f829 	bl	80114b4 <__env_unlock>
 8010462:	1c68      	adds	r0, r5, #1
 8010464:	e7dd      	b.n	8010422 <_findenv_r+0x2e>
 8010466:	bf00      	nop
 8010468:	200000dc 	.word	0x200000dc

0801046c <_getenv_r>:
 801046c:	b507      	push	{r0, r1, r2, lr}
 801046e:	aa01      	add	r2, sp, #4
 8010470:	f7ff ffc0 	bl	80103f4 <_findenv_r>
 8010474:	b003      	add	sp, #12
 8010476:	f85d fb04 	ldr.w	pc, [sp], #4

0801047a <__ascii_mbtowc>:
 801047a:	b082      	sub	sp, #8
 801047c:	b901      	cbnz	r1, 8010480 <__ascii_mbtowc+0x6>
 801047e:	a901      	add	r1, sp, #4
 8010480:	b142      	cbz	r2, 8010494 <__ascii_mbtowc+0x1a>
 8010482:	b14b      	cbz	r3, 8010498 <__ascii_mbtowc+0x1e>
 8010484:	7813      	ldrb	r3, [r2, #0]
 8010486:	600b      	str	r3, [r1, #0]
 8010488:	7812      	ldrb	r2, [r2, #0]
 801048a:	1e10      	subs	r0, r2, #0
 801048c:	bf18      	it	ne
 801048e:	2001      	movne	r0, #1
 8010490:	b002      	add	sp, #8
 8010492:	4770      	bx	lr
 8010494:	4610      	mov	r0, r2
 8010496:	e7fb      	b.n	8010490 <__ascii_mbtowc+0x16>
 8010498:	f06f 0001 	mvn.w	r0, #1
 801049c:	e7f8      	b.n	8010490 <__ascii_mbtowc+0x16>
	...

080104a0 <_Balloc>:
 80104a0:	b570      	push	{r4, r5, r6, lr}
 80104a2:	69c6      	ldr	r6, [r0, #28]
 80104a4:	4604      	mov	r4, r0
 80104a6:	460d      	mov	r5, r1
 80104a8:	b976      	cbnz	r6, 80104c8 <_Balloc+0x28>
 80104aa:	2010      	movs	r0, #16
 80104ac:	f7fc f97e 	bl	800c7ac <malloc>
 80104b0:	4602      	mov	r2, r0
 80104b2:	61e0      	str	r0, [r4, #28]
 80104b4:	b920      	cbnz	r0, 80104c0 <_Balloc+0x20>
 80104b6:	216b      	movs	r1, #107	@ 0x6b
 80104b8:	4b17      	ldr	r3, [pc, #92]	@ (8010518 <_Balloc+0x78>)
 80104ba:	4818      	ldr	r0, [pc, #96]	@ (801051c <_Balloc+0x7c>)
 80104bc:	f7fe fda0 	bl	800f000 <__assert_func>
 80104c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80104c4:	6006      	str	r6, [r0, #0]
 80104c6:	60c6      	str	r6, [r0, #12]
 80104c8:	69e6      	ldr	r6, [r4, #28]
 80104ca:	68f3      	ldr	r3, [r6, #12]
 80104cc:	b183      	cbz	r3, 80104f0 <_Balloc+0x50>
 80104ce:	69e3      	ldr	r3, [r4, #28]
 80104d0:	68db      	ldr	r3, [r3, #12]
 80104d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80104d6:	b9b8      	cbnz	r0, 8010508 <_Balloc+0x68>
 80104d8:	2101      	movs	r1, #1
 80104da:	fa01 f605 	lsl.w	r6, r1, r5
 80104de:	1d72      	adds	r2, r6, #5
 80104e0:	4620      	mov	r0, r4
 80104e2:	0092      	lsls	r2, r2, #2
 80104e4:	f000 ffcb 	bl	801147e <_calloc_r>
 80104e8:	b160      	cbz	r0, 8010504 <_Balloc+0x64>
 80104ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80104ee:	e00e      	b.n	801050e <_Balloc+0x6e>
 80104f0:	2221      	movs	r2, #33	@ 0x21
 80104f2:	2104      	movs	r1, #4
 80104f4:	4620      	mov	r0, r4
 80104f6:	f000 ffc2 	bl	801147e <_calloc_r>
 80104fa:	69e3      	ldr	r3, [r4, #28]
 80104fc:	60f0      	str	r0, [r6, #12]
 80104fe:	68db      	ldr	r3, [r3, #12]
 8010500:	2b00      	cmp	r3, #0
 8010502:	d1e4      	bne.n	80104ce <_Balloc+0x2e>
 8010504:	2000      	movs	r0, #0
 8010506:	bd70      	pop	{r4, r5, r6, pc}
 8010508:	6802      	ldr	r2, [r0, #0]
 801050a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801050e:	2300      	movs	r3, #0
 8010510:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010514:	e7f7      	b.n	8010506 <_Balloc+0x66>
 8010516:	bf00      	nop
 8010518:	080121b3 	.word	0x080121b3
 801051c:	080123ec 	.word	0x080123ec

08010520 <_Bfree>:
 8010520:	b570      	push	{r4, r5, r6, lr}
 8010522:	69c6      	ldr	r6, [r0, #28]
 8010524:	4605      	mov	r5, r0
 8010526:	460c      	mov	r4, r1
 8010528:	b976      	cbnz	r6, 8010548 <_Bfree+0x28>
 801052a:	2010      	movs	r0, #16
 801052c:	f7fc f93e 	bl	800c7ac <malloc>
 8010530:	4602      	mov	r2, r0
 8010532:	61e8      	str	r0, [r5, #28]
 8010534:	b920      	cbnz	r0, 8010540 <_Bfree+0x20>
 8010536:	218f      	movs	r1, #143	@ 0x8f
 8010538:	4b08      	ldr	r3, [pc, #32]	@ (801055c <_Bfree+0x3c>)
 801053a:	4809      	ldr	r0, [pc, #36]	@ (8010560 <_Bfree+0x40>)
 801053c:	f7fe fd60 	bl	800f000 <__assert_func>
 8010540:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010544:	6006      	str	r6, [r0, #0]
 8010546:	60c6      	str	r6, [r0, #12]
 8010548:	b13c      	cbz	r4, 801055a <_Bfree+0x3a>
 801054a:	69eb      	ldr	r3, [r5, #28]
 801054c:	6862      	ldr	r2, [r4, #4]
 801054e:	68db      	ldr	r3, [r3, #12]
 8010550:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010554:	6021      	str	r1, [r4, #0]
 8010556:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801055a:	bd70      	pop	{r4, r5, r6, pc}
 801055c:	080121b3 	.word	0x080121b3
 8010560:	080123ec 	.word	0x080123ec

08010564 <__multadd>:
 8010564:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010568:	4607      	mov	r7, r0
 801056a:	460c      	mov	r4, r1
 801056c:	461e      	mov	r6, r3
 801056e:	2000      	movs	r0, #0
 8010570:	690d      	ldr	r5, [r1, #16]
 8010572:	f101 0c14 	add.w	ip, r1, #20
 8010576:	f8dc 3000 	ldr.w	r3, [ip]
 801057a:	3001      	adds	r0, #1
 801057c:	b299      	uxth	r1, r3
 801057e:	fb02 6101 	mla	r1, r2, r1, r6
 8010582:	0c1e      	lsrs	r6, r3, #16
 8010584:	0c0b      	lsrs	r3, r1, #16
 8010586:	fb02 3306 	mla	r3, r2, r6, r3
 801058a:	b289      	uxth	r1, r1
 801058c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010590:	4285      	cmp	r5, r0
 8010592:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010596:	f84c 1b04 	str.w	r1, [ip], #4
 801059a:	dcec      	bgt.n	8010576 <__multadd+0x12>
 801059c:	b30e      	cbz	r6, 80105e2 <__multadd+0x7e>
 801059e:	68a3      	ldr	r3, [r4, #8]
 80105a0:	42ab      	cmp	r3, r5
 80105a2:	dc19      	bgt.n	80105d8 <__multadd+0x74>
 80105a4:	6861      	ldr	r1, [r4, #4]
 80105a6:	4638      	mov	r0, r7
 80105a8:	3101      	adds	r1, #1
 80105aa:	f7ff ff79 	bl	80104a0 <_Balloc>
 80105ae:	4680      	mov	r8, r0
 80105b0:	b928      	cbnz	r0, 80105be <__multadd+0x5a>
 80105b2:	4602      	mov	r2, r0
 80105b4:	21ba      	movs	r1, #186	@ 0xba
 80105b6:	4b0c      	ldr	r3, [pc, #48]	@ (80105e8 <__multadd+0x84>)
 80105b8:	480c      	ldr	r0, [pc, #48]	@ (80105ec <__multadd+0x88>)
 80105ba:	f7fe fd21 	bl	800f000 <__assert_func>
 80105be:	6922      	ldr	r2, [r4, #16]
 80105c0:	f104 010c 	add.w	r1, r4, #12
 80105c4:	3202      	adds	r2, #2
 80105c6:	0092      	lsls	r2, r2, #2
 80105c8:	300c      	adds	r0, #12
 80105ca:	f7fe fd00 	bl	800efce <memcpy>
 80105ce:	4621      	mov	r1, r4
 80105d0:	4638      	mov	r0, r7
 80105d2:	f7ff ffa5 	bl	8010520 <_Bfree>
 80105d6:	4644      	mov	r4, r8
 80105d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80105dc:	3501      	adds	r5, #1
 80105de:	615e      	str	r6, [r3, #20]
 80105e0:	6125      	str	r5, [r4, #16]
 80105e2:	4620      	mov	r0, r4
 80105e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80105e8:	0801237b 	.word	0x0801237b
 80105ec:	080123ec 	.word	0x080123ec

080105f0 <__s2b>:
 80105f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80105f4:	4615      	mov	r5, r2
 80105f6:	2209      	movs	r2, #9
 80105f8:	461f      	mov	r7, r3
 80105fa:	3308      	adds	r3, #8
 80105fc:	460c      	mov	r4, r1
 80105fe:	fb93 f3f2 	sdiv	r3, r3, r2
 8010602:	4606      	mov	r6, r0
 8010604:	2201      	movs	r2, #1
 8010606:	2100      	movs	r1, #0
 8010608:	429a      	cmp	r2, r3
 801060a:	db09      	blt.n	8010620 <__s2b+0x30>
 801060c:	4630      	mov	r0, r6
 801060e:	f7ff ff47 	bl	80104a0 <_Balloc>
 8010612:	b940      	cbnz	r0, 8010626 <__s2b+0x36>
 8010614:	4602      	mov	r2, r0
 8010616:	21d3      	movs	r1, #211	@ 0xd3
 8010618:	4b18      	ldr	r3, [pc, #96]	@ (801067c <__s2b+0x8c>)
 801061a:	4819      	ldr	r0, [pc, #100]	@ (8010680 <__s2b+0x90>)
 801061c:	f7fe fcf0 	bl	800f000 <__assert_func>
 8010620:	0052      	lsls	r2, r2, #1
 8010622:	3101      	adds	r1, #1
 8010624:	e7f0      	b.n	8010608 <__s2b+0x18>
 8010626:	9b08      	ldr	r3, [sp, #32]
 8010628:	2d09      	cmp	r5, #9
 801062a:	6143      	str	r3, [r0, #20]
 801062c:	f04f 0301 	mov.w	r3, #1
 8010630:	6103      	str	r3, [r0, #16]
 8010632:	dd16      	ble.n	8010662 <__s2b+0x72>
 8010634:	f104 0909 	add.w	r9, r4, #9
 8010638:	46c8      	mov	r8, r9
 801063a:	442c      	add	r4, r5
 801063c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8010640:	4601      	mov	r1, r0
 8010642:	220a      	movs	r2, #10
 8010644:	4630      	mov	r0, r6
 8010646:	3b30      	subs	r3, #48	@ 0x30
 8010648:	f7ff ff8c 	bl	8010564 <__multadd>
 801064c:	45a0      	cmp	r8, r4
 801064e:	d1f5      	bne.n	801063c <__s2b+0x4c>
 8010650:	f1a5 0408 	sub.w	r4, r5, #8
 8010654:	444c      	add	r4, r9
 8010656:	1b2d      	subs	r5, r5, r4
 8010658:	1963      	adds	r3, r4, r5
 801065a:	42bb      	cmp	r3, r7
 801065c:	db04      	blt.n	8010668 <__s2b+0x78>
 801065e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010662:	2509      	movs	r5, #9
 8010664:	340a      	adds	r4, #10
 8010666:	e7f6      	b.n	8010656 <__s2b+0x66>
 8010668:	f814 3b01 	ldrb.w	r3, [r4], #1
 801066c:	4601      	mov	r1, r0
 801066e:	220a      	movs	r2, #10
 8010670:	4630      	mov	r0, r6
 8010672:	3b30      	subs	r3, #48	@ 0x30
 8010674:	f7ff ff76 	bl	8010564 <__multadd>
 8010678:	e7ee      	b.n	8010658 <__s2b+0x68>
 801067a:	bf00      	nop
 801067c:	0801237b 	.word	0x0801237b
 8010680:	080123ec 	.word	0x080123ec

08010684 <__hi0bits>:
 8010684:	4603      	mov	r3, r0
 8010686:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801068a:	bf3a      	itte	cc
 801068c:	0403      	lslcc	r3, r0, #16
 801068e:	2010      	movcc	r0, #16
 8010690:	2000      	movcs	r0, #0
 8010692:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010696:	bf3c      	itt	cc
 8010698:	021b      	lslcc	r3, r3, #8
 801069a:	3008      	addcc	r0, #8
 801069c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80106a0:	bf3c      	itt	cc
 80106a2:	011b      	lslcc	r3, r3, #4
 80106a4:	3004      	addcc	r0, #4
 80106a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80106aa:	bf3c      	itt	cc
 80106ac:	009b      	lslcc	r3, r3, #2
 80106ae:	3002      	addcc	r0, #2
 80106b0:	2b00      	cmp	r3, #0
 80106b2:	db05      	blt.n	80106c0 <__hi0bits+0x3c>
 80106b4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80106b8:	f100 0001 	add.w	r0, r0, #1
 80106bc:	bf08      	it	eq
 80106be:	2020      	moveq	r0, #32
 80106c0:	4770      	bx	lr

080106c2 <__lo0bits>:
 80106c2:	6803      	ldr	r3, [r0, #0]
 80106c4:	4602      	mov	r2, r0
 80106c6:	f013 0007 	ands.w	r0, r3, #7
 80106ca:	d00b      	beq.n	80106e4 <__lo0bits+0x22>
 80106cc:	07d9      	lsls	r1, r3, #31
 80106ce:	d421      	bmi.n	8010714 <__lo0bits+0x52>
 80106d0:	0798      	lsls	r0, r3, #30
 80106d2:	bf49      	itett	mi
 80106d4:	085b      	lsrmi	r3, r3, #1
 80106d6:	089b      	lsrpl	r3, r3, #2
 80106d8:	2001      	movmi	r0, #1
 80106da:	6013      	strmi	r3, [r2, #0]
 80106dc:	bf5c      	itt	pl
 80106de:	2002      	movpl	r0, #2
 80106e0:	6013      	strpl	r3, [r2, #0]
 80106e2:	4770      	bx	lr
 80106e4:	b299      	uxth	r1, r3
 80106e6:	b909      	cbnz	r1, 80106ec <__lo0bits+0x2a>
 80106e8:	2010      	movs	r0, #16
 80106ea:	0c1b      	lsrs	r3, r3, #16
 80106ec:	b2d9      	uxtb	r1, r3
 80106ee:	b909      	cbnz	r1, 80106f4 <__lo0bits+0x32>
 80106f0:	3008      	adds	r0, #8
 80106f2:	0a1b      	lsrs	r3, r3, #8
 80106f4:	0719      	lsls	r1, r3, #28
 80106f6:	bf04      	itt	eq
 80106f8:	091b      	lsreq	r3, r3, #4
 80106fa:	3004      	addeq	r0, #4
 80106fc:	0799      	lsls	r1, r3, #30
 80106fe:	bf04      	itt	eq
 8010700:	089b      	lsreq	r3, r3, #2
 8010702:	3002      	addeq	r0, #2
 8010704:	07d9      	lsls	r1, r3, #31
 8010706:	d403      	bmi.n	8010710 <__lo0bits+0x4e>
 8010708:	085b      	lsrs	r3, r3, #1
 801070a:	f100 0001 	add.w	r0, r0, #1
 801070e:	d003      	beq.n	8010718 <__lo0bits+0x56>
 8010710:	6013      	str	r3, [r2, #0]
 8010712:	4770      	bx	lr
 8010714:	2000      	movs	r0, #0
 8010716:	4770      	bx	lr
 8010718:	2020      	movs	r0, #32
 801071a:	4770      	bx	lr

0801071c <__i2b>:
 801071c:	b510      	push	{r4, lr}
 801071e:	460c      	mov	r4, r1
 8010720:	2101      	movs	r1, #1
 8010722:	f7ff febd 	bl	80104a0 <_Balloc>
 8010726:	4602      	mov	r2, r0
 8010728:	b928      	cbnz	r0, 8010736 <__i2b+0x1a>
 801072a:	f240 1145 	movw	r1, #325	@ 0x145
 801072e:	4b04      	ldr	r3, [pc, #16]	@ (8010740 <__i2b+0x24>)
 8010730:	4804      	ldr	r0, [pc, #16]	@ (8010744 <__i2b+0x28>)
 8010732:	f7fe fc65 	bl	800f000 <__assert_func>
 8010736:	2301      	movs	r3, #1
 8010738:	6144      	str	r4, [r0, #20]
 801073a:	6103      	str	r3, [r0, #16]
 801073c:	bd10      	pop	{r4, pc}
 801073e:	bf00      	nop
 8010740:	0801237b 	.word	0x0801237b
 8010744:	080123ec 	.word	0x080123ec

08010748 <__multiply>:
 8010748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801074c:	4614      	mov	r4, r2
 801074e:	690a      	ldr	r2, [r1, #16]
 8010750:	6923      	ldr	r3, [r4, #16]
 8010752:	460f      	mov	r7, r1
 8010754:	429a      	cmp	r2, r3
 8010756:	bfa2      	ittt	ge
 8010758:	4623      	movge	r3, r4
 801075a:	460c      	movge	r4, r1
 801075c:	461f      	movge	r7, r3
 801075e:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8010762:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8010766:	68a3      	ldr	r3, [r4, #8]
 8010768:	6861      	ldr	r1, [r4, #4]
 801076a:	eb0a 0609 	add.w	r6, sl, r9
 801076e:	42b3      	cmp	r3, r6
 8010770:	b085      	sub	sp, #20
 8010772:	bfb8      	it	lt
 8010774:	3101      	addlt	r1, #1
 8010776:	f7ff fe93 	bl	80104a0 <_Balloc>
 801077a:	b930      	cbnz	r0, 801078a <__multiply+0x42>
 801077c:	4602      	mov	r2, r0
 801077e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8010782:	4b43      	ldr	r3, [pc, #268]	@ (8010890 <__multiply+0x148>)
 8010784:	4843      	ldr	r0, [pc, #268]	@ (8010894 <__multiply+0x14c>)
 8010786:	f7fe fc3b 	bl	800f000 <__assert_func>
 801078a:	f100 0514 	add.w	r5, r0, #20
 801078e:	462b      	mov	r3, r5
 8010790:	2200      	movs	r2, #0
 8010792:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010796:	4543      	cmp	r3, r8
 8010798:	d321      	bcc.n	80107de <__multiply+0x96>
 801079a:	f107 0114 	add.w	r1, r7, #20
 801079e:	f104 0214 	add.w	r2, r4, #20
 80107a2:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80107a6:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80107aa:	9302      	str	r3, [sp, #8]
 80107ac:	1b13      	subs	r3, r2, r4
 80107ae:	3b15      	subs	r3, #21
 80107b0:	f023 0303 	bic.w	r3, r3, #3
 80107b4:	3304      	adds	r3, #4
 80107b6:	f104 0715 	add.w	r7, r4, #21
 80107ba:	42ba      	cmp	r2, r7
 80107bc:	bf38      	it	cc
 80107be:	2304      	movcc	r3, #4
 80107c0:	9301      	str	r3, [sp, #4]
 80107c2:	9b02      	ldr	r3, [sp, #8]
 80107c4:	9103      	str	r1, [sp, #12]
 80107c6:	428b      	cmp	r3, r1
 80107c8:	d80c      	bhi.n	80107e4 <__multiply+0x9c>
 80107ca:	2e00      	cmp	r6, #0
 80107cc:	dd03      	ble.n	80107d6 <__multiply+0x8e>
 80107ce:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80107d2:	2b00      	cmp	r3, #0
 80107d4:	d05a      	beq.n	801088c <__multiply+0x144>
 80107d6:	6106      	str	r6, [r0, #16]
 80107d8:	b005      	add	sp, #20
 80107da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80107de:	f843 2b04 	str.w	r2, [r3], #4
 80107e2:	e7d8      	b.n	8010796 <__multiply+0x4e>
 80107e4:	f8b1 a000 	ldrh.w	sl, [r1]
 80107e8:	f1ba 0f00 	cmp.w	sl, #0
 80107ec:	d023      	beq.n	8010836 <__multiply+0xee>
 80107ee:	46a9      	mov	r9, r5
 80107f0:	f04f 0c00 	mov.w	ip, #0
 80107f4:	f104 0e14 	add.w	lr, r4, #20
 80107f8:	f85e 7b04 	ldr.w	r7, [lr], #4
 80107fc:	f8d9 3000 	ldr.w	r3, [r9]
 8010800:	fa1f fb87 	uxth.w	fp, r7
 8010804:	b29b      	uxth	r3, r3
 8010806:	fb0a 330b 	mla	r3, sl, fp, r3
 801080a:	4463      	add	r3, ip
 801080c:	f8d9 c000 	ldr.w	ip, [r9]
 8010810:	0c3f      	lsrs	r7, r7, #16
 8010812:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8010816:	fb0a c707 	mla	r7, sl, r7, ip
 801081a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801081e:	b29b      	uxth	r3, r3
 8010820:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8010824:	4572      	cmp	r2, lr
 8010826:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801082a:	f849 3b04 	str.w	r3, [r9], #4
 801082e:	d8e3      	bhi.n	80107f8 <__multiply+0xb0>
 8010830:	9b01      	ldr	r3, [sp, #4]
 8010832:	f845 c003 	str.w	ip, [r5, r3]
 8010836:	9b03      	ldr	r3, [sp, #12]
 8010838:	3104      	adds	r1, #4
 801083a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801083e:	f1b9 0f00 	cmp.w	r9, #0
 8010842:	d021      	beq.n	8010888 <__multiply+0x140>
 8010844:	46ae      	mov	lr, r5
 8010846:	f04f 0a00 	mov.w	sl, #0
 801084a:	682b      	ldr	r3, [r5, #0]
 801084c:	f104 0c14 	add.w	ip, r4, #20
 8010850:	f8bc b000 	ldrh.w	fp, [ip]
 8010854:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8010858:	b29b      	uxth	r3, r3
 801085a:	fb09 770b 	mla	r7, r9, fp, r7
 801085e:	4457      	add	r7, sl
 8010860:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8010864:	f84e 3b04 	str.w	r3, [lr], #4
 8010868:	f85c 3b04 	ldr.w	r3, [ip], #4
 801086c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010870:	f8be 3000 	ldrh.w	r3, [lr]
 8010874:	4562      	cmp	r2, ip
 8010876:	fb09 330a 	mla	r3, r9, sl, r3
 801087a:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 801087e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010882:	d8e5      	bhi.n	8010850 <__multiply+0x108>
 8010884:	9f01      	ldr	r7, [sp, #4]
 8010886:	51eb      	str	r3, [r5, r7]
 8010888:	3504      	adds	r5, #4
 801088a:	e79a      	b.n	80107c2 <__multiply+0x7a>
 801088c:	3e01      	subs	r6, #1
 801088e:	e79c      	b.n	80107ca <__multiply+0x82>
 8010890:	0801237b 	.word	0x0801237b
 8010894:	080123ec 	.word	0x080123ec

08010898 <__pow5mult>:
 8010898:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801089c:	4615      	mov	r5, r2
 801089e:	f012 0203 	ands.w	r2, r2, #3
 80108a2:	4607      	mov	r7, r0
 80108a4:	460e      	mov	r6, r1
 80108a6:	d007      	beq.n	80108b8 <__pow5mult+0x20>
 80108a8:	4c25      	ldr	r4, [pc, #148]	@ (8010940 <__pow5mult+0xa8>)
 80108aa:	3a01      	subs	r2, #1
 80108ac:	2300      	movs	r3, #0
 80108ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80108b2:	f7ff fe57 	bl	8010564 <__multadd>
 80108b6:	4606      	mov	r6, r0
 80108b8:	10ad      	asrs	r5, r5, #2
 80108ba:	d03d      	beq.n	8010938 <__pow5mult+0xa0>
 80108bc:	69fc      	ldr	r4, [r7, #28]
 80108be:	b97c      	cbnz	r4, 80108e0 <__pow5mult+0x48>
 80108c0:	2010      	movs	r0, #16
 80108c2:	f7fb ff73 	bl	800c7ac <malloc>
 80108c6:	4602      	mov	r2, r0
 80108c8:	61f8      	str	r0, [r7, #28]
 80108ca:	b928      	cbnz	r0, 80108d8 <__pow5mult+0x40>
 80108cc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80108d0:	4b1c      	ldr	r3, [pc, #112]	@ (8010944 <__pow5mult+0xac>)
 80108d2:	481d      	ldr	r0, [pc, #116]	@ (8010948 <__pow5mult+0xb0>)
 80108d4:	f7fe fb94 	bl	800f000 <__assert_func>
 80108d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80108dc:	6004      	str	r4, [r0, #0]
 80108de:	60c4      	str	r4, [r0, #12]
 80108e0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80108e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80108e8:	b94c      	cbnz	r4, 80108fe <__pow5mult+0x66>
 80108ea:	f240 2171 	movw	r1, #625	@ 0x271
 80108ee:	4638      	mov	r0, r7
 80108f0:	f7ff ff14 	bl	801071c <__i2b>
 80108f4:	2300      	movs	r3, #0
 80108f6:	4604      	mov	r4, r0
 80108f8:	f8c8 0008 	str.w	r0, [r8, #8]
 80108fc:	6003      	str	r3, [r0, #0]
 80108fe:	f04f 0900 	mov.w	r9, #0
 8010902:	07eb      	lsls	r3, r5, #31
 8010904:	d50a      	bpl.n	801091c <__pow5mult+0x84>
 8010906:	4631      	mov	r1, r6
 8010908:	4622      	mov	r2, r4
 801090a:	4638      	mov	r0, r7
 801090c:	f7ff ff1c 	bl	8010748 <__multiply>
 8010910:	4680      	mov	r8, r0
 8010912:	4631      	mov	r1, r6
 8010914:	4638      	mov	r0, r7
 8010916:	f7ff fe03 	bl	8010520 <_Bfree>
 801091a:	4646      	mov	r6, r8
 801091c:	106d      	asrs	r5, r5, #1
 801091e:	d00b      	beq.n	8010938 <__pow5mult+0xa0>
 8010920:	6820      	ldr	r0, [r4, #0]
 8010922:	b938      	cbnz	r0, 8010934 <__pow5mult+0x9c>
 8010924:	4622      	mov	r2, r4
 8010926:	4621      	mov	r1, r4
 8010928:	4638      	mov	r0, r7
 801092a:	f7ff ff0d 	bl	8010748 <__multiply>
 801092e:	6020      	str	r0, [r4, #0]
 8010930:	f8c0 9000 	str.w	r9, [r0]
 8010934:	4604      	mov	r4, r0
 8010936:	e7e4      	b.n	8010902 <__pow5mult+0x6a>
 8010938:	4630      	mov	r0, r6
 801093a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801093e:	bf00      	nop
 8010940:	08012448 	.word	0x08012448
 8010944:	080121b3 	.word	0x080121b3
 8010948:	080123ec 	.word	0x080123ec

0801094c <__lshift>:
 801094c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010950:	460c      	mov	r4, r1
 8010952:	4607      	mov	r7, r0
 8010954:	4691      	mov	r9, r2
 8010956:	6923      	ldr	r3, [r4, #16]
 8010958:	6849      	ldr	r1, [r1, #4]
 801095a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801095e:	68a3      	ldr	r3, [r4, #8]
 8010960:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010964:	f108 0601 	add.w	r6, r8, #1
 8010968:	42b3      	cmp	r3, r6
 801096a:	db0b      	blt.n	8010984 <__lshift+0x38>
 801096c:	4638      	mov	r0, r7
 801096e:	f7ff fd97 	bl	80104a0 <_Balloc>
 8010972:	4605      	mov	r5, r0
 8010974:	b948      	cbnz	r0, 801098a <__lshift+0x3e>
 8010976:	4602      	mov	r2, r0
 8010978:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801097c:	4b27      	ldr	r3, [pc, #156]	@ (8010a1c <__lshift+0xd0>)
 801097e:	4828      	ldr	r0, [pc, #160]	@ (8010a20 <__lshift+0xd4>)
 8010980:	f7fe fb3e 	bl	800f000 <__assert_func>
 8010984:	3101      	adds	r1, #1
 8010986:	005b      	lsls	r3, r3, #1
 8010988:	e7ee      	b.n	8010968 <__lshift+0x1c>
 801098a:	2300      	movs	r3, #0
 801098c:	f100 0114 	add.w	r1, r0, #20
 8010990:	f100 0210 	add.w	r2, r0, #16
 8010994:	4618      	mov	r0, r3
 8010996:	4553      	cmp	r3, sl
 8010998:	db33      	blt.n	8010a02 <__lshift+0xb6>
 801099a:	6920      	ldr	r0, [r4, #16]
 801099c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80109a0:	f104 0314 	add.w	r3, r4, #20
 80109a4:	f019 091f 	ands.w	r9, r9, #31
 80109a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80109ac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80109b0:	d02b      	beq.n	8010a0a <__lshift+0xbe>
 80109b2:	468a      	mov	sl, r1
 80109b4:	2200      	movs	r2, #0
 80109b6:	f1c9 0e20 	rsb	lr, r9, #32
 80109ba:	6818      	ldr	r0, [r3, #0]
 80109bc:	fa00 f009 	lsl.w	r0, r0, r9
 80109c0:	4310      	orrs	r0, r2
 80109c2:	f84a 0b04 	str.w	r0, [sl], #4
 80109c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80109ca:	459c      	cmp	ip, r3
 80109cc:	fa22 f20e 	lsr.w	r2, r2, lr
 80109d0:	d8f3      	bhi.n	80109ba <__lshift+0x6e>
 80109d2:	ebac 0304 	sub.w	r3, ip, r4
 80109d6:	3b15      	subs	r3, #21
 80109d8:	f023 0303 	bic.w	r3, r3, #3
 80109dc:	3304      	adds	r3, #4
 80109de:	f104 0015 	add.w	r0, r4, #21
 80109e2:	4584      	cmp	ip, r0
 80109e4:	bf38      	it	cc
 80109e6:	2304      	movcc	r3, #4
 80109e8:	50ca      	str	r2, [r1, r3]
 80109ea:	b10a      	cbz	r2, 80109f0 <__lshift+0xa4>
 80109ec:	f108 0602 	add.w	r6, r8, #2
 80109f0:	3e01      	subs	r6, #1
 80109f2:	4638      	mov	r0, r7
 80109f4:	4621      	mov	r1, r4
 80109f6:	612e      	str	r6, [r5, #16]
 80109f8:	f7ff fd92 	bl	8010520 <_Bfree>
 80109fc:	4628      	mov	r0, r5
 80109fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010a02:	f842 0f04 	str.w	r0, [r2, #4]!
 8010a06:	3301      	adds	r3, #1
 8010a08:	e7c5      	b.n	8010996 <__lshift+0x4a>
 8010a0a:	3904      	subs	r1, #4
 8010a0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8010a10:	459c      	cmp	ip, r3
 8010a12:	f841 2f04 	str.w	r2, [r1, #4]!
 8010a16:	d8f9      	bhi.n	8010a0c <__lshift+0xc0>
 8010a18:	e7ea      	b.n	80109f0 <__lshift+0xa4>
 8010a1a:	bf00      	nop
 8010a1c:	0801237b 	.word	0x0801237b
 8010a20:	080123ec 	.word	0x080123ec

08010a24 <__mcmp>:
 8010a24:	4603      	mov	r3, r0
 8010a26:	690a      	ldr	r2, [r1, #16]
 8010a28:	6900      	ldr	r0, [r0, #16]
 8010a2a:	b530      	push	{r4, r5, lr}
 8010a2c:	1a80      	subs	r0, r0, r2
 8010a2e:	d10e      	bne.n	8010a4e <__mcmp+0x2a>
 8010a30:	3314      	adds	r3, #20
 8010a32:	3114      	adds	r1, #20
 8010a34:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8010a38:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8010a3c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010a40:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8010a44:	4295      	cmp	r5, r2
 8010a46:	d003      	beq.n	8010a50 <__mcmp+0x2c>
 8010a48:	d205      	bcs.n	8010a56 <__mcmp+0x32>
 8010a4a:	f04f 30ff 	mov.w	r0, #4294967295
 8010a4e:	bd30      	pop	{r4, r5, pc}
 8010a50:	42a3      	cmp	r3, r4
 8010a52:	d3f3      	bcc.n	8010a3c <__mcmp+0x18>
 8010a54:	e7fb      	b.n	8010a4e <__mcmp+0x2a>
 8010a56:	2001      	movs	r0, #1
 8010a58:	e7f9      	b.n	8010a4e <__mcmp+0x2a>
	...

08010a5c <__mdiff>:
 8010a5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a60:	4689      	mov	r9, r1
 8010a62:	4606      	mov	r6, r0
 8010a64:	4611      	mov	r1, r2
 8010a66:	4648      	mov	r0, r9
 8010a68:	4614      	mov	r4, r2
 8010a6a:	f7ff ffdb 	bl	8010a24 <__mcmp>
 8010a6e:	1e05      	subs	r5, r0, #0
 8010a70:	d112      	bne.n	8010a98 <__mdiff+0x3c>
 8010a72:	4629      	mov	r1, r5
 8010a74:	4630      	mov	r0, r6
 8010a76:	f7ff fd13 	bl	80104a0 <_Balloc>
 8010a7a:	4602      	mov	r2, r0
 8010a7c:	b928      	cbnz	r0, 8010a8a <__mdiff+0x2e>
 8010a7e:	f240 2137 	movw	r1, #567	@ 0x237
 8010a82:	4b3e      	ldr	r3, [pc, #248]	@ (8010b7c <__mdiff+0x120>)
 8010a84:	483e      	ldr	r0, [pc, #248]	@ (8010b80 <__mdiff+0x124>)
 8010a86:	f7fe fabb 	bl	800f000 <__assert_func>
 8010a8a:	2301      	movs	r3, #1
 8010a8c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010a90:	4610      	mov	r0, r2
 8010a92:	b003      	add	sp, #12
 8010a94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a98:	bfbc      	itt	lt
 8010a9a:	464b      	movlt	r3, r9
 8010a9c:	46a1      	movlt	r9, r4
 8010a9e:	4630      	mov	r0, r6
 8010aa0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8010aa4:	bfba      	itte	lt
 8010aa6:	461c      	movlt	r4, r3
 8010aa8:	2501      	movlt	r5, #1
 8010aaa:	2500      	movge	r5, #0
 8010aac:	f7ff fcf8 	bl	80104a0 <_Balloc>
 8010ab0:	4602      	mov	r2, r0
 8010ab2:	b918      	cbnz	r0, 8010abc <__mdiff+0x60>
 8010ab4:	f240 2145 	movw	r1, #581	@ 0x245
 8010ab8:	4b30      	ldr	r3, [pc, #192]	@ (8010b7c <__mdiff+0x120>)
 8010aba:	e7e3      	b.n	8010a84 <__mdiff+0x28>
 8010abc:	f100 0b14 	add.w	fp, r0, #20
 8010ac0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8010ac4:	f109 0310 	add.w	r3, r9, #16
 8010ac8:	60c5      	str	r5, [r0, #12]
 8010aca:	f04f 0c00 	mov.w	ip, #0
 8010ace:	f109 0514 	add.w	r5, r9, #20
 8010ad2:	46d9      	mov	r9, fp
 8010ad4:	6926      	ldr	r6, [r4, #16]
 8010ad6:	f104 0e14 	add.w	lr, r4, #20
 8010ada:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8010ade:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8010ae2:	9301      	str	r3, [sp, #4]
 8010ae4:	9b01      	ldr	r3, [sp, #4]
 8010ae6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8010aea:	f853 af04 	ldr.w	sl, [r3, #4]!
 8010aee:	b281      	uxth	r1, r0
 8010af0:	9301      	str	r3, [sp, #4]
 8010af2:	fa1f f38a 	uxth.w	r3, sl
 8010af6:	1a5b      	subs	r3, r3, r1
 8010af8:	0c00      	lsrs	r0, r0, #16
 8010afa:	4463      	add	r3, ip
 8010afc:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8010b00:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8010b04:	b29b      	uxth	r3, r3
 8010b06:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8010b0a:	4576      	cmp	r6, lr
 8010b0c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010b10:	f849 3b04 	str.w	r3, [r9], #4
 8010b14:	d8e6      	bhi.n	8010ae4 <__mdiff+0x88>
 8010b16:	1b33      	subs	r3, r6, r4
 8010b18:	3b15      	subs	r3, #21
 8010b1a:	f023 0303 	bic.w	r3, r3, #3
 8010b1e:	3415      	adds	r4, #21
 8010b20:	3304      	adds	r3, #4
 8010b22:	42a6      	cmp	r6, r4
 8010b24:	bf38      	it	cc
 8010b26:	2304      	movcc	r3, #4
 8010b28:	441d      	add	r5, r3
 8010b2a:	445b      	add	r3, fp
 8010b2c:	461e      	mov	r6, r3
 8010b2e:	462c      	mov	r4, r5
 8010b30:	4544      	cmp	r4, r8
 8010b32:	d30e      	bcc.n	8010b52 <__mdiff+0xf6>
 8010b34:	f108 0103 	add.w	r1, r8, #3
 8010b38:	1b49      	subs	r1, r1, r5
 8010b3a:	f021 0103 	bic.w	r1, r1, #3
 8010b3e:	3d03      	subs	r5, #3
 8010b40:	45a8      	cmp	r8, r5
 8010b42:	bf38      	it	cc
 8010b44:	2100      	movcc	r1, #0
 8010b46:	440b      	add	r3, r1
 8010b48:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010b4c:	b199      	cbz	r1, 8010b76 <__mdiff+0x11a>
 8010b4e:	6117      	str	r7, [r2, #16]
 8010b50:	e79e      	b.n	8010a90 <__mdiff+0x34>
 8010b52:	46e6      	mov	lr, ip
 8010b54:	f854 1b04 	ldr.w	r1, [r4], #4
 8010b58:	fa1f fc81 	uxth.w	ip, r1
 8010b5c:	44f4      	add	ip, lr
 8010b5e:	0c08      	lsrs	r0, r1, #16
 8010b60:	4471      	add	r1, lr
 8010b62:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8010b66:	b289      	uxth	r1, r1
 8010b68:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8010b6c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010b70:	f846 1b04 	str.w	r1, [r6], #4
 8010b74:	e7dc      	b.n	8010b30 <__mdiff+0xd4>
 8010b76:	3f01      	subs	r7, #1
 8010b78:	e7e6      	b.n	8010b48 <__mdiff+0xec>
 8010b7a:	bf00      	nop
 8010b7c:	0801237b 	.word	0x0801237b
 8010b80:	080123ec 	.word	0x080123ec

08010b84 <__ulp>:
 8010b84:	4b0e      	ldr	r3, [pc, #56]	@ (8010bc0 <__ulp+0x3c>)
 8010b86:	400b      	ands	r3, r1
 8010b88:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8010b8c:	2b00      	cmp	r3, #0
 8010b8e:	dc08      	bgt.n	8010ba2 <__ulp+0x1e>
 8010b90:	425b      	negs	r3, r3
 8010b92:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8010b96:	ea4f 5223 	mov.w	r2, r3, asr #20
 8010b9a:	da04      	bge.n	8010ba6 <__ulp+0x22>
 8010b9c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8010ba0:	4113      	asrs	r3, r2
 8010ba2:	2200      	movs	r2, #0
 8010ba4:	e008      	b.n	8010bb8 <__ulp+0x34>
 8010ba6:	f1a2 0314 	sub.w	r3, r2, #20
 8010baa:	2b1e      	cmp	r3, #30
 8010bac:	bfd6      	itet	le
 8010bae:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8010bb2:	2201      	movgt	r2, #1
 8010bb4:	40da      	lsrle	r2, r3
 8010bb6:	2300      	movs	r3, #0
 8010bb8:	4619      	mov	r1, r3
 8010bba:	4610      	mov	r0, r2
 8010bbc:	4770      	bx	lr
 8010bbe:	bf00      	nop
 8010bc0:	7ff00000 	.word	0x7ff00000

08010bc4 <__b2d>:
 8010bc4:	6902      	ldr	r2, [r0, #16]
 8010bc6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010bc8:	f100 0614 	add.w	r6, r0, #20
 8010bcc:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8010bd0:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8010bd4:	4f1e      	ldr	r7, [pc, #120]	@ (8010c50 <__b2d+0x8c>)
 8010bd6:	4620      	mov	r0, r4
 8010bd8:	f7ff fd54 	bl	8010684 <__hi0bits>
 8010bdc:	4603      	mov	r3, r0
 8010bde:	f1c0 0020 	rsb	r0, r0, #32
 8010be2:	2b0a      	cmp	r3, #10
 8010be4:	f1a2 0504 	sub.w	r5, r2, #4
 8010be8:	6008      	str	r0, [r1, #0]
 8010bea:	dc12      	bgt.n	8010c12 <__b2d+0x4e>
 8010bec:	42ae      	cmp	r6, r5
 8010bee:	bf2c      	ite	cs
 8010bf0:	2200      	movcs	r2, #0
 8010bf2:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8010bf6:	f1c3 0c0b 	rsb	ip, r3, #11
 8010bfa:	3315      	adds	r3, #21
 8010bfc:	fa24 fe0c 	lsr.w	lr, r4, ip
 8010c00:	fa04 f303 	lsl.w	r3, r4, r3
 8010c04:	fa22 f20c 	lsr.w	r2, r2, ip
 8010c08:	ea4e 0107 	orr.w	r1, lr, r7
 8010c0c:	431a      	orrs	r2, r3
 8010c0e:	4610      	mov	r0, r2
 8010c10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010c12:	42ae      	cmp	r6, r5
 8010c14:	bf36      	itet	cc
 8010c16:	f1a2 0508 	subcc.w	r5, r2, #8
 8010c1a:	2200      	movcs	r2, #0
 8010c1c:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8010c20:	3b0b      	subs	r3, #11
 8010c22:	d012      	beq.n	8010c4a <__b2d+0x86>
 8010c24:	f1c3 0720 	rsb	r7, r3, #32
 8010c28:	fa22 f107 	lsr.w	r1, r2, r7
 8010c2c:	409c      	lsls	r4, r3
 8010c2e:	430c      	orrs	r4, r1
 8010c30:	42b5      	cmp	r5, r6
 8010c32:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8010c36:	bf94      	ite	ls
 8010c38:	2400      	movls	r4, #0
 8010c3a:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8010c3e:	409a      	lsls	r2, r3
 8010c40:	40fc      	lsrs	r4, r7
 8010c42:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8010c46:	4322      	orrs	r2, r4
 8010c48:	e7e1      	b.n	8010c0e <__b2d+0x4a>
 8010c4a:	ea44 0107 	orr.w	r1, r4, r7
 8010c4e:	e7de      	b.n	8010c0e <__b2d+0x4a>
 8010c50:	3ff00000 	.word	0x3ff00000

08010c54 <__d2b>:
 8010c54:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8010c58:	2101      	movs	r1, #1
 8010c5a:	4690      	mov	r8, r2
 8010c5c:	4699      	mov	r9, r3
 8010c5e:	9e08      	ldr	r6, [sp, #32]
 8010c60:	f7ff fc1e 	bl	80104a0 <_Balloc>
 8010c64:	4604      	mov	r4, r0
 8010c66:	b930      	cbnz	r0, 8010c76 <__d2b+0x22>
 8010c68:	4602      	mov	r2, r0
 8010c6a:	f240 310f 	movw	r1, #783	@ 0x30f
 8010c6e:	4b23      	ldr	r3, [pc, #140]	@ (8010cfc <__d2b+0xa8>)
 8010c70:	4823      	ldr	r0, [pc, #140]	@ (8010d00 <__d2b+0xac>)
 8010c72:	f7fe f9c5 	bl	800f000 <__assert_func>
 8010c76:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8010c7a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010c7e:	b10d      	cbz	r5, 8010c84 <__d2b+0x30>
 8010c80:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8010c84:	9301      	str	r3, [sp, #4]
 8010c86:	f1b8 0300 	subs.w	r3, r8, #0
 8010c8a:	d024      	beq.n	8010cd6 <__d2b+0x82>
 8010c8c:	4668      	mov	r0, sp
 8010c8e:	9300      	str	r3, [sp, #0]
 8010c90:	f7ff fd17 	bl	80106c2 <__lo0bits>
 8010c94:	e9dd 1200 	ldrd	r1, r2, [sp]
 8010c98:	b1d8      	cbz	r0, 8010cd2 <__d2b+0x7e>
 8010c9a:	f1c0 0320 	rsb	r3, r0, #32
 8010c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8010ca2:	430b      	orrs	r3, r1
 8010ca4:	40c2      	lsrs	r2, r0
 8010ca6:	6163      	str	r3, [r4, #20]
 8010ca8:	9201      	str	r2, [sp, #4]
 8010caa:	9b01      	ldr	r3, [sp, #4]
 8010cac:	2b00      	cmp	r3, #0
 8010cae:	bf0c      	ite	eq
 8010cb0:	2201      	moveq	r2, #1
 8010cb2:	2202      	movne	r2, #2
 8010cb4:	61a3      	str	r3, [r4, #24]
 8010cb6:	6122      	str	r2, [r4, #16]
 8010cb8:	b1ad      	cbz	r5, 8010ce6 <__d2b+0x92>
 8010cba:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8010cbe:	4405      	add	r5, r0
 8010cc0:	6035      	str	r5, [r6, #0]
 8010cc2:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8010cc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010cc8:	6018      	str	r0, [r3, #0]
 8010cca:	4620      	mov	r0, r4
 8010ccc:	b002      	add	sp, #8
 8010cce:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8010cd2:	6161      	str	r1, [r4, #20]
 8010cd4:	e7e9      	b.n	8010caa <__d2b+0x56>
 8010cd6:	a801      	add	r0, sp, #4
 8010cd8:	f7ff fcf3 	bl	80106c2 <__lo0bits>
 8010cdc:	9b01      	ldr	r3, [sp, #4]
 8010cde:	2201      	movs	r2, #1
 8010ce0:	6163      	str	r3, [r4, #20]
 8010ce2:	3020      	adds	r0, #32
 8010ce4:	e7e7      	b.n	8010cb6 <__d2b+0x62>
 8010ce6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8010cea:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010cee:	6030      	str	r0, [r6, #0]
 8010cf0:	6918      	ldr	r0, [r3, #16]
 8010cf2:	f7ff fcc7 	bl	8010684 <__hi0bits>
 8010cf6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010cfa:	e7e4      	b.n	8010cc6 <__d2b+0x72>
 8010cfc:	0801237b 	.word	0x0801237b
 8010d00:	080123ec 	.word	0x080123ec

08010d04 <__ratio>:
 8010d04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d08:	b085      	sub	sp, #20
 8010d0a:	e9cd 1000 	strd	r1, r0, [sp]
 8010d0e:	a902      	add	r1, sp, #8
 8010d10:	f7ff ff58 	bl	8010bc4 <__b2d>
 8010d14:	468b      	mov	fp, r1
 8010d16:	4606      	mov	r6, r0
 8010d18:	460f      	mov	r7, r1
 8010d1a:	9800      	ldr	r0, [sp, #0]
 8010d1c:	a903      	add	r1, sp, #12
 8010d1e:	f7ff ff51 	bl	8010bc4 <__b2d>
 8010d22:	460d      	mov	r5, r1
 8010d24:	9b01      	ldr	r3, [sp, #4]
 8010d26:	4689      	mov	r9, r1
 8010d28:	6919      	ldr	r1, [r3, #16]
 8010d2a:	9b00      	ldr	r3, [sp, #0]
 8010d2c:	4604      	mov	r4, r0
 8010d2e:	691b      	ldr	r3, [r3, #16]
 8010d30:	4630      	mov	r0, r6
 8010d32:	1ac9      	subs	r1, r1, r3
 8010d34:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8010d38:	1a9b      	subs	r3, r3, r2
 8010d3a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8010d3e:	2b00      	cmp	r3, #0
 8010d40:	bfcd      	iteet	gt
 8010d42:	463a      	movgt	r2, r7
 8010d44:	462a      	movle	r2, r5
 8010d46:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8010d4a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8010d4e:	bfd8      	it	le
 8010d50:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8010d54:	464b      	mov	r3, r9
 8010d56:	4622      	mov	r2, r4
 8010d58:	4659      	mov	r1, fp
 8010d5a:	f7ef fd61 	bl	8000820 <__aeabi_ddiv>
 8010d5e:	b005      	add	sp, #20
 8010d60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010d64 <__copybits>:
 8010d64:	3901      	subs	r1, #1
 8010d66:	b570      	push	{r4, r5, r6, lr}
 8010d68:	1149      	asrs	r1, r1, #5
 8010d6a:	6914      	ldr	r4, [r2, #16]
 8010d6c:	3101      	adds	r1, #1
 8010d6e:	f102 0314 	add.w	r3, r2, #20
 8010d72:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8010d76:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8010d7a:	1f05      	subs	r5, r0, #4
 8010d7c:	42a3      	cmp	r3, r4
 8010d7e:	d30c      	bcc.n	8010d9a <__copybits+0x36>
 8010d80:	1aa3      	subs	r3, r4, r2
 8010d82:	3b11      	subs	r3, #17
 8010d84:	f023 0303 	bic.w	r3, r3, #3
 8010d88:	3211      	adds	r2, #17
 8010d8a:	42a2      	cmp	r2, r4
 8010d8c:	bf88      	it	hi
 8010d8e:	2300      	movhi	r3, #0
 8010d90:	4418      	add	r0, r3
 8010d92:	2300      	movs	r3, #0
 8010d94:	4288      	cmp	r0, r1
 8010d96:	d305      	bcc.n	8010da4 <__copybits+0x40>
 8010d98:	bd70      	pop	{r4, r5, r6, pc}
 8010d9a:	f853 6b04 	ldr.w	r6, [r3], #4
 8010d9e:	f845 6f04 	str.w	r6, [r5, #4]!
 8010da2:	e7eb      	b.n	8010d7c <__copybits+0x18>
 8010da4:	f840 3b04 	str.w	r3, [r0], #4
 8010da8:	e7f4      	b.n	8010d94 <__copybits+0x30>

08010daa <__any_on>:
 8010daa:	f100 0214 	add.w	r2, r0, #20
 8010dae:	6900      	ldr	r0, [r0, #16]
 8010db0:	114b      	asrs	r3, r1, #5
 8010db2:	4298      	cmp	r0, r3
 8010db4:	b510      	push	{r4, lr}
 8010db6:	db11      	blt.n	8010ddc <__any_on+0x32>
 8010db8:	dd0a      	ble.n	8010dd0 <__any_on+0x26>
 8010dba:	f011 011f 	ands.w	r1, r1, #31
 8010dbe:	d007      	beq.n	8010dd0 <__any_on+0x26>
 8010dc0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8010dc4:	fa24 f001 	lsr.w	r0, r4, r1
 8010dc8:	fa00 f101 	lsl.w	r1, r0, r1
 8010dcc:	428c      	cmp	r4, r1
 8010dce:	d10b      	bne.n	8010de8 <__any_on+0x3e>
 8010dd0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010dd4:	4293      	cmp	r3, r2
 8010dd6:	d803      	bhi.n	8010de0 <__any_on+0x36>
 8010dd8:	2000      	movs	r0, #0
 8010dda:	bd10      	pop	{r4, pc}
 8010ddc:	4603      	mov	r3, r0
 8010dde:	e7f7      	b.n	8010dd0 <__any_on+0x26>
 8010de0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010de4:	2900      	cmp	r1, #0
 8010de6:	d0f5      	beq.n	8010dd4 <__any_on+0x2a>
 8010de8:	2001      	movs	r0, #1
 8010dea:	e7f6      	b.n	8010dda <__any_on+0x30>

08010dec <_strtoul_l.constprop.0>:
 8010dec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010df0:	4686      	mov	lr, r0
 8010df2:	460d      	mov	r5, r1
 8010df4:	4e33      	ldr	r6, [pc, #204]	@ (8010ec4 <_strtoul_l.constprop.0+0xd8>)
 8010df6:	4628      	mov	r0, r5
 8010df8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010dfc:	5d37      	ldrb	r7, [r6, r4]
 8010dfe:	f017 0708 	ands.w	r7, r7, #8
 8010e02:	d1f8      	bne.n	8010df6 <_strtoul_l.constprop.0+0xa>
 8010e04:	2c2d      	cmp	r4, #45	@ 0x2d
 8010e06:	d12f      	bne.n	8010e68 <_strtoul_l.constprop.0+0x7c>
 8010e08:	2701      	movs	r7, #1
 8010e0a:	782c      	ldrb	r4, [r5, #0]
 8010e0c:	1c85      	adds	r5, r0, #2
 8010e0e:	f033 0010 	bics.w	r0, r3, #16
 8010e12:	d109      	bne.n	8010e28 <_strtoul_l.constprop.0+0x3c>
 8010e14:	2c30      	cmp	r4, #48	@ 0x30
 8010e16:	d12c      	bne.n	8010e72 <_strtoul_l.constprop.0+0x86>
 8010e18:	7828      	ldrb	r0, [r5, #0]
 8010e1a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8010e1e:	2858      	cmp	r0, #88	@ 0x58
 8010e20:	d127      	bne.n	8010e72 <_strtoul_l.constprop.0+0x86>
 8010e22:	2310      	movs	r3, #16
 8010e24:	786c      	ldrb	r4, [r5, #1]
 8010e26:	3502      	adds	r5, #2
 8010e28:	f04f 38ff 	mov.w	r8, #4294967295
 8010e2c:	fbb8 f8f3 	udiv	r8, r8, r3
 8010e30:	2600      	movs	r6, #0
 8010e32:	fb03 f908 	mul.w	r9, r3, r8
 8010e36:	4630      	mov	r0, r6
 8010e38:	ea6f 0909 	mvn.w	r9, r9
 8010e3c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8010e40:	f1bc 0f09 	cmp.w	ip, #9
 8010e44:	d81c      	bhi.n	8010e80 <_strtoul_l.constprop.0+0x94>
 8010e46:	4664      	mov	r4, ip
 8010e48:	42a3      	cmp	r3, r4
 8010e4a:	dd2a      	ble.n	8010ea2 <_strtoul_l.constprop.0+0xb6>
 8010e4c:	f1b6 3fff 	cmp.w	r6, #4294967295
 8010e50:	d007      	beq.n	8010e62 <_strtoul_l.constprop.0+0x76>
 8010e52:	4580      	cmp	r8, r0
 8010e54:	d322      	bcc.n	8010e9c <_strtoul_l.constprop.0+0xb0>
 8010e56:	d101      	bne.n	8010e5c <_strtoul_l.constprop.0+0x70>
 8010e58:	45a1      	cmp	r9, r4
 8010e5a:	db1f      	blt.n	8010e9c <_strtoul_l.constprop.0+0xb0>
 8010e5c:	2601      	movs	r6, #1
 8010e5e:	fb00 4003 	mla	r0, r0, r3, r4
 8010e62:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010e66:	e7e9      	b.n	8010e3c <_strtoul_l.constprop.0+0x50>
 8010e68:	2c2b      	cmp	r4, #43	@ 0x2b
 8010e6a:	bf04      	itt	eq
 8010e6c:	782c      	ldrbeq	r4, [r5, #0]
 8010e6e:	1c85      	addeq	r5, r0, #2
 8010e70:	e7cd      	b.n	8010e0e <_strtoul_l.constprop.0+0x22>
 8010e72:	2b00      	cmp	r3, #0
 8010e74:	d1d8      	bne.n	8010e28 <_strtoul_l.constprop.0+0x3c>
 8010e76:	2c30      	cmp	r4, #48	@ 0x30
 8010e78:	bf0c      	ite	eq
 8010e7a:	2308      	moveq	r3, #8
 8010e7c:	230a      	movne	r3, #10
 8010e7e:	e7d3      	b.n	8010e28 <_strtoul_l.constprop.0+0x3c>
 8010e80:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8010e84:	f1bc 0f19 	cmp.w	ip, #25
 8010e88:	d801      	bhi.n	8010e8e <_strtoul_l.constprop.0+0xa2>
 8010e8a:	3c37      	subs	r4, #55	@ 0x37
 8010e8c:	e7dc      	b.n	8010e48 <_strtoul_l.constprop.0+0x5c>
 8010e8e:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8010e92:	f1bc 0f19 	cmp.w	ip, #25
 8010e96:	d804      	bhi.n	8010ea2 <_strtoul_l.constprop.0+0xb6>
 8010e98:	3c57      	subs	r4, #87	@ 0x57
 8010e9a:	e7d5      	b.n	8010e48 <_strtoul_l.constprop.0+0x5c>
 8010e9c:	f04f 36ff 	mov.w	r6, #4294967295
 8010ea0:	e7df      	b.n	8010e62 <_strtoul_l.constprop.0+0x76>
 8010ea2:	1c73      	adds	r3, r6, #1
 8010ea4:	d106      	bne.n	8010eb4 <_strtoul_l.constprop.0+0xc8>
 8010ea6:	2322      	movs	r3, #34	@ 0x22
 8010ea8:	4630      	mov	r0, r6
 8010eaa:	f8ce 3000 	str.w	r3, [lr]
 8010eae:	b932      	cbnz	r2, 8010ebe <_strtoul_l.constprop.0+0xd2>
 8010eb0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010eb4:	b107      	cbz	r7, 8010eb8 <_strtoul_l.constprop.0+0xcc>
 8010eb6:	4240      	negs	r0, r0
 8010eb8:	2a00      	cmp	r2, #0
 8010eba:	d0f9      	beq.n	8010eb0 <_strtoul_l.constprop.0+0xc4>
 8010ebc:	b106      	cbz	r6, 8010ec0 <_strtoul_l.constprop.0+0xd4>
 8010ebe:	1e69      	subs	r1, r5, #1
 8010ec0:	6011      	str	r1, [r2, #0]
 8010ec2:	e7f5      	b.n	8010eb0 <_strtoul_l.constprop.0+0xc4>
 8010ec4:	08012081 	.word	0x08012081

08010ec8 <_strtoul_r>:
 8010ec8:	f7ff bf90 	b.w	8010dec <_strtoul_l.constprop.0>

08010ecc <strtoul>:
 8010ecc:	4613      	mov	r3, r2
 8010ece:	460a      	mov	r2, r1
 8010ed0:	4601      	mov	r1, r0
 8010ed2:	4802      	ldr	r0, [pc, #8]	@ (8010edc <strtoul+0x10>)
 8010ed4:	6800      	ldr	r0, [r0, #0]
 8010ed6:	f7ff bf89 	b.w	8010dec <_strtoul_l.constprop.0>
 8010eda:	bf00      	nop
 8010edc:	20000284 	.word	0x20000284

08010ee0 <__ascii_wctomb>:
 8010ee0:	4603      	mov	r3, r0
 8010ee2:	4608      	mov	r0, r1
 8010ee4:	b141      	cbz	r1, 8010ef8 <__ascii_wctomb+0x18>
 8010ee6:	2aff      	cmp	r2, #255	@ 0xff
 8010ee8:	d904      	bls.n	8010ef4 <__ascii_wctomb+0x14>
 8010eea:	228a      	movs	r2, #138	@ 0x8a
 8010eec:	f04f 30ff 	mov.w	r0, #4294967295
 8010ef0:	601a      	str	r2, [r3, #0]
 8010ef2:	4770      	bx	lr
 8010ef4:	2001      	movs	r0, #1
 8010ef6:	700a      	strb	r2, [r1, #0]
 8010ef8:	4770      	bx	lr

08010efa <__sfputc_r>:
 8010efa:	6893      	ldr	r3, [r2, #8]
 8010efc:	b410      	push	{r4}
 8010efe:	3b01      	subs	r3, #1
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	6093      	str	r3, [r2, #8]
 8010f04:	da07      	bge.n	8010f16 <__sfputc_r+0x1c>
 8010f06:	6994      	ldr	r4, [r2, #24]
 8010f08:	42a3      	cmp	r3, r4
 8010f0a:	db01      	blt.n	8010f10 <__sfputc_r+0x16>
 8010f0c:	290a      	cmp	r1, #10
 8010f0e:	d102      	bne.n	8010f16 <__sfputc_r+0x1c>
 8010f10:	bc10      	pop	{r4}
 8010f12:	f000 ba15 	b.w	8011340 <__swbuf_r>
 8010f16:	6813      	ldr	r3, [r2, #0]
 8010f18:	1c58      	adds	r0, r3, #1
 8010f1a:	6010      	str	r0, [r2, #0]
 8010f1c:	7019      	strb	r1, [r3, #0]
 8010f1e:	4608      	mov	r0, r1
 8010f20:	bc10      	pop	{r4}
 8010f22:	4770      	bx	lr

08010f24 <__sfputs_r>:
 8010f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f26:	4606      	mov	r6, r0
 8010f28:	460f      	mov	r7, r1
 8010f2a:	4614      	mov	r4, r2
 8010f2c:	18d5      	adds	r5, r2, r3
 8010f2e:	42ac      	cmp	r4, r5
 8010f30:	d101      	bne.n	8010f36 <__sfputs_r+0x12>
 8010f32:	2000      	movs	r0, #0
 8010f34:	e007      	b.n	8010f46 <__sfputs_r+0x22>
 8010f36:	463a      	mov	r2, r7
 8010f38:	4630      	mov	r0, r6
 8010f3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010f3e:	f7ff ffdc 	bl	8010efa <__sfputc_r>
 8010f42:	1c43      	adds	r3, r0, #1
 8010f44:	d1f3      	bne.n	8010f2e <__sfputs_r+0xa>
 8010f46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010f48 <_vfiprintf_r>:
 8010f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f4c:	460d      	mov	r5, r1
 8010f4e:	4614      	mov	r4, r2
 8010f50:	4698      	mov	r8, r3
 8010f52:	4606      	mov	r6, r0
 8010f54:	b09d      	sub	sp, #116	@ 0x74
 8010f56:	b118      	cbz	r0, 8010f60 <_vfiprintf_r+0x18>
 8010f58:	6a03      	ldr	r3, [r0, #32]
 8010f5a:	b90b      	cbnz	r3, 8010f60 <_vfiprintf_r+0x18>
 8010f5c:	f7fd f8a6 	bl	800e0ac <__sinit>
 8010f60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010f62:	07d9      	lsls	r1, r3, #31
 8010f64:	d405      	bmi.n	8010f72 <_vfiprintf_r+0x2a>
 8010f66:	89ab      	ldrh	r3, [r5, #12]
 8010f68:	059a      	lsls	r2, r3, #22
 8010f6a:	d402      	bmi.n	8010f72 <_vfiprintf_r+0x2a>
 8010f6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010f6e:	f7fe f815 	bl	800ef9c <__retarget_lock_acquire_recursive>
 8010f72:	89ab      	ldrh	r3, [r5, #12]
 8010f74:	071b      	lsls	r3, r3, #28
 8010f76:	d501      	bpl.n	8010f7c <_vfiprintf_r+0x34>
 8010f78:	692b      	ldr	r3, [r5, #16]
 8010f7a:	b99b      	cbnz	r3, 8010fa4 <_vfiprintf_r+0x5c>
 8010f7c:	4629      	mov	r1, r5
 8010f7e:	4630      	mov	r0, r6
 8010f80:	f000 fa1c 	bl	80113bc <__swsetup_r>
 8010f84:	b170      	cbz	r0, 8010fa4 <_vfiprintf_r+0x5c>
 8010f86:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010f88:	07dc      	lsls	r4, r3, #31
 8010f8a:	d504      	bpl.n	8010f96 <_vfiprintf_r+0x4e>
 8010f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8010f90:	b01d      	add	sp, #116	@ 0x74
 8010f92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f96:	89ab      	ldrh	r3, [r5, #12]
 8010f98:	0598      	lsls	r0, r3, #22
 8010f9a:	d4f7      	bmi.n	8010f8c <_vfiprintf_r+0x44>
 8010f9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010f9e:	f7fd ffff 	bl	800efa0 <__retarget_lock_release_recursive>
 8010fa2:	e7f3      	b.n	8010f8c <_vfiprintf_r+0x44>
 8010fa4:	2300      	movs	r3, #0
 8010fa6:	9309      	str	r3, [sp, #36]	@ 0x24
 8010fa8:	2320      	movs	r3, #32
 8010faa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010fae:	2330      	movs	r3, #48	@ 0x30
 8010fb0:	f04f 0901 	mov.w	r9, #1
 8010fb4:	f8cd 800c 	str.w	r8, [sp, #12]
 8010fb8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8011164 <_vfiprintf_r+0x21c>
 8010fbc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010fc0:	4623      	mov	r3, r4
 8010fc2:	469a      	mov	sl, r3
 8010fc4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010fc8:	b10a      	cbz	r2, 8010fce <_vfiprintf_r+0x86>
 8010fca:	2a25      	cmp	r2, #37	@ 0x25
 8010fcc:	d1f9      	bne.n	8010fc2 <_vfiprintf_r+0x7a>
 8010fce:	ebba 0b04 	subs.w	fp, sl, r4
 8010fd2:	d00b      	beq.n	8010fec <_vfiprintf_r+0xa4>
 8010fd4:	465b      	mov	r3, fp
 8010fd6:	4622      	mov	r2, r4
 8010fd8:	4629      	mov	r1, r5
 8010fda:	4630      	mov	r0, r6
 8010fdc:	f7ff ffa2 	bl	8010f24 <__sfputs_r>
 8010fe0:	3001      	adds	r0, #1
 8010fe2:	f000 80a7 	beq.w	8011134 <_vfiprintf_r+0x1ec>
 8010fe6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010fe8:	445a      	add	r2, fp
 8010fea:	9209      	str	r2, [sp, #36]	@ 0x24
 8010fec:	f89a 3000 	ldrb.w	r3, [sl]
 8010ff0:	2b00      	cmp	r3, #0
 8010ff2:	f000 809f 	beq.w	8011134 <_vfiprintf_r+0x1ec>
 8010ff6:	2300      	movs	r3, #0
 8010ff8:	f04f 32ff 	mov.w	r2, #4294967295
 8010ffc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011000:	f10a 0a01 	add.w	sl, sl, #1
 8011004:	9304      	str	r3, [sp, #16]
 8011006:	9307      	str	r3, [sp, #28]
 8011008:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801100c:	931a      	str	r3, [sp, #104]	@ 0x68
 801100e:	4654      	mov	r4, sl
 8011010:	2205      	movs	r2, #5
 8011012:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011016:	4853      	ldr	r0, [pc, #332]	@ (8011164 <_vfiprintf_r+0x21c>)
 8011018:	f7fd ffcb 	bl	800efb2 <memchr>
 801101c:	9a04      	ldr	r2, [sp, #16]
 801101e:	b9d8      	cbnz	r0, 8011058 <_vfiprintf_r+0x110>
 8011020:	06d1      	lsls	r1, r2, #27
 8011022:	bf44      	itt	mi
 8011024:	2320      	movmi	r3, #32
 8011026:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801102a:	0713      	lsls	r3, r2, #28
 801102c:	bf44      	itt	mi
 801102e:	232b      	movmi	r3, #43	@ 0x2b
 8011030:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011034:	f89a 3000 	ldrb.w	r3, [sl]
 8011038:	2b2a      	cmp	r3, #42	@ 0x2a
 801103a:	d015      	beq.n	8011068 <_vfiprintf_r+0x120>
 801103c:	4654      	mov	r4, sl
 801103e:	2000      	movs	r0, #0
 8011040:	f04f 0c0a 	mov.w	ip, #10
 8011044:	9a07      	ldr	r2, [sp, #28]
 8011046:	4621      	mov	r1, r4
 8011048:	f811 3b01 	ldrb.w	r3, [r1], #1
 801104c:	3b30      	subs	r3, #48	@ 0x30
 801104e:	2b09      	cmp	r3, #9
 8011050:	d94b      	bls.n	80110ea <_vfiprintf_r+0x1a2>
 8011052:	b1b0      	cbz	r0, 8011082 <_vfiprintf_r+0x13a>
 8011054:	9207      	str	r2, [sp, #28]
 8011056:	e014      	b.n	8011082 <_vfiprintf_r+0x13a>
 8011058:	eba0 0308 	sub.w	r3, r0, r8
 801105c:	fa09 f303 	lsl.w	r3, r9, r3
 8011060:	4313      	orrs	r3, r2
 8011062:	46a2      	mov	sl, r4
 8011064:	9304      	str	r3, [sp, #16]
 8011066:	e7d2      	b.n	801100e <_vfiprintf_r+0xc6>
 8011068:	9b03      	ldr	r3, [sp, #12]
 801106a:	1d19      	adds	r1, r3, #4
 801106c:	681b      	ldr	r3, [r3, #0]
 801106e:	9103      	str	r1, [sp, #12]
 8011070:	2b00      	cmp	r3, #0
 8011072:	bfbb      	ittet	lt
 8011074:	425b      	neglt	r3, r3
 8011076:	f042 0202 	orrlt.w	r2, r2, #2
 801107a:	9307      	strge	r3, [sp, #28]
 801107c:	9307      	strlt	r3, [sp, #28]
 801107e:	bfb8      	it	lt
 8011080:	9204      	strlt	r2, [sp, #16]
 8011082:	7823      	ldrb	r3, [r4, #0]
 8011084:	2b2e      	cmp	r3, #46	@ 0x2e
 8011086:	d10a      	bne.n	801109e <_vfiprintf_r+0x156>
 8011088:	7863      	ldrb	r3, [r4, #1]
 801108a:	2b2a      	cmp	r3, #42	@ 0x2a
 801108c:	d132      	bne.n	80110f4 <_vfiprintf_r+0x1ac>
 801108e:	9b03      	ldr	r3, [sp, #12]
 8011090:	3402      	adds	r4, #2
 8011092:	1d1a      	adds	r2, r3, #4
 8011094:	681b      	ldr	r3, [r3, #0]
 8011096:	9203      	str	r2, [sp, #12]
 8011098:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801109c:	9305      	str	r3, [sp, #20]
 801109e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8011168 <_vfiprintf_r+0x220>
 80110a2:	2203      	movs	r2, #3
 80110a4:	4650      	mov	r0, sl
 80110a6:	7821      	ldrb	r1, [r4, #0]
 80110a8:	f7fd ff83 	bl	800efb2 <memchr>
 80110ac:	b138      	cbz	r0, 80110be <_vfiprintf_r+0x176>
 80110ae:	2240      	movs	r2, #64	@ 0x40
 80110b0:	9b04      	ldr	r3, [sp, #16]
 80110b2:	eba0 000a 	sub.w	r0, r0, sl
 80110b6:	4082      	lsls	r2, r0
 80110b8:	4313      	orrs	r3, r2
 80110ba:	3401      	adds	r4, #1
 80110bc:	9304      	str	r3, [sp, #16]
 80110be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80110c2:	2206      	movs	r2, #6
 80110c4:	4829      	ldr	r0, [pc, #164]	@ (801116c <_vfiprintf_r+0x224>)
 80110c6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80110ca:	f7fd ff72 	bl	800efb2 <memchr>
 80110ce:	2800      	cmp	r0, #0
 80110d0:	d03f      	beq.n	8011152 <_vfiprintf_r+0x20a>
 80110d2:	4b27      	ldr	r3, [pc, #156]	@ (8011170 <_vfiprintf_r+0x228>)
 80110d4:	bb1b      	cbnz	r3, 801111e <_vfiprintf_r+0x1d6>
 80110d6:	9b03      	ldr	r3, [sp, #12]
 80110d8:	3307      	adds	r3, #7
 80110da:	f023 0307 	bic.w	r3, r3, #7
 80110de:	3308      	adds	r3, #8
 80110e0:	9303      	str	r3, [sp, #12]
 80110e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80110e4:	443b      	add	r3, r7
 80110e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80110e8:	e76a      	b.n	8010fc0 <_vfiprintf_r+0x78>
 80110ea:	460c      	mov	r4, r1
 80110ec:	2001      	movs	r0, #1
 80110ee:	fb0c 3202 	mla	r2, ip, r2, r3
 80110f2:	e7a8      	b.n	8011046 <_vfiprintf_r+0xfe>
 80110f4:	2300      	movs	r3, #0
 80110f6:	f04f 0c0a 	mov.w	ip, #10
 80110fa:	4619      	mov	r1, r3
 80110fc:	3401      	adds	r4, #1
 80110fe:	9305      	str	r3, [sp, #20]
 8011100:	4620      	mov	r0, r4
 8011102:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011106:	3a30      	subs	r2, #48	@ 0x30
 8011108:	2a09      	cmp	r2, #9
 801110a:	d903      	bls.n	8011114 <_vfiprintf_r+0x1cc>
 801110c:	2b00      	cmp	r3, #0
 801110e:	d0c6      	beq.n	801109e <_vfiprintf_r+0x156>
 8011110:	9105      	str	r1, [sp, #20]
 8011112:	e7c4      	b.n	801109e <_vfiprintf_r+0x156>
 8011114:	4604      	mov	r4, r0
 8011116:	2301      	movs	r3, #1
 8011118:	fb0c 2101 	mla	r1, ip, r1, r2
 801111c:	e7f0      	b.n	8011100 <_vfiprintf_r+0x1b8>
 801111e:	ab03      	add	r3, sp, #12
 8011120:	9300      	str	r3, [sp, #0]
 8011122:	462a      	mov	r2, r5
 8011124:	4630      	mov	r0, r6
 8011126:	4b13      	ldr	r3, [pc, #76]	@ (8011174 <_vfiprintf_r+0x22c>)
 8011128:	a904      	add	r1, sp, #16
 801112a:	f7fc fb75 	bl	800d818 <_printf_float>
 801112e:	4607      	mov	r7, r0
 8011130:	1c78      	adds	r0, r7, #1
 8011132:	d1d6      	bne.n	80110e2 <_vfiprintf_r+0x19a>
 8011134:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011136:	07d9      	lsls	r1, r3, #31
 8011138:	d405      	bmi.n	8011146 <_vfiprintf_r+0x1fe>
 801113a:	89ab      	ldrh	r3, [r5, #12]
 801113c:	059a      	lsls	r2, r3, #22
 801113e:	d402      	bmi.n	8011146 <_vfiprintf_r+0x1fe>
 8011140:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011142:	f7fd ff2d 	bl	800efa0 <__retarget_lock_release_recursive>
 8011146:	89ab      	ldrh	r3, [r5, #12]
 8011148:	065b      	lsls	r3, r3, #25
 801114a:	f53f af1f 	bmi.w	8010f8c <_vfiprintf_r+0x44>
 801114e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011150:	e71e      	b.n	8010f90 <_vfiprintf_r+0x48>
 8011152:	ab03      	add	r3, sp, #12
 8011154:	9300      	str	r3, [sp, #0]
 8011156:	462a      	mov	r2, r5
 8011158:	4630      	mov	r0, r6
 801115a:	4b06      	ldr	r3, [pc, #24]	@ (8011174 <_vfiprintf_r+0x22c>)
 801115c:	a904      	add	r1, sp, #16
 801115e:	f7fc fdf9 	bl	800dd54 <_printf_i>
 8011162:	e7e4      	b.n	801112e <_vfiprintf_r+0x1e6>
 8011164:	08012548 	.word	0x08012548
 8011168:	0801254e 	.word	0x0801254e
 801116c:	08012552 	.word	0x08012552
 8011170:	0800d819 	.word	0x0800d819
 8011174:	08010f25 	.word	0x08010f25

08011178 <__sflush_r>:
 8011178:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801117c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801117e:	0716      	lsls	r6, r2, #28
 8011180:	4605      	mov	r5, r0
 8011182:	460c      	mov	r4, r1
 8011184:	d454      	bmi.n	8011230 <__sflush_r+0xb8>
 8011186:	684b      	ldr	r3, [r1, #4]
 8011188:	2b00      	cmp	r3, #0
 801118a:	dc02      	bgt.n	8011192 <__sflush_r+0x1a>
 801118c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801118e:	2b00      	cmp	r3, #0
 8011190:	dd48      	ble.n	8011224 <__sflush_r+0xac>
 8011192:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011194:	2e00      	cmp	r6, #0
 8011196:	d045      	beq.n	8011224 <__sflush_r+0xac>
 8011198:	2300      	movs	r3, #0
 801119a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801119e:	682f      	ldr	r7, [r5, #0]
 80111a0:	6a21      	ldr	r1, [r4, #32]
 80111a2:	602b      	str	r3, [r5, #0]
 80111a4:	d030      	beq.n	8011208 <__sflush_r+0x90>
 80111a6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80111a8:	89a3      	ldrh	r3, [r4, #12]
 80111aa:	0759      	lsls	r1, r3, #29
 80111ac:	d505      	bpl.n	80111ba <__sflush_r+0x42>
 80111ae:	6863      	ldr	r3, [r4, #4]
 80111b0:	1ad2      	subs	r2, r2, r3
 80111b2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80111b4:	b10b      	cbz	r3, 80111ba <__sflush_r+0x42>
 80111b6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80111b8:	1ad2      	subs	r2, r2, r3
 80111ba:	2300      	movs	r3, #0
 80111bc:	4628      	mov	r0, r5
 80111be:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80111c0:	6a21      	ldr	r1, [r4, #32]
 80111c2:	47b0      	blx	r6
 80111c4:	1c43      	adds	r3, r0, #1
 80111c6:	89a3      	ldrh	r3, [r4, #12]
 80111c8:	d106      	bne.n	80111d8 <__sflush_r+0x60>
 80111ca:	6829      	ldr	r1, [r5, #0]
 80111cc:	291d      	cmp	r1, #29
 80111ce:	d82b      	bhi.n	8011228 <__sflush_r+0xb0>
 80111d0:	4a28      	ldr	r2, [pc, #160]	@ (8011274 <__sflush_r+0xfc>)
 80111d2:	410a      	asrs	r2, r1
 80111d4:	07d6      	lsls	r6, r2, #31
 80111d6:	d427      	bmi.n	8011228 <__sflush_r+0xb0>
 80111d8:	2200      	movs	r2, #0
 80111da:	6062      	str	r2, [r4, #4]
 80111dc:	6922      	ldr	r2, [r4, #16]
 80111de:	04d9      	lsls	r1, r3, #19
 80111e0:	6022      	str	r2, [r4, #0]
 80111e2:	d504      	bpl.n	80111ee <__sflush_r+0x76>
 80111e4:	1c42      	adds	r2, r0, #1
 80111e6:	d101      	bne.n	80111ec <__sflush_r+0x74>
 80111e8:	682b      	ldr	r3, [r5, #0]
 80111ea:	b903      	cbnz	r3, 80111ee <__sflush_r+0x76>
 80111ec:	6560      	str	r0, [r4, #84]	@ 0x54
 80111ee:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80111f0:	602f      	str	r7, [r5, #0]
 80111f2:	b1b9      	cbz	r1, 8011224 <__sflush_r+0xac>
 80111f4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80111f8:	4299      	cmp	r1, r3
 80111fa:	d002      	beq.n	8011202 <__sflush_r+0x8a>
 80111fc:	4628      	mov	r0, r5
 80111fe:	f7fe fd77 	bl	800fcf0 <_free_r>
 8011202:	2300      	movs	r3, #0
 8011204:	6363      	str	r3, [r4, #52]	@ 0x34
 8011206:	e00d      	b.n	8011224 <__sflush_r+0xac>
 8011208:	2301      	movs	r3, #1
 801120a:	4628      	mov	r0, r5
 801120c:	47b0      	blx	r6
 801120e:	4602      	mov	r2, r0
 8011210:	1c50      	adds	r0, r2, #1
 8011212:	d1c9      	bne.n	80111a8 <__sflush_r+0x30>
 8011214:	682b      	ldr	r3, [r5, #0]
 8011216:	2b00      	cmp	r3, #0
 8011218:	d0c6      	beq.n	80111a8 <__sflush_r+0x30>
 801121a:	2b1d      	cmp	r3, #29
 801121c:	d001      	beq.n	8011222 <__sflush_r+0xaa>
 801121e:	2b16      	cmp	r3, #22
 8011220:	d11d      	bne.n	801125e <__sflush_r+0xe6>
 8011222:	602f      	str	r7, [r5, #0]
 8011224:	2000      	movs	r0, #0
 8011226:	e021      	b.n	801126c <__sflush_r+0xf4>
 8011228:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801122c:	b21b      	sxth	r3, r3
 801122e:	e01a      	b.n	8011266 <__sflush_r+0xee>
 8011230:	690f      	ldr	r7, [r1, #16]
 8011232:	2f00      	cmp	r7, #0
 8011234:	d0f6      	beq.n	8011224 <__sflush_r+0xac>
 8011236:	0793      	lsls	r3, r2, #30
 8011238:	bf18      	it	ne
 801123a:	2300      	movne	r3, #0
 801123c:	680e      	ldr	r6, [r1, #0]
 801123e:	bf08      	it	eq
 8011240:	694b      	ldreq	r3, [r1, #20]
 8011242:	1bf6      	subs	r6, r6, r7
 8011244:	600f      	str	r7, [r1, #0]
 8011246:	608b      	str	r3, [r1, #8]
 8011248:	2e00      	cmp	r6, #0
 801124a:	ddeb      	ble.n	8011224 <__sflush_r+0xac>
 801124c:	4633      	mov	r3, r6
 801124e:	463a      	mov	r2, r7
 8011250:	4628      	mov	r0, r5
 8011252:	6a21      	ldr	r1, [r4, #32]
 8011254:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8011258:	47e0      	blx	ip
 801125a:	2800      	cmp	r0, #0
 801125c:	dc07      	bgt.n	801126e <__sflush_r+0xf6>
 801125e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011262:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011266:	f04f 30ff 	mov.w	r0, #4294967295
 801126a:	81a3      	strh	r3, [r4, #12]
 801126c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801126e:	4407      	add	r7, r0
 8011270:	1a36      	subs	r6, r6, r0
 8011272:	e7e9      	b.n	8011248 <__sflush_r+0xd0>
 8011274:	dfbffffe 	.word	0xdfbffffe

08011278 <_fflush_r>:
 8011278:	b538      	push	{r3, r4, r5, lr}
 801127a:	690b      	ldr	r3, [r1, #16]
 801127c:	4605      	mov	r5, r0
 801127e:	460c      	mov	r4, r1
 8011280:	b913      	cbnz	r3, 8011288 <_fflush_r+0x10>
 8011282:	2500      	movs	r5, #0
 8011284:	4628      	mov	r0, r5
 8011286:	bd38      	pop	{r3, r4, r5, pc}
 8011288:	b118      	cbz	r0, 8011292 <_fflush_r+0x1a>
 801128a:	6a03      	ldr	r3, [r0, #32]
 801128c:	b90b      	cbnz	r3, 8011292 <_fflush_r+0x1a>
 801128e:	f7fc ff0d 	bl	800e0ac <__sinit>
 8011292:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011296:	2b00      	cmp	r3, #0
 8011298:	d0f3      	beq.n	8011282 <_fflush_r+0xa>
 801129a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801129c:	07d0      	lsls	r0, r2, #31
 801129e:	d404      	bmi.n	80112aa <_fflush_r+0x32>
 80112a0:	0599      	lsls	r1, r3, #22
 80112a2:	d402      	bmi.n	80112aa <_fflush_r+0x32>
 80112a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80112a6:	f7fd fe79 	bl	800ef9c <__retarget_lock_acquire_recursive>
 80112aa:	4628      	mov	r0, r5
 80112ac:	4621      	mov	r1, r4
 80112ae:	f7ff ff63 	bl	8011178 <__sflush_r>
 80112b2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80112b4:	4605      	mov	r5, r0
 80112b6:	07da      	lsls	r2, r3, #31
 80112b8:	d4e4      	bmi.n	8011284 <_fflush_r+0xc>
 80112ba:	89a3      	ldrh	r3, [r4, #12]
 80112bc:	059b      	lsls	r3, r3, #22
 80112be:	d4e1      	bmi.n	8011284 <_fflush_r+0xc>
 80112c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80112c2:	f7fd fe6d 	bl	800efa0 <__retarget_lock_release_recursive>
 80112c6:	e7dd      	b.n	8011284 <_fflush_r+0xc>

080112c8 <fiprintf>:
 80112c8:	b40e      	push	{r1, r2, r3}
 80112ca:	b503      	push	{r0, r1, lr}
 80112cc:	4601      	mov	r1, r0
 80112ce:	ab03      	add	r3, sp, #12
 80112d0:	4805      	ldr	r0, [pc, #20]	@ (80112e8 <fiprintf+0x20>)
 80112d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80112d6:	6800      	ldr	r0, [r0, #0]
 80112d8:	9301      	str	r3, [sp, #4]
 80112da:	f7ff fe35 	bl	8010f48 <_vfiprintf_r>
 80112de:	b002      	add	sp, #8
 80112e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80112e4:	b003      	add	sp, #12
 80112e6:	4770      	bx	lr
 80112e8:	20000284 	.word	0x20000284

080112ec <siscanf>:
 80112ec:	b40e      	push	{r1, r2, r3}
 80112ee:	f44f 7201 	mov.w	r2, #516	@ 0x204
 80112f2:	b530      	push	{r4, r5, lr}
 80112f4:	b09c      	sub	sp, #112	@ 0x70
 80112f6:	ac1f      	add	r4, sp, #124	@ 0x7c
 80112f8:	f854 5b04 	ldr.w	r5, [r4], #4
 80112fc:	f8ad 2014 	strh.w	r2, [sp, #20]
 8011300:	9002      	str	r0, [sp, #8]
 8011302:	9006      	str	r0, [sp, #24]
 8011304:	f7ee ff9e 	bl	8000244 <strlen>
 8011308:	4b0b      	ldr	r3, [pc, #44]	@ (8011338 <siscanf+0x4c>)
 801130a:	9003      	str	r0, [sp, #12]
 801130c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801130e:	2300      	movs	r3, #0
 8011310:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011312:	9314      	str	r3, [sp, #80]	@ 0x50
 8011314:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8011318:	9007      	str	r0, [sp, #28]
 801131a:	4808      	ldr	r0, [pc, #32]	@ (801133c <siscanf+0x50>)
 801131c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8011320:	462a      	mov	r2, r5
 8011322:	4623      	mov	r3, r4
 8011324:	a902      	add	r1, sp, #8
 8011326:	6800      	ldr	r0, [r0, #0]
 8011328:	9401      	str	r4, [sp, #4]
 801132a:	f000 f94f 	bl	80115cc <__ssvfiscanf_r>
 801132e:	b01c      	add	sp, #112	@ 0x70
 8011330:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011334:	b003      	add	sp, #12
 8011336:	4770      	bx	lr
 8011338:	0800e15f 	.word	0x0800e15f
 801133c:	20000284 	.word	0x20000284

08011340 <__swbuf_r>:
 8011340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011342:	460e      	mov	r6, r1
 8011344:	4614      	mov	r4, r2
 8011346:	4605      	mov	r5, r0
 8011348:	b118      	cbz	r0, 8011352 <__swbuf_r+0x12>
 801134a:	6a03      	ldr	r3, [r0, #32]
 801134c:	b90b      	cbnz	r3, 8011352 <__swbuf_r+0x12>
 801134e:	f7fc fead 	bl	800e0ac <__sinit>
 8011352:	69a3      	ldr	r3, [r4, #24]
 8011354:	60a3      	str	r3, [r4, #8]
 8011356:	89a3      	ldrh	r3, [r4, #12]
 8011358:	071a      	lsls	r2, r3, #28
 801135a:	d501      	bpl.n	8011360 <__swbuf_r+0x20>
 801135c:	6923      	ldr	r3, [r4, #16]
 801135e:	b943      	cbnz	r3, 8011372 <__swbuf_r+0x32>
 8011360:	4621      	mov	r1, r4
 8011362:	4628      	mov	r0, r5
 8011364:	f000 f82a 	bl	80113bc <__swsetup_r>
 8011368:	b118      	cbz	r0, 8011372 <__swbuf_r+0x32>
 801136a:	f04f 37ff 	mov.w	r7, #4294967295
 801136e:	4638      	mov	r0, r7
 8011370:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011372:	6823      	ldr	r3, [r4, #0]
 8011374:	6922      	ldr	r2, [r4, #16]
 8011376:	b2f6      	uxtb	r6, r6
 8011378:	1a98      	subs	r0, r3, r2
 801137a:	6963      	ldr	r3, [r4, #20]
 801137c:	4637      	mov	r7, r6
 801137e:	4283      	cmp	r3, r0
 8011380:	dc05      	bgt.n	801138e <__swbuf_r+0x4e>
 8011382:	4621      	mov	r1, r4
 8011384:	4628      	mov	r0, r5
 8011386:	f7ff ff77 	bl	8011278 <_fflush_r>
 801138a:	2800      	cmp	r0, #0
 801138c:	d1ed      	bne.n	801136a <__swbuf_r+0x2a>
 801138e:	68a3      	ldr	r3, [r4, #8]
 8011390:	3b01      	subs	r3, #1
 8011392:	60a3      	str	r3, [r4, #8]
 8011394:	6823      	ldr	r3, [r4, #0]
 8011396:	1c5a      	adds	r2, r3, #1
 8011398:	6022      	str	r2, [r4, #0]
 801139a:	701e      	strb	r6, [r3, #0]
 801139c:	6962      	ldr	r2, [r4, #20]
 801139e:	1c43      	adds	r3, r0, #1
 80113a0:	429a      	cmp	r2, r3
 80113a2:	d004      	beq.n	80113ae <__swbuf_r+0x6e>
 80113a4:	89a3      	ldrh	r3, [r4, #12]
 80113a6:	07db      	lsls	r3, r3, #31
 80113a8:	d5e1      	bpl.n	801136e <__swbuf_r+0x2e>
 80113aa:	2e0a      	cmp	r6, #10
 80113ac:	d1df      	bne.n	801136e <__swbuf_r+0x2e>
 80113ae:	4621      	mov	r1, r4
 80113b0:	4628      	mov	r0, r5
 80113b2:	f7ff ff61 	bl	8011278 <_fflush_r>
 80113b6:	2800      	cmp	r0, #0
 80113b8:	d0d9      	beq.n	801136e <__swbuf_r+0x2e>
 80113ba:	e7d6      	b.n	801136a <__swbuf_r+0x2a>

080113bc <__swsetup_r>:
 80113bc:	b538      	push	{r3, r4, r5, lr}
 80113be:	4b29      	ldr	r3, [pc, #164]	@ (8011464 <__swsetup_r+0xa8>)
 80113c0:	4605      	mov	r5, r0
 80113c2:	6818      	ldr	r0, [r3, #0]
 80113c4:	460c      	mov	r4, r1
 80113c6:	b118      	cbz	r0, 80113d0 <__swsetup_r+0x14>
 80113c8:	6a03      	ldr	r3, [r0, #32]
 80113ca:	b90b      	cbnz	r3, 80113d0 <__swsetup_r+0x14>
 80113cc:	f7fc fe6e 	bl	800e0ac <__sinit>
 80113d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80113d4:	0719      	lsls	r1, r3, #28
 80113d6:	d422      	bmi.n	801141e <__swsetup_r+0x62>
 80113d8:	06da      	lsls	r2, r3, #27
 80113da:	d407      	bmi.n	80113ec <__swsetup_r+0x30>
 80113dc:	2209      	movs	r2, #9
 80113de:	602a      	str	r2, [r5, #0]
 80113e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80113e4:	f04f 30ff 	mov.w	r0, #4294967295
 80113e8:	81a3      	strh	r3, [r4, #12]
 80113ea:	e033      	b.n	8011454 <__swsetup_r+0x98>
 80113ec:	0758      	lsls	r0, r3, #29
 80113ee:	d512      	bpl.n	8011416 <__swsetup_r+0x5a>
 80113f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80113f2:	b141      	cbz	r1, 8011406 <__swsetup_r+0x4a>
 80113f4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80113f8:	4299      	cmp	r1, r3
 80113fa:	d002      	beq.n	8011402 <__swsetup_r+0x46>
 80113fc:	4628      	mov	r0, r5
 80113fe:	f7fe fc77 	bl	800fcf0 <_free_r>
 8011402:	2300      	movs	r3, #0
 8011404:	6363      	str	r3, [r4, #52]	@ 0x34
 8011406:	89a3      	ldrh	r3, [r4, #12]
 8011408:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801140c:	81a3      	strh	r3, [r4, #12]
 801140e:	2300      	movs	r3, #0
 8011410:	6063      	str	r3, [r4, #4]
 8011412:	6923      	ldr	r3, [r4, #16]
 8011414:	6023      	str	r3, [r4, #0]
 8011416:	89a3      	ldrh	r3, [r4, #12]
 8011418:	f043 0308 	orr.w	r3, r3, #8
 801141c:	81a3      	strh	r3, [r4, #12]
 801141e:	6923      	ldr	r3, [r4, #16]
 8011420:	b94b      	cbnz	r3, 8011436 <__swsetup_r+0x7a>
 8011422:	89a3      	ldrh	r3, [r4, #12]
 8011424:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011428:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801142c:	d003      	beq.n	8011436 <__swsetup_r+0x7a>
 801142e:	4621      	mov	r1, r4
 8011430:	4628      	mov	r0, r5
 8011432:	f000 fbae 	bl	8011b92 <__smakebuf_r>
 8011436:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801143a:	f013 0201 	ands.w	r2, r3, #1
 801143e:	d00a      	beq.n	8011456 <__swsetup_r+0x9a>
 8011440:	2200      	movs	r2, #0
 8011442:	60a2      	str	r2, [r4, #8]
 8011444:	6962      	ldr	r2, [r4, #20]
 8011446:	4252      	negs	r2, r2
 8011448:	61a2      	str	r2, [r4, #24]
 801144a:	6922      	ldr	r2, [r4, #16]
 801144c:	b942      	cbnz	r2, 8011460 <__swsetup_r+0xa4>
 801144e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011452:	d1c5      	bne.n	80113e0 <__swsetup_r+0x24>
 8011454:	bd38      	pop	{r3, r4, r5, pc}
 8011456:	0799      	lsls	r1, r3, #30
 8011458:	bf58      	it	pl
 801145a:	6962      	ldrpl	r2, [r4, #20]
 801145c:	60a2      	str	r2, [r4, #8]
 801145e:	e7f4      	b.n	801144a <__swsetup_r+0x8e>
 8011460:	2000      	movs	r0, #0
 8011462:	e7f7      	b.n	8011454 <__swsetup_r+0x98>
 8011464:	20000284 	.word	0x20000284

08011468 <__gettzinfo>:
 8011468:	4800      	ldr	r0, [pc, #0]	@ (801146c <__gettzinfo+0x4>)
 801146a:	4770      	bx	lr
 801146c:	200002d8 	.word	0x200002d8

08011470 <abort>:
 8011470:	2006      	movs	r0, #6
 8011472:	b508      	push	{r3, lr}
 8011474:	f000 fc62 	bl	8011d3c <raise>
 8011478:	2001      	movs	r0, #1
 801147a:	f7f2 ff9e 	bl	80043ba <_exit>

0801147e <_calloc_r>:
 801147e:	b570      	push	{r4, r5, r6, lr}
 8011480:	fba1 5402 	umull	r5, r4, r1, r2
 8011484:	b93c      	cbnz	r4, 8011496 <_calloc_r+0x18>
 8011486:	4629      	mov	r1, r5
 8011488:	f7fb f9c2 	bl	800c810 <_malloc_r>
 801148c:	4606      	mov	r6, r0
 801148e:	b928      	cbnz	r0, 801149c <_calloc_r+0x1e>
 8011490:	2600      	movs	r6, #0
 8011492:	4630      	mov	r0, r6
 8011494:	bd70      	pop	{r4, r5, r6, pc}
 8011496:	220c      	movs	r2, #12
 8011498:	6002      	str	r2, [r0, #0]
 801149a:	e7f9      	b.n	8011490 <_calloc_r+0x12>
 801149c:	462a      	mov	r2, r5
 801149e:	4621      	mov	r1, r4
 80114a0:	f7fc fe91 	bl	800e1c6 <memset>
 80114a4:	e7f5      	b.n	8011492 <_calloc_r+0x14>
	...

080114a8 <__env_lock>:
 80114a8:	4801      	ldr	r0, [pc, #4]	@ (80114b0 <__env_lock+0x8>)
 80114aa:	f7fd bd77 	b.w	800ef9c <__retarget_lock_acquire_recursive>
 80114ae:	bf00      	nop
 80114b0:	20005b8d 	.word	0x20005b8d

080114b4 <__env_unlock>:
 80114b4:	4801      	ldr	r0, [pc, #4]	@ (80114bc <__env_unlock+0x8>)
 80114b6:	f7fd bd73 	b.w	800efa0 <__retarget_lock_release_recursive>
 80114ba:	bf00      	nop
 80114bc:	20005b8d 	.word	0x20005b8d

080114c0 <_realloc_r>:
 80114c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80114c4:	4680      	mov	r8, r0
 80114c6:	4615      	mov	r5, r2
 80114c8:	460c      	mov	r4, r1
 80114ca:	b921      	cbnz	r1, 80114d6 <_realloc_r+0x16>
 80114cc:	4611      	mov	r1, r2
 80114ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80114d2:	f7fb b99d 	b.w	800c810 <_malloc_r>
 80114d6:	b92a      	cbnz	r2, 80114e4 <_realloc_r+0x24>
 80114d8:	f7fe fc0a 	bl	800fcf0 <_free_r>
 80114dc:	2400      	movs	r4, #0
 80114de:	4620      	mov	r0, r4
 80114e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80114e4:	f000 fc68 	bl	8011db8 <_malloc_usable_size_r>
 80114e8:	4285      	cmp	r5, r0
 80114ea:	4606      	mov	r6, r0
 80114ec:	d802      	bhi.n	80114f4 <_realloc_r+0x34>
 80114ee:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80114f2:	d8f4      	bhi.n	80114de <_realloc_r+0x1e>
 80114f4:	4629      	mov	r1, r5
 80114f6:	4640      	mov	r0, r8
 80114f8:	f7fb f98a 	bl	800c810 <_malloc_r>
 80114fc:	4607      	mov	r7, r0
 80114fe:	2800      	cmp	r0, #0
 8011500:	d0ec      	beq.n	80114dc <_realloc_r+0x1c>
 8011502:	42b5      	cmp	r5, r6
 8011504:	462a      	mov	r2, r5
 8011506:	4621      	mov	r1, r4
 8011508:	bf28      	it	cs
 801150a:	4632      	movcs	r2, r6
 801150c:	f7fd fd5f 	bl	800efce <memcpy>
 8011510:	4621      	mov	r1, r4
 8011512:	4640      	mov	r0, r8
 8011514:	f7fe fbec 	bl	800fcf0 <_free_r>
 8011518:	463c      	mov	r4, r7
 801151a:	e7e0      	b.n	80114de <_realloc_r+0x1e>

0801151c <_sungetc_r>:
 801151c:	b538      	push	{r3, r4, r5, lr}
 801151e:	1c4b      	adds	r3, r1, #1
 8011520:	4614      	mov	r4, r2
 8011522:	d103      	bne.n	801152c <_sungetc_r+0x10>
 8011524:	f04f 35ff 	mov.w	r5, #4294967295
 8011528:	4628      	mov	r0, r5
 801152a:	bd38      	pop	{r3, r4, r5, pc}
 801152c:	8993      	ldrh	r3, [r2, #12]
 801152e:	b2cd      	uxtb	r5, r1
 8011530:	f023 0320 	bic.w	r3, r3, #32
 8011534:	8193      	strh	r3, [r2, #12]
 8011536:	6853      	ldr	r3, [r2, #4]
 8011538:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 801153a:	b18a      	cbz	r2, 8011560 <_sungetc_r+0x44>
 801153c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 801153e:	429a      	cmp	r2, r3
 8011540:	dd08      	ble.n	8011554 <_sungetc_r+0x38>
 8011542:	6823      	ldr	r3, [r4, #0]
 8011544:	1e5a      	subs	r2, r3, #1
 8011546:	6022      	str	r2, [r4, #0]
 8011548:	f803 5c01 	strb.w	r5, [r3, #-1]
 801154c:	6863      	ldr	r3, [r4, #4]
 801154e:	3301      	adds	r3, #1
 8011550:	6063      	str	r3, [r4, #4]
 8011552:	e7e9      	b.n	8011528 <_sungetc_r+0xc>
 8011554:	4621      	mov	r1, r4
 8011556:	f000 fb91 	bl	8011c7c <__submore>
 801155a:	2800      	cmp	r0, #0
 801155c:	d0f1      	beq.n	8011542 <_sungetc_r+0x26>
 801155e:	e7e1      	b.n	8011524 <_sungetc_r+0x8>
 8011560:	6921      	ldr	r1, [r4, #16]
 8011562:	6822      	ldr	r2, [r4, #0]
 8011564:	b141      	cbz	r1, 8011578 <_sungetc_r+0x5c>
 8011566:	4291      	cmp	r1, r2
 8011568:	d206      	bcs.n	8011578 <_sungetc_r+0x5c>
 801156a:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 801156e:	42a9      	cmp	r1, r5
 8011570:	d102      	bne.n	8011578 <_sungetc_r+0x5c>
 8011572:	3a01      	subs	r2, #1
 8011574:	6022      	str	r2, [r4, #0]
 8011576:	e7ea      	b.n	801154e <_sungetc_r+0x32>
 8011578:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 801157c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011580:	6363      	str	r3, [r4, #52]	@ 0x34
 8011582:	2303      	movs	r3, #3
 8011584:	63a3      	str	r3, [r4, #56]	@ 0x38
 8011586:	4623      	mov	r3, r4
 8011588:	f803 5f46 	strb.w	r5, [r3, #70]!
 801158c:	6023      	str	r3, [r4, #0]
 801158e:	2301      	movs	r3, #1
 8011590:	e7de      	b.n	8011550 <_sungetc_r+0x34>

08011592 <__ssrefill_r>:
 8011592:	b510      	push	{r4, lr}
 8011594:	460c      	mov	r4, r1
 8011596:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8011598:	b169      	cbz	r1, 80115b6 <__ssrefill_r+0x24>
 801159a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801159e:	4299      	cmp	r1, r3
 80115a0:	d001      	beq.n	80115a6 <__ssrefill_r+0x14>
 80115a2:	f7fe fba5 	bl	800fcf0 <_free_r>
 80115a6:	2000      	movs	r0, #0
 80115a8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80115aa:	6360      	str	r0, [r4, #52]	@ 0x34
 80115ac:	6063      	str	r3, [r4, #4]
 80115ae:	b113      	cbz	r3, 80115b6 <__ssrefill_r+0x24>
 80115b0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80115b2:	6023      	str	r3, [r4, #0]
 80115b4:	bd10      	pop	{r4, pc}
 80115b6:	6923      	ldr	r3, [r4, #16]
 80115b8:	f04f 30ff 	mov.w	r0, #4294967295
 80115bc:	6023      	str	r3, [r4, #0]
 80115be:	2300      	movs	r3, #0
 80115c0:	6063      	str	r3, [r4, #4]
 80115c2:	89a3      	ldrh	r3, [r4, #12]
 80115c4:	f043 0320 	orr.w	r3, r3, #32
 80115c8:	81a3      	strh	r3, [r4, #12]
 80115ca:	e7f3      	b.n	80115b4 <__ssrefill_r+0x22>

080115cc <__ssvfiscanf_r>:
 80115cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80115d0:	460c      	mov	r4, r1
 80115d2:	2100      	movs	r1, #0
 80115d4:	4606      	mov	r6, r0
 80115d6:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 80115da:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80115de:	49aa      	ldr	r1, [pc, #680]	@ (8011888 <__ssvfiscanf_r+0x2bc>)
 80115e0:	f10d 0804 	add.w	r8, sp, #4
 80115e4:	91a0      	str	r1, [sp, #640]	@ 0x280
 80115e6:	49a9      	ldr	r1, [pc, #676]	@ (801188c <__ssvfiscanf_r+0x2c0>)
 80115e8:	4fa9      	ldr	r7, [pc, #676]	@ (8011890 <__ssvfiscanf_r+0x2c4>)
 80115ea:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80115ee:	91a1      	str	r1, [sp, #644]	@ 0x284
 80115f0:	9300      	str	r3, [sp, #0]
 80115f2:	7813      	ldrb	r3, [r2, #0]
 80115f4:	2b00      	cmp	r3, #0
 80115f6:	f000 8159 	beq.w	80118ac <__ssvfiscanf_r+0x2e0>
 80115fa:	5cf9      	ldrb	r1, [r7, r3]
 80115fc:	1c55      	adds	r5, r2, #1
 80115fe:	f011 0108 	ands.w	r1, r1, #8
 8011602:	d019      	beq.n	8011638 <__ssvfiscanf_r+0x6c>
 8011604:	6863      	ldr	r3, [r4, #4]
 8011606:	2b00      	cmp	r3, #0
 8011608:	dd0f      	ble.n	801162a <__ssvfiscanf_r+0x5e>
 801160a:	6823      	ldr	r3, [r4, #0]
 801160c:	781a      	ldrb	r2, [r3, #0]
 801160e:	5cba      	ldrb	r2, [r7, r2]
 8011610:	0712      	lsls	r2, r2, #28
 8011612:	d401      	bmi.n	8011618 <__ssvfiscanf_r+0x4c>
 8011614:	462a      	mov	r2, r5
 8011616:	e7ec      	b.n	80115f2 <__ssvfiscanf_r+0x26>
 8011618:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801161a:	3301      	adds	r3, #1
 801161c:	3201      	adds	r2, #1
 801161e:	9245      	str	r2, [sp, #276]	@ 0x114
 8011620:	6862      	ldr	r2, [r4, #4]
 8011622:	6023      	str	r3, [r4, #0]
 8011624:	3a01      	subs	r2, #1
 8011626:	6062      	str	r2, [r4, #4]
 8011628:	e7ec      	b.n	8011604 <__ssvfiscanf_r+0x38>
 801162a:	4621      	mov	r1, r4
 801162c:	4630      	mov	r0, r6
 801162e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8011630:	4798      	blx	r3
 8011632:	2800      	cmp	r0, #0
 8011634:	d0e9      	beq.n	801160a <__ssvfiscanf_r+0x3e>
 8011636:	e7ed      	b.n	8011614 <__ssvfiscanf_r+0x48>
 8011638:	2b25      	cmp	r3, #37	@ 0x25
 801163a:	d012      	beq.n	8011662 <__ssvfiscanf_r+0x96>
 801163c:	4699      	mov	r9, r3
 801163e:	6863      	ldr	r3, [r4, #4]
 8011640:	2b00      	cmp	r3, #0
 8011642:	f340 8094 	ble.w	801176e <__ssvfiscanf_r+0x1a2>
 8011646:	6822      	ldr	r2, [r4, #0]
 8011648:	7813      	ldrb	r3, [r2, #0]
 801164a:	454b      	cmp	r3, r9
 801164c:	f040 812e 	bne.w	80118ac <__ssvfiscanf_r+0x2e0>
 8011650:	6863      	ldr	r3, [r4, #4]
 8011652:	3201      	adds	r2, #1
 8011654:	3b01      	subs	r3, #1
 8011656:	6063      	str	r3, [r4, #4]
 8011658:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 801165a:	6022      	str	r2, [r4, #0]
 801165c:	3301      	adds	r3, #1
 801165e:	9345      	str	r3, [sp, #276]	@ 0x114
 8011660:	e7d8      	b.n	8011614 <__ssvfiscanf_r+0x48>
 8011662:	9141      	str	r1, [sp, #260]	@ 0x104
 8011664:	9143      	str	r1, [sp, #268]	@ 0x10c
 8011666:	7853      	ldrb	r3, [r2, #1]
 8011668:	2b2a      	cmp	r3, #42	@ 0x2a
 801166a:	bf04      	itt	eq
 801166c:	2310      	moveq	r3, #16
 801166e:	1c95      	addeq	r5, r2, #2
 8011670:	f04f 020a 	mov.w	r2, #10
 8011674:	bf08      	it	eq
 8011676:	9341      	streq	r3, [sp, #260]	@ 0x104
 8011678:	46a9      	mov	r9, r5
 801167a:	f819 1b01 	ldrb.w	r1, [r9], #1
 801167e:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8011682:	2b09      	cmp	r3, #9
 8011684:	d91e      	bls.n	80116c4 <__ssvfiscanf_r+0xf8>
 8011686:	f8df a20c 	ldr.w	sl, [pc, #524]	@ 8011894 <__ssvfiscanf_r+0x2c8>
 801168a:	2203      	movs	r2, #3
 801168c:	4650      	mov	r0, sl
 801168e:	f7fd fc90 	bl	800efb2 <memchr>
 8011692:	b138      	cbz	r0, 80116a4 <__ssvfiscanf_r+0xd8>
 8011694:	2301      	movs	r3, #1
 8011696:	464d      	mov	r5, r9
 8011698:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801169a:	eba0 000a 	sub.w	r0, r0, sl
 801169e:	4083      	lsls	r3, r0
 80116a0:	4313      	orrs	r3, r2
 80116a2:	9341      	str	r3, [sp, #260]	@ 0x104
 80116a4:	f815 3b01 	ldrb.w	r3, [r5], #1
 80116a8:	2b78      	cmp	r3, #120	@ 0x78
 80116aa:	d806      	bhi.n	80116ba <__ssvfiscanf_r+0xee>
 80116ac:	2b57      	cmp	r3, #87	@ 0x57
 80116ae:	d810      	bhi.n	80116d2 <__ssvfiscanf_r+0x106>
 80116b0:	2b25      	cmp	r3, #37	@ 0x25
 80116b2:	d0c3      	beq.n	801163c <__ssvfiscanf_r+0x70>
 80116b4:	d856      	bhi.n	8011764 <__ssvfiscanf_r+0x198>
 80116b6:	2b00      	cmp	r3, #0
 80116b8:	d064      	beq.n	8011784 <__ssvfiscanf_r+0x1b8>
 80116ba:	2303      	movs	r3, #3
 80116bc:	9347      	str	r3, [sp, #284]	@ 0x11c
 80116be:	230a      	movs	r3, #10
 80116c0:	9342      	str	r3, [sp, #264]	@ 0x108
 80116c2:	e077      	b.n	80117b4 <__ssvfiscanf_r+0x1e8>
 80116c4:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80116c6:	464d      	mov	r5, r9
 80116c8:	fb02 1103 	mla	r1, r2, r3, r1
 80116cc:	3930      	subs	r1, #48	@ 0x30
 80116ce:	9143      	str	r1, [sp, #268]	@ 0x10c
 80116d0:	e7d2      	b.n	8011678 <__ssvfiscanf_r+0xac>
 80116d2:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 80116d6:	2a20      	cmp	r2, #32
 80116d8:	d8ef      	bhi.n	80116ba <__ssvfiscanf_r+0xee>
 80116da:	a101      	add	r1, pc, #4	@ (adr r1, 80116e0 <__ssvfiscanf_r+0x114>)
 80116dc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80116e0:	08011793 	.word	0x08011793
 80116e4:	080116bb 	.word	0x080116bb
 80116e8:	080116bb 	.word	0x080116bb
 80116ec:	080117ed 	.word	0x080117ed
 80116f0:	080116bb 	.word	0x080116bb
 80116f4:	080116bb 	.word	0x080116bb
 80116f8:	080116bb 	.word	0x080116bb
 80116fc:	080116bb 	.word	0x080116bb
 8011700:	080116bb 	.word	0x080116bb
 8011704:	080116bb 	.word	0x080116bb
 8011708:	080116bb 	.word	0x080116bb
 801170c:	08011803 	.word	0x08011803
 8011710:	080117e9 	.word	0x080117e9
 8011714:	0801176b 	.word	0x0801176b
 8011718:	0801176b 	.word	0x0801176b
 801171c:	0801176b 	.word	0x0801176b
 8011720:	080116bb 	.word	0x080116bb
 8011724:	080117a5 	.word	0x080117a5
 8011728:	080116bb 	.word	0x080116bb
 801172c:	080116bb 	.word	0x080116bb
 8011730:	080116bb 	.word	0x080116bb
 8011734:	080116bb 	.word	0x080116bb
 8011738:	08011813 	.word	0x08011813
 801173c:	080117ad 	.word	0x080117ad
 8011740:	0801178b 	.word	0x0801178b
 8011744:	080116bb 	.word	0x080116bb
 8011748:	080116bb 	.word	0x080116bb
 801174c:	0801180f 	.word	0x0801180f
 8011750:	080116bb 	.word	0x080116bb
 8011754:	080117e9 	.word	0x080117e9
 8011758:	080116bb 	.word	0x080116bb
 801175c:	080116bb 	.word	0x080116bb
 8011760:	08011793 	.word	0x08011793
 8011764:	3b45      	subs	r3, #69	@ 0x45
 8011766:	2b02      	cmp	r3, #2
 8011768:	d8a7      	bhi.n	80116ba <__ssvfiscanf_r+0xee>
 801176a:	2305      	movs	r3, #5
 801176c:	e021      	b.n	80117b2 <__ssvfiscanf_r+0x1e6>
 801176e:	4621      	mov	r1, r4
 8011770:	4630      	mov	r0, r6
 8011772:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8011774:	4798      	blx	r3
 8011776:	2800      	cmp	r0, #0
 8011778:	f43f af65 	beq.w	8011646 <__ssvfiscanf_r+0x7a>
 801177c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801177e:	2800      	cmp	r0, #0
 8011780:	f040 808c 	bne.w	801189c <__ssvfiscanf_r+0x2d0>
 8011784:	f04f 30ff 	mov.w	r0, #4294967295
 8011788:	e08c      	b.n	80118a4 <__ssvfiscanf_r+0x2d8>
 801178a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801178c:	f042 0220 	orr.w	r2, r2, #32
 8011790:	9241      	str	r2, [sp, #260]	@ 0x104
 8011792:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8011794:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8011798:	9241      	str	r2, [sp, #260]	@ 0x104
 801179a:	2210      	movs	r2, #16
 801179c:	2b6e      	cmp	r3, #110	@ 0x6e
 801179e:	9242      	str	r2, [sp, #264]	@ 0x108
 80117a0:	d902      	bls.n	80117a8 <__ssvfiscanf_r+0x1dc>
 80117a2:	e005      	b.n	80117b0 <__ssvfiscanf_r+0x1e4>
 80117a4:	2300      	movs	r3, #0
 80117a6:	9342      	str	r3, [sp, #264]	@ 0x108
 80117a8:	2303      	movs	r3, #3
 80117aa:	e002      	b.n	80117b2 <__ssvfiscanf_r+0x1e6>
 80117ac:	2308      	movs	r3, #8
 80117ae:	9342      	str	r3, [sp, #264]	@ 0x108
 80117b0:	2304      	movs	r3, #4
 80117b2:	9347      	str	r3, [sp, #284]	@ 0x11c
 80117b4:	6863      	ldr	r3, [r4, #4]
 80117b6:	2b00      	cmp	r3, #0
 80117b8:	dd39      	ble.n	801182e <__ssvfiscanf_r+0x262>
 80117ba:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80117bc:	0659      	lsls	r1, r3, #25
 80117be:	d404      	bmi.n	80117ca <__ssvfiscanf_r+0x1fe>
 80117c0:	6823      	ldr	r3, [r4, #0]
 80117c2:	781a      	ldrb	r2, [r3, #0]
 80117c4:	5cba      	ldrb	r2, [r7, r2]
 80117c6:	0712      	lsls	r2, r2, #28
 80117c8:	d438      	bmi.n	801183c <__ssvfiscanf_r+0x270>
 80117ca:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80117cc:	2b02      	cmp	r3, #2
 80117ce:	dc47      	bgt.n	8011860 <__ssvfiscanf_r+0x294>
 80117d0:	466b      	mov	r3, sp
 80117d2:	4622      	mov	r2, r4
 80117d4:	4630      	mov	r0, r6
 80117d6:	a941      	add	r1, sp, #260	@ 0x104
 80117d8:	f000 f86a 	bl	80118b0 <_scanf_chars>
 80117dc:	2801      	cmp	r0, #1
 80117de:	d065      	beq.n	80118ac <__ssvfiscanf_r+0x2e0>
 80117e0:	2802      	cmp	r0, #2
 80117e2:	f47f af17 	bne.w	8011614 <__ssvfiscanf_r+0x48>
 80117e6:	e7c9      	b.n	801177c <__ssvfiscanf_r+0x1b0>
 80117e8:	220a      	movs	r2, #10
 80117ea:	e7d7      	b.n	801179c <__ssvfiscanf_r+0x1d0>
 80117ec:	4629      	mov	r1, r5
 80117ee:	4640      	mov	r0, r8
 80117f0:	f000 fa0b 	bl	8011c0a <__sccl>
 80117f4:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80117f6:	4605      	mov	r5, r0
 80117f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80117fc:	9341      	str	r3, [sp, #260]	@ 0x104
 80117fe:	2301      	movs	r3, #1
 8011800:	e7d7      	b.n	80117b2 <__ssvfiscanf_r+0x1e6>
 8011802:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8011804:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011808:	9341      	str	r3, [sp, #260]	@ 0x104
 801180a:	2300      	movs	r3, #0
 801180c:	e7d1      	b.n	80117b2 <__ssvfiscanf_r+0x1e6>
 801180e:	2302      	movs	r3, #2
 8011810:	e7cf      	b.n	80117b2 <__ssvfiscanf_r+0x1e6>
 8011812:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8011814:	06c3      	lsls	r3, r0, #27
 8011816:	f53f aefd 	bmi.w	8011614 <__ssvfiscanf_r+0x48>
 801181a:	9b00      	ldr	r3, [sp, #0]
 801181c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801181e:	1d19      	adds	r1, r3, #4
 8011820:	9100      	str	r1, [sp, #0]
 8011822:	681b      	ldr	r3, [r3, #0]
 8011824:	07c0      	lsls	r0, r0, #31
 8011826:	bf4c      	ite	mi
 8011828:	801a      	strhmi	r2, [r3, #0]
 801182a:	601a      	strpl	r2, [r3, #0]
 801182c:	e6f2      	b.n	8011614 <__ssvfiscanf_r+0x48>
 801182e:	4621      	mov	r1, r4
 8011830:	4630      	mov	r0, r6
 8011832:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8011834:	4798      	blx	r3
 8011836:	2800      	cmp	r0, #0
 8011838:	d0bf      	beq.n	80117ba <__ssvfiscanf_r+0x1ee>
 801183a:	e79f      	b.n	801177c <__ssvfiscanf_r+0x1b0>
 801183c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801183e:	3201      	adds	r2, #1
 8011840:	9245      	str	r2, [sp, #276]	@ 0x114
 8011842:	6862      	ldr	r2, [r4, #4]
 8011844:	3a01      	subs	r2, #1
 8011846:	2a00      	cmp	r2, #0
 8011848:	6062      	str	r2, [r4, #4]
 801184a:	dd02      	ble.n	8011852 <__ssvfiscanf_r+0x286>
 801184c:	3301      	adds	r3, #1
 801184e:	6023      	str	r3, [r4, #0]
 8011850:	e7b6      	b.n	80117c0 <__ssvfiscanf_r+0x1f4>
 8011852:	4621      	mov	r1, r4
 8011854:	4630      	mov	r0, r6
 8011856:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8011858:	4798      	blx	r3
 801185a:	2800      	cmp	r0, #0
 801185c:	d0b0      	beq.n	80117c0 <__ssvfiscanf_r+0x1f4>
 801185e:	e78d      	b.n	801177c <__ssvfiscanf_r+0x1b0>
 8011860:	2b04      	cmp	r3, #4
 8011862:	dc06      	bgt.n	8011872 <__ssvfiscanf_r+0x2a6>
 8011864:	466b      	mov	r3, sp
 8011866:	4622      	mov	r2, r4
 8011868:	4630      	mov	r0, r6
 801186a:	a941      	add	r1, sp, #260	@ 0x104
 801186c:	f000 f87a 	bl	8011964 <_scanf_i>
 8011870:	e7b4      	b.n	80117dc <__ssvfiscanf_r+0x210>
 8011872:	4b09      	ldr	r3, [pc, #36]	@ (8011898 <__ssvfiscanf_r+0x2cc>)
 8011874:	2b00      	cmp	r3, #0
 8011876:	f43f aecd 	beq.w	8011614 <__ssvfiscanf_r+0x48>
 801187a:	466b      	mov	r3, sp
 801187c:	4622      	mov	r2, r4
 801187e:	4630      	mov	r0, r6
 8011880:	a941      	add	r1, sp, #260	@ 0x104
 8011882:	f3af 8000 	nop.w
 8011886:	e7a9      	b.n	80117dc <__ssvfiscanf_r+0x210>
 8011888:	0801151d 	.word	0x0801151d
 801188c:	08011593 	.word	0x08011593
 8011890:	08012081 	.word	0x08012081
 8011894:	0801254e 	.word	0x0801254e
 8011898:	00000000 	.word	0x00000000
 801189c:	89a3      	ldrh	r3, [r4, #12]
 801189e:	065b      	lsls	r3, r3, #25
 80118a0:	f53f af70 	bmi.w	8011784 <__ssvfiscanf_r+0x1b8>
 80118a4:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 80118a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80118ac:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80118ae:	e7f9      	b.n	80118a4 <__ssvfiscanf_r+0x2d8>

080118b0 <_scanf_chars>:
 80118b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80118b4:	4615      	mov	r5, r2
 80118b6:	688a      	ldr	r2, [r1, #8]
 80118b8:	4680      	mov	r8, r0
 80118ba:	460c      	mov	r4, r1
 80118bc:	b932      	cbnz	r2, 80118cc <_scanf_chars+0x1c>
 80118be:	698a      	ldr	r2, [r1, #24]
 80118c0:	2a00      	cmp	r2, #0
 80118c2:	bf14      	ite	ne
 80118c4:	f04f 32ff 	movne.w	r2, #4294967295
 80118c8:	2201      	moveq	r2, #1
 80118ca:	608a      	str	r2, [r1, #8]
 80118cc:	2700      	movs	r7, #0
 80118ce:	6822      	ldr	r2, [r4, #0]
 80118d0:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 8011960 <_scanf_chars+0xb0>
 80118d4:	06d1      	lsls	r1, r2, #27
 80118d6:	bf5f      	itttt	pl
 80118d8:	681a      	ldrpl	r2, [r3, #0]
 80118da:	1d11      	addpl	r1, r2, #4
 80118dc:	6019      	strpl	r1, [r3, #0]
 80118de:	6816      	ldrpl	r6, [r2, #0]
 80118e0:	69a0      	ldr	r0, [r4, #24]
 80118e2:	b188      	cbz	r0, 8011908 <_scanf_chars+0x58>
 80118e4:	2801      	cmp	r0, #1
 80118e6:	d107      	bne.n	80118f8 <_scanf_chars+0x48>
 80118e8:	682b      	ldr	r3, [r5, #0]
 80118ea:	781a      	ldrb	r2, [r3, #0]
 80118ec:	6963      	ldr	r3, [r4, #20]
 80118ee:	5c9b      	ldrb	r3, [r3, r2]
 80118f0:	b953      	cbnz	r3, 8011908 <_scanf_chars+0x58>
 80118f2:	2f00      	cmp	r7, #0
 80118f4:	d031      	beq.n	801195a <_scanf_chars+0xaa>
 80118f6:	e022      	b.n	801193e <_scanf_chars+0x8e>
 80118f8:	2802      	cmp	r0, #2
 80118fa:	d120      	bne.n	801193e <_scanf_chars+0x8e>
 80118fc:	682b      	ldr	r3, [r5, #0]
 80118fe:	781b      	ldrb	r3, [r3, #0]
 8011900:	f819 3003 	ldrb.w	r3, [r9, r3]
 8011904:	071b      	lsls	r3, r3, #28
 8011906:	d41a      	bmi.n	801193e <_scanf_chars+0x8e>
 8011908:	6823      	ldr	r3, [r4, #0]
 801190a:	3701      	adds	r7, #1
 801190c:	06da      	lsls	r2, r3, #27
 801190e:	bf5e      	ittt	pl
 8011910:	682b      	ldrpl	r3, [r5, #0]
 8011912:	781b      	ldrbpl	r3, [r3, #0]
 8011914:	f806 3b01 	strbpl.w	r3, [r6], #1
 8011918:	682a      	ldr	r2, [r5, #0]
 801191a:	686b      	ldr	r3, [r5, #4]
 801191c:	3201      	adds	r2, #1
 801191e:	602a      	str	r2, [r5, #0]
 8011920:	68a2      	ldr	r2, [r4, #8]
 8011922:	3b01      	subs	r3, #1
 8011924:	3a01      	subs	r2, #1
 8011926:	606b      	str	r3, [r5, #4]
 8011928:	60a2      	str	r2, [r4, #8]
 801192a:	b142      	cbz	r2, 801193e <_scanf_chars+0x8e>
 801192c:	2b00      	cmp	r3, #0
 801192e:	dcd7      	bgt.n	80118e0 <_scanf_chars+0x30>
 8011930:	4629      	mov	r1, r5
 8011932:	4640      	mov	r0, r8
 8011934:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8011938:	4798      	blx	r3
 801193a:	2800      	cmp	r0, #0
 801193c:	d0d0      	beq.n	80118e0 <_scanf_chars+0x30>
 801193e:	6823      	ldr	r3, [r4, #0]
 8011940:	f013 0310 	ands.w	r3, r3, #16
 8011944:	d105      	bne.n	8011952 <_scanf_chars+0xa2>
 8011946:	68e2      	ldr	r2, [r4, #12]
 8011948:	3201      	adds	r2, #1
 801194a:	60e2      	str	r2, [r4, #12]
 801194c:	69a2      	ldr	r2, [r4, #24]
 801194e:	b102      	cbz	r2, 8011952 <_scanf_chars+0xa2>
 8011950:	7033      	strb	r3, [r6, #0]
 8011952:	2000      	movs	r0, #0
 8011954:	6923      	ldr	r3, [r4, #16]
 8011956:	443b      	add	r3, r7
 8011958:	6123      	str	r3, [r4, #16]
 801195a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801195e:	bf00      	nop
 8011960:	08012081 	.word	0x08012081

08011964 <_scanf_i>:
 8011964:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011968:	460c      	mov	r4, r1
 801196a:	4698      	mov	r8, r3
 801196c:	4b72      	ldr	r3, [pc, #456]	@ (8011b38 <_scanf_i+0x1d4>)
 801196e:	b087      	sub	sp, #28
 8011970:	4682      	mov	sl, r0
 8011972:	4616      	mov	r6, r2
 8011974:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8011978:	ab03      	add	r3, sp, #12
 801197a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801197e:	4b6f      	ldr	r3, [pc, #444]	@ (8011b3c <_scanf_i+0x1d8>)
 8011980:	69a1      	ldr	r1, [r4, #24]
 8011982:	4a6f      	ldr	r2, [pc, #444]	@ (8011b40 <_scanf_i+0x1dc>)
 8011984:	4627      	mov	r7, r4
 8011986:	2903      	cmp	r1, #3
 8011988:	bf08      	it	eq
 801198a:	461a      	moveq	r2, r3
 801198c:	68a3      	ldr	r3, [r4, #8]
 801198e:	9201      	str	r2, [sp, #4]
 8011990:	1e5a      	subs	r2, r3, #1
 8011992:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8011996:	bf81      	itttt	hi
 8011998:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801199c:	eb03 0905 	addhi.w	r9, r3, r5
 80119a0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80119a4:	60a3      	strhi	r3, [r4, #8]
 80119a6:	f857 3b1c 	ldr.w	r3, [r7], #28
 80119aa:	bf98      	it	ls
 80119ac:	f04f 0900 	movls.w	r9, #0
 80119b0:	463d      	mov	r5, r7
 80119b2:	f04f 0b00 	mov.w	fp, #0
 80119b6:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 80119ba:	6023      	str	r3, [r4, #0]
 80119bc:	6831      	ldr	r1, [r6, #0]
 80119be:	ab03      	add	r3, sp, #12
 80119c0:	2202      	movs	r2, #2
 80119c2:	7809      	ldrb	r1, [r1, #0]
 80119c4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80119c8:	f7fd faf3 	bl	800efb2 <memchr>
 80119cc:	b328      	cbz	r0, 8011a1a <_scanf_i+0xb6>
 80119ce:	f1bb 0f01 	cmp.w	fp, #1
 80119d2:	d159      	bne.n	8011a88 <_scanf_i+0x124>
 80119d4:	6862      	ldr	r2, [r4, #4]
 80119d6:	b92a      	cbnz	r2, 80119e4 <_scanf_i+0x80>
 80119d8:	2108      	movs	r1, #8
 80119da:	6822      	ldr	r2, [r4, #0]
 80119dc:	6061      	str	r1, [r4, #4]
 80119de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80119e2:	6022      	str	r2, [r4, #0]
 80119e4:	6822      	ldr	r2, [r4, #0]
 80119e6:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 80119ea:	6022      	str	r2, [r4, #0]
 80119ec:	68a2      	ldr	r2, [r4, #8]
 80119ee:	1e51      	subs	r1, r2, #1
 80119f0:	60a1      	str	r1, [r4, #8]
 80119f2:	b192      	cbz	r2, 8011a1a <_scanf_i+0xb6>
 80119f4:	6832      	ldr	r2, [r6, #0]
 80119f6:	1c51      	adds	r1, r2, #1
 80119f8:	6031      	str	r1, [r6, #0]
 80119fa:	7812      	ldrb	r2, [r2, #0]
 80119fc:	f805 2b01 	strb.w	r2, [r5], #1
 8011a00:	6872      	ldr	r2, [r6, #4]
 8011a02:	3a01      	subs	r2, #1
 8011a04:	2a00      	cmp	r2, #0
 8011a06:	6072      	str	r2, [r6, #4]
 8011a08:	dc07      	bgt.n	8011a1a <_scanf_i+0xb6>
 8011a0a:	4631      	mov	r1, r6
 8011a0c:	4650      	mov	r0, sl
 8011a0e:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8011a12:	4790      	blx	r2
 8011a14:	2800      	cmp	r0, #0
 8011a16:	f040 8085 	bne.w	8011b24 <_scanf_i+0x1c0>
 8011a1a:	f10b 0b01 	add.w	fp, fp, #1
 8011a1e:	f1bb 0f03 	cmp.w	fp, #3
 8011a22:	d1cb      	bne.n	80119bc <_scanf_i+0x58>
 8011a24:	6863      	ldr	r3, [r4, #4]
 8011a26:	b90b      	cbnz	r3, 8011a2c <_scanf_i+0xc8>
 8011a28:	230a      	movs	r3, #10
 8011a2a:	6063      	str	r3, [r4, #4]
 8011a2c:	6863      	ldr	r3, [r4, #4]
 8011a2e:	4945      	ldr	r1, [pc, #276]	@ (8011b44 <_scanf_i+0x1e0>)
 8011a30:	6960      	ldr	r0, [r4, #20]
 8011a32:	1ac9      	subs	r1, r1, r3
 8011a34:	f000 f8e9 	bl	8011c0a <__sccl>
 8011a38:	f04f 0b00 	mov.w	fp, #0
 8011a3c:	68a3      	ldr	r3, [r4, #8]
 8011a3e:	6822      	ldr	r2, [r4, #0]
 8011a40:	2b00      	cmp	r3, #0
 8011a42:	d03d      	beq.n	8011ac0 <_scanf_i+0x15c>
 8011a44:	6831      	ldr	r1, [r6, #0]
 8011a46:	6960      	ldr	r0, [r4, #20]
 8011a48:	f891 c000 	ldrb.w	ip, [r1]
 8011a4c:	f810 000c 	ldrb.w	r0, [r0, ip]
 8011a50:	2800      	cmp	r0, #0
 8011a52:	d035      	beq.n	8011ac0 <_scanf_i+0x15c>
 8011a54:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8011a58:	d124      	bne.n	8011aa4 <_scanf_i+0x140>
 8011a5a:	0510      	lsls	r0, r2, #20
 8011a5c:	d522      	bpl.n	8011aa4 <_scanf_i+0x140>
 8011a5e:	f10b 0b01 	add.w	fp, fp, #1
 8011a62:	f1b9 0f00 	cmp.w	r9, #0
 8011a66:	d003      	beq.n	8011a70 <_scanf_i+0x10c>
 8011a68:	3301      	adds	r3, #1
 8011a6a:	f109 39ff 	add.w	r9, r9, #4294967295
 8011a6e:	60a3      	str	r3, [r4, #8]
 8011a70:	6873      	ldr	r3, [r6, #4]
 8011a72:	3b01      	subs	r3, #1
 8011a74:	2b00      	cmp	r3, #0
 8011a76:	6073      	str	r3, [r6, #4]
 8011a78:	dd1b      	ble.n	8011ab2 <_scanf_i+0x14e>
 8011a7a:	6833      	ldr	r3, [r6, #0]
 8011a7c:	3301      	adds	r3, #1
 8011a7e:	6033      	str	r3, [r6, #0]
 8011a80:	68a3      	ldr	r3, [r4, #8]
 8011a82:	3b01      	subs	r3, #1
 8011a84:	60a3      	str	r3, [r4, #8]
 8011a86:	e7d9      	b.n	8011a3c <_scanf_i+0xd8>
 8011a88:	f1bb 0f02 	cmp.w	fp, #2
 8011a8c:	d1ae      	bne.n	80119ec <_scanf_i+0x88>
 8011a8e:	6822      	ldr	r2, [r4, #0]
 8011a90:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8011a94:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8011a98:	d1bf      	bne.n	8011a1a <_scanf_i+0xb6>
 8011a9a:	2110      	movs	r1, #16
 8011a9c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8011aa0:	6061      	str	r1, [r4, #4]
 8011aa2:	e7a2      	b.n	80119ea <_scanf_i+0x86>
 8011aa4:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8011aa8:	6022      	str	r2, [r4, #0]
 8011aaa:	780b      	ldrb	r3, [r1, #0]
 8011aac:	f805 3b01 	strb.w	r3, [r5], #1
 8011ab0:	e7de      	b.n	8011a70 <_scanf_i+0x10c>
 8011ab2:	4631      	mov	r1, r6
 8011ab4:	4650      	mov	r0, sl
 8011ab6:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8011aba:	4798      	blx	r3
 8011abc:	2800      	cmp	r0, #0
 8011abe:	d0df      	beq.n	8011a80 <_scanf_i+0x11c>
 8011ac0:	6823      	ldr	r3, [r4, #0]
 8011ac2:	05d9      	lsls	r1, r3, #23
 8011ac4:	d50d      	bpl.n	8011ae2 <_scanf_i+0x17e>
 8011ac6:	42bd      	cmp	r5, r7
 8011ac8:	d909      	bls.n	8011ade <_scanf_i+0x17a>
 8011aca:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8011ace:	4632      	mov	r2, r6
 8011ad0:	4650      	mov	r0, sl
 8011ad2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011ad6:	f105 39ff 	add.w	r9, r5, #4294967295
 8011ada:	4798      	blx	r3
 8011adc:	464d      	mov	r5, r9
 8011ade:	42bd      	cmp	r5, r7
 8011ae0:	d028      	beq.n	8011b34 <_scanf_i+0x1d0>
 8011ae2:	6822      	ldr	r2, [r4, #0]
 8011ae4:	f012 0210 	ands.w	r2, r2, #16
 8011ae8:	d113      	bne.n	8011b12 <_scanf_i+0x1ae>
 8011aea:	702a      	strb	r2, [r5, #0]
 8011aec:	4639      	mov	r1, r7
 8011aee:	6863      	ldr	r3, [r4, #4]
 8011af0:	4650      	mov	r0, sl
 8011af2:	9e01      	ldr	r6, [sp, #4]
 8011af4:	47b0      	blx	r6
 8011af6:	f8d8 3000 	ldr.w	r3, [r8]
 8011afa:	6821      	ldr	r1, [r4, #0]
 8011afc:	1d1a      	adds	r2, r3, #4
 8011afe:	f8c8 2000 	str.w	r2, [r8]
 8011b02:	f011 0f20 	tst.w	r1, #32
 8011b06:	681b      	ldr	r3, [r3, #0]
 8011b08:	d00f      	beq.n	8011b2a <_scanf_i+0x1c6>
 8011b0a:	6018      	str	r0, [r3, #0]
 8011b0c:	68e3      	ldr	r3, [r4, #12]
 8011b0e:	3301      	adds	r3, #1
 8011b10:	60e3      	str	r3, [r4, #12]
 8011b12:	2000      	movs	r0, #0
 8011b14:	6923      	ldr	r3, [r4, #16]
 8011b16:	1bed      	subs	r5, r5, r7
 8011b18:	445d      	add	r5, fp
 8011b1a:	442b      	add	r3, r5
 8011b1c:	6123      	str	r3, [r4, #16]
 8011b1e:	b007      	add	sp, #28
 8011b20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b24:	f04f 0b00 	mov.w	fp, #0
 8011b28:	e7ca      	b.n	8011ac0 <_scanf_i+0x15c>
 8011b2a:	07ca      	lsls	r2, r1, #31
 8011b2c:	bf4c      	ite	mi
 8011b2e:	8018      	strhmi	r0, [r3, #0]
 8011b30:	6018      	strpl	r0, [r3, #0]
 8011b32:	e7eb      	b.n	8011b0c <_scanf_i+0x1a8>
 8011b34:	2001      	movs	r0, #1
 8011b36:	e7f2      	b.n	8011b1e <_scanf_i+0x1ba>
 8011b38:	08011fc4 	.word	0x08011fc4
 8011b3c:	0800d6c5 	.word	0x0800d6c5
 8011b40:	08010ec9 	.word	0x08010ec9
 8011b44:	080125cc 	.word	0x080125cc

08011b48 <__swhatbuf_r>:
 8011b48:	b570      	push	{r4, r5, r6, lr}
 8011b4a:	460c      	mov	r4, r1
 8011b4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011b50:	4615      	mov	r5, r2
 8011b52:	2900      	cmp	r1, #0
 8011b54:	461e      	mov	r6, r3
 8011b56:	b096      	sub	sp, #88	@ 0x58
 8011b58:	da0c      	bge.n	8011b74 <__swhatbuf_r+0x2c>
 8011b5a:	89a3      	ldrh	r3, [r4, #12]
 8011b5c:	2100      	movs	r1, #0
 8011b5e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011b62:	bf14      	ite	ne
 8011b64:	2340      	movne	r3, #64	@ 0x40
 8011b66:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011b6a:	2000      	movs	r0, #0
 8011b6c:	6031      	str	r1, [r6, #0]
 8011b6e:	602b      	str	r3, [r5, #0]
 8011b70:	b016      	add	sp, #88	@ 0x58
 8011b72:	bd70      	pop	{r4, r5, r6, pc}
 8011b74:	466a      	mov	r2, sp
 8011b76:	f000 f8e9 	bl	8011d4c <_fstat_r>
 8011b7a:	2800      	cmp	r0, #0
 8011b7c:	dbed      	blt.n	8011b5a <__swhatbuf_r+0x12>
 8011b7e:	9901      	ldr	r1, [sp, #4]
 8011b80:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011b84:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011b88:	4259      	negs	r1, r3
 8011b8a:	4159      	adcs	r1, r3
 8011b8c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011b90:	e7eb      	b.n	8011b6a <__swhatbuf_r+0x22>

08011b92 <__smakebuf_r>:
 8011b92:	898b      	ldrh	r3, [r1, #12]
 8011b94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011b96:	079d      	lsls	r5, r3, #30
 8011b98:	4606      	mov	r6, r0
 8011b9a:	460c      	mov	r4, r1
 8011b9c:	d507      	bpl.n	8011bae <__smakebuf_r+0x1c>
 8011b9e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011ba2:	6023      	str	r3, [r4, #0]
 8011ba4:	6123      	str	r3, [r4, #16]
 8011ba6:	2301      	movs	r3, #1
 8011ba8:	6163      	str	r3, [r4, #20]
 8011baa:	b003      	add	sp, #12
 8011bac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011bae:	466a      	mov	r2, sp
 8011bb0:	ab01      	add	r3, sp, #4
 8011bb2:	f7ff ffc9 	bl	8011b48 <__swhatbuf_r>
 8011bb6:	9f00      	ldr	r7, [sp, #0]
 8011bb8:	4605      	mov	r5, r0
 8011bba:	4639      	mov	r1, r7
 8011bbc:	4630      	mov	r0, r6
 8011bbe:	f7fa fe27 	bl	800c810 <_malloc_r>
 8011bc2:	b948      	cbnz	r0, 8011bd8 <__smakebuf_r+0x46>
 8011bc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011bc8:	059a      	lsls	r2, r3, #22
 8011bca:	d4ee      	bmi.n	8011baa <__smakebuf_r+0x18>
 8011bcc:	f023 0303 	bic.w	r3, r3, #3
 8011bd0:	f043 0302 	orr.w	r3, r3, #2
 8011bd4:	81a3      	strh	r3, [r4, #12]
 8011bd6:	e7e2      	b.n	8011b9e <__smakebuf_r+0xc>
 8011bd8:	89a3      	ldrh	r3, [r4, #12]
 8011bda:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011bde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011be2:	81a3      	strh	r3, [r4, #12]
 8011be4:	9b01      	ldr	r3, [sp, #4]
 8011be6:	6020      	str	r0, [r4, #0]
 8011be8:	b15b      	cbz	r3, 8011c02 <__smakebuf_r+0x70>
 8011bea:	4630      	mov	r0, r6
 8011bec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011bf0:	f000 f8be 	bl	8011d70 <_isatty_r>
 8011bf4:	b128      	cbz	r0, 8011c02 <__smakebuf_r+0x70>
 8011bf6:	89a3      	ldrh	r3, [r4, #12]
 8011bf8:	f023 0303 	bic.w	r3, r3, #3
 8011bfc:	f043 0301 	orr.w	r3, r3, #1
 8011c00:	81a3      	strh	r3, [r4, #12]
 8011c02:	89a3      	ldrh	r3, [r4, #12]
 8011c04:	431d      	orrs	r5, r3
 8011c06:	81a5      	strh	r5, [r4, #12]
 8011c08:	e7cf      	b.n	8011baa <__smakebuf_r+0x18>

08011c0a <__sccl>:
 8011c0a:	b570      	push	{r4, r5, r6, lr}
 8011c0c:	780b      	ldrb	r3, [r1, #0]
 8011c0e:	4604      	mov	r4, r0
 8011c10:	2b5e      	cmp	r3, #94	@ 0x5e
 8011c12:	bf0b      	itete	eq
 8011c14:	784b      	ldrbeq	r3, [r1, #1]
 8011c16:	1c4a      	addne	r2, r1, #1
 8011c18:	1c8a      	addeq	r2, r1, #2
 8011c1a:	2100      	movne	r1, #0
 8011c1c:	bf08      	it	eq
 8011c1e:	2101      	moveq	r1, #1
 8011c20:	3801      	subs	r0, #1
 8011c22:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8011c26:	f800 1f01 	strb.w	r1, [r0, #1]!
 8011c2a:	42a8      	cmp	r0, r5
 8011c2c:	d1fb      	bne.n	8011c26 <__sccl+0x1c>
 8011c2e:	b90b      	cbnz	r3, 8011c34 <__sccl+0x2a>
 8011c30:	1e50      	subs	r0, r2, #1
 8011c32:	bd70      	pop	{r4, r5, r6, pc}
 8011c34:	f081 0101 	eor.w	r1, r1, #1
 8011c38:	4610      	mov	r0, r2
 8011c3a:	54e1      	strb	r1, [r4, r3]
 8011c3c:	4602      	mov	r2, r0
 8011c3e:	f812 5b01 	ldrb.w	r5, [r2], #1
 8011c42:	2d2d      	cmp	r5, #45	@ 0x2d
 8011c44:	d005      	beq.n	8011c52 <__sccl+0x48>
 8011c46:	2d5d      	cmp	r5, #93	@ 0x5d
 8011c48:	d016      	beq.n	8011c78 <__sccl+0x6e>
 8011c4a:	2d00      	cmp	r5, #0
 8011c4c:	d0f1      	beq.n	8011c32 <__sccl+0x28>
 8011c4e:	462b      	mov	r3, r5
 8011c50:	e7f2      	b.n	8011c38 <__sccl+0x2e>
 8011c52:	7846      	ldrb	r6, [r0, #1]
 8011c54:	2e5d      	cmp	r6, #93	@ 0x5d
 8011c56:	d0fa      	beq.n	8011c4e <__sccl+0x44>
 8011c58:	42b3      	cmp	r3, r6
 8011c5a:	dcf8      	bgt.n	8011c4e <__sccl+0x44>
 8011c5c:	461a      	mov	r2, r3
 8011c5e:	3002      	adds	r0, #2
 8011c60:	3201      	adds	r2, #1
 8011c62:	4296      	cmp	r6, r2
 8011c64:	54a1      	strb	r1, [r4, r2]
 8011c66:	dcfb      	bgt.n	8011c60 <__sccl+0x56>
 8011c68:	1af2      	subs	r2, r6, r3
 8011c6a:	3a01      	subs	r2, #1
 8011c6c:	42b3      	cmp	r3, r6
 8011c6e:	bfa8      	it	ge
 8011c70:	2200      	movge	r2, #0
 8011c72:	1c5d      	adds	r5, r3, #1
 8011c74:	18ab      	adds	r3, r5, r2
 8011c76:	e7e1      	b.n	8011c3c <__sccl+0x32>
 8011c78:	4610      	mov	r0, r2
 8011c7a:	e7da      	b.n	8011c32 <__sccl+0x28>

08011c7c <__submore>:
 8011c7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011c80:	460c      	mov	r4, r1
 8011c82:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8011c84:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011c88:	4299      	cmp	r1, r3
 8011c8a:	d11b      	bne.n	8011cc4 <__submore+0x48>
 8011c8c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8011c90:	f7fa fdbe 	bl	800c810 <_malloc_r>
 8011c94:	b918      	cbnz	r0, 8011c9e <__submore+0x22>
 8011c96:	f04f 30ff 	mov.w	r0, #4294967295
 8011c9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011c9e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011ca2:	63a3      	str	r3, [r4, #56]	@ 0x38
 8011ca4:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8011ca8:	6360      	str	r0, [r4, #52]	@ 0x34
 8011caa:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8011cae:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8011cb2:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8011cb6:	7043      	strb	r3, [r0, #1]
 8011cb8:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8011cbc:	7003      	strb	r3, [r0, #0]
 8011cbe:	6020      	str	r0, [r4, #0]
 8011cc0:	2000      	movs	r0, #0
 8011cc2:	e7ea      	b.n	8011c9a <__submore+0x1e>
 8011cc4:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8011cc6:	0077      	lsls	r7, r6, #1
 8011cc8:	463a      	mov	r2, r7
 8011cca:	f7ff fbf9 	bl	80114c0 <_realloc_r>
 8011cce:	4605      	mov	r5, r0
 8011cd0:	2800      	cmp	r0, #0
 8011cd2:	d0e0      	beq.n	8011c96 <__submore+0x1a>
 8011cd4:	eb00 0806 	add.w	r8, r0, r6
 8011cd8:	4601      	mov	r1, r0
 8011cda:	4632      	mov	r2, r6
 8011cdc:	4640      	mov	r0, r8
 8011cde:	f7fd f976 	bl	800efce <memcpy>
 8011ce2:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8011ce6:	f8c4 8000 	str.w	r8, [r4]
 8011cea:	e7e9      	b.n	8011cc0 <__submore+0x44>

08011cec <_raise_r>:
 8011cec:	291f      	cmp	r1, #31
 8011cee:	b538      	push	{r3, r4, r5, lr}
 8011cf0:	4605      	mov	r5, r0
 8011cf2:	460c      	mov	r4, r1
 8011cf4:	d904      	bls.n	8011d00 <_raise_r+0x14>
 8011cf6:	2316      	movs	r3, #22
 8011cf8:	6003      	str	r3, [r0, #0]
 8011cfa:	f04f 30ff 	mov.w	r0, #4294967295
 8011cfe:	bd38      	pop	{r3, r4, r5, pc}
 8011d00:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8011d02:	b112      	cbz	r2, 8011d0a <_raise_r+0x1e>
 8011d04:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011d08:	b94b      	cbnz	r3, 8011d1e <_raise_r+0x32>
 8011d0a:	4628      	mov	r0, r5
 8011d0c:	f000 f852 	bl	8011db4 <_getpid_r>
 8011d10:	4622      	mov	r2, r4
 8011d12:	4601      	mov	r1, r0
 8011d14:	4628      	mov	r0, r5
 8011d16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011d1a:	f000 b839 	b.w	8011d90 <_kill_r>
 8011d1e:	2b01      	cmp	r3, #1
 8011d20:	d00a      	beq.n	8011d38 <_raise_r+0x4c>
 8011d22:	1c59      	adds	r1, r3, #1
 8011d24:	d103      	bne.n	8011d2e <_raise_r+0x42>
 8011d26:	2316      	movs	r3, #22
 8011d28:	6003      	str	r3, [r0, #0]
 8011d2a:	2001      	movs	r0, #1
 8011d2c:	e7e7      	b.n	8011cfe <_raise_r+0x12>
 8011d2e:	2100      	movs	r1, #0
 8011d30:	4620      	mov	r0, r4
 8011d32:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8011d36:	4798      	blx	r3
 8011d38:	2000      	movs	r0, #0
 8011d3a:	e7e0      	b.n	8011cfe <_raise_r+0x12>

08011d3c <raise>:
 8011d3c:	4b02      	ldr	r3, [pc, #8]	@ (8011d48 <raise+0xc>)
 8011d3e:	4601      	mov	r1, r0
 8011d40:	6818      	ldr	r0, [r3, #0]
 8011d42:	f7ff bfd3 	b.w	8011cec <_raise_r>
 8011d46:	bf00      	nop
 8011d48:	20000284 	.word	0x20000284

08011d4c <_fstat_r>:
 8011d4c:	b538      	push	{r3, r4, r5, lr}
 8011d4e:	2300      	movs	r3, #0
 8011d50:	4d06      	ldr	r5, [pc, #24]	@ (8011d6c <_fstat_r+0x20>)
 8011d52:	4604      	mov	r4, r0
 8011d54:	4608      	mov	r0, r1
 8011d56:	4611      	mov	r1, r2
 8011d58:	602b      	str	r3, [r5, #0]
 8011d5a:	f7f2 fb44 	bl	80043e6 <_fstat>
 8011d5e:	1c43      	adds	r3, r0, #1
 8011d60:	d102      	bne.n	8011d68 <_fstat_r+0x1c>
 8011d62:	682b      	ldr	r3, [r5, #0]
 8011d64:	b103      	cbz	r3, 8011d68 <_fstat_r+0x1c>
 8011d66:	6023      	str	r3, [r4, #0]
 8011d68:	bd38      	pop	{r3, r4, r5, pc}
 8011d6a:	bf00      	nop
 8011d6c:	20005b88 	.word	0x20005b88

08011d70 <_isatty_r>:
 8011d70:	b538      	push	{r3, r4, r5, lr}
 8011d72:	2300      	movs	r3, #0
 8011d74:	4d05      	ldr	r5, [pc, #20]	@ (8011d8c <_isatty_r+0x1c>)
 8011d76:	4604      	mov	r4, r0
 8011d78:	4608      	mov	r0, r1
 8011d7a:	602b      	str	r3, [r5, #0]
 8011d7c:	f7f2 fb42 	bl	8004404 <_isatty>
 8011d80:	1c43      	adds	r3, r0, #1
 8011d82:	d102      	bne.n	8011d8a <_isatty_r+0x1a>
 8011d84:	682b      	ldr	r3, [r5, #0]
 8011d86:	b103      	cbz	r3, 8011d8a <_isatty_r+0x1a>
 8011d88:	6023      	str	r3, [r4, #0]
 8011d8a:	bd38      	pop	{r3, r4, r5, pc}
 8011d8c:	20005b88 	.word	0x20005b88

08011d90 <_kill_r>:
 8011d90:	b538      	push	{r3, r4, r5, lr}
 8011d92:	2300      	movs	r3, #0
 8011d94:	4d06      	ldr	r5, [pc, #24]	@ (8011db0 <_kill_r+0x20>)
 8011d96:	4604      	mov	r4, r0
 8011d98:	4608      	mov	r0, r1
 8011d9a:	4611      	mov	r1, r2
 8011d9c:	602b      	str	r3, [r5, #0]
 8011d9e:	f7f2 fafc 	bl	800439a <_kill>
 8011da2:	1c43      	adds	r3, r0, #1
 8011da4:	d102      	bne.n	8011dac <_kill_r+0x1c>
 8011da6:	682b      	ldr	r3, [r5, #0]
 8011da8:	b103      	cbz	r3, 8011dac <_kill_r+0x1c>
 8011daa:	6023      	str	r3, [r4, #0]
 8011dac:	bd38      	pop	{r3, r4, r5, pc}
 8011dae:	bf00      	nop
 8011db0:	20005b88 	.word	0x20005b88

08011db4 <_getpid_r>:
 8011db4:	f7f2 baea 	b.w	800438c <_getpid>

08011db8 <_malloc_usable_size_r>:
 8011db8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011dbc:	1f18      	subs	r0, r3, #4
 8011dbe:	2b00      	cmp	r3, #0
 8011dc0:	bfbc      	itt	lt
 8011dc2:	580b      	ldrlt	r3, [r1, r0]
 8011dc4:	18c0      	addlt	r0, r0, r3
 8011dc6:	4770      	bx	lr

08011dc8 <_init>:
 8011dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011dca:	bf00      	nop
 8011dcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011dce:	bc08      	pop	{r3}
 8011dd0:	469e      	mov	lr, r3
 8011dd2:	4770      	bx	lr

08011dd4 <_fini>:
 8011dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011dd6:	bf00      	nop
 8011dd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011dda:	bc08      	pop	{r3}
 8011ddc:	469e      	mov	lr, r3
 8011dde:	4770      	bx	lr
