# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../LAB3.srcs/sources_1/new/UpDownSyncCounter.vhd" \
"../../../../LAB3.srcs/sources_1/imports/LAB3/ff_d.vhd" \
"../../../../LAB3.srcs/sim_1/imports/LAB3/top_sim.vhd" \

# Do not sort compile order
nosort
