{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1460135828253 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460135828278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 08 19:17:07 2016 " "Processing started: Fri Apr 08 19:17:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460135828278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1460135828278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1460135828278 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "sdram_control/Sdram_RD_RAM.qip " "Tcl Script File sdram_control/Sdram_RD_RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip " "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1460135833941 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1460135833941 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1460135836288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move_ip_test/qbert_map_color.sv 5 5 " "Found 5 design units, including 5 entities, in source file move_ip_test/qbert_map_color.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qbert_Map_Color " "Found entity 1: Qbert_Map_Color" {  } { { "Move_IP_test/Qbert_Map_Color.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/Move_IP_test/Qbert_Map_Color.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135874410 ""} { "Info" "ISGN_ENTITY_NAME" "2 rank_offset_generator " "Found entity 2: rank_offset_generator" {  } { { "Move_IP_test/Qbert_Map_Color.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/Move_IP_test/Qbert_Map_Color.sv" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135874410 ""} { "Info" "ISGN_ENTITY_NAME" "3 rank_n_generator " "Found entity 3: rank_n_generator" {  } { { "Move_IP_test/Qbert_Map_Color.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/Move_IP_test/Qbert_Map_Color.sv" 298 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135874410 ""} { "Info" "ISGN_ENTITY_NAME" "4 hitbox_top_generator " "Found entity 4: hitbox_top_generator" {  } { { "Move_IP_test/Qbert_Map_Color.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/Move_IP_test/Qbert_Map_Color.sv" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135874410 ""} { "Info" "ISGN_ENTITY_NAME" "5 monster_position " "Found entity 5: monster_position" {  } { { "Move_IP_test/Qbert_Map_Color.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/Move_IP_test/Qbert_Map_Color.sv" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135874410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135874410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move_ip_test/qbert_layer.sv 1 1 " "Found 1 design units, including 1 entities, in source file move_ip_test/qbert_layer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qbert_layer " "Found entity 1: qbert_layer" {  } { { "Move_IP_test/qbert_layer.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/Move_IP_test/qbert_layer.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135874449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135874449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move_ip_test/mtl_controller_avalon.sv 1 1 " "Found 1 design units, including 1 entities, in source file move_ip_test/mtl_controller_avalon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mtl_controller_avalon " "Found entity 1: mtl_controller_avalon" {  } { { "Move_IP_test/mtl_controller_avalon.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/Move_IP_test/mtl_controller_avalon.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135874484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135874484 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Draw_Line.sv(21) " "Verilog HDL information at Draw_Line.sv(21): always construct contains both blocking and non-blocking assignments" {  } { { "Move_IP_test/Draw_Line.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/Move_IP_test/Draw_Line.sv" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1460135874508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move_ip_test/draw_line.sv 1 1 " "Found 1 design units, including 1 entities, in source file move_ip_test/draw_line.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Draw_Line " "Found entity 1: Draw_Line" {  } { { "Move_IP_test/Draw_Line.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/Move_IP_test/Draw_Line.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135874511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135874511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move_ip_test/cube_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file move_ip_test/cube_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cube_generator " "Found entity 1: cube_generator" {  } { { "Move_IP_test/cube_generator.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/Move_IP_test/cube_generator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135874547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135874547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/nios_mtl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/nios_mtl.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl " "Found entity 1: nios_mtl" {  } { { "nios_mtl/synthesis/nios_mtl.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/nios_mtl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135874585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135874585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_mtl/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135874627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135874627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_mtl/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135874664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135874664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_irq_mapper " "Found entity 1: nios_mtl_irq_mapper" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_irq_mapper.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135874691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135874691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0 " "Found entity 1: nios_mtl_mm_interconnect_0" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135874756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135874756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_mtl_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135874790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135874790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135874816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135874816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135874852 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135874852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135874852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_mtl_mm_interconnect_0_rsp_mux_001" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135874890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135874890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_rsp_mux " "Found entity 1: nios_mtl_mm_interconnect_0_rsp_mux" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135874921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135874921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_rsp_demux " "Found entity 1: nios_mtl_mm_interconnect_0_rsp_demux" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135874961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135874961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_cmd_mux_003 " "Found entity 1: nios_mtl_mm_interconnect_0_cmd_mux_003" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135874998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135874998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_cmd_mux " "Found entity 1: nios_mtl_mm_interconnect_0_cmd_mux" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135875030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_mtl_mm_interconnect_0_cmd_demux_001" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135875068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_cmd_demux " "Found entity 1: nios_mtl_mm_interconnect_0_cmd_demux" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135875107 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mtl_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460135875138 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mtl_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460135875138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios_mtl_mm_interconnect_0_router_005_default_decode" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875141 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mtl_mm_interconnect_0_router_005 " "Found entity 2: nios_mtl_mm_interconnect_0_router_005" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135875141 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mtl_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460135875169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mtl_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460135875169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_mtl_mm_interconnect_0_router_002_default_decode" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875173 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mtl_mm_interconnect_0_router_002 " "Found entity 2: nios_mtl_mm_interconnect_0_router_002" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135875173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mtl_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460135875204 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mtl_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460135875205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_mtl_mm_interconnect_0_router_001_default_decode" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875207 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mtl_mm_interconnect_0_router_001 " "Found entity 2: nios_mtl_mm_interconnect_0_router_001" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135875207 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mtl_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460135875242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mtl_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460135875242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_router_default_decode " "Found entity 1: nios_mtl_mm_interconnect_0_router_default_decode" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875245 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mtl_mm_interconnect_0_router " "Found entity 2: nios_mtl_mm_interconnect_0_router" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135875245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_mtl/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135875291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_mtl/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135875327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_mtl/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135875368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_mtl/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135875409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_mtl/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135875437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_mtl/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135875476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_timer_timestamp.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_timer_timestamp.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_timer_timestamp " "Found entity 1: nios_mtl_timer_timestamp" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_timer_timestamp.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_timer_timestamp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135875516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_sysid_qsys_0 " "Found entity 1: nios_mtl_sysid_qsys_0" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_sysid_qsys_0.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135875552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_onchip_mem " "Found entity 1: nios_mtl_onchip_mem" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_onchip_mem.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135875582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/mtl_controller_avalon.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mtl_controller_avalon " "Found entity 1: mtl_controller_avalon" {  } { { "nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135875615 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Draw_Line.sv(21) " "Verilog HDL information at Draw_Line.sv(21): always construct contains both blocking and non-blocking assignments" {  } { { "nios_mtl/synthesis/submodules/Draw_Line.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/Draw_Line.sv" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1460135875654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/draw_line.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/draw_line.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Draw_Line " "Found entity 1: Draw_Line" {  } { { "nios_mtl/synthesis/submodules/Draw_Line.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/Draw_Line.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135875656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/qbert_map_color.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios_mtl/synthesis/submodules/qbert_map_color.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qbert_Map_Color " "Found entity 1: Qbert_Map_Color" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875691 ""} { "Info" "ISGN_ENTITY_NAME" "2 rank_offset_generator " "Found entity 2: rank_offset_generator" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875691 ""} { "Info" "ISGN_ENTITY_NAME" "3 rank_n_generator " "Found entity 3: rank_n_generator" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 298 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875691 ""} { "Info" "ISGN_ENTITY_NAME" "4 hitbox_top_generator " "Found entity 4: hitbox_top_generator" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875691 ""} { "Info" "ISGN_ENTITY_NAME" "5 monster_position " "Found entity 5: monster_position" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135875691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/cube_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/cube_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cube_generator " "Found entity 1: cube_generator" {  } { { "nios_mtl/synthesis/submodules/cube_generator.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/cube_generator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135875720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/qbert_layer.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/qbert_layer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qbert_layer " "Found entity 1: qbert_layer" {  } { { "nios_mtl/synthesis/submodules/qbert_layer.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/qbert_layer.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135875761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_mtl_jtag_uart_0_sim_scfifo_w" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875793 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mtl_jtag_uart_0_scfifo_w " "Found entity 2: nios_mtl_jtag_uart_0_scfifo_w" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875793 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_mtl_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_mtl_jtag_uart_0_sim_scfifo_r" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875793 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_mtl_jtag_uart_0_scfifo_r " "Found entity 4: nios_mtl_jtag_uart_0_scfifo_r" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875793 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_mtl_jtag_uart_0 " "Found entity 5: nios_mtl_jtag_uart_0" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135875793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_cpu " "Found entity 1: nios_mtl_cpu" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135875820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_cpu_cpu_register_bank_a_module " "Found entity 1: nios_mtl_cpu_cpu_register_bank_a_module" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875912 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mtl_cpu_cpu_register_bank_b_module " "Found entity 2: nios_mtl_cpu_cpu_register_bank_b_module" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875912 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_mtl_cpu_cpu_nios2_oci_debug " "Found entity 3: nios_mtl_cpu_cpu_nios2_oci_debug" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875912 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_mtl_cpu_cpu_nios2_oci_break " "Found entity 4: nios_mtl_cpu_cpu_nios2_oci_break" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875912 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_mtl_cpu_cpu_nios2_oci_xbrk " "Found entity 5: nios_mtl_cpu_cpu_nios2_oci_xbrk" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875912 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_mtl_cpu_cpu_nios2_oci_dbrk " "Found entity 6: nios_mtl_cpu_cpu_nios2_oci_dbrk" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875912 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_mtl_cpu_cpu_nios2_oci_itrace " "Found entity 7: nios_mtl_cpu_cpu_nios2_oci_itrace" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875912 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_mtl_cpu_cpu_nios2_oci_td_mode " "Found entity 8: nios_mtl_cpu_cpu_nios2_oci_td_mode" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875912 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_mtl_cpu_cpu_nios2_oci_dtrace " "Found entity 9: nios_mtl_cpu_cpu_nios2_oci_dtrace" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875912 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_mtl_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_mtl_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875912 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875912 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_mtl_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_mtl_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875912 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_mtl_cpu_cpu_nios2_oci_fifo " "Found entity 13: nios_mtl_cpu_cpu_nios2_oci_fifo" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875912 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_mtl_cpu_cpu_nios2_oci_pib " "Found entity 14: nios_mtl_cpu_cpu_nios2_oci_pib" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875912 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_mtl_cpu_cpu_nios2_oci_im " "Found entity 15: nios_mtl_cpu_cpu_nios2_oci_im" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875912 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_mtl_cpu_cpu_nios2_performance_monitors " "Found entity 16: nios_mtl_cpu_cpu_nios2_performance_monitors" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875912 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_mtl_cpu_cpu_nios2_avalon_reg " "Found entity 17: nios_mtl_cpu_cpu_nios2_avalon_reg" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875912 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_mtl_cpu_cpu_ociram_sp_ram_module " "Found entity 18: nios_mtl_cpu_cpu_ociram_sp_ram_module" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875912 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_mtl_cpu_cpu_nios2_ocimem " "Found entity 19: nios_mtl_cpu_cpu_nios2_ocimem" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875912 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_mtl_cpu_cpu_nios2_oci " "Found entity 20: nios_mtl_cpu_cpu_nios2_oci" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875912 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_mtl_cpu_cpu " "Found entity 21: nios_mtl_cpu_cpu" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135875912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios_mtl_cpu_cpu_debug_slave_sysclk" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135875954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_cpu_cpu_debug_slave_tck " "Found entity 1: nios_mtl_cpu_cpu_debug_slave_tck" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135875992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135875992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios_mtl_cpu_cpu_debug_slave_wrapper" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135876024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135876024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_cpu_cpu_test_bench " "Found entity 1: nios_mtl_cpu_cpu_test_bench" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_test_bench.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135876067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135876067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_Switch " "Found entity 1: nios_mtl_Switch" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_Switch.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_Switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135876105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135876105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_LEDS " "Found entity 1: nios_mtl_LEDS" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_LEDS.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_LEDS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135876145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135876145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_button.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_Button " "Found entity 1: nios_mtl_Button" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_Button.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_Button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135876182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135876182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lt_spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file lt_spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LT_SPI " "Found entity 1: LT_SPI" {  } { { "LT_SPI.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/LT_SPI.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135876218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135876218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myspi.sv 1 1 " "Found 1 design units, including 1 entities, in source file myspi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySPI " "Found entity 1: MySPI" {  } { { "../MySPI.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/MySPI.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135876247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135876247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135876255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135876255 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sdram_control/Sdram_RD_RAM.v " "Can't analyze file -- file sdram_control/Sdram_RD_RAM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1460135876263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135876271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135876271 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 sdram_control.v(322) " "Verilog HDL Expression warning at sdram_control.v(322): truncated literal to match 16 bits" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/sdram_control/sdram_control.v" 322 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1460135876334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control " "Found entity 1: sdram_control" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/sdram_control/sdram_control.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135876337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135876337 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "sdram_control/sdr_data_path.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/sdram_control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1460135876366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "sdram_control/sdr_data_path.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/sdram_control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135876368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135876368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "sdram_control/control_interface.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/sdram_control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135876414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135876414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "sdram_control/command.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/sdram_control/command.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135876458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135876458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.sv 3 3 " "Found 3 design units, including 3 entities, in source file de0_nano.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/DE0_NANO.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135876492 ""} { "Info" "ISGN_ENTITY_NAME" "2 touch_buffer " "Found entity 2: touch_buffer" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/DE0_NANO.sv" 568 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135876492 ""} { "Info" "ISGN_ENTITY_NAME" "3 reset_delay " "Found entity 3: reset_delay" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/DE0_NANO.sv" 606 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135876492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135876492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_PLL " "Found entity 1: MTL_PLL" {  } { { "MTL_PLL.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/MTL_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135876503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135876503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_PLL " "Found entity 1: RAM_PLL" {  } { { "RAM_PLL.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/RAM_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135876514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135876514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loading_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file loading_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Loading_ROM " "Found entity 1: Loading_ROM" {  } { { "Loading_ROM.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/Loading_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460135876522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135876522 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"logic\";  expecting an identifier (\"logic\" is a reserved keyword ) soucoupe_layer.sv(34) " "Verilog HDL syntax error at soucoupe_layer.sv(34) near text \"logic\";  expecting an identifier (\"logic\" is a reserved keyword )" {  } { { "Move_IP_test/soucoupe_layer.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/Move_IP_test/soucoupe_layer.sv" 34 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1460135876526 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "soucoup_layer soucoupe_layer.sv(1) " "Ignored design unit \"soucoup_layer\" at soucoupe_layer.sv(1) due to previous errors" {  } { { "Move_IP_test/soucoupe_layer.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/Move_IP_test/soucoupe_layer.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1460135876528 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "soucoupe_qbert soucoupe_layer.sv(203) " "Ignored design unit \"soucoupe_qbert\" at soucoupe_layer.sv(203) due to previous errors" {  } { { "Move_IP_test/soucoupe_layer.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/Move_IP_test/soucoupe_layer.sv" 203 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1460135876529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move_ip_test/soucoupe_layer.sv 0 0 " "Found 0 design units, including 0 entities, in source file move_ip_test/soucoupe_layer.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460135876530 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/DE0_NANO.map.smsg " "Generated suppressed messages file C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/MOVE_NIOS_MTL/DE0_NANO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1460135876754 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "689 " "Peak virtual memory: 689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460135879492 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 08 19:17:59 2016 " "Processing ended: Fri Apr 08 19:17:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460135879492 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460135879492 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460135879492 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460135879492 ""}
