 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Sep 29 19:45:02 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: register_file_inst/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_inst/Reg_File_reg[1][7]/CK (DFFRHQX4M)
                                                          0.00       0.00 r
  register_file_inst/Reg_File_reg[1][7]/Q (DFFRHQX4M)     0.27       0.27 f
  register_file_inst/REG1[7] (Register_File_Data_width8_Address_width4)
                                                          0.00       0.27 f
  ALU_inst/B[7] (ALU_input_width8_output_width16)         0.00       0.27 f
  ALU_inst/U3/Y (BUFX16M)                                 0.13       0.40 f
  ALU_inst/div_35/b[7] (ALU_input_width8_output_width16_DW_div_uns_1)
                                                          0.00       0.40 f
  ALU_inst/div_35/U44/Y (INVX12M)                         0.07       0.47 r
  ALU_inst/div_35/U39/Y (NAND2BX12M)                      0.06       0.53 f
  ALU_inst/div_35/U37/Y (INVX8M)                          0.06       0.59 r
  ALU_inst/div_35/U42/Y (NAND2X8M)                        0.05       0.64 f
  ALU_inst/div_35/U51/Y (INVX4M)                          0.07       0.72 r
  ALU_inst/div_35/U48/Y (NAND2X6M)                        0.06       0.78 f
  ALU_inst/div_35/U38/Y (INVX5M)                          0.06       0.84 r
  ALU_inst/div_35/U71/Y (NAND2X4M)                        0.06       0.90 f
  ALU_inst/div_35/U58/Y (CLKINVX8M)                       0.06       0.96 r
  ALU_inst/div_35/U85/Y (MXI2X6M)                         0.10       1.06 r
  ALU_inst/div_35/U84/Y (NAND2X2M)                        0.10       1.16 f
  ALU_inst/div_35/U56/Y (NAND3X4M)                        0.09       1.25 r
  ALU_inst/div_35/U108/Y (NAND2X4M)                       0.06       1.32 f
  ALU_inst/div_35/U59/Y (INVX5M)                          0.08       1.40 r
  ALU_inst/div_35/U31/Y (MXI2X6M)                         0.14       1.54 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.35       1.88 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.15       2.03 r
  ALU_inst/div_35/U46/Y (INVX2M)                          0.04       2.08 f
  ALU_inst/div_35/U76/Y (NOR2X3M)                         0.13       2.21 r
  ALU_inst/div_35/U72/Y (MXI2X4M)                         0.21       2.42 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.36       2.78 r
  ALU_inst/div_35/U20/Y (NAND2X2M)                        0.06       2.84 f
  ALU_inst/div_35/U22/Y (NAND3X2M)                        0.10       2.94 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.17       3.11 r
  ALU_inst/div_35/U43/Y (INVXLM)                          0.06       3.16 f
  ALU_inst/div_35/U45/Y (NOR2X1M)                         0.23       3.39 r
  ALU_inst/div_35/U74/Y (MXI2X4M)                         0.11       3.51 f
  ALU_inst/div_35/U65/Y (NAND2X2M)                        0.08       3.59 r
  ALU_inst/div_35/U67/Y (NAND3X2M)                        0.13       3.71 f
  ALU_inst/div_35/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.22       3.94 f
  ALU_inst/div_35/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX2M)
                                                          0.23       4.16 f
  ALU_inst/div_35/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX2M)
                                                          0.23       4.40 f
  ALU_inst/div_35/U64/Y (INVX2M)                          0.08       4.47 r
  ALU_inst/div_35/U81/Y (OR2X6M)                          0.11       4.59 r
  ALU_inst/div_35/U61/Y (MXI2X6M)                         0.06       4.65 f
  ALU_inst/div_35/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX4M)
                                                          0.36       5.00 f
  ALU_inst/div_35/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)
                                                          0.22       5.22 f
  ALU_inst/div_35/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)
                                                          0.22       5.44 f
  ALU_inst/div_35/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX4M)
                                                          0.22       5.67 f
  ALU_inst/div_35/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX4M)
                                                          0.21       5.88 f
  ALU_inst/div_35/U69/Y (CLKINVX4M)                       0.05       5.92 r
  ALU_inst/div_35/U63/Y (NOR2X1M)                         0.08       6.00 f
  ALU_inst/div_35/U62/Y (MXI2X4M)                         0.15       6.15 f
  ALU_inst/div_35/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX4M)
                                                          0.36       6.51 f
  ALU_inst/div_35/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX4M)
                                                          0.22       6.73 f
  ALU_inst/div_35/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.22       6.95 f
  ALU_inst/div_35/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.22       7.17 f
  ALU_inst/div_35/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX4M)
                                                          0.22       7.40 f
  ALU_inst/div_35/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)
                                                          0.22       7.61 f
  ALU_inst/div_35/U138/Y (NAND2BX2M)                      0.08       7.69 r
  ALU_inst/div_35/U27/Y (INVX2M)                          0.10       7.79 f
  ALU_inst/div_35/U52/Y (MXI2XLM)                         0.33       8.11 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX4M)
                                                          0.45       8.57 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_0_4/CO (ADDFHX4M)
                                                          0.16       8.73 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_0_5/CO (ADDFHX4M)
                                                          0.16       8.90 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_0_6/CO (ADDFHX4M)
                                                          0.16       9.06 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_0_7/CO (ADDFHX4M)
                                                          0.16       9.22 r
  ALU_inst/div_35/quotient[0] (ALU_input_width8_output_width16_DW_div_uns_1)
                                                          0.00       9.22 r
  ALU_inst/U16/Y (NOR2X4M)                                0.04       9.26 f
  ALU_inst/U182/Y (AOI211X2M)                             0.19       9.45 r
  ALU_inst/ALU_OUT_reg[0]/D (DFFRQX1M)                    0.00       9.45 r
  data arrival time                                                  9.45

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU_inst/ALU_OUT_reg[0]/CK (DFFRQX1M)                   0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -9.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: register_file_inst/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_inst/Reg_File_reg[1][7]/CK (DFFRHQX4M)
                                                          0.00       0.00 r
  register_file_inst/Reg_File_reg[1][7]/Q (DFFRHQX4M)     0.27       0.27 f
  register_file_inst/REG1[7] (Register_File_Data_width8_Address_width4)
                                                          0.00       0.27 f
  ALU_inst/B[7] (ALU_input_width8_output_width16)         0.00       0.27 f
  ALU_inst/U3/Y (BUFX16M)                                 0.13       0.40 f
  ALU_inst/div_35/b[7] (ALU_input_width8_output_width16_DW_div_uns_1)
                                                          0.00       0.40 f
  ALU_inst/div_35/U44/Y (INVX12M)                         0.07       0.47 r
  ALU_inst/div_35/U39/Y (NAND2BX12M)                      0.06       0.53 f
  ALU_inst/div_35/U37/Y (INVX8M)                          0.06       0.59 r
  ALU_inst/div_35/U42/Y (NAND2X8M)                        0.05       0.64 f
  ALU_inst/div_35/U51/Y (INVX4M)                          0.07       0.72 r
  ALU_inst/div_35/U48/Y (NAND2X6M)                        0.06       0.78 f
  ALU_inst/div_35/U38/Y (INVX5M)                          0.06       0.84 r
  ALU_inst/div_35/U71/Y (NAND2X4M)                        0.06       0.90 f
  ALU_inst/div_35/U58/Y (CLKINVX8M)                       0.06       0.96 r
  ALU_inst/div_35/U85/Y (MXI2X6M)                         0.10       1.06 r
  ALU_inst/div_35/U84/Y (NAND2X2M)                        0.10       1.16 f
  ALU_inst/div_35/U56/Y (NAND3X4M)                        0.09       1.25 r
  ALU_inst/div_35/U108/Y (NAND2X4M)                       0.06       1.32 f
  ALU_inst/div_35/U59/Y (INVX5M)                          0.08       1.40 r
  ALU_inst/div_35/U31/Y (MXI2X6M)                         0.14       1.54 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.35       1.88 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.15       2.03 r
  ALU_inst/div_35/U46/Y (INVX2M)                          0.04       2.08 f
  ALU_inst/div_35/U76/Y (NOR2X3M)                         0.13       2.21 r
  ALU_inst/div_35/U72/Y (MXI2X4M)                         0.21       2.42 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.36       2.78 r
  ALU_inst/div_35/U20/Y (NAND2X2M)                        0.06       2.84 f
  ALU_inst/div_35/U22/Y (NAND3X2M)                        0.10       2.94 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.17       3.11 r
  ALU_inst/div_35/U43/Y (INVXLM)                          0.06       3.16 f
  ALU_inst/div_35/U45/Y (NOR2X1M)                         0.23       3.39 r
  ALU_inst/div_35/U74/Y (MXI2X4M)                         0.11       3.51 f
  ALU_inst/div_35/U65/Y (NAND2X2M)                        0.08       3.59 r
  ALU_inst/div_35/U67/Y (NAND3X2M)                        0.13       3.71 f
  ALU_inst/div_35/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.22       3.94 f
  ALU_inst/div_35/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX2M)
                                                          0.23       4.16 f
  ALU_inst/div_35/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX2M)
                                                          0.23       4.40 f
  ALU_inst/div_35/U94/Y (NOR2BX2M)                        0.18       4.58 f
  ALU_inst/div_35/U97/Y (INVXLM)                          0.09       4.67 r
  ALU_inst/div_35/U79/Y (CLKNAND2X2M)                     0.09       4.76 f
  ALU_inst/div_35/U96/Y (NAND2X2M)                        0.13       4.90 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)
                                                          0.39       5.29 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)
                                                          0.16       5.45 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX4M)
                                                          0.16       5.62 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX4M)
                                                          0.15       5.77 r
  ALU_inst/div_35/U69/Y (CLKINVX4M)                       0.05       5.82 f
  ALU_inst/div_35/U63/Y (NOR2X1M)                         0.21       6.03 r
  ALU_inst/div_35/U62/Y (MXI2X4M)                         0.20       6.23 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX4M)
                                                          0.40       6.63 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX4M)
                                                          0.16       6.80 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.16       6.96 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.16       7.13 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX4M)
                                                          0.16       7.29 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)
                                                          0.16       7.45 r
  ALU_inst/div_35/U138/Y (NAND2BX2M)                      0.06       7.51 f
  ALU_inst/div_35/U27/Y (INVX2M)                          0.16       7.68 r
  ALU_inst/div_35/quotient[1] (ALU_input_width8_output_width16_DW_div_uns_1)
                                                          0.00       7.68 r
  ALU_inst/U131/Y (AOI22XLM)                              0.11       7.79 f
  ALU_inst/U30/Y (AOI31XLM)                               0.19       7.98 r
  ALU_inst/ALU_OUT_reg[1]/D (DFFRQX1M)                    0.00       7.98 r
  data arrival time                                                  7.98

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU_inst/ALU_OUT_reg[1]/CK (DFFRQX1M)                   0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -7.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.49


  Startpoint: register_file_inst/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_inst/Reg_File_reg[1][7]/CK (DFFRHQX4M)
                                                          0.00       0.00 r
  register_file_inst/Reg_File_reg[1][7]/Q (DFFRHQX4M)     0.27       0.27 f
  register_file_inst/REG1[7] (Register_File_Data_width8_Address_width4)
                                                          0.00       0.27 f
  ALU_inst/B[7] (ALU_input_width8_output_width16)         0.00       0.27 f
  ALU_inst/U3/Y (BUFX16M)                                 0.13       0.40 f
  ALU_inst/div_35/b[7] (ALU_input_width8_output_width16_DW_div_uns_1)
                                                          0.00       0.40 f
  ALU_inst/div_35/U44/Y (INVX12M)                         0.07       0.47 r
  ALU_inst/div_35/U39/Y (NAND2BX12M)                      0.06       0.53 f
  ALU_inst/div_35/U37/Y (INVX8M)                          0.06       0.59 r
  ALU_inst/div_35/U42/Y (NAND2X8M)                        0.05       0.64 f
  ALU_inst/div_35/U51/Y (INVX4M)                          0.07       0.72 r
  ALU_inst/div_35/U48/Y (NAND2X6M)                        0.06       0.78 f
  ALU_inst/div_35/U38/Y (INVX5M)                          0.06       0.84 r
  ALU_inst/div_35/U71/Y (NAND2X4M)                        0.06       0.90 f
  ALU_inst/div_35/U58/Y (CLKINVX8M)                       0.06       0.96 r
  ALU_inst/div_35/U85/Y (MXI2X6M)                         0.10       1.06 r
  ALU_inst/div_35/U84/Y (NAND2X2M)                        0.10       1.16 f
  ALU_inst/div_35/U56/Y (NAND3X4M)                        0.09       1.25 r
  ALU_inst/div_35/U108/Y (NAND2X4M)                       0.06       1.32 f
  ALU_inst/div_35/U59/Y (INVX5M)                          0.08       1.40 r
  ALU_inst/div_35/U31/Y (MXI2X6M)                         0.14       1.54 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.35       1.88 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.15       2.03 r
  ALU_inst/div_35/U46/Y (INVX2M)                          0.04       2.08 f
  ALU_inst/div_35/U76/Y (NOR2X3M)                         0.13       2.21 r
  ALU_inst/div_35/U72/Y (MXI2X4M)                         0.21       2.42 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.36       2.78 r
  ALU_inst/div_35/U20/Y (NAND2X2M)                        0.06       2.84 f
  ALU_inst/div_35/U22/Y (NAND3X2M)                        0.10       2.94 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.17       3.11 r
  ALU_inst/div_35/U43/Y (INVXLM)                          0.06       3.16 f
  ALU_inst/div_35/U45/Y (NOR2X1M)                         0.23       3.39 r
  ALU_inst/div_35/U74/Y (MXI2X4M)                         0.11       3.51 f
  ALU_inst/div_35/U65/Y (NAND2X2M)                        0.08       3.59 r
  ALU_inst/div_35/U67/Y (NAND3X2M)                        0.13       3.71 f
  ALU_inst/div_35/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.22       3.94 f
  ALU_inst/div_35/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX2M)
                                                          0.23       4.16 f
  ALU_inst/div_35/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX2M)
                                                          0.23       4.40 f
  ALU_inst/div_35/U64/Y (INVX2M)                          0.08       4.47 r
  ALU_inst/div_35/U81/Y (OR2X6M)                          0.11       4.59 r
  ALU_inst/div_35/U61/Y (MXI2X6M)                         0.06       4.65 f
  ALU_inst/div_35/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX4M)
                                                          0.36       5.00 f
  ALU_inst/div_35/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)
                                                          0.22       5.22 f
  ALU_inst/div_35/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)
                                                          0.22       5.44 f
  ALU_inst/div_35/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX4M)
                                                          0.22       5.67 f
  ALU_inst/div_35/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX4M)
                                                          0.21       5.88 f
  ALU_inst/div_35/U69/Y (CLKINVX4M)                       0.05       5.92 r
  ALU_inst/div_35/U47/Y (NAND2BX1M)                       0.14       6.07 r
  ALU_inst/div_35/U109/Y (INVX2M)                         0.09       6.16 f
  ALU_inst/div_35/quotient[2] (ALU_input_width8_output_width16_DW_div_uns_1)
                                                          0.00       6.16 f
  ALU_inst/U137/Y (AO21XLM)                               0.28       6.44 f
  ALU_inst/U135/Y (AOI221XLM)                             0.33       6.76 r
  ALU_inst/U132/Y (AOI31X2M)                              0.14       6.90 f
  ALU_inst/ALU_OUT_reg[2]/D (DFFRQX2M)                    0.00       6.90 f
  data arrival time                                                  6.90

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU_inst/ALU_OUT_reg[2]/CK (DFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -6.90
  --------------------------------------------------------------------------
  slack (MET)                                                        2.74


  Startpoint: register_file_inst/Reg_File_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_inst/Reg_File_reg[1][0]/CK (DFFRHQX1M)
                                                          0.00       0.00 r
  register_file_inst/Reg_File_reg[1][0]/Q (DFFRHQX1M)     0.30       0.30 r
  register_file_inst/REG1[0] (Register_File_Data_width8_Address_width4)
                                                          0.00       0.30 r
  ALU_inst/B[0] (ALU_input_width8_output_width16)         0.00       0.30 r
  ALU_inst/U15/Y (BUFX2M)                                 0.14       0.44 r
  ALU_inst/U4/Y (CLKINVX6M)                               0.06       0.50 f
  ALU_inst/U8/Y (INVXLM)                                  0.15       0.65 r
  ALU_inst/mult_31/B[0] (ALU_input_width8_output_width16_DW02_mult_0)
                                                          0.00       0.65 r
  ALU_inst/mult_31/U53/Y (INVXLM)                         0.24       0.89 f
  ALU_inst/mult_31/U110/Y (NOR2X1M)                       0.21       1.09 r
  ALU_inst/mult_31/U2/Y (AND2X2M)                         0.16       1.25 r
  ALU_inst/mult_31/S1_2_0/CO (ADDFX2M)                    0.54       1.79 r
  ALU_inst/mult_31/S1_3_0/CO (ADDFX2M)                    0.55       2.34 r
  ALU_inst/mult_31/S1_4_0/CO (ADDFX2M)                    0.55       2.89 r
  ALU_inst/mult_31/S1_5_0/CO (ADDFX2M)                    0.55       3.44 r
  ALU_inst/mult_31/S1_6_0/CO (ADDFX2M)                    0.55       4.00 r
  ALU_inst/mult_31/S4_0/CO (ADDFX2M)                      0.56       4.56 r
  ALU_inst/mult_31/U12/Y (AND2X2M)                        0.16       4.71 r
  ALU_inst/mult_31/FS_1/B[7] (ALU_input_width8_output_width16_DW01_add_1)
                                                          0.00       4.71 r
  ALU_inst/mult_31/FS_1/U3/Y (NAND2X2M)                   0.07       4.78 f
  ALU_inst/mult_31/FS_1/U31/Y (OA21X1M)                   0.37       5.15 f
  ALU_inst/mult_31/FS_1/U28/Y (AOI2BB1X1M)                0.26       5.42 f
  ALU_inst/mult_31/FS_1/U26/Y (OA21X1M)                   0.40       5.81 f
  ALU_inst/mult_31/FS_1/U21/Y (OAI21BX1M)                 0.25       6.06 r
  ALU_inst/mult_31/FS_1/U19/Y (OAI21X1M)                  0.13       6.19 f
  ALU_inst/mult_31/FS_1/U2/Y (AOI21BX2M)                  0.17       6.36 f
  ALU_inst/mult_31/FS_1/U5/Y (XNOR2X2M)                   0.12       6.48 r
  ALU_inst/mult_31/FS_1/SUM[13] (ALU_input_width8_output_width16_DW01_add_1)
                                                          0.00       6.48 r
  ALU_inst/mult_31/PRODUCT[15] (ALU_input_width8_output_width16_DW02_mult_0)
                                                          0.00       6.48 r
  ALU_inst/U52/Y (OAI2BB1X2M)                             0.15       6.63 r
  ALU_inst/ALU_OUT_reg[15]/D (DFFRQX2M)                   0.00       6.63 r
  data arrival time                                                  6.63

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU_inst/ALU_OUT_reg[15]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -6.63
  --------------------------------------------------------------------------
  slack (MET)                                                        2.87


  Startpoint: register_file_inst/Reg_File_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_inst/Reg_File_reg[1][0]/CK (DFFRHQX1M)
                                                          0.00       0.00 r
  register_file_inst/Reg_File_reg[1][0]/Q (DFFRHQX1M)     0.30       0.30 r
  register_file_inst/REG1[0] (Register_File_Data_width8_Address_width4)
                                                          0.00       0.30 r
  ALU_inst/B[0] (ALU_input_width8_output_width16)         0.00       0.30 r
  ALU_inst/U15/Y (BUFX2M)                                 0.14       0.44 r
  ALU_inst/U4/Y (CLKINVX6M)                               0.06       0.50 f
  ALU_inst/U8/Y (INVXLM)                                  0.15       0.65 r
  ALU_inst/mult_31/B[0] (ALU_input_width8_output_width16_DW02_mult_0)
                                                          0.00       0.65 r
  ALU_inst/mult_31/U53/Y (INVXLM)                         0.24       0.89 f
  ALU_inst/mult_31/U110/Y (NOR2X1M)                       0.21       1.09 r
  ALU_inst/mult_31/U2/Y (AND2X2M)                         0.16       1.25 r
  ALU_inst/mult_31/S1_2_0/CO (ADDFX2M)                    0.54       1.79 r
  ALU_inst/mult_31/S1_3_0/CO (ADDFX2M)                    0.55       2.34 r
  ALU_inst/mult_31/S1_4_0/CO (ADDFX2M)                    0.55       2.89 r
  ALU_inst/mult_31/S1_5_0/CO (ADDFX2M)                    0.55       3.44 r
  ALU_inst/mult_31/S1_6_0/CO (ADDFX2M)                    0.55       4.00 r
  ALU_inst/mult_31/S4_0/CO (ADDFX2M)                      0.56       4.56 r
  ALU_inst/mult_31/U12/Y (AND2X2M)                        0.16       4.71 r
  ALU_inst/mult_31/FS_1/B[7] (ALU_input_width8_output_width16_DW01_add_1)
                                                          0.00       4.71 r
  ALU_inst/mult_31/FS_1/U3/Y (NAND2X2M)                   0.07       4.78 f
  ALU_inst/mult_31/FS_1/U31/Y (OA21X1M)                   0.37       5.15 f
  ALU_inst/mult_31/FS_1/U28/Y (AOI2BB1X1M)                0.26       5.42 f
  ALU_inst/mult_31/FS_1/U26/Y (OA21X1M)                   0.40       5.81 f
  ALU_inst/mult_31/FS_1/U21/Y (OAI21BX1M)                 0.25       6.06 r
  ALU_inst/mult_31/FS_1/U20/Y (XOR3XLM)                   0.16       6.22 r
  ALU_inst/mult_31/FS_1/SUM[12] (ALU_input_width8_output_width16_DW01_add_1)
                                                          0.00       6.22 r
  ALU_inst/mult_31/PRODUCT[14] (ALU_input_width8_output_width16_DW02_mult_0)
                                                          0.00       6.22 r
  ALU_inst/U53/Y (OAI2BB1X2M)                             0.13       6.35 r
  ALU_inst/ALU_OUT_reg[14]/D (DFFRQX2M)                   0.00       6.35 r
  data arrival time                                                  6.35

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU_inst/ALU_OUT_reg[14]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -6.35
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: register_file_inst/Reg_File_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_inst/Reg_File_reg[1][0]/CK (DFFRHQX1M)
                                                          0.00       0.00 r
  register_file_inst/Reg_File_reg[1][0]/Q (DFFRHQX1M)     0.30       0.30 r
  register_file_inst/REG1[0] (Register_File_Data_width8_Address_width4)
                                                          0.00       0.30 r
  ALU_inst/B[0] (ALU_input_width8_output_width16)         0.00       0.30 r
  ALU_inst/U15/Y (BUFX2M)                                 0.14       0.44 r
  ALU_inst/U4/Y (CLKINVX6M)                               0.06       0.50 f
  ALU_inst/U8/Y (INVXLM)                                  0.15       0.65 r
  ALU_inst/mult_31/B[0] (ALU_input_width8_output_width16_DW02_mult_0)
                                                          0.00       0.65 r
  ALU_inst/mult_31/U53/Y (INVXLM)                         0.24       0.89 f
  ALU_inst/mult_31/U110/Y (NOR2X1M)                       0.21       1.09 r
  ALU_inst/mult_31/U2/Y (AND2X2M)                         0.16       1.25 r
  ALU_inst/mult_31/S1_2_0/CO (ADDFX2M)                    0.54       1.79 r
  ALU_inst/mult_31/S1_3_0/CO (ADDFX2M)                    0.55       2.34 r
  ALU_inst/mult_31/S1_4_0/CO (ADDFX2M)                    0.55       2.89 r
  ALU_inst/mult_31/S1_5_0/CO (ADDFX2M)                    0.55       3.44 r
  ALU_inst/mult_31/S1_6_0/CO (ADDFX2M)                    0.55       4.00 r
  ALU_inst/mult_31/S4_0/CO (ADDFX2M)                      0.56       4.56 r
  ALU_inst/mult_31/U12/Y (AND2X2M)                        0.16       4.71 r
  ALU_inst/mult_31/FS_1/B[7] (ALU_input_width8_output_width16_DW01_add_1)
                                                          0.00       4.71 r
  ALU_inst/mult_31/FS_1/U3/Y (NAND2X2M)                   0.07       4.78 f
  ALU_inst/mult_31/FS_1/U31/Y (OA21X1M)                   0.37       5.15 f
  ALU_inst/mult_31/FS_1/U28/Y (AOI2BB1X1M)                0.26       5.42 f
  ALU_inst/mult_31/FS_1/U26/Y (OA21X1M)                   0.40       5.81 f
  ALU_inst/mult_31/FS_1/U22/Y (XNOR2X1M)                  0.10       5.92 r
  ALU_inst/mult_31/FS_1/SUM[11] (ALU_input_width8_output_width16_DW01_add_1)
                                                          0.00       5.92 r
  ALU_inst/mult_31/PRODUCT[13] (ALU_input_width8_output_width16_DW02_mult_0)
                                                          0.00       5.92 r
  ALU_inst/U54/Y (OAI2BB1X2M)                             0.15       6.07 r
  ALU_inst/ALU_OUT_reg[13]/D (DFFRQX2M)                   0.00       6.07 r
  data arrival time                                                  6.07

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU_inst/ALU_OUT_reg[13]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -6.07
  --------------------------------------------------------------------------
  slack (MET)                                                        3.44


  Startpoint: register_file_inst/Reg_File_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_inst/Reg_File_reg[1][0]/CK (DFFRHQX1M)
                                                          0.00       0.00 r
  register_file_inst/Reg_File_reg[1][0]/Q (DFFRHQX1M)     0.30       0.30 r
  register_file_inst/REG1[0] (Register_File_Data_width8_Address_width4)
                                                          0.00       0.30 r
  ALU_inst/B[0] (ALU_input_width8_output_width16)         0.00       0.30 r
  ALU_inst/U15/Y (BUFX2M)                                 0.14       0.44 r
  ALU_inst/U4/Y (CLKINVX6M)                               0.06       0.50 f
  ALU_inst/U8/Y (INVXLM)                                  0.15       0.65 r
  ALU_inst/mult_31/B[0] (ALU_input_width8_output_width16_DW02_mult_0)
                                                          0.00       0.65 r
  ALU_inst/mult_31/U53/Y (INVXLM)                         0.24       0.89 f
  ALU_inst/mult_31/U110/Y (NOR2X1M)                       0.21       1.09 r
  ALU_inst/mult_31/U2/Y (AND2X2M)                         0.16       1.25 r
  ALU_inst/mult_31/S1_2_0/CO (ADDFX2M)                    0.54       1.79 r
  ALU_inst/mult_31/S1_3_0/CO (ADDFX2M)                    0.55       2.34 r
  ALU_inst/mult_31/S1_4_0/CO (ADDFX2M)                    0.55       2.89 r
  ALU_inst/mult_31/S1_5_0/CO (ADDFX2M)                    0.55       3.44 r
  ALU_inst/mult_31/S1_6_0/CO (ADDFX2M)                    0.55       4.00 r
  ALU_inst/mult_31/S4_0/CO (ADDFX2M)                      0.56       4.56 r
  ALU_inst/mult_31/U12/Y (AND2X2M)                        0.16       4.71 r
  ALU_inst/mult_31/FS_1/B[7] (ALU_input_width8_output_width16_DW01_add_1)
                                                          0.00       4.71 r
  ALU_inst/mult_31/FS_1/U3/Y (NAND2X2M)                   0.07       4.78 f
  ALU_inst/mult_31/FS_1/U31/Y (OA21X1M)                   0.37       5.15 f
  ALU_inst/mult_31/FS_1/U28/Y (AOI2BB1X1M)                0.26       5.42 f
  ALU_inst/mult_31/FS_1/U27/Y (CLKXOR2X2M)                0.26       5.68 r
  ALU_inst/mult_31/FS_1/SUM[10] (ALU_input_width8_output_width16_DW01_add_1)
                                                          0.00       5.68 r
  ALU_inst/mult_31/PRODUCT[12] (ALU_input_width8_output_width16_DW02_mult_0)
                                                          0.00       5.68 r
  ALU_inst/U58/Y (OAI2BB1X2M)                             0.12       5.80 r
  ALU_inst/ALU_OUT_reg[12]/D (DFFRQX2M)                   0.00       5.80 r
  data arrival time                                                  5.80

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU_inst/ALU_OUT_reg[12]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -5.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.71


  Startpoint: register_file_inst/Reg_File_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_inst/Reg_File_reg[1][0]/CK (DFFRHQX1M)
                                                          0.00       0.00 r
  register_file_inst/Reg_File_reg[1][0]/Q (DFFRHQX1M)     0.30       0.30 r
  register_file_inst/REG1[0] (Register_File_Data_width8_Address_width4)
                                                          0.00       0.30 r
  ALU_inst/B[0] (ALU_input_width8_output_width16)         0.00       0.30 r
  ALU_inst/U15/Y (BUFX2M)                                 0.14       0.44 r
  ALU_inst/U4/Y (CLKINVX6M)                               0.06       0.50 f
  ALU_inst/U8/Y (INVXLM)                                  0.15       0.65 r
  ALU_inst/mult_31/B[0] (ALU_input_width8_output_width16_DW02_mult_0)
                                                          0.00       0.65 r
  ALU_inst/mult_31/U53/Y (INVXLM)                         0.24       0.89 f
  ALU_inst/mult_31/U110/Y (NOR2X1M)                       0.21       1.09 r
  ALU_inst/mult_31/U2/Y (AND2X2M)                         0.16       1.25 r
  ALU_inst/mult_31/S1_2_0/CO (ADDFX2M)                    0.54       1.79 r
  ALU_inst/mult_31/S1_3_0/CO (ADDFX2M)                    0.55       2.34 r
  ALU_inst/mult_31/S1_4_0/CO (ADDFX2M)                    0.55       2.89 r
  ALU_inst/mult_31/S1_5_0/CO (ADDFX2M)                    0.55       3.44 r
  ALU_inst/mult_31/S1_6_0/CO (ADDFX2M)                    0.55       4.00 r
  ALU_inst/mult_31/S4_0/CO (ADDFX2M)                      0.56       4.56 r
  ALU_inst/mult_31/U12/Y (AND2X2M)                        0.16       4.71 r
  ALU_inst/mult_31/FS_1/B[7] (ALU_input_width8_output_width16_DW01_add_1)
                                                          0.00       4.71 r
  ALU_inst/mult_31/FS_1/U3/Y (NAND2X2M)                   0.07       4.78 f
  ALU_inst/mult_31/FS_1/U31/Y (OA21X1M)                   0.37       5.15 f
  ALU_inst/mult_31/FS_1/U15/Y (XNOR2X1M)                  0.10       5.26 r
  ALU_inst/mult_31/FS_1/SUM[9] (ALU_input_width8_output_width16_DW01_add_1)
                                                          0.00       5.26 r
  ALU_inst/mult_31/PRODUCT[11] (ALU_input_width8_output_width16_DW02_mult_0)
                                                          0.00       5.26 r
  ALU_inst/U57/Y (OAI2BB1X2M)                             0.15       5.41 r
  ALU_inst/ALU_OUT_reg[11]/D (DFFRQX2M)                   0.00       5.41 r
  data arrival time                                                  5.41

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU_inst/ALU_OUT_reg[11]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -5.41
  --------------------------------------------------------------------------
  slack (MET)                                                        4.10


  Startpoint: register_file_inst/Reg_File_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_inst/Reg_File_reg[1][0]/CK (DFFRHQX1M)
                                                          0.00       0.00 r
  register_file_inst/Reg_File_reg[1][0]/Q (DFFRHQX1M)     0.30       0.30 r
  register_file_inst/REG1[0] (Register_File_Data_width8_Address_width4)
                                                          0.00       0.30 r
  ALU_inst/B[0] (ALU_input_width8_output_width16)         0.00       0.30 r
  ALU_inst/U15/Y (BUFX2M)                                 0.14       0.44 r
  ALU_inst/U4/Y (CLKINVX6M)                               0.06       0.50 f
  ALU_inst/U8/Y (INVXLM)                                  0.15       0.65 r
  ALU_inst/mult_31/B[0] (ALU_input_width8_output_width16_DW02_mult_0)
                                                          0.00       0.65 r
  ALU_inst/mult_31/U53/Y (INVXLM)                         0.24       0.89 f
  ALU_inst/mult_31/U110/Y (NOR2X1M)                       0.21       1.09 r
  ALU_inst/mult_31/U2/Y (AND2X2M)                         0.16       1.25 r
  ALU_inst/mult_31/S1_2_0/CO (ADDFX2M)                    0.54       1.79 r
  ALU_inst/mult_31/S1_3_0/CO (ADDFX2M)                    0.55       2.34 r
  ALU_inst/mult_31/S1_4_0/CO (ADDFX2M)                    0.55       2.89 r
  ALU_inst/mult_31/S1_5_0/CO (ADDFX2M)                    0.55       3.44 r
  ALU_inst/mult_31/S1_6_0/CO (ADDFX2M)                    0.55       4.00 r
  ALU_inst/mult_31/S4_0/S (ADDFX2M)                       0.56       4.55 f
  ALU_inst/mult_31/FS_1/A[5] (ALU_input_width8_output_width16_DW01_add_1)
                                                          0.00       4.55 f
  ALU_inst/mult_31/FS_1/U14/Y (BUFX2M)                    0.15       4.70 f
  ALU_inst/mult_31/FS_1/SUM[5] (ALU_input_width8_output_width16_DW01_add_1)
                                                          0.00       4.70 f
  ALU_inst/mult_31/PRODUCT[7] (ALU_input_width8_output_width16_DW02_mult_0)
                                                          0.00       4.70 f
  ALU_inst/U37/Y (OAI2BB2X1M)                             0.22       4.92 f
  ALU_inst/U25/Y (AOI211XLM)                              0.34       5.26 r
  ALU_inst/U97/Y (AOI31X2M)                               0.14       5.40 f
  ALU_inst/ALU_OUT_reg[7]/D (DFFRQX2M)                    0.00       5.40 f
  data arrival time                                                  5.40

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU_inst/ALU_OUT_reg[7]/CK (DFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -5.40
  --------------------------------------------------------------------------
  slack (MET)                                                        4.24


  Startpoint: register_file_inst/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_inst/Reg_File_reg[0][0]/CK (DFFRQX2M)     0.00       0.00 r
  register_file_inst/Reg_File_reg[0][0]/Q (DFFRQX2M)      0.54       0.54 r
  register_file_inst/REG0[0] (Register_File_Data_width8_Address_width4)
                                                          0.00       0.54 r
  ALU_inst/A[0] (ALU_input_width8_output_width16)         0.00       0.54 r
  ALU_inst/mult_31/A[0] (ALU_input_width8_output_width16_DW02_mult_0)
                                                          0.00       0.54 r
  ALU_inst/mult_31/U46/Y (INVX2M)                         0.15       0.68 f
  ALU_inst/mult_31/U114/Y (NOR2X1M)                       0.18       0.86 r
  ALU_inst/mult_31/U5/Y (AND2X2M)                         0.16       1.02 r
  ALU_inst/mult_31/S2_2_3/CO (ADDFX2M)                    0.54       1.56 r
  ALU_inst/mult_31/S2_3_3/CO (ADDFX2M)                    0.55       2.11 r
  ALU_inst/mult_31/S2_4_3/CO (ADDFX2M)                    0.55       2.66 r
  ALU_inst/mult_31/S2_5_3/CO (ADDFX2M)                    0.55       3.21 r
  ALU_inst/mult_31/S2_6_3/CO (ADDFX2M)                    0.55       3.76 r
  ALU_inst/mult_31/S4_3/S (ADDFX2M)                       0.58       4.34 f
  ALU_inst/mult_31/U16/Y (CLKXOR2X2M)                     0.30       4.64 r
  ALU_inst/mult_31/FS_1/A[8] (ALU_input_width8_output_width16_DW01_add_1)
                                                          0.00       4.64 r
  ALU_inst/mult_31/FS_1/U33/Y (NOR2X1M)                   0.06       4.70 f
  ALU_inst/mult_31/FS_1/U18/Y (NAND2BX1M)                 0.20       4.91 f
  ALU_inst/mult_31/FS_1/U17/Y (CLKXOR2X2M)                0.19       5.09 r
  ALU_inst/mult_31/FS_1/SUM[8] (ALU_input_width8_output_width16_DW01_add_1)
                                                          0.00       5.09 r
  ALU_inst/mult_31/PRODUCT[10] (ALU_input_width8_output_width16_DW02_mult_0)
                                                          0.00       5.09 r
  ALU_inst/U60/Y (OAI2BB1X2M)                             0.12       5.22 r
  ALU_inst/ALU_OUT_reg[10]/D (DFFRQX2M)                   0.00       5.22 r
  data arrival time                                                  5.22

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU_inst/ALU_OUT_reg[10]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -5.22
  --------------------------------------------------------------------------
  slack (MET)                                                        4.29


  Startpoint: register_file_inst/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_inst/Reg_File_reg[1][7]/CK (DFFRHQX4M)
                                                          0.00       0.00 r
  register_file_inst/Reg_File_reg[1][7]/Q (DFFRHQX4M)     0.27       0.27 f
  register_file_inst/REG1[7] (Register_File_Data_width8_Address_width4)
                                                          0.00       0.27 f
  ALU_inst/B[7] (ALU_input_width8_output_width16)         0.00       0.27 f
  ALU_inst/U3/Y (BUFX16M)                                 0.13       0.40 f
  ALU_inst/div_35/b[7] (ALU_input_width8_output_width16_DW_div_uns_1)
                                                          0.00       0.40 f
  ALU_inst/div_35/U44/Y (INVX12M)                         0.07       0.47 r
  ALU_inst/div_35/U39/Y (NAND2BX12M)                      0.06       0.53 f
  ALU_inst/div_35/U37/Y (INVX8M)                          0.06       0.59 r
  ALU_inst/div_35/U42/Y (NAND2X8M)                        0.05       0.64 f
  ALU_inst/div_35/U51/Y (INVX4M)                          0.07       0.72 r
  ALU_inst/div_35/U48/Y (NAND2X6M)                        0.06       0.78 f
  ALU_inst/div_35/U38/Y (INVX5M)                          0.06       0.84 r
  ALU_inst/div_35/U71/Y (NAND2X4M)                        0.06       0.90 f
  ALU_inst/div_35/U58/Y (CLKINVX8M)                       0.06       0.96 r
  ALU_inst/div_35/U85/Y (MXI2X6M)                         0.10       1.06 r
  ALU_inst/div_35/U84/Y (NAND2X2M)                        0.10       1.16 f
  ALU_inst/div_35/U56/Y (NAND3X4M)                        0.09       1.25 r
  ALU_inst/div_35/U108/Y (NAND2X4M)                       0.06       1.32 f
  ALU_inst/div_35/U59/Y (INVX5M)                          0.08       1.40 r
  ALU_inst/div_35/U31/Y (MXI2X6M)                         0.14       1.54 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.35       1.88 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.15       2.03 r
  ALU_inst/div_35/U46/Y (INVX2M)                          0.04       2.08 f
  ALU_inst/div_35/U76/Y (NOR2X3M)                         0.13       2.21 r
  ALU_inst/div_35/U72/Y (MXI2X4M)                         0.21       2.42 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.36       2.78 r
  ALU_inst/div_35/U20/Y (NAND2X2M)                        0.06       2.84 f
  ALU_inst/div_35/U22/Y (NAND3X2M)                        0.10       2.94 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.17       3.11 r
  ALU_inst/div_35/U43/Y (INVXLM)                          0.06       3.16 f
  ALU_inst/div_35/U45/Y (NOR2X1M)                         0.23       3.39 r
  ALU_inst/div_35/U74/Y (MXI2X4M)                         0.11       3.51 f
  ALU_inst/div_35/U65/Y (NAND2X2M)                        0.08       3.59 r
  ALU_inst/div_35/U67/Y (NAND3X2M)                        0.13       3.71 f
  ALU_inst/div_35/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.22       3.94 f
  ALU_inst/div_35/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX2M)
                                                          0.23       4.16 f
  ALU_inst/div_35/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX2M)
                                                          0.23       4.40 f
  ALU_inst/div_35/U94/Y (NOR2BX2M)                        0.18       4.58 f
  ALU_inst/div_35/quotient[3] (ALU_input_width8_output_width16_DW_div_uns_1)
                                                          0.00       4.58 f
  ALU_inst/U180/Y (AO21XLM)                               0.29       4.87 f
  ALU_inst/U91/Y (AOI221XLM)                              0.33       5.19 r
  ALU_inst/U88/Y (AOI31X2M)                               0.14       5.33 f
  ALU_inst/ALU_OUT_reg[3]/D (DFFRQX2M)                    0.00       5.33 f
  data arrival time                                                  5.33

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU_inst/ALU_OUT_reg[3]/CK (DFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -5.33
  --------------------------------------------------------------------------
  slack (MET)                                                        4.31


  Startpoint: register_file_inst/Reg_File_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_inst/Reg_File_reg[1][0]/CK (DFFRHQX1M)
                                                          0.00       0.00 r
  register_file_inst/Reg_File_reg[1][0]/Q (DFFRHQX1M)     0.30       0.30 r
  register_file_inst/REG1[0] (Register_File_Data_width8_Address_width4)
                                                          0.00       0.30 r
  ALU_inst/B[0] (ALU_input_width8_output_width16)         0.00       0.30 r
  ALU_inst/U15/Y (BUFX2M)                                 0.14       0.44 r
  ALU_inst/U4/Y (CLKINVX6M)                               0.06       0.50 f
  ALU_inst/U8/Y (INVXLM)                                  0.15       0.65 r
  ALU_inst/mult_31/B[0] (ALU_input_width8_output_width16_DW02_mult_0)
                                                          0.00       0.65 r
  ALU_inst/mult_31/U53/Y (INVXLM)                         0.24       0.89 f
  ALU_inst/mult_31/U110/Y (NOR2X1M)                       0.21       1.09 r
  ALU_inst/mult_31/U2/Y (AND2X2M)                         0.16       1.25 r
  ALU_inst/mult_31/S1_2_0/CO (ADDFX2M)                    0.54       1.79 r
  ALU_inst/mult_31/S1_3_0/CO (ADDFX2M)                    0.55       2.34 r
  ALU_inst/mult_31/S1_4_0/CO (ADDFX2M)                    0.55       2.89 r
  ALU_inst/mult_31/S1_5_0/CO (ADDFX2M)                    0.55       3.44 r
  ALU_inst/mult_31/S1_6_0/CO (ADDFX2M)                    0.55       4.00 r
  ALU_inst/mult_31/S4_0/CO (ADDFX2M)                      0.56       4.56 r
  ALU_inst/mult_31/U13/Y (XNOR2X2M)                       0.11       4.67 r
  ALU_inst/mult_31/FS_1/A[6] (ALU_input_width8_output_width16_DW01_add_1)
                                                          0.00       4.67 r
  ALU_inst/mult_31/FS_1/U4/Y (INVX2M)                     0.06       4.73 f
  ALU_inst/mult_31/FS_1/U6/Y (INVX2M)                     0.05       4.78 r
  ALU_inst/mult_31/FS_1/SUM[6] (ALU_input_width8_output_width16_DW01_add_1)
                                                          0.00       4.78 r
  ALU_inst/mult_31/PRODUCT[8] (ALU_input_width8_output_width16_DW02_mult_0)
                                                          0.00       4.78 r
  ALU_inst/U183/Y (AOI22XLM)                              0.14       4.92 f
  ALU_inst/U55/Y (AOI21X2M)                               0.17       5.09 r
  ALU_inst/ALU_OUT_reg[8]/D (DFFRQX2M)                    0.00       5.09 r
  data arrival time                                                  5.09

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU_inst/ALU_OUT_reg[8]/CK (DFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -5.09
  --------------------------------------------------------------------------
  slack (MET)                                                        4.41


  Startpoint: register_file_inst/Reg_File_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_inst/Reg_File_reg[1][0]/CK (DFFRHQX1M)
                                                          0.00       0.00 r
  register_file_inst/Reg_File_reg[1][0]/Q (DFFRHQX1M)     0.30       0.30 r
  register_file_inst/REG1[0] (Register_File_Data_width8_Address_width4)
                                                          0.00       0.30 r
  ALU_inst/B[0] (ALU_input_width8_output_width16)         0.00       0.30 r
  ALU_inst/U15/Y (BUFX2M)                                 0.14       0.44 r
  ALU_inst/U4/Y (CLKINVX6M)                               0.06       0.50 f
  ALU_inst/U8/Y (INVXLM)                                  0.15       0.65 r
  ALU_inst/mult_31/B[0] (ALU_input_width8_output_width16_DW02_mult_0)
                                                          0.00       0.65 r
  ALU_inst/mult_31/U53/Y (INVXLM)                         0.24       0.89 f
  ALU_inst/mult_31/U110/Y (NOR2X1M)                       0.21       1.09 r
  ALU_inst/mult_31/U2/Y (AND2X2M)                         0.16       1.25 r
  ALU_inst/mult_31/S1_2_0/CO (ADDFX2M)                    0.54       1.79 r
  ALU_inst/mult_31/S1_3_0/CO (ADDFX2M)                    0.55       2.34 r
  ALU_inst/mult_31/S1_4_0/CO (ADDFX2M)                    0.55       2.89 r
  ALU_inst/mult_31/S1_5_0/CO (ADDFX2M)                    0.55       3.44 r
  ALU_inst/mult_31/S1_6_0/CO (ADDFX2M)                    0.55       4.00 r
  ALU_inst/mult_31/S4_0/CO (ADDFX2M)                      0.56       4.56 r
  ALU_inst/mult_31/U12/Y (AND2X2M)                        0.16       4.71 r
  ALU_inst/mult_31/FS_1/B[7] (ALU_input_width8_output_width16_DW01_add_1)
                                                          0.00       4.71 r
  ALU_inst/mult_31/FS_1/U8/Y (INVX2M)                     0.05       4.76 f
  ALU_inst/mult_31/FS_1/U7/Y (XNOR2X2M)                   0.11       4.87 r
  ALU_inst/mult_31/FS_1/SUM[7] (ALU_input_width8_output_width16_DW01_add_1)
                                                          0.00       4.87 r
  ALU_inst/mult_31/PRODUCT[9] (ALU_input_width8_output_width16_DW02_mult_0)
                                                          0.00       4.87 r
  ALU_inst/U59/Y (OAI2BB1X2M)                             0.15       5.02 r
  ALU_inst/ALU_OUT_reg[9]/D (DFFRQX2M)                    0.00       5.02 r
  data arrival time                                                  5.02

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU_inst/ALU_OUT_reg[9]/CK (DFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -5.02
  --------------------------------------------------------------------------
  slack (MET)                                                        4.48


  Startpoint: register_file_inst/Reg_File_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_inst/Reg_File_reg[1][0]/CK (DFFRHQX1M)
                                                          0.00       0.00 r
  register_file_inst/Reg_File_reg[1][0]/Q (DFFRHQX1M)     0.30       0.30 r
  register_file_inst/REG1[0] (Register_File_Data_width8_Address_width4)
                                                          0.00       0.30 r
  ALU_inst/B[0] (ALU_input_width8_output_width16)         0.00       0.30 r
  ALU_inst/U15/Y (BUFX2M)                                 0.14       0.44 r
  ALU_inst/U4/Y (CLKINVX6M)                               0.06       0.50 f
  ALU_inst/U8/Y (INVXLM)                                  0.15       0.65 r
  ALU_inst/mult_31/B[0] (ALU_input_width8_output_width16_DW02_mult_0)
                                                          0.00       0.65 r
  ALU_inst/mult_31/U53/Y (INVXLM)                         0.24       0.89 f
  ALU_inst/mult_31/U110/Y (NOR2X1M)                       0.21       1.09 r
  ALU_inst/mult_31/U2/Y (AND2X2M)                         0.16       1.25 r
  ALU_inst/mult_31/S1_2_0/CO (ADDFX2M)                    0.54       1.79 r
  ALU_inst/mult_31/S1_3_0/CO (ADDFX2M)                    0.55       2.34 r
  ALU_inst/mult_31/S1_4_0/CO (ADDFX2M)                    0.55       2.89 r
  ALU_inst/mult_31/S1_5_0/CO (ADDFX2M)                    0.55       3.44 r
  ALU_inst/mult_31/S1_6_0/S (ADDFX2M)                     0.56       4.00 f
  ALU_inst/mult_31/FS_1/A[4] (ALU_input_width8_output_width16_DW01_add_1)
                                                          0.00       4.00 f
  ALU_inst/mult_31/FS_1/U13/Y (BUFX2M)                    0.15       4.15 f
  ALU_inst/mult_31/FS_1/SUM[4] (ALU_input_width8_output_width16_DW01_add_1)
                                                          0.00       4.15 f
  ALU_inst/mult_31/PRODUCT[6] (ALU_input_width8_output_width16_DW02_mult_0)
                                                          0.00       4.15 f
  ALU_inst/U26/Y (AOI222XLM)                              0.33       4.48 r
  ALU_inst/U92/Y (AOI31X2M)                               0.15       4.63 f
  ALU_inst/ALU_OUT_reg[6]/D (DFFRQX2M)                    0.00       4.63 f
  data arrival time                                                  4.63

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU_inst/ALU_OUT_reg[6]/CK (DFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -4.63
  --------------------------------------------------------------------------
  slack (MET)                                                        5.01


  Startpoint: register_file_inst/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_inst/Reg_File_reg[1][7]/CK (DFFRHQX4M)
                                                          0.00       0.00 r
  register_file_inst/Reg_File_reg[1][7]/Q (DFFRHQX4M)     0.27       0.27 f
  register_file_inst/REG1[7] (Register_File_Data_width8_Address_width4)
                                                          0.00       0.27 f
  ALU_inst/B[7] (ALU_input_width8_output_width16)         0.00       0.27 f
  ALU_inst/U3/Y (BUFX16M)                                 0.13       0.40 f
  ALU_inst/div_35/b[7] (ALU_input_width8_output_width16_DW_div_uns_1)
                                                          0.00       0.40 f
  ALU_inst/div_35/U44/Y (INVX12M)                         0.07       0.47 r
  ALU_inst/div_35/U39/Y (NAND2BX12M)                      0.06       0.53 f
  ALU_inst/div_35/U37/Y (INVX8M)                          0.06       0.59 r
  ALU_inst/div_35/U42/Y (NAND2X8M)                        0.05       0.64 f
  ALU_inst/div_35/U51/Y (INVX4M)                          0.07       0.72 r
  ALU_inst/div_35/U48/Y (NAND2X6M)                        0.06       0.78 f
  ALU_inst/div_35/U38/Y (INVX5M)                          0.06       0.84 r
  ALU_inst/div_35/U71/Y (NAND2X4M)                        0.06       0.90 f
  ALU_inst/div_35/U58/Y (CLKINVX8M)                       0.06       0.96 r
  ALU_inst/div_35/U85/Y (MXI2X6M)                         0.10       1.06 r
  ALU_inst/div_35/U84/Y (NAND2X2M)                        0.10       1.16 f
  ALU_inst/div_35/U56/Y (NAND3X4M)                        0.09       1.25 r
  ALU_inst/div_35/U108/Y (NAND2X4M)                       0.06       1.32 f
  ALU_inst/div_35/U59/Y (INVX5M)                          0.08       1.40 r
  ALU_inst/div_35/U31/Y (MXI2X6M)                         0.14       1.54 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.35       1.88 r
  ALU_inst/div_35/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.15       2.03 r
  ALU_inst/div_35/U46/Y (INVX2M)                          0.04       2.08 f
  ALU_inst/div_35/U76/Y (NOR2X3M)                         0.13       2.21 r
  ALU_inst/div_35/U72/Y (MXI2X4M)                         0.13       2.34 f
  ALU_inst/div_35/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.37       2.71 f
  ALU_inst/div_35/U20/Y (NAND2X2M)                        0.07       2.78 r
  ALU_inst/div_35/U22/Y (NAND3X2M)                        0.11       2.89 f
  ALU_inst/div_35/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.23       3.12 f
  ALU_inst/div_35/U50/Y (CLKAND2X3M)                      0.19       3.31 f
  ALU_inst/div_35/quotient[4] (ALU_input_width8_output_width16_DW_div_uns_1)
                                                          0.00       3.31 f
  ALU_inst/U178/Y (AO21XLM)                               0.29       3.60 f
  ALU_inst/U179/Y (AOI221XLM)                             0.33       3.93 r
  ALU_inst/U94/Y (AOI31X2M)                               0.14       4.07 f
  ALU_inst/ALU_OUT_reg[4]/D (DFFRQX2M)                    0.00       4.07 f
  data arrival time                                                  4.07

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU_inst/ALU_OUT_reg[4]/CK (DFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -4.07
  --------------------------------------------------------------------------
  slack (MET)                                                        5.57


  Startpoint: register_file_inst/Reg_File_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_inst/Reg_File_reg[1][0]/CK (DFFRHQX1M)
                                                          0.00       0.00 r
  register_file_inst/Reg_File_reg[1][0]/Q (DFFRHQX1M)     0.30       0.30 r
  register_file_inst/REG1[0] (Register_File_Data_width8_Address_width4)
                                                          0.00       0.30 r
  ALU_inst/B[0] (ALU_input_width8_output_width16)         0.00       0.30 r
  ALU_inst/U15/Y (BUFX2M)                                 0.14       0.44 r
  ALU_inst/U4/Y (CLKINVX6M)                               0.06       0.50 f
  ALU_inst/U8/Y (INVXLM)                                  0.15       0.65 r
  ALU_inst/mult_31/B[0] (ALU_input_width8_output_width16_DW02_mult_0)
                                                          0.00       0.65 r
  ALU_inst/mult_31/U53/Y (INVXLM)                         0.24       0.89 f
  ALU_inst/mult_31/U110/Y (NOR2X1M)                       0.21       1.09 r
  ALU_inst/mult_31/U2/Y (AND2X2M)                         0.16       1.25 r
  ALU_inst/mult_31/S1_2_0/CO (ADDFX2M)                    0.54       1.79 r
  ALU_inst/mult_31/S1_3_0/CO (ADDFX2M)                    0.55       2.34 r
  ALU_inst/mult_31/S1_4_0/CO (ADDFX2M)                    0.55       2.89 r
  ALU_inst/mult_31/S1_5_0/S (ADDFX2M)                     0.56       3.45 f
  ALU_inst/mult_31/FS_1/A[3] (ALU_input_width8_output_width16_DW01_add_1)
                                                          0.00       3.45 f
  ALU_inst/mult_31/FS_1/U12/Y (BUFX2M)                    0.15       3.60 f
  ALU_inst/mult_31/FS_1/SUM[3] (ALU_input_width8_output_width16_DW01_add_1)
                                                          0.00       3.60 f
  ALU_inst/mult_31/PRODUCT[5] (ALU_input_width8_output_width16_DW02_mult_0)
                                                          0.00       3.60 f
  ALU_inst/U111/Y (AOI222X1M)                             0.25       3.84 r
  ALU_inst/U108/Y (AOI31X2M)                              0.14       3.98 f
  ALU_inst/ALU_OUT_reg[5]/D (DFFRQX2M)                    0.00       3.98 f
  data arrival time                                                  3.98

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU_inst/ALU_OUT_reg[5]/CK (DFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -3.98
  --------------------------------------------------------------------------
  slack (MET)                                                        5.66


  Startpoint: sys_ctrl_inst/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_inst/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[1]/Q (DFFRQX2M)         0.56       0.56 f
  sys_ctrl_inst/U39/Y (NOR2X2M)                           0.21       0.76 r
  sys_ctrl_inst/U38/Y (NAND3X2M)                          0.25       1.02 f
  sys_ctrl_inst/U6/Y (OAI22X1M)                           0.33       1.34 r
  sys_ctrl_inst/En (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.34 r
  ALU_inst/Enable (ALU_input_width8_output_width16)       0.00       1.34 r
  ALU_inst/OUT_VALID_reg/D (DFFRQX2M)                     0.00       1.34 r
  data arrival time                                                  1.34

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU_inst/OUT_VALID_reg/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.36       9.44
  data required time                                                 9.44
  --------------------------------------------------------------------------
  data required time                                                 9.44
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        8.10


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/samples_registers_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.20      54.20 r
  UART_RX_IN (in)                                         0.04      54.24 r
  UART_TOP_inst/RX_IN (UART_TOP_Data_width8)              0.00      54.24 r
  UART_TOP_inst/RX_Top_Module_inst/RX_IN_top (RX_Top_Module_Data_width_top8)
                                                          0.00      54.24 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/RX_IN (data_sampling)
                                                          0.00      54.24 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U35/Y (CLKMX2X2M)
                                                          0.17      54.41 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/samples_registers_reg[2]/D (DFFRQX1M)
                                                          0.00      54.41 r
  data arrival time                                                 54.41

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/samples_registers_reg[2]/CK (DFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.31     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                -54.41
  --------------------------------------------------------------------------
  slack (MET)                                                      216.08


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/samples_registers_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.20      54.20 r
  UART_RX_IN (in)                                         0.04      54.24 r
  UART_TOP_inst/RX_IN (UART_TOP_Data_width8)              0.00      54.24 r
  UART_TOP_inst/RX_Top_Module_inst/RX_IN_top (RX_Top_Module_Data_width_top8)
                                                          0.00      54.24 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/RX_IN (data_sampling)
                                                          0.00      54.24 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U34/Y (CLKINVX1M)
                                                          0.08      54.32 f
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U31/Y (MXI2X1M)
                                                          0.12      54.45 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/samples_registers_reg[1]/D (DFFRX1M)
                                                          0.00      54.45 r
  data arrival time                                                 54.45

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/samples_registers_reg[1]/CK (DFFRX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.25     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                -54.45
  --------------------------------------------------------------------------
  slack (MET)                                                      216.10


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/samples_registers_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.20      54.20 r
  UART_RX_IN (in)                                         0.04      54.24 r
  UART_TOP_inst/RX_IN (UART_TOP_Data_width8)              0.00      54.24 r
  UART_TOP_inst/RX_Top_Module_inst/RX_IN_top (RX_Top_Module_Data_width_top8)
                                                          0.00      54.24 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/RX_IN (data_sampling)
                                                          0.00      54.24 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U34/Y (CLKINVX1M)
                                                          0.08      54.32 f
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U29/Y (MXI2X1M)
                                                          0.12      54.45 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/samples_registers_reg[0]/D (DFFRX1M)
                                                          0.00      54.45 r
  data arrival time                                                 54.45

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/samples_registers_reg[0]/CK (DFFRX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.25     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                -54.45
  --------------------------------------------------------------------------
  slack (MET)                                                      216.10


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_TOP_inst/RX_Top_Module_inst/FSM_INST/Current_State_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.20      54.20 f
  UART_RX_IN (in)                                         0.03      54.23 f
  UART_TOP_inst/RX_IN (UART_TOP_Data_width8)              0.00      54.23 f
  UART_TOP_inst/RX_Top_Module_inst/RX_IN_top (RX_Top_Module_Data_width_top8)
                                                          0.00      54.23 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/RX_IN (FSM_RX)
                                                          0.00      54.23 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U18/Y (OAI211X2M)
                                                          0.16      54.39 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/Current_State_reg[0]/D (DFFRX1M)
                                                          0.00      54.39 r
  data arrival time                                                 54.39

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/Current_State_reg[0]/CK (DFFRX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.26     270.54
  data required time                                               270.54
  --------------------------------------------------------------------------
  data required time                                               270.54
  data arrival time                                                -54.39
  --------------------------------------------------------------------------
  slack (MET)                                                      216.16


  Startpoint: register_file_inst/Reg_File_reg[2][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DATA_SYNC_inst/bus_enable_out_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_file_inst/Reg_File_reg[2][3]/CK (DFFRQX2M)     0.00       0.00 r
  register_file_inst/Reg_File_reg[2][3]/Q (DFFRQX2M)      0.61       0.61 f
  register_file_inst/REG2[3] (Register_File_Data_width8_Address_width4)
                                                          0.00       0.61 f
  UART_TOP_inst/UART_CONFIG[3] (UART_TOP_Data_width8)     0.00       0.61 f
  UART_TOP_inst/RX_Top_Module_inst/prescale_top[1] (RX_Top_Module_Data_width_top8)
                                                          0.00       0.61 f
  UART_TOP_inst/RX_Top_Module_inst/Parity_Check_INST/prescale[1] (Parity_Check_Data_width8)
                                                          0.00       0.61 f
  UART_TOP_inst/RX_Top_Module_inst/Parity_Check_INST/U6/Y (OR2X2M)
                                                          0.22       0.83 f
  UART_TOP_inst/RX_Top_Module_inst/Parity_Check_INST/U13/Y (OR2X1M)
                                                          0.24       1.07 f
  UART_TOP_inst/RX_Top_Module_inst/Parity_Check_INST/U15/Y (OR2X1M)
                                                          0.25       1.31 f
  UART_TOP_inst/RX_Top_Module_inst/Parity_Check_INST/U17/Y (OR2X1M)
                                                          0.25       1.56 f
  UART_TOP_inst/RX_Top_Module_inst/Parity_Check_INST/U20/Y (AO21XLM)
                                                          0.30       1.86 f
  UART_TOP_inst/RX_Top_Module_inst/Parity_Check_INST/U23/Y (XNOR2X1M)
                                                          0.11       1.97 r
  UART_TOP_inst/RX_Top_Module_inst/Parity_Check_INST/U26/Y (NAND4BX1M)
                                                          0.18       2.16 f
  UART_TOP_inst/RX_Top_Module_inst/Parity_Check_INST/U30/Y (NOR4X1M)
                                                          0.17       2.33 r
  UART_TOP_inst/RX_Top_Module_inst/Parity_Check_INST/U3/Y (AND3X2M)
                                                          0.73       3.06 r
  UART_TOP_inst/RX_Top_Module_inst/Parity_Check_INST/par_err (Parity_Check_Data_width8)
                                                          0.00       3.06 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/par_err (FSM_RX)
                                                          0.00       3.06 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U3/Y (NOR4BX1M)
                                                          0.17       3.23 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/data_valid (FSM_RX)
                                                          0.00       3.23 f
  UART_TOP_inst/RX_Top_Module_inst/data_valid_top (RX_Top_Module_Data_width_top8)
                                                          0.00       3.23 f
  UART_TOP_inst/RX_VALID (UART_TOP_Data_width8)           0.00       3.23 f
  DATA_SYNC_inst/bus_enable (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       3.23 f
  DATA_SYNC_inst/bus_enable_out_reg[0]/D (DFFRQX2M)       0.00       3.23 f
  data arrival time                                                  3.23

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  DATA_SYNC_inst/bus_enable_out_reg[0]/CK (DFFRQX2M)      0.00       9.80 r
  library setup time                                     -0.18       9.62
  data required time                                                 9.62
  --------------------------------------------------------------------------
  data required time                                                 9.62
  data arrival time                                                 -3.23
  --------------------------------------------------------------------------
  slack (MET)                                                        6.39


  Startpoint: sys_ctrl_inst/Addr_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/Addr_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  sys_ctrl_inst/Addr_reg[0]/Q (DFFRQX2M)                  0.39       0.39 r
  sys_ctrl_inst/Addr[0] (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       0.39 r
  U2/Y (BUFX2M)                                           0.28       0.66 r
  register_file_inst/Address[0] (Register_File_Data_width8_Address_width4)
                                                          0.00       0.66 r
  register_file_inst/U229/Y (INVX2M)                      0.12       0.79 f
  register_file_inst/U13/Y (BUFX2M)                       0.15       0.94 f
  register_file_inst/U12/Y (INVX2M)                       0.71       1.65 r
  register_file_inst/U219/Y (MX4XLM)                      0.53       2.18 f
  register_file_inst/U218/Y (MX4X1M)                      0.32       2.50 f
  register_file_inst/U217/Y (AO22X1M)                     0.32       2.82 f
  register_file_inst/RdData_reg[5]/D (DFFRQX2M)           0.00       2.82 f
  data arrival time                                                  2.82

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/RdData_reg[5]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -2.82
  --------------------------------------------------------------------------
  slack (MET)                                                        6.83


  Startpoint: sys_ctrl_inst/Addr_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/Addr_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  sys_ctrl_inst/Addr_reg[0]/Q (DFFRQX2M)                  0.39       0.39 r
  sys_ctrl_inst/Addr[0] (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       0.39 r
  U2/Y (BUFX2M)                                           0.28       0.66 r
  register_file_inst/Address[0] (Register_File_Data_width8_Address_width4)
                                                          0.00       0.66 r
  register_file_inst/U229/Y (INVX2M)                      0.12       0.79 f
  register_file_inst/U13/Y (BUFX2M)                       0.15       0.94 f
  register_file_inst/U12/Y (INVX2M)                       0.71       1.65 r
  register_file_inst/U233/Y (MX4XLM)                      0.53       2.18 f
  register_file_inst/U222/Y (MX4X1M)                      0.32       2.50 f
  register_file_inst/U221/Y (AO22X1M)                     0.32       2.82 f
  register_file_inst/RdData_reg[6]/D (DFFRQX2M)           0.00       2.82 f
  data arrival time                                                  2.82

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/RdData_reg[6]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -2.82
  --------------------------------------------------------------------------
  slack (MET)                                                        6.83


  Startpoint: sys_ctrl_inst/Addr_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/Addr_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  sys_ctrl_inst/Addr_reg[0]/Q (DFFRQX2M)                  0.39       0.39 r
  sys_ctrl_inst/Addr[0] (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       0.39 r
  U2/Y (BUFX2M)                                           0.28       0.66 r
  register_file_inst/Address[0] (Register_File_Data_width8_Address_width4)
                                                          0.00       0.66 r
  register_file_inst/U229/Y (INVX2M)                      0.12       0.79 f
  register_file_inst/U13/Y (BUFX2M)                       0.15       0.94 f
  register_file_inst/U12/Y (INVX2M)                       0.71       1.65 r
  register_file_inst/U232/Y (MX4XLM)                      0.53       2.18 f
  register_file_inst/U226/Y (MX4X1M)                      0.32       2.50 f
  register_file_inst/U225/Y (AO22X1M)                     0.32       2.82 f
  register_file_inst/RdData_reg[7]/D (DFFRQX2M)           0.00       2.82 f
  data arrival time                                                  2.82

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/RdData_reg[7]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -2.82
  --------------------------------------------------------------------------
  slack (MET)                                                        6.83


  Startpoint: sys_ctrl_inst/Addr_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/Addr_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  sys_ctrl_inst/Addr_reg[0]/Q (DFFRQX2M)                  0.39       0.39 r
  sys_ctrl_inst/Addr[0] (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       0.39 r
  U2/Y (BUFX2M)                                           0.28       0.66 r
  register_file_inst/Address[0] (Register_File_Data_width8_Address_width4)
                                                          0.00       0.66 r
  register_file_inst/U229/Y (INVX2M)                      0.12       0.79 f
  register_file_inst/U13/Y (BUFX2M)                       0.15       0.94 f
  register_file_inst/U12/Y (INVX2M)                       0.71       1.65 r
  register_file_inst/U234/Y (MX4XLM)                      0.53       2.18 f
  register_file_inst/U198/Y (MX4X1M)                      0.32       2.50 f
  register_file_inst/U197/Y (AO22X1M)                     0.32       2.82 f
  register_file_inst/RdData_reg[0]/D (DFFRQX2M)           0.00       2.82 f
  data arrival time                                                  2.82

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/RdData_reg[0]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -2.82
  --------------------------------------------------------------------------
  slack (MET)                                                        6.83


  Startpoint: sys_ctrl_inst/Addr_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/Addr_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  sys_ctrl_inst/Addr_reg[0]/Q (DFFRQX2M)                  0.39       0.39 r
  sys_ctrl_inst/Addr[0] (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       0.39 r
  U2/Y (BUFX2M)                                           0.28       0.66 r
  register_file_inst/Address[0] (Register_File_Data_width8_Address_width4)
                                                          0.00       0.66 r
  register_file_inst/U229/Y (INVX2M)                      0.12       0.79 f
  register_file_inst/U13/Y (BUFX2M)                       0.15       0.94 f
  register_file_inst/U12/Y (INVX2M)                       0.71       1.65 r
  register_file_inst/U215/Y (MX4XLM)                      0.53       2.18 f
  register_file_inst/U214/Y (MX4X1M)                      0.32       2.50 f
  register_file_inst/U213/Y (AO22X1M)                     0.32       2.82 f
  register_file_inst/RdData_reg[4]/D (DFFRQX2M)           0.00       2.82 f
  data arrival time                                                  2.82

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/RdData_reg[4]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -2.82
  --------------------------------------------------------------------------
  slack (MET)                                                        6.83


  Startpoint: sys_ctrl_inst/Addr_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/Addr_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  sys_ctrl_inst/Addr_reg[0]/Q (DFFRQX2M)                  0.39       0.39 r
  sys_ctrl_inst/Addr[0] (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       0.39 r
  U2/Y (BUFX2M)                                           0.28       0.66 r
  register_file_inst/Address[0] (Register_File_Data_width8_Address_width4)
                                                          0.00       0.66 r
  register_file_inst/U229/Y (INVX2M)                      0.12       0.79 f
  register_file_inst/U10/Y (INVX2M)                       0.84       1.63 r
  register_file_inst/U235/Y (MX4XLM)                      0.54       2.17 f
  register_file_inst/U210/Y (MX4X1M)                      0.32       2.49 f
  register_file_inst/U209/Y (AO22X1M)                     0.32       2.81 f
  register_file_inst/RdData_reg[3]/D (DFFRQX2M)           0.00       2.81 f
  data arrival time                                                  2.81

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/RdData_reg[3]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                        6.84


  Startpoint: sys_ctrl_inst/Addr_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/Addr_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  sys_ctrl_inst/Addr_reg[0]/Q (DFFRQX2M)                  0.39       0.39 r
  sys_ctrl_inst/Addr[0] (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       0.39 r
  U2/Y (BUFX2M)                                           0.28       0.66 r
  register_file_inst/Address[0] (Register_File_Data_width8_Address_width4)
                                                          0.00       0.66 r
  register_file_inst/U229/Y (INVX2M)                      0.12       0.79 f
  register_file_inst/U10/Y (INVX2M)                       0.84       1.63 r
  register_file_inst/U207/Y (MX4XLM)                      0.54       2.17 f
  register_file_inst/U206/Y (MX4X1M)                      0.32       2.49 f
  register_file_inst/U205/Y (AO22X1M)                     0.32       2.81 f
  register_file_inst/RdData_reg[2]/D (DFFRQX2M)           0.00       2.81 f
  data arrival time                                                  2.81

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/RdData_reg[2]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                        6.84


  Startpoint: sys_ctrl_inst/Addr_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/Addr_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  sys_ctrl_inst/Addr_reg[0]/Q (DFFRQX2M)                  0.39       0.39 r
  sys_ctrl_inst/Addr[0] (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       0.39 r
  U2/Y (BUFX2M)                                           0.28       0.66 r
  register_file_inst/Address[0] (Register_File_Data_width8_Address_width4)
                                                          0.00       0.66 r
  register_file_inst/U229/Y (INVX2M)                      0.12       0.79 f
  register_file_inst/U10/Y (INVX2M)                       0.84       1.63 r
  register_file_inst/U184/Y (MX4XLM)                      0.54       2.17 f
  register_file_inst/U202/Y (MX4X1M)                      0.32       2.49 f
  register_file_inst/U201/Y (AO22X1M)                     0.32       2.81 f
  register_file_inst/RdData_reg[1]/D (DFFRQX2M)           0.00       2.81 f
  data arrival time                                                  2.81

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/RdData_reg[1]/CK (DFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                        6.84


  Startpoint: sys_ctrl_inst/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/Reg_File_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[1]/Q (DFFRQX2M)         0.56       0.56 f
  sys_ctrl_inst/U39/Y (NOR2X2M)                           0.21       0.76 r
  sys_ctrl_inst/U16/Y (NAND2X2M)                          0.14       0.90 f
  sys_ctrl_inst/U42/Y (NOR2X2M)                           0.19       1.09 r
  sys_ctrl_inst/U10/Y (NOR3BX2M)                          0.13       1.22 f
  sys_ctrl_inst/U12/Y (NOR2X2M)                           0.16       1.38 r
  sys_ctrl_inst/WrEn (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.38 r
  register_file_inst/WrEn (Register_File_Data_width8_Address_width4)
                                                          0.00       1.38 r
  register_file_inst/U52/Y (NOR2BX2M)                     0.19       1.58 r
  register_file_inst/U171/Y (NOR2BX2M)                    0.17       1.75 r
  register_file_inst/U37/Y (NOR2BX2M)                     0.28       2.03 r
  register_file_inst/U16/Y (INVX2M)                       0.07       2.10 f
  register_file_inst/U3/Y (NOR2X2M)                       0.33       2.43 r
  register_file_inst/U240/Y (MX2XLM)                      0.32       2.75 f
  register_file_inst/Reg_File_reg[1][6]/D (DFFRHQX2M)     0.00       2.75 f
  data arrival time                                                  2.75

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/Reg_File_reg[1][6]/CK (DFFRHQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.21       9.59
  data required time                                                 9.59
  --------------------------------------------------------------------------
  data required time                                                 9.59
  data arrival time                                                 -2.75
  --------------------------------------------------------------------------
  slack (MET)                                                        6.84


  Startpoint: sys_ctrl_inst/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/Reg_File_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[1]/Q (DFFRQX2M)         0.56       0.56 f
  sys_ctrl_inst/U39/Y (NOR2X2M)                           0.21       0.76 r
  sys_ctrl_inst/U16/Y (NAND2X2M)                          0.14       0.90 f
  sys_ctrl_inst/U42/Y (NOR2X2M)                           0.19       1.09 r
  sys_ctrl_inst/U10/Y (NOR3BX2M)                          0.13       1.22 f
  sys_ctrl_inst/U12/Y (NOR2X2M)                           0.16       1.38 r
  sys_ctrl_inst/WrEn (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.38 r
  register_file_inst/WrEn (Register_File_Data_width8_Address_width4)
                                                          0.00       1.38 r
  register_file_inst/U52/Y (NOR2BX2M)                     0.19       1.58 r
  register_file_inst/U171/Y (NOR2BX2M)                    0.17       1.75 r
  register_file_inst/U37/Y (NOR2BX2M)                     0.28       2.03 r
  register_file_inst/U16/Y (INVX2M)                       0.07       2.10 f
  register_file_inst/U3/Y (NOR2X2M)                       0.33       2.43 r
  register_file_inst/U181/Y (MX2XLM)                      0.32       2.75 f
  register_file_inst/Reg_File_reg[1][5]/D (DFFRHQX2M)     0.00       2.75 f
  data arrival time                                                  2.75

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/Reg_File_reg[1][5]/CK (DFFRHQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.21       9.59
  data required time                                                 9.59
  --------------------------------------------------------------------------
  data required time                                                 9.59
  data arrival time                                                 -2.75
  --------------------------------------------------------------------------
  slack (MET)                                                        6.84


  Startpoint: sys_ctrl_inst/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/Reg_File_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[1]/Q (DFFRQX2M)         0.56       0.56 f
  sys_ctrl_inst/U39/Y (NOR2X2M)                           0.21       0.76 r
  sys_ctrl_inst/U16/Y (NAND2X2M)                          0.14       0.90 f
  sys_ctrl_inst/U42/Y (NOR2X2M)                           0.19       1.09 r
  sys_ctrl_inst/U10/Y (NOR3BX2M)                          0.13       1.22 f
  sys_ctrl_inst/U12/Y (NOR2X2M)                           0.16       1.38 r
  sys_ctrl_inst/WrEn (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.38 r
  register_file_inst/WrEn (Register_File_Data_width8_Address_width4)
                                                          0.00       1.38 r
  register_file_inst/U52/Y (NOR2BX2M)                     0.19       1.58 r
  register_file_inst/U171/Y (NOR2BX2M)                    0.17       1.75 r
  register_file_inst/U37/Y (NOR2BX2M)                     0.28       2.03 r
  register_file_inst/U16/Y (INVX2M)                       0.07       2.10 f
  register_file_inst/U3/Y (NOR2X2M)                       0.33       2.43 r
  register_file_inst/U182/Y (MX2XLM)                      0.32       2.75 f
  register_file_inst/Reg_File_reg[1][4]/D (DFFRHQX2M)     0.00       2.75 f
  data arrival time                                                  2.75

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/Reg_File_reg[1][4]/CK (DFFRHQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.21       9.59
  data required time                                                 9.59
  --------------------------------------------------------------------------
  data required time                                                 9.59
  data arrival time                                                 -2.75
  --------------------------------------------------------------------------
  slack (MET)                                                        6.84


  Startpoint: sys_ctrl_inst/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/Reg_File_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[1]/Q (DFFRQX2M)         0.56       0.56 f
  sys_ctrl_inst/U39/Y (NOR2X2M)                           0.21       0.76 r
  sys_ctrl_inst/U16/Y (NAND2X2M)                          0.14       0.90 f
  sys_ctrl_inst/U42/Y (NOR2X2M)                           0.19       1.09 r
  sys_ctrl_inst/U10/Y (NOR3BX2M)                          0.13       1.22 f
  sys_ctrl_inst/U12/Y (NOR2X2M)                           0.16       1.38 r
  sys_ctrl_inst/WrEn (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.38 r
  register_file_inst/WrEn (Register_File_Data_width8_Address_width4)
                                                          0.00       1.38 r
  register_file_inst/U52/Y (NOR2BX2M)                     0.19       1.58 r
  register_file_inst/U171/Y (NOR2BX2M)                    0.17       1.75 r
  register_file_inst/U37/Y (NOR2BX2M)                     0.28       2.03 r
  register_file_inst/U16/Y (INVX2M)                       0.07       2.10 f
  register_file_inst/U3/Y (NOR2X2M)                       0.33       2.43 r
  register_file_inst/U239/Y (MX2XLM)                      0.34       2.77 f
  register_file_inst/Reg_File_reg[1][7]/D (DFFRHQX4M)     0.00       2.77 f
  data arrival time                                                  2.77

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/Reg_File_reg[1][7]/CK (DFFRHQX4M)
                                                          0.00       9.80 r
  library setup time                                     -0.18       9.62
  data required time                                                 9.62
  --------------------------------------------------------------------------
  data required time                                                 9.62
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                        6.85


  Startpoint: sys_ctrl_inst/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/Reg_File_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[1]/Q (DFFRQX2M)         0.56       0.56 f
  sys_ctrl_inst/U39/Y (NOR2X2M)                           0.21       0.76 r
  sys_ctrl_inst/U16/Y (NAND2X2M)                          0.14       0.90 f
  sys_ctrl_inst/U42/Y (NOR2X2M)                           0.19       1.09 r
  sys_ctrl_inst/U10/Y (NOR3BX2M)                          0.13       1.22 f
  sys_ctrl_inst/U12/Y (NOR2X2M)                           0.16       1.38 r
  sys_ctrl_inst/WrEn (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.38 r
  register_file_inst/WrEn (Register_File_Data_width8_Address_width4)
                                                          0.00       1.38 r
  register_file_inst/U52/Y (NOR2BX2M)                     0.19       1.58 r
  register_file_inst/U171/Y (NOR2BX2M)                    0.17       1.75 r
  register_file_inst/U37/Y (NOR2BX2M)                     0.28       2.03 r
  register_file_inst/U16/Y (INVX2M)                       0.07       2.10 f
  register_file_inst/U3/Y (NOR2X2M)                       0.33       2.43 r
  register_file_inst/U236/Y (MX2XLM)                      0.34       2.77 f
  register_file_inst/Reg_File_reg[1][3]/D (DFFRHQX8M)     0.00       2.77 f
  data arrival time                                                  2.77

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/Reg_File_reg[1][3]/CK (DFFRHQX8M)
                                                          0.00       9.80 r
  library setup time                                     -0.18       9.62
  data required time                                                 9.62
  --------------------------------------------------------------------------
  data required time                                                 9.62
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                        6.85


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U15/Y (NAND3X2M)               0.31       2.42 f
  async_fifo_inst/mem_ctrl/U33/Y (OAI2BB2X1M)             0.21       2.62 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[0][7]/D (DFFRQX2M)
                                                          0.00       2.62 r
  data arrival time                                                  2.62

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[0][7]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.62
  --------------------------------------------------------------------------
  slack (MET)                                                        6.87


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U15/Y (NAND3X2M)               0.31       2.42 f
  async_fifo_inst/mem_ctrl/U32/Y (OAI2BB2X1M)             0.21       2.62 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[0][6]/D (DFFRQX2M)
                                                          0.00       2.62 r
  data arrival time                                                  2.62

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[0][6]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.62
  --------------------------------------------------------------------------
  slack (MET)                                                        6.87


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U15/Y (NAND3X2M)               0.31       2.42 f
  async_fifo_inst/mem_ctrl/U31/Y (OAI2BB2X1M)             0.21       2.62 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[0][5]/D (DFFRQX2M)
                                                          0.00       2.62 r
  data arrival time                                                  2.62

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[0][5]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.62
  --------------------------------------------------------------------------
  slack (MET)                                                        6.87


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U15/Y (NAND3X2M)               0.31       2.42 f
  async_fifo_inst/mem_ctrl/U30/Y (OAI2BB2X1M)             0.21       2.62 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[0][4]/D (DFFRQX2M)
                                                          0.00       2.62 r
  data arrival time                                                  2.62

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[0][4]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.62
  --------------------------------------------------------------------------
  slack (MET)                                                        6.87


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U15/Y (NAND3X2M)               0.31       2.42 f
  async_fifo_inst/mem_ctrl/U29/Y (OAI2BB2X1M)             0.21       2.62 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[0][3]/D (DFFRQX2M)
                                                          0.00       2.62 r
  data arrival time                                                  2.62

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[0][3]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.62
  --------------------------------------------------------------------------
  slack (MET)                                                        6.87


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U15/Y (NAND3X2M)               0.31       2.42 f
  async_fifo_inst/mem_ctrl/U28/Y (OAI2BB2X1M)             0.21       2.62 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[0][2]/D (DFFRQX2M)
                                                          0.00       2.62 r
  data arrival time                                                  2.62

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[0][2]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.62
  --------------------------------------------------------------------------
  slack (MET)                                                        6.87


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U15/Y (NAND3X2M)               0.31       2.42 f
  async_fifo_inst/mem_ctrl/U27/Y (OAI2BB2X1M)             0.21       2.62 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[0][1]/D (DFFRQX2M)
                                                          0.00       2.62 r
  data arrival time                                                  2.62

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[0][1]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.62
  --------------------------------------------------------------------------
  slack (MET)                                                        6.87


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U15/Y (NAND3X2M)               0.31       2.42 f
  async_fifo_inst/mem_ctrl/U26/Y (OAI2BB2X1M)             0.21       2.62 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[0][0]/D (DFFRQX2M)
                                                          0.00       2.62 r
  data arrival time                                                  2.62

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[0][0]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.62
  --------------------------------------------------------------------------
  slack (MET)                                                        6.87


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[3][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U23/Y (NAND3X2M)               0.31       2.41 f
  async_fifo_inst/mem_ctrl/U41/Y (OAI2BB2X1M)             0.20       2.61 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[3][7]/D (DFFRQX2M)
                                                          0.00       2.61 r
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[3][7]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        6.88


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[3][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U23/Y (NAND3X2M)               0.31       2.41 f
  async_fifo_inst/mem_ctrl/U40/Y (OAI2BB2X1M)             0.20       2.61 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[3][6]/D (DFFRQX2M)
                                                          0.00       2.61 r
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[3][6]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        6.88


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U23/Y (NAND3X2M)               0.31       2.41 f
  async_fifo_inst/mem_ctrl/U39/Y (OAI2BB2X1M)             0.20       2.61 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[3][5]/D (DFFRQX2M)
                                                          0.00       2.61 r
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[3][5]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        6.88


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[3][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U23/Y (NAND3X2M)               0.31       2.41 f
  async_fifo_inst/mem_ctrl/U38/Y (OAI2BB2X1M)             0.20       2.61 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[3][4]/D (DFFRQX2M)
                                                          0.00       2.61 r
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[3][4]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        6.88


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[3][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U23/Y (NAND3X2M)               0.31       2.41 f
  async_fifo_inst/mem_ctrl/U37/Y (OAI2BB2X1M)             0.20       2.61 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[3][3]/D (DFFRQX2M)
                                                          0.00       2.61 r
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[3][3]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        6.88


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[3][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U23/Y (NAND3X2M)               0.31       2.41 f
  async_fifo_inst/mem_ctrl/U36/Y (OAI2BB2X1M)             0.20       2.61 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[3][2]/D (DFFRQX2M)
                                                          0.00       2.61 r
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[3][2]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        6.88


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U23/Y (NAND3X2M)               0.31       2.41 f
  async_fifo_inst/mem_ctrl/U35/Y (OAI2BB2X1M)             0.20       2.61 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[3][1]/D (DFFRQX2M)
                                                          0.00       2.61 r
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[3][1]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        6.88


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U23/Y (NAND3X2M)               0.31       2.41 f
  async_fifo_inst/mem_ctrl/U34/Y (OAI2BB2X1M)             0.20       2.61 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[3][0]/D (DFFRQX2M)
                                                          0.00       2.61 r
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[3][0]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        6.88


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U24/Y (NAND3X2M)               0.31       2.41 f
  async_fifo_inst/mem_ctrl/U49/Y (OAI2BB2X1M)             0.20       2.61 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[1][7]/D (DFFRQX2M)
                                                          0.00       2.61 r
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[1][7]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        6.88


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U24/Y (NAND3X2M)               0.31       2.41 f
  async_fifo_inst/mem_ctrl/U48/Y (OAI2BB2X1M)             0.20       2.61 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[1][6]/D (DFFRQX2M)
                                                          0.00       2.61 r
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[1][6]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        6.88


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U24/Y (NAND3X2M)               0.31       2.41 f
  async_fifo_inst/mem_ctrl/U47/Y (OAI2BB2X1M)             0.20       2.61 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[1][5]/D (DFFRQX2M)
                                                          0.00       2.61 r
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[1][5]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        6.88


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U24/Y (NAND3X2M)               0.31       2.41 f
  async_fifo_inst/mem_ctrl/U46/Y (OAI2BB2X1M)             0.20       2.61 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[1][4]/D (DFFRQX2M)
                                                          0.00       2.61 r
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[1][4]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        6.88


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U24/Y (NAND3X2M)               0.31       2.41 f
  async_fifo_inst/mem_ctrl/U45/Y (OAI2BB2X1M)             0.20       2.61 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[1][3]/D (DFFRQX2M)
                                                          0.00       2.61 r
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[1][3]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        6.88


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U24/Y (NAND3X2M)               0.31       2.41 f
  async_fifo_inst/mem_ctrl/U44/Y (OAI2BB2X1M)             0.20       2.61 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[1][2]/D (DFFRQX2M)
                                                          0.00       2.61 r
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[1][2]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        6.88


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U24/Y (NAND3X2M)               0.31       2.41 f
  async_fifo_inst/mem_ctrl/U43/Y (OAI2BB2X1M)             0.20       2.61 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[1][1]/D (DFFRQX2M)
                                                          0.00       2.61 r
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        6.88


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U24/Y (NAND3X2M)               0.31       2.41 f
  async_fifo_inst/mem_ctrl/U42/Y (OAI2BB2X1M)             0.20       2.61 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[1][0]/D (DFFRQX2M)
                                                          0.00       2.61 r
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        6.88


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U93/Y (NAND3X2M)               0.11       2.22 f
  async_fifo_inst/mem_ctrl/U5/Y (BUFX2M)                  0.23       2.45 f
  async_fifo_inst/mem_ctrl/U66/Y (OAI2BB2X1M)             0.16       2.61 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[2][7]/D (DFFRQX2M)
                                                          0.00       2.61 r
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[2][7]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        6.89


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U93/Y (NAND3X2M)               0.11       2.22 f
  async_fifo_inst/mem_ctrl/U5/Y (BUFX2M)                  0.23       2.45 f
  async_fifo_inst/mem_ctrl/U65/Y (OAI2BB2X1M)             0.16       2.61 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[2][6]/D (DFFRQX2M)
                                                          0.00       2.61 r
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[2][6]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        6.89


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U93/Y (NAND3X2M)               0.11       2.22 f
  async_fifo_inst/mem_ctrl/U5/Y (BUFX2M)                  0.23       2.45 f
  async_fifo_inst/mem_ctrl/U64/Y (OAI2BB2X1M)             0.16       2.61 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[2][5]/D (DFFRQX2M)
                                                          0.00       2.61 r
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[2][5]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        6.89


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U93/Y (NAND3X2M)               0.11       2.22 f
  async_fifo_inst/mem_ctrl/U5/Y (BUFX2M)                  0.23       2.45 f
  async_fifo_inst/mem_ctrl/U63/Y (OAI2BB2X1M)             0.16       2.61 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[2][4]/D (DFFRQX2M)
                                                          0.00       2.61 r
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[2][4]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        6.89


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U93/Y (NAND3X2M)               0.11       2.22 f
  async_fifo_inst/mem_ctrl/U5/Y (BUFX2M)                  0.23       2.45 f
  async_fifo_inst/mem_ctrl/U62/Y (OAI2BB2X1M)             0.16       2.61 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[2][3]/D (DFFRQX2M)
                                                          0.00       2.61 r
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[2][3]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        6.89


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U93/Y (NAND3X2M)               0.11       2.22 f
  async_fifo_inst/mem_ctrl/U5/Y (BUFX2M)                  0.23       2.45 f
  async_fifo_inst/mem_ctrl/U61/Y (OAI2BB2X1M)             0.16       2.61 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[2][2]/D (DFFRQX2M)
                                                          0.00       2.61 r
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[2][2]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        6.89


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U93/Y (NAND3X2M)               0.11       2.22 f
  async_fifo_inst/mem_ctrl/U5/Y (BUFX2M)                  0.23       2.45 f
  async_fifo_inst/mem_ctrl/U60/Y (OAI2BB2X1M)             0.16       2.61 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[2][1]/D (DFFRQX2M)
                                                          0.00       2.61 r
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        6.89


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U25/Y (NOR2BX2M)               0.27       2.10 r
  async_fifo_inst/mem_ctrl/U93/Y (NAND3X2M)               0.11       2.22 f
  async_fifo_inst/mem_ctrl/U5/Y (BUFX2M)                  0.23       2.45 f
  async_fifo_inst/mem_ctrl/U59/Y (OAI2BB2X1M)             0.16       2.61 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[2][0]/D (DFFRQX2M)
                                                          0.00       2.61 r
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        6.89


  Startpoint: sys_ctrl_inst/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/Reg_File_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[1]/Q (DFFRQX2M)         0.56       0.56 f
  sys_ctrl_inst/U39/Y (NOR2X2M)                           0.21       0.76 r
  sys_ctrl_inst/U16/Y (NAND2X2M)                          0.14       0.90 f
  sys_ctrl_inst/U42/Y (NOR2X2M)                           0.19       1.09 r
  sys_ctrl_inst/U10/Y (NOR3BX2M)                          0.13       1.22 f
  sys_ctrl_inst/U12/Y (NOR2X2M)                           0.16       1.38 r
  sys_ctrl_inst/WrEn (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.38 r
  register_file_inst/WrEn (Register_File_Data_width8_Address_width4)
                                                          0.00       1.38 r
  register_file_inst/U52/Y (NOR2BX2M)                     0.19       1.58 r
  register_file_inst/U171/Y (NOR2BX2M)                    0.17       1.75 r
  register_file_inst/U37/Y (NOR2BX2M)                     0.28       2.03 r
  register_file_inst/U16/Y (INVX2M)                       0.07       2.10 f
  register_file_inst/U3/Y (NOR2X2M)                       0.33       2.43 r
  register_file_inst/U237/Y (MX2XLM)                      0.32       2.75 f
  register_file_inst/Reg_File_reg[1][0]/D (DFFRHQX1M)     0.00       2.75 f
  data arrival time                                                  2.75

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/Reg_File_reg[1][0]/CK (DFFRHQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -2.75
  --------------------------------------------------------------------------
  slack (MET)                                                        6.90


  Startpoint: sys_ctrl_inst/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/Reg_File_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[1]/Q (DFFRQX2M)         0.56       0.56 f
  sys_ctrl_inst/U39/Y (NOR2X2M)                           0.21       0.76 r
  sys_ctrl_inst/U16/Y (NAND2X2M)                          0.14       0.90 f
  sys_ctrl_inst/U42/Y (NOR2X2M)                           0.19       1.09 r
  sys_ctrl_inst/U10/Y (NOR3BX2M)                          0.13       1.22 f
  sys_ctrl_inst/U12/Y (NOR2X2M)                           0.16       1.38 r
  sys_ctrl_inst/WrEn (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.38 r
  register_file_inst/WrEn (Register_File_Data_width8_Address_width4)
                                                          0.00       1.38 r
  register_file_inst/U52/Y (NOR2BX2M)                     0.19       1.58 r
  register_file_inst/U171/Y (NOR2BX2M)                    0.17       1.75 r
  register_file_inst/U37/Y (NOR2BX2M)                     0.28       2.03 r
  register_file_inst/U16/Y (INVX2M)                       0.07       2.10 f
  register_file_inst/U3/Y (NOR2X2M)                       0.33       2.43 r
  register_file_inst/U179/Y (MX2XLM)                      0.32       2.75 f
  register_file_inst/Reg_File_reg[1][1]/D (DFFRHQX1M)     0.00       2.75 f
  data arrival time                                                  2.75

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/Reg_File_reg[1][1]/CK (DFFRHQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -2.75
  --------------------------------------------------------------------------
  slack (MET)                                                        6.90


  Startpoint: sys_ctrl_inst/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/Reg_File_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[1]/Q (DFFRQX2M)         0.56       0.56 f
  sys_ctrl_inst/U39/Y (NOR2X2M)                           0.21       0.76 r
  sys_ctrl_inst/U16/Y (NAND2X2M)                          0.14       0.90 f
  sys_ctrl_inst/U42/Y (NOR2X2M)                           0.19       1.09 r
  sys_ctrl_inst/U10/Y (NOR3BX2M)                          0.13       1.22 f
  sys_ctrl_inst/U12/Y (NOR2X2M)                           0.16       1.38 r
  sys_ctrl_inst/WrEn (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.38 r
  register_file_inst/WrEn (Register_File_Data_width8_Address_width4)
                                                          0.00       1.38 r
  register_file_inst/U52/Y (NOR2BX2M)                     0.19       1.58 r
  register_file_inst/U171/Y (NOR2BX2M)                    0.17       1.75 r
  register_file_inst/U37/Y (NOR2BX2M)                     0.28       2.03 r
  register_file_inst/U16/Y (INVX2M)                       0.07       2.10 f
  register_file_inst/U3/Y (NOR2X2M)                       0.33       2.43 r
  register_file_inst/U180/Y (MX2XLM)                      0.32       2.75 f
  register_file_inst/Reg_File_reg[1][2]/D (DFFRHQX1M)     0.00       2.75 f
  data arrival time                                                  2.75

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/Reg_File_reg[1][2]/CK (DFFRHQX1M)
                                                          0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -2.75
  --------------------------------------------------------------------------
  slack (MET)                                                        6.90


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[7][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U95/Y (NAND3X2M)               0.10       2.13 f
  async_fifo_inst/mem_ctrl/U4/Y (BUFX2M)                  0.23       2.36 f
  async_fifo_inst/mem_ctrl/U90/Y (OAI2BB2X1M)             0.16       2.52 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[7][7]/D (DFFRQX2M)
                                                          0.00       2.52 r
  data arrival time                                                  2.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[7][7]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        6.97


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[7][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U95/Y (NAND3X2M)               0.10       2.13 f
  async_fifo_inst/mem_ctrl/U4/Y (BUFX2M)                  0.23       2.36 f
  async_fifo_inst/mem_ctrl/U89/Y (OAI2BB2X1M)             0.16       2.52 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[7][6]/D (DFFRQX2M)
                                                          0.00       2.52 r
  data arrival time                                                  2.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[7][6]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        6.97


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[7][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U95/Y (NAND3X2M)               0.10       2.13 f
  async_fifo_inst/mem_ctrl/U4/Y (BUFX2M)                  0.23       2.36 f
  async_fifo_inst/mem_ctrl/U88/Y (OAI2BB2X1M)             0.16       2.52 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[7][5]/D (DFFRQX2M)
                                                          0.00       2.52 r
  data arrival time                                                  2.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[7][5]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        6.97


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[7][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U95/Y (NAND3X2M)               0.10       2.13 f
  async_fifo_inst/mem_ctrl/U4/Y (BUFX2M)                  0.23       2.36 f
  async_fifo_inst/mem_ctrl/U87/Y (OAI2BB2X1M)             0.16       2.52 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[7][4]/D (DFFRQX2M)
                                                          0.00       2.52 r
  data arrival time                                                  2.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[7][4]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        6.97


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[7][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U95/Y (NAND3X2M)               0.10       2.13 f
  async_fifo_inst/mem_ctrl/U4/Y (BUFX2M)                  0.23       2.36 f
  async_fifo_inst/mem_ctrl/U86/Y (OAI2BB2X1M)             0.16       2.52 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[7][3]/D (DFFRQX2M)
                                                          0.00       2.52 r
  data arrival time                                                  2.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[7][3]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        6.97


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U95/Y (NAND3X2M)               0.10       2.13 f
  async_fifo_inst/mem_ctrl/U4/Y (BUFX2M)                  0.23       2.36 f
  async_fifo_inst/mem_ctrl/U85/Y (OAI2BB2X1M)             0.16       2.52 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[7][2]/D (DFFRQX2M)
                                                          0.00       2.52 r
  data arrival time                                                  2.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[7][2]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        6.97


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U95/Y (NAND3X2M)               0.10       2.13 f
  async_fifo_inst/mem_ctrl/U4/Y (BUFX2M)                  0.23       2.36 f
  async_fifo_inst/mem_ctrl/U84/Y (OAI2BB2X1M)             0.16       2.52 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[7][1]/D (DFFRQX2M)
                                                          0.00       2.52 r
  data arrival time                                                  2.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[7][1]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        6.97


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U95/Y (NAND3X2M)               0.10       2.13 f
  async_fifo_inst/mem_ctrl/U4/Y (BUFX2M)                  0.23       2.36 f
  async_fifo_inst/mem_ctrl/U83/Y (OAI2BB2X1M)             0.16       2.52 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[7][0]/D (DFFRQX2M)
                                                          0.00       2.52 r
  data arrival time                                                  2.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[7][0]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        6.97


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U94/Y (NAND3X2M)               0.10       2.13 f
  async_fifo_inst/mem_ctrl/U3/Y (BUFX2M)                  0.23       2.36 f
  async_fifo_inst/mem_ctrl/U82/Y (OAI2BB2X1M)             0.16       2.52 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[6][7]/D (DFFRQX2M)
                                                          0.00       2.52 r
  data arrival time                                                  2.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[6][7]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        6.97


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U94/Y (NAND3X2M)               0.10       2.13 f
  async_fifo_inst/mem_ctrl/U3/Y (BUFX2M)                  0.23       2.36 f
  async_fifo_inst/mem_ctrl/U81/Y (OAI2BB2X1M)             0.16       2.52 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[6][6]/D (DFFRQX2M)
                                                          0.00       2.52 r
  data arrival time                                                  2.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[6][6]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        6.97


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U94/Y (NAND3X2M)               0.10       2.13 f
  async_fifo_inst/mem_ctrl/U3/Y (BUFX2M)                  0.23       2.36 f
  async_fifo_inst/mem_ctrl/U80/Y (OAI2BB2X1M)             0.16       2.52 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[6][5]/D (DFFRQX2M)
                                                          0.00       2.52 r
  data arrival time                                                  2.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[6][5]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        6.97


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U94/Y (NAND3X2M)               0.10       2.13 f
  async_fifo_inst/mem_ctrl/U3/Y (BUFX2M)                  0.23       2.36 f
  async_fifo_inst/mem_ctrl/U79/Y (OAI2BB2X1M)             0.16       2.52 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[6][4]/D (DFFRQX2M)
                                                          0.00       2.52 r
  data arrival time                                                  2.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[6][4]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        6.97


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U94/Y (NAND3X2M)               0.10       2.13 f
  async_fifo_inst/mem_ctrl/U3/Y (BUFX2M)                  0.23       2.36 f
  async_fifo_inst/mem_ctrl/U78/Y (OAI2BB2X1M)             0.16       2.52 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[6][3]/D (DFFRQX2M)
                                                          0.00       2.52 r
  data arrival time                                                  2.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[6][3]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        6.97


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U94/Y (NAND3X2M)               0.10       2.13 f
  async_fifo_inst/mem_ctrl/U3/Y (BUFX2M)                  0.23       2.36 f
  async_fifo_inst/mem_ctrl/U77/Y (OAI2BB2X1M)             0.16       2.52 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[6][2]/D (DFFRQX2M)
                                                          0.00       2.52 r
  data arrival time                                                  2.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[6][2]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        6.97


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U94/Y (NAND3X2M)               0.10       2.13 f
  async_fifo_inst/mem_ctrl/U3/Y (BUFX2M)                  0.23       2.36 f
  async_fifo_inst/mem_ctrl/U76/Y (OAI2BB2X1M)             0.16       2.52 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[6][1]/D (DFFRQX2M)
                                                          0.00       2.52 r
  data arrival time                                                  2.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[6][1]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        6.97


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U94/Y (NAND3X2M)               0.10       2.13 f
  async_fifo_inst/mem_ctrl/U3/Y (BUFX2M)                  0.23       2.36 f
  async_fifo_inst/mem_ctrl/U75/Y (OAI2BB2X1M)             0.16       2.52 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[6][0]/D (DFFRQX2M)
                                                          0.00       2.52 r
  data arrival time                                                  2.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[6][0]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        6.97


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U92/Y (NAND3X2M)               0.10       2.13 f
  async_fifo_inst/mem_ctrl/U2/Y (BUFX2M)                  0.23       2.36 f
  async_fifo_inst/mem_ctrl/U74/Y (OAI2BB2X1M)             0.16       2.52 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[5][7]/D (DFFRQX2M)
                                                          0.00       2.52 r
  data arrival time                                                  2.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[5][7]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        6.98


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U92/Y (NAND3X2M)               0.10       2.13 f
  async_fifo_inst/mem_ctrl/U2/Y (BUFX2M)                  0.23       2.36 f
  async_fifo_inst/mem_ctrl/U73/Y (OAI2BB2X1M)             0.16       2.52 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[5][6]/D (DFFRQX2M)
                                                          0.00       2.52 r
  data arrival time                                                  2.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[5][6]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        6.98


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U92/Y (NAND3X2M)               0.10       2.13 f
  async_fifo_inst/mem_ctrl/U2/Y (BUFX2M)                  0.23       2.36 f
  async_fifo_inst/mem_ctrl/U72/Y (OAI2BB2X1M)             0.16       2.52 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[5][5]/D (DFFRQX2M)
                                                          0.00       2.52 r
  data arrival time                                                  2.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[5][5]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        6.98


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U92/Y (NAND3X2M)               0.10       2.13 f
  async_fifo_inst/mem_ctrl/U2/Y (BUFX2M)                  0.23       2.36 f
  async_fifo_inst/mem_ctrl/U71/Y (OAI2BB2X1M)             0.16       2.52 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[5][4]/D (DFFRQX2M)
                                                          0.00       2.52 r
  data arrival time                                                  2.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[5][4]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        6.98


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U92/Y (NAND3X2M)               0.10       2.13 f
  async_fifo_inst/mem_ctrl/U2/Y (BUFX2M)                  0.23       2.36 f
  async_fifo_inst/mem_ctrl/U70/Y (OAI2BB2X1M)             0.16       2.52 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[5][3]/D (DFFRQX2M)
                                                          0.00       2.52 r
  data arrival time                                                  2.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[5][3]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        6.98


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U92/Y (NAND3X2M)               0.10       2.13 f
  async_fifo_inst/mem_ctrl/U2/Y (BUFX2M)                  0.23       2.36 f
  async_fifo_inst/mem_ctrl/U69/Y (OAI2BB2X1M)             0.16       2.52 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[5][2]/D (DFFRQX2M)
                                                          0.00       2.52 r
  data arrival time                                                  2.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[5][2]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        6.98


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U92/Y (NAND3X2M)               0.10       2.13 f
  async_fifo_inst/mem_ctrl/U2/Y (BUFX2M)                  0.23       2.36 f
  async_fifo_inst/mem_ctrl/U68/Y (OAI2BB2X1M)             0.16       2.52 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[5][1]/D (DFFRQX2M)
                                                          0.00       2.52 r
  data arrival time                                                  2.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[5][1]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        6.98


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U92/Y (NAND3X2M)               0.10       2.13 f
  async_fifo_inst/mem_ctrl/U2/Y (BUFX2M)                  0.23       2.36 f
  async_fifo_inst/mem_ctrl/U67/Y (OAI2BB2X1M)             0.16       2.52 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[5][0]/D (DFFRQX2M)
                                                          0.00       2.52 r
  data arrival time                                                  2.52

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[5][0]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        6.98


  Startpoint: sys_ctrl_inst/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/Reg_File_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[3]/Q (DFFRQX2M)         0.53       0.53 f
  sys_ctrl_inst/U47/Y (INVX2M)                            0.09       0.62 r
  sys_ctrl_inst/U39/Y (NOR2X2M)                           0.07       0.68 f
  sys_ctrl_inst/U16/Y (NAND2X2M)                          0.11       0.80 r
  sys_ctrl_inst/U42/Y (NOR2X2M)                           0.08       0.88 f
  sys_ctrl_inst/U10/Y (NOR3BX2M)                          0.42       1.30 r
  sys_ctrl_inst/U12/Y (NOR2X2M)                           0.13       1.43 f
  sys_ctrl_inst/WrEn (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.43 f
  register_file_inst/WrEn (Register_File_Data_width8_Address_width4)
                                                          0.00       1.43 f
  register_file_inst/U52/Y (NOR2BX2M)                     0.17       1.60 f
  register_file_inst/U171/Y (NOR2BX2M)                    0.14       1.75 f
  register_file_inst/U36/Y (NOR2BX2M)                     0.20       1.95 f
  register_file_inst/U15/Y (NAND2BX2M)                    0.24       2.19 r
  register_file_inst/U11/Y (INVX2M)                       0.10       2.28 f
  register_file_inst/U6/Y (MX2XLM)                        0.24       2.53 r
  register_file_inst/Reg_File_reg[0][6]/D (DFFRQX2M)      0.00       2.53 r
  data arrival time                                                  2.53

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/Reg_File_reg[0][6]/CK (DFFRQX2M)     0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        6.98


  Startpoint: sys_ctrl_inst/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/Reg_File_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[3]/Q (DFFRQX2M)         0.53       0.53 f
  sys_ctrl_inst/U47/Y (INVX2M)                            0.09       0.62 r
  sys_ctrl_inst/U39/Y (NOR2X2M)                           0.07       0.68 f
  sys_ctrl_inst/U16/Y (NAND2X2M)                          0.11       0.80 r
  sys_ctrl_inst/U42/Y (NOR2X2M)                           0.08       0.88 f
  sys_ctrl_inst/U10/Y (NOR3BX2M)                          0.42       1.30 r
  sys_ctrl_inst/U12/Y (NOR2X2M)                           0.13       1.43 f
  sys_ctrl_inst/WrEn (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.43 f
  register_file_inst/WrEn (Register_File_Data_width8_Address_width4)
                                                          0.00       1.43 f
  register_file_inst/U52/Y (NOR2BX2M)                     0.17       1.60 f
  register_file_inst/U171/Y (NOR2BX2M)                    0.14       1.75 f
  register_file_inst/U36/Y (NOR2BX2M)                     0.20       1.95 f
  register_file_inst/U15/Y (NAND2BX2M)                    0.24       2.19 r
  register_file_inst/U11/Y (INVX2M)                       0.10       2.28 f
  register_file_inst/U5/Y (MX2XLM)                        0.24       2.53 r
  register_file_inst/Reg_File_reg[0][5]/D (DFFRQX2M)      0.00       2.53 r
  data arrival time                                                  2.53

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/Reg_File_reg[0][5]/CK (DFFRQX2M)     0.00       9.80 r
  library setup time                                     -0.29       9.51
  data required time                                                 9.51
  --------------------------------------------------------------------------
  data required time                                                 9.51
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        6.98


  Startpoint: sys_ctrl_inst/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/Reg_File_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[1]/Q (DFFRQX2M)         0.56       0.56 f
  sys_ctrl_inst/U39/Y (NOR2X2M)                           0.21       0.76 r
  sys_ctrl_inst/U16/Y (NAND2X2M)                          0.14       0.90 f
  sys_ctrl_inst/U42/Y (NOR2X2M)                           0.19       1.09 r
  sys_ctrl_inst/U10/Y (NOR3BX2M)                          0.13       1.22 f
  sys_ctrl_inst/U12/Y (NOR2X2M)                           0.16       1.38 r
  sys_ctrl_inst/WrEn (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.38 r
  register_file_inst/WrEn (Register_File_Data_width8_Address_width4)
                                                          0.00       1.38 r
  register_file_inst/U52/Y (NOR2BX2M)                     0.19       1.58 r
  register_file_inst/U171/Y (NOR2BX2M)                    0.17       1.75 r
  register_file_inst/U36/Y (NOR2BX2M)                     0.27       2.02 r
  register_file_inst/U15/Y (NAND2BX2M)                    0.21       2.23 f
  register_file_inst/U11/Y (INVX2M)                       0.13       2.36 r
  register_file_inst/U238/Y (MX2XLM)                      0.24       2.60 f
  register_file_inst/Reg_File_reg[0][7]/D (DFFRHQX2M)     0.00       2.60 f
  data arrival time                                                  2.60

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/Reg_File_reg[0][7]/CK (DFFRHQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.21       9.59
  data required time                                                 9.59
  --------------------------------------------------------------------------
  data required time                                                 9.59
  data arrival time                                                 -2.60
  --------------------------------------------------------------------------
  slack (MET)                                                        6.98


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[4][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U14/Y (NAND3X2M)               0.28       2.31 f
  async_fifo_inst/mem_ctrl/U57/Y (OAI2BB2X1M)             0.20       2.51 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[4][7]/D (DFFRQX2M)
                                                          0.00       2.51 r
  data arrival time                                                  2.51

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[4][7]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (MET)                                                        6.98


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[4][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U14/Y (NAND3X2M)               0.28       2.31 f
  async_fifo_inst/mem_ctrl/U56/Y (OAI2BB2X1M)             0.20       2.51 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[4][6]/D (DFFRQX2M)
                                                          0.00       2.51 r
  data arrival time                                                  2.51

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[4][6]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (MET)                                                        6.98


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[4][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U14/Y (NAND3X2M)               0.28       2.31 f
  async_fifo_inst/mem_ctrl/U55/Y (OAI2BB2X1M)             0.20       2.51 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[4][5]/D (DFFRQX2M)
                                                          0.00       2.51 r
  data arrival time                                                  2.51

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[4][5]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (MET)                                                        6.98


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[4][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U14/Y (NAND3X2M)               0.28       2.31 f
  async_fifo_inst/mem_ctrl/U54/Y (OAI2BB2X1M)             0.20       2.51 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[4][4]/D (DFFRQX2M)
                                                          0.00       2.51 r
  data arrival time                                                  2.51

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[4][4]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (MET)                                                        6.98


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U14/Y (NAND3X2M)               0.28       2.31 f
  async_fifo_inst/mem_ctrl/U53/Y (OAI2BB2X1M)             0.20       2.51 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[4][3]/D (DFFRQX2M)
                                                          0.00       2.51 r
  data arrival time                                                  2.51

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[4][3]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (MET)                                                        6.98


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U14/Y (NAND3X2M)               0.28       2.31 f
  async_fifo_inst/mem_ctrl/U52/Y (OAI2BB2X1M)             0.20       2.51 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[4][2]/D (DFFRQX2M)
                                                          0.00       2.51 r
  data arrival time                                                  2.51

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[4][2]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (MET)                                                        6.98


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U14/Y (NAND3X2M)               0.28       2.31 f
  async_fifo_inst/mem_ctrl/U51/Y (OAI2BB2X1M)             0.20       2.51 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[4][1]/D (DFFRQX2M)
                                                          0.00       2.51 r
  data arrival time                                                  2.51

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[4][1]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (MET)                                                        6.98


  Startpoint: sys_ctrl_inst/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[2]/Q (DFFRQX2M)         0.50       0.50 r
  sys_ctrl_inst/U41/Y (INVX2M)                            0.14       0.64 f
  sys_ctrl_inst/U5/Y (NOR4X1M)                            0.71       1.35 r
  sys_ctrl_inst/U27/Y (NOR2X2M)                           0.12       1.47 f
  sys_ctrl_inst/U23/Y (AOI21X2M)                          0.19       1.65 r
  sys_ctrl_inst/WR_INC (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.65 r
  async_fifo_inst/W_INC (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/winc (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.65 r
  async_fifo_inst/mem_ctrl/U11/Y (NOR2BX2M)               0.18       1.83 r
  async_fifo_inst/mem_ctrl/U91/Y (AND2X2M)                0.20       2.03 r
  async_fifo_inst/mem_ctrl/U14/Y (NAND3X2M)               0.28       2.31 f
  async_fifo_inst/mem_ctrl/U50/Y (OAI2BB2X1M)             0.20       2.51 r
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[4][0]/D (DFFRQX2M)
                                                          0.00       2.51 r
  data arrival time                                                  2.51

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  async_fifo_inst/mem_ctrl/FIFO_MEMORY_reg[4][0]/CK (DFFRQX2M)
                                                          0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (MET)                                                        6.98


  Startpoint: sys_ctrl_inst/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/Reg_File_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[1]/Q (DFFRQX2M)         0.56       0.56 f
  sys_ctrl_inst/U39/Y (NOR2X2M)                           0.21       0.76 r
  sys_ctrl_inst/U16/Y (NAND2X2M)                          0.14       0.90 f
  sys_ctrl_inst/U42/Y (NOR2X2M)                           0.19       1.09 r
  sys_ctrl_inst/U10/Y (NOR3BX2M)                          0.13       1.22 f
  sys_ctrl_inst/U12/Y (NOR2X2M)                           0.16       1.38 r
  sys_ctrl_inst/WrEn (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.38 r
  register_file_inst/WrEn (Register_File_Data_width8_Address_width4)
                                                          0.00       1.38 r
  register_file_inst/U52/Y (NOR2BX2M)                     0.19       1.58 r
  register_file_inst/U171/Y (NOR2BX2M)                    0.17       1.75 r
  register_file_inst/U36/Y (NOR2BX2M)                     0.27       2.02 r
  register_file_inst/U46/Y (NAND2X2M)                     0.24       2.27 f
  register_file_inst/U172/Y (OAI2BB2X1M)                  0.28       2.55 f
  register_file_inst/Reg_File_reg[2][0]/D (DFFSQX2M)      0.00       2.55 f
  data arrival time                                                  2.55

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/Reg_File_reg[2][0]/CK (DFFSQX2M)     0.00       9.80 r
  library setup time                                     -0.25       9.55
  data required time                                                 9.55
  --------------------------------------------------------------------------
  data required time                                                 9.55
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                        7.01


  Startpoint: sys_ctrl_inst/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/Reg_File_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[1]/Q (DFFRQX2M)         0.56       0.56 f
  sys_ctrl_inst/U39/Y (NOR2X2M)                           0.21       0.76 r
  sys_ctrl_inst/U16/Y (NAND2X2M)                          0.14       0.90 f
  sys_ctrl_inst/U42/Y (NOR2X2M)                           0.19       1.09 r
  sys_ctrl_inst/U10/Y (NOR3BX2M)                          0.13       1.22 f
  sys_ctrl_inst/U12/Y (NOR2X2M)                           0.16       1.38 r
  sys_ctrl_inst/WrEn (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.38 r
  register_file_inst/WrEn (Register_File_Data_width8_Address_width4)
                                                          0.00       1.38 r
  register_file_inst/U52/Y (NOR2BX2M)                     0.19       1.58 r
  register_file_inst/U171/Y (NOR2BX2M)                    0.17       1.75 r
  register_file_inst/U36/Y (NOR2BX2M)                     0.27       2.02 r
  register_file_inst/U46/Y (NAND2X2M)                     0.24       2.27 f
  register_file_inst/U173/Y (OAI2BB2X1M)                  0.28       2.55 f
  register_file_inst/Reg_File_reg[2][7]/D (DFFSQX2M)      0.00       2.55 f
  data arrival time                                                  2.55

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/Reg_File_reg[2][7]/CK (DFFSQX2M)     0.00       9.80 r
  library setup time                                     -0.25       9.55
  data required time                                                 9.55
  --------------------------------------------------------------------------
  data required time                                                 9.55
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                        7.01


  Startpoint: sys_ctrl_inst/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/Reg_File_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[1]/Q (DFFRQX2M)         0.56       0.56 f
  sys_ctrl_inst/U39/Y (NOR2X2M)                           0.21       0.76 r
  sys_ctrl_inst/U16/Y (NAND2X2M)                          0.14       0.90 f
  sys_ctrl_inst/U42/Y (NOR2X2M)                           0.19       1.09 r
  sys_ctrl_inst/U10/Y (NOR3BX2M)                          0.13       1.22 f
  sys_ctrl_inst/U12/Y (NOR2X2M)                           0.16       1.38 r
  sys_ctrl_inst/WrEn (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.38 r
  register_file_inst/WrEn (Register_File_Data_width8_Address_width4)
                                                          0.00       1.38 r
  register_file_inst/U52/Y (NOR2BX2M)                     0.19       1.58 r
  register_file_inst/U171/Y (NOR2BX2M)                    0.17       1.75 r
  register_file_inst/U37/Y (NOR2BX2M)                     0.28       2.03 r
  register_file_inst/U47/Y (NAND2X2M)                     0.23       2.26 f
  register_file_inst/U174/Y (OAI2BB2X1M)                  0.28       2.54 f
  register_file_inst/Reg_File_reg[3][5]/D (DFFSQX2M)      0.00       2.54 f
  data arrival time                                                  2.54

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/Reg_File_reg[3][5]/CK (DFFSQX2M)     0.00       9.80 r
  library setup time                                     -0.25       9.55
  data required time                                                 9.55
  --------------------------------------------------------------------------
  data required time                                                 9.55
  data arrival time                                                 -2.54
  --------------------------------------------------------------------------
  slack (MET)                                                        7.02


  Startpoint: sys_ctrl_inst/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/Reg_File_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[1]/Q (DFFRQX2M)         0.56       0.56 f
  sys_ctrl_inst/U39/Y (NOR2X2M)                           0.21       0.76 r
  sys_ctrl_inst/U16/Y (NAND2X2M)                          0.14       0.90 f
  sys_ctrl_inst/U42/Y (NOR2X2M)                           0.19       1.09 r
  sys_ctrl_inst/U10/Y (NOR3BX2M)                          0.13       1.22 f
  sys_ctrl_inst/U12/Y (NOR2X2M)                           0.16       1.38 r
  sys_ctrl_inst/WrEn (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.38 r
  register_file_inst/WrEn (Register_File_Data_width8_Address_width4)
                                                          0.00       1.38 r
  register_file_inst/U52/Y (NOR2BX2M)                     0.19       1.58 r
  register_file_inst/U171/Y (NOR2BX2M)                    0.17       1.75 r
  register_file_inst/U36/Y (NOR2BX2M)                     0.27       2.02 r
  register_file_inst/U15/Y (NAND2BX2M)                    0.21       2.23 f
  register_file_inst/U4/Y (OAI2BB2XLM)                    0.21       2.44 r
  register_file_inst/Reg_File_reg[0][4]/D (DFFRQX2M)      0.00       2.44 r
  data arrival time                                                  2.44

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/Reg_File_reg[0][4]/CK (DFFRQX2M)     0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -2.44
  --------------------------------------------------------------------------
  slack (MET)                                                        7.04


  Startpoint: sys_ctrl_inst/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/Reg_File_reg[4][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[1]/Q (DFFRQX2M)         0.56       0.56 f
  sys_ctrl_inst/U39/Y (NOR2X2M)                           0.21       0.76 r
  sys_ctrl_inst/U16/Y (NAND2X2M)                          0.14       0.90 f
  sys_ctrl_inst/U42/Y (NOR2X2M)                           0.19       1.09 r
  sys_ctrl_inst/U10/Y (NOR3BX2M)                          0.13       1.22 f
  sys_ctrl_inst/U12/Y (NOR2X2M)                           0.16       1.38 r
  sys_ctrl_inst/WrEn (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.38 r
  register_file_inst/WrEn (Register_File_Data_width8_Address_width4)
                                                          0.00       1.38 r
  register_file_inst/U52/Y (NOR2BX2M)                     0.19       1.58 r
  register_file_inst/U171/Y (NOR2BX2M)                    0.17       1.75 r
  register_file_inst/U36/Y (NOR2BX2M)                     0.27       2.02 r
  register_file_inst/U48/Y (NAND2X2M)                     0.24       2.27 f
  register_file_inst/U69/Y (OAI2BB2X1M)                   0.18       2.45 r
  register_file_inst/Reg_File_reg[4][7]/D (DFFRQX2M)      0.00       2.45 r
  data arrival time                                                  2.45

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/Reg_File_reg[4][7]/CK (DFFRQX2M)     0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.45
  --------------------------------------------------------------------------
  slack (MET)                                                        7.05


  Startpoint: sys_ctrl_inst/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/Reg_File_reg[4][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[1]/Q (DFFRQX2M)         0.56       0.56 f
  sys_ctrl_inst/U39/Y (NOR2X2M)                           0.21       0.76 r
  sys_ctrl_inst/U16/Y (NAND2X2M)                          0.14       0.90 f
  sys_ctrl_inst/U42/Y (NOR2X2M)                           0.19       1.09 r
  sys_ctrl_inst/U10/Y (NOR3BX2M)                          0.13       1.22 f
  sys_ctrl_inst/U12/Y (NOR2X2M)                           0.16       1.38 r
  sys_ctrl_inst/WrEn (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.38 r
  register_file_inst/WrEn (Register_File_Data_width8_Address_width4)
                                                          0.00       1.38 r
  register_file_inst/U52/Y (NOR2BX2M)                     0.19       1.58 r
  register_file_inst/U171/Y (NOR2BX2M)                    0.17       1.75 r
  register_file_inst/U36/Y (NOR2BX2M)                     0.27       2.02 r
  register_file_inst/U48/Y (NAND2X2M)                     0.24       2.27 f
  register_file_inst/U68/Y (OAI2BB2X1M)                   0.18       2.45 r
  register_file_inst/Reg_File_reg[4][6]/D (DFFRQX2M)      0.00       2.45 r
  data arrival time                                                  2.45

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/Reg_File_reg[4][6]/CK (DFFRQX2M)     0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.45
  --------------------------------------------------------------------------
  slack (MET)                                                        7.05


  Startpoint: sys_ctrl_inst/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/Reg_File_reg[4][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[1]/Q (DFFRQX2M)         0.56       0.56 f
  sys_ctrl_inst/U39/Y (NOR2X2M)                           0.21       0.76 r
  sys_ctrl_inst/U16/Y (NAND2X2M)                          0.14       0.90 f
  sys_ctrl_inst/U42/Y (NOR2X2M)                           0.19       1.09 r
  sys_ctrl_inst/U10/Y (NOR3BX2M)                          0.13       1.22 f
  sys_ctrl_inst/U12/Y (NOR2X2M)                           0.16       1.38 r
  sys_ctrl_inst/WrEn (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.38 r
  register_file_inst/WrEn (Register_File_Data_width8_Address_width4)
                                                          0.00       1.38 r
  register_file_inst/U52/Y (NOR2BX2M)                     0.19       1.58 r
  register_file_inst/U171/Y (NOR2BX2M)                    0.17       1.75 r
  register_file_inst/U36/Y (NOR2BX2M)                     0.27       2.02 r
  register_file_inst/U48/Y (NAND2X2M)                     0.24       2.27 f
  register_file_inst/U67/Y (OAI2BB2X1M)                   0.18       2.45 r
  register_file_inst/Reg_File_reg[4][5]/D (DFFRQX2M)      0.00       2.45 r
  data arrival time                                                  2.45

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/Reg_File_reg[4][5]/CK (DFFRQX2M)     0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.45
  --------------------------------------------------------------------------
  slack (MET)                                                        7.05


  Startpoint: sys_ctrl_inst/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/Reg_File_reg[4][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[1]/Q (DFFRQX2M)         0.56       0.56 f
  sys_ctrl_inst/U39/Y (NOR2X2M)                           0.21       0.76 r
  sys_ctrl_inst/U16/Y (NAND2X2M)                          0.14       0.90 f
  sys_ctrl_inst/U42/Y (NOR2X2M)                           0.19       1.09 r
  sys_ctrl_inst/U10/Y (NOR3BX2M)                          0.13       1.22 f
  sys_ctrl_inst/U12/Y (NOR2X2M)                           0.16       1.38 r
  sys_ctrl_inst/WrEn (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.38 r
  register_file_inst/WrEn (Register_File_Data_width8_Address_width4)
                                                          0.00       1.38 r
  register_file_inst/U52/Y (NOR2BX2M)                     0.19       1.58 r
  register_file_inst/U171/Y (NOR2BX2M)                    0.17       1.75 r
  register_file_inst/U36/Y (NOR2BX2M)                     0.27       2.02 r
  register_file_inst/U48/Y (NAND2X2M)                     0.24       2.27 f
  register_file_inst/U66/Y (OAI2BB2X1M)                   0.18       2.45 r
  register_file_inst/Reg_File_reg[4][4]/D (DFFRQX2M)      0.00       2.45 r
  data arrival time                                                  2.45

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/Reg_File_reg[4][4]/CK (DFFRQX2M)     0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.45
  --------------------------------------------------------------------------
  slack (MET)                                                        7.05


  Startpoint: sys_ctrl_inst/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/Reg_File_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[1]/Q (DFFRQX2M)         0.56       0.56 f
  sys_ctrl_inst/U39/Y (NOR2X2M)                           0.21       0.76 r
  sys_ctrl_inst/U16/Y (NAND2X2M)                          0.14       0.90 f
  sys_ctrl_inst/U42/Y (NOR2X2M)                           0.19       1.09 r
  sys_ctrl_inst/U10/Y (NOR3BX2M)                          0.13       1.22 f
  sys_ctrl_inst/U12/Y (NOR2X2M)                           0.16       1.38 r
  sys_ctrl_inst/WrEn (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.38 r
  register_file_inst/WrEn (Register_File_Data_width8_Address_width4)
                                                          0.00       1.38 r
  register_file_inst/U52/Y (NOR2BX2M)                     0.19       1.58 r
  register_file_inst/U171/Y (NOR2BX2M)                    0.17       1.75 r
  register_file_inst/U36/Y (NOR2BX2M)                     0.27       2.02 r
  register_file_inst/U48/Y (NAND2X2M)                     0.24       2.27 f
  register_file_inst/U65/Y (OAI2BB2X1M)                   0.18       2.45 r
  register_file_inst/Reg_File_reg[4][3]/D (DFFRQX2M)      0.00       2.45 r
  data arrival time                                                  2.45

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/Reg_File_reg[4][3]/CK (DFFRQX2M)     0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.45
  --------------------------------------------------------------------------
  slack (MET)                                                        7.05


  Startpoint: sys_ctrl_inst/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/Reg_File_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[1]/Q (DFFRQX2M)         0.56       0.56 f
  sys_ctrl_inst/U39/Y (NOR2X2M)                           0.21       0.76 r
  sys_ctrl_inst/U16/Y (NAND2X2M)                          0.14       0.90 f
  sys_ctrl_inst/U42/Y (NOR2X2M)                           0.19       1.09 r
  sys_ctrl_inst/U10/Y (NOR3BX2M)                          0.13       1.22 f
  sys_ctrl_inst/U12/Y (NOR2X2M)                           0.16       1.38 r
  sys_ctrl_inst/WrEn (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.38 r
  register_file_inst/WrEn (Register_File_Data_width8_Address_width4)
                                                          0.00       1.38 r
  register_file_inst/U52/Y (NOR2BX2M)                     0.19       1.58 r
  register_file_inst/U171/Y (NOR2BX2M)                    0.17       1.75 r
  register_file_inst/U36/Y (NOR2BX2M)                     0.27       2.02 r
  register_file_inst/U48/Y (NAND2X2M)                     0.24       2.27 f
  register_file_inst/U64/Y (OAI2BB2X1M)                   0.18       2.45 r
  register_file_inst/Reg_File_reg[4][2]/D (DFFRQX2M)      0.00       2.45 r
  data arrival time                                                  2.45

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/Reg_File_reg[4][2]/CK (DFFRQX2M)     0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.45
  --------------------------------------------------------------------------
  slack (MET)                                                        7.05


  Startpoint: sys_ctrl_inst/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/Reg_File_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[1]/Q (DFFRQX2M)         0.56       0.56 f
  sys_ctrl_inst/U39/Y (NOR2X2M)                           0.21       0.76 r
  sys_ctrl_inst/U16/Y (NAND2X2M)                          0.14       0.90 f
  sys_ctrl_inst/U42/Y (NOR2X2M)                           0.19       1.09 r
  sys_ctrl_inst/U10/Y (NOR3BX2M)                          0.13       1.22 f
  sys_ctrl_inst/U12/Y (NOR2X2M)                           0.16       1.38 r
  sys_ctrl_inst/WrEn (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.38 r
  register_file_inst/WrEn (Register_File_Data_width8_Address_width4)
                                                          0.00       1.38 r
  register_file_inst/U52/Y (NOR2BX2M)                     0.19       1.58 r
  register_file_inst/U171/Y (NOR2BX2M)                    0.17       1.75 r
  register_file_inst/U36/Y (NOR2BX2M)                     0.27       2.02 r
  register_file_inst/U48/Y (NAND2X2M)                     0.24       2.27 f
  register_file_inst/U63/Y (OAI2BB2X1M)                   0.18       2.45 r
  register_file_inst/Reg_File_reg[4][1]/D (DFFRQX2M)      0.00       2.45 r
  data arrival time                                                  2.45

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/Reg_File_reg[4][1]/CK (DFFRQX2M)     0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.45
  --------------------------------------------------------------------------
  slack (MET)                                                        7.05


  Startpoint: sys_ctrl_inst/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/Reg_File_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[1]/Q (DFFRQX2M)         0.56       0.56 f
  sys_ctrl_inst/U39/Y (NOR2X2M)                           0.21       0.76 r
  sys_ctrl_inst/U16/Y (NAND2X2M)                          0.14       0.90 f
  sys_ctrl_inst/U42/Y (NOR2X2M)                           0.19       1.09 r
  sys_ctrl_inst/U10/Y (NOR3BX2M)                          0.13       1.22 f
  sys_ctrl_inst/U12/Y (NOR2X2M)                           0.16       1.38 r
  sys_ctrl_inst/WrEn (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.38 r
  register_file_inst/WrEn (Register_File_Data_width8_Address_width4)
                                                          0.00       1.38 r
  register_file_inst/U52/Y (NOR2BX2M)                     0.19       1.58 r
  register_file_inst/U171/Y (NOR2BX2M)                    0.17       1.75 r
  register_file_inst/U36/Y (NOR2BX2M)                     0.27       2.02 r
  register_file_inst/U48/Y (NAND2X2M)                     0.24       2.27 f
  register_file_inst/U62/Y (OAI2BB2X1M)                   0.18       2.45 r
  register_file_inst/Reg_File_reg[4][0]/D (DFFRQX2M)      0.00       2.45 r
  data arrival time                                                  2.45

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/Reg_File_reg[4][0]/CK (DFFRQX2M)     0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.45
  --------------------------------------------------------------------------
  slack (MET)                                                        7.05


  Startpoint: sys_ctrl_inst/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/Reg_File_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[1]/Q (DFFRQX2M)         0.56       0.56 f
  sys_ctrl_inst/U39/Y (NOR2X2M)                           0.21       0.76 r
  sys_ctrl_inst/U16/Y (NAND2X2M)                          0.14       0.90 f
  sys_ctrl_inst/U42/Y (NOR2X2M)                           0.19       1.09 r
  sys_ctrl_inst/U10/Y (NOR3BX2M)                          0.13       1.22 f
  sys_ctrl_inst/U12/Y (NOR2X2M)                           0.16       1.38 r
  sys_ctrl_inst/WrEn (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.38 r
  register_file_inst/WrEn (Register_File_Data_width8_Address_width4)
                                                          0.00       1.38 r
  register_file_inst/U52/Y (NOR2BX2M)                     0.19       1.58 r
  register_file_inst/U171/Y (NOR2BX2M)                    0.17       1.75 r
  register_file_inst/U36/Y (NOR2BX2M)                     0.27       2.02 r
  register_file_inst/U46/Y (NAND2X2M)                     0.24       2.27 f
  register_file_inst/U158/Y (OAI2BB2X1M)                  0.18       2.45 r
  register_file_inst/Reg_File_reg[2][1]/D (DFFRQX2M)      0.00       2.45 r
  data arrival time                                                  2.45

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/Reg_File_reg[2][1]/CK (DFFRQX2M)     0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.45
  --------------------------------------------------------------------------
  slack (MET)                                                        7.05


  Startpoint: sys_ctrl_inst/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/Reg_File_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[1]/Q (DFFRQX2M)         0.56       0.56 f
  sys_ctrl_inst/U39/Y (NOR2X2M)                           0.21       0.76 r
  sys_ctrl_inst/U16/Y (NAND2X2M)                          0.14       0.90 f
  sys_ctrl_inst/U42/Y (NOR2X2M)                           0.19       1.09 r
  sys_ctrl_inst/U10/Y (NOR3BX2M)                          0.13       1.22 f
  sys_ctrl_inst/U12/Y (NOR2X2M)                           0.16       1.38 r
  sys_ctrl_inst/WrEn (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.38 r
  register_file_inst/WrEn (Register_File_Data_width8_Address_width4)
                                                          0.00       1.38 r
  register_file_inst/U52/Y (NOR2BX2M)                     0.19       1.58 r
  register_file_inst/U171/Y (NOR2BX2M)                    0.17       1.75 r
  register_file_inst/U36/Y (NOR2BX2M)                     0.27       2.02 r
  register_file_inst/U46/Y (NAND2X2M)                     0.24       2.27 f
  register_file_inst/U161/Y (OAI2BB2X1M)                  0.18       2.45 r
  register_file_inst/Reg_File_reg[2][4]/D (DFFRQX2M)      0.00       2.45 r
  data arrival time                                                  2.45

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/Reg_File_reg[2][4]/CK (DFFRQX2M)     0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.45
  --------------------------------------------------------------------------
  slack (MET)                                                        7.05


  Startpoint: sys_ctrl_inst/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/Reg_File_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[1]/Q (DFFRQX2M)         0.56       0.56 f
  sys_ctrl_inst/U39/Y (NOR2X2M)                           0.21       0.76 r
  sys_ctrl_inst/U16/Y (NAND2X2M)                          0.14       0.90 f
  sys_ctrl_inst/U42/Y (NOR2X2M)                           0.19       1.09 r
  sys_ctrl_inst/U10/Y (NOR3BX2M)                          0.13       1.22 f
  sys_ctrl_inst/U12/Y (NOR2X2M)                           0.16       1.38 r
  sys_ctrl_inst/WrEn (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.38 r
  register_file_inst/WrEn (Register_File_Data_width8_Address_width4)
                                                          0.00       1.38 r
  register_file_inst/U52/Y (NOR2BX2M)                     0.19       1.58 r
  register_file_inst/U171/Y (NOR2BX2M)                    0.17       1.75 r
  register_file_inst/U36/Y (NOR2BX2M)                     0.27       2.02 r
  register_file_inst/U46/Y (NAND2X2M)                     0.24       2.27 f
  register_file_inst/U160/Y (OAI2BB2X1M)                  0.18       2.45 r
  register_file_inst/Reg_File_reg[2][3]/D (DFFRQX2M)      0.00       2.45 r
  data arrival time                                                  2.45

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/Reg_File_reg[2][3]/CK (DFFRQX2M)     0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.45
  --------------------------------------------------------------------------
  slack (MET)                                                        7.05


  Startpoint: sys_ctrl_inst/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_file_inst/Reg_File_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_inst/current_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  sys_ctrl_inst/current_state_reg[1]/Q (DFFRQX2M)         0.56       0.56 f
  sys_ctrl_inst/U39/Y (NOR2X2M)                           0.21       0.76 r
  sys_ctrl_inst/U16/Y (NAND2X2M)                          0.14       0.90 f
  sys_ctrl_inst/U42/Y (NOR2X2M)                           0.19       1.09 r
  sys_ctrl_inst/U10/Y (NOR3BX2M)                          0.13       1.22 f
  sys_ctrl_inst/U12/Y (NOR2X2M)                           0.16       1.38 r
  sys_ctrl_inst/WrEn (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                                          0.00       1.38 r
  register_file_inst/WrEn (Register_File_Data_width8_Address_width4)
                                                          0.00       1.38 r
  register_file_inst/U52/Y (NOR2BX2M)                     0.19       1.58 r
  register_file_inst/U171/Y (NOR2BX2M)                    0.17       1.75 r
  register_file_inst/U36/Y (NOR2BX2M)                     0.27       2.02 r
  register_file_inst/U46/Y (NAND2X2M)                     0.24       2.27 f
  register_file_inst/U159/Y (OAI2BB2X1M)                  0.18       2.45 r
  register_file_inst/Reg_File_reg[2][2]/D (DFFRQX2M)      0.00       2.45 r
  data arrival time                                                  2.45

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_file_inst/Reg_File_reg[2][2]/CK (DFFRQX2M)     0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -2.45
  --------------------------------------------------------------------------
  slack (MET)                                                        7.05


  Startpoint: UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: parity_error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/P_DATA_reg[6]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/P_DATA[6] (deserializer_Data_width8)
                                                          0.00       0.48 f
  UART_TOP_inst/RX_Top_Module_inst/Parity_Check_INST/P_DATA[6] (Parity_Check_Data_width8)
                                                          0.00       0.48 f
  UART_TOP_inst/RX_Top_Module_inst/Parity_Check_INST/U9/Y (XOR3XLM)
                                                          0.50       0.98 f
  UART_TOP_inst/RX_Top_Module_inst/Parity_Check_INST/U4/Y (XOR3XLM)
                                                          0.42       1.40 r
  UART_TOP_inst/RX_Top_Module_inst/Parity_Check_INST/U3/Y (AND3X2M)
                                                          0.71       2.11 r
  UART_TOP_inst/RX_Top_Module_inst/Parity_Check_INST/par_err (Parity_Check_Data_width8)
                                                          0.00       2.11 r
  UART_TOP_inst/RX_Top_Module_inst/par_err_top (RX_Top_Module_Data_width_top8)
                                                          0.00       2.11 r
  UART_TOP_inst/parity_error (UART_TOP_Data_width8)       0.00       2.11 r
  parity_error (out)                                      0.00       2.11 r
  data arrival time                                                  2.11

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  output external delay                                 -54.20     216.60
  data required time                                               216.60
  --------------------------------------------------------------------------
  data required time                                               216.60
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                      214.49


  Startpoint: UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: framing_error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/Stop_Check_INST/edge_cnt[0] (Stop_Check)
                                                          0.00       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/Stop_Check_INST/U18/Y (NOR2BX1M)
                                                          0.22       0.80 f
  UART_TOP_inst/RX_Top_Module_inst/Stop_Check_INST/U19/Y (OAI2B2X1M)
                                                          0.20       1.01 r
  UART_TOP_inst/RX_Top_Module_inst/Stop_Check_INST/U20/Y (NAND4BX1M)
                                                          0.19       1.20 f
  UART_TOP_inst/RX_Top_Module_inst/Stop_Check_INST/U24/Y (NOR4X1M)
                                                          0.17       1.37 r
  UART_TOP_inst/RX_Top_Module_inst/Stop_Check_INST/U2/Y (AND3X2M)
                                                          0.73       2.10 r
  UART_TOP_inst/RX_Top_Module_inst/Stop_Check_INST/stp_err (Stop_Check)
                                                          0.00       2.10 r
  UART_TOP_inst/RX_Top_Module_inst/stp_err_top (RX_Top_Module_Data_width_top8)
                                                          0.00       2.10 r
  UART_TOP_inst/Frame_error (UART_TOP_Data_width8)        0.00       2.10 r
  framing_error (out)                                     0.00       2.10 r
  data arrival time                                                  2.10

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  output external delay                                 -54.20     216.60
  data required time                                               216.60
  --------------------------------------------------------------------------
  data required time                                               216.60
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                      214.50


  Startpoint: UART_TOP_inst/UART_TX_INST/FSMINST/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_O (output port clocked by TX_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_INST/FSMINST/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_INST/FSMINST/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  UART_TOP_inst/UART_TX_INST/FSMINST/U6/Y (NAND2X2M)      0.11       0.61 r
  UART_TOP_inst/UART_TX_INST/FSMINST/U4/Y (INVX2M)        0.06       0.68 f
  UART_TOP_inst/UART_TX_INST/FSMINST/mux_sel[1] (FSM)     0.00       0.68 f
  UART_TOP_inst/UART_TX_INST/MUXINST/mux_sel[1] (MUX)     0.00       0.68 f
  UART_TOP_inst/UART_TX_INST/MUXINST/U5/Y (NOR2BX2M)      0.15       0.82 f
  UART_TOP_inst/UART_TX_INST/MUXINST/U4/Y (OAI21X4M)      0.67       1.50 r
  UART_TOP_inst/UART_TX_INST/MUXINST/TX_OUT (MUX)         0.00       1.50 r
  UART_TOP_inst/UART_TX_INST/TX_OUT_TOP (UART_TX_Data_width_top8)
                                                          0.00       1.50 r
  UART_TOP_inst/TX_OUT (UART_TOP_Data_width8)             0.00       1.50 r
  UART_TX_O (out)                                         0.00       1.50 r
  data arrival time                                                  1.50

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  output external delay                               -1734.40    6937.40
  data required time                                              6937.40
  --------------------------------------------------------------------------
  data required time                                              6937.40
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (MET)                                                     6935.90


  Startpoint: UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_inst/RX_Top_Module_inst/FSM_INST/Current_State_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U24/Y (OR2X2M)
                                                          0.20       0.68 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U40/Y (OR2X1M)
                                                          0.24       0.91 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U42/Y (OR2X1M)
                                                          0.25       1.16 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U44/Y (OR2X1M)
                                                          0.25       1.41 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U46/Y (AO21XLM)
                                                          0.32       1.73 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U58/Y (NOR2X1M)
                                                          0.19       1.92 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U23/Y (INVX2M)
                                                          0.05       1.97 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U59/Y (AOI221XLM)
                                                          0.54       2.51 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U22/Y (INVX2M)
                                                          0.09       2.60 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U60/Y (NOR4X1M)
                                                          0.49       3.09 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U30/Y (NAND3BXLM)
                                                          0.16       3.25 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U29/Y (OR4X1M)
                                                          0.37       3.63 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U21/Y (AOI22X1M)
                                                          0.18       3.80 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U18/Y (OAI211X2M)
                                                          0.12       3.92 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/Current_State_reg[0]/D (DFFRX1M)
                                                          0.00       3.92 f
  data arrival time                                                  3.92

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/Current_State_reg[0]/CK (DFFRX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.16     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -3.92
  --------------------------------------------------------------------------
  slack (MET)                                                      266.72


  Startpoint: UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_inst/RX_Top_Module_inst/FSM_INST/Current_State_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U24/Y (OR2X2M)
                                                          0.20       0.68 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U40/Y (OR2X1M)
                                                          0.24       0.91 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U42/Y (OR2X1M)
                                                          0.25       1.16 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U44/Y (OR2X1M)
                                                          0.25       1.41 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U46/Y (AO21XLM)
                                                          0.32       1.73 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U58/Y (NOR2X1M)
                                                          0.19       1.92 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U23/Y (INVX2M)
                                                          0.05       1.97 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U59/Y (AOI221XLM)
                                                          0.54       2.51 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U22/Y (INVX2M)
                                                          0.09       2.60 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U60/Y (NOR4X1M)
                                                          0.49       3.09 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U26/Y (NAND4XLM)
                                                          0.28       3.37 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U25/Y (NAND2X2M)
                                                          0.12       3.49 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/Current_State_reg[2]/D (DFFRQX2M)
                                                          0.00       3.49 r
  data arrival time                                                  3.49

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/Current_State_reg[2]/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (MET)                                                      267.01


  Startpoint: UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_inst/RX_Top_Module_inst/FSM_INST/Current_State_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U24/Y (OR2X2M)
                                                          0.20       0.68 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U40/Y (OR2X1M)
                                                          0.24       0.91 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U42/Y (OR2X1M)
                                                          0.25       1.16 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U44/Y (OR2X1M)
                                                          0.25       1.41 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U46/Y (AO21XLM)
                                                          0.32       1.73 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U58/Y (NOR2X1M)
                                                          0.19       1.92 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U23/Y (INVX2M)
                                                          0.05       1.97 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U59/Y (AOI221XLM)
                                                          0.54       2.51 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U22/Y (INVX2M)
                                                          0.09       2.60 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U60/Y (NOR4X1M)
                                                          0.49       3.09 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U9/Y (AOI31XLM)
                                                          0.23       3.32 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U8/Y (NAND2X2M)
                                                          0.10       3.42 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/Current_State_reg[1]/D (DFFRQX2M)
                                                          0.00       3.42 r
  data arrival time                                                  3.42

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/Current_State_reg[1]/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.29     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -3.42
  --------------------------------------------------------------------------
  slack (MET)                                                      267.09


  Startpoint: UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U24/Y (OR2X2M)
                                                          0.20       0.68 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U40/Y (OR2X1M)
                                                          0.24       0.91 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U42/Y (OR2X1M)
                                                          0.25       1.16 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U44/Y (OR2X1M)
                                                          0.25       1.41 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U46/Y (AO21XLM)
                                                          0.32       1.73 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U58/Y (NOR2X1M)
                                                          0.19       1.92 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U23/Y (INVX2M)
                                                          0.05       1.97 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U59/Y (AOI221XLM)
                                                          0.54       2.51 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U11/Y (OAI21X2M)
                                                          0.15       2.66 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/enable (FSM_RX)
                                                          0.00       2.66 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/enable (edge_bit_counter)
                                                          0.00       2.66 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U17/Y (NAND2X2M)
                                                          0.13       2.79 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U4/Y (NOR2X2M)
                                                          0.11       2.90 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U5/Y (NOR2X2M)
                                                          0.16       3.05 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U3/Y (INVX2M)
                                                          0.06       3.12 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U12/Y (OAI32X1M)
                                                          0.23       3.35 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/bit_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00       3.35 r
  data arrival time                                                  3.35

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/bit_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.34     270.46
  data required time                                               270.46
  --------------------------------------------------------------------------
  data required time                                               270.46
  data arrival time                                                 -3.35
  --------------------------------------------------------------------------
  slack (MET)                                                      267.12


  Startpoint: UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U24/Y (OR2X2M)
                                                          0.20       0.68 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U40/Y (OR2X1M)
                                                          0.24       0.91 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U42/Y (OR2X1M)
                                                          0.25       1.16 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U44/Y (OR2X1M)
                                                          0.25       1.41 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U46/Y (AO21XLM)
                                                          0.32       1.73 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U58/Y (NOR2X1M)
                                                          0.19       1.92 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U23/Y (INVX2M)
                                                          0.05       1.97 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U59/Y (AOI221XLM)
                                                          0.54       2.51 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U11/Y (OAI21X2M)
                                                          0.15       2.66 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/enable (FSM_RX)
                                                          0.00       2.66 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/enable (edge_bit_counter)
                                                          0.00       2.66 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U17/Y (NAND2X2M)
                                                          0.13       2.79 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U4/Y (NOR2X2M)
                                                          0.11       2.90 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U5/Y (NOR2X2M)
                                                          0.16       3.05 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U21/Y (AOI32X1M)
                                                          0.17       3.23 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U20/Y (INVX2M)
                                                          0.08       3.30 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/bit_cnt_reg[3]/D (DFFRQX2M)
                                                          0.00       3.30 r
  data arrival time                                                  3.30

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/bit_cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.29     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                      267.20


  Startpoint: UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U24/Y (OR2X2M)
                                                          0.20       0.68 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U40/Y (OR2X1M)
                                                          0.24       0.91 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U42/Y (OR2X1M)
                                                          0.25       1.16 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U44/Y (OR2X1M)
                                                          0.25       1.41 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U46/Y (AO21XLM)
                                                          0.32       1.73 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U58/Y (NOR2X1M)
                                                          0.19       1.92 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U23/Y (INVX2M)
                                                          0.05       1.97 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U59/Y (AOI221XLM)
                                                          0.54       2.51 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U11/Y (OAI21X2M)
                                                          0.15       2.66 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/enable (FSM_RX)
                                                          0.00       2.66 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/enable (edge_bit_counter)
                                                          0.00       2.66 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U17/Y (NAND2X2M)
                                                          0.13       2.79 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U4/Y (NOR2X2M)
                                                          0.11       2.90 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U5/Y (NOR2X2M)
                                                          0.16       3.05 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U3/Y (INVX2M)
                                                          0.06       3.12 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U19/Y (OAI2BB2X1M)
                                                          0.14       3.25 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/bit_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       3.25 r
  data arrival time                                                  3.25

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/bit_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.31     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -3.25
  --------------------------------------------------------------------------
  slack (MET)                                                      267.24


  Startpoint: UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U24/Y (OR2X2M)
                                                          0.20       0.68 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U40/Y (OR2X1M)
                                                          0.24       0.91 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U42/Y (OR2X1M)
                                                          0.25       1.16 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U44/Y (OR2X1M)
                                                          0.25       1.41 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U28/Y (AOI21BX2M)
                                                          0.18       1.60 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U48/Y (CLKNAND2X2M)
                                                          0.08       1.67 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U10/Y (INVX2M)
                                                          0.04       1.71 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U57/Y (OAI32X1M)
                                                          0.28       2.00 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U59/Y (AOI221XLM)
                                                          0.26       2.25 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U11/Y (OAI21X2M)
                                                          0.23       2.49 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/enable (FSM_RX)
                                                          0.00       2.49 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/enable (edge_bit_counter)
                                                          0.00       2.49 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U17/Y (NAND2X2M)
                                                          0.13       2.62 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U4/Y (NOR2X2M)
                                                          0.30       2.91 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U22/Y (AND2X2M)
                                                          0.17       3.08 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[5]/D (DFFRQX2M)
                                                          0.00       3.08 r
  data arrival time                                                  3.08

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[5]/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.29     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -3.08
  --------------------------------------------------------------------------
  slack (MET)                                                      267.43


  Startpoint: UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U24/Y (OR2X2M)
                                                          0.20       0.68 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U40/Y (OR2X1M)
                                                          0.24       0.91 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U42/Y (OR2X1M)
                                                          0.25       1.16 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U44/Y (OR2X1M)
                                                          0.25       1.41 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U28/Y (AOI21BX2M)
                                                          0.18       1.60 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U48/Y (CLKNAND2X2M)
                                                          0.08       1.67 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U10/Y (INVX2M)
                                                          0.04       1.71 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U57/Y (OAI32X1M)
                                                          0.28       2.00 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U59/Y (AOI221XLM)
                                                          0.26       2.25 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U11/Y (OAI21X2M)
                                                          0.23       2.49 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/enable (FSM_RX)
                                                          0.00       2.49 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/enable (edge_bit_counter)
                                                          0.00       2.49 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U17/Y (NAND2X2M)
                                                          0.13       2.62 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U4/Y (NOR2X2M)
                                                          0.30       2.91 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U23/Y (AND2X2M)
                                                          0.17       3.08 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       3.08 r
  data arrival time                                                  3.08

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.29     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -3.08
  --------------------------------------------------------------------------
  slack (MET)                                                      267.43


  Startpoint: UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U24/Y (OR2X2M)
                                                          0.20       0.68 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U40/Y (OR2X1M)
                                                          0.24       0.91 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U42/Y (OR2X1M)
                                                          0.25       1.16 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U44/Y (OR2X1M)
                                                          0.25       1.41 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U28/Y (AOI21BX2M)
                                                          0.18       1.60 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U48/Y (CLKNAND2X2M)
                                                          0.08       1.67 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U10/Y (INVX2M)
                                                          0.04       1.71 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U57/Y (OAI32X1M)
                                                          0.28       2.00 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U59/Y (AOI221XLM)
                                                          0.26       2.25 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U11/Y (OAI21X2M)
                                                          0.23       2.49 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/enable (FSM_RX)
                                                          0.00       2.49 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/enable (edge_bit_counter)
                                                          0.00       2.49 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U17/Y (NAND2X2M)
                                                          0.13       2.62 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U4/Y (NOR2X2M)
                                                          0.30       2.91 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U10/Y (AND2X2M)
                                                          0.17       3.08 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[4]/D (DFFRQX2M)
                                                          0.00       3.08 r
  data arrival time                                                  3.08

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[4]/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.29     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -3.08
  --------------------------------------------------------------------------
  slack (MET)                                                      267.43


  Startpoint: UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U24/Y (OR2X2M)
                                                          0.20       0.68 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U40/Y (OR2X1M)
                                                          0.24       0.91 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U42/Y (OR2X1M)
                                                          0.25       1.16 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U44/Y (OR2X1M)
                                                          0.25       1.41 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U28/Y (AOI21BX2M)
                                                          0.18       1.60 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U48/Y (CLKNAND2X2M)
                                                          0.08       1.67 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U10/Y (INVX2M)
                                                          0.04       1.71 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U57/Y (OAI32X1M)
                                                          0.28       2.00 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U59/Y (AOI221XLM)
                                                          0.26       2.25 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U11/Y (OAI21X2M)
                                                          0.23       2.49 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/enable (FSM_RX)
                                                          0.00       2.49 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/enable (edge_bit_counter)
                                                          0.00       2.49 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U17/Y (NAND2X2M)
                                                          0.13       2.62 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U4/Y (NOR2X2M)
                                                          0.30       2.91 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U7/Y (AND2X2M)
                                                          0.17       3.08 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00       3.08 r
  data arrival time                                                  3.08

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.29     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -3.08
  --------------------------------------------------------------------------
  slack (MET)                                                      267.43


  Startpoint: UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U24/Y (OR2X2M)
                                                          0.20       0.68 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U40/Y (OR2X1M)
                                                          0.24       0.91 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U42/Y (OR2X1M)
                                                          0.25       1.16 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U44/Y (OR2X1M)
                                                          0.25       1.41 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U28/Y (AOI21BX2M)
                                                          0.18       1.60 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U48/Y (CLKNAND2X2M)
                                                          0.08       1.67 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U10/Y (INVX2M)
                                                          0.04       1.71 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U57/Y (OAI32X1M)
                                                          0.28       2.00 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U59/Y (AOI221XLM)
                                                          0.26       2.25 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U11/Y (OAI21X2M)
                                                          0.23       2.49 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/enable (FSM_RX)
                                                          0.00       2.49 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/enable (edge_bit_counter)
                                                          0.00       2.49 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U17/Y (NAND2X2M)
                                                          0.13       2.62 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U4/Y (NOR2X2M)
                                                          0.30       2.91 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U8/Y (AND2X2M)
                                                          0.17       3.08 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00       3.08 r
  data arrival time                                                  3.08

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.29     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -3.08
  --------------------------------------------------------------------------
  slack (MET)                                                      267.43


  Startpoint: UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U24/Y (OR2X2M)
                                                          0.20       0.68 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U40/Y (OR2X1M)
                                                          0.24       0.91 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U42/Y (OR2X1M)
                                                          0.25       1.16 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U44/Y (OR2X1M)
                                                          0.25       1.41 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U28/Y (AOI21BX2M)
                                                          0.18       1.60 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U48/Y (CLKNAND2X2M)
                                                          0.08       1.67 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U10/Y (INVX2M)
                                                          0.04       1.71 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U57/Y (OAI32X1M)
                                                          0.28       2.00 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U59/Y (AOI221XLM)
                                                          0.26       2.25 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U11/Y (OAI21X2M)
                                                          0.23       2.49 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/enable (FSM_RX)
                                                          0.00       2.49 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/enable (edge_bit_counter)
                                                          0.00       2.49 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U17/Y (NAND2X2M)
                                                          0.13       2.62 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U4/Y (NOR2X2M)
                                                          0.30       2.91 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U9/Y (AND2X2M)
                                                          0.17       3.08 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[3]/D (DFFRQX2M)
                                                          0.00       3.08 r
  data arrival time                                                  3.08

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.29     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -3.08
  --------------------------------------------------------------------------
  slack (MET)                                                      267.43


  Startpoint: UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/prescale_reg_reg[0]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U24/Y (OR2X2M)
                                                          0.20       0.68 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U40/Y (OR2X1M)
                                                          0.24       0.91 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U42/Y (OR2X1M)
                                                          0.25       1.16 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U44/Y (OR2X1M)
                                                          0.25       1.41 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U28/Y (AOI21BX2M)
                                                          0.18       1.60 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U48/Y (CLKNAND2X2M)
                                                          0.08       1.67 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U10/Y (INVX2M)
                                                          0.04       1.71 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U57/Y (OAI32X1M)
                                                          0.28       2.00 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U59/Y (AOI221XLM)
                                                          0.26       2.25 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U11/Y (OAI21X2M)
                                                          0.23       2.49 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/enable (FSM_RX)
                                                          0.00       2.49 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/enable (edge_bit_counter)
                                                          0.00       2.49 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/U14/Y (NOR3BX2M)
                                                          0.21       2.70 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/bit_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00       2.70 r
  data arrival time                                                  2.70

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/bit_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.31     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -2.70
  --------------------------------------------------------------------------
  slack (MET)                                                      267.79


  Startpoint: UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/edge_cnt[0] (deserializer_Data_width8)
                                                          0.00       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U40/Y (NOR2BX1M)
                                                          0.22       0.80 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U41/Y (OAI2B2X1M)
                                                          0.20       1.01 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U42/Y (NAND4BX1M)
                                                          0.19       1.20 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U46/Y (NOR4X1M)
                                                          0.21       1.40 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U3/Y (OAI2B11X2M)
                                                          0.19       1.59 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U5/Y (NOR2BX2M)
                                                          0.25       1.84 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U18/Y (NAND3X2M)
                                                          0.13       1.97 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U17/Y (OAI2BB2X1M)
                                                          0.15       2.12 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/P_DATA_reg[4]/D (DFFRQX2M)
                                                          0.00       2.12 r
  data arrival time                                                  2.12

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.31     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                      268.38


  Startpoint: UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/edge_cnt[0] (deserializer_Data_width8)
                                                          0.00       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U40/Y (NOR2BX1M)
                                                          0.22       0.80 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U41/Y (OAI2B2X1M)
                                                          0.20       1.01 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U42/Y (NAND4BX1M)
                                                          0.19       1.20 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U46/Y (NOR4X1M)
                                                          0.21       1.40 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U3/Y (OAI2B11X2M)
                                                          0.19       1.59 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U5/Y (NOR2BX2M)
                                                          0.25       1.84 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U22/Y (NAND3X2M)
                                                          0.13       1.97 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U21/Y (OAI2BB2X1M)
                                                          0.15       2.12 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/P_DATA_reg[6]/D (DFFRQX2M)
                                                          0.00       2.12 r
  data arrival time                                                  2.12

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.31     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                      268.38


  Startpoint: UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/edge_cnt[0] (deserializer_Data_width8)
                                                          0.00       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U40/Y (NOR2BX1M)
                                                          0.22       0.80 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U41/Y (OAI2B2X1M)
                                                          0.20       1.01 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U42/Y (NAND4BX1M)
                                                          0.19       1.20 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U46/Y (NOR4X1M)
                                                          0.21       1.40 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U3/Y (OAI2B11X2M)
                                                          0.19       1.59 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U5/Y (NOR2BX2M)
                                                          0.25       1.84 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U20/Y (NAND3X2M)
                                                          0.13       1.97 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U19/Y (OAI2BB2X1M)
                                                          0.15       2.12 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/P_DATA_reg[5]/D (DFFRQX2M)
                                                          0.00       2.12 r
  data arrival time                                                  2.12

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.31     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                      268.38


  Startpoint: UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/samples_counter_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/edge_cnt[0] (data_sampling)
                                                          0.00       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U16/Y (NOR2BX1M)
                                                          0.22       0.80 f
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U17/Y (OAI2B2X1M)
                                                          0.20       1.01 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U20/Y (NAND4BBX1M)
                                                          0.21       1.22 f
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U24/Y (NOR4X1M)
                                                          0.19       1.40 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U37/Y (NOR3X1M)
                                                          0.12       1.52 f
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U28/Y (OAI21BX1M)
                                                          0.23       1.75 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U27/Y (CLKNAND2X2M)
                                                          0.12       1.87 f
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U26/Y (CLKXOR2X2M)
                                                          0.26       2.13 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/samples_counter_reg[1]/D (DFFRQX2M)
                                                          0.00       2.13 r
  data arrival time                                                  2.13

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/samples_counter_reg[1]/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.29     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (MET)                                                      268.38


  Startpoint: UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/edge_cnt[0] (deserializer_Data_width8)
                                                          0.00       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U40/Y (NOR2BX1M)
                                                          0.22       0.80 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U41/Y (OAI2B2X1M)
                                                          0.20       1.01 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U42/Y (NAND4BX1M)
                                                          0.19       1.20 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U46/Y (NOR4X1M)
                                                          0.21       1.40 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U3/Y (OAI2B11X2M)
                                                          0.19       1.59 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U5/Y (NOR2BX2M)
                                                          0.25       1.84 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U10/Y (NAND3X2M)
                                                          0.13       1.97 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U9/Y (OAI2BB2X1M)
                                                          0.15       2.12 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/P_DATA_reg[3]/D (DFFRQX2M)
                                                          0.00       2.12 r
  data arrival time                                                  2.12

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.31     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                      268.38


  Startpoint: UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/samples_registers_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/edge_cnt[0] (data_sampling)
                                                          0.00       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U16/Y (NOR2BX1M)
                                                          0.22       0.80 f
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U17/Y (OAI2B2X1M)
                                                          0.20       1.01 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U20/Y (NAND4BBX1M)
                                                          0.21       1.22 f
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U24/Y (NOR4X1M)
                                                          0.19       1.40 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U37/Y (NOR3X1M)
                                                          0.12       1.52 f
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U33/Y (OR3X1M)
                                                          0.31       1.84 f
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U32/Y (NOR2X1M)
                                                          0.16       1.99 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U31/Y (MXI2X1M)
                                                          0.13       2.13 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/samples_registers_reg[1]/D (DFFRX1M)
                                                          0.00       2.13 r
  data arrival time                                                  2.13

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/samples_registers_reg[1]/CK (DFFRX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.25     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (MET)                                                      268.42


  Startpoint: UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/samples_registers_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/edge_cnt[0] (data_sampling)
                                                          0.00       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U16/Y (NOR2BX1M)
                                                          0.22       0.80 f
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U17/Y (OAI2B2X1M)
                                                          0.20       1.01 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U20/Y (NAND4BBX1M)
                                                          0.21       1.22 f
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U24/Y (NOR4X1M)
                                                          0.19       1.40 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U37/Y (NOR3X1M)
                                                          0.12       1.52 f
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U33/Y (OR3X1M)
                                                          0.31       1.84 f
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U30/Y (NOR2X1M)
                                                          0.16       1.99 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U29/Y (MXI2X1M)
                                                          0.13       2.13 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/samples_registers_reg[0]/D (DFFRX1M)
                                                          0.00       2.13 r
  data arrival time                                                  2.13

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/samples_registers_reg[0]/CK (DFFRX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.25     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (MET)                                                      268.42


  Startpoint: UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/edge_cnt[0] (deserializer_Data_width8)
                                                          0.00       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U40/Y (NOR2BX1M)
                                                          0.22       0.80 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U41/Y (OAI2B2X1M)
                                                          0.20       1.01 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U42/Y (NAND4BX1M)
                                                          0.19       1.20 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U46/Y (NOR4X1M)
                                                          0.21       1.40 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U3/Y (OAI2B11X2M)
                                                          0.19       1.59 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U6/Y (NOR2X2M)
                                                          0.20       1.79 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U16/Y (NAND3X2M)
                                                          0.12       1.92 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U15/Y (OAI2BB2X1M)
                                                          0.15       2.07 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/P_DATA_reg[2]/D (DFFRQX2M)
                                                          0.00       2.07 r
  data arrival time                                                  2.07

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.31     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                      268.42


  Startpoint: UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/edge_cnt[0] (deserializer_Data_width8)
                                                          0.00       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U40/Y (NOR2BX1M)
                                                          0.22       0.80 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U41/Y (OAI2B2X1M)
                                                          0.20       1.01 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U42/Y (NAND4BX1M)
                                                          0.19       1.20 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U46/Y (NOR4X1M)
                                                          0.21       1.40 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U3/Y (OAI2B11X2M)
                                                          0.19       1.59 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U6/Y (NOR2X2M)
                                                          0.20       1.79 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U14/Y (NAND3X2M)
                                                          0.12       1.91 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U13/Y (OAI2BB2X1M)
                                                          0.15       2.06 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/P_DATA_reg[1]/D (DFFRQX2M)
                                                          0.00       2.06 r
  data arrival time                                                  2.06

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.31     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                      268.43


  Startpoint: UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/edge_cnt[0] (deserializer_Data_width8)
                                                          0.00       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U40/Y (NOR2BX1M)
                                                          0.22       0.80 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U41/Y (OAI2B2X1M)
                                                          0.20       1.01 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U42/Y (NAND4BX1M)
                                                          0.19       1.20 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U46/Y (NOR4X1M)
                                                          0.21       1.40 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U3/Y (OAI2B11X2M)
                                                          0.19       1.59 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U6/Y (NOR2X2M)
                                                          0.20       1.79 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U12/Y (NAND3X2M)
                                                          0.12       1.91 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U11/Y (OAI2BB2X1M)
                                                          0.14       2.05 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/P_DATA_reg[0]/D (DFFRQX2M)
                                                          0.00       2.05 r
  data arrival time                                                  2.05

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.31     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                      268.44


  Startpoint: UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/samples_registers_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/edge_cnt[0] (data_sampling)
                                                          0.00       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U16/Y (NOR2BX1M)
                                                          0.22       0.80 f
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U17/Y (OAI2B2X1M)
                                                          0.20       1.01 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U20/Y (NAND4BBX1M)
                                                          0.21       1.22 f
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U24/Y (NOR4X1M)
                                                          0.19       1.40 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U37/Y (NOR3X1M)
                                                          0.12       1.52 f
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U36/Y (NOR4X1M)
                                                          0.26       1.79 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U35/Y (CLKMX2X2M)
                                                          0.19       1.98 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/samples_registers_reg[2]/D (DFFRQX1M)
                                                          0.00       1.98 r
  data arrival time                                                  1.98

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/samples_registers_reg[2]/CK (DFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.31     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                      268.51


  Startpoint: UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/samples_counter_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/edge_cnt[0] (data_sampling)
                                                          0.00       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U16/Y (NOR2BX1M)
                                                          0.22       0.80 f
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U17/Y (OAI2B2X1M)
                                                          0.20       1.01 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U20/Y (NAND4BBX1M)
                                                          0.21       1.22 f
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U24/Y (NOR4X1M)
                                                          0.19       1.40 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U37/Y (NOR3X1M)
                                                          0.12       1.52 f
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U28/Y (OAI21BX1M)
                                                          0.23       1.75 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U25/Y (CLKXOR2X2M)
                                                          0.19       1.94 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/samples_counter_reg[0]/D (DFFRQX2M)
                                                          0.00       1.94 r
  data arrival time                                                  1.94

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/samples_counter_reg[0]/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.29     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                      268.57


  Startpoint: UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.58       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/edge_bit_counter_INST/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/edge_cnt[0] (deserializer_Data_width8)
                                                          0.00       0.58 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U40/Y (NOR2BX1M)
                                                          0.22       0.80 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U41/Y (OAI2B2X1M)
                                                          0.20       1.01 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U42/Y (NAND4BX1M)
                                                          0.19       1.20 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U46/Y (NOR4X1M)
                                                          0.21       1.40 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U3/Y (OAI2B11X2M)
                                                          0.19       1.59 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U8/Y (NAND2BX2M)
                                                          0.20       1.79 f
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/U7/Y (OAI2BB2X1M)
                                                          0.14       1.93 r
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/P_DATA_reg[7]/D (DFFRQX2M)
                                                          0.00       1.93 r
  data arrival time                                                  1.93

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_TOP_inst/RX_Top_Module_inst/deserializer_INST/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.31     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                      268.57


  Startpoint: UART_TOP_inst/RX_Top_Module_inst/FSM_INST/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/Current_State_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/Current_State_reg[0]/Q (DFFRX1M)
                                                          0.53       0.53 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U15/Y (NOR3X2M)
                                                          0.33       0.85 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U34/Y (AOI21X2M)
                                                          0.11       0.96 f
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/U13/Y (NAND2X2M)
                                                          0.07       1.03 r
  UART_TOP_inst/RX_Top_Module_inst/FSM_INST/dat_samp_en (FSM_RX)
                                                          0.00       1.03 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/dat_samp_en (data_sampling)
                                                          0.00       1.03 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U56/Y (CLKINVX1M)
                                                          0.11       1.15 f
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U54/Y (NOR3X1M)
                                                          0.30       1.44 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/U53/Y (CLKMX2X2M)
                                                          0.20       1.64 r
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/sampled_bit_reg/D (DFFRQX2M)
                                                          0.00       1.64 r
  data arrival time                                                  1.64

  clock RX_CLK (rise edge)                              271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  UART_TOP_inst/RX_Top_Module_inst/data_sampling_INST/sampled_bit_reg/CK (DFFRQX2M)
                                                          0.00     270.80 r
  library setup time                                     -0.29     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                      268.87


  Startpoint: async_fifo_inst/read_ctrl/binary_rptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_inst/UART_TX_INST/parity_calcINST/par_bit_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo_inst/read_ctrl/binary_rptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  async_fifo_inst/read_ctrl/binary_rptr_reg[0]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  async_fifo_inst/read_ctrl/raddr[0] (FIFO_RD_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       0.42 r
  async_fifo_inst/mem_ctrl/raddr[0] (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       0.42 r
  async_fifo_inst/mem_ctrl/U123/Y (BUFX2M)                0.54       0.96 r
  async_fifo_inst/mem_ctrl/U117/Y (MX4X1M)                0.45       1.41 f
  async_fifo_inst/mem_ctrl/U116/Y (MX2X2M)                0.25       1.66 f
  async_fifo_inst/mem_ctrl/rdata[5] (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.66 f
  async_fifo_inst/RD_DATA[5] (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.66 f
  UART_TOP_inst/RD_Data[5] (UART_TOP_Data_width8)         0.00       1.66 f
  UART_TOP_inst/UART_TX_INST/p_data_TOP[5] (UART_TX_Data_width_top8)
                                                          0.00       1.66 f
  UART_TOP_inst/UART_TX_INST/parity_calcINST/p_data[5] (parity_calc_Data_width8)
                                                          0.00       1.66 f
  UART_TOP_inst/UART_TX_INST/parity_calcINST/U3/Y (XOR3XLM)
                                                          0.49       2.15 f
  UART_TOP_inst/UART_TX_INST/parity_calcINST/U7/Y (XOR3XLM)
                                                          0.51       2.66 f
  UART_TOP_inst/UART_TX_INST/parity_calcINST/U5/Y (OAI2BB2X1M)
                                                          0.14       2.80 r
  UART_TOP_inst/UART_TX_INST/parity_calcINST/par_bit_reg/D (DFFRQX2M)
                                                          0.00       2.80 r
  data arrival time                                                  2.80

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_TOP_inst/UART_TX_INST/parity_calcINST/par_bit_reg/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.31    8671.49
  data required time                                              8671.49
  --------------------------------------------------------------------------
  data required time                                              8671.49
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                     8668.69


  Startpoint: async_fifo_inst/read_ctrl/binary_rptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_inst/UART_TX_INST/serializerINST/shift_reg_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo_inst/read_ctrl/binary_rptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  async_fifo_inst/read_ctrl/binary_rptr_reg[0]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  async_fifo_inst/read_ctrl/raddr[0] (FIFO_RD_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       0.42 r
  async_fifo_inst/mem_ctrl/raddr[0] (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       0.42 r
  async_fifo_inst/mem_ctrl/U123/Y (BUFX2M)                0.54       0.96 r
  async_fifo_inst/mem_ctrl/U105/Y (MX4X1M)                0.45       1.41 f
  async_fifo_inst/mem_ctrl/U104/Y (MX2X2M)                0.25       1.66 f
  async_fifo_inst/mem_ctrl/rdata[2] (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.66 f
  async_fifo_inst/RD_DATA[2] (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.66 f
  UART_TOP_inst/RD_Data[2] (UART_TOP_Data_width8)         0.00       1.66 f
  UART_TOP_inst/UART_TX_INST/p_data_TOP[2] (UART_TX_Data_width_top8)
                                                          0.00       1.66 f
  UART_TOP_inst/UART_TX_INST/serializerINST/p_data[2] (serializer_Data_width8)
                                                          0.00       1.66 f
  UART_TOP_inst/UART_TX_INST/serializerINST/U17/Y (AOI22X1M)
                                                          0.19       1.85 r
  UART_TOP_inst/UART_TX_INST/serializerINST/U16/Y (OAI2BB1X2M)
                                                          0.07       1.92 f
  UART_TOP_inst/UART_TX_INST/serializerINST/shift_reg_reg[1]/D (DFFRQX2M)
                                                          0.00       1.92 f
  data arrival time                                                  1.92

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_TOP_inst/UART_TX_INST/serializerINST/shift_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.15    8671.65
  data required time                                              8671.65
  --------------------------------------------------------------------------
  data required time                                              8671.65
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.73


  Startpoint: async_fifo_inst/read_ctrl/binary_rptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_inst/UART_TX_INST/serializerINST/shift_reg_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo_inst/read_ctrl/binary_rptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  async_fifo_inst/read_ctrl/binary_rptr_reg[0]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  async_fifo_inst/read_ctrl/raddr[0] (FIFO_RD_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       0.42 r
  async_fifo_inst/mem_ctrl/raddr[0] (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       0.42 r
  async_fifo_inst/mem_ctrl/U123/Y (BUFX2M)                0.54       0.96 r
  async_fifo_inst/mem_ctrl/U108/Y (MX4X1M)                0.45       1.41 f
  async_fifo_inst/mem_ctrl/U107/Y (MX2X2M)                0.25       1.66 f
  async_fifo_inst/mem_ctrl/rdata[3] (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.66 f
  async_fifo_inst/RD_DATA[3] (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.66 f
  UART_TOP_inst/RD_Data[3] (UART_TOP_Data_width8)         0.00       1.66 f
  UART_TOP_inst/UART_TX_INST/p_data_TOP[3] (UART_TX_Data_width_top8)
                                                          0.00       1.66 f
  UART_TOP_inst/UART_TX_INST/serializerINST/p_data[3] (serializer_Data_width8)
                                                          0.00       1.66 f
  UART_TOP_inst/UART_TX_INST/serializerINST/U19/Y (AOI22X1M)
                                                          0.19       1.85 r
  UART_TOP_inst/UART_TX_INST/serializerINST/U18/Y (OAI2BB1X2M)
                                                          0.07       1.92 f
  UART_TOP_inst/UART_TX_INST/serializerINST/shift_reg_reg[2]/D (DFFRQX2M)
                                                          0.00       1.92 f
  data arrival time                                                  1.92

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_TOP_inst/UART_TX_INST/serializerINST/shift_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.15    8671.65
  data required time                                              8671.65
  --------------------------------------------------------------------------
  data required time                                              8671.65
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.73


  Startpoint: async_fifo_inst/read_ctrl/binary_rptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_inst/UART_TX_INST/serializerINST/shift_reg_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo_inst/read_ctrl/binary_rptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  async_fifo_inst/read_ctrl/binary_rptr_reg[0]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  async_fifo_inst/read_ctrl/raddr[0] (FIFO_RD_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       0.42 r
  async_fifo_inst/mem_ctrl/raddr[0] (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       0.42 r
  async_fifo_inst/mem_ctrl/U123/Y (BUFX2M)                0.54       0.96 r
  async_fifo_inst/mem_ctrl/U111/Y (MX4X1M)                0.45       1.41 f
  async_fifo_inst/mem_ctrl/U110/Y (MX2X2M)                0.25       1.66 f
  async_fifo_inst/mem_ctrl/rdata[4] (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.66 f
  async_fifo_inst/RD_DATA[4] (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.66 f
  UART_TOP_inst/RD_Data[4] (UART_TOP_Data_width8)         0.00       1.66 f
  UART_TOP_inst/UART_TX_INST/p_data_TOP[4] (UART_TX_Data_width_top8)
                                                          0.00       1.66 f
  UART_TOP_inst/UART_TX_INST/serializerINST/p_data[4] (serializer_Data_width8)
                                                          0.00       1.66 f
  UART_TOP_inst/UART_TX_INST/serializerINST/U21/Y (AOI22X1M)
                                                          0.19       1.85 r
  UART_TOP_inst/UART_TX_INST/serializerINST/U20/Y (OAI2BB1X2M)
                                                          0.07       1.92 f
  UART_TOP_inst/UART_TX_INST/serializerINST/shift_reg_reg[3]/D (DFFRQX2M)
                                                          0.00       1.92 f
  data arrival time                                                  1.92

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_TOP_inst/UART_TX_INST/serializerINST/shift_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.15    8671.65
  data required time                                              8671.65
  --------------------------------------------------------------------------
  data required time                                              8671.65
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.74


  Startpoint: async_fifo_inst/read_ctrl/binary_rptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_inst/UART_TX_INST/serializerINST/ser_data_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo_inst/read_ctrl/binary_rptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  async_fifo_inst/read_ctrl/binary_rptr_reg[0]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  async_fifo_inst/read_ctrl/raddr[0] (FIFO_RD_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       0.42 r
  async_fifo_inst/mem_ctrl/raddr[0] (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       0.42 r
  async_fifo_inst/mem_ctrl/U123/Y (BUFX2M)                0.54       0.96 r
  async_fifo_inst/mem_ctrl/U114/Y (MX4X1M)                0.45       1.41 f
  async_fifo_inst/mem_ctrl/U113/Y (MX2X2M)                0.25       1.66 f
  async_fifo_inst/mem_ctrl/rdata[0] (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.66 f
  async_fifo_inst/RD_DATA[0] (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.66 f
  UART_TOP_inst/RD_Data[0] (UART_TOP_Data_width8)         0.00       1.66 f
  UART_TOP_inst/UART_TX_INST/p_data_TOP[0] (UART_TX_Data_width_top8)
                                                          0.00       1.66 f
  UART_TOP_inst/UART_TX_INST/serializerINST/p_data[0] (serializer_Data_width8)
                                                          0.00       1.66 f
  UART_TOP_inst/UART_TX_INST/serializerINST/U13/Y (AOI22X1M)
                                                          0.19       1.85 r
  UART_TOP_inst/UART_TX_INST/serializerINST/U12/Y (OAI2BB1X2M)
                                                          0.07       1.92 f
  UART_TOP_inst/UART_TX_INST/serializerINST/ser_data_reg/D (DFFRQX2M)
                                                          0.00       1.92 f
  data arrival time                                                  1.92

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_TOP_inst/UART_TX_INST/serializerINST/ser_data_reg/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.15    8671.65
  data required time                                              8671.65
  --------------------------------------------------------------------------
  data required time                                              8671.65
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.74


  Startpoint: async_fifo_inst/read_ctrl/binary_rptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_inst/UART_TX_INST/serializerINST/shift_reg_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo_inst/read_ctrl/binary_rptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  async_fifo_inst/read_ctrl/binary_rptr_reg[0]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  async_fifo_inst/read_ctrl/raddr[0] (FIFO_RD_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       0.42 r
  async_fifo_inst/mem_ctrl/raddr[0] (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       0.42 r
  async_fifo_inst/mem_ctrl/U123/Y (BUFX2M)                0.54       0.96 r
  async_fifo_inst/mem_ctrl/U102/Y (MX4X1M)                0.45       1.41 f
  async_fifo_inst/mem_ctrl/U101/Y (MX2X2M)                0.25       1.66 f
  async_fifo_inst/mem_ctrl/rdata[6] (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.66 f
  async_fifo_inst/RD_DATA[6] (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.66 f
  UART_TOP_inst/RD_Data[6] (UART_TOP_Data_width8)         0.00       1.66 f
  UART_TOP_inst/UART_TX_INST/p_data_TOP[6] (UART_TX_Data_width_top8)
                                                          0.00       1.66 f
  UART_TOP_inst/UART_TX_INST/serializerINST/p_data[6] (serializer_Data_width8)
                                                          0.00       1.66 f
  UART_TOP_inst/UART_TX_INST/serializerINST/U25/Y (AOI22X1M)
                                                          0.19       1.84 r
  UART_TOP_inst/UART_TX_INST/serializerINST/U24/Y (OAI2BB1X2M)
                                                          0.07       1.92 f
  UART_TOP_inst/UART_TX_INST/serializerINST/shift_reg_reg[5]/D (DFFRQX2M)
                                                          0.00       1.92 f
  data arrival time                                                  1.92

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_TOP_inst/UART_TX_INST/serializerINST/shift_reg_reg[5]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.15    8671.65
  data required time                                              8671.65
  --------------------------------------------------------------------------
  data required time                                              8671.65
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.74


  Startpoint: async_fifo_inst/read_ctrl/binary_rptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_inst/UART_TX_INST/serializerINST/shift_reg_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo_inst/read_ctrl/binary_rptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  async_fifo_inst/read_ctrl/binary_rptr_reg[0]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  async_fifo_inst/read_ctrl/raddr[0] (FIFO_RD_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       0.42 r
  async_fifo_inst/mem_ctrl/raddr[0] (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       0.42 r
  async_fifo_inst/mem_ctrl/U123/Y (BUFX2M)                0.54       0.96 r
  async_fifo_inst/mem_ctrl/U117/Y (MX4X1M)                0.45       1.41 f
  async_fifo_inst/mem_ctrl/U116/Y (MX2X2M)                0.25       1.66 f
  async_fifo_inst/mem_ctrl/rdata[5] (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.66 f
  async_fifo_inst/RD_DATA[5] (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.66 f
  UART_TOP_inst/RD_Data[5] (UART_TOP_Data_width8)         0.00       1.66 f
  UART_TOP_inst/UART_TX_INST/p_data_TOP[5] (UART_TX_Data_width_top8)
                                                          0.00       1.66 f
  UART_TOP_inst/UART_TX_INST/serializerINST/p_data[5] (serializer_Data_width8)
                                                          0.00       1.66 f
  UART_TOP_inst/UART_TX_INST/serializerINST/U23/Y (AOI22X1M)
                                                          0.19       1.84 r
  UART_TOP_inst/UART_TX_INST/serializerINST/U22/Y (OAI2BB1X2M)
                                                          0.07       1.92 f
  UART_TOP_inst/UART_TX_INST/serializerINST/shift_reg_reg[4]/D (DFFRQX2M)
                                                          0.00       1.92 f
  data arrival time                                                  1.92

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_TOP_inst/UART_TX_INST/serializerINST/shift_reg_reg[4]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.15    8671.65
  data required time                                              8671.65
  --------------------------------------------------------------------------
  data required time                                              8671.65
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.74


  Startpoint: async_fifo_inst/read_ctrl/binary_rptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_inst/UART_TX_INST/serializerINST/shift_reg_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo_inst/read_ctrl/binary_rptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  async_fifo_inst/read_ctrl/binary_rptr_reg[0]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  async_fifo_inst/read_ctrl/raddr[0] (FIFO_RD_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       0.42 r
  async_fifo_inst/mem_ctrl/raddr[0] (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       0.42 r
  async_fifo_inst/mem_ctrl/U123/Y (BUFX2M)                0.54       0.96 r
  async_fifo_inst/mem_ctrl/U120/Y (MX4X1M)                0.45       1.41 f
  async_fifo_inst/mem_ctrl/U119/Y (MX2X2M)                0.25       1.66 f
  async_fifo_inst/mem_ctrl/rdata[1] (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.66 f
  async_fifo_inst/RD_DATA[1] (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.66 f
  UART_TOP_inst/RD_Data[1] (UART_TOP_Data_width8)         0.00       1.66 f
  UART_TOP_inst/UART_TX_INST/p_data_TOP[1] (UART_TX_Data_width_top8)
                                                          0.00       1.66 f
  UART_TOP_inst/UART_TX_INST/serializerINST/p_data[1] (serializer_Data_width8)
                                                          0.00       1.66 f
  UART_TOP_inst/UART_TX_INST/serializerINST/U15/Y (AOI22X1M)
                                                          0.19       1.84 r
  UART_TOP_inst/UART_TX_INST/serializerINST/U14/Y (OAI2BB1X2M)
                                                          0.07       1.92 f
  UART_TOP_inst/UART_TX_INST/serializerINST/shift_reg_reg[0]/D (DFFRQX2M)
                                                          0.00       1.92 f
  data arrival time                                                  1.92

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_TOP_inst/UART_TX_INST/serializerINST/shift_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.15    8671.65
  data required time                                              8671.65
  --------------------------------------------------------------------------
  data required time                                              8671.65
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.74


  Startpoint: async_fifo_inst/read_ctrl/binary_rptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_inst/UART_TX_INST/serializerINST/shift_reg_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo_inst/read_ctrl/binary_rptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  async_fifo_inst/read_ctrl/binary_rptr_reg[0]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  async_fifo_inst/read_ctrl/raddr[0] (FIFO_RD_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       0.42 r
  async_fifo_inst/mem_ctrl/raddr[0] (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       0.42 r
  async_fifo_inst/mem_ctrl/U123/Y (BUFX2M)                0.54       0.96 r
  async_fifo_inst/mem_ctrl/U99/Y (MX4X1M)                 0.45       1.41 f
  async_fifo_inst/mem_ctrl/U98/Y (MX2X2M)                 0.26       1.67 f
  async_fifo_inst/mem_ctrl/rdata[7] (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       1.67 f
  async_fifo_inst/RD_DATA[7] (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       1.67 f
  UART_TOP_inst/RD_Data[7] (UART_TOP_Data_width8)         0.00       1.67 f
  UART_TOP_inst/UART_TX_INST/p_data_TOP[7] (UART_TX_Data_width_top8)
                                                          0.00       1.67 f
  UART_TOP_inst/UART_TX_INST/serializerINST/p_data[7] (serializer_Data_width8)
                                                          0.00       1.67 f
  UART_TOP_inst/UART_TX_INST/serializerINST/U27/Y (NAND2X2M)
                                                          0.07       1.74 r
  UART_TOP_inst/UART_TX_INST/serializerINST/U26/Y (OAI2BB1X2M)
                                                          0.05       1.79 f
  UART_TOP_inst/UART_TX_INST/serializerINST/shift_reg_reg[6]/D (DFFRQX2M)
                                                          0.00       1.79 f
  data arrival time                                                  1.79

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_TOP_inst/UART_TX_INST/serializerINST/shift_reg_reg[6]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.15    8671.65
  data required time                                              8671.65
  --------------------------------------------------------------------------
  data required time                                              8671.65
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.86


  Startpoint: UART_TOP_inst/UART_TX_INST/serializerINST/counter_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_inst/UART_TX_INST/serializerINST/counter_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_INST/serializerINST/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_INST/serializerINST/counter_reg[0]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  UART_TOP_inst/UART_TX_INST/serializerINST/U6/Y (OR3X2M)
                                                          0.36       0.88 f
  UART_TOP_inst/UART_TX_INST/serializerINST/U9/Y (NOR2BX2M)
                                                          0.12       1.00 r
  UART_TOP_inst/UART_TX_INST/serializerINST/U8/Y (BUFX2M)
                                                          0.23       1.23 r
  UART_TOP_inst/UART_TX_INST/serializerINST/U3/Y (NOR2X2M)
                                                          0.13       1.35 f
  UART_TOP_inst/UART_TX_INST/serializerINST/U7/Y (NOR2X2M)
                                                          0.10       1.46 r
  UART_TOP_inst/UART_TX_INST/serializerINST/counter_reg[0]/D (DFFRQX2M)
                                                          0.00       1.46 r
  data arrival time                                                  1.46

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_TOP_inst/UART_TX_INST/serializerINST/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.30    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.05


  Startpoint: async_fifo_inst/read_ctrl/rptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: async_fifo_inst/read_ctrl/binary_rptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo_inst/read_ctrl/rptr_reg[3]/CK (DFFRQX2M)     0.00       0.00 r
  async_fifo_inst/read_ctrl/rptr_reg[3]/Q (DFFRQX2M)      0.48       0.48 f
  async_fifo_inst/read_ctrl/U11/Y (XNOR2X2M)              0.17       0.65 f
  async_fifo_inst/read_ctrl/U10/Y (NAND4X2M)              0.13       0.77 r
  async_fifo_inst/read_ctrl/U15/Y (NAND2X2M)              0.09       0.87 f
  async_fifo_inst/read_ctrl/U5/Y (NOR2BX2M)               0.15       1.01 r
  async_fifo_inst/read_ctrl/U14/Y (NAND2X2M)              0.09       1.11 f
  async_fifo_inst/read_ctrl/U8/Y (NAND2BX2M)              0.19       1.30 f
  async_fifo_inst/read_ctrl/U7/Y (XNOR2X2M)               0.13       1.43 r
  async_fifo_inst/read_ctrl/binary_rptr_reg[3]/D (DFFRQX2M)
                                                          0.00       1.43 r
  data arrival time                                                  1.43

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  async_fifo_inst/read_ctrl/binary_rptr_reg[3]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.31    8671.49
  data required time                                              8671.49
  --------------------------------------------------------------------------
  data required time                                              8671.49
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.06


  Startpoint: UART_TOP_inst/UART_TX_INST/serializerINST/counter_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_inst/UART_TX_INST/serializerINST/ser_done_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_INST/serializerINST/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_INST/serializerINST/counter_reg[0]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  UART_TOP_inst/UART_TX_INST/serializerINST/U6/Y (OR3X2M)
                                                          0.36       0.88 f
  UART_TOP_inst/UART_TX_INST/serializerINST/U9/Y (NOR2BX2M)
                                                          0.12       1.00 r
  UART_TOP_inst/UART_TX_INST/serializerINST/U8/Y (BUFX2M)
                                                          0.23       1.23 r
  UART_TOP_inst/UART_TX_INST/serializerINST/U11/Y (AOI32X1M)
                                                          0.12       1.34 f
  UART_TOP_inst/UART_TX_INST/serializerINST/U10/Y (INVX2M)
                                                          0.08       1.42 r
  UART_TOP_inst/UART_TX_INST/serializerINST/ser_done_reg/D (DFFRQX2M)
                                                          0.00       1.42 r
  data arrival time                                                  1.42

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_TOP_inst/UART_TX_INST/serializerINST/ser_done_reg/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.09


  Startpoint: async_fifo_inst/read_ctrl/rptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: async_fifo_inst/read_ctrl/binary_rptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo_inst/read_ctrl/rptr_reg[3]/CK (DFFRQX2M)     0.00       0.00 r
  async_fifo_inst/read_ctrl/rptr_reg[3]/Q (DFFRQX2M)      0.48       0.48 f
  async_fifo_inst/read_ctrl/U11/Y (XNOR2X2M)              0.17       0.65 f
  async_fifo_inst/read_ctrl/U10/Y (NAND4X2M)              0.13       0.77 r
  async_fifo_inst/read_ctrl/U15/Y (NAND2X2M)              0.09       0.87 f
  async_fifo_inst/read_ctrl/U5/Y (NOR2BX2M)               0.15       1.01 r
  async_fifo_inst/read_ctrl/U14/Y (NAND2X2M)              0.09       1.11 f
  async_fifo_inst/read_ctrl/U6/Y (XNOR2X2M)               0.15       1.26 r
  async_fifo_inst/read_ctrl/binary_rptr_reg[2]/D (DFFRQX2M)
                                                          0.00       1.26 r
  data arrival time                                                  1.26

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  async_fifo_inst/read_ctrl/binary_rptr_reg[2]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.31    8671.49
  data required time                                              8671.49
  --------------------------------------------------------------------------
  data required time                                              8671.49
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.23


  Startpoint: async_fifo_inst/read_ctrl/rptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: async_fifo_inst/read_ctrl/binary_rptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo_inst/read_ctrl/rptr_reg[3]/CK (DFFRQX2M)     0.00       0.00 r
  async_fifo_inst/read_ctrl/rptr_reg[3]/Q (DFFRQX2M)      0.48       0.48 f
  async_fifo_inst/read_ctrl/U11/Y (XNOR2X2M)              0.17       0.65 f
  async_fifo_inst/read_ctrl/U10/Y (NAND4X2M)              0.13       0.77 r
  async_fifo_inst/read_ctrl/U15/Y (NAND2X2M)              0.09       0.87 f
  async_fifo_inst/read_ctrl/U5/Y (NOR2BX2M)               0.15       1.01 r
  async_fifo_inst/read_ctrl/U16/Y (CLKXOR2X2M)            0.23       1.24 r
  async_fifo_inst/read_ctrl/binary_rptr_reg[1]/D (DFFRQX2M)
                                                          0.00       1.24 r
  data arrival time                                                  1.24

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  async_fifo_inst/read_ctrl/binary_rptr_reg[1]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.26


  Startpoint: async_fifo_inst/read_ctrl/binary_rptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: async_fifo_inst/read_ctrl/rptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo_inst/read_ctrl/binary_rptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  async_fifo_inst/read_ctrl/binary_rptr_reg[1]/Q (DFFRQX2M)
                                                          0.83       0.83 r
  async_fifo_inst/read_ctrl/U18/Y (CLKXOR2X2M)            0.36       1.19 r
  async_fifo_inst/read_ctrl/rptr_reg[1]/D (DFFRQX2M)      0.00       1.19 r
  data arrival time                                                  1.19

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  async_fifo_inst/read_ctrl/rptr_reg[1]/CK (DFFRQX2M)     0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.32


  Startpoint: async_fifo_inst/read_ctrl/rptr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: async_fifo_inst/read_ctrl/binary_rptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo_inst/read_ctrl/rptr_reg[2]/CK (DFFRQX2M)     0.00       0.00 r
  async_fifo_inst/read_ctrl/rptr_reg[2]/Q (DFFRQX2M)      0.48       0.48 f
  async_fifo_inst/read_ctrl/U12/Y (XNOR2X2M)              0.14       0.62 r
  async_fifo_inst/read_ctrl/U10/Y (NAND4X2M)              0.18       0.80 f
  async_fifo_inst/read_ctrl/U15/Y (NAND2X2M)              0.12       0.92 r
  async_fifo_inst/read_ctrl/U9/Y (XNOR2X2M)               0.16       1.09 r
  async_fifo_inst/read_ctrl/binary_rptr_reg[0]/D (DFFRQX2M)
                                                          0.00       1.09 r
  data arrival time                                                  1.09

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  async_fifo_inst/read_ctrl/binary_rptr_reg[0]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.31    8671.49
  data required time                                              8671.49
  --------------------------------------------------------------------------
  data required time                                              8671.49
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.40


  Startpoint: async_fifo_inst/read_ctrl/binary_rptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: async_fifo_inst/read_ctrl/rptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo_inst/read_ctrl/binary_rptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  async_fifo_inst/read_ctrl/binary_rptr_reg[1]/Q (DFFRQX2M)
                                                          0.83       0.83 r
  async_fifo_inst/read_ctrl/U17/Y (CLKXOR2X2M)            0.25       1.08 r
  async_fifo_inst/read_ctrl/rptr_reg[0]/D (DFFRQX2M)      0.00       1.08 r
  data arrival time                                                  1.08

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  async_fifo_inst/read_ctrl/rptr_reg[0]/CK (DFFRQX2M)     0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.43


  Startpoint: async_fifo_inst/read_ctrl/rptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_inst/UART_TX_INST/FSMINST/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo_inst/read_ctrl/rptr_reg[3]/CK (DFFRQX2M)     0.00       0.00 r
  async_fifo_inst/read_ctrl/rptr_reg[3]/Q (DFFRQX2M)      0.48       0.48 f
  async_fifo_inst/read_ctrl/U11/Y (XNOR2X2M)              0.17       0.65 f
  async_fifo_inst/read_ctrl/U10/Y (NAND4X2M)              0.13       0.77 r
  async_fifo_inst/read_ctrl/U3/Y (INVX2M)                 0.06       0.83 f
  async_fifo_inst/read_ctrl/rempty (FIFO_RD_ADDR_WIDTH4_DATA_WIDTH8)
                                                          0.00       0.83 f
  async_fifo_inst/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                                          0.00       0.83 f
  UART_TOP_inst/F_EMPTY_VALID (UART_TOP_Data_width8)      0.00       0.83 f
  UART_TOP_inst/U1/Y (INVX2M)                             0.07       0.90 r
  UART_TOP_inst/UART_TX_INST/data_valid_TOP (UART_TX_Data_width_top8)
                                                          0.00       0.90 r
  UART_TOP_inst/UART_TX_INST/FSMINST/data_valid (FSM)     0.00       0.90 r
  UART_TOP_inst/UART_TX_INST/FSMINST/U10/Y (NAND3X2M)     0.10       0.99 f
  UART_TOP_inst/UART_TX_INST/FSMINST/U9/Y (OAI21X2M)      0.06       1.06 r
  UART_TOP_inst/UART_TX_INST/FSMINST/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       1.06 r
  data arrival time                                                  1.06

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_TOP_inst/UART_TX_INST/FSMINST/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.30    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.44


  Startpoint: async_fifo_inst/read_ctrl/binary_rptr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: async_fifo_inst/read_ctrl/rptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo_inst/read_ctrl/binary_rptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  async_fifo_inst/read_ctrl/binary_rptr_reg[2]/Q (DFFRQX2M)
                                                          0.63       0.63 f
  async_fifo_inst/read_ctrl/U19/Y (CLKXOR2X2M)            0.30       0.93 r
  async_fifo_inst/read_ctrl/rptr_reg[2]/D (DFFRQX2M)      0.00       0.93 r
  data arrival time                                                  0.93

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  async_fifo_inst/read_ctrl/rptr_reg[2]/CK (DFFRQX2M)     0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.58


  Startpoint: UART_TOP_inst/UART_TX_INST/serializerINST/counter_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_inst/UART_TX_INST/serializerINST/counter_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_INST/serializerINST/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_INST/serializerINST/counter_reg[0]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  UART_TOP_inst/UART_TX_INST/serializerINST/U28/Y (CLKXOR2X2M)
                                                          0.26       0.78 r
  UART_TOP_inst/UART_TX_INST/serializerINST/counter_reg[1]/D (DFFRQX2M)
                                                          0.00       0.78 r
  data arrival time                                                  0.78

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_TOP_inst/UART_TX_INST/serializerINST/counter_reg[1]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.73


  Startpoint: UART_TOP_inst/UART_TX_INST/serializerINST/counter_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_inst/UART_TX_INST/serializerINST/counter_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_INST/serializerINST/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_INST/serializerINST/counter_reg[0]/Q (DFFRQX2M)
                                                          0.52       0.52 f
  UART_TOP_inst/UART_TX_INST/serializerINST/U5/Y (NAND2X2M)
                                                          0.09       0.60 r
  UART_TOP_inst/UART_TX_INST/serializerINST/U4/Y (XNOR2X2M)
                                                          0.15       0.76 r
  UART_TOP_inst/UART_TX_INST/serializerINST/counter_reg[2]/D (DFFRQX2M)
                                                          0.00       0.76 r
  data arrival time                                                  0.76

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_TOP_inst/UART_TX_INST/serializerINST/counter_reg[2]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.31    8671.49
  data required time                                              8671.49
  --------------------------------------------------------------------------
  data required time                                              8671.49
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.73


  Startpoint: UART_TOP_inst/UART_TX_INST/FSMINST/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Pulse_Gen_inst/Flop1_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_INST/FSMINST/current_state_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_INST/FSMINST/current_state_reg[2]/QN (DFFRX1M)
                                                          0.42       0.42 r
  UART_TOP_inst/UART_TX_INST/FSMINST/U5/Y (NAND2X2M)      0.15       0.58 f
  UART_TOP_inst/UART_TX_INST/FSMINST/U7/Y (OAI21X2M)      0.09       0.67 r
  UART_TOP_inst/UART_TX_INST/FSMINST/busy (FSM)           0.00       0.67 r
  UART_TOP_inst/UART_TX_INST/busy_TOP (UART_TX_Data_width_top8)
                                                          0.00       0.67 r
  UART_TOP_inst/BUSY (UART_TOP_Data_width8)               0.00       0.67 r
  Pulse_Gen_inst/LVL_SIG (Pulse_Gen)                      0.00       0.67 r
  Pulse_Gen_inst/Flop1_reg/D (DFFRQX2M)                   0.00       0.67 r
  data arrival time                                                  0.67

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  Pulse_Gen_inst/Flop1_reg/CK (DFFRQX2M)                  0.00    8671.80 r
  library setup time                                     -0.31    8671.49
  data required time                                              8671.49
  --------------------------------------------------------------------------
  data required time                                              8671.49
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.82


  Startpoint: UART_TOP_inst/UART_TX_INST/FSMINST/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_inst/UART_TX_INST/FSMINST/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_INST/FSMINST/current_state_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_INST/FSMINST/current_state_reg[2]/QN (DFFRX1M)
                                                          0.42       0.42 r
  UART_TOP_inst/UART_TX_INST/FSMINST/U5/Y (NAND2X2M)      0.15       0.58 f
  UART_TOP_inst/UART_TX_INST/FSMINST/U3/Y (NAND2X2M)      0.09       0.67 r
  UART_TOP_inst/UART_TX_INST/FSMINST/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       0.67 r
  data arrival time                                                  0.67

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_TOP_inst/UART_TX_INST/FSMINST/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.84


  Startpoint: UART_TOP_inst/UART_TX_INST/FSMINST/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_inst/UART_TX_INST/FSMINST/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_INST/FSMINST/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_INST/FSMINST/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  UART_TOP_inst/UART_TX_INST/FSMINST/U6/Y (NAND2X2M)      0.11       0.52 f
  UART_TOP_inst/UART_TX_INST/FSMINST/U8/Y (AOI21X2M)      0.11       0.63 r
  UART_TOP_inst/UART_TX_INST/FSMINST/current_state_reg[2]/D (DFFRX1M)
                                                          0.00       0.63 r
  data arrival time                                                  0.63

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  UART_TOP_inst/UART_TX_INST/FSMINST/current_state_reg[2]/CK (DFFRX1M)
                                                          0.00    8671.80 r
  library setup time                                     -0.24    8671.56
  data required time                                              8671.56
  --------------------------------------------------------------------------
  data required time                                              8671.56
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.92


  Startpoint: async_fifo_inst/read_ctrl/binary_rptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: async_fifo_inst/read_ctrl/rptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo_inst/read_ctrl/binary_rptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  async_fifo_inst/read_ctrl/binary_rptr_reg[3]/Q (DFFRQX2M)
                                                          0.41       0.41 r
  async_fifo_inst/read_ctrl/rptr_reg[3]/D (DFFRQX2M)      0.00       0.41 r
  data arrival time                                                  0.41

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  async_fifo_inst/read_ctrl/rptr_reg[3]/CK (DFFRQX2M)     0.00    8671.80 r
  library setup time                                     -0.30    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.09


  Startpoint: Pulse_Gen_inst/Flop1_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Pulse_Gen_inst/Flop2_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Pulse_Gen_inst/Flop1_reg/CK (DFFRQX2M)                  0.00       0.00 r
  Pulse_Gen_inst/Flop1_reg/Q (DFFRQX2M)                   0.37       0.37 r
  Pulse_Gen_inst/Flop2_reg/D (DFFRQX2M)                   0.00       0.37 r
  data arrival time                                                  0.37

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  Pulse_Gen_inst/Flop2_reg/CK (DFFRQX2M)                  0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.13


  Startpoint: async_fifo_inst/sync_wptr_to_rclk/FF_inside_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: async_fifo_inst/sync_wptr_to_rclk/q2_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo_inst/sync_wptr_to_rclk/FF_inside_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  async_fifo_inst/sync_wptr_to_rclk/FF_inside_reg[3]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  async_fifo_inst/sync_wptr_to_rclk/q2_ptr_reg[3]/D (DFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  async_fifo_inst/sync_wptr_to_rclk/q2_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.15


  Startpoint: async_fifo_inst/sync_wptr_to_rclk/FF_inside_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: async_fifo_inst/sync_wptr_to_rclk/q2_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo_inst/sync_wptr_to_rclk/FF_inside_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  async_fifo_inst/sync_wptr_to_rclk/FF_inside_reg[2]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  async_fifo_inst/sync_wptr_to_rclk/q2_ptr_reg[2]/D (DFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  async_fifo_inst/sync_wptr_to_rclk/q2_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.15


  Startpoint: async_fifo_inst/sync_wptr_to_rclk/FF_inside_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: async_fifo_inst/sync_wptr_to_rclk/q2_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo_inst/sync_wptr_to_rclk/FF_inside_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  async_fifo_inst/sync_wptr_to_rclk/FF_inside_reg[1]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  async_fifo_inst/sync_wptr_to_rclk/q2_ptr_reg[1]/D (DFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  async_fifo_inst/sync_wptr_to_rclk/q2_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.15


  Startpoint: async_fifo_inst/sync_wptr_to_rclk/FF_inside_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: async_fifo_inst/sync_wptr_to_rclk/q2_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  async_fifo_inst/sync_wptr_to_rclk/FF_inside_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  async_fifo_inst/sync_wptr_to_rclk/FF_inside_reg[0]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  async_fifo_inst/sync_wptr_to_rclk/q2_ptr_reg[0]/D (DFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock TX_CLK (rise edge)                             8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  async_fifo_inst/sync_wptr_to_rclk/q2_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00    8671.80 r
  library setup time                                     -0.29    8671.51
  data required time                                              8671.51
  --------------------------------------------------------------------------
  data required time                                              8671.51
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.15


  Startpoint: ClkDiv_TX_inst/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_TX_inst/div_clk_internal_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_TX_inst/counter_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  ClkDiv_TX_inst/counter_reg[3]/Q (DFFRQX2M)              0.49       0.49 f
  ClkDiv_TX_inst/U59/Y (CLKXOR2X2M)                       0.23       0.72 f
  ClkDiv_TX_inst/U58/Y (NOR4X1M)                          0.27       0.99 r
  ClkDiv_TX_inst/U57/Y (CLKNAND2X2M)                      0.11       1.11 f
  ClkDiv_TX_inst/U56/Y (MXI2X1M)                          0.13       1.24 r
  ClkDiv_TX_inst/U55/Y (NOR2BX1M)                         0.21       1.45 r
  ClkDiv_TX_inst/U53/Y (AOI32X1M)                         0.11       1.56 f
  ClkDiv_TX_inst/U6/Y (NAND3X2M)                          0.23       1.79 r
  ClkDiv_TX_inst/U44/Y (OAI21X1M)                         0.12       1.91 f
  ClkDiv_TX_inst/U43/Y (MXI2X1M)                          0.11       2.02 r
  ClkDiv_TX_inst/div_clk_internal_reg/D (DFFRQX2M)        0.00       2.02 r
  data arrival time                                                  2.02

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_TX_inst/div_clk_internal_reg/CK (DFFRQX2M)       0.00     270.80 r
  library setup time                                     -0.31     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                      268.47


  Startpoint: ClkDiv_TX_inst/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_TX_inst/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_TX_inst/counter_reg[1]/CK (DFFRQX2M)             0.00       0.00 r
  ClkDiv_TX_inst/counter_reg[1]/Q (DFFRQX2M)              0.50       0.50 f
  ClkDiv_TX_inst/r86/A[1] (ClkDiv_DivRatio_Width8_1_DW01_inc_0)
                                                          0.00       0.50 f
  ClkDiv_TX_inst/r86/U1_1_1/CO (ADDHX1M)                  0.21       0.71 f
  ClkDiv_TX_inst/r86/U1_1_2/CO (ADDHX1M)                  0.19       0.90 f
  ClkDiv_TX_inst/r86/U1_1_3/CO (ADDHX1M)                  0.19       1.10 f
  ClkDiv_TX_inst/r86/U1_1_4/CO (ADDHX1M)                  0.19       1.29 f
  ClkDiv_TX_inst/r86/U1_1_5/CO (ADDHX1M)                  0.19       1.48 f
  ClkDiv_TX_inst/r86/U1_1_6/CO (ADDHX1M)                  0.20       1.68 f
  ClkDiv_TX_inst/r86/U1/Y (CLKXOR2X2M)                    0.18       1.86 r
  ClkDiv_TX_inst/r86/SUM[7] (ClkDiv_DivRatio_Width8_1_DW01_inc_0)
                                                          0.00       1.86 r
  ClkDiv_TX_inst/U45/Y (NOR2BX1M)                         0.13       1.99 r
  ClkDiv_TX_inst/counter_reg[7]/D (DFFRQX2M)              0.00       1.99 r
  data arrival time                                                  1.99

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_TX_inst/counter_reg[7]/CK (DFFRQX2M)             0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                      268.51


  Startpoint: ClkDiv_RX_inst/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_RX_inst/div_clk_internal_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_RX_inst/counter_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  ClkDiv_RX_inst/counter_reg[3]/Q (DFFRQX2M)              0.49       0.49 f
  ClkDiv_RX_inst/U57/Y (CLKXOR2X2M)                       0.23       0.72 f
  ClkDiv_RX_inst/U56/Y (NOR4X1M)                          0.27       0.99 r
  ClkDiv_RX_inst/U55/Y (CLKNAND2X2M)                      0.11       1.11 f
  ClkDiv_RX_inst/U54/Y (MXI2X1M)                          0.13       1.24 r
  ClkDiv_RX_inst/U53/Y (AND2X1M)                          0.18       1.41 r
  ClkDiv_RX_inst/U52/Y (AOI32X1M)                         0.09       1.50 f
  ClkDiv_RX_inst/U7/Y (NAND3X2M)                          0.23       1.73 r
  ClkDiv_RX_inst/U43/Y (OAI21X1M)                         0.12       1.85 f
  ClkDiv_RX_inst/U41/Y (MXI2X1M)                          0.13       1.98 r
  ClkDiv_RX_inst/div_clk_internal_reg/D (DFFRQX2M)        0.00       1.98 r
  data arrival time                                                  1.98

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_RX_inst/div_clk_internal_reg/CK (DFFRQX2M)       0.00     270.80 r
  library setup time                                     -0.31     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                      268.51


  Startpoint: ClkDiv_RX_inst/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_RX_inst/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_RX_inst/counter_reg[1]/CK (DFFRQX2M)             0.00       0.00 r
  ClkDiv_RX_inst/counter_reg[1]/Q (DFFRQX2M)              0.49       0.49 f
  ClkDiv_RX_inst/r86/A[1] (ClkDiv_DivRatio_Width8_0_DW01_inc_0)
                                                          0.00       0.49 f
  ClkDiv_RX_inst/r86/U1_1_1/CO (ADDHX1M)                  0.20       0.70 f
  ClkDiv_RX_inst/r86/U1_1_2/CO (ADDHX1M)                  0.19       0.89 f
  ClkDiv_RX_inst/r86/U1_1_3/CO (ADDHX1M)                  0.19       1.09 f
  ClkDiv_RX_inst/r86/U1_1_4/CO (ADDHX1M)                  0.19       1.28 f
  ClkDiv_RX_inst/r86/U1_1_5/CO (ADDHX1M)                  0.19       1.47 f
  ClkDiv_RX_inst/r86/U1_1_6/CO (ADDHX1M)                  0.20       1.67 f
  ClkDiv_RX_inst/r86/U1/Y (CLKXOR2X2M)                    0.18       1.85 r
  ClkDiv_RX_inst/r86/SUM[7] (ClkDiv_DivRatio_Width8_0_DW01_inc_0)
                                                          0.00       1.85 r
  ClkDiv_RX_inst/U44/Y (NOR2BX1M)                         0.13       1.98 r
  ClkDiv_RX_inst/counter_reg[7]/D (DFFRQX2M)              0.00       1.98 r
  data arrival time                                                  1.98

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_RX_inst/counter_reg[7]/CK (DFFRQX2M)             0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                      268.52


  Startpoint: ClkDiv_TX_inst/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_TX_inst/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_TX_inst/counter_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  ClkDiv_TX_inst/counter_reg[3]/Q (DFFRQX2M)              0.49       0.49 f
  ClkDiv_TX_inst/U76/Y (XNOR2X1M)                         0.13       0.63 f
  ClkDiv_TX_inst/U75/Y (AND4X1M)                          0.31       0.94 f
  ClkDiv_TX_inst/U68/Y (CLKNAND2X2M)                      0.07       1.01 r
  ClkDiv_TX_inst/U56/Y (MXI2X1M)                          0.08       1.09 f
  ClkDiv_TX_inst/U55/Y (NOR2BX1M)                         0.20       1.29 f
  ClkDiv_TX_inst/U53/Y (AOI32X1M)                         0.17       1.46 r
  ClkDiv_TX_inst/U6/Y (NAND3X2M)                          0.24       1.70 f
  ClkDiv_TX_inst/U52/Y (OR2X1M)                           0.27       1.97 f
  ClkDiv_TX_inst/counter_reg[0]/D (DFFSQX2M)              0.00       1.97 f
  data arrival time                                                  1.97

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_TX_inst/counter_reg[0]/CK (DFFSQX2M)             0.00     270.80 r
  library setup time                                     -0.24     270.56
  data required time                                               270.56
  --------------------------------------------------------------------------
  data required time                                               270.56
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                      268.59


  Startpoint: ClkDiv_RX_inst/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_RX_inst/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_RX_inst/counter_reg[0]/CK (DFFSQX2M)             0.00       0.00 r
  ClkDiv_RX_inst/counter_reg[0]/Q (DFFSQX2M)              0.48       0.48 f
  ClkDiv_RX_inst/U68/Y (XNOR2X1M)                         0.14       0.62 f
  ClkDiv_RX_inst/U67/Y (AND4X1M)                          0.32       0.94 f
  ClkDiv_RX_inst/U66/Y (CLKNAND2X2M)                      0.06       1.00 r
  ClkDiv_RX_inst/U54/Y (MXI2X1M)                          0.08       1.09 f
  ClkDiv_RX_inst/U53/Y (AND2X1M)                          0.21       1.29 f
  ClkDiv_RX_inst/U52/Y (AOI32X1M)                         0.17       1.46 r
  ClkDiv_RX_inst/U7/Y (NAND3X2M)                          0.24       1.70 f
  ClkDiv_RX_inst/U51/Y (OR2X1M)                           0.27       1.97 f
  ClkDiv_RX_inst/counter_reg[0]/D (DFFSQX2M)              0.00       1.97 f
  data arrival time                                                  1.97

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_RX_inst/counter_reg[0]/CK (DFFSQX2M)             0.00     270.80 r
  library setup time                                     -0.24     270.56
  data required time                                               270.56
  --------------------------------------------------------------------------
  data required time                                               270.56
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                      268.59


  Startpoint: ClkDiv_TX_inst/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_TX_inst/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_TX_inst/counter_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  ClkDiv_TX_inst/counter_reg[3]/Q (DFFRQX2M)              0.49       0.49 f
  ClkDiv_TX_inst/U59/Y (CLKXOR2X2M)                       0.23       0.72 f
  ClkDiv_TX_inst/U58/Y (NOR4X1M)                          0.27       0.99 r
  ClkDiv_TX_inst/U57/Y (CLKNAND2X2M)                      0.11       1.11 f
  ClkDiv_TX_inst/U56/Y (MXI2X1M)                          0.13       1.24 r
  ClkDiv_TX_inst/U55/Y (NOR2BX1M)                         0.21       1.45 r
  ClkDiv_TX_inst/U42/Y (AOI21X1M)                         0.07       1.52 f
  ClkDiv_TX_inst/U41/Y (NAND3X1M)                         0.11       1.63 r
  ClkDiv_TX_inst/U40/Y (NAND3X1M)                         0.12       1.75 f
  ClkDiv_TX_inst/U39/Y (MXI2X1M)                          0.12       1.87 r
  ClkDiv_TX_inst/flag_reg/D (DFFRQX2M)                    0.00       1.87 r
  data arrival time                                                  1.87

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_TX_inst/flag_reg/CK (DFFRQX2M)                   0.00     270.80 r
  library setup time                                     -0.31     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                      268.62


  Startpoint: ClkDiv_TX_inst/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_TX_inst/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_TX_inst/counter_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  ClkDiv_TX_inst/counter_reg[3]/Q (DFFRQX2M)              0.49       0.49 f
  ClkDiv_TX_inst/U76/Y (XNOR2X1M)                         0.13       0.63 f
  ClkDiv_TX_inst/U75/Y (AND4X1M)                          0.31       0.94 f
  ClkDiv_TX_inst/U68/Y (CLKNAND2X2M)                      0.07       1.01 r
  ClkDiv_TX_inst/U56/Y (MXI2X1M)                          0.08       1.09 f
  ClkDiv_TX_inst/U55/Y (NOR2BX1M)                         0.20       1.29 f
  ClkDiv_TX_inst/U53/Y (AOI32X1M)                         0.17       1.46 r
  ClkDiv_TX_inst/U6/Y (NAND3X2M)                          0.24       1.70 f
  ClkDiv_TX_inst/U46/Y (NOR2BX1M)                         0.14       1.85 r
  ClkDiv_TX_inst/counter_reg[6]/D (DFFRQX2M)              0.00       1.85 r
  data arrival time                                                  1.85

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_TX_inst/counter_reg[6]/CK (DFFRQX2M)             0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                      268.65


  Startpoint: ClkDiv_TX_inst/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_TX_inst/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_TX_inst/counter_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  ClkDiv_TX_inst/counter_reg[3]/Q (DFFRQX2M)              0.49       0.49 f
  ClkDiv_TX_inst/U76/Y (XNOR2X1M)                         0.13       0.63 f
  ClkDiv_TX_inst/U75/Y (AND4X1M)                          0.31       0.94 f
  ClkDiv_TX_inst/U68/Y (CLKNAND2X2M)                      0.07       1.01 r
  ClkDiv_TX_inst/U56/Y (MXI2X1M)                          0.08       1.09 f
  ClkDiv_TX_inst/U55/Y (NOR2BX1M)                         0.20       1.29 f
  ClkDiv_TX_inst/U53/Y (AOI32X1M)                         0.17       1.46 r
  ClkDiv_TX_inst/U6/Y (NAND3X2M)                          0.24       1.70 f
  ClkDiv_TX_inst/U47/Y (NOR2BX1M)                         0.14       1.85 r
  ClkDiv_TX_inst/counter_reg[5]/D (DFFRQX2M)              0.00       1.85 r
  data arrival time                                                  1.85

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_TX_inst/counter_reg[5]/CK (DFFRQX2M)             0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                      268.65


  Startpoint: ClkDiv_TX_inst/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_TX_inst/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_TX_inst/counter_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  ClkDiv_TX_inst/counter_reg[3]/Q (DFFRQX2M)              0.49       0.49 f
  ClkDiv_TX_inst/U76/Y (XNOR2X1M)                         0.13       0.63 f
  ClkDiv_TX_inst/U75/Y (AND4X1M)                          0.31       0.94 f
  ClkDiv_TX_inst/U68/Y (CLKNAND2X2M)                      0.07       1.01 r
  ClkDiv_TX_inst/U56/Y (MXI2X1M)                          0.08       1.09 f
  ClkDiv_TX_inst/U55/Y (NOR2BX1M)                         0.20       1.29 f
  ClkDiv_TX_inst/U53/Y (AOI32X1M)                         0.17       1.46 r
  ClkDiv_TX_inst/U6/Y (NAND3X2M)                          0.24       1.70 f
  ClkDiv_TX_inst/U48/Y (NOR2BX1M)                         0.14       1.85 r
  ClkDiv_TX_inst/counter_reg[4]/D (DFFRQX2M)              0.00       1.85 r
  data arrival time                                                  1.85

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_TX_inst/counter_reg[4]/CK (DFFRQX2M)             0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                      268.65


  Startpoint: ClkDiv_TX_inst/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_TX_inst/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_TX_inst/counter_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  ClkDiv_TX_inst/counter_reg[3]/Q (DFFRQX2M)              0.49       0.49 f
  ClkDiv_TX_inst/U76/Y (XNOR2X1M)                         0.13       0.63 f
  ClkDiv_TX_inst/U75/Y (AND4X1M)                          0.31       0.94 f
  ClkDiv_TX_inst/U68/Y (CLKNAND2X2M)                      0.07       1.01 r
  ClkDiv_TX_inst/U56/Y (MXI2X1M)                          0.08       1.09 f
  ClkDiv_TX_inst/U55/Y (NOR2BX1M)                         0.20       1.29 f
  ClkDiv_TX_inst/U53/Y (AOI32X1M)                         0.17       1.46 r
  ClkDiv_TX_inst/U6/Y (NAND3X2M)                          0.24       1.70 f
  ClkDiv_TX_inst/U49/Y (NOR2BX1M)                         0.14       1.85 r
  ClkDiv_TX_inst/counter_reg[3]/D (DFFRQX2M)              0.00       1.85 r
  data arrival time                                                  1.85

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_TX_inst/counter_reg[3]/CK (DFFRQX2M)             0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                      268.65


  Startpoint: ClkDiv_TX_inst/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_TX_inst/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_TX_inst/counter_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  ClkDiv_TX_inst/counter_reg[3]/Q (DFFRQX2M)              0.49       0.49 f
  ClkDiv_TX_inst/U76/Y (XNOR2X1M)                         0.13       0.63 f
  ClkDiv_TX_inst/U75/Y (AND4X1M)                          0.31       0.94 f
  ClkDiv_TX_inst/U68/Y (CLKNAND2X2M)                      0.07       1.01 r
  ClkDiv_TX_inst/U56/Y (MXI2X1M)                          0.08       1.09 f
  ClkDiv_TX_inst/U55/Y (NOR2BX1M)                         0.20       1.29 f
  ClkDiv_TX_inst/U53/Y (AOI32X1M)                         0.17       1.46 r
  ClkDiv_TX_inst/U6/Y (NAND3X2M)                          0.24       1.70 f
  ClkDiv_TX_inst/U50/Y (NOR2BX1M)                         0.14       1.85 r
  ClkDiv_TX_inst/counter_reg[2]/D (DFFRQX2M)              0.00       1.85 r
  data arrival time                                                  1.85

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_TX_inst/counter_reg[2]/CK (DFFRQX2M)             0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                      268.65


  Startpoint: ClkDiv_TX_inst/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_TX_inst/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_TX_inst/counter_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  ClkDiv_TX_inst/counter_reg[3]/Q (DFFRQX2M)              0.49       0.49 f
  ClkDiv_TX_inst/U76/Y (XNOR2X1M)                         0.13       0.63 f
  ClkDiv_TX_inst/U75/Y (AND4X1M)                          0.31       0.94 f
  ClkDiv_TX_inst/U68/Y (CLKNAND2X2M)                      0.07       1.01 r
  ClkDiv_TX_inst/U56/Y (MXI2X1M)                          0.08       1.09 f
  ClkDiv_TX_inst/U55/Y (NOR2BX1M)                         0.20       1.29 f
  ClkDiv_TX_inst/U53/Y (AOI32X1M)                         0.17       1.46 r
  ClkDiv_TX_inst/U6/Y (NAND3X2M)                          0.24       1.70 f
  ClkDiv_TX_inst/U51/Y (NOR2BX1M)                         0.14       1.85 r
  ClkDiv_TX_inst/counter_reg[1]/D (DFFRQX2M)              0.00       1.85 r
  data arrival time                                                  1.85

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_TX_inst/counter_reg[1]/CK (DFFRQX2M)             0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                      268.65


  Startpoint: ClkDiv_RX_inst/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_RX_inst/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_RX_inst/counter_reg[0]/CK (DFFSQX2M)             0.00       0.00 r
  ClkDiv_RX_inst/counter_reg[0]/Q (DFFSQX2M)              0.48       0.48 f
  ClkDiv_RX_inst/U68/Y (XNOR2X1M)                         0.14       0.62 f
  ClkDiv_RX_inst/U67/Y (AND4X1M)                          0.32       0.94 f
  ClkDiv_RX_inst/U66/Y (CLKNAND2X2M)                      0.06       1.00 r
  ClkDiv_RX_inst/U54/Y (MXI2X1M)                          0.08       1.09 f
  ClkDiv_RX_inst/U53/Y (AND2X1M)                          0.21       1.29 f
  ClkDiv_RX_inst/U52/Y (AOI32X1M)                         0.17       1.46 r
  ClkDiv_RX_inst/U7/Y (NAND3X2M)                          0.24       1.70 f
  ClkDiv_RX_inst/U45/Y (NOR2BX1M)                         0.14       1.84 r
  ClkDiv_RX_inst/counter_reg[6]/D (DFFRQX2M)              0.00       1.84 r
  data arrival time                                                  1.84

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_RX_inst/counter_reg[6]/CK (DFFRQX2M)             0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                      268.66


  Startpoint: ClkDiv_RX_inst/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_RX_inst/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_RX_inst/counter_reg[0]/CK (DFFSQX2M)             0.00       0.00 r
  ClkDiv_RX_inst/counter_reg[0]/Q (DFFSQX2M)              0.48       0.48 f
  ClkDiv_RX_inst/U68/Y (XNOR2X1M)                         0.14       0.62 f
  ClkDiv_RX_inst/U67/Y (AND4X1M)                          0.32       0.94 f
  ClkDiv_RX_inst/U66/Y (CLKNAND2X2M)                      0.06       1.00 r
  ClkDiv_RX_inst/U54/Y (MXI2X1M)                          0.08       1.09 f
  ClkDiv_RX_inst/U53/Y (AND2X1M)                          0.21       1.29 f
  ClkDiv_RX_inst/U52/Y (AOI32X1M)                         0.17       1.46 r
  ClkDiv_RX_inst/U7/Y (NAND3X2M)                          0.24       1.70 f
  ClkDiv_RX_inst/U46/Y (NOR2BX1M)                         0.14       1.84 r
  ClkDiv_RX_inst/counter_reg[5]/D (DFFRQX2M)              0.00       1.84 r
  data arrival time                                                  1.84

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_RX_inst/counter_reg[5]/CK (DFFRQX2M)             0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                      268.66


  Startpoint: ClkDiv_RX_inst/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_RX_inst/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_RX_inst/counter_reg[0]/CK (DFFSQX2M)             0.00       0.00 r
  ClkDiv_RX_inst/counter_reg[0]/Q (DFFSQX2M)              0.48       0.48 f
  ClkDiv_RX_inst/U68/Y (XNOR2X1M)                         0.14       0.62 f
  ClkDiv_RX_inst/U67/Y (AND4X1M)                          0.32       0.94 f
  ClkDiv_RX_inst/U66/Y (CLKNAND2X2M)                      0.06       1.00 r
  ClkDiv_RX_inst/U54/Y (MXI2X1M)                          0.08       1.09 f
  ClkDiv_RX_inst/U53/Y (AND2X1M)                          0.21       1.29 f
  ClkDiv_RX_inst/U52/Y (AOI32X1M)                         0.17       1.46 r
  ClkDiv_RX_inst/U7/Y (NAND3X2M)                          0.24       1.70 f
  ClkDiv_RX_inst/U47/Y (NOR2BX1M)                         0.14       1.84 r
  ClkDiv_RX_inst/counter_reg[4]/D (DFFRQX2M)              0.00       1.84 r
  data arrival time                                                  1.84

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_RX_inst/counter_reg[4]/CK (DFFRQX2M)             0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                      268.66


  Startpoint: ClkDiv_RX_inst/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_RX_inst/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_RX_inst/counter_reg[0]/CK (DFFSQX2M)             0.00       0.00 r
  ClkDiv_RX_inst/counter_reg[0]/Q (DFFSQX2M)              0.48       0.48 f
  ClkDiv_RX_inst/U68/Y (XNOR2X1M)                         0.14       0.62 f
  ClkDiv_RX_inst/U67/Y (AND4X1M)                          0.32       0.94 f
  ClkDiv_RX_inst/U66/Y (CLKNAND2X2M)                      0.06       1.00 r
  ClkDiv_RX_inst/U54/Y (MXI2X1M)                          0.08       1.09 f
  ClkDiv_RX_inst/U53/Y (AND2X1M)                          0.21       1.29 f
  ClkDiv_RX_inst/U52/Y (AOI32X1M)                         0.17       1.46 r
  ClkDiv_RX_inst/U7/Y (NAND3X2M)                          0.24       1.70 f
  ClkDiv_RX_inst/U48/Y (NOR2BX1M)                         0.14       1.84 r
  ClkDiv_RX_inst/counter_reg[3]/D (DFFRQX2M)              0.00       1.84 r
  data arrival time                                                  1.84

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_RX_inst/counter_reg[3]/CK (DFFRQX2M)             0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                      268.66


  Startpoint: ClkDiv_RX_inst/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_RX_inst/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_RX_inst/counter_reg[0]/CK (DFFSQX2M)             0.00       0.00 r
  ClkDiv_RX_inst/counter_reg[0]/Q (DFFSQX2M)              0.48       0.48 f
  ClkDiv_RX_inst/U68/Y (XNOR2X1M)                         0.14       0.62 f
  ClkDiv_RX_inst/U67/Y (AND4X1M)                          0.32       0.94 f
  ClkDiv_RX_inst/U66/Y (CLKNAND2X2M)                      0.06       1.00 r
  ClkDiv_RX_inst/U54/Y (MXI2X1M)                          0.08       1.09 f
  ClkDiv_RX_inst/U53/Y (AND2X1M)                          0.21       1.29 f
  ClkDiv_RX_inst/U52/Y (AOI32X1M)                         0.17       1.46 r
  ClkDiv_RX_inst/U7/Y (NAND3X2M)                          0.24       1.70 f
  ClkDiv_RX_inst/U49/Y (NOR2BX1M)                         0.14       1.84 r
  ClkDiv_RX_inst/counter_reg[2]/D (DFFRQX2M)              0.00       1.84 r
  data arrival time                                                  1.84

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_RX_inst/counter_reg[2]/CK (DFFRQX2M)             0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                      268.66


  Startpoint: ClkDiv_RX_inst/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_RX_inst/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_RX_inst/counter_reg[0]/CK (DFFSQX2M)             0.00       0.00 r
  ClkDiv_RX_inst/counter_reg[0]/Q (DFFSQX2M)              0.48       0.48 f
  ClkDiv_RX_inst/U68/Y (XNOR2X1M)                         0.14       0.62 f
  ClkDiv_RX_inst/U67/Y (AND4X1M)                          0.32       0.94 f
  ClkDiv_RX_inst/U66/Y (CLKNAND2X2M)                      0.06       1.00 r
  ClkDiv_RX_inst/U54/Y (MXI2X1M)                          0.08       1.09 f
  ClkDiv_RX_inst/U53/Y (AND2X1M)                          0.21       1.29 f
  ClkDiv_RX_inst/U52/Y (AOI32X1M)                         0.17       1.46 r
  ClkDiv_RX_inst/U7/Y (NAND3X2M)                          0.24       1.70 f
  ClkDiv_RX_inst/U50/Y (NOR2BX1M)                         0.14       1.84 r
  ClkDiv_RX_inst/counter_reg[1]/D (DFFRQX2M)              0.00       1.84 r
  data arrival time                                                  1.84

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_RX_inst/counter_reg[1]/CK (DFFRQX2M)             0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                      268.66


  Startpoint: ClkDiv_RX_inst/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_RX_inst/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_RX_inst/counter_reg[3]/CK (DFFRQX2M)             0.00       0.00 r
  ClkDiv_RX_inst/counter_reg[3]/Q (DFFRQX2M)              0.49       0.49 f
  ClkDiv_RX_inst/U57/Y (CLKXOR2X2M)                       0.23       0.72 f
  ClkDiv_RX_inst/U56/Y (NOR4X1M)                          0.27       0.99 r
  ClkDiv_RX_inst/U55/Y (CLKNAND2X2M)                      0.11       1.11 f
  ClkDiv_RX_inst/U54/Y (MXI2X1M)                          0.13       1.24 r
  ClkDiv_RX_inst/U53/Y (AND2X1M)                          0.18       1.41 r
  ClkDiv_RX_inst/U40/Y (AOI21X1M)                         0.06       1.47 f
  ClkDiv_RX_inst/U39/Y (NAND3X1M)                         0.12       1.59 r
  ClkDiv_RX_inst/U38/Y (NAND3X1M)                         0.12       1.71 f
  ClkDiv_RX_inst/U37/Y (MXI2X1M)                          0.12       1.83 r
  ClkDiv_RX_inst/flag_reg/D (DFFRQX2M)                    0.00       1.83 r
  data arrival time                                                  1.83

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_RX_inst/flag_reg/CK (DFFRQX2M)                   0.00     270.80 r
  library setup time                                     -0.31     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                      268.66


  Startpoint: ClkDiv_TX_inst/prev_div_ratio_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_TX_inst/flag_odd_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_TX_inst/prev_div_ratio_reg[7]/CK (DFFSRHQX2M)
                                                          0.00       0.00 r
  ClkDiv_TX_inst/prev_div_ratio_reg[7]/Q (DFFSRHQX2M)     0.29       0.29 r
  ClkDiv_TX_inst/U88/Y (CLKXOR2X2M)                       0.21       0.50 f
  ClkDiv_TX_inst/U87/Y (NOR4X1M)                          0.27       0.77 r
  ClkDiv_TX_inst/U81/Y (CLKNAND2X2M)                      0.13       0.91 f
  ClkDiv_TX_inst/U80/Y (CLKINVX1M)                        0.17       1.08 r
  ClkDiv_TX_inst/U20/Y (MXI2X1M)                          0.14       1.22 r
  ClkDiv_TX_inst/flag_odd_reg/D (DFFRQX2M)                0.00       1.22 r
  data arrival time                                                  1.22

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_TX_inst/flag_odd_reg/CK (DFFRQX2M)               0.00     270.80 r
  library setup time                                     -0.31     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                      269.27


  Startpoint: ClkDiv_RX_inst/prev_div_ratio_reg[7]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: ClkDiv_RX_inst/flag_odd_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  ClkDiv_RX_inst/prev_div_ratio_reg[7]/CK (DFFSRHQX2M)
                                                          0.00       0.00 r
  ClkDiv_RX_inst/prev_div_ratio_reg[7]/Q (DFFSRHQX2M)     0.29       0.29 f
  ClkDiv_RX_inst/U86/Y (CLKXOR2X2M)                       0.17       0.45 f
  ClkDiv_RX_inst/U85/Y (NOR4X1M)                          0.27       0.72 r
  ClkDiv_RX_inst/U78/Y (CLKNAND2X2M)                      0.17       0.90 f
  ClkDiv_RX_inst/U35/Y (MXI2X1M)                          0.11       1.01 r
  ClkDiv_RX_inst/flag_odd_reg/D (DFFRX1M)                 0.00       1.01 r
  data arrival time                                                  1.01

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  ClkDiv_RX_inst/flag_odd_reg/CK (DFFRX1M)                0.00     270.80 r
  library setup time                                     -0.25     270.55
  data required time                                               270.55
  --------------------------------------------------------------------------
  data required time                                               270.55
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                      269.54


  Startpoint: rst_sync_2_inst/SYNC_RST_FF_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: rst_sync_2_inst/SYNC_RST_FF_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst_sync_2_inst/SYNC_RST_FF_reg[0]/CK (DFFRQX2M)        0.00       0.00 r
  rst_sync_2_inst/SYNC_RST_FF_reg[0]/Q (DFFRQX2M)         0.36       0.36 r
  rst_sync_2_inst/SYNC_RST_FF_reg[1]/D (DFFRQX2M)         0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  rst_sync_2_inst/SYNC_RST_FF_reg[1]/CK (DFFRQX2M)        0.00     270.80 r
  library setup time                                     -0.29     270.51
  data required time                                               270.51
  --------------------------------------------------------------------------
  data required time                                               270.51
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                      270.15


1
