/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [4:0] _02_;
  wire [19:0] _03_;
  wire [29:0] _04_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_25z;
  wire [11:0] celloutsig_0_27z;
  wire [11:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [20:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(celloutsig_1_0z | in_data[101]);
  assign celloutsig_0_12z = ~(celloutsig_0_11z | celloutsig_0_0z[2]);
  assign celloutsig_0_13z = ~(celloutsig_0_11z | celloutsig_0_5z);
  assign celloutsig_0_5z = ~celloutsig_0_0z[3];
  assign celloutsig_0_10z = ~_01_;
  assign celloutsig_0_11z = ~celloutsig_0_3z[1];
  assign celloutsig_0_28z = { celloutsig_0_27z[10:1], celloutsig_0_11z, celloutsig_0_17z } + { celloutsig_0_19z[2:1], celloutsig_0_18z, celloutsig_0_25z, 1'h1, celloutsig_0_19z[2:0], celloutsig_0_17z };
  reg [19:0] _12_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _12_ <= 20'h00000;
    else _12_ <= { in_data[35:30], celloutsig_0_1z };
  assign { _03_[19:15], _01_, _03_[13:0] } = _12_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 5'h00;
    else _02_ <= celloutsig_1_3z[5:1];
  reg [29:0] _14_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _14_ <= 30'h00000000;
    else _14_ <= { in_data[75:59], celloutsig_0_9z, 1'h1, celloutsig_0_19z[2:0], celloutsig_0_12z, celloutsig_0_20z };
  assign { _04_[29:20], _00_, _04_[18:0] } = _14_;
  assign celloutsig_0_31z = { celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_18z } & { celloutsig_0_28z[6:1], celloutsig_0_17z, celloutsig_0_17z };
  assign celloutsig_1_13z = { in_data[128:112], celloutsig_1_0z } === { celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_7z };
  assign celloutsig_0_2z = celloutsig_0_1z === { celloutsig_0_1z[6:1], celloutsig_0_0z };
  assign celloutsig_1_8z = { celloutsig_1_7z[1:0], celloutsig_1_3z[6:1], 1'h1, celloutsig_1_0z } >= { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z[6:1], 1'h1, celloutsig_1_0z };
  assign celloutsig_0_18z = in_data[16:3] > { celloutsig_0_6z[16:7], celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_16z };
  assign celloutsig_0_8z = { in_data[80:76], celloutsig_0_0z } <= { _01_, _03_[13:2] };
  assign celloutsig_1_19z = { in_data[132:126], celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_10z } && { in_data[164:145], celloutsig_1_8z, celloutsig_1_18z, celloutsig_1_10z };
  assign celloutsig_1_0z = in_data[183:179] || in_data[169:165];
  assign celloutsig_1_5z = celloutsig_1_2z[4:0] || 1'h1;
  assign celloutsig_1_10z = celloutsig_1_7z || { celloutsig_1_2z[3:2], celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_13z } || { celloutsig_1_2z[9:8], _02_ };
  assign celloutsig_0_32z = celloutsig_0_6z[19:15] || { celloutsig_0_3z[1], celloutsig_0_25z };
  assign celloutsig_0_0z = in_data[34:27] * in_data[61:54];
  assign celloutsig_1_2z = in_data[144:133] * { in_data[111:102], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_4z = - in_data[114:111];
  assign celloutsig_1_11z = - { celloutsig_1_3z[4:2], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_0_27z = - celloutsig_0_6z[13:2];
  assign celloutsig_0_17z = | { celloutsig_0_0z[6:2], celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_1_9z = celloutsig_1_3z[4] & celloutsig_1_0z;
  assign celloutsig_0_7z = celloutsig_0_1z[5] & in_data[21];
  assign celloutsig_0_9z = celloutsig_0_0z[5] & celloutsig_0_2z;
  assign celloutsig_0_16z = _03_[11] & celloutsig_0_2z;
  assign celloutsig_0_33z = celloutsig_0_31z[1] & celloutsig_0_0z[6];
  assign celloutsig_0_3z = celloutsig_0_0z[5:2] >> in_data[35:32];
  assign celloutsig_0_1z = in_data[52:39] << in_data[16:3];
  assign celloutsig_0_22z = _04_[4:1] >> { 1'h1, celloutsig_0_19z[2:0] };
  assign celloutsig_0_25z = { celloutsig_0_22z[2:0], celloutsig_0_9z } >> { _03_[10:8], celloutsig_0_12z };
  assign celloutsig_0_20z = { celloutsig_0_1z[10:5], celloutsig_0_13z } >>> _03_[9:3];
  assign celloutsig_1_7z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z } ~^ in_data[118:115];
  assign celloutsig_0_6z = { _03_[19:15], _01_, _03_[13:0], celloutsig_0_5z } ~^ { in_data[38:29], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_14z = ~((celloutsig_1_5z & celloutsig_1_10z) | (celloutsig_1_8z & celloutsig_1_6z[2]));
  assign { celloutsig_0_19z[0], celloutsig_0_19z[1], celloutsig_0_19z[2] } = { celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_2z } ~^ { celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_18z };
  assign { celloutsig_1_3z[1], celloutsig_1_3z[6:2] } = { celloutsig_1_1z, in_data[186:182] } ~^ { celloutsig_1_2z[0], celloutsig_1_2z[5:1] };
  assign { celloutsig_1_6z[1], celloutsig_1_6z[4:2] } = { celloutsig_1_5z, celloutsig_1_4z[3:1] } ^ { celloutsig_1_3z[2], celloutsig_1_3z[5:3] };
  assign _03_[14] = _01_;
  assign _04_[19] = _00_;
  assign celloutsig_0_19z[3] = 1'h1;
  assign celloutsig_1_3z[0] = 1'h1;
  assign celloutsig_1_6z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
