# counter
Verilog RTL design of an 8-bit asynchronous (ripple) counter with testbench and simulation waveform.
