#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_0000023cb62c6de0 .scope module, "register" "register" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
o0000023cb62c6f78 .functor BUFZ 1, C4<z>; HiZ drive
v0000023cb6292d20_0 .net "CLK", 0 0, o0000023cb62c6f78;  0 drivers
o0000023cb62c6fa8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000023cb610d630_0 .net "D", 31 0, o0000023cb62c6fa8;  0 drivers
v0000023cb610d6d0_0 .var "Q", 31 0;
o0000023cb62c7008 .functor BUFZ 1, C4<z>; HiZ drive
v0000023cb610d770_0 .net "reset", 0 0, o0000023cb62c7008;  0 drivers
E_0000023cb62c4d00 .event posedge, v0000023cb6292d20_0;
    .scope S_0000023cb62c6de0;
T_0 ;
    %wait E_0000023cb62c4d00;
    %load/vec4 v0000023cb610d770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023cb610d6d0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023cb610d630_0;
    %store/vec4 v0000023cb610d6d0_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "register.v";
