/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire [27:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [25:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [7:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [18:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [5:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [11:0] celloutsig_0_52z;
  wire [3:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire [2:0] celloutsig_0_66z;
  wire [35:0] celloutsig_0_6z;
  wire [19:0] celloutsig_0_75z;
  wire [25:0] celloutsig_0_7z;
  wire celloutsig_0_83z;
  wire celloutsig_0_85z;
  wire [24:0] celloutsig_0_89z;
  wire [45:0] celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [15:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_50z = ~(celloutsig_0_8z[29] & celloutsig_0_47z);
  assign celloutsig_1_2z = ~(celloutsig_1_1z & in_data[129]);
  assign celloutsig_0_2z = ~(celloutsig_0_1z & celloutsig_0_0z[7]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[117]) & in_data[114]);
  assign celloutsig_0_20z = ~((celloutsig_0_12z | celloutsig_0_18z) & celloutsig_0_12z);
  assign celloutsig_0_46z = celloutsig_0_2z | ~(celloutsig_0_30z);
  assign celloutsig_0_90z = celloutsig_0_85z | ~(celloutsig_0_50z);
  assign celloutsig_1_0z = in_data[99] | ~(in_data[142]);
  assign celloutsig_1_9z = celloutsig_1_4z[2] | ~(celloutsig_1_4z[7]);
  assign celloutsig_0_26z = celloutsig_0_23z | ~(celloutsig_0_7z[1]);
  assign celloutsig_0_5z = celloutsig_0_0z[16] | in_data[84];
  assign celloutsig_1_15z = celloutsig_1_12z | celloutsig_1_10z[8];
  assign celloutsig_0_83z = celloutsig_0_75z[14] ^ celloutsig_0_31z;
  assign celloutsig_1_7z = in_data[105] ^ celloutsig_1_2z;
  assign celloutsig_1_14z = celloutsig_1_2z ^ celloutsig_1_8z;
  assign celloutsig_0_24z = celloutsig_0_6z[17] ^ celloutsig_0_14z[2];
  assign celloutsig_0_3z = celloutsig_0_2z ^ in_data[42];
  assign celloutsig_0_36z = ~(_00_ ^ celloutsig_0_19z);
  assign celloutsig_0_47z = ~(celloutsig_0_9z ^ celloutsig_0_7z[17]);
  assign celloutsig_0_9z = ~(celloutsig_0_8z[31] ^ celloutsig_0_4z[0]);
  assign celloutsig_0_10z = ~(celloutsig_0_5z ^ celloutsig_0_1z);
  assign celloutsig_0_19z = ~(celloutsig_0_11z[1] ^ celloutsig_0_6z[22]);
  assign celloutsig_0_35z = celloutsig_0_7z[21:3] + { celloutsig_0_25z[13:6], celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_31z };
  reg [3:0] _25_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _25_ <= 4'h0;
    else _25_ <= { celloutsig_0_6z[28:27], celloutsig_0_5z, celloutsig_0_2z };
  assign { _00_, _01_[2:0] } = _25_;
  assign celloutsig_0_8z = { celloutsig_0_6z[20:5], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_7z } & { celloutsig_0_0z[23:4], celloutsig_0_7z };
  assign celloutsig_1_19z = { celloutsig_1_4z[6:3], celloutsig_1_2z, celloutsig_1_16z } & { celloutsig_1_9z, celloutsig_1_18z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_0_42z = celloutsig_0_6z[23:18] / { 1'h1, celloutsig_0_8z[14:10] };
  assign celloutsig_0_13z = { celloutsig_0_4z[8:5], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_1z } / { 1'h1, celloutsig_0_8z[35:30] };
  assign celloutsig_0_15z = { celloutsig_0_6z[17:11], celloutsig_0_9z } / { 1'h1, celloutsig_0_6z[14:12], celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_1_8z = { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_6z } > { in_data[147:142], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z } && { celloutsig_1_10z[12:9], celloutsig_1_8z };
  assign celloutsig_1_12z = { celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_8z } && celloutsig_1_4z[5:2];
  assign celloutsig_1_16z = celloutsig_1_10z[10:6] && { in_data[173:170], celloutsig_1_13z };
  assign celloutsig_1_18z = { celloutsig_1_5z[0], celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_17z } && { celloutsig_1_4z[6:2], celloutsig_1_17z, celloutsig_1_5z, celloutsig_1_15z };
  assign celloutsig_0_16z = celloutsig_0_15z[5:2] && celloutsig_0_8z[42:39];
  assign celloutsig_0_30z = { celloutsig_0_13z[6:1], celloutsig_0_10z } && { celloutsig_0_15z[4:3], celloutsig_0_16z, celloutsig_0_29z, celloutsig_0_27z };
  assign celloutsig_0_31z = { celloutsig_0_28z[5:0], celloutsig_0_9z } && { celloutsig_0_15z[3:2], celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_30z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_1_13z = { in_data[165:160], celloutsig_1_3z, celloutsig_1_11z } < celloutsig_1_4z[8:1];
  assign celloutsig_0_43z = celloutsig_0_33z & ~(celloutsig_0_4z[2]);
  assign celloutsig_0_18z = celloutsig_0_9z & ~(celloutsig_0_15z[4]);
  assign celloutsig_0_23z = celloutsig_0_18z & ~(celloutsig_0_12z);
  assign celloutsig_0_7z = { celloutsig_0_0z[27:13], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z } % { 1'h1, celloutsig_0_0z[24:2], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_4z = { in_data[159], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z } % { 1'h1, in_data[97], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_10z = { celloutsig_1_4z[7:4], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_0z } % { 1'h1, in_data[168:158], celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_14z = { celloutsig_0_6z[3:0], celloutsig_0_2z, celloutsig_0_10z } % { 1'h1, celloutsig_0_8z[14:12], celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_0_4z = celloutsig_0_0z[13:5] % { 1'h1, celloutsig_0_0z[13:6] };
  assign celloutsig_0_21z = { in_data[66], celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_2z } % { 1'h1, celloutsig_0_13z[3:0], celloutsig_0_5z };
  assign celloutsig_0_66z = { celloutsig_0_58z[1:0], celloutsig_0_36z } * { celloutsig_0_40z, celloutsig_0_43z, celloutsig_0_36z };
  assign celloutsig_0_29z = { celloutsig_0_14z[0], celloutsig_0_27z, celloutsig_0_16z } * _01_[2:0];
  assign celloutsig_0_0z = - in_data[36:9];
  assign celloutsig_0_6z = - in_data[38:3];
  assign celloutsig_0_75z = - { celloutsig_0_7z[11:5], celloutsig_0_29z, celloutsig_0_10z, celloutsig_0_66z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_31z, celloutsig_0_22z };
  assign celloutsig_0_89z = - { celloutsig_0_7z[18:0], celloutsig_0_83z, celloutsig_0_64z, celloutsig_0_58z };
  assign celloutsig_0_11z = - { celloutsig_0_4z[5:4], celloutsig_0_5z };
  assign celloutsig_1_17z = - celloutsig_1_4z[4:1];
  assign celloutsig_0_40z = { in_data[46], celloutsig_0_29z } !== { celloutsig_0_35z[14:12], celloutsig_0_18z };
  assign celloutsig_1_3z = { in_data[121:118], celloutsig_1_1z, celloutsig_1_0z } !== { in_data[110:107], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_12z = { celloutsig_0_7z[6:1], celloutsig_0_2z } !== { celloutsig_0_6z[13:8], celloutsig_0_5z };
  assign celloutsig_0_27z = { celloutsig_0_25z[22:9], _00_, _01_[2:0], celloutsig_0_9z, celloutsig_0_10z } !== { celloutsig_0_25z[5:4], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_64z = & celloutsig_0_52z[11:4];
  assign celloutsig_0_85z = & celloutsig_0_28z[5:2];
  assign celloutsig_0_33z = & { celloutsig_0_23z, in_data[86:79] };
  assign celloutsig_0_1z = | celloutsig_0_0z[26:10];
  assign celloutsig_0_22z = | { celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_7z[15:0] };
  assign celloutsig_1_6z = ^ { in_data[168:164], celloutsig_1_1z };
  assign celloutsig_0_28z = in_data[70:63] << { celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_27z };
  assign celloutsig_0_52z = { celloutsig_0_4z[7:4], celloutsig_0_26z, celloutsig_0_42z, celloutsig_0_19z } - { celloutsig_0_0z[27:20], celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_46z };
  assign celloutsig_0_58z = { celloutsig_0_42z[2:0], celloutsig_0_20z } - { celloutsig_0_29z, celloutsig_0_31z };
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } - in_data[142:140];
  assign celloutsig_0_25z = { celloutsig_0_0z[27:6], _00_, _01_[2:0] } ^ { celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_22z };
  assign _01_[3] = _00_;
  assign { out_data[128], out_data[101:96], out_data[56:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_89z, celloutsig_0_90z };
endmodule
