#BLIF generated by VPR  from post-place-and-route implementation
.model fabric_GJC7
.inputs $auto$clkbufmap.cc:298:execute$3394 $auto$clkbufmap.cc:298:execute$3397 $iopadmap$ADDRA[0] $iopadmap$ADDRA[1] $iopadmap$ADDRA[2] $iopadmap$ADDRA[3] $iopadmap$ADDRA[4] $iopadmap$ADDRA[5] $iopadmap$ADDRA[6] $iopadmap$ADDRA[7] $iopadmap$ADDRA[8] $iopadmap$ADDRB[0] $iopadmap$ADDRB[1] $iopadmap$ADDRB[2] $iopadmap$ADDRB[3] $iopadmap$ADDRB[4] $iopadmap$ADDRB[5] $iopadmap$ADDRB[6] $iopadmap$ADDRB[7] $iopadmap$ADDRB[8] $iopadmap$DIN[0] $iopadmap$DIN[1] $iopadmap$DIN[2] $iopadmap$DIN[3] $iopadmap$DIN[4] $iopadmap$DIN[5] $iopadmap$DIN[6] $iopadmap$DIN[7] $iopadmap$DIN[8] $iopadmap$DIN[9] $iopadmap$DIN[10] $iopadmap$DIN[11] $iopadmap$DIN[12] $iopadmap$DIN[13] $iopadmap$DIN[14] $iopadmap$DIN[15] $iopadmap$DIN[16] $iopadmap$DIN[17] $iopadmap$DIN[18] $iopadmap$DIN[19] $iopadmap$DIN[20] $iopadmap$DIN[21] $iopadmap$DIN[22] $iopadmap$DIN[23] $iopadmap$DIN[24] $iopadmap$DIN[25] $iopadmap$DIN[26] $iopadmap$DIN[27] $iopadmap$DIN[28] $iopadmap$DIN[29] $iopadmap$DIN[30] $iopadmap$DIN[31] $iopadmap$DIN[32] $iopadmap$DIN[33] $iopadmap$DIN[34] $iopadmap$DIN[35] $iopadmap$RE $iopadmap$WE 
.outputs $auto$rs_design_edit.cc:841:execute$3531 $auto$rs_design_edit.cc:841:execute$3532 $auto$rs_design_edit.cc:841:execute$3533 $auto$rs_design_edit.cc:841:execute$3534 $auto$rs_design_edit.cc:841:execute$3535 $auto$rs_design_edit.cc:841:execute$3536 $auto$rs_design_edit.cc:841:execute$3537 $auto$rs_design_edit.cc:841:execute$3538 $auto$rs_design_edit.cc:841:execute$3539 $auto$rs_design_edit.cc:841:execute$3540 $auto$rs_design_edit.cc:841:execute$3541 $auto$rs_design_edit.cc:841:execute$3542 $auto$rs_design_edit.cc:841:execute$3543 $auto$rs_design_edit.cc:841:execute$3544 $auto$rs_design_edit.cc:841:execute$3545 $auto$rs_design_edit.cc:841:execute$3546 $auto$rs_design_edit.cc:841:execute$3547 $auto$rs_design_edit.cc:841:execute$3548 $auto$rs_design_edit.cc:841:execute$3549 $auto$rs_design_edit.cc:841:execute$3550 $auto$rs_design_edit.cc:841:execute$3551 $auto$rs_design_edit.cc:841:execute$3552 $auto$rs_design_edit.cc:841:execute$3553 $auto$rs_design_edit.cc:841:execute$3554 $auto$rs_design_edit.cc:841:execute$3555 $auto$rs_design_edit.cc:841:execute$3556 $auto$rs_design_edit.cc:841:execute$3557 $auto$rs_design_edit.cc:841:execute$3558 $auto$rs_design_edit.cc:841:execute$3559 $auto$rs_design_edit.cc:841:execute$3560 $auto$rs_design_edit.cc:841:execute$3561 $auto$rs_design_edit.cc:841:execute$3562 $auto$rs_design_edit.cc:841:execute$3563 $auto$rs_design_edit.cc:841:execute$3564 $auto$rs_design_edit.cc:841:execute$3565 $auto$rs_design_edit.cc:841:execute$3566 $auto$rs_design_edit.cc:841:execute$3567 $auto$rs_design_edit.cc:841:execute$3568 $auto$rs_design_edit.cc:841:execute$3569 $auto$rs_design_edit.cc:841:execute$3570 $auto$rs_design_edit.cc:841:execute$3571 $auto$rs_design_edit.cc:841:execute$3572 $auto$rs_design_edit.cc:841:execute$3573 $auto$rs_design_edit.cc:841:execute$3574 $auto$rs_design_edit.cc:841:execute$3575 $auto$rs_design_edit.cc:841:execute$3576 $auto$rs_design_edit.cc:841:execute$3577 $auto$rs_design_edit.cc:841:execute$3578 $auto$rs_design_edit.cc:841:execute$3579 $auto$rs_design_edit.cc:841:execute$3580 $auto$rs_design_edit.cc:841:execute$3581 $auto$rs_design_edit.cc:841:execute$3582 $auto$rs_design_edit.cc:841:execute$3583 $auto$rs_design_edit.cc:841:execute$3584 $auto$rs_design_edit.cc:841:execute$3585 $auto$rs_design_edit.cc:841:execute$3586 $auto$rs_design_edit.cc:841:execute$3587 $auto$rs_design_edit.cc:841:execute$3588 $iopadmap$DOUT[0] $iopadmap$DOUT[1] $iopadmap$DOUT[2] $iopadmap$DOUT[3] $iopadmap$DOUT[4] $iopadmap$DOUT[5] $iopadmap$DOUT[6] $iopadmap$DOUT[7] $iopadmap$DOUT[8] $iopadmap$DOUT[9] $iopadmap$DOUT[10] $iopadmap$DOUT[11] $iopadmap$DOUT[12] $iopadmap$DOUT[13] $iopadmap$DOUT[14] $iopadmap$DOUT[15] $iopadmap$DOUT[16] $iopadmap$DOUT[17] $iopadmap$DOUT[18] $iopadmap$DOUT[19] $iopadmap$DOUT[20] $iopadmap$DOUT[21] $iopadmap$DOUT[22] $iopadmap$DOUT[23] $iopadmap$DOUT[24] $iopadmap$DOUT[25] $iopadmap$DOUT[26] $iopadmap$DOUT[27] $iopadmap$DOUT[28] $iopadmap$DOUT[29] $iopadmap$DOUT[30] $iopadmap$DOUT[31] $iopadmap$DOUT[32] $iopadmap$DOUT[33] $iopadmap$DOUT[34] $iopadmap$DOUT[35] 

#IO assignments
.names $auto$rs_design_edit.cc:841:execute$3531_input_0_0 $auto$rs_design_edit.cc:841:execute$3531
1 1
.names $auto$rs_design_edit.cc:841:execute$3532_input_0_0 $auto$rs_design_edit.cc:841:execute$3532
1 1
.names $auto$rs_design_edit.cc:841:execute$3533_input_0_0 $auto$rs_design_edit.cc:841:execute$3533
1 1
.names $auto$rs_design_edit.cc:841:execute$3534_input_0_0 $auto$rs_design_edit.cc:841:execute$3534
1 1
.names $auto$rs_design_edit.cc:841:execute$3535_input_0_0 $auto$rs_design_edit.cc:841:execute$3535
1 1
.names $auto$rs_design_edit.cc:841:execute$3536_input_0_0 $auto$rs_design_edit.cc:841:execute$3536
1 1
.names $auto$rs_design_edit.cc:841:execute$3537_input_0_0 $auto$rs_design_edit.cc:841:execute$3537
1 1
.names $auto$rs_design_edit.cc:841:execute$3538_input_0_0 $auto$rs_design_edit.cc:841:execute$3538
1 1
.names $auto$rs_design_edit.cc:841:execute$3539_input_0_0 $auto$rs_design_edit.cc:841:execute$3539
1 1
.names $auto$rs_design_edit.cc:841:execute$3540_input_0_0 $auto$rs_design_edit.cc:841:execute$3540
1 1
.names $auto$rs_design_edit.cc:841:execute$3541_input_0_0 $auto$rs_design_edit.cc:841:execute$3541
1 1
.names $auto$rs_design_edit.cc:841:execute$3542_input_0_0 $auto$rs_design_edit.cc:841:execute$3542
1 1
.names $auto$rs_design_edit.cc:841:execute$3543_input_0_0 $auto$rs_design_edit.cc:841:execute$3543
1 1
.names $auto$rs_design_edit.cc:841:execute$3544_input_0_0 $auto$rs_design_edit.cc:841:execute$3544
1 1
.names $auto$rs_design_edit.cc:841:execute$3545_input_0_0 $auto$rs_design_edit.cc:841:execute$3545
1 1
.names $auto$rs_design_edit.cc:841:execute$3546_input_0_0 $auto$rs_design_edit.cc:841:execute$3546
1 1
.names $auto$rs_design_edit.cc:841:execute$3547_input_0_0 $auto$rs_design_edit.cc:841:execute$3547
1 1
.names $auto$rs_design_edit.cc:841:execute$3548_input_0_0 $auto$rs_design_edit.cc:841:execute$3548
1 1
.names $auto$rs_design_edit.cc:841:execute$3549_input_0_0 $auto$rs_design_edit.cc:841:execute$3549
1 1
.names $auto$rs_design_edit.cc:841:execute$3550_input_0_0 $auto$rs_design_edit.cc:841:execute$3550
1 1
.names $auto$rs_design_edit.cc:841:execute$3551_input_0_0 $auto$rs_design_edit.cc:841:execute$3551
1 1
.names $auto$rs_design_edit.cc:841:execute$3552_input_0_0 $auto$rs_design_edit.cc:841:execute$3552
1 1
.names $auto$rs_design_edit.cc:841:execute$3553_input_0_0 $auto$rs_design_edit.cc:841:execute$3553
1 1
.names $auto$rs_design_edit.cc:841:execute$3554_input_0_0 $auto$rs_design_edit.cc:841:execute$3554
1 1
.names $auto$rs_design_edit.cc:841:execute$3555_input_0_0 $auto$rs_design_edit.cc:841:execute$3555
1 1
.names $auto$rs_design_edit.cc:841:execute$3556_input_0_0 $auto$rs_design_edit.cc:841:execute$3556
1 1
.names $auto$rs_design_edit.cc:841:execute$3557_input_0_0 $auto$rs_design_edit.cc:841:execute$3557
1 1
.names $auto$rs_design_edit.cc:841:execute$3558_input_0_0 $auto$rs_design_edit.cc:841:execute$3558
1 1
.names $auto$rs_design_edit.cc:841:execute$3559_input_0_0 $auto$rs_design_edit.cc:841:execute$3559
1 1
.names $auto$rs_design_edit.cc:841:execute$3560_input_0_0 $auto$rs_design_edit.cc:841:execute$3560
1 1
.names $auto$rs_design_edit.cc:841:execute$3561_input_0_0 $auto$rs_design_edit.cc:841:execute$3561
1 1
.names $auto$rs_design_edit.cc:841:execute$3562_input_0_0 $auto$rs_design_edit.cc:841:execute$3562
1 1
.names $auto$rs_design_edit.cc:841:execute$3563_input_0_0 $auto$rs_design_edit.cc:841:execute$3563
1 1
.names $auto$rs_design_edit.cc:841:execute$3564_input_0_0 $auto$rs_design_edit.cc:841:execute$3564
1 1
.names $auto$rs_design_edit.cc:841:execute$3565_input_0_0 $auto$rs_design_edit.cc:841:execute$3565
1 1
.names $auto$rs_design_edit.cc:841:execute$3566_input_0_0 $auto$rs_design_edit.cc:841:execute$3566
1 1
.names $auto$rs_design_edit.cc:841:execute$3567_input_0_0 $auto$rs_design_edit.cc:841:execute$3567
1 1
.names $auto$rs_design_edit.cc:841:execute$3568_input_0_0 $auto$rs_design_edit.cc:841:execute$3568
1 1
.names $auto$rs_design_edit.cc:841:execute$3569_input_0_0 $auto$rs_design_edit.cc:841:execute$3569
1 1
.names $auto$rs_design_edit.cc:841:execute$3570_input_0_0 $auto$rs_design_edit.cc:841:execute$3570
1 1
.names $auto$rs_design_edit.cc:841:execute$3571_input_0_0 $auto$rs_design_edit.cc:841:execute$3571
1 1
.names $auto$rs_design_edit.cc:841:execute$3572_input_0_0 $auto$rs_design_edit.cc:841:execute$3572
1 1
.names $auto$rs_design_edit.cc:841:execute$3573_input_0_0 $auto$rs_design_edit.cc:841:execute$3573
1 1
.names $auto$rs_design_edit.cc:841:execute$3574_input_0_0 $auto$rs_design_edit.cc:841:execute$3574
1 1
.names $auto$rs_design_edit.cc:841:execute$3575_input_0_0 $auto$rs_design_edit.cc:841:execute$3575
1 1
.names $auto$rs_design_edit.cc:841:execute$3576_input_0_0 $auto$rs_design_edit.cc:841:execute$3576
1 1
.names $auto$rs_design_edit.cc:841:execute$3577_input_0_0 $auto$rs_design_edit.cc:841:execute$3577
1 1
.names $auto$rs_design_edit.cc:841:execute$3578_input_0_0 $auto$rs_design_edit.cc:841:execute$3578
1 1
.names $auto$rs_design_edit.cc:841:execute$3579_input_0_0 $auto$rs_design_edit.cc:841:execute$3579
1 1
.names $auto$rs_design_edit.cc:841:execute$3580_input_0_0 $auto$rs_design_edit.cc:841:execute$3580
1 1
.names $auto$rs_design_edit.cc:841:execute$3581_input_0_0 $auto$rs_design_edit.cc:841:execute$3581
1 1
.names $auto$rs_design_edit.cc:841:execute$3582_input_0_0 $auto$rs_design_edit.cc:841:execute$3582
1 1
.names $auto$rs_design_edit.cc:841:execute$3583_input_0_0 $auto$rs_design_edit.cc:841:execute$3583
1 1
.names $auto$rs_design_edit.cc:841:execute$3584_input_0_0 $auto$rs_design_edit.cc:841:execute$3584
1 1
.names $auto$rs_design_edit.cc:841:execute$3585_input_0_0 $auto$rs_design_edit.cc:841:execute$3585
1 1
.names $auto$rs_design_edit.cc:841:execute$3586_input_0_0 $auto$rs_design_edit.cc:841:execute$3586
1 1
.names $auto$rs_design_edit.cc:841:execute$3587_input_0_0 $auto$rs_design_edit.cc:841:execute$3587
1 1
.names $auto$rs_design_edit.cc:841:execute$3588_input_0_0 $auto$rs_design_edit.cc:841:execute$3588
1 1
.names $iopadmap$DOUT[0]_input_0_0 $iopadmap$DOUT[0]
1 1
.names $iopadmap$DOUT[1]_input_0_0 $iopadmap$DOUT[1]
1 1
.names $iopadmap$DOUT[2]_input_0_0 $iopadmap$DOUT[2]
1 1
.names $iopadmap$DOUT[3]_input_0_0 $iopadmap$DOUT[3]
1 1
.names $iopadmap$DOUT[4]_input_0_0 $iopadmap$DOUT[4]
1 1
.names $iopadmap$DOUT[5]_input_0_0 $iopadmap$DOUT[5]
1 1
.names $iopadmap$DOUT[6]_input_0_0 $iopadmap$DOUT[6]
1 1
.names $iopadmap$DOUT[7]_input_0_0 $iopadmap$DOUT[7]
1 1
.names $iopadmap$DOUT[8]_input_0_0 $iopadmap$DOUT[8]
1 1
.names $iopadmap$DOUT[9]_input_0_0 $iopadmap$DOUT[9]
1 1
.names $iopadmap$DOUT[10]_input_0_0 $iopadmap$DOUT[10]
1 1
.names $iopadmap$DOUT[11]_input_0_0 $iopadmap$DOUT[11]
1 1
.names $iopadmap$DOUT[12]_input_0_0 $iopadmap$DOUT[12]
1 1
.names $iopadmap$DOUT[13]_input_0_0 $iopadmap$DOUT[13]
1 1
.names $iopadmap$DOUT[14]_input_0_0 $iopadmap$DOUT[14]
1 1
.names $iopadmap$DOUT[15]_input_0_0 $iopadmap$DOUT[15]
1 1
.names $iopadmap$DOUT[16]_input_0_0 $iopadmap$DOUT[16]
1 1
.names $iopadmap$DOUT[17]_input_0_0 $iopadmap$DOUT[17]
1 1
.names $iopadmap$DOUT[18]_input_0_0 $iopadmap$DOUT[18]
1 1
.names $iopadmap$DOUT[19]_input_0_0 $iopadmap$DOUT[19]
1 1
.names $iopadmap$DOUT[20]_input_0_0 $iopadmap$DOUT[20]
1 1
.names $iopadmap$DOUT[21]_input_0_0 $iopadmap$DOUT[21]
1 1
.names $iopadmap$DOUT[22]_input_0_0 $iopadmap$DOUT[22]
1 1
.names $iopadmap$DOUT[23]_input_0_0 $iopadmap$DOUT[23]
1 1
.names $iopadmap$DOUT[24]_input_0_0 $iopadmap$DOUT[24]
1 1
.names $iopadmap$DOUT[25]_input_0_0 $iopadmap$DOUT[25]
1 1
.names $iopadmap$DOUT[26]_input_0_0 $iopadmap$DOUT[26]
1 1
.names $iopadmap$DOUT[27]_input_0_0 $iopadmap$DOUT[27]
1 1
.names $iopadmap$DOUT[28]_input_0_0 $iopadmap$DOUT[28]
1 1
.names $iopadmap$DOUT[29]_input_0_0 $iopadmap$DOUT[29]
1 1
.names $iopadmap$DOUT[30]_input_0_0 $iopadmap$DOUT[30]
1 1
.names $iopadmap$DOUT[31]_input_0_0 $iopadmap$DOUT[31]
1 1
.names $iopadmap$DOUT[32]_input_0_0 $iopadmap$DOUT[32]
1 1
.names $iopadmap$DOUT[33]_input_0_0 $iopadmap$DOUT[33]
1 1
.names $iopadmap$DOUT[34]_input_0_0 $iopadmap$DOUT[34]
1 1
.names $iopadmap$DOUT[35]_input_0_0 $iopadmap$DOUT[35]
1 1
.names $auto$clkbufmap.cc:298:execute$3394 $auto$clkbufmap.cc:298:execute$3394_output_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397 $auto$clkbufmap.cc:298:execute$3397_output_0_0
1 1
.names $iopadmap$ADDRA[0] $iopadmap$ADDRA[0]_output_0_0
1 1
.names $iopadmap$ADDRA[1] $iopadmap$ADDRA[1]_output_0_0
1 1
.names $iopadmap$ADDRA[2] $iopadmap$ADDRA[2]_output_0_0
1 1
.names $iopadmap$ADDRA[3] $iopadmap$ADDRA[3]_output_0_0
1 1
.names $iopadmap$ADDRA[4] $iopadmap$ADDRA[4]_output_0_0
1 1
.names $iopadmap$ADDRA[5] $iopadmap$ADDRA[5]_output_0_0
1 1
.names $iopadmap$ADDRA[6] $iopadmap$ADDRA[6]_output_0_0
1 1
.names $iopadmap$ADDRA[7] $iopadmap$ADDRA[7]_output_0_0
1 1
.names $iopadmap$ADDRA[8] $iopadmap$ADDRA[8]_output_0_0
1 1
.names $iopadmap$ADDRB[0] $iopadmap$ADDRB[0]_output_0_0
1 1
.names $iopadmap$ADDRB[1] $iopadmap$ADDRB[1]_output_0_0
1 1
.names $iopadmap$ADDRB[2] $iopadmap$ADDRB[2]_output_0_0
1 1
.names $iopadmap$ADDRB[3] $iopadmap$ADDRB[3]_output_0_0
1 1
.names $iopadmap$ADDRB[4] $iopadmap$ADDRB[4]_output_0_0
1 1
.names $iopadmap$ADDRB[5] $iopadmap$ADDRB[5]_output_0_0
1 1
.names $iopadmap$ADDRB[6] $iopadmap$ADDRB[6]_output_0_0
1 1
.names $iopadmap$ADDRB[7] $iopadmap$ADDRB[7]_output_0_0
1 1
.names $iopadmap$ADDRB[8] $iopadmap$ADDRB[8]_output_0_0
1 1
.names $iopadmap$DIN[0] $iopadmap$DIN[0]_output_0_0
1 1
.names $iopadmap$DIN[1] $iopadmap$DIN[1]_output_0_0
1 1
.names $iopadmap$DIN[2] $iopadmap$DIN[2]_output_0_0
1 1
.names $iopadmap$DIN[3] $iopadmap$DIN[3]_output_0_0
1 1
.names $iopadmap$DIN[4] $iopadmap$DIN[4]_output_0_0
1 1
.names $iopadmap$DIN[5] $iopadmap$DIN[5]_output_0_0
1 1
.names $iopadmap$DIN[6] $iopadmap$DIN[6]_output_0_0
1 1
.names $iopadmap$DIN[7] $iopadmap$DIN[7]_output_0_0
1 1
.names $iopadmap$DIN[8] $iopadmap$DIN[8]_output_0_0
1 1
.names $iopadmap$DIN[9] $iopadmap$DIN[9]_output_0_0
1 1
.names $iopadmap$DIN[10] $iopadmap$DIN[10]_output_0_0
1 1
.names $iopadmap$DIN[11] $iopadmap$DIN[11]_output_0_0
1 1
.names $iopadmap$DIN[12] $iopadmap$DIN[12]_output_0_0
1 1
.names $iopadmap$DIN[13] $iopadmap$DIN[13]_output_0_0
1 1
.names $iopadmap$DIN[14] $iopadmap$DIN[14]_output_0_0
1 1
.names $iopadmap$DIN[15] $iopadmap$DIN[15]_output_0_0
1 1
.names $iopadmap$DIN[16] $iopadmap$DIN[16]_output_0_0
1 1
.names $iopadmap$DIN[17] $iopadmap$DIN[17]_output_0_0
1 1
.names $iopadmap$DIN[18] $iopadmap$DIN[18]_output_0_0
1 1
.names $iopadmap$DIN[19] $iopadmap$DIN[19]_output_0_0
1 1
.names $iopadmap$DIN[20] $iopadmap$DIN[20]_output_0_0
1 1
.names $iopadmap$DIN[21] $iopadmap$DIN[21]_output_0_0
1 1
.names $iopadmap$DIN[22] $iopadmap$DIN[22]_output_0_0
1 1
.names $iopadmap$DIN[23] $iopadmap$DIN[23]_output_0_0
1 1
.names $iopadmap$DIN[24] $iopadmap$DIN[24]_output_0_0
1 1
.names $iopadmap$DIN[25] $iopadmap$DIN[25]_output_0_0
1 1
.names $iopadmap$DIN[26] $iopadmap$DIN[26]_output_0_0
1 1
.names $iopadmap$DIN[27] $iopadmap$DIN[27]_output_0_0
1 1
.names $iopadmap$DIN[28] $iopadmap$DIN[28]_output_0_0
1 1
.names $iopadmap$DIN[29] $iopadmap$DIN[29]_output_0_0
1 1
.names $iopadmap$DIN[30] $iopadmap$DIN[30]_output_0_0
1 1
.names $iopadmap$DIN[31] $iopadmap$DIN[31]_output_0_0
1 1
.names $iopadmap$DIN[32] $iopadmap$DIN[32]_output_0_0
1 1
.names $iopadmap$DIN[33] $iopadmap$DIN[33]_output_0_0
1 1
.names $iopadmap$DIN[34] $iopadmap$DIN[34]_output_0_0
1 1
.names $iopadmap$DIN[35] $iopadmap$DIN[35]_output_0_0
1 1
.names $iopadmap$RE $iopadmap$RE_output_0_0
1 1
.names $iopadmap$WE $iopadmap$WE_output_0_0
1 1

#Interconnect
.names $auto$clkbufmap.cc:298:execute$3394_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_clock_2_0
1 1
.names $auto$clkbufmap.cc:298:execute$3394_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_clock_3_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_clock_1_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo30_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo31_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo32_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo33_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo34_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo35_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo29_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo01_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo25_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo24_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo00_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo27_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo02_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo23_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo28_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo26_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo17_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo21_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo03_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo20_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo22_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo16_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo19_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo18_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo10_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo04_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo15_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo13_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo14_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo09_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo12_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo11_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_emulate_reset_emu_init_sel_73_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo05_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo08_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo06_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$abc$485$lo07_clock_0_0
1 1
.names $auto$clkbufmap.cc:298:execute$3397_output_0_0 dffre_$auto$memory_libmap.cc:2437:execute$69_clock_0_0
1 1
.names $iopadmap$ADDRA[0]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_5
1 1
.names $iopadmap$ADDRA[0]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_5
1 1
.names $iopadmap$ADDRA[1]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_6
1 1
.names $iopadmap$ADDRA[1]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_6
1 1
.names $iopadmap$ADDRA[2]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_7
1 1
.names $iopadmap$ADDRA[2]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_7
1 1
.names $iopadmap$ADDRA[3]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_8
1 1
.names $iopadmap$ADDRA[3]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_8
1 1
.names $iopadmap$ADDRA[4]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_9
1 1
.names $iopadmap$ADDRA[4]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_9
1 1
.names $iopadmap$ADDRA[5]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_10
1 1
.names $iopadmap$ADDRA[5]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_10
1 1
.names $iopadmap$ADDRA[6]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_11
1 1
.names $iopadmap$ADDRA[6]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_11
1 1
.names $iopadmap$ADDRA[7]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_12
1 1
.names $iopadmap$ADDRA[7]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_12
1 1
.names $iopadmap$ADDRA[8]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_13
1 1
.names $iopadmap$ADDRA[8]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_13
1 1
.names $iopadmap$ADDRB[0]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_5
1 1
.names $iopadmap$ADDRB[0]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_5
1 1
.names $iopadmap$ADDRB[1]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_6
1 1
.names $iopadmap$ADDRB[1]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_6
1 1
.names $iopadmap$ADDRB[2]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_7
1 1
.names $iopadmap$ADDRB[2]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_7
1 1
.names $iopadmap$ADDRB[3]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_8
1 1
.names $iopadmap$ADDRB[3]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_8
1 1
.names $iopadmap$ADDRB[4]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_9
1 1
.names $iopadmap$ADDRB[4]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_9
1 1
.names $iopadmap$ADDRB[5]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_10
1 1
.names $iopadmap$ADDRB[5]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_10
1 1
.names $iopadmap$ADDRB[6]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_11
1 1
.names $iopadmap$ADDRB[6]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_11
1 1
.names $iopadmap$ADDRB[7]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_12
1 1
.names $iopadmap$ADDRB[7]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_12
1 1
.names $iopadmap$ADDRB[8]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_13
1 1
.names $iopadmap$ADDRB[8]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_13
1 1
.names $iopadmap$DIN[0]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_0
1 1
.names $iopadmap$DIN[1]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_1
1 1
.names $iopadmap$DIN[2]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_2
1 1
.names $iopadmap$DIN[3]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_3
1 1
.names $iopadmap$DIN[4]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_4
1 1
.names $iopadmap$DIN[5]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_5
1 1
.names $iopadmap$DIN[6]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_6
1 1
.names $iopadmap$DIN[7]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_7
1 1
.names $iopadmap$DIN[8]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_16
1 1
.names $iopadmap$DIN[9]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_8
1 1
.names $iopadmap$DIN[10]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_9
1 1
.names $iopadmap$DIN[11]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_10
1 1
.names $iopadmap$DIN[12]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_11
1 1
.names $iopadmap$DIN[13]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_12
1 1
.names $iopadmap$DIN[14]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_13
1 1
.names $iopadmap$DIN[15]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_14
1 1
.names $iopadmap$DIN[16]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_15
1 1
.names $iopadmap$DIN[17]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_17
1 1
.names $iopadmap$DIN[18]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_0
1 1
.names $iopadmap$DIN[19]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_1
1 1
.names $iopadmap$DIN[20]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_2
1 1
.names $iopadmap$DIN[21]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_3
1 1
.names $iopadmap$DIN[22]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_4
1 1
.names $iopadmap$DIN[23]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_5
1 1
.names $iopadmap$DIN[24]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_6
1 1
.names $iopadmap$DIN[25]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_7
1 1
.names $iopadmap$DIN[26]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_16
1 1
.names $iopadmap$DIN[27]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_8
1 1
.names $iopadmap$DIN[28]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_9
1 1
.names $iopadmap$DIN[29]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_10
1 1
.names $iopadmap$DIN[30]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_11
1 1
.names $iopadmap$DIN[31]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_12
1 1
.names $iopadmap$DIN[32]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_13
1 1
.names $iopadmap$DIN[33]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_14
1 1
.names $iopadmap$DIN[34]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_15
1 1
.names $iopadmap$DIN[35]_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_17
1 1
.names $iopadmap$RE_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_4_0
1 1
.names $iopadmap$RE_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_5_0
1 1
.names $iopadmap$RE_output_0_0 dffre_emulate_reset_emu_init_sel_73_input_2_0
1 1
.names $iopadmap$RE_output_0_0 dffre_$auto$memory_libmap.cc:2437:execute$69_input_0_0
1 1
.names $iopadmap$RE_output_0_0 lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_input_0_2
1 1
.names $iopadmap$WE_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_16_0
1 1
.names $iopadmap$WE_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_17_0
1 1
.names $iopadmap$WE_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_18_0
1 1
.names $iopadmap$WE_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_18_1
1 1
.names $iopadmap$WE_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_19_0
1 1
.names $iopadmap$WE_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_19_1
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3531_output_0_0 $auto$rs_design_edit.cc:841:execute$3531_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3532_output_0_0 $auto$rs_design_edit.cc:841:execute$3532_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3533_output_0_0 $auto$rs_design_edit.cc:841:execute$3533_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3534_output_0_0 $auto$rs_design_edit.cc:841:execute$3534_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3535_output_0_0 $auto$rs_design_edit.cc:841:execute$3535_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3536_output_0_0 $auto$rs_design_edit.cc:841:execute$3536_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3537_output_0_0 $auto$rs_design_edit.cc:841:execute$3537_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3538_output_0_0 $auto$rs_design_edit.cc:841:execute$3538_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3539_output_0_0 $auto$rs_design_edit.cc:841:execute$3539_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3540_output_0_0 $auto$rs_design_edit.cc:841:execute$3540_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3541_output_0_0 $auto$rs_design_edit.cc:841:execute$3541_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3542_output_0_0 $auto$rs_design_edit.cc:841:execute$3542_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3543_output_0_0 $auto$rs_design_edit.cc:841:execute$3543_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3544_output_0_0 $auto$rs_design_edit.cc:841:execute$3544_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3545_output_0_0 $auto$rs_design_edit.cc:841:execute$3545_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3546_output_0_0 $auto$rs_design_edit.cc:841:execute$3546_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3547_output_0_0 $auto$rs_design_edit.cc:841:execute$3547_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3548_output_0_0 $auto$rs_design_edit.cc:841:execute$3548_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3549_output_0_0 $auto$rs_design_edit.cc:841:execute$3549_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3550_output_0_0 $auto$rs_design_edit.cc:841:execute$3550_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3551_output_0_0 $auto$rs_design_edit.cc:841:execute$3551_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3552_output_0_0 $auto$rs_design_edit.cc:841:execute$3552_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3553_output_0_0 $auto$rs_design_edit.cc:841:execute$3553_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3554_output_0_0 $auto$rs_design_edit.cc:841:execute$3554_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3555_output_0_0 $auto$rs_design_edit.cc:841:execute$3555_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3556_output_0_0 $auto$rs_design_edit.cc:841:execute$3556_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3557_output_0_0 $auto$rs_design_edit.cc:841:execute$3557_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3558_output_0_0 $auto$rs_design_edit.cc:841:execute$3558_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3559_output_0_0 $auto$rs_design_edit.cc:841:execute$3559_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3560_output_0_0 $auto$rs_design_edit.cc:841:execute$3560_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3561_output_0_0 $auto$rs_design_edit.cc:841:execute$3561_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3562_output_0_0 $auto$rs_design_edit.cc:841:execute$3562_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3563_output_0_0 $auto$rs_design_edit.cc:841:execute$3563_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3564_output_0_0 $auto$rs_design_edit.cc:841:execute$3564_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3565_output_0_0 $auto$rs_design_edit.cc:841:execute$3565_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3566_output_0_0 $auto$rs_design_edit.cc:841:execute$3566_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3567_output_0_0 $auto$rs_design_edit.cc:841:execute$3567_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3568_output_0_0 $auto$rs_design_edit.cc:841:execute$3568_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3569_output_0_0 $auto$rs_design_edit.cc:841:execute$3569_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3570_output_0_0 $auto$rs_design_edit.cc:841:execute$3570_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3571_output_0_0 $auto$rs_design_edit.cc:841:execute$3571_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3572_output_0_0 $auto$rs_design_edit.cc:841:execute$3572_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3573_output_0_0 $auto$rs_design_edit.cc:841:execute$3573_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3574_output_0_0 $auto$rs_design_edit.cc:841:execute$3574_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3575_output_0_0 $auto$rs_design_edit.cc:841:execute$3575_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3576_output_0_0 $auto$rs_design_edit.cc:841:execute$3576_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3577_output_0_0 $auto$rs_design_edit.cc:841:execute$3577_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3578_output_0_0 $auto$rs_design_edit.cc:841:execute$3578_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3579_output_0_0 $auto$rs_design_edit.cc:841:execute$3579_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3580_output_0_0 $auto$rs_design_edit.cc:841:execute$3580_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3581_output_0_0 $auto$rs_design_edit.cc:841:execute$3581_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3582_output_0_0 $auto$rs_design_edit.cc:841:execute$3582_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3583_output_0_0 $auto$rs_design_edit.cc:841:execute$3583_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3584_output_0_0 $auto$rs_design_edit.cc:841:execute$3584_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3585_output_0_0 $auto$rs_design_edit.cc:841:execute$3585_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3586_output_0_0 $auto$rs_design_edit.cc:841:execute$3586_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3587_output_0_0 $auto$rs_design_edit.cc:841:execute$3587_input_0_0
1 1
.names lut_$auto$rs_design_edit.cc:841:execute$3588_output_0_0 $auto$rs_design_edit.cc:841:execute$3588_input_0_0
1 1
.names lut_$iopadmap$DOUT[0]_output_0_0 dffre_$abc$485$lo00_input_0_0
1 1
.names lut_$iopadmap$DOUT[0]_output_0_0 $iopadmap$DOUT[0]_input_0_0
1 1
.names lut_$iopadmap$DOUT[1]_output_0_0 dffre_$abc$485$lo01_input_0_0
1 1
.names lut_$iopadmap$DOUT[1]_output_0_0 $iopadmap$DOUT[1]_input_0_0
1 1
.names lut_$iopadmap$DOUT[2]_output_0_0 dffre_$abc$485$lo02_input_0_0
1 1
.names lut_$iopadmap$DOUT[2]_output_0_0 $iopadmap$DOUT[2]_input_0_0
1 1
.names lut_$iopadmap$DOUT[3]_output_0_0 dffre_$abc$485$lo03_input_0_0
1 1
.names lut_$iopadmap$DOUT[3]_output_0_0 $iopadmap$DOUT[3]_input_0_0
1 1
.names lut_$iopadmap$DOUT[4]_output_0_0 dffre_$abc$485$lo04_input_0_0
1 1
.names lut_$iopadmap$DOUT[4]_output_0_0 $iopadmap$DOUT[4]_input_0_0
1 1
.names lut_$iopadmap$DOUT[5]_output_0_0 dffre_$abc$485$lo05_input_0_0
1 1
.names lut_$iopadmap$DOUT[5]_output_0_0 $iopadmap$DOUT[5]_input_0_0
1 1
.names lut_$iopadmap$DOUT[6]_output_0_0 dffre_$abc$485$lo06_input_0_0
1 1
.names lut_$iopadmap$DOUT[6]_output_0_0 $iopadmap$DOUT[6]_input_0_0
1 1
.names lut_$iopadmap$DOUT[7]_output_0_0 dffre_$abc$485$lo07_input_0_0
1 1
.names lut_$iopadmap$DOUT[7]_output_0_0 $iopadmap$DOUT[7]_input_0_0
1 1
.names lut_$iopadmap$DOUT[8]_output_0_0 dffre_$abc$485$lo08_input_0_0
1 1
.names lut_$iopadmap$DOUT[8]_output_0_0 $iopadmap$DOUT[8]_input_0_0
1 1
.names lut_$iopadmap$DOUT[9]_output_0_0 dffre_$abc$485$lo09_input_0_0
1 1
.names lut_$iopadmap$DOUT[9]_output_0_0 $iopadmap$DOUT[9]_input_0_0
1 1
.names lut_$iopadmap$DOUT[10]_output_0_0 dffre_$abc$485$lo10_input_0_0
1 1
.names lut_$iopadmap$DOUT[10]_output_0_0 $iopadmap$DOUT[10]_input_0_0
1 1
.names lut_$iopadmap$DOUT[11]_output_0_0 dffre_$abc$485$lo11_input_0_0
1 1
.names lut_$iopadmap$DOUT[11]_output_0_0 $iopadmap$DOUT[11]_input_0_0
1 1
.names lut_$iopadmap$DOUT[12]_output_0_0 dffre_$abc$485$lo12_input_0_0
1 1
.names lut_$iopadmap$DOUT[12]_output_0_0 $iopadmap$DOUT[12]_input_0_0
1 1
.names lut_$iopadmap$DOUT[13]_output_0_0 dffre_$abc$485$lo13_input_0_0
1 1
.names lut_$iopadmap$DOUT[13]_output_0_0 $iopadmap$DOUT[13]_input_0_0
1 1
.names lut_$iopadmap$DOUT[14]_output_0_0 dffre_$abc$485$lo14_input_0_0
1 1
.names lut_$iopadmap$DOUT[14]_output_0_0 $iopadmap$DOUT[14]_input_0_0
1 1
.names lut_$iopadmap$DOUT[15]_output_0_0 dffre_$abc$485$lo15_input_0_0
1 1
.names lut_$iopadmap$DOUT[15]_output_0_0 $iopadmap$DOUT[15]_input_0_0
1 1
.names lut_$iopadmap$DOUT[16]_output_0_0 dffre_$abc$485$lo16_input_0_0
1 1
.names lut_$iopadmap$DOUT[16]_output_0_0 $iopadmap$DOUT[16]_input_0_0
1 1
.names lut_$iopadmap$DOUT[17]_output_0_0 dffre_$abc$485$lo17_input_0_0
1 1
.names lut_$iopadmap$DOUT[17]_output_0_0 $iopadmap$DOUT[17]_input_0_0
1 1
.names lut_$iopadmap$DOUT[18]_output_0_0 dffre_$abc$485$lo18_input_0_0
1 1
.names lut_$iopadmap$DOUT[18]_output_0_0 $iopadmap$DOUT[18]_input_0_0
1 1
.names lut_$iopadmap$DOUT[19]_output_0_0 dffre_$abc$485$lo19_input_0_0
1 1
.names lut_$iopadmap$DOUT[19]_output_0_0 $iopadmap$DOUT[19]_input_0_0
1 1
.names lut_$iopadmap$DOUT[20]_output_0_0 dffre_$abc$485$lo20_input_0_0
1 1
.names lut_$iopadmap$DOUT[20]_output_0_0 $iopadmap$DOUT[20]_input_0_0
1 1
.names lut_$iopadmap$DOUT[21]_output_0_0 dffre_$abc$485$lo21_input_0_0
1 1
.names lut_$iopadmap$DOUT[21]_output_0_0 $iopadmap$DOUT[21]_input_0_0
1 1
.names lut_$iopadmap$DOUT[22]_output_0_0 dffre_$abc$485$lo22_input_0_0
1 1
.names lut_$iopadmap$DOUT[22]_output_0_0 $iopadmap$DOUT[22]_input_0_0
1 1
.names lut_$iopadmap$DOUT[23]_output_0_0 dffre_$abc$485$lo23_input_0_0
1 1
.names lut_$iopadmap$DOUT[23]_output_0_0 $iopadmap$DOUT[23]_input_0_0
1 1
.names lut_$iopadmap$DOUT[24]_output_0_0 dffre_$abc$485$lo24_input_0_0
1 1
.names lut_$iopadmap$DOUT[24]_output_0_0 $iopadmap$DOUT[24]_input_0_0
1 1
.names lut_$iopadmap$DOUT[25]_output_0_0 dffre_$abc$485$lo25_input_0_0
1 1
.names lut_$iopadmap$DOUT[25]_output_0_0 $iopadmap$DOUT[25]_input_0_0
1 1
.names lut_$iopadmap$DOUT[26]_output_0_0 dffre_$abc$485$lo26_input_0_0
1 1
.names lut_$iopadmap$DOUT[26]_output_0_0 $iopadmap$DOUT[26]_input_0_0
1 1
.names lut_$iopadmap$DOUT[27]_output_0_0 dffre_$abc$485$lo27_input_0_0
1 1
.names lut_$iopadmap$DOUT[27]_output_0_0 $iopadmap$DOUT[27]_input_0_0
1 1
.names lut_$iopadmap$DOUT[28]_output_0_0 dffre_$abc$485$lo28_input_0_0
1 1
.names lut_$iopadmap$DOUT[28]_output_0_0 $iopadmap$DOUT[28]_input_0_0
1 1
.names lut_$iopadmap$DOUT[29]_output_0_0 dffre_$abc$485$lo29_input_0_0
1 1
.names lut_$iopadmap$DOUT[29]_output_0_0 $iopadmap$DOUT[29]_input_0_0
1 1
.names lut_$iopadmap$DOUT[30]_output_0_0 dffre_$abc$485$lo30_input_0_0
1 1
.names lut_$iopadmap$DOUT[30]_output_0_0 $iopadmap$DOUT[30]_input_0_0
1 1
.names lut_$iopadmap$DOUT[31]_output_0_0 dffre_$abc$485$lo31_input_0_0
1 1
.names lut_$iopadmap$DOUT[31]_output_0_0 $iopadmap$DOUT[31]_input_0_0
1 1
.names lut_$iopadmap$DOUT[32]_output_0_0 dffre_$abc$485$lo32_input_0_0
1 1
.names lut_$iopadmap$DOUT[32]_output_0_0 $iopadmap$DOUT[32]_input_0_0
1 1
.names lut_$iopadmap$DOUT[33]_output_0_0 dffre_$abc$485$lo33_input_0_0
1 1
.names lut_$iopadmap$DOUT[33]_output_0_0 $iopadmap$DOUT[33]_input_0_0
1 1
.names lut_$iopadmap$DOUT[34]_output_0_0 dffre_$abc$485$lo34_input_0_0
1 1
.names lut_$iopadmap$DOUT[34]_output_0_0 $iopadmap$DOUT[34]_input_0_0
1 1
.names lut_$iopadmap$DOUT[35]_output_0_0 dffre_$abc$485$lo35_input_0_0
1 1
.names lut_$iopadmap$DOUT[35]_output_0_0 $iopadmap$DOUT[35]_input_0_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_4
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_4
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_6_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_7_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_8_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_8_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_9_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_9_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_4
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_4
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_14_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_15_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_20_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_21_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_1
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_2
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_3
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_4
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_5
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_6
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_7
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_8
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_9
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_10
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_11
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_12
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_13
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_14
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_15
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_16
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_17
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_1
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_2
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_3
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_4
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_5
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_6
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_7
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_8
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_9
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_10
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_11
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_12
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_13
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_14
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_15
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_16
1 1
.names lut_$true_output_0_0 RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_17
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo30_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo31_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo32_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo33_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo34_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo35_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo29_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo01_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo25_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo24_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo00_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo27_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo02_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo23_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo28_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo26_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo17_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo21_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo03_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo20_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo22_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo16_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo19_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo18_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo10_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo04_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo15_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo13_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo14_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo09_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo12_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo11_input_1_0
1 1
.names lut_$true_output_0_0 dffre_emulate_reset_emu_init_sel_73_input_0_0
1 1
.names lut_$true_output_0_0 dffre_emulate_reset_emu_init_sel_73_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo05_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo08_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo06_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$abc$485$lo07_input_1_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3540_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3541_input_0_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2437:execute$69_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$memory_libmap.cc:2437:execute$69_input_2_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3531_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3543_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3532_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3544_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3545_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3546_input_0_4
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3547_input_0_4
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3550_input_0_2
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3551_input_0_2
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3548_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3549_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3556_input_0_2
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3557_input_0_2
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3553_input_0_2
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3552_input_0_2
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3555_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3554_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3533_input_0_4
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3559_input_0_4
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3560_input_0_4
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3561_input_0_4
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3562_input_0_4
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3563_input_0_4
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3566_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3567_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3564_input_0_2
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3565_input_0_2
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3572_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3573_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3568_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3569_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3571_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3570_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3534_input_0_4
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3575_input_0_4
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3576_input_0_4
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3577_input_0_4
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3578_input_0_4
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3579_input_0_4
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3582_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3583_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3580_input_0_2
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3581_input_0_2
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3588_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3574_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3584_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3585_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3587_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3586_input_0_0
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3535_input_0_3
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3558_input_0_3
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3542_input_0_1
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3539_input_0_1
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3538_input_0_3
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3537_input_0_3
1 1
.names lut_$true_output_0_0 lut_$auto$rs_design_edit.cc:841:execute$3536_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[30]_input_0_3
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[31]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[32]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[33]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[34]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[35]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[29]_input_0_3
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[1]_input_0_3
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[25]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[24]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[0]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[27]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[2]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[23]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[28]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[26]_input_0_3
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[17]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[21]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[3]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[20]_input_0_3
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[22]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[16]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[19]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[18]_input_0_3
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[10]_input_0_3
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[4]_input_0_2
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[15]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[13]_input_0_0
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[14]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[9]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[12]_input_0_1
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[11]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[5]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[8]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[6]_input_0_4
1 1
.names dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 lut_$iopadmap$DOUT[7]_input_0_4
1 1
.names dffre_$abc$485$lo01_output_0_0 lut_$iopadmap$DOUT[1]_input_0_0
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[30]_input_0_4
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[31]_input_0_4
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[32]_input_0_3
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[33]_input_0_0
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[34]_input_0_0
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[35]_input_0_0
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[29]_input_0_0
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[1]_input_0_4
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[25]_input_0_2
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[24]_input_0_4
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[0]_input_0_3
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[27]_input_0_0
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[2]_input_0_4
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[23]_input_0_1
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[28]_input_0_2
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[26]_input_0_0
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[17]_input_0_2
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[21]_input_0_4
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[3]_input_0_4
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[20]_input_0_0
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[22]_input_0_2
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[16]_input_0_0
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[19]_input_0_0
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[18]_input_0_1
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[10]_input_0_4
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[4]_input_0_3
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[15]_input_0_3
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[13]_input_0_3
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[14]_input_0_2
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[9]_input_0_0
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[12]_input_0_0
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[11]_input_0_3
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[5]_input_0_2
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[8]_input_0_0
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[6]_input_0_0
1 1
.names dffre_emulate_reset_emu_init_sel_73_output_0_0 lut_$iopadmap$DOUT[7]_input_0_0
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_1 lut_$iopadmap$DOUT[1]_input_0_1
1 1
.names dffre_$abc$485$lo02_output_0_0 lut_$iopadmap$DOUT[2]_input_0_1
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_2 lut_$iopadmap$DOUT[2]_input_0_2
1 1
.names dffre_$abc$485$lo03_output_0_0 lut_$iopadmap$DOUT[3]_input_0_0
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_3 lut_$iopadmap$DOUT[3]_input_0_3
1 1
.names dffre_$abc$485$lo04_output_0_0 lut_$iopadmap$DOUT[4]_input_0_1
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_4 lut_$iopadmap$DOUT[4]_input_0_4
1 1
.names dffre_$abc$485$lo05_output_0_0 lut_$iopadmap$DOUT[5]_input_0_1
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_5 lut_$iopadmap$DOUT[5]_input_0_3
1 1
.names dffre_$abc$485$lo06_output_0_0 lut_$iopadmap$DOUT[6]_input_0_1
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_6 lut_$iopadmap$DOUT[6]_input_0_3
1 1
.names dffre_$abc$485$lo07_output_0_0 lut_$iopadmap$DOUT[7]_input_0_1
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_7 lut_$iopadmap$DOUT[7]_input_0_2
1 1
.names dffre_$abc$485$lo08_output_0_0 lut_$iopadmap$DOUT[8]_input_0_1
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_16 lut_$iopadmap$DOUT[8]_input_0_2
1 1
.names dffre_$abc$485$lo09_output_0_0 lut_$iopadmap$DOUT[9]_input_0_4
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_8 lut_$iopadmap$DOUT[9]_input_0_2
1 1
.names dffre_$abc$485$lo10_output_0_0 lut_$iopadmap$DOUT[10]_input_0_1
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_9 lut_$iopadmap$DOUT[10]_input_0_2
1 1
.names dffre_$abc$485$lo11_output_0_0 lut_$iopadmap$DOUT[11]_input_0_1
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_10 lut_$iopadmap$DOUT[11]_input_0_0
1 1
.names dffre_$abc$485$lo12_output_0_0 lut_$iopadmap$DOUT[12]_input_0_3
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_11 lut_$iopadmap$DOUT[12]_input_0_2
1 1
.names dffre_$abc$485$lo13_output_0_0 lut_$iopadmap$DOUT[13]_input_0_1
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_12 lut_$iopadmap$DOUT[13]_input_0_4
1 1
.names dffre_$abc$485$lo14_output_0_0 lut_$iopadmap$DOUT[14]_input_0_3
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_13 lut_$iopadmap$DOUT[14]_input_0_0
1 1
.names dffre_$abc$485$lo15_output_0_0 lut_$iopadmap$DOUT[15]_input_0_1
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_14 lut_$iopadmap$DOUT[15]_input_0_0
1 1
.names dffre_$abc$485$lo16_output_0_0 lut_$iopadmap$DOUT[16]_input_0_4
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_15 lut_$iopadmap$DOUT[16]_input_0_2
1 1
.names dffre_$abc$485$lo17_output_0_0 lut_$iopadmap$DOUT[17]_input_0_0
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_17 lut_$iopadmap$DOUT[17]_input_0_3
1 1
.names dffre_$abc$485$lo18_output_0_0 lut_$iopadmap$DOUT[18]_input_0_0
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_0 lut_$iopadmap$DOUT[18]_input_0_4
1 1
.names dffre_$abc$485$lo19_output_0_0 lut_$iopadmap$DOUT[19]_input_0_3
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_1 lut_$iopadmap$DOUT[19]_input_0_2
1 1
.names dffre_$abc$485$lo20_output_0_0 lut_$iopadmap$DOUT[20]_input_0_2
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_2 lut_$iopadmap$DOUT[20]_input_0_4
1 1
.names dffre_$abc$485$lo21_output_0_0 lut_$iopadmap$DOUT[21]_input_0_1
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_3 lut_$iopadmap$DOUT[21]_input_0_3
1 1
.names dffre_$abc$485$lo22_output_0_0 lut_$iopadmap$DOUT[22]_input_0_3
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_4 lut_$iopadmap$DOUT[22]_input_0_1
1 1
.names dffre_$abc$485$lo23_output_0_0 lut_$iopadmap$DOUT[23]_input_0_4
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_5 lut_$iopadmap$DOUT[23]_input_0_2
1 1
.names dffre_$abc$485$lo24_output_0_0 lut_$iopadmap$DOUT[24]_input_0_1
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_6 lut_$iopadmap$DOUT[24]_input_0_3
1 1
.names dffre_$abc$485$lo25_output_0_0 lut_$iopadmap$DOUT[25]_input_0_0
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_7 lut_$iopadmap$DOUT[25]_input_0_3
1 1
.names dffre_$abc$485$lo26_output_0_0 lut_$iopadmap$DOUT[26]_input_0_2
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_16 lut_$iopadmap$DOUT[26]_input_0_4
1 1
.names dffre_$abc$485$lo27_output_0_0 lut_$iopadmap$DOUT[27]_input_0_2
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_8 lut_$iopadmap$DOUT[27]_input_0_1
1 1
.names dffre_$abc$485$lo28_output_0_0 lut_$iopadmap$DOUT[28]_input_0_1
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_9 lut_$iopadmap$DOUT[28]_input_0_3
1 1
.names dffre_$abc$485$lo29_output_0_0 lut_$iopadmap$DOUT[29]_input_0_2
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_10 lut_$iopadmap$DOUT[29]_input_0_1
1 1
.names dffre_$abc$485$lo30_output_0_0 lut_$iopadmap$DOUT[30]_input_0_0
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_11 lut_$iopadmap$DOUT[30]_input_0_2
1 1
.names dffre_$abc$485$lo31_output_0_0 lut_$iopadmap$DOUT[31]_input_0_1
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_12 lut_$iopadmap$DOUT[31]_input_0_3
1 1
.names dffre_$abc$485$lo32_output_0_0 lut_$iopadmap$DOUT[32]_input_0_0
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_13 lut_$iopadmap$DOUT[32]_input_0_2
1 1
.names dffre_$abc$485$lo33_output_0_0 lut_$iopadmap$DOUT[33]_input_0_2
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_14 lut_$iopadmap$DOUT[33]_input_0_3
1 1
.names dffre_$abc$485$lo34_output_0_0 lut_$iopadmap$DOUT[34]_input_0_3
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_15 lut_$iopadmap$DOUT[34]_input_0_1
1 1
.names dffre_$abc$485$lo35_output_0_0 lut_$iopadmap$DOUT[35]_input_0_4
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_17 lut_$iopadmap$DOUT[35]_input_0_2
1 1
.names dffre_$abc$485$lo00_output_0_0 lut_$iopadmap$DOUT[0]_input_0_1
1 1
.names RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_0 lut_$iopadmap$DOUT[0]_input_0_2
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo30_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo31_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo32_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo33_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo34_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo35_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo29_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo01_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo25_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo24_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo00_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo27_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo02_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo23_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo28_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo26_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo17_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo21_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo03_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo20_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo22_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo16_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo19_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo18_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo10_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo04_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo15_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo13_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo14_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo09_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo12_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo11_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo05_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo08_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo06_input_2_0
1 1
.names lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 dffre_$abc$485$lo07_input_2_0
1 1

#Cell instances
.subckt RS_TDP36K \
    ADDR_A1[0]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_0 \
    ADDR_A1[1]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_1 \
    ADDR_A1[2]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_2 \
    ADDR_A1[3]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_3 \
    ADDR_A1[4]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_4 \
    ADDR_A1[5]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_5 \
    ADDR_A1[6]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_6 \
    ADDR_A1[7]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_7 \
    ADDR_A1[8]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_8 \
    ADDR_A1[9]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_9 \
    ADDR_A1[10]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_10 \
    ADDR_A1[11]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_11 \
    ADDR_A1[12]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_12 \
    ADDR_A1[13]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_13 \
    ADDR_A1[14]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_14 \
    ADDR_A2[0]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_0 \
    ADDR_A2[1]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_1 \
    ADDR_A2[2]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_2 \
    ADDR_A2[3]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_3 \
    ADDR_A2[4]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_4 \
    ADDR_A2[5]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_5 \
    ADDR_A2[6]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_6 \
    ADDR_A2[7]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_7 \
    ADDR_A2[8]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_8 \
    ADDR_A2[9]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_9 \
    ADDR_A2[10]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_10 \
    ADDR_A2[11]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_11 \
    ADDR_A2[12]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_12 \
    ADDR_A2[13]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_13 \
    ADDR_B1[0]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_0 \
    ADDR_B1[1]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_1 \
    ADDR_B1[2]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_2 \
    ADDR_B1[3]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_3 \
    ADDR_B1[4]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_4 \
    ADDR_B1[5]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_5 \
    ADDR_B1[6]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_6 \
    ADDR_B1[7]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_7 \
    ADDR_B1[8]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_8 \
    ADDR_B1[9]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_9 \
    ADDR_B1[10]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_10 \
    ADDR_B1[11]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_11 \
    ADDR_B1[12]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_12 \
    ADDR_B1[13]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_13 \
    ADDR_B1[14]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_14 \
    ADDR_B2[0]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_0 \
    ADDR_B2[1]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_1 \
    ADDR_B2[2]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_2 \
    ADDR_B2[3]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_3 \
    ADDR_B2[4]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_4 \
    ADDR_B2[5]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_5 \
    ADDR_B2[6]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_6 \
    ADDR_B2[7]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_7 \
    ADDR_B2[8]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_8 \
    ADDR_B2[9]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_9 \
    ADDR_B2[10]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_10 \
    ADDR_B2[11]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_11 \
    ADDR_B2[12]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_12 \
    ADDR_B2[13]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_13 \
    BE_A1[0]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_8_0 \
    BE_A1[1]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_8_1 \
    BE_A2[0]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_9_0 \
    BE_A2[1]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_9_1 \
    BE_B1[0]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_18_0 \
    BE_B1[1]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_18_1 \
    BE_B2[0]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_19_0 \
    BE_B2[1]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_19_1 \
    CLK_A1=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_clock_0_0 \
    CLK_A2=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_clock_1_0 \
    CLK_B1=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_clock_2_0 \
    CLK_B2=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_clock_3_0 \
    FLUSH1=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_20_0 \
    FLUSH2=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_21_0 \
    REN_A1=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_4_0 \
    REN_A2=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_5_0 \
    REN_B1=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_14_0 \
    REN_B2=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_15_0 \
    WDATA_A1[0]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_0 \
    WDATA_A1[1]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_1 \
    WDATA_A1[2]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_2 \
    WDATA_A1[3]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_3 \
    WDATA_A1[4]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_4 \
    WDATA_A1[5]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_5 \
    WDATA_A1[6]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_6 \
    WDATA_A1[7]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_7 \
    WDATA_A1[8]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_8 \
    WDATA_A1[9]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_9 \
    WDATA_A1[10]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_10 \
    WDATA_A1[11]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_11 \
    WDATA_A1[12]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_12 \
    WDATA_A1[13]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_13 \
    WDATA_A1[14]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_14 \
    WDATA_A1[15]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_15 \
    WDATA_A1[16]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_16 \
    WDATA_A1[17]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_17 \
    WDATA_A2[0]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_0 \
    WDATA_A2[1]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_1 \
    WDATA_A2[2]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_2 \
    WDATA_A2[3]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_3 \
    WDATA_A2[4]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_4 \
    WDATA_A2[5]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_5 \
    WDATA_A2[6]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_6 \
    WDATA_A2[7]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_7 \
    WDATA_A2[8]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_8 \
    WDATA_A2[9]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_9 \
    WDATA_A2[10]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_10 \
    WDATA_A2[11]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_11 \
    WDATA_A2[12]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_12 \
    WDATA_A2[13]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_13 \
    WDATA_A2[14]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_14 \
    WDATA_A2[15]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_15 \
    WDATA_A2[16]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_16 \
    WDATA_A2[17]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_17 \
    WDATA_B1[0]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_0 \
    WDATA_B1[1]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_1 \
    WDATA_B1[2]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_2 \
    WDATA_B1[3]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_3 \
    WDATA_B1[4]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_4 \
    WDATA_B1[5]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_5 \
    WDATA_B1[6]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_6 \
    WDATA_B1[7]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_7 \
    WDATA_B1[8]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_8 \
    WDATA_B1[9]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_9 \
    WDATA_B1[10]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_10 \
    WDATA_B1[11]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_11 \
    WDATA_B1[12]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_12 \
    WDATA_B1[13]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_13 \
    WDATA_B1[14]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_14 \
    WDATA_B1[15]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_15 \
    WDATA_B1[16]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_16 \
    WDATA_B1[17]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_17 \
    WDATA_B2[0]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_0 \
    WDATA_B2[1]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_1 \
    WDATA_B2[2]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_2 \
    WDATA_B2[3]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_3 \
    WDATA_B2[4]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_4 \
    WDATA_B2[5]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_5 \
    WDATA_B2[6]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_6 \
    WDATA_B2[7]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_7 \
    WDATA_B2[8]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_8 \
    WDATA_B2[9]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_9 \
    WDATA_B2[10]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_10 \
    WDATA_B2[11]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_11 \
    WDATA_B2[12]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_12 \
    WDATA_B2[13]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_13 \
    WDATA_B2[14]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_14 \
    WDATA_B2[15]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_15 \
    WDATA_B2[16]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_16 \
    WDATA_B2[17]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_17 \
    WEN_A1=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_6_0 \
    WEN_A2=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_7_0 \
    WEN_B1=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_16_0 \
    WEN_B2=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_17_0 \
    RDATA_A1[0]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_0 \
    RDATA_A1[1]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_1 \
    RDATA_A1[2]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_2 \
    RDATA_A1[3]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_3 \
    RDATA_A1[4]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_4 \
    RDATA_A1[5]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_5 \
    RDATA_A1[6]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_6 \
    RDATA_A1[7]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_7 \
    RDATA_A1[8]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_8 \
    RDATA_A1[9]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_9 \
    RDATA_A1[10]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_10 \
    RDATA_A1[11]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_11 \
    RDATA_A1[12]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_12 \
    RDATA_A1[13]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_13 \
    RDATA_A1[14]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_14 \
    RDATA_A1[15]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_15 \
    RDATA_A1[16]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_16 \
    RDATA_A1[17]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_17 \
    RDATA_A2[0]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_0 \
    RDATA_A2[1]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_1 \
    RDATA_A2[2]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_2 \
    RDATA_A2[3]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_3 \
    RDATA_A2[4]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_4 \
    RDATA_A2[5]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_5 \
    RDATA_A2[6]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_6 \
    RDATA_A2[7]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_7 \
    RDATA_A2[8]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_8 \
    RDATA_A2[9]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_9 \
    RDATA_A2[10]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_10 \
    RDATA_A2[11]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_11 \
    RDATA_A2[12]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_12 \
    RDATA_A2[13]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_13 \
    RDATA_A2[14]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_14 \
    RDATA_A2[15]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_15 \
    RDATA_A2[16]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_16 \
    RDATA_A2[17]=RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_17 \
    RDATA_B1[0]=__vpr__unconn0 \
    RDATA_B1[1]=__vpr__unconn1 \
    RDATA_B1[2]=__vpr__unconn2 \
    RDATA_B1[3]=__vpr__unconn3 \
    RDATA_B1[4]=__vpr__unconn4 \
    RDATA_B1[5]=__vpr__unconn5 \
    RDATA_B1[6]=__vpr__unconn6 \
    RDATA_B1[7]=__vpr__unconn7 \
    RDATA_B1[8]=__vpr__unconn8 \
    RDATA_B1[9]=__vpr__unconn9 \
    RDATA_B1[10]=__vpr__unconn10 \
    RDATA_B1[11]=__vpr__unconn11 \
    RDATA_B1[12]=__vpr__unconn12 \
    RDATA_B1[13]=__vpr__unconn13 \
    RDATA_B1[14]=__vpr__unconn14 \
    RDATA_B1[15]=__vpr__unconn15 \
    RDATA_B1[16]=__vpr__unconn16 \
    RDATA_B1[17]=__vpr__unconn17 \
    RDATA_B2[0]=__vpr__unconn18 \
    RDATA_B2[1]=__vpr__unconn19 \
    RDATA_B2[2]=__vpr__unconn20 \
    RDATA_B2[3]=__vpr__unconn21 \
    RDATA_B2[4]=__vpr__unconn22 \
    RDATA_B2[5]=__vpr__unconn23 \
    RDATA_B2[6]=__vpr__unconn24 \
    RDATA_B2[7]=__vpr__unconn25 \
    RDATA_B2[8]=__vpr__unconn26 \
    RDATA_B2[9]=__vpr__unconn27 \
    RDATA_B2[10]=__vpr__unconn28 \
    RDATA_B2[11]=__vpr__unconn29 \
    RDATA_B2[12]=__vpr__unconn30 \
    RDATA_B2[13]=__vpr__unconn31 \
    RDATA_B2[14]=__vpr__unconn32 \
    RDATA_B2[15]=__vpr__unconn33 \
    RDATA_B2[16]=__vpr__unconn34 \
    RDATA_B2[17]=__vpr__unconn35
.param INIT_i 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param MODE_BITS 011011011011000000000000000000000000000000110110110110000000000000000000000000000

.names lut_$iopadmap$DOUT[30]_input_0_0 __vpr__unconn36 lut_$iopadmap$DOUT[30]_input_0_2 lut_$iopadmap$DOUT[30]_input_0_3 lut_$iopadmap$DOUT[30]_input_0_4 lut_$iopadmap$DOUT[30]_output_0_0 
10000 1
10100 1
10001 1
10101 1
00111 1
10111 1

.subckt dffre \
    C=dffre_$abc$485$lo30_clock_0_0 \
    D=dffre_$abc$485$lo30_input_0_0 \
    E=dffre_$abc$485$lo30_input_2_0 \
    R=dffre_$abc$485$lo30_input_1_0 \
    Q=dffre_$abc$485$lo30_output_0_0

.names __vpr__unconn37 lut_$iopadmap$DOUT[31]_input_0_1 lut_$iopadmap$DOUT[31]_input_0_2 lut_$iopadmap$DOUT[31]_input_0_3 lut_$iopadmap$DOUT[31]_input_0_4 lut_$iopadmap$DOUT[31]_output_0_0 
01000 1
01010 1
01001 1
01011 1
00111 1
01111 1

.subckt dffre \
    C=dffre_$abc$485$lo31_clock_0_0 \
    D=dffre_$abc$485$lo31_input_0_0 \
    E=dffre_$abc$485$lo31_input_2_0 \
    R=dffre_$abc$485$lo31_input_1_0 \
    Q=dffre_$abc$485$lo31_output_0_0

.names lut_$iopadmap$DOUT[32]_input_0_0 __vpr__unconn38 lut_$iopadmap$DOUT[32]_input_0_2 lut_$iopadmap$DOUT[32]_input_0_3 lut_$iopadmap$DOUT[32]_input_0_4 lut_$iopadmap$DOUT[32]_output_0_0 
10000 1
10100 1
10010 1
10110 1
00111 1
10111 1

.subckt dffre \
    C=dffre_$abc$485$lo32_clock_0_0 \
    D=dffre_$abc$485$lo32_input_0_0 \
    E=dffre_$abc$485$lo32_input_2_0 \
    R=dffre_$abc$485$lo32_input_1_0 \
    Q=dffre_$abc$485$lo32_output_0_0

.names lut_$iopadmap$DOUT[33]_input_0_0 lut_$iopadmap$DOUT[33]_input_0_1 lut_$iopadmap$DOUT[33]_input_0_2 lut_$iopadmap$DOUT[33]_input_0_3 __vpr__unconn39 lut_$iopadmap$DOUT[33]_output_0_0 
00100 1
10100 1
11010 1
00110 1
10110 1
11110 1

.subckt dffre \
    C=dffre_$abc$485$lo33_clock_0_0 \
    D=dffre_$abc$485$lo33_input_0_0 \
    E=dffre_$abc$485$lo33_input_2_0 \
    R=dffre_$abc$485$lo33_input_1_0 \
    Q=dffre_$abc$485$lo33_output_0_0

.names lut_$iopadmap$DOUT[34]_input_0_0 lut_$iopadmap$DOUT[34]_input_0_1 lut_$iopadmap$DOUT[34]_input_0_2 lut_$iopadmap$DOUT[34]_input_0_3 __vpr__unconn40 lut_$iopadmap$DOUT[34]_output_0_0 
11100 1
00010 1
10010 1
01010 1
11010 1
11110 1

.subckt dffre \
    C=dffre_$abc$485$lo34_clock_0_0 \
    D=dffre_$abc$485$lo34_input_0_0 \
    E=dffre_$abc$485$lo34_input_2_0 \
    R=dffre_$abc$485$lo34_input_1_0 \
    Q=dffre_$abc$485$lo34_output_0_0

.names lut_$iopadmap$DOUT[35]_input_0_0 lut_$iopadmap$DOUT[35]_input_0_1 lut_$iopadmap$DOUT[35]_input_0_2 __vpr__unconn41 lut_$iopadmap$DOUT[35]_input_0_4 lut_$iopadmap$DOUT[35]_output_0_0 
11100 1
00001 1
10001 1
00101 1
10101 1
11101 1

.subckt dffre \
    C=dffre_$abc$485$lo35_clock_0_0 \
    D=dffre_$abc$485$lo35_input_0_0 \
    E=dffre_$abc$485$lo35_input_2_0 \
    R=dffre_$abc$485$lo35_input_1_0 \
    Q=dffre_$abc$485$lo35_output_0_0

.subckt dffre \
    C=dffre_$abc$485$lo29_clock_0_0 \
    D=dffre_$abc$485$lo29_input_0_0 \
    E=dffre_$abc$485$lo29_input_2_0 \
    R=dffre_$abc$485$lo29_input_1_0 \
    Q=dffre_$abc$485$lo29_output_0_0

.names lut_$iopadmap$DOUT[29]_input_0_0 lut_$iopadmap$DOUT[29]_input_0_1 lut_$iopadmap$DOUT[29]_input_0_2 lut_$iopadmap$DOUT[29]_input_0_3 __vpr__unconn42 lut_$iopadmap$DOUT[29]_output_0_0 
00100 1
10100 1
01100 1
11100 1
11010 1
11110 1

.subckt dffre \
    C=dffre_$abc$485$lo01_clock_0_0 \
    D=dffre_$abc$485$lo01_input_0_0 \
    E=dffre_$abc$485$lo01_input_2_0 \
    R=dffre_$abc$485$lo01_input_1_0 \
    Q=dffre_$abc$485$lo01_output_0_0

.names lut_$iopadmap$DOUT[1]_input_0_0 lut_$iopadmap$DOUT[1]_input_0_1 __vpr__unconn43 lut_$iopadmap$DOUT[1]_input_0_3 lut_$iopadmap$DOUT[1]_input_0_4 lut_$iopadmap$DOUT[1]_output_0_0 
10000 1
11000 1
10001 1
11001 1
01011 1
11011 1

.names lut_$iopadmap$DOUT[25]_input_0_0 lut_$iopadmap$DOUT[25]_input_0_1 lut_$iopadmap$DOUT[25]_input_0_2 lut_$iopadmap$DOUT[25]_input_0_3 __vpr__unconn44 lut_$iopadmap$DOUT[25]_output_0_0 
10000 1
10100 1
10010 1
10110 1
01110 1
11110 1

.subckt dffre \
    C=dffre_$abc$485$lo25_clock_0_0 \
    D=dffre_$abc$485$lo25_input_0_0 \
    E=dffre_$abc$485$lo25_input_2_0 \
    R=dffre_$abc$485$lo25_input_1_0 \
    Q=dffre_$abc$485$lo25_output_0_0

.names __vpr__unconn45 lut_$iopadmap$DOUT[24]_input_0_1 lut_$iopadmap$DOUT[24]_input_0_2 lut_$iopadmap$DOUT[24]_input_0_3 lut_$iopadmap$DOUT[24]_input_0_4 lut_$iopadmap$DOUT[24]_output_0_0 
01000 1
01010 1
01001 1
01011 1
00111 1
01111 1

.subckt dffre \
    C=dffre_$abc$485$lo24_clock_0_0 \
    D=dffre_$abc$485$lo24_input_0_0 \
    E=dffre_$abc$485$lo24_input_2_0 \
    R=dffre_$abc$485$lo24_input_1_0 \
    Q=dffre_$abc$485$lo24_output_0_0

.names lut_$iopadmap$DOUT[0]_input_0_0 lut_$iopadmap$DOUT[0]_input_0_1 lut_$iopadmap$DOUT[0]_input_0_2 lut_$iopadmap$DOUT[0]_input_0_3 __vpr__unconn46 lut_$iopadmap$DOUT[0]_output_0_0 
01000 1
01100 1
01010 1
10110 1
01110 1
11110 1

.subckt dffre \
    C=dffre_$abc$485$lo00_clock_0_0 \
    D=dffre_$abc$485$lo00_input_0_0 \
    E=dffre_$abc$485$lo00_input_2_0 \
    R=dffre_$abc$485$lo00_input_1_0 \
    Q=dffre_$abc$485$lo00_output_0_0

.names lut_$iopadmap$DOUT[27]_input_0_0 lut_$iopadmap$DOUT[27]_input_0_1 lut_$iopadmap$DOUT[27]_input_0_2 __vpr__unconn47 lut_$iopadmap$DOUT[27]_input_0_4 lut_$iopadmap$DOUT[27]_output_0_0 
00100 1
10100 1
01100 1
11100 1
11001 1
11101 1

.subckt dffre \
    C=dffre_$abc$485$lo27_clock_0_0 \
    D=dffre_$abc$485$lo27_input_0_0 \
    E=dffre_$abc$485$lo27_input_2_0 \
    R=dffre_$abc$485$lo27_input_1_0 \
    Q=dffre_$abc$485$lo27_output_0_0

.names lut_$iopadmap$DOUT[2]_input_0_0 lut_$iopadmap$DOUT[2]_input_0_1 lut_$iopadmap$DOUT[2]_input_0_2 __vpr__unconn48 lut_$iopadmap$DOUT[2]_input_0_4 lut_$iopadmap$DOUT[2]_output_0_0 
01000 1
01100 1
01001 1
10101 1
01101 1
11101 1

.subckt dffre \
    C=dffre_$abc$485$lo02_clock_0_0 \
    D=dffre_$abc$485$lo02_input_0_0 \
    E=dffre_$abc$485$lo02_input_2_0 \
    R=dffre_$abc$485$lo02_input_1_0 \
    Q=dffre_$abc$485$lo02_output_0_0

.names lut_$iopadmap$DOUT[23]_input_0_0 lut_$iopadmap$DOUT[23]_input_0_1 lut_$iopadmap$DOUT[23]_input_0_2 __vpr__unconn49 lut_$iopadmap$DOUT[23]_input_0_4 lut_$iopadmap$DOUT[23]_output_0_0 
11100 1
00001 1
01001 1
00101 1
01101 1
11101 1

.subckt dffre \
    C=dffre_$abc$485$lo23_clock_0_0 \
    D=dffre_$abc$485$lo23_input_0_0 \
    E=dffre_$abc$485$lo23_input_2_0 \
    R=dffre_$abc$485$lo23_input_1_0 \
    Q=dffre_$abc$485$lo23_output_0_0

.subckt dffre \
    C=dffre_$abc$485$lo28_clock_0_0 \
    D=dffre_$abc$485$lo28_input_0_0 \
    E=dffre_$abc$485$lo28_input_2_0 \
    R=dffre_$abc$485$lo28_input_1_0 \
    Q=dffre_$abc$485$lo28_output_0_0

.names lut_$iopadmap$DOUT[28]_input_0_0 lut_$iopadmap$DOUT[28]_input_0_1 lut_$iopadmap$DOUT[28]_input_0_2 lut_$iopadmap$DOUT[28]_input_0_3 __vpr__unconn50 lut_$iopadmap$DOUT[28]_output_0_0 
01000 1
01100 1
01010 1
10110 1
01110 1
11110 1

.subckt dffre \
    C=dffre_$abc$485$lo26_clock_0_0 \
    D=dffre_$abc$485$lo26_input_0_0 \
    E=dffre_$abc$485$lo26_input_2_0 \
    R=dffre_$abc$485$lo26_input_1_0 \
    Q=dffre_$abc$485$lo26_output_0_0

.names lut_$iopadmap$DOUT[26]_input_0_0 __vpr__unconn51 lut_$iopadmap$DOUT[26]_input_0_2 lut_$iopadmap$DOUT[26]_input_0_3 lut_$iopadmap$DOUT[26]_input_0_4 lut_$iopadmap$DOUT[26]_output_0_0 
00100 1
10100 1
00101 1
10101 1
10011 1
10111 1

.names lut_$iopadmap$DOUT[17]_input_0_0 __vpr__unconn52 lut_$iopadmap$DOUT[17]_input_0_2 lut_$iopadmap$DOUT[17]_input_0_3 lut_$iopadmap$DOUT[17]_input_0_4 lut_$iopadmap$DOUT[17]_output_0_0 
10000 1
10100 1
10010 1
10110 1
00111 1
10111 1

.subckt dffre \
    C=dffre_$abc$485$lo17_clock_0_0 \
    D=dffre_$abc$485$lo17_input_0_0 \
    E=dffre_$abc$485$lo17_input_2_0 \
    R=dffre_$abc$485$lo17_input_1_0 \
    Q=dffre_$abc$485$lo17_output_0_0

.names __vpr__unconn53 lut_$iopadmap$DOUT[21]_input_0_1 lut_$iopadmap$DOUT[21]_input_0_2 lut_$iopadmap$DOUT[21]_input_0_3 lut_$iopadmap$DOUT[21]_input_0_4 lut_$iopadmap$DOUT[21]_output_0_0 
01000 1
01010 1
01001 1
01011 1
00111 1
01111 1

.subckt dffre \
    C=dffre_$abc$485$lo21_clock_0_0 \
    D=dffre_$abc$485$lo21_input_0_0 \
    E=dffre_$abc$485$lo21_input_2_0 \
    R=dffre_$abc$485$lo21_input_1_0 \
    Q=dffre_$abc$485$lo21_output_0_0

.names lut_$iopadmap$DOUT[3]_input_0_0 __vpr__unconn54 lut_$iopadmap$DOUT[3]_input_0_2 lut_$iopadmap$DOUT[3]_input_0_3 lut_$iopadmap$DOUT[3]_input_0_4 lut_$iopadmap$DOUT[3]_output_0_0 
10000 1
10010 1
10001 1
10011 1
00111 1
10111 1

.subckt dffre \
    C=dffre_$abc$485$lo03_clock_0_0 \
    D=dffre_$abc$485$lo03_input_0_0 \
    E=dffre_$abc$485$lo03_input_2_0 \
    R=dffre_$abc$485$lo03_input_1_0 \
    Q=dffre_$abc$485$lo03_output_0_0

.names lut_$iopadmap$DOUT[20]_input_0_0 __vpr__unconn55 lut_$iopadmap$DOUT[20]_input_0_2 lut_$iopadmap$DOUT[20]_input_0_3 lut_$iopadmap$DOUT[20]_input_0_4 lut_$iopadmap$DOUT[20]_output_0_0 
00100 1
10100 1
00101 1
10101 1
10011 1
10111 1

.subckt dffre \
    C=dffre_$abc$485$lo20_clock_0_0 \
    D=dffre_$abc$485$lo20_input_0_0 \
    E=dffre_$abc$485$lo20_input_2_0 \
    R=dffre_$abc$485$lo20_input_1_0 \
    Q=dffre_$abc$485$lo20_output_0_0

.names lut_$iopadmap$DOUT[22]_input_0_0 lut_$iopadmap$DOUT[22]_input_0_1 lut_$iopadmap$DOUT[22]_input_0_2 lut_$iopadmap$DOUT[22]_input_0_3 __vpr__unconn56 lut_$iopadmap$DOUT[22]_output_0_0 
11100 1
00010 1
01010 1
00110 1
01110 1
11110 1

.subckt dffre \
    C=dffre_$abc$485$lo22_clock_0_0 \
    D=dffre_$abc$485$lo22_input_0_0 \
    E=dffre_$abc$485$lo22_input_2_0 \
    R=dffre_$abc$485$lo22_input_1_0 \
    Q=dffre_$abc$485$lo22_output_0_0

.names lut_$iopadmap$DOUT[16]_input_0_0 lut_$iopadmap$DOUT[16]_input_0_1 lut_$iopadmap$DOUT[16]_input_0_2 __vpr__unconn57 lut_$iopadmap$DOUT[16]_input_0_4 lut_$iopadmap$DOUT[16]_output_0_0 
11100 1
00001 1
10001 1
00101 1
10101 1
11101 1

.subckt dffre \
    C=dffre_$abc$485$lo16_clock_0_0 \
    D=dffre_$abc$485$lo16_input_0_0 \
    E=dffre_$abc$485$lo16_input_2_0 \
    R=dffre_$abc$485$lo16_input_1_0 \
    Q=dffre_$abc$485$lo16_output_0_0

.subckt dffre \
    C=dffre_$abc$485$lo19_clock_0_0 \
    D=dffre_$abc$485$lo19_input_0_0 \
    E=dffre_$abc$485$lo19_input_2_0 \
    R=dffre_$abc$485$lo19_input_1_0 \
    Q=dffre_$abc$485$lo19_output_0_0

.names lut_$iopadmap$DOUT[19]_input_0_0 lut_$iopadmap$DOUT[19]_input_0_1 lut_$iopadmap$DOUT[19]_input_0_2 lut_$iopadmap$DOUT[19]_input_0_3 __vpr__unconn58 lut_$iopadmap$DOUT[19]_output_0_0 
11100 1
00010 1
10010 1
00110 1
10110 1
11110 1

.subckt dffre \
    C=dffre_$abc$485$lo18_clock_0_0 \
    D=dffre_$abc$485$lo18_input_0_0 \
    E=dffre_$abc$485$lo18_input_2_0 \
    R=dffre_$abc$485$lo18_input_1_0 \
    Q=dffre_$abc$485$lo18_output_0_0

.names lut_$iopadmap$DOUT[18]_input_0_0 lut_$iopadmap$DOUT[18]_input_0_1 __vpr__unconn59 lut_$iopadmap$DOUT[18]_input_0_3 lut_$iopadmap$DOUT[18]_input_0_4 lut_$iopadmap$DOUT[18]_output_0_0 
10000 1
11000 1
10001 1
11001 1
01011 1
11011 1

.names __vpr__unconn60 lut_$iopadmap$DOUT[10]_input_0_1 lut_$iopadmap$DOUT[10]_input_0_2 lut_$iopadmap$DOUT[10]_input_0_3 lut_$iopadmap$DOUT[10]_input_0_4 lut_$iopadmap$DOUT[10]_output_0_0 
01000 1
01100 1
01001 1
01101 1
00111 1
01111 1

.subckt dffre \
    C=dffre_$abc$485$lo10_clock_0_0 \
    D=dffre_$abc$485$lo10_input_0_0 \
    E=dffre_$abc$485$lo10_input_2_0 \
    R=dffre_$abc$485$lo10_input_1_0 \
    Q=dffre_$abc$485$lo10_output_0_0

.names __vpr__unconn61 lut_$iopadmap$DOUT[4]_input_0_1 lut_$iopadmap$DOUT[4]_input_0_2 lut_$iopadmap$DOUT[4]_input_0_3 lut_$iopadmap$DOUT[4]_input_0_4 lut_$iopadmap$DOUT[4]_output_0_0 
01000 1
01010 1
01001 1
01011 1
00111 1
01111 1

.subckt dffre \
    C=dffre_$abc$485$lo04_clock_0_0 \
    D=dffre_$abc$485$lo04_input_0_0 \
    E=dffre_$abc$485$lo04_input_2_0 \
    R=dffre_$abc$485$lo04_input_1_0 \
    Q=dffre_$abc$485$lo04_output_0_0

.names lut_$iopadmap$DOUT[15]_input_0_0 lut_$iopadmap$DOUT[15]_input_0_1 __vpr__unconn62 lut_$iopadmap$DOUT[15]_input_0_3 lut_$iopadmap$DOUT[15]_input_0_4 lut_$iopadmap$DOUT[15]_output_0_0 
01000 1
11000 1
01010 1
11010 1
10011 1
11011 1

.subckt dffre \
    C=dffre_$abc$485$lo15_clock_0_0 \
    D=dffre_$abc$485$lo15_input_0_0 \
    E=dffre_$abc$485$lo15_input_2_0 \
    R=dffre_$abc$485$lo15_input_1_0 \
    Q=dffre_$abc$485$lo15_output_0_0

.names lut_$iopadmap$DOUT[13]_input_0_0 lut_$iopadmap$DOUT[13]_input_0_1 __vpr__unconn63 lut_$iopadmap$DOUT[13]_input_0_3 lut_$iopadmap$DOUT[13]_input_0_4 lut_$iopadmap$DOUT[13]_output_0_0 
01000 1
01010 1
01001 1
10011 1
01011 1
11011 1

.subckt dffre \
    C=dffre_$abc$485$lo13_clock_0_0 \
    D=dffre_$abc$485$lo13_input_0_0 \
    E=dffre_$abc$485$lo13_input_2_0 \
    R=dffre_$abc$485$lo13_input_1_0 \
    Q=dffre_$abc$485$lo13_output_0_0

.names lut_$iopadmap$DOUT[14]_input_0_0 __vpr__unconn64 lut_$iopadmap$DOUT[14]_input_0_2 lut_$iopadmap$DOUT[14]_input_0_3 lut_$iopadmap$DOUT[14]_input_0_4 lut_$iopadmap$DOUT[14]_output_0_0 
00010 1
10010 1
00110 1
10110 1
10101 1
10111 1

.subckt dffre \
    C=dffre_$abc$485$lo14_clock_0_0 \
    D=dffre_$abc$485$lo14_input_0_0 \
    E=dffre_$abc$485$lo14_input_2_0 \
    R=dffre_$abc$485$lo14_input_1_0 \
    Q=dffre_$abc$485$lo14_output_0_0

.names lut_$iopadmap$DOUT[9]_input_0_0 lut_$iopadmap$DOUT[9]_input_0_1 lut_$iopadmap$DOUT[9]_input_0_2 __vpr__unconn65 lut_$iopadmap$DOUT[9]_input_0_4 lut_$iopadmap$DOUT[9]_output_0_0 
11100 1
00001 1
10001 1
00101 1
10101 1
11101 1

.subckt dffre \
    C=dffre_$abc$485$lo09_clock_0_0 \
    D=dffre_$abc$485$lo09_input_0_0 \
    E=dffre_$abc$485$lo09_input_2_0 \
    R=dffre_$abc$485$lo09_input_1_0 \
    Q=dffre_$abc$485$lo09_output_0_0

.subckt dffre \
    C=dffre_$abc$485$lo12_clock_0_0 \
    D=dffre_$abc$485$lo12_input_0_0 \
    E=dffre_$abc$485$lo12_input_2_0 \
    R=dffre_$abc$485$lo12_input_1_0 \
    Q=dffre_$abc$485$lo12_output_0_0

.names lut_$iopadmap$DOUT[12]_input_0_0 lut_$iopadmap$DOUT[12]_input_0_1 lut_$iopadmap$DOUT[12]_input_0_2 lut_$iopadmap$DOUT[12]_input_0_3 __vpr__unconn66 lut_$iopadmap$DOUT[12]_output_0_0 
11100 1
00010 1
10010 1
00110 1
10110 1
11110 1

.subckt dffre \
    C=dffre_$abc$485$lo11_clock_0_0 \
    D=dffre_$abc$485$lo11_input_0_0 \
    E=dffre_$abc$485$lo11_input_2_0 \
    R=dffre_$abc$485$lo11_input_1_0 \
    Q=dffre_$abc$485$lo11_output_0_0

.names lut_$iopadmap$DOUT[11]_input_0_0 lut_$iopadmap$DOUT[11]_input_0_1 __vpr__unconn67 lut_$iopadmap$DOUT[11]_input_0_3 lut_$iopadmap$DOUT[11]_input_0_4 lut_$iopadmap$DOUT[11]_output_0_0 
01000 1
11000 1
01010 1
11010 1
10011 1
11011 1

.subckt dffre \
    C=dffre_emulate_reset_emu_init_sel_73_clock_0_0 \
    D=dffre_emulate_reset_emu_init_sel_73_input_0_0 \
    E=dffre_emulate_reset_emu_init_sel_73_input_2_0 \
    R=dffre_emulate_reset_emu_init_sel_73_input_1_0 \
    Q=dffre_emulate_reset_emu_init_sel_73_output_0_0

.names __vpr__unconn68 __vpr__unconn69 __vpr__unconn70 __vpr__unconn71 __vpr__unconn72 lut_$true_output_0_0 
00000 1

.names __vpr__unconn73 lut_$iopadmap$DOUT[5]_input_0_1 lut_$iopadmap$DOUT[5]_input_0_2 lut_$iopadmap$DOUT[5]_input_0_3 lut_$iopadmap$DOUT[5]_input_0_4 lut_$iopadmap$DOUT[5]_output_0_0 
01000 1
01100 1
01010 1
01110 1
00111 1
01111 1

.subckt dffre \
    C=dffre_$abc$485$lo05_clock_0_0 \
    D=dffre_$abc$485$lo05_input_0_0 \
    E=dffre_$abc$485$lo05_input_2_0 \
    R=dffre_$abc$485$lo05_input_1_0 \
    Q=dffre_$abc$485$lo05_output_0_0

.names lut_$iopadmap$DOUT[8]_input_0_0 lut_$iopadmap$DOUT[8]_input_0_1 lut_$iopadmap$DOUT[8]_input_0_2 __vpr__unconn74 lut_$iopadmap$DOUT[8]_input_0_4 lut_$iopadmap$DOUT[8]_output_0_0 
01000 1
11000 1
01100 1
11100 1
10101 1
11101 1

.subckt dffre \
    C=dffre_$abc$485$lo08_clock_0_0 \
    D=dffre_$abc$485$lo08_input_0_0 \
    E=dffre_$abc$485$lo08_input_2_0 \
    R=dffre_$abc$485$lo08_input_1_0 \
    Q=dffre_$abc$485$lo08_output_0_0

.names lut_$iopadmap$DOUT[6]_input_0_0 lut_$iopadmap$DOUT[6]_input_0_1 __vpr__unconn75 lut_$iopadmap$DOUT[6]_input_0_3 lut_$iopadmap$DOUT[6]_input_0_4 lut_$iopadmap$DOUT[6]_output_0_0 
01000 1
11000 1
01010 1
11010 1
10011 1
11011 1

.subckt dffre \
    C=dffre_$abc$485$lo06_clock_0_0 \
    D=dffre_$abc$485$lo06_input_0_0 \
    E=dffre_$abc$485$lo06_input_2_0 \
    R=dffre_$abc$485$lo06_input_1_0 \
    Q=dffre_$abc$485$lo06_output_0_0

.names lut_$iopadmap$DOUT[7]_input_0_0 lut_$iopadmap$DOUT[7]_input_0_1 lut_$iopadmap$DOUT[7]_input_0_2 __vpr__unconn76 lut_$iopadmap$DOUT[7]_input_0_4 lut_$iopadmap$DOUT[7]_output_0_0 
01000 1
11000 1
01100 1
11100 1
10101 1
11101 1

.subckt dffre \
    C=dffre_$abc$485$lo07_clock_0_0 \
    D=dffre_$abc$485$lo07_input_0_0 \
    E=dffre_$abc$485$lo07_input_2_0 \
    R=dffre_$abc$485$lo07_input_1_0 \
    Q=dffre_$abc$485$lo07_output_0_0

.names lut_$auto$rs_design_edit.cc:841:execute$3540_input_0_0 __vpr__unconn77 __vpr__unconn78 __vpr__unconn79 __vpr__unconn80 lut_$auto$rs_design_edit.cc:841:execute$3540_output_0_0 
10000 1

.names lut_$auto$rs_design_edit.cc:841:execute$3541_input_0_0 __vpr__unconn81 __vpr__unconn82 __vpr__unconn83 __vpr__unconn84 lut_$auto$rs_design_edit.cc:841:execute$3541_output_0_0 
10000 1

.subckt dffre \
    C=dffre_$auto$memory_libmap.cc:2437:execute$69_clock_0_0 \
    D=dffre_$auto$memory_libmap.cc:2437:execute$69_input_0_0 \
    E=dffre_$auto$memory_libmap.cc:2437:execute$69_input_2_0 \
    R=dffre_$auto$memory_libmap.cc:2437:execute$69_input_1_0 \
    Q=dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0

.names __vpr__unconn85 __vpr__unconn86 __vpr__unconn87 __vpr__unconn88 __vpr__unconn89 lut_$false_output_0_0 
----- 0

.names lut_$auto$rs_design_edit.cc:841:execute$3531_input_0_0 __vpr__unconn90 __vpr__unconn91 __vpr__unconn92 __vpr__unconn93 lut_$auto$rs_design_edit.cc:841:execute$3531_output_0_0 
10000 1

.names __vpr__unconn94 __vpr__unconn95 lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_input_0_2 __vpr__unconn96 __vpr__unconn97 lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 
00000 1

.names lut_$auto$rs_design_edit.cc:841:execute$3543_input_0_0 __vpr__unconn98 __vpr__unconn99 __vpr__unconn100 __vpr__unconn101 lut_$auto$rs_design_edit.cc:841:execute$3543_output_0_0 
10000 1

.names lut_$auto$rs_design_edit.cc:841:execute$3532_input_0_0 __vpr__unconn102 __vpr__unconn103 __vpr__unconn104 __vpr__unconn105 lut_$auto$rs_design_edit.cc:841:execute$3532_output_0_0 
10000 1

.names lut_$auto$rs_design_edit.cc:841:execute$3544_input_0_0 __vpr__unconn106 __vpr__unconn107 __vpr__unconn108 __vpr__unconn109 lut_$auto$rs_design_edit.cc:841:execute$3544_output_0_0 
10000 1

.names lut_$auto$rs_design_edit.cc:841:execute$3545_input_0_0 __vpr__unconn110 __vpr__unconn111 __vpr__unconn112 __vpr__unconn113 lut_$auto$rs_design_edit.cc:841:execute$3545_output_0_0 
10000 1

.names __vpr__unconn114 __vpr__unconn115 __vpr__unconn116 __vpr__unconn117 lut_$auto$rs_design_edit.cc:841:execute$3546_input_0_4 lut_$auto$rs_design_edit.cc:841:execute$3546_output_0_0 
00001 1

.names __vpr__unconn118 __vpr__unconn119 __vpr__unconn120 __vpr__unconn121 lut_$auto$rs_design_edit.cc:841:execute$3547_input_0_4 lut_$auto$rs_design_edit.cc:841:execute$3547_output_0_0 
00001 1

.names __vpr__unconn122 __vpr__unconn123 lut_$auto$rs_design_edit.cc:841:execute$3550_input_0_2 __vpr__unconn124 __vpr__unconn125 lut_$auto$rs_design_edit.cc:841:execute$3550_output_0_0 
00100 1

.names __vpr__unconn126 __vpr__unconn127 lut_$auto$rs_design_edit.cc:841:execute$3551_input_0_2 __vpr__unconn128 __vpr__unconn129 lut_$auto$rs_design_edit.cc:841:execute$3551_output_0_0 
00100 1

.names lut_$auto$rs_design_edit.cc:841:execute$3548_input_0_0 __vpr__unconn130 __vpr__unconn131 __vpr__unconn132 __vpr__unconn133 lut_$auto$rs_design_edit.cc:841:execute$3548_output_0_0 
10000 1

.names lut_$auto$rs_design_edit.cc:841:execute$3549_input_0_0 __vpr__unconn134 __vpr__unconn135 __vpr__unconn136 __vpr__unconn137 lut_$auto$rs_design_edit.cc:841:execute$3549_output_0_0 
10000 1

.names __vpr__unconn138 __vpr__unconn139 lut_$auto$rs_design_edit.cc:841:execute$3556_input_0_2 __vpr__unconn140 __vpr__unconn141 lut_$auto$rs_design_edit.cc:841:execute$3556_output_0_0 
00100 1

.names __vpr__unconn142 __vpr__unconn143 lut_$auto$rs_design_edit.cc:841:execute$3557_input_0_2 __vpr__unconn144 __vpr__unconn145 lut_$auto$rs_design_edit.cc:841:execute$3557_output_0_0 
00100 1

.names __vpr__unconn146 __vpr__unconn147 lut_$auto$rs_design_edit.cc:841:execute$3553_input_0_2 __vpr__unconn148 __vpr__unconn149 lut_$auto$rs_design_edit.cc:841:execute$3553_output_0_0 
00100 1

.names __vpr__unconn150 __vpr__unconn151 lut_$auto$rs_design_edit.cc:841:execute$3552_input_0_2 __vpr__unconn152 __vpr__unconn153 lut_$auto$rs_design_edit.cc:841:execute$3552_output_0_0 
00100 1

.names lut_$auto$rs_design_edit.cc:841:execute$3555_input_0_0 __vpr__unconn154 __vpr__unconn155 __vpr__unconn156 __vpr__unconn157 lut_$auto$rs_design_edit.cc:841:execute$3555_output_0_0 
10000 1

.names lut_$auto$rs_design_edit.cc:841:execute$3554_input_0_0 __vpr__unconn158 __vpr__unconn159 __vpr__unconn160 __vpr__unconn161 lut_$auto$rs_design_edit.cc:841:execute$3554_output_0_0 
10000 1

.names __vpr__unconn162 __vpr__unconn163 __vpr__unconn164 __vpr__unconn165 lut_$auto$rs_design_edit.cc:841:execute$3533_input_0_4 lut_$auto$rs_design_edit.cc:841:execute$3533_output_0_0 
00001 1

.names __vpr__unconn166 __vpr__unconn167 __vpr__unconn168 __vpr__unconn169 lut_$auto$rs_design_edit.cc:841:execute$3559_input_0_4 lut_$auto$rs_design_edit.cc:841:execute$3559_output_0_0 
00001 1

.names __vpr__unconn170 __vpr__unconn171 __vpr__unconn172 __vpr__unconn173 lut_$auto$rs_design_edit.cc:841:execute$3560_input_0_4 lut_$auto$rs_design_edit.cc:841:execute$3560_output_0_0 
00001 1

.names __vpr__unconn174 __vpr__unconn175 __vpr__unconn176 __vpr__unconn177 lut_$auto$rs_design_edit.cc:841:execute$3561_input_0_4 lut_$auto$rs_design_edit.cc:841:execute$3561_output_0_0 
00001 1

.names __vpr__unconn178 __vpr__unconn179 __vpr__unconn180 __vpr__unconn181 lut_$auto$rs_design_edit.cc:841:execute$3562_input_0_4 lut_$auto$rs_design_edit.cc:841:execute$3562_output_0_0 
00001 1

.names __vpr__unconn182 __vpr__unconn183 __vpr__unconn184 __vpr__unconn185 lut_$auto$rs_design_edit.cc:841:execute$3563_input_0_4 lut_$auto$rs_design_edit.cc:841:execute$3563_output_0_0 
00001 1

.names lut_$auto$rs_design_edit.cc:841:execute$3566_input_0_0 __vpr__unconn186 __vpr__unconn187 __vpr__unconn188 __vpr__unconn189 lut_$auto$rs_design_edit.cc:841:execute$3566_output_0_0 
10000 1

.names lut_$auto$rs_design_edit.cc:841:execute$3567_input_0_0 __vpr__unconn190 __vpr__unconn191 __vpr__unconn192 __vpr__unconn193 lut_$auto$rs_design_edit.cc:841:execute$3567_output_0_0 
10000 1

.names __vpr__unconn194 __vpr__unconn195 lut_$auto$rs_design_edit.cc:841:execute$3564_input_0_2 __vpr__unconn196 __vpr__unconn197 lut_$auto$rs_design_edit.cc:841:execute$3564_output_0_0 
00100 1

.names __vpr__unconn198 __vpr__unconn199 lut_$auto$rs_design_edit.cc:841:execute$3565_input_0_2 __vpr__unconn200 __vpr__unconn201 lut_$auto$rs_design_edit.cc:841:execute$3565_output_0_0 
00100 1

.names lut_$auto$rs_design_edit.cc:841:execute$3572_input_0_0 __vpr__unconn202 __vpr__unconn203 __vpr__unconn204 __vpr__unconn205 lut_$auto$rs_design_edit.cc:841:execute$3572_output_0_0 
10000 1

.names lut_$auto$rs_design_edit.cc:841:execute$3573_input_0_0 __vpr__unconn206 __vpr__unconn207 __vpr__unconn208 __vpr__unconn209 lut_$auto$rs_design_edit.cc:841:execute$3573_output_0_0 
10000 1

.names lut_$auto$rs_design_edit.cc:841:execute$3568_input_0_0 __vpr__unconn210 __vpr__unconn211 __vpr__unconn212 __vpr__unconn213 lut_$auto$rs_design_edit.cc:841:execute$3568_output_0_0 
10000 1

.names lut_$auto$rs_design_edit.cc:841:execute$3569_input_0_0 __vpr__unconn214 __vpr__unconn215 __vpr__unconn216 __vpr__unconn217 lut_$auto$rs_design_edit.cc:841:execute$3569_output_0_0 
10000 1

.names lut_$auto$rs_design_edit.cc:841:execute$3571_input_0_0 __vpr__unconn218 __vpr__unconn219 __vpr__unconn220 __vpr__unconn221 lut_$auto$rs_design_edit.cc:841:execute$3571_output_0_0 
10000 1

.names lut_$auto$rs_design_edit.cc:841:execute$3570_input_0_0 __vpr__unconn222 __vpr__unconn223 __vpr__unconn224 __vpr__unconn225 lut_$auto$rs_design_edit.cc:841:execute$3570_output_0_0 
10000 1

.names __vpr__unconn226 __vpr__unconn227 __vpr__unconn228 __vpr__unconn229 lut_$auto$rs_design_edit.cc:841:execute$3534_input_0_4 lut_$auto$rs_design_edit.cc:841:execute$3534_output_0_0 
00001 1

.names __vpr__unconn230 __vpr__unconn231 __vpr__unconn232 __vpr__unconn233 lut_$auto$rs_design_edit.cc:841:execute$3575_input_0_4 lut_$auto$rs_design_edit.cc:841:execute$3575_output_0_0 
00001 1

.names __vpr__unconn234 __vpr__unconn235 __vpr__unconn236 __vpr__unconn237 lut_$auto$rs_design_edit.cc:841:execute$3576_input_0_4 lut_$auto$rs_design_edit.cc:841:execute$3576_output_0_0 
00001 1

.names __vpr__unconn238 __vpr__unconn239 __vpr__unconn240 __vpr__unconn241 lut_$auto$rs_design_edit.cc:841:execute$3577_input_0_4 lut_$auto$rs_design_edit.cc:841:execute$3577_output_0_0 
00001 1

.names __vpr__unconn242 __vpr__unconn243 __vpr__unconn244 __vpr__unconn245 lut_$auto$rs_design_edit.cc:841:execute$3578_input_0_4 lut_$auto$rs_design_edit.cc:841:execute$3578_output_0_0 
00001 1

.names __vpr__unconn246 __vpr__unconn247 __vpr__unconn248 __vpr__unconn249 lut_$auto$rs_design_edit.cc:841:execute$3579_input_0_4 lut_$auto$rs_design_edit.cc:841:execute$3579_output_0_0 
00001 1

.names lut_$auto$rs_design_edit.cc:841:execute$3582_input_0_0 __vpr__unconn250 __vpr__unconn251 __vpr__unconn252 __vpr__unconn253 lut_$auto$rs_design_edit.cc:841:execute$3582_output_0_0 
10000 1

.names lut_$auto$rs_design_edit.cc:841:execute$3583_input_0_0 __vpr__unconn254 __vpr__unconn255 __vpr__unconn256 __vpr__unconn257 lut_$auto$rs_design_edit.cc:841:execute$3583_output_0_0 
10000 1

.names __vpr__unconn258 __vpr__unconn259 lut_$auto$rs_design_edit.cc:841:execute$3580_input_0_2 __vpr__unconn260 __vpr__unconn261 lut_$auto$rs_design_edit.cc:841:execute$3580_output_0_0 
00100 1

.names __vpr__unconn262 __vpr__unconn263 lut_$auto$rs_design_edit.cc:841:execute$3581_input_0_2 __vpr__unconn264 __vpr__unconn265 lut_$auto$rs_design_edit.cc:841:execute$3581_output_0_0 
00100 1

.names lut_$auto$rs_design_edit.cc:841:execute$3588_input_0_0 __vpr__unconn266 __vpr__unconn267 __vpr__unconn268 __vpr__unconn269 lut_$auto$rs_design_edit.cc:841:execute$3588_output_0_0 
10000 1

.names lut_$auto$rs_design_edit.cc:841:execute$3574_input_0_0 __vpr__unconn270 __vpr__unconn271 __vpr__unconn272 __vpr__unconn273 lut_$auto$rs_design_edit.cc:841:execute$3574_output_0_0 
10000 1

.names lut_$auto$rs_design_edit.cc:841:execute$3584_input_0_0 __vpr__unconn274 __vpr__unconn275 __vpr__unconn276 __vpr__unconn277 lut_$auto$rs_design_edit.cc:841:execute$3584_output_0_0 
10000 1

.names lut_$auto$rs_design_edit.cc:841:execute$3585_input_0_0 __vpr__unconn278 __vpr__unconn279 __vpr__unconn280 __vpr__unconn281 lut_$auto$rs_design_edit.cc:841:execute$3585_output_0_0 
10000 1

.names lut_$auto$rs_design_edit.cc:841:execute$3587_input_0_0 __vpr__unconn282 __vpr__unconn283 __vpr__unconn284 __vpr__unconn285 lut_$auto$rs_design_edit.cc:841:execute$3587_output_0_0 
10000 1

.names lut_$auto$rs_design_edit.cc:841:execute$3586_input_0_0 __vpr__unconn286 __vpr__unconn287 __vpr__unconn288 __vpr__unconn289 lut_$auto$rs_design_edit.cc:841:execute$3586_output_0_0 
10000 1

.names __vpr__unconn290 __vpr__unconn291 __vpr__unconn292 lut_$auto$rs_design_edit.cc:841:execute$3535_input_0_3 __vpr__unconn293 lut_$auto$rs_design_edit.cc:841:execute$3535_output_0_0 
00010 1

.names __vpr__unconn294 __vpr__unconn295 __vpr__unconn296 lut_$auto$rs_design_edit.cc:841:execute$3558_input_0_3 __vpr__unconn297 lut_$auto$rs_design_edit.cc:841:execute$3558_output_0_0 
00010 1

.names __vpr__unconn298 lut_$auto$rs_design_edit.cc:841:execute$3542_input_0_1 __vpr__unconn299 __vpr__unconn300 __vpr__unconn301 lut_$auto$rs_design_edit.cc:841:execute$3542_output_0_0 
01000 1

.names __vpr__unconn302 lut_$auto$rs_design_edit.cc:841:execute$3539_input_0_1 __vpr__unconn303 __vpr__unconn304 __vpr__unconn305 lut_$auto$rs_design_edit.cc:841:execute$3539_output_0_0 
01000 1

.names __vpr__unconn306 __vpr__unconn307 __vpr__unconn308 lut_$auto$rs_design_edit.cc:841:execute$3538_input_0_3 __vpr__unconn309 lut_$auto$rs_design_edit.cc:841:execute$3538_output_0_0 
00010 1

.names __vpr__unconn310 __vpr__unconn311 __vpr__unconn312 lut_$auto$rs_design_edit.cc:841:execute$3537_input_0_3 __vpr__unconn313 lut_$auto$rs_design_edit.cc:841:execute$3537_output_0_0 
00010 1

.names __vpr__unconn314 lut_$auto$rs_design_edit.cc:841:execute$3536_input_0_1 __vpr__unconn315 __vpr__unconn316 __vpr__unconn317 lut_$auto$rs_design_edit.cc:841:execute$3536_output_0_0 
01000 1


.end
