<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>TicTacToe</design>
	<target_verilog>C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AHB_IG2_Creative_TicTacToe\synthesis\TicTacToe.vm</target_verilog>
</SynplifyOutput>
