C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA4/MIPS.sv {1 {vlog -work work -sv -stats=none C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA4/MIPS.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MIPS

Top level modules:
	MIPS

} {} {}} C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA4/SignExtend.sv {1 {vlog -work work -sv -stats=none C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA4/SignExtend.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Sign_extend_12
-- Compiling module Sign_extend_26

Top level modules:
	Sign_extend_12
	Sign_extend_26

} {} {}} C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA4/ALU_CU.sv {1 {vlog -work work -sv -stats=none C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA4/ALU_CU.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ALU_control

Top level modules:
	ALU_control

} {} {}} C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA4/ALU.sv {1 {vlog -work work -sv -stats=none C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA4/ALU.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ALU_32bit

Top level modules:
	ALU_32bit

} {} {}} C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA4/PC.sv {1 {vlog -work work -sv -stats=none C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA4/PC.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module PC

Top level modules:
	PC

} {} {}} C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA4/MUX_Utility.sv {1 {vlog -work work -sv -stats=none C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA4/MUX_Utility.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Mux2to1_32bit
-- Compiling module Mux2to1_4bit
-- Compiling module Mux3to1_5bit
-- Compiling module Mux3to1_32bit
-- Compiling module Mux4to1_32bit

Top level modules:
	Mux2to1_32bit
	Mux2to1_4bit
	Mux3to1_5bit
	Mux3to1_32bit
	Mux4to1_32bit

} {} {}} C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA4/REG.sv {1 {vlog -work work -sv -stats=none C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA4/REG.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module REG

Top level modules:
	REG

} {} {}} C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA4/Datapath.sv {1 {vlog -work work -sv -stats=none C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA4/Datapath.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Datapath

Top level modules:
	Datapath

} {} {}} C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA4/testbench.sv {1 {vlog -work work -sv -stats=none C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA4/testbench.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module TB

Top level modules:
	TB

} {} {}} C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA4/Controller.sv {2 {vlog -work work -sv -stats=none C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA4/Controller.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Controller
** Warning: C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA4/Controller.sv(178): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA4/Controller.sv(191): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA4/Controller.sv(198): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	Controller

} {} {}} C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA4/REG_Write_Signal.sv {1 {vlog -work work -sv -stats=none C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA4/REG_Write_Signal.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Reg_Write_Signal

Top level modules:
	Reg_Write_Signal

} {} {}}
