Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Nov 23 18:26:00 2018
| Host         : C09-COMPUTE-D6 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file lab8_2_control_sets_placed.rpt
| Design       : lab8_2
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              42 |           14 |
| Yes          | No                    | No                     |               7 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+-------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+
|     Clock Signal    |                     Enable Signal                     |                       Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+---------------------+-------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+
|  hz                 |                                                       | AN[2]_i_1_n_0                                                |                1 |              1 |
|  hz                 |                                                       | point_i_1_n_0                                                |                1 |              1 |
|  hz                 |                                                       | G[1]                                                         |                1 |              1 |
|  hz                 |                                                       |                                                              |                2 |              2 |
|  hz                 |                                                       | G[0]                                                         |                1 |              2 |
|  CLK0               |                                                       |                                                              |                3 |              3 |
|  CLK0               | CE0                                                   | DUT5/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0 |                1 |              3 |
|  CLK0               | CE01_out                                              | DUT4/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0 |                1 |              3 |
|  CLK0               | enable_IBUF                                           | DUT2/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0 |                1 |              4 |
|  CLK0               | DUT2/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 | DUT3/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0 |                1 |              4 |
|  hz                 | seg[6]_i_1_n_0                                        |                                                              |                5 |              7 |
|  DUT1/inst/clk_out1 |                                                       | clear__0                                                     |                4 |             14 |
|  DUT1/inst/clk_out1 |                                                       | cnt[0]_i_1_n_0                                               |                6 |             23 |
+---------------------+-------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+


