// Seed: 1624219171
`timescale 1 ps / 1ps `timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output logic id_1,
    output logic id_2,
    input id_3
);
  logic id_4 = id_0;
endmodule
