#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Mar 07 19:50:01 2018
# Process ID: 3700
# Log file: C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/vivado.log
# Journal file: C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.xpr
INFO: [Project 1-313] Project file moved from 'E:/CPU_Design/The_redirect_line_CPU_FPGA' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 679.992 ; gain = 137.277
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Redirector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ca422ea9ee94c578e8b0d941dafd25f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" Line 1. Module MEM_WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" Line 1. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" Line 1. Module Extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" Line 1. Module Redirector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" Line 1. Module NPC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" Line 1. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" Line 1. Module MEM_WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" Line 1. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" Line 1. Module Extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" Line 1. Module Redirector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" Line 1. Module NPC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" Line 1. Module RAM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Redirector
Compiling module xil_defaultlib.Multiplexer_16(NrOfBits=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav/xsim.dir/CPU_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav/xsim.dir/CPU_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar 07 19:52:30 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 07 19:52:30 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 687.734 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/IF_ID_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/IF_ID_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -view {C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/CPU_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/CPU_tb_behav.wcfg
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 693.336 ; gain = 5.602
run all
$finish called at time : 8340 ns : File "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sim_1/new/CPU_tb.v" Line 72
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" into library work [C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/CPU.v" into library work [C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/CPU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Controller.v" into library work [C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v" into library work [C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Dashboard.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Diveder.v" into library work [C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Diveder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" into library work [C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" into library work [C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" into library work [C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" into library work [C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" into library work [C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" into library work [C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_4.v" into library work [C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_4.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" into library work [C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" into library work [C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" into library work [C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" into library work [C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RegisterFile.v" into library work [C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RegisterFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/SegmentDisplay.v" into library work [C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/SegmentDisplay.v:1]
[Wed Mar 07 19:54:42 2018] Launched synth_1...
Run output will be captured here: C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.runs/synth_1/runme.log
launch_runs impl_1
[Wed Mar 07 19:58:04 2018] Launched impl_1...
Run output will be captured here: C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.runs/impl_1/runme.log
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 394 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1065.055 ; gain = 315.461
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/synth/func/CPU_tb_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/synth/func/CPU_tb_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/synth/func/CPU_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/synth/func/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/synth/func/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/synth/func'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ca422ea9ee94c578e8b0d941dafd25f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot CPU_tb_func_synth xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.RAM
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.EX_MEM
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.MEM_WB
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.RegisterFile
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Waiting for 7 sub-compilation(s) to finish...
Built simulation snapshot CPU_tb_func_synth

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/synth/func/xsim.dir/CPU_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/synth/func/xsim.dir/CPU_tb_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar 07 19:59:23 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 07 19:59:23 2018...
run_program: Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 1423.383 ; gain = 349.941
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/IF_ID_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/IF_ID_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_func_synth -key {Post-Synthesis:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -view {C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/CPU_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FPGA/CPU_tb_behav.wcfg
WARNING: Simulation object /CPU_tb/cpu/IFtoID/IF_PC was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/IDtoEX/ID_PC was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/ID_IR was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/EXtoMEM/EX_PC was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/MEMtoWB/MEM_PC was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/MEMtoWB/WB_PC was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/SyscallOut was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/syscall was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/jump was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/branch was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/Load_Use was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/lock was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/goto was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/jump_num was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/branch_succeed_num was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/Load_Use_num was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/MEM_RF_WE was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/WB_RF_WE was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/EX_OP was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/EX_RF_WE was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/EX_rW was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/MEM_RF_WE was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/MEM_rW was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/rA was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/rB was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/Load_Use was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/redirect_RF_A was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/redirect_RF_B was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/EX_Data was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/MEM_Data was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/redirected_RF_A was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/redirector/redirected_RF_B was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[31] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[30] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[29] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[28] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[27] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[26] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[25] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[24] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[23] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[22] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[21] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[20] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[19] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[18] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[17] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[16] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[15] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[14] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[13] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[12] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[11] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[10] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[9] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[8] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[7] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[6] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[5] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[4] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[3] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[2] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[1] was not found in the design.
WARNING: Simulation object /CPU_tb/cpu/registers/regs[0] was not found in the design.
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:01:00 . Memory (MB): peak = 1456.098 ; gain = 9.305
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:01:02 . Memory (MB): peak = 1456.098 ; gain = 32.715
INFO: [Common 17-344] 'xsim' was cancelled
1
    while executing
"catch {eval "xsim $cmd_args"} err_msg"
    (procedure "tclapp::xilinx::xsim::simulate" line 58)
    invoked from within
"tclapp::xilinx::xsim::simulate { -simset sim_1 -mode post-synthesis -type functional -run_dir C:/Users/LXP/Desktop/CPU_Design/The_redirect_line_CPU_FP..."
launch_simulation: Time (s): cpu = 00:00:50 ; elapsed = 00:02:04 . Memory (MB): peak = 1456.098 ; gain = 706.504
INFO: [Common 17-344] 'launch_simulation' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
