<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Chirp SonicLib: invn/soniclib/details/ch_asic_shasta.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Chirp SonicLib
   &#160;<span id="projectnumber">4.3.2</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_e2bc8ccdb587e3c3e16dcbd6fd126654.html">invn</a></li><li class="navelem"><a class="el" href="dir_0ccdbf2c279b53b38c827faf1754ce51.html">soniclib</a></li><li class="navelem"><a class="el" href="dir_133614a7df5c2eea2a70e0c1e233ef25.html">details</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ch_asic_shasta.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ch__asic__shasta_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> Copyright 2016-2023, InvenSense, Inc.  All rights reserved.</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> DISCLAIMED.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#ifndef CH_ASIC_SHASTA_H_</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#define CH_ASIC_SHASTA_H_</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160; </div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#define SHASTA_CPU_ID_VALUE (0x2041)</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define SHASTA_DATA_MEM_SIZE      0x1000</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#define SHASTA_DATA_MEM_ADDR      0x1000</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#define SHASTA_PROG_MEM_SIZE      0x1800</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define SHASTA_PROG_MEM_ADDR      0xE800</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define SHASTA_PROG_MEM_BASE_ADDR 0xE000  </span><span class="comment">// start of addr space, for DMA</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160; </div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define SHASTA_CONFIG_PTR_ADDR    SHASTA_DATA_MEM_ADDR          </span><span class="comment">// location of config addr</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define SHASTA_ALGO_INFO_PTR_ADDR (SHASTA_CONFIG_PTR_ADDR + 2)  </span><span class="comment">// location of algo info addr</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160; </div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define SHASTA_CPU_TRIM_MAX (63)</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define SHASTA_SMCLK_CYCLES_PER_PMUT (16)</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define SHASTA_FCOUNT_CYCLES     (128)</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define SHASTA_CPU_TRIM_DEFAULT  (0x1E)</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define SHASTA_PMUT_TRIM_DEFAULT (0x4028)</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/* Shasta System Control Register */</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define SHASTA_REG_SYS_CTRL (0xA000)  </span><span class="comment">// register address</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define SYS_CTRL_RESET_N        (0x0001)  </span><span class="comment">// sensor reset - active low</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define SYS_CTRL_DEBUG          (0x0002)  </span><span class="comment">// enable debug mode</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define SYS_CTRL_DUMMY_BYTES_BM (0x001C)  </span><span class="comment">// number of extra dummy SPI bytes (3 bits)</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define SYS_CTRL_POR_N          (0x0020)  </span><span class="comment">// power-on - read (1 for 100ms, then 0 when ready)</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define SYS_CTRL_SCAN_MODE_BM   (0x0060)  </span><span class="comment">// scan mode bits - write (should be zero)</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160; </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/* Shasta ASIC Debug Register Offsets */</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define SHASTA_DBG_REG_CPU_ID_LO (0x00)  </span><span class="comment">// CPU ID - low 16 bits</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define SHASTA_DBG_REG_CPU_ID_HI (0x01)  </span><span class="comment">// CPU ID - high 16 bits</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define SHASTA_DBG_REG_MEM_ADDR  (0x02)  </span><span class="comment">// memory address (16 bits)</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define SHASTA_DBG_REG_MEM_DATA  (0x03)  </span><span class="comment">// memory data (16 bits)</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define SHASTA_DBG_REG_CPU_CTL   (0x04)  </span><span class="comment">// CPU control (8 bits)</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define SHASTA_DBG_REG_CPU_STAT  (0x05)  </span><span class="comment">// CPU status (8 bits)</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define SHASTA_DBG_REG_MEM_CTL   (0x06)  </span><span class="comment">// memory control (8 bits)</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define SHASTA_LAST_16BIT_DBG_REG SHASTA_DBG_REG_MEM_DATA  </span><span class="comment">// last 16-bit debug reg</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160; </div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* Shasta ASIC Debug Register bit masks */</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define CPU_ID_LO_CHIP_VERSION_BM (0x00FF)  </span><span class="comment">// CPU version (8 bits)</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define CPU_ID_LO_CHIP_ID_BM      (0xFF00)  </span><span class="comment">// chip ID value (8 bits)</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160; </div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define CPU_ID_HI_MPY          (0x0001)  </span><span class="comment">// hardware multiplier present</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define CPU_ID_HI_DMEM_SIZE_BM (0x03FE)  </span><span class="comment">// data mem size (9 bits)</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define CPU_ID_HI_PMEM_SIZE_BM (0xFC00)  </span><span class="comment">// program mem size (6 bits)</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160; </div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define CPU_CTL_HALT       (0x01)</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define CPU_CTL_RUN        (0x02)</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define CPU_CTL_ISTEP      (0x04)</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define CPU_CTL_SW_BRK_EN  (0x08)</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define CPU_CTL_FRZ_BRK_EN (0x10)</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define CPU_CTL_RST_BRK_EN (0x20)</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define CPU_CTL_CPU_RST    (0x40)</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160; </div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define CPU_STAT_HALT_RUN  (0x01)</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define CPU_STAT_PUC_PND   (0x04)</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define CPU_STAT_SWBRK_PND (0x08)</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160; </div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define MEM_CTL_START   (0x01)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define MEM_CTL_RDWR    (0x02)</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define MEM_CTL_MEM_REG (0x04)</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define MEM_CTL_SW_BW   (0x08)</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160; </div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define SHASTA_CPU_ID_HI_VALUE                                                                                         \</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">    (0x2041)  </span><span class="comment">// expected CPU_HI value at startup</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;              <span class="comment">//  PMEM=6kB, DMEM=4kB, h/w mult</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160; </div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/* Shasta Peripheral Registers */</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160; </div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define SHASTA_REG_LPWKUP_PERIOD     (0x0190)  </span><span class="comment">// low power wake-up period</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define SHASTA_REG_LPWKUP_CTRL       (0x0192)  </span><span class="comment">// low power wake-up control</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define SHASTA_REG_LPWKUP_STATUS     (0x0194)  </span><span class="comment">// low power wake-up status</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define SHASTA_REG_LPWKUP_COUNT      (0x0196)  </span><span class="comment">// low power wake-up counter value</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define SHASTA_REG_PMUT_CONFIG       (0x01A0)  </span><span class="comment">// PMUT config</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define SHASTA_REG_PMUT_CHPUMP       (0x01A2)  </span><span class="comment">// PMUT charge pump control</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define SHASTA_REG_PMUT_STATUS       (0x01A4)  </span><span class="comment">// PMUT status</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define SHASTA_REG_PMUT_IP           (0x01A6)  </span><span class="comment">// PMUT instruction pointer</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define SHASTA_REG_PMUT_CTRL         (0x01A8)  </span><span class="comment">// PMUT control</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define SHASTA_REG_PMUT_NEXT_WRT_PTR (0x01AA)  </span><span class="comment">// PMUT next DMA write pointer</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define SHASTA_REG_PMUT_CAP_VAL      (0x01AC)  </span><span class="comment">// PMUT matching capacitor value</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define SHASTA_REG_PMUT_DMA_WRT_PTR  (0x01AE)  </span><span class="comment">// PMUT DMA write pointer</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define SHASTA_REG_PMUT_DMA_END_PTR  (0x01B0)  </span><span class="comment">// PMUT DMA end pointer</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define SHASTA_REG_ATP_TPEN          (0x01C0)  </span><span class="comment">// analog test peripheral enable</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define SHASTA_REG_ATP_TPSEL         (0x01C1)  </span><span class="comment">// analog test peripheral select</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define SHASTA_REG_FCOUNT_CTRL       (0x01D0)  </span><span class="comment">// freq counter control</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define SHASTA_REG_FCOUNT_RESULT     (0x01D2)  </span><span class="comment">// freq counter result</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define SHASTA_REG_FCOUNT_STATUS     (0x01D4)  </span><span class="comment">// freq counter status</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define SHASTA_REG_PT_CTRL           (0x01D8)  </span><span class="comment">// pulse timer control</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define SHASTA_REG_PT_SELECT         (0x01D9)  </span><span class="comment">// pulse timer pin select</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define SHASTA_REG_PT_RESULT         (0x01DA)  </span><span class="comment">// pulse timer count result</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define SHASTA_REG_GPIO_0_PCFG       (0x01E0)  </span><span class="comment">// GPIO 0 pin config</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define SHASTA_REG_GPIO_0_PDIN       (0x01E1)  </span><span class="comment">// GPIO 0 pin input pin value</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define SHASTA_REG_GPIO_0_PDOUT      (0x01E2)  </span><span class="comment">// GPIO 0 pin output pin value</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define SHASTA_REG_GPIO_0_PDIR       (0x01E3)  </span><span class="comment">// GPIO 0 pin direction (0=in 1=out)</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define SHASTA_REG_GPIO_1_PCFG       (0x01E4)  </span><span class="comment">// GPIO 1 pin config</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define SHASTA_REG_GPIO_1_PDIN       (0x01E5)  </span><span class="comment">// GPIO 1 pin input pin value</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define SHASTA_REG_GPIO_1_PDOUT      (0x01E6)  </span><span class="comment">// GPIO 1 pin output pin value</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define SHASTA_REG_GPIO_1_PDIR       (0x01E7)  </span><span class="comment">// GPIO 1 pin direction (0=in 1=out)</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define SHASTA_REG_OTP_ADDR          (0x01E8)  </span><span class="comment">// OTP address input</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define SHASTA_REG_OTP_CTRL          (0x01E9)  </span><span class="comment">// OTP control</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define SHASTA_REG_OTP_DATA          (0x01EA)  </span><span class="comment">// OTP data</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define SHASTA_REG_SCM_PMUT_CLK      (0x01F0)  </span><span class="comment">// PMUT clock control</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define SHASTA_REG_SCM_RTC_CLK       (0x01F2)  </span><span class="comment">// RTC clock control</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define SHASTA_REG_SCM_CPU_CLK       (0x01F3)  </span><span class="comment">// CPU clock control</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define SHASTA_REG_SCM_PASSWORD      (0x01F4)  </span><span class="comment">// clock module password (for ATP mode)</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define SHASTA_REG_SPI_WR_ADDR       (0x0200)  </span><span class="comment">// SPI write address</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define SHASTA_REG_SPI_WR_MASK       (0x0202)  </span><span class="comment">// SPI write mask</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define SHASTA_REG_SPI_CTRL          (0x0204)  </span><span class="comment">// SPI control</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define SHASTA_REG_SPI_DMA_PTR       (0x0206)  </span><span class="comment">// SPI DMA pointer current value</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define SHASTA_REG_SPI_START_ADDR    (0x0208)  </span><span class="comment">// SPI start address of last DMA</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160; </div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">/* Shasta Peripheral Register Bit Masks &amp; Values */</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/* SHASTA_REG_LPWKUP_CTRL (0x0192) */</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define LPWKUP_CTRL_IEN     (0x0001)  </span><span class="comment">// LP wake-up interrupt enable</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define LPWKUP_CTRL_CLK_EN  (0x0002)  </span><span class="comment">// LP wake-up clock enable</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define LPWKUP_CTRL_RESET_N (0x0004)  </span><span class="comment">// LP wake-up counter reset (active low)</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160; </div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/* SHASTA_REG_LPWKUP_STATUS (0x0194) */</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define LPWKUP_STATUS_PERIOD_RDY (0x0001)  </span><span class="comment">// LP wake-up period reg is ready for new data</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define LPWKUP_STATUS_CTRL_RDY   (0x0002)  </span><span class="comment">// LP wake-up control reg is ready for new data</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define LPWKUP_STATUS_COUNT_SYNC (0x0004)  </span><span class="comment">// start loading count reg (clears automatically)</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160; </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/* SHASTA_REG_PMUT_CONFIG (0x01A0) */</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define PMUT_CONFIG_VREF_CTRL           (0x0001)  </span><span class="comment">// PMUT voltage ref control</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define PMUT_CONFIG_SINGLE_ENDED_TX     (0x0002)  </span><span class="comment">// put transmitter in single-ended mode</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define PMUT_CONFIG_CP_ACTIVE_DISCHARGE (0x0004)  </span><span class="comment">// actively discharge charge pump (also resets)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define PMUT_CONFIG_TX0_ENABLE          (0x0008)  </span><span class="comment">// drive tx pad 0</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define PMUT_CONFIG_TX1_ENABLE          (0x0010)  </span><span class="comment">// drive tx pad 1</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define PMUT_CONFIG_TX2_ENABLE          (0x0020)  </span><span class="comment">// drive tx pad 2</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define PMUT_CONFIG_TX3_ENABLE          (0x0040)  </span><span class="comment">// drive tx pad 3</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define PMUT_CONFIG_CIC_ODR_BM          (0x0700)  </span><span class="comment">// output data rate (3 bits)</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define PMUT_CONFIG_CIC_ODR_32          (0x0200)  </span><span class="comment">//   output data rate = op freq / 32</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define PMUT_CONFIG_CIC_ODR_16          (0x0300)  </span><span class="comment">//   output data rate = op freq / 16</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define PMUT_CONFIG_CIC_ODR_8           (0x0400)  </span><span class="comment">//   output data rate = op freq / 8</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define PMUT_CONFIG_CIC_ODR_4           (0x0500)  </span><span class="comment">//   output data rate = op freq / 4</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define PMUT_CONFIG_CIC_ODR_2           (0x0600)  </span><span class="comment">//   output data rate = op freq / 2</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define PMUT_CONFIG_RX_PWR_OVERRIDE     (0x1000)  </span><span class="comment">// rx power override</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define PMUT_CONFIG_AFE_BIAS_EN         (0x2000)  </span><span class="comment">// enable AFE bias current</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define PMUT_CONFIG_ADC_LF_EN           (0x4000)  </span><span class="comment">// enable ADC bias current</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160; </div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">/* SHASTA_REG_PMUT_CHPUMP (0x01A2) */</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define PMUT_CHPUMP_HVVDD_CYCLES_BM (0x0007)  </span><span class="comment">// number of cycles charge pump enabled (3 bits)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define PMUT_CHPUMP_SMCLK_DIV_BM    (0x0030)  </span><span class="comment">// charge pump divider ratio (2 bits)</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define PMUT_CHPUMP_SMCLK_DIV_1     (0x0000)  </span><span class="comment">//   charge pump divisor = 1</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define PMUT_CHPUMP_SMCLK_DIV_2     (0x0010)  </span><span class="comment">//   charge pump divisor = 2</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define PMUT_CHPUMP_SMCLK_DIV_4     (0x0020)  </span><span class="comment">//   charge pump divisor = 4</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define PMUT_CHPUMP_SMCLK_DIV_8     (0x0030)  </span><span class="comment">//   charge pump divisor = 8</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define PMUT_CHPUMP_HVVDD_FON       (0x0200)  </span><span class="comment">// run charge pump continuously</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define PMUT_CHPUMP_CP_CLK_SEL      (0x1000)  </span><span class="comment">// use SMCLK for charge pump clock</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define PMUT_CHPUMP_RUN_CP_IN_RX    (0x2000)  </span><span class="comment">// run charge pump during receive</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160; </div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">/* SHASTA_REG_PMUT_STATUS (0x01A4) */</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define PMUT_STATUS_EOF_IFG          (0x0004)  </span><span class="comment">// EOF interrupt has occurred</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define PMUT_STATUS_ERROR_IFG        (0x0008)  </span><span class="comment">// error interrupt has occurred</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define PMUT_STATUS_ACTIVE           (0x0010)  </span><span class="comment">// PMUT is active</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define PMUT_STATUS_RDY_NEXT_WR_PTR  (0x0020)  </span><span class="comment">// PMUT is ready for next write pointer</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define PMUT_STATUS_RDY_CONFIG_WRITE (0x0040)  </span><span class="comment">// PMUT is ready for next write pointer</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160; </div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">/* SHASTA_REG_PMUT_CTRL (0x01A8) */</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define PMUT_CTRL_ENABLE    (0x0001)  </span><span class="comment">// enable PMUT</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define PMUT_CTRL_RESET     (0x0002)  </span><span class="comment">// reset PMUT</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define PMUT_CTRL_EOF_IEN   (0x0004)  </span><span class="comment">// enable EOF interrupt</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define PMUT_CTRL_ERROR_IEN (0x0008)  </span><span class="comment">// enable error interrupt</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160; </div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">/* SHASTA_REG_PMUT_CAP_VAL (0x01AC) */</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define PMUT_CAP_VAL_VALUE_BM (0x003F)  </span><span class="comment">// capacitor value (1 LSB = 1 pF) (6 bits)</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define PMUT_CAP_VAL_CONNECT  (0x0040)  </span><span class="comment">// connect capacitor</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160; </div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/* SHASTA_REG_ATP_TPEN (0x01C0) */</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define ATP_TPEN_NONE   (0x00)  </span><span class="comment">// no analog tests enabled</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define ATP_TPEN_ADC0   (0x01)  </span><span class="comment">// ADC 0 test enabled</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define ATP_TPEN_ADC1   (0x02)  </span><span class="comment">// ADC 0 test enabled</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define ATP_TPEN_AFE    (0x03)  </span><span class="comment">// AFE test enabled</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define ATP_TPEN_BIAS   (0x04)  </span><span class="comment">// bias test enabled</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define ATP_TPEN_TIMING (0x05)  </span><span class="comment">// timing test enabled</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define ATP_TPEN_TX     (0x06)  </span><span class="comment">// transmit test enabled</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define ATP_TPEN_CP     (0x07)  </span><span class="comment">// charge pump test enabled</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160; </div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">/* SHASTA_REG_FCOUNT_STATUS (0x01D4) */</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define FCOUNT_STATUS_RESULT_RDY (0x0001)  </span><span class="comment">// frequency counter result is ready</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160; </div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">/* SHASTA_REG_PT_CTRL (0x01D8) */</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define PT_CTRL_IEN (0x01)  </span><span class="comment">// pulse timer interrupt enable</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define PT_CTRL_RST (0x02)  </span><span class="comment">// reset pulse timer</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160; </div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">/* SHASTA_REG_PT_SELECT (0x01D9) */</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define PT_SELECT_SOURCE_BM    (0x01)  </span><span class="comment">// pulse timer GPIO pin</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define PT_SELECT_SOURCE_PIN_0 (0x00)  </span><span class="comment">//   pulse timer uses GPIO pin 0</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define PT_SELECT_SOURCE_PIN_1 (0x01)  </span><span class="comment">//   pulse timer uses GPIO pin 1</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160; </div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">/* SHASTA_REG_GPIO_0_PCFG (0x01E0)   and  SHASTA_REG_GPIO_1_PCFG (0x01E4) */</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define GPIO_PCFG_IEN      (0x0001)  </span><span class="comment">// enable GPIO interrupt</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define GPIO_PCFG_PU       (0x0002)  </span><span class="comment">// enable GPIO pull-up</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define GPIO_PCFG_IRQ_FLAG (0x0004)  </span><span class="comment">// interrupt flag status (set on falling edge)</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160; </div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">/* SHASTA_REG_GPIO_0_PDIR (0x01E3)   and  SHASTA_REG_GPIO_1_PDIR (0x01E7) */</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define GPIO_PDIR_INPUT  (0x00)  </span><span class="comment">// set GPIO as input</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define GPIO_PDIR_OUTPUT (0x01)  </span><span class="comment">// set GPIO as output</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160; </div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">/* SHASTA_REG_OTP_CTRL (0x01E9) */</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define OTP_CTRL_OTP_EN      (0x01)  </span><span class="comment">// enable power to OTP memory</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define OTP_CTRL_PRD         (0x02)  </span><span class="comment">// read cycle enable</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define OTP_CTRL_PWE         (0x04)  </span><span class="comment">// write cycle enable</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define OTP_CTRL_PPROG       (0x08)  </span><span class="comment">// program mode enable</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define OTP_CTRL_PTM_BM      (0x30)  </span><span class="comment">// test mode select (2 bits)</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define OTP_CTRL_PPROG_IO_EN (0x40)  </span><span class="comment">// program mode I/O enable</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define OTP_CTRL_VPP_RDY     (0x80)  </span><span class="comment">// VPP voltage is above VDDIO</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160; </div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">/* SHASTA_REG_SCM_PMUT_CLK (0x01F0) */</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define SCM_PMUT_CLK_FREQ_TRIM_BM     (0x01FF)  </span><span class="comment">// PMUT frequency trim code (9 bits)</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define SCM_PMUT_CLK_PAD_MODE_BM      (0x0600)  </span><span class="comment">// analog test pad mode (2 bits)</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define SCM_PMUT_CLK_PAD_MODE_NONE    (0x0000)  </span><span class="comment">//   MUTCLK pad disabled</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define SCM_PMUT_CLK_PAD_MODE_PMUT    (0x0200)  </span><span class="comment">//   MUTCLK pad PMUTCLK output</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define SCM_PMUT_CLK_PAD_MODE_AT      (0x0400)  </span><span class="comment">//   MUTCLK pad in analog test mode</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define SCM_PMUT_CLK_PAD_MODE_INPUT   (0x0600)  </span><span class="comment">//   MUTCLK pad is input</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define SCM_PMUT_CLK_EXT_EN           (0x0800)  </span><span class="comment">// enable external clock input</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define SCM_PMUT_CLK_DIV_BM           (0x3000)  </span><span class="comment">// PMUT clock divider ratio (2 bits)</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define SCM_PMUT_CLK_DIV_1            (0x0000)  </span><span class="comment">//   PMUT clock divisor = 1</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define SCM_PMUT_CLK_DIV_2            (0x1000)  </span><span class="comment">//   PMUT clock divisor = 2</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define SCM_PMUT_CLK_DIV_4            (0x2000)  </span><span class="comment">//   PMUT clock divisor = 4</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define SCM_PMUT_CLK_DIV_8            (0x3000)  </span><span class="comment">//   PMUT clock divisor = 8</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define SCM_PMUT_CLK_BIAS_TRIM_BM     (0xC000)  </span><span class="comment">// PMUT oscillator bias trim (2 bits)</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define SCM_PMUT_CLK_BIAS_TRIM_BS     (14)      </span><span class="comment">// PMUT oscillator bias trim bit shift</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define PMUT_CLK_BIAS_0_MAX_FREQ      (65938)   </span><span class="comment">// max frequency that should be used with BIAS_TRIM=0</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define PMUT_CLK_BIAS_1_MAX_FREQ      (102500)  </span><span class="comment">// max frequency that should be used with BIAS_TRIM=1</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define PMUT_CLK_BIAS_2_MAX_FREQ      (153125)  </span><span class="comment">// max frequency that should be used with BIAS_TRIM=2</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define PMUT_CLK_BIAS_3_MAX_FREQ      (212500)  </span><span class="comment">// max frequency that is reliably in BIAS_TRIM=3</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define PMUT_CLK_FREQ_TRIM_MAX_BIAS_0 (300)     </span><span class="comment">// max code to avoid super low frequency at BIAS_TRIM=0</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define PMUT_CLK_FREQ_TRIM_MAX_BIAS_1 (400)     </span><span class="comment">// max code to avoid super low frequency at BIAS_TRIM=1</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160; </div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">/* SHASTA_REG_SCM_RTC_CLK (0x01F2) */</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define SCM_RTC_CLK_PAD_MODE_BM    (0x03)  </span><span class="comment">// analog test pad mode (2 bits)</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define SCM_RTC_CLK_PAD_MODE_NONE  (0x00)  </span><span class="comment">//   LFCLK pad disabled</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define SCM_RTC_CLK_PAD_MODE_RTC   (0x01)  </span><span class="comment">//   LFCLK pad = RTC_CLK out</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define SCM_RTC_CLK_PAD_MODE_AT    (0x02)  </span><span class="comment">//   LFCLK pad = analog test mode</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define SCM_RTC_CLK_PAD_MODE_INPUT (0x03)  </span><span class="comment">//   LFCLK pad = input</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define SCM_RTC_CLK_EXT_EN         (0x04)  </span><span class="comment">// enable external clock input</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160; </div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">/* SHASTA_REG_SCM_CPU_CLK (0x01F3) */</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define SCM_CPU_CLK_FREQ_TRIM_BM (0x3F)  </span><span class="comment">// CPU frequency trim code (6 bits)</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define SCM_CPU_CLK_STANDBY      (0x40)  </span><span class="comment">// leave oscillator bias on if disabled</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160; </div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">/* SHASTA_REG_SCM_PASSWORD (0x01F4) */</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define SCM_PASSWORD_VALUE (0x00A5)  </span><span class="comment">// required password value to set test pad modes</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160; </div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/* SHASTA_REG_SPI_CTRL (0x0204) */</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define SPI_CTRL_IEN_EN_WR (0x0001)  </span><span class="comment">// enable DMA write interrupt</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define SPI_CTRL_IEN_EN_RD (0x0002)  </span><span class="comment">// enable DMA read interrupt</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define SPI_CTRL_WR_FLAG   (0x0004)  </span><span class="comment">// flag set at end of DMA write</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define SPI_CTRL_RD_FLAG   (0x0008)  </span><span class="comment">// flag set at end of DMA read</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160; </div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">/* Shasta SPI Command Interface */</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160; </div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define SPI_CMD_MEM_ACCESS      (0x0000)</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define SPI_CMD_DBG_REG_ACCESS  (0x8000)</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define SPI_CMD_SYS_CTRL_ACCESS (0xA000)</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define SPI_CMD_READ            (0x0000)</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define SPI_CMD_WRITE           (0x4000)</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define SPI_CMD_DATA_MEM        (0x0000)</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define SPI_CMD_PROG_MEM        (0x2000)</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160; </div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define SPI_CMD_SYS_CTRL_READ                                                                                          \</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">    (SPI_CMD_SYS_CTRL_ACCESS | SPI_CMD_READ)  </span><span class="comment">// (0xA000)   // command bits for sys ctrl reg read</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define SPI_CMD_SYS_CTRL_WRITE                                                                                         \</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">    (SPI_CMD_SYS_CTRL_ACCESS | SPI_CMD_WRITE)  </span><span class="comment">// (0xE000)  // command bits for sys ctrl reg write</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define SPI_CMD_DBG_REG_READ  (SPI_CMD_DBG_REG_ACCESS | SPI_CMD_READ)   </span><span class="comment">// (0x8000) // command bits for debug reg read</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define SPI_CMD_DBG_REG_WRITE (SPI_CMD_DBG_REG_ACCESS | SPI_CMD_WRITE)  </span><span class="comment">// (0xC000) // command bits for debug reg write</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define SPI_CMD_MEM_READ      (SPI_CMD_MEM_ACCESS | SPI_CMD_READ)       </span><span class="comment">// (0x0000) // command bits for mem read</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define SPI_CMD_MEM_WRITE     (SPI_CMD_MEM_ACCESS | SPI_CMD_WRITE)      </span><span class="comment">// (0x4000) // command bits for mem write</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160; </div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;}</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160; </div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CH_ASIC_SHASTA_H_ */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
