INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BE_Project/Project/Project_files/DSPProc/memory/sourceMem_32x256BRAM/blk_mem_gen_0_32x256/sim/blk_mem_gen_0_32x256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_32x256
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/xilinxprj/DSPProc_all.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/BE_Project/Project/Project_files/DSPProc/pkgAndComponents/CB32CLE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CB32CLE'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/BE_Project/Project/Project_files/DSPProc/pkgAndComponents/arrayPackage.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "E:/BE_Project/Project/Project_files/DSPProc/memory/CSR_4x32Reg/CSR_4x32Reg_withWDogCtrl/CSR_4x32Reg_WithWDogCtrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CSR_4x32Reg_WithWDogCtrl'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/DSPProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DSPProc'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/stub/DSPStub.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DSPStub'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/DSP_decodeCmdAndWDogCtrl/DSP_decodeCmdAndWDogCtrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DSP_decodeCmdAndWDogCtrl'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/DSP_selMemMaster/DSP_selMemMaster.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DSP_selMemMaster'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/DSP_top/DSP_top/DSP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DSP_top'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/DSP_decodeCmdAndWDogCtrl/WDogTimer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'WDogTimer'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/histogram/histogram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'histogram'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/maxPixel/maxPixel/maxPixel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'maxPixel'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/BE_Project/Project/Project_files/DSPProc/memory/memory_top/memory_decodeMemWrCtrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_decodeMemWrCtrl'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/BE_Project/Project/Project_files/DSPProc/memory/memory_top/memory_selDSPOrHostCtrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_selDSPOrHostCtrl'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/BE_Project/Project/Project_files/DSPProc/memory/memory_top/memory_selDatToHost.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_selDatToHost'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/BE_Project/Project/Project_files/DSPProc/memory/memory_top/memory_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_top'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/BE_Project/Project/Project_files/DSPProc/memory/resultMem0_32x32Reg/resultMem0_32x32Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'resultMem0_32x32Reg'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/BE_Project/Project/Project_files/DSPProc/pkgAndComponents/singleShot.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'singleShot'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/sobel/sobel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sobel'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/BE_Project/Project/Project_files/DSPProc/memory/sourceMem_32x256BRAM/sourceMem_32x256BRAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sourceMem_32x256BRAM'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/BE_Project/Project/Project_files/DSPProc/DSPFunctions/threshold/threshold_designAlternatives/threshold_FSM/threshold.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'threshold'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/BE_Project/Project/Project_files/DSPProc/topLevel/DSPProc/testbench/DSPProc_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DSPProc_TB'
