$date
	Mon May 19 17:03:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module pe $end
$var wire 32 ! a_in [31:0] $end
$var wire 32 " acc_in [31:0] $end
$var wire 1 # clk $end
$var wire 1 $ load_weight $end
$var wire 1 % reset $end
$var wire 1 & valid $end
$var wire 32 ' weight [31:0] $end
$var reg 32 ( a_out [31:0] $end
$var reg 32 ) acc_out [31:0] $end
$var reg 32 * weight_reg [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b0 )
b0 (
b101 '
0&
0%
1$
1#
b0 "
b0 !
$end
#5000
0#
#10000
0$
b101 *
1#
#15000
0#
#20000
b1010 "
b11 !
1&
1#
#25000
0#
#30000
b11 (
b11001 )
1#
#35000
0#
#40000
1#
#40001
