# Systolic-Array-Output-Stationary
This is a Systolic Array project for Vivado Xilinx written in the SystemVerilog language. Systolic array has Output Stationary dataflow. You can use my project for further development of DNN accelerator.

<img src="/C:/Desktop/Systolic_array_0.2/Images/Systolic_Array_Diagram.png" alt="Systolic Array Diagram">
