{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651760211975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651760211976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  5 19:46:51 2022 " "Processing started: Thu May  5 19:46:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651760211976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760211976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off backup -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off backup -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760211976 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651760212067 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651760212067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-control " "Found design unit 1: Controller-control" {  } { { "Controller.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/Controller.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216658 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/Controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexer16bit4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplexer16bit4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer16bit4to1-mux4to1_select " "Found design unit 1: Multiplexer16bit4to1-mux4to1_select" {  } { { "Multiplexer16bit4to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/Multiplexer16bit4to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216659 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer16bit4to1 " "Found entity 1: Multiplexer16bit4to1" {  } { { "Multiplexer16bit4to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/Multiplexer16bit4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BitShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BitShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BitShifter-shift " "Found design unit 1: BitShifter-shift" {  } { { "BitShifter.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/BitShifter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216659 ""} { "Info" "ISGN_ENTITY_NAME" "1 BitShifter " "Found entity 1: BitShifter" {  } { { "BitShifter.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/BitShifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtender9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SignExtender9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtender9Bit-extend6Bits " "Found design unit 1: SignExtender9Bit-extend6Bits" {  } { { "SignExtender9.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SignExtender9.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216659 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtender9Bit " "Found entity 1: SignExtender9Bit" {  } { { "SignExtender9.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SignExtender9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexer3bit4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplexer3bit4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer3bit4to1-mux4to1_select " "Found design unit 1: Multiplexer3bit4to1-mux4to1_select" {  } { { "Multiplexer3bit4to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/Multiplexer3bit4to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216659 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer3bit4to1 " "Found entity 1: Multiplexer3bit4to1" {  } { { "Multiplexer3bit4to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/Multiplexer3bit4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtender6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SignExtender6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtender6Bit-extend9Bits " "Found design unit 1: SignExtender6Bit-extend9Bits" {  } { { "SignExtender6.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SignExtender6.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216660 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtender6Bit " "Found entity 1: SignExtender6Bit" {  } { { "SignExtender6.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SignExtender6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexer3bit2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplexer3bit2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer3bit2to1-mux2to1_select " "Found design unit 1: Multiplexer3bit2to1-mux2to1_select" {  } { { "Multiplexer3bit2to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/Multiplexer3bit2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216660 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer3bit2to1 " "Found entity 1: Multiplexer3bit2to1" {  } { { "Multiplexer3bit2to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/Multiplexer3bit2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FlagRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FlagRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlagRegister-behaviour " "Found design unit 1: FlagRegister-behaviour" {  } { { "FlagRegister.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/FlagRegister.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216660 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlagRegister " "Found entity 1: FlagRegister" {  } { { "FlagRegister.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/FlagRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ZeroAppender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ZeroAppender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZeroAppender-append " "Found design unit 1: ZeroAppender-append" {  } { { "ZeroAppender.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ZeroAppender.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216660 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZeroAppender " "Found entity 1: ZeroAppender" {  } { { "ZeroAppender.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ZeroAppender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexer16bit2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplexer16bit2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer16bit2to1-mux2to1_select " "Found design unit 1: Multiplexer16bit2to1-mux2to1_select" {  } { { "Multiplexer16bit2to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/Multiplexer16bit2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216661 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer16bit2to1 " "Found entity 1: Multiplexer16bit2to1" {  } { { "Multiplexer16bit2to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/Multiplexer16bit2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioural " "Found design unit 1: ALU-behavioural" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216661 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behaviour " "Found design unit 1: RAM-behaviour" {  } { { "RAM.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/RAM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216661 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM128-ROM " "Found design unit 1: ROM128-ROM" {  } { { "ROM.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ROM.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216661 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM128 " "Found entity 1: ROM128" {  } { { "ROM.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/DUT.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216662 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/DUT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/Testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216662 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/Testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterBank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegisterBank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterBank-behaviour " "Found design unit 1: RegisterBank-behaviour" {  } { { "RegisterBank.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/RegisterBank.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216662 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/RegisterBank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SingleCycleDatapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SingleCycleDatapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SingleCycleDatapath-run " "Found design unit 1: SingleCycleDatapath-run" {  } { { "SingleCycleDatapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216663 ""} { "Info" "ISGN_ENTITY_NAME" "1 SingleCycleDatapath " "Found entity 1: SingleCycleDatapath" {  } { { "SingleCycleDatapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760216663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216663 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651760216689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SingleCycleDatapath SingleCycleDatapath:add_instance " "Elaborating entity \"SingleCycleDatapath\" for hierarchy \"SingleCycleDatapath:add_instance\"" {  } { { "DUT.vhd" "add_instance" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/DUT.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760216690 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_increment_flags SingleCycleDatapath.vhd(146) " "Verilog HDL or VHDL warning at SingleCycleDatapath.vhd(146): object \"pc_increment_flags\" assigned a value but never read" {  } { { "SingleCycleDatapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651760216691 "|DUT|SingleCycleDatapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_plus_imm_flags SingleCycleDatapath.vhd(150) " "Verilog HDL or VHDL warning at SingleCycleDatapath.vhd(150): object \"pc_plus_imm_flags\" assigned a value but never read" {  } { { "SingleCycleDatapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651760216691 "|DUT|SingleCycleDatapath:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM128 SingleCycleDatapath:add_instance\|ROM128:rom_unit " "Elaborating entity \"ROM128\" for hierarchy \"SingleCycleDatapath:add_instance\|ROM128:rom_unit\"" {  } { { "SingleCycleDatapath.vhd" "rom_unit" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760216691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer3bit2to1 SingleCycleDatapath:add_instance\|Multiplexer3bit2to1:rf_a1_mux " "Elaborating entity \"Multiplexer3bit2to1\" for hierarchy \"SingleCycleDatapath:add_instance\|Multiplexer3bit2to1:rf_a1_mux\"" {  } { { "SingleCycleDatapath.vhd" "rf_a1_mux" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760216692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer3bit4to1 SingleCycleDatapath:add_instance\|Multiplexer3bit4to1:rf_a3_mux " "Elaborating entity \"Multiplexer3bit4to1\" for hierarchy \"SingleCycleDatapath:add_instance\|Multiplexer3bit4to1:rf_a3_mux\"" {  } { { "SingleCycleDatapath.vhd" "rf_a3_mux" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760216692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer16bit4to1 SingleCycleDatapath:add_instance\|Multiplexer16bit4to1:rf_d3_mux " "Elaborating entity \"Multiplexer16bit4to1\" for hierarchy \"SingleCycleDatapath:add_instance\|Multiplexer16bit4to1:rf_d3_mux\"" {  } { { "SingleCycleDatapath.vhd" "rf_d3_mux" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760216693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank SingleCycleDatapath:add_instance\|RegisterBank:rf " "Elaborating entity \"RegisterBank\" for hierarchy \"SingleCycleDatapath:add_instance\|RegisterBank:rf\"" {  } { { "SingleCycleDatapath.vhd" "rf" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760216693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU SingleCycleDatapath:add_instance\|ALU:main_alu " "Elaborating entity \"ALU\" for hierarchy \"SingleCycleDatapath:add_instance\|ALU:main_alu\"" {  } { { "SingleCycleDatapath.vhd" "main_alu" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760216695 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C ALU.vhd(71) " "VHDL Process Statement warning at ALU.vhd(71): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651760216695 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "control_out ALU.vhd(71) " "VHDL Process Statement warning at ALU.vhd(71): inferring latch(es) for signal or variable \"control_out\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651760216695 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[0\] ALU.vhd(71) " "Inferred latch for \"control_out\[0\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216695 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[1\] ALU.vhd(71) " "Inferred latch for \"control_out\[1\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216695 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] ALU.vhd(71) " "Inferred latch for \"C\[0\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216695 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] ALU.vhd(71) " "Inferred latch for \"C\[1\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216695 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] ALU.vhd(71) " "Inferred latch for \"C\[2\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216695 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] ALU.vhd(71) " "Inferred latch for \"C\[3\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216695 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] ALU.vhd(71) " "Inferred latch for \"C\[4\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216695 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] ALU.vhd(71) " "Inferred latch for \"C\[5\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216695 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] ALU.vhd(71) " "Inferred latch for \"C\[6\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216695 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] ALU.vhd(71) " "Inferred latch for \"C\[7\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216695 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[8\] ALU.vhd(71) " "Inferred latch for \"C\[8\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216695 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[9\] ALU.vhd(71) " "Inferred latch for \"C\[9\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216695 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[10\] ALU.vhd(71) " "Inferred latch for \"C\[10\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216695 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[11\] ALU.vhd(71) " "Inferred latch for \"C\[11\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216695 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[12\] ALU.vhd(71) " "Inferred latch for \"C\[12\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216695 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[13\] ALU.vhd(71) " "Inferred latch for \"C\[13\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216695 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[14\] ALU.vhd(71) " "Inferred latch for \"C\[14\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216696 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[15\] ALU.vhd(71) " "Inferred latch for \"C\[15\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760216696 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlagRegister SingleCycleDatapath:add_instance\|FlagRegister:cc " "Elaborating entity \"FlagRegister\" for hierarchy \"SingleCycleDatapath:add_instance\|FlagRegister:cc\"" {  } { { "SingleCycleDatapath.vhd" "cc" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760216696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM SingleCycleDatapath:add_instance\|RAM:ram_unit " "Elaborating entity \"RAM\" for hierarchy \"SingleCycleDatapath:add_instance\|RAM:ram_unit\"" {  } { { "SingleCycleDatapath.vhd" "ram_unit" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760216696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitShifter SingleCycleDatapath:add_instance\|BitShifter:shifter " "Elaborating entity \"BitShifter\" for hierarchy \"SingleCycleDatapath:add_instance\|BitShifter:shifter\"" {  } { { "SingleCycleDatapath.vhd" "shifter" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760216705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroAppender SingleCycleDatapath:add_instance\|ZeroAppender:za " "Elaborating entity \"ZeroAppender\" for hierarchy \"SingleCycleDatapath:add_instance\|ZeroAppender:za\"" {  } { { "SingleCycleDatapath.vhd" "za" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760216705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender6Bit SingleCycleDatapath:add_instance\|SignExtender6Bit:se6 " "Elaborating entity \"SignExtender6Bit\" for hierarchy \"SingleCycleDatapath:add_instance\|SignExtender6Bit:se6\"" {  } { { "SingleCycleDatapath.vhd" "se6" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760216706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender9Bit SingleCycleDatapath:add_instance\|SignExtender9Bit:se9 " "Elaborating entity \"SignExtender9Bit\" for hierarchy \"SingleCycleDatapath:add_instance\|SignExtender9Bit:se9\"" {  } { { "SingleCycleDatapath.vhd" "se9" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760216706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer16bit2to1 SingleCycleDatapath:add_instance\|Multiplexer16bit2to1:pc_plus_imm_mux " "Elaborating entity \"Multiplexer16bit2to1\" for hierarchy \"SingleCycleDatapath:add_instance\|Multiplexer16bit2to1:pc_plus_imm_mux\"" {  } { { "SingleCycleDatapath.vhd" "pc_plus_imm_mux" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760216707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller SingleCycleDatapath:add_instance\|Controller:control_unit " "Elaborating entity \"Controller\" for hierarchy \"SingleCycleDatapath:add_instance\|Controller:control_unit\"" {  } { { "SingleCycleDatapath.vhd" "control_unit" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760216708 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[12\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[11\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[10\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[9\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[8\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[7\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[6\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[5\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[4\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[3\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[2\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[1\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[0\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[14\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[13\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[15\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[12\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[11\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[10\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[9\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[8\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[7\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[6\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[5\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[4\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[3\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[2\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[1\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[0\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[14\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[13\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[15\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[12\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[11\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[10\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[9\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[8\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[7\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[6\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[5\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[4\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[3\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[2\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[1\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[0\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[14\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[13\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[15\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[12\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[11\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[10\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[9\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[8\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[7\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[6\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[5\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[4\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[3\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[2\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[1\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[0\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[14\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[13\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[15\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[12\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[11\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[10\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[9\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[8\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[7\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[6\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[5\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[4\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[3\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[2\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[1\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[0\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|control_out\[1\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|control_out\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|control_out\[0\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|control_out\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[14\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[13\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[15\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760217038 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "SingleCycleDatapath:add_instance\|ROM128:rom_unit\|rom_data " "RAM logic \"SingleCycleDatapath:add_instance\|ROM128:rom_unit\|rom_data\" is uninferred due to asynchronous read logic" {  } { { "ROM.vhd" "rom_data" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ROM.vhd" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1651760217088 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1651760217088 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651760218152 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651760218744 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651760218821 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760218821 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "422 " "Implemented 422 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651760218878 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651760218878 ""} { "Info" "ICUT_CUT_TM_LCELLS" "404 " "Implemented 404 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651760218878 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651760218878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "444 " "Peak virtual memory: 444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651760218889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  5 19:46:58 2022 " "Processing ended: Thu May  5 19:46:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651760218889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651760218889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651760218889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760218889 ""}
