// Seed: 161146215
module module_0 (
    output wire id_0,
    input  wand id_1
    , id_3
);
  assign id_0 = -1;
  assign module_1.id_0 = 0;
  assign id_3 = id_1;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input wire id_2,
    input tri0 id_3,
    input wire id_4,
    output supply1 id_5,
    input wand id_6,
    output supply1 id_7,
    input tri id_8,
    output wire id_9,
    input wand id_10
);
  parameter id_12 = 1;
  module_0 modCall_1 (
      id_5,
      id_4
  );
  wire [-1 : -1] id_13;
  assign id_5 = id_0;
  logic [-1 : 1] id_14;
  ;
endmodule
