#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Apr 17 14:56:00 2023
# Process ID: 2071675
# Current directory: /home/gc635/Documents/POD-DANC/vivado/audio_dma_7020/audio_dma_7020.runs/main_bd_adaptiveFilter_0_0_synth_1
# Command line: vivado -log main_bd_adaptiveFilter_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_bd_adaptiveFilter_0_0.tcl
# Log file: /home/gc635/Documents/POD-DANC/vivado/audio_dma_7020/audio_dma_7020.runs/main_bd_adaptiveFilter_0_0_synth_1/main_bd_adaptiveFilter_0_0.vds
# Journal file: /home/gc635/Documents/POD-DANC/vivado/audio_dma_7020/audio_dma_7020.runs/main_bd_adaptiveFilter_0_0_synth_1/vivado.jou
# Running On: guojun-server, OS: Linux, CPU Frequency: 3589.348 MHz, CPU Physical cores: 32, Host memory: 134158 MB
#-----------------------------------------------------------
source main_bd_adaptiveFilter_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gc635/Documents/POD-DANC/vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: main_bd_adaptiveFilter_0_0
Command: synth_design -top main_bd_adaptiveFilter_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2071824
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/usr/local/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'slv_reg0' is not allowed [/home/gc635/Documents/POD-DANC/vivado/audio_dma_7020/audio_dma_7020.gen/sources_1/bd/main_bd/ipshared/84e4/hdl/adaptiveFilter_v1_0_S00_AXI.v:109]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'slv_reg1' is not allowed [/home/gc635/Documents/POD-DANC/vivado/audio_dma_7020/audio_dma_7020.gen/sources_1/bd/main_bd/ipshared/84e4/hdl/adaptiveFilter_v1_0_S00_AXI.v:110]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'slv_reg2' is not allowed [/home/gc635/Documents/POD-DANC/vivado/audio_dma_7020/audio_dma_7020.gen/sources_1/bd/main_bd/ipshared/84e4/hdl/adaptiveFilter_v1_0_S00_AXI.v:111]
INFO: [Synth 8-11241] undeclared symbol 'start_rd', assumed default net type 'wire' [/home/gc635/Documents/POD-DANC/vivado/audio_dma_7020/audio_dma_7020.gen/sources_1/bd/main_bd/ipshared/84e4/hdl/adaptiveFilter_v1_0.v:78]
INFO: [Synth 8-11241] undeclared symbol 'start_addr', assumed default net type 'wire' [/home/gc635/Documents/POD-DANC/vivado/audio_dma_7020/audio_dma_7020.gen/sources_1/bd/main_bd/ipshared/84e4/hdl/adaptiveFilter_v1_0.v:79]
INFO: [Synth 8-11241] undeclared symbol 'rd_len', assumed default net type 'wire' [/home/gc635/Documents/POD-DANC/vivado/audio_dma_7020/audio_dma_7020.gen/sources_1/bd/main_bd/ipshared/84e4/hdl/adaptiveFilter_v1_0.v:80]
WARNING: [Synth 8-8895] 'start_rd' is already implicitly declared on line 78 [/home/gc635/Documents/POD-DANC/vivado/audio_dma_7020/audio_dma_7020.gen/sources_1/bd/main_bd/ipshared/84e4/hdl/adaptiveFilter_v1_0.v:83]
WARNING: [Synth 8-8895] 'start_addr' is already implicitly declared on line 79 [/home/gc635/Documents/POD-DANC/vivado/audio_dma_7020/audio_dma_7020.gen/sources_1/bd/main_bd/ipshared/84e4/hdl/adaptiveFilter_v1_0.v:84]
WARNING: [Synth 8-8895] 'rd_len' is already implicitly declared on line 80 [/home/gc635/Documents/POD-DANC/vivado/audio_dma_7020/audio_dma_7020.gen/sources_1/bd/main_bd/ipshared/84e4/hdl/adaptiveFilter_v1_0.v:85]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1977.230 ; gain = 369.801 ; free physical = 106395 ; free virtual = 119502
Synthesis current peak Physical Memory [PSS] (MB): peak = 1396.729; parent = 1192.235; children = 204.493
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2982.508; parent = 1983.172; children = 999.336
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_bd_adaptiveFilter_0_0' [/home/gc635/Documents/POD-DANC/vivado/audio_dma_7020/audio_dma_7020.gen/sources_1/bd/main_bd/ip/main_bd_adaptiveFilter_0_0/synth/main_bd_adaptiveFilter_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'adaptiveFilter_v1_0' [/home/gc635/Documents/POD-DANC/vivado/audio_dma_7020/audio_dma_7020.gen/sources_1/bd/main_bd/ipshared/84e4/hdl/adaptiveFilter_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'adaptiveFilter_v1_0_S00_AXI' [/home/gc635/Documents/POD-DANC/vivado/audio_dma_7020/audio_dma_7020.gen/sources_1/bd/main_bd/ipshared/84e4/hdl/adaptiveFilter_v1_0_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [/home/gc635/Documents/POD-DANC/vivado/audio_dma_7020/audio_dma_7020.gen/sources_1/bd/main_bd/ipshared/84e4/hdl/adaptiveFilter_v1_0_S00_AXI.v:233]
INFO: [Synth 8-226] default block is never used [/home/gc635/Documents/POD-DANC/vivado/audio_dma_7020/audio_dma_7020.gen/sources_1/bd/main_bd/ipshared/84e4/hdl/adaptiveFilter_v1_0_S00_AXI.v:374]
INFO: [Synth 8-6155] done synthesizing module 'adaptiveFilter_v1_0_S00_AXI' (0#1) [/home/gc635/Documents/POD-DANC/vivado/audio_dma_7020/audio_dma_7020.gen/sources_1/bd/main_bd/ipshared/84e4/hdl/adaptiveFilter_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'bram_ip_plus1' [/home/gc635/Documents/POD-DANC/vivado/audio_dma_7020/audio_dma_7020.gen/sources_1/bd/main_bd/ipshared/84e4/hdl/adaptiveFilter_v1_0.v:107]
WARNING: [Synth 8-151] case item 3'b100 is unreachable [/home/gc635/Documents/POD-DANC/vivado/audio_dma_7020/audio_dma_7020.gen/sources_1/bd/main_bd/ipshared/84e4/hdl/adaptiveFilter_v1_0.v:189]
INFO: [Synth 8-6155] done synthesizing module 'bram_ip_plus1' (0#1) [/home/gc635/Documents/POD-DANC/vivado/audio_dma_7020/audio_dma_7020.gen/sources_1/bd/main_bd/ipshared/84e4/hdl/adaptiveFilter_v1_0.v:107]
INFO: [Synth 8-6155] done synthesizing module 'adaptiveFilter_v1_0' (0#1) [/home/gc635/Documents/POD-DANC/vivado/audio_dma_7020/audio_dma_7020.gen/sources_1/bd/main_bd/ipshared/84e4/hdl/adaptiveFilter_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'main_bd_adaptiveFilter_0_0' (0#1) [/home/gc635/Documents/POD-DANC/vivado/audio_dma_7020/audio_dma_7020.gen/sources_1/bd/main_bd/ip/main_bd_adaptiveFilter_0_0/synth/main_bd_adaptiveFilter_0_0.v:53]
WARNING: [Synth 8-7137] Register ram_wr_data_reg in module bram_ip_plus1 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/gc635/Documents/POD-DANC/vivado/audio_dma_7020/audio_dma_7020.gen/sources_1/bd/main_bd/ipshared/84e4/hdl/adaptiveFilter_v1_0.v:175]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module adaptiveFilter_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module adaptiveFilter_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module adaptiveFilter_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module adaptiveFilter_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module adaptiveFilter_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module adaptiveFilter_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2052.137 ; gain = 444.707 ; free physical = 106482 ; free virtual = 119590
Synthesis current peak Physical Memory [PSS] (MB): peak = 1396.729; parent = 1192.235; children = 204.493
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3051.477; parent = 2052.141; children = 999.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2066.980 ; gain = 459.551 ; free physical = 106482 ; free virtual = 119589
Synthesis current peak Physical Memory [PSS] (MB): peak = 1396.729; parent = 1192.235; children = 204.493
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3066.320; parent = 2066.984; children = 999.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2066.980 ; gain = 459.551 ; free physical = 106482 ; free virtual = 119589
Synthesis current peak Physical Memory [PSS] (MB): peak = 1396.729; parent = 1192.235; children = 204.493
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3066.320; parent = 2066.984; children = 999.336
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2066.980 ; gain = 0.000 ; free physical = 106477 ; free virtual = 119585
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2220.730 ; gain = 0.000 ; free physical = 106392 ; free virtual = 119500
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2220.730 ; gain = 0.000 ; free physical = 106392 ; free virtual = 119500
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/usr/local/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2220.730 ; gain = 613.301 ; free physical = 106449 ; free virtual = 119557
Synthesis current peak Physical Memory [PSS] (MB): peak = 1396.729; parent = 1192.235; children = 204.493
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3188.055; parent = 2188.719; children = 999.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2220.730 ; gain = 613.301 ; free physical = 106449 ; free virtual = 119557
Synthesis current peak Physical Memory [PSS] (MB): peak = 1396.729; parent = 1192.235; children = 204.493
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3188.055; parent = 2188.719; children = 999.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2220.730 ; gain = 613.301 ; free physical = 106449 ; free virtual = 119557
Synthesis current peak Physical Memory [PSS] (MB): peak = 1396.729; parent = 1192.235; children = 204.493
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3188.055; parent = 2188.719; children = 999.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2220.730 ; gain = 613.301 ; free physical = 106441 ; free virtual = 119550
Synthesis current peak Physical Memory [PSS] (MB): peak = 1396.729; parent = 1192.235; children = 204.493
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3188.055; parent = 2188.719; children = 999.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 6     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design main_bd_adaptiveFilter_0_0 has port ram_rst driven by constant 0
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module main_bd_adaptiveFilter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module main_bd_adaptiveFilter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module main_bd_adaptiveFilter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module main_bd_adaptiveFilter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module main_bd_adaptiveFilter_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module main_bd_adaptiveFilter_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2220.730 ; gain = 613.301 ; free physical = 106434 ; free virtual = 119547
Synthesis current peak Physical Memory [PSS] (MB): peak = 1396.729; parent = 1192.235; children = 204.493
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3188.055; parent = 2188.719; children = 999.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2220.730 ; gain = 613.301 ; free physical = 106327 ; free virtual = 119440
Synthesis current peak Physical Memory [PSS] (MB): peak = 1490.619; parent = 1286.188; children = 204.493
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3188.055; parent = 2188.719; children = 999.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2220.730 ; gain = 613.301 ; free physical = 106327 ; free virtual = 119440
Synthesis current peak Physical Memory [PSS] (MB): peak = 1490.811; parent = 1286.380; children = 204.493
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3188.055; parent = 2188.719; children = 999.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2220.730 ; gain = 613.301 ; free physical = 106321 ; free virtual = 119433
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.268; parent = 1287.837; children = 204.493
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3188.055; parent = 2188.719; children = 999.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2220.730 ; gain = 613.301 ; free physical = 106320 ; free virtual = 119432
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.506; parent = 1288.075; children = 204.493
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3188.055; parent = 2188.719; children = 999.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2220.730 ; gain = 613.301 ; free physical = 106320 ; free virtual = 119432
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.521; parent = 1288.091; children = 204.493
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3188.055; parent = 2188.719; children = 999.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2220.730 ; gain = 613.301 ; free physical = 106320 ; free virtual = 119432
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.670; parent = 1288.239; children = 204.493
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3188.055; parent = 2188.719; children = 999.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2220.730 ; gain = 613.301 ; free physical = 106320 ; free virtual = 119432
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.732; parent = 1288.302; children = 204.493
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3188.055; parent = 2188.719; children = 999.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2220.730 ; gain = 613.301 ; free physical = 106320 ; free virtual = 119432
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.732; parent = 1288.302; children = 204.493
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3188.055; parent = 2188.719; children = 999.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2220.730 ; gain = 613.301 ; free physical = 106320 ; free virtual = 119432
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.736; parent = 1288.306; children = 204.493
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3188.055; parent = 2188.719; children = 999.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    35|
|2     |LUT1   |    34|
|3     |LUT2   |    34|
|4     |LUT3   |    34|
|5     |LUT4   |    23|
|6     |LUT5   |     4|
|7     |LUT6   |    46|
|8     |FDCE   |    38|
|9     |FDRE   |   201|
|10    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2220.730 ; gain = 613.301 ; free physical = 106328 ; free virtual = 119440
Synthesis current peak Physical Memory [PSS] (MB): peak = 1492.768; parent = 1288.337; children = 204.493
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3188.055; parent = 2188.719; children = 999.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2220.730 ; gain = 459.551 ; free physical = 106376 ; free virtual = 119488
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2220.730 ; gain = 613.301 ; free physical = 106376 ; free virtual = 119488
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2220.730 ; gain = 0.000 ; free physical = 106480 ; free virtual = 119593
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2220.730 ; gain = 0.000 ; free physical = 106427 ; free virtual = 119539
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6bc64d36
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2220.730 ; gain = 942.895 ; free physical = 106635 ; free virtual = 119748
INFO: [Common 17-1381] The checkpoint '/home/gc635/Documents/POD-DANC/vivado/audio_dma_7020/audio_dma_7020.runs/main_bd_adaptiveFilter_0_0_synth_1/main_bd_adaptiveFilter_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP main_bd_adaptiveFilter_0_0, cache-ID = b0b2dd85f9d08f2a
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/gc635/Documents/POD-DANC/vivado/audio_dma_7020/audio_dma_7020.runs/main_bd_adaptiveFilter_0_0_synth_1/main_bd_adaptiveFilter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_bd_adaptiveFilter_0_0_utilization_synth.rpt -pb main_bd_adaptiveFilter_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 17 14:56:17 2023...
