{"basics":{"name":"Robert Bao","label":"MS/PhD Student","image":"","email":"rsbao2@illinois.edu","phone":"240-750-7079","location":{"address":"2712 Broadway St","postalCode":"CA 94115","city":"San Francisco","countryCode":"US","region":"California"},"profiles":[{"network":"Twitter","username":"AlbertEinstein","url":"https://twitter.com/AlbertEinstein"}]},"work":[{"name":"IBM","position":"Sr. Chip Design Intern","url":"https://www.ibm.com/us-en","startDate":"2024-05","endDate":"2024-08","summary":"Pre-silicon performance verification","highlights":["Computer Architecture","C/C++","Assembly","Python"]},{"name":"ECE @ UIUC","position":"Course Assistant","startDate":"2022-01","endDate":"2024-05","summary":"","highlights":["ECE 110 - Intro to Electronics","ECE 210 - Analog Signal Processing","ECE 220 - Computer Systems and Programming","ECE 385 - Digital Systems Lab"]},{"name":"IBM","position":"Chip Design Intern","url":"https://www.ibm.com/us-en","startDate":"2023-05","endDate":"2023-08","summary":"Branch prediction modeling","highlights":["Computer Architecture","C++","Python"]},{"name":"HCESC @ UIUC","position":"Research Assistant","url":"https://healtheng.illinois.edu/","startDate":"2023-03","endDate":"2023-05","summary":"Augmented reality clinical breast examination trainer using Arduino, force sensing array, and Unity"}],"education":[{"institution":"University of Illinois Urbana-Champaign","location":"Urbana, IL","url":"https://ece.illinois.edu/","area":"Computer Architecture","studyType":"MS/PhD","startDate":"2024-8","endDate":"2029-5","courses":["Advanced VLSI Design","Computer Architecture"]}],"awards":[{"title":"Promise of Excellence Fellowship","date":"2024-03-04","awarder":"UIUC","summary":"Given to incoming students who demonstrate the potential to achieve great things in the field of Electrical and Computer Engineering."}],"skills":[{"name":"Computer Engineering","level":"Graduate Student","icon":"fa-solid fa-hashtag","keywords":["Computer Architecture","VLSI Design","SystemVerilog","C/C++ Programming","Operating Systems","Analog/Digital Signal Processing"]},{"name":"Hobbies","level":"Master","icon":"fa-solid fa-hashtag","keywords":["Mountain Biking","Vegetating"]}],"projects":[{"name":"Superscalar, Out-of-Order RISC-V CPU","summary":"Built a 2-way superscalar Out-Of-Order RISC-V CPU using explicit register renaming supporting RISC-V(IM) ISA. Features include Dadda multiplier, Synopsis IP divider, BTB & BHT/GShare tournament branch predictor, 4-way set-associative PLRU pipelined caches with next-line prefetcher. Verified design using random coverage, Synopsys VCS and Verdi, Spike.","highlights":["SystemVerilog","Computer Architecture"],"startDate":"2024-03-08","endDate":"2024-04-29","url":"https://rsbao.github.io/projects/ooo/"},{"name":"32-bit RISC-V Datapath Layout","summary":"Hand laid out a bit-sliced RISC-V Datapath, starting from basic cells (NAND,NOR,DFF,etc.), progressing to ALU, register file, shifter, etc., and finally to the full datapath.","highlights":["SystemVerilog","Computer Architecture"],"startDate":"2024-03-08","endDate":"2024-04-29","url":"https://rsbao.github.io/projects/vlsi/"}]}