// Seed: 2850024342
module module_0 (
    output wor id_0
);
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    input supply0 id_2,
    output supply1 id_3,
    input wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wand id_7,
    input tri id_8,
    input uwire id_9,
    input uwire id_10,
    output wor id_11
    , id_17,
    input wor id_12,
    input uwire id_13,
    output uwire id_14,
    input uwire id_15
);
  wire id_18;
  supply1 id_19 = id_2;
  module_0 modCall_1 (id_0);
  assign id_0 = id_7;
  wire id_20;
  assign id_11 = id_7 > id_2;
endmodule
