#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26fb8c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26fba50 .scope module, "tb" "tb" 3 48;
 .timescale -12 -12;
L_0x270a110 .functor NOT 1, L_0x2736930, C4<0>, C4<0>, C4<0>;
L_0x2736690 .functor XOR 1, L_0x2736550, L_0x27365f0, C4<0>, C4<0>;
L_0x2736870 .functor XOR 1, L_0x2736690, L_0x27367a0, C4<0>, C4<0>;
v0x27316c0_0 .net *"_ivl_10", 0 0, L_0x27367a0;  1 drivers
v0x27317c0_0 .net *"_ivl_12", 0 0, L_0x2736870;  1 drivers
v0x27318a0_0 .net *"_ivl_2", 0 0, L_0x2736460;  1 drivers
v0x2731960_0 .net *"_ivl_4", 0 0, L_0x2736550;  1 drivers
v0x2731a40_0 .net *"_ivl_6", 0 0, L_0x27365f0;  1 drivers
v0x2731b70_0 .net *"_ivl_8", 0 0, L_0x2736690;  1 drivers
v0x2731c50_0 .var "clk", 0 0;
v0x2731cf0_0 .net "f_dut", 0 0, L_0x2736300;  1 drivers
v0x2731d90_0 .net "f_ref", 0 0, v0x270a380_0;  1 drivers
v0x2731e30_0 .var/2u "stats1", 159 0;
v0x2731ed0_0 .var/2u "strobe", 0 0;
v0x2731f70_0 .net "tb_match", 0 0, L_0x2736930;  1 drivers
v0x2732030_0 .net "tb_mismatch", 0 0, L_0x270a110;  1 drivers
v0x27320f0_0 .net "x", 4 1, v0x272d8f0_0;  1 drivers
L_0x2736460 .concat [ 1 0 0 0], v0x270a380_0;
L_0x2736550 .concat [ 1 0 0 0], v0x270a380_0;
L_0x27365f0 .concat [ 1 0 0 0], L_0x2736300;
L_0x27367a0 .concat [ 1 0 0 0], v0x270a380_0;
L_0x2736930 .cmp/eeq 1, L_0x2736460, L_0x2736870;
S_0x26fbbe0 .scope module, "good1" "reference_module" 3 87, 3 4 0, S_0x26fba50;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /OUTPUT 1 "f";
v0x270a380_0 .var "f", 0 0;
v0x270a420_0 .net "x", 4 1, v0x272d8f0_0;  alias, 1 drivers
E_0x26f6f20 .event anyedge, v0x270a420_0;
S_0x272d5a0 .scope module, "stim1" "stimulus_gen" 3 83, 3 33 0, S_0x26fba50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
v0x272d810_0 .net "clk", 0 0, v0x2731c50_0;  1 drivers
v0x272d8f0_0 .var "x", 4 1;
E_0x26f7170/0 .event negedge, v0x272d810_0;
E_0x26f7170/1 .event posedge, v0x272d810_0;
E_0x26f7170 .event/or E_0x26f7170/0, E_0x26f7170/1;
S_0x272d9f0 .scope module, "top_module1" "top_module" 3 91, 4 1 0, S_0x26fba50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /OUTPUT 1 "f";
L_0x26fc360 .functor NOT 1, L_0x2732200, C4<0>, C4<0>, C4<0>;
L_0x270a180 .functor NOT 1, L_0x2732390, C4<0>, C4<0>, C4<0>;
L_0x2732460 .functor AND 1, L_0x26fc360, L_0x270a180, C4<1>, C4<1>;
L_0x2732610 .functor NOT 1, L_0x2732570, C4<0>, C4<0>, C4<0>;
L_0x2732700 .functor AND 1, L_0x2732460, L_0x2732610, C4<1>, C4<1>;
L_0x27328e0 .functor NOT 1, L_0x2732810, C4<0>, C4<0>, C4<0>;
L_0x27329e0 .functor AND 1, L_0x2732700, L_0x27328e0, C4<1>, C4<1>;
L_0x2732b90 .functor NOT 1, L_0x2732af0, C4<0>, C4<0>, C4<0>;
L_0x2732d80 .functor NOT 1, L_0x2732ca0, C4<0>, C4<0>, C4<0>;
L_0x2732e40 .functor AND 1, L_0x2732b90, L_0x2732d80, C4<1>, C4<1>;
L_0x2733050 .functor AND 1, L_0x2732e40, L_0x2732fb0, C4<1>, C4<1>;
L_0x2733200 .functor AND 1, L_0x2733050, L_0x2733110, C4<1>, C4<1>;
L_0x2733380 .functor OR 1, L_0x27329e0, L_0x2733200, C4<0>, C4<0>;
L_0x2733530 .functor NOT 1, L_0x2733490, C4<0>, C4<0>, C4<0>;
L_0x2733310 .functor AND 1, L_0x2733530, L_0x2733670, C4<1>, C4<1>;
L_0x2733860 .functor NOT 1, L_0x27337c0, C4<0>, C4<0>, C4<0>;
L_0x27339b0 .functor AND 1, L_0x2733310, L_0x2733860, C4<1>, C4<1>;
L_0x2733bd0 .functor NOT 1, L_0x2733ac0, C4<0>, C4<0>, C4<0>;
L_0x2733d30 .functor AND 1, L_0x27339b0, L_0x2733bd0, C4<1>, C4<1>;
L_0x2733e40 .functor OR 1, L_0x2733380, L_0x2733d30, C4<0>, C4<0>;
L_0x2733b60 .functor NOT 1, L_0x2734210, C4<0>, C4<0>, C4<0>;
L_0x2734380 .functor AND 1, L_0x2733c90, L_0x2733b60, C4<1>, C4<1>;
L_0x27345f0 .functor NOT 1, L_0x2734550, C4<0>, C4<0>, C4<0>;
L_0x27346b0 .functor AND 1, L_0x2734380, L_0x27345f0, C4<1>, C4<1>;
L_0x27349c0 .functor AND 1, L_0x27346b0, L_0x2734890, C4<1>, C4<1>;
L_0x2734ad0 .functor OR 1, L_0x2733e40, L_0x27349c0, C4<0>, C4<0>;
L_0x2734ea0 .functor AND 1, L_0x2734cc0, L_0x2734d60, C4<1>, C4<1>;
L_0x2735050 .functor NOT 1, L_0x2734fb0, C4<0>, C4<0>, C4<0>;
L_0x2735200 .functor AND 1, L_0x2734ea0, L_0x2735050, C4<1>, C4<1>;
L_0x2735460 .functor NOT 1, L_0x2735310, C4<0>, C4<0>, C4<0>;
L_0x2735620 .functor AND 1, L_0x2735200, L_0x2735460, C4<1>, C4<1>;
L_0x2735730 .functor OR 1, L_0x2734ad0, L_0x2735620, C4<0>, C4<0>;
L_0x2735ab0 .functor AND 1, L_0x2734e00, L_0x2735950, C4<1>, C4<1>;
L_0x2735c60 .functor AND 1, L_0x2735ab0, L_0x2735bc0, C4<1>, C4<1>;
L_0x2736000 .functor NOT 1, L_0x2735e90, C4<0>, C4<0>, C4<0>;
L_0x27360c0 .functor AND 1, L_0x2735c60, L_0x2736000, C4<1>, C4<1>;
L_0x2736300 .functor OR 1, L_0x2735730, L_0x27360c0, C4<0>, C4<0>;
v0x272dc20_0 .net *"_ivl_1", 0 0, L_0x2732200;  1 drivers
v0x272dd00_0 .net *"_ivl_100", 0 0, L_0x2735620;  1 drivers
v0x272dde0_0 .net *"_ivl_102", 0 0, L_0x2735730;  1 drivers
v0x272dea0_0 .net *"_ivl_105", 0 0, L_0x2734e00;  1 drivers
v0x272df80_0 .net *"_ivl_107", 0 0, L_0x2735950;  1 drivers
v0x272e0b0_0 .net *"_ivl_108", 0 0, L_0x2735ab0;  1 drivers
v0x272e190_0 .net *"_ivl_11", 0 0, L_0x2732570;  1 drivers
v0x272e270_0 .net *"_ivl_111", 0 0, L_0x2735bc0;  1 drivers
v0x272e350_0 .net *"_ivl_112", 0 0, L_0x2735c60;  1 drivers
v0x272e430_0 .net *"_ivl_115", 0 0, L_0x2735e90;  1 drivers
v0x272e510_0 .net *"_ivl_116", 0 0, L_0x2736000;  1 drivers
v0x272e5f0_0 .net *"_ivl_118", 0 0, L_0x27360c0;  1 drivers
v0x272e6d0_0 .net *"_ivl_12", 0 0, L_0x2732610;  1 drivers
v0x272e7b0_0 .net *"_ivl_14", 0 0, L_0x2732700;  1 drivers
v0x272e890_0 .net *"_ivl_17", 0 0, L_0x2732810;  1 drivers
v0x272e970_0 .net *"_ivl_18", 0 0, L_0x27328e0;  1 drivers
v0x272ea50_0 .net *"_ivl_2", 0 0, L_0x26fc360;  1 drivers
v0x272eb30_0 .net *"_ivl_20", 0 0, L_0x27329e0;  1 drivers
v0x272ec10_0 .net *"_ivl_23", 0 0, L_0x2732af0;  1 drivers
v0x272ecf0_0 .net *"_ivl_24", 0 0, L_0x2732b90;  1 drivers
v0x272edd0_0 .net *"_ivl_27", 0 0, L_0x2732ca0;  1 drivers
v0x272eeb0_0 .net *"_ivl_28", 0 0, L_0x2732d80;  1 drivers
v0x272ef90_0 .net *"_ivl_30", 0 0, L_0x2732e40;  1 drivers
v0x272f070_0 .net *"_ivl_33", 0 0, L_0x2732fb0;  1 drivers
v0x272f150_0 .net *"_ivl_34", 0 0, L_0x2733050;  1 drivers
v0x272f230_0 .net *"_ivl_37", 0 0, L_0x2733110;  1 drivers
v0x272f310_0 .net *"_ivl_38", 0 0, L_0x2733200;  1 drivers
v0x272f3f0_0 .net *"_ivl_40", 0 0, L_0x2733380;  1 drivers
v0x272f4d0_0 .net *"_ivl_43", 0 0, L_0x2733490;  1 drivers
v0x272f5b0_0 .net *"_ivl_44", 0 0, L_0x2733530;  1 drivers
v0x272f690_0 .net *"_ivl_47", 0 0, L_0x2733670;  1 drivers
v0x272f770_0 .net *"_ivl_48", 0 0, L_0x2733310;  1 drivers
v0x272f850_0 .net *"_ivl_5", 0 0, L_0x2732390;  1 drivers
v0x272fb40_0 .net *"_ivl_51", 0 0, L_0x27337c0;  1 drivers
v0x272fc20_0 .net *"_ivl_52", 0 0, L_0x2733860;  1 drivers
v0x272fd00_0 .net *"_ivl_54", 0 0, L_0x27339b0;  1 drivers
v0x272fde0_0 .net *"_ivl_57", 0 0, L_0x2733ac0;  1 drivers
v0x272fec0_0 .net *"_ivl_58", 0 0, L_0x2733bd0;  1 drivers
v0x272ffa0_0 .net *"_ivl_6", 0 0, L_0x270a180;  1 drivers
v0x2730080_0 .net *"_ivl_60", 0 0, L_0x2733d30;  1 drivers
v0x2730160_0 .net *"_ivl_62", 0 0, L_0x2733e40;  1 drivers
v0x2730240_0 .net *"_ivl_65", 0 0, L_0x2733c90;  1 drivers
v0x2730320_0 .net *"_ivl_67", 0 0, L_0x2734210;  1 drivers
v0x2730400_0 .net *"_ivl_68", 0 0, L_0x2733b60;  1 drivers
v0x27304e0_0 .net *"_ivl_70", 0 0, L_0x2734380;  1 drivers
v0x27305c0_0 .net *"_ivl_73", 0 0, L_0x2734550;  1 drivers
v0x27306a0_0 .net *"_ivl_74", 0 0, L_0x27345f0;  1 drivers
v0x2730780_0 .net *"_ivl_76", 0 0, L_0x27346b0;  1 drivers
v0x2730860_0 .net *"_ivl_79", 0 0, L_0x2734890;  1 drivers
v0x2730940_0 .net *"_ivl_8", 0 0, L_0x2732460;  1 drivers
v0x2730a20_0 .net *"_ivl_80", 0 0, L_0x27349c0;  1 drivers
v0x2730b00_0 .net *"_ivl_82", 0 0, L_0x2734ad0;  1 drivers
v0x2730be0_0 .net *"_ivl_85", 0 0, L_0x2734cc0;  1 drivers
v0x2730cc0_0 .net *"_ivl_87", 0 0, L_0x2734d60;  1 drivers
v0x2730da0_0 .net *"_ivl_88", 0 0, L_0x2734ea0;  1 drivers
v0x2730e80_0 .net *"_ivl_91", 0 0, L_0x2734fb0;  1 drivers
v0x2730f60_0 .net *"_ivl_92", 0 0, L_0x2735050;  1 drivers
v0x2731040_0 .net *"_ivl_94", 0 0, L_0x2735200;  1 drivers
v0x2731120_0 .net *"_ivl_97", 0 0, L_0x2735310;  1 drivers
v0x2731200_0 .net *"_ivl_98", 0 0, L_0x2735460;  1 drivers
v0x27312e0_0 .net "f", 0 0, L_0x2736300;  alias, 1 drivers
v0x27313a0_0 .net "x", 4 1, v0x272d8f0_0;  alias, 1 drivers
L_0x2732200 .part v0x272d8f0_0, 3, 1;
L_0x2732390 .part v0x272d8f0_0, 2, 1;
L_0x2732570 .part v0x272d8f0_0, 1, 1;
L_0x2732810 .part v0x272d8f0_0, 0, 1;
L_0x2732af0 .part v0x272d8f0_0, 3, 1;
L_0x2732ca0 .part v0x272d8f0_0, 2, 1;
L_0x2732fb0 .part v0x272d8f0_0, 1, 1;
L_0x2733110 .part v0x272d8f0_0, 0, 1;
L_0x2733490 .part v0x272d8f0_0, 3, 1;
L_0x2733670 .part v0x272d8f0_0, 2, 1;
L_0x27337c0 .part v0x272d8f0_0, 1, 1;
L_0x2733ac0 .part v0x272d8f0_0, 0, 1;
L_0x2733c90 .part v0x272d8f0_0, 3, 1;
L_0x2734210 .part v0x272d8f0_0, 2, 1;
L_0x2734550 .part v0x272d8f0_0, 1, 1;
L_0x2734890 .part v0x272d8f0_0, 0, 1;
L_0x2734cc0 .part v0x272d8f0_0, 3, 1;
L_0x2734d60 .part v0x272d8f0_0, 2, 1;
L_0x2734fb0 .part v0x272d8f0_0, 1, 1;
L_0x2735310 .part v0x272d8f0_0, 0, 1;
L_0x2734e00 .part v0x272d8f0_0, 3, 1;
L_0x2735950 .part v0x272d8f0_0, 2, 1;
L_0x2735bc0 .part v0x272d8f0_0, 1, 1;
L_0x2735e90 .part v0x272d8f0_0, 0, 1;
S_0x27314c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_0x26fba50;
 .timescale -12 -12;
E_0x26f6f60 .event anyedge, v0x2731ed0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2731ed0_0;
    %nor/r;
    %assign/vec4 v0x2731ed0_0, 0;
    %wait E_0x26f6f60;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x272d5a0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26f7170;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x272d8f0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 43 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x26fbbe0;
T_2 ;
Ewait_0 .event/or E_0x26f6f20, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x270a420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270a380_0, 0, 1;
    %jmp T_2.16;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270a380_0, 0, 1;
    %jmp T_2.16;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270a380_0, 0, 1;
    %jmp T_2.16;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270a380_0, 0, 1;
    %jmp T_2.16;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270a380_0, 0, 1;
    %jmp T_2.16;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270a380_0, 0, 1;
    %jmp T_2.16;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270a380_0, 0, 1;
    %jmp T_2.16;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270a380_0, 0, 1;
    %jmp T_2.16;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270a380_0, 0, 1;
    %jmp T_2.16;
T_2.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270a380_0, 0, 1;
    %jmp T_2.16;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270a380_0, 0, 1;
    %jmp T_2.16;
T_2.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270a380_0, 0, 1;
    %jmp T_2.16;
T_2.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270a380_0, 0, 1;
    %jmp T_2.16;
T_2.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270a380_0, 0, 1;
    %jmp T_2.16;
T_2.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270a380_0, 0, 1;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270a380_0, 0, 1;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x26fba50;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2731c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2731ed0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x26fba50;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x2731c50_0;
    %inv;
    %store/vec4 v0x2731c50_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x26fba50;
T_5 ;
    %vpi_call/w 3 75 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 76 "$dumpvars", 32'sb00000000000000000000000000000001, v0x272d810_0, v0x2732030_0, v0x27320f0_0, v0x2731d90_0, v0x2731cf0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x26fba50;
T_6 ;
    %load/vec4 v0x2731e30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x2731e30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2731e30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_6.1 ;
    %load/vec4 v0x2731e30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2731e30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2731e30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2731e30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x26fba50;
T_7 ;
    %wait E_0x26f7170;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2731e30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2731e30_0, 4, 32;
    %load/vec4 v0x2731f70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x2731e30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2731e30_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2731e30_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2731e30_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x2731d90_0;
    %load/vec4 v0x2731d90_0;
    %load/vec4 v0x2731cf0_0;
    %xor;
    %load/vec4 v0x2731d90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x2731e30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2731e30_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x2731e30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2731e30_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q1g/2012_q1g_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/2012_q1g/iter10/response0/top_module.sv";
