// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        dense_1_out_0_0_V_s,
        dense_1_out_0_1_V_s,
        dense_1_out_1_0_V_s,
        dense_1_out_1_1_V_s,
        dense_1_out_2_0_V_s,
        dense_1_out_2_1_V_s,
        dense_1_out_3_0_V_s,
        dense_1_out_3_1_V_s,
        dense_1_out_4_0_V_s,
        dense_1_out_4_1_V_s,
        dense_1_out_5_0_V_s,
        dense_1_out_5_1_V_s,
        dense_1_out_6_0_V_s,
        dense_1_out_6_1_V_s,
        dense_1_out_7_0_V_s,
        dense_1_out_7_1_V_s,
        dense_1_out_8_0_V_s,
        dense_1_out_8_1_V_s,
        dense_1_out_9_0_V_s,
        dense_1_out_9_1_V_s,
        dense_1_out_10_0_V_read,
        dense_1_out_10_1_V_read,
        dense_1_out_11_0_V_read,
        dense_1_out_11_1_V_read,
        dense_1_out_12_0_V_read,
        dense_1_out_12_1_V_read,
        dense_1_out_13_0_V_read,
        dense_1_out_13_1_V_read,
        dense_1_out_14_0_V_read,
        dense_1_out_14_1_V_read,
        dense_1_out_15_0_V_read,
        dense_1_out_15_1_V_read,
        dense_1_out_16_0_V_read,
        dense_1_out_16_1_V_read,
        dense_1_out_17_0_V_read,
        dense_1_out_17_1_V_read,
        dense_1_out_18_0_V_read,
        dense_1_out_18_1_V_read,
        dense_1_out_19_0_V_read,
        dense_1_out_19_1_V_read,
        dense_1_out_20_0_V_read,
        dense_1_out_20_1_V_read,
        dense_1_out_21_0_V_read,
        dense_1_out_21_1_V_read,
        dense_1_out_22_0_V_read,
        dense_1_out_22_1_V_read,
        dense_1_out_23_0_V_read,
        dense_1_out_23_1_V_read,
        dense_1_out_24_0_V_read,
        dense_1_out_24_1_V_read,
        dense_2_out_V_address0,
        dense_2_out_V_ce0,
        dense_2_out_V_we0,
        dense_2_out_V_d0
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state14 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [13:0] dense_1_out_0_0_V_s;
input  [13:0] dense_1_out_0_1_V_s;
input  [13:0] dense_1_out_1_0_V_s;
input  [13:0] dense_1_out_1_1_V_s;
input  [13:0] dense_1_out_2_0_V_s;
input  [13:0] dense_1_out_2_1_V_s;
input  [13:0] dense_1_out_3_0_V_s;
input  [13:0] dense_1_out_3_1_V_s;
input  [13:0] dense_1_out_4_0_V_s;
input  [13:0] dense_1_out_4_1_V_s;
input  [13:0] dense_1_out_5_0_V_s;
input  [13:0] dense_1_out_5_1_V_s;
input  [13:0] dense_1_out_6_0_V_s;
input  [13:0] dense_1_out_6_1_V_s;
input  [13:0] dense_1_out_7_0_V_s;
input  [13:0] dense_1_out_7_1_V_s;
input  [13:0] dense_1_out_8_0_V_s;
input  [13:0] dense_1_out_8_1_V_s;
input  [13:0] dense_1_out_9_0_V_s;
input  [13:0] dense_1_out_9_1_V_s;
input  [13:0] dense_1_out_10_0_V_read;
input  [13:0] dense_1_out_10_1_V_read;
input  [13:0] dense_1_out_11_0_V_read;
input  [13:0] dense_1_out_11_1_V_read;
input  [13:0] dense_1_out_12_0_V_read;
input  [13:0] dense_1_out_12_1_V_read;
input  [13:0] dense_1_out_13_0_V_read;
input  [13:0] dense_1_out_13_1_V_read;
input  [13:0] dense_1_out_14_0_V_read;
input  [13:0] dense_1_out_14_1_V_read;
input  [13:0] dense_1_out_15_0_V_read;
input  [13:0] dense_1_out_15_1_V_read;
input  [13:0] dense_1_out_16_0_V_read;
input  [13:0] dense_1_out_16_1_V_read;
input  [13:0] dense_1_out_17_0_V_read;
input  [13:0] dense_1_out_17_1_V_read;
input  [13:0] dense_1_out_18_0_V_read;
input  [13:0] dense_1_out_18_1_V_read;
input  [13:0] dense_1_out_19_0_V_read;
input  [13:0] dense_1_out_19_1_V_read;
input  [13:0] dense_1_out_20_0_V_read;
input  [13:0] dense_1_out_20_1_V_read;
input  [13:0] dense_1_out_21_0_V_read;
input  [13:0] dense_1_out_21_1_V_read;
input  [13:0] dense_1_out_22_0_V_read;
input  [13:0] dense_1_out_22_1_V_read;
input  [13:0] dense_1_out_23_0_V_read;
input  [13:0] dense_1_out_23_1_V_read;
input  [13:0] dense_1_out_24_0_V_read;
input  [13:0] dense_1_out_24_1_V_read;
output  [4:0] dense_2_out_V_address0;
output   dense_2_out_V_ce0;
output   dense_2_out_V_we0;
output  [12:0] dense_2_out_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg dense_2_out_V_ce0;
reg dense_2_out_V_we0;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [4:0] dense_2_weights_V_0_address0;
reg    dense_2_weights_V_0_ce0;
wire  signed [7:0] dense_2_weights_V_0_q0;
wire   [4:0] dense_2_weights_V_1_address0;
reg    dense_2_weights_V_1_ce0;
wire  signed [8:0] dense_2_weights_V_1_q0;
wire   [4:0] dense_2_weights_V_2_address0;
reg    dense_2_weights_V_2_ce0;
wire  signed [7:0] dense_2_weights_V_2_q0;
wire   [4:0] dense_2_weights_V_3_address0;
reg    dense_2_weights_V_3_ce0;
wire   [7:0] dense_2_weights_V_3_q0;
wire   [4:0] dense_2_weights_V_4_address0;
reg    dense_2_weights_V_4_ce0;
wire   [8:0] dense_2_weights_V_4_q0;
wire   [4:0] dense_2_weights_V_5_address0;
reg    dense_2_weights_V_5_ce0;
wire  signed [8:0] dense_2_weights_V_5_q0;
wire   [4:0] dense_2_weights_V_6_address0;
reg    dense_2_weights_V_6_ce0;
wire  signed [8:0] dense_2_weights_V_6_q0;
wire   [4:0] dense_2_weights_V_7_address0;
reg    dense_2_weights_V_7_ce0;
wire  signed [8:0] dense_2_weights_V_7_q0;
wire   [4:0] dense_2_weights_V_8_address0;
reg    dense_2_weights_V_8_ce0;
wire   [8:0] dense_2_weights_V_8_q0;
wire   [4:0] dense_2_weights_V_9_address0;
reg    dense_2_weights_V_9_ce0;
wire   [8:0] dense_2_weights_V_9_q0;
wire   [4:0] dense_2_weights_V_10_address0;
reg    dense_2_weights_V_10_ce0;
wire  signed [7:0] dense_2_weights_V_10_q0;
wire   [4:0] dense_2_weights_V_11_address0;
reg    dense_2_weights_V_11_ce0;
wire  signed [8:0] dense_2_weights_V_11_q0;
wire   [4:0] dense_2_weights_V_12_address0;
reg    dense_2_weights_V_12_ce0;
wire  signed [7:0] dense_2_weights_V_12_q0;
wire   [4:0] dense_2_weights_V_13_address0;
reg    dense_2_weights_V_13_ce0;
wire   [7:0] dense_2_weights_V_13_q0;
wire   [4:0] dense_2_weights_V_14_address0;
reg    dense_2_weights_V_14_ce0;
wire   [8:0] dense_2_weights_V_14_q0;
wire   [4:0] dense_2_weights_V_15_address0;
reg    dense_2_weights_V_15_ce0;
wire  signed [7:0] dense_2_weights_V_15_q0;
wire   [4:0] dense_2_weights_V_16_address0;
reg    dense_2_weights_V_16_ce0;
wire  signed [8:0] dense_2_weights_V_16_q0;
wire   [4:0] dense_2_weights_V_17_address0;
reg    dense_2_weights_V_17_ce0;
wire  signed [7:0] dense_2_weights_V_17_q0;
wire   [4:0] dense_2_weights_V_18_address0;
reg    dense_2_weights_V_18_ce0;
wire   [8:0] dense_2_weights_V_18_q0;
wire   [4:0] dense_2_weights_V_19_address0;
reg    dense_2_weights_V_19_ce0;
wire   [8:0] dense_2_weights_V_19_q0;
wire   [4:0] dense_2_weights_V_20_address0;
reg    dense_2_weights_V_20_ce0;
wire  signed [8:0] dense_2_weights_V_20_q0;
wire   [4:0] dense_2_weights_V_21_address0;
reg    dense_2_weights_V_21_ce0;
wire  signed [8:0] dense_2_weights_V_21_q0;
wire   [4:0] dense_2_weights_V_22_address0;
reg    dense_2_weights_V_22_ce0;
wire  signed [7:0] dense_2_weights_V_22_q0;
wire   [4:0] dense_2_weights_V_23_address0;
reg    dense_2_weights_V_23_ce0;
wire   [7:0] dense_2_weights_V_23_q0;
wire   [4:0] dense_2_weights_V_24_address0;
reg    dense_2_weights_V_24_ce0;
wire   [8:0] dense_2_weights_V_24_q0;
wire   [4:0] dense_2_weights_V_25_address0;
reg    dense_2_weights_V_25_ce0;
wire  signed [8:0] dense_2_weights_V_25_q0;
wire   [4:0] dense_2_weights_V_26_address0;
reg    dense_2_weights_V_26_ce0;
wire  signed [8:0] dense_2_weights_V_26_q0;
wire   [4:0] dense_2_weights_V_27_address0;
reg    dense_2_weights_V_27_ce0;
wire  signed [8:0] dense_2_weights_V_27_q0;
wire   [4:0] dense_2_weights_V_28_address0;
reg    dense_2_weights_V_28_ce0;
wire   [8:0] dense_2_weights_V_28_q0;
wire   [4:0] dense_2_weights_V_29_address0;
reg    dense_2_weights_V_29_ce0;
wire   [7:0] dense_2_weights_V_29_q0;
wire   [4:0] dense_2_weights_V_30_address0;
reg    dense_2_weights_V_30_ce0;
wire  signed [7:0] dense_2_weights_V_30_q0;
wire   [4:0] dense_2_weights_V_31_address0;
reg    dense_2_weights_V_31_ce0;
wire  signed [7:0] dense_2_weights_V_31_q0;
wire   [4:0] dense_2_weights_V_32_address0;
reg    dense_2_weights_V_32_ce0;
wire  signed [8:0] dense_2_weights_V_32_q0;
wire   [4:0] dense_2_weights_V_33_address0;
reg    dense_2_weights_V_33_ce0;
wire   [8:0] dense_2_weights_V_33_q0;
wire   [4:0] dense_2_weights_V_34_address0;
reg    dense_2_weights_V_34_ce0;
wire   [8:0] dense_2_weights_V_34_q0;
wire   [4:0] dense_2_weights_V_35_address0;
reg    dense_2_weights_V_35_ce0;
wire  signed [8:0] dense_2_weights_V_35_q0;
wire   [4:0] dense_2_weights_V_36_address0;
reg    dense_2_weights_V_36_ce0;
wire  signed [8:0] dense_2_weights_V_36_q0;
wire   [4:0] dense_2_weights_V_37_address0;
reg    dense_2_weights_V_37_ce0;
wire  signed [7:0] dense_2_weights_V_37_q0;
wire   [4:0] dense_2_weights_V_38_address0;
reg    dense_2_weights_V_38_ce0;
wire   [8:0] dense_2_weights_V_38_q0;
wire   [4:0] dense_2_weights_V_39_address0;
reg    dense_2_weights_V_39_ce0;
wire   [7:0] dense_2_weights_V_39_q0;
wire   [4:0] dense_2_weights_V_40_address0;
reg    dense_2_weights_V_40_ce0;
wire  signed [8:0] dense_2_weights_V_40_q0;
wire   [4:0] dense_2_weights_V_41_address0;
reg    dense_2_weights_V_41_ce0;
wire  signed [8:0] dense_2_weights_V_41_q0;
wire   [4:0] dense_2_weights_V_42_address0;
reg    dense_2_weights_V_42_ce0;
wire  signed [8:0] dense_2_weights_V_42_q0;
wire   [4:0] dense_2_weights_V_43_address0;
reg    dense_2_weights_V_43_ce0;
wire   [8:0] dense_2_weights_V_43_q0;
wire   [4:0] dense_2_weights_V_44_address0;
reg    dense_2_weights_V_44_ce0;
wire   [8:0] dense_2_weights_V_44_q0;
wire   [4:0] dense_2_weights_V_45_address0;
reg    dense_2_weights_V_45_ce0;
wire  signed [8:0] dense_2_weights_V_45_q0;
wire   [4:0] dense_2_weights_V_46_address0;
reg    dense_2_weights_V_46_ce0;
wire  signed [8:0] dense_2_weights_V_46_q0;
wire   [4:0] dense_2_weights_V_47_address0;
reg    dense_2_weights_V_47_ce0;
wire  signed [8:0] dense_2_weights_V_47_q0;
wire   [4:0] dense_2_weights_V_48_address0;
reg    dense_2_weights_V_48_ce0;
wire  signed [8:0] dense_2_weights_V_48_q0;
wire   [4:0] dense_2_weights_V_49_address0;
reg    dense_2_weights_V_49_ce0;
wire  signed [7:0] dense_2_weights_V_49_q0;
wire   [4:0] dense_2_bias_V_address0;
reg    dense_2_bias_V_ce0;
wire   [8:0] dense_2_bias_V_q0;
reg   [4:0] i_0_reg_1232;
wire  signed [21:0] sext_ln708_fu_1243_p1;
reg  signed [21:0] sext_ln708_reg_2923;
wire  signed [21:0] sext_ln1192_fu_1247_p1;
reg  signed [21:0] sext_ln1192_reg_2928;
wire  signed [21:0] sext_ln1192_1_fu_1251_p1;
reg  signed [21:0] sext_ln1192_1_reg_2933;
wire  signed [21:0] sext_ln1192_2_fu_1255_p1;
reg  signed [21:0] sext_ln1192_2_reg_2938;
wire  signed [21:0] sext_ln1192_3_fu_1259_p1;
reg  signed [21:0] sext_ln1192_3_reg_2943;
wire  signed [21:0] sext_ln1192_4_fu_1263_p1;
reg  signed [21:0] sext_ln1192_4_reg_2948;
wire  signed [21:0] sext_ln1192_5_fu_1267_p1;
reg  signed [21:0] sext_ln1192_5_reg_2953;
wire  signed [21:0] sext_ln1192_6_fu_1271_p1;
reg  signed [21:0] sext_ln1192_6_reg_2958;
wire  signed [21:0] sext_ln1192_7_fu_1275_p1;
reg  signed [21:0] sext_ln1192_7_reg_2963;
wire  signed [21:0] sext_ln1192_8_fu_1279_p1;
reg  signed [21:0] sext_ln1192_8_reg_2968;
wire  signed [21:0] sext_ln1192_9_fu_1283_p1;
reg  signed [21:0] sext_ln1192_9_reg_2973;
wire  signed [21:0] sext_ln1192_10_fu_1287_p1;
reg  signed [21:0] sext_ln1192_10_reg_2978;
wire  signed [21:0] sext_ln1192_11_fu_1291_p1;
reg  signed [21:0] sext_ln1192_11_reg_2983;
wire  signed [21:0] sext_ln1192_12_fu_1295_p1;
reg  signed [21:0] sext_ln1192_12_reg_2988;
wire  signed [21:0] sext_ln1192_13_fu_1299_p1;
reg  signed [21:0] sext_ln1192_13_reg_2993;
wire  signed [21:0] sext_ln1192_14_fu_1303_p1;
reg  signed [21:0] sext_ln1192_14_reg_2998;
wire  signed [21:0] sext_ln1192_15_fu_1307_p1;
reg  signed [21:0] sext_ln1192_15_reg_3003;
wire  signed [21:0] sext_ln1192_16_fu_1311_p1;
reg  signed [21:0] sext_ln1192_16_reg_3008;
wire  signed [21:0] sext_ln1192_17_fu_1315_p1;
reg  signed [21:0] sext_ln1192_17_reg_3013;
wire  signed [21:0] sext_ln1192_18_fu_1319_p1;
reg  signed [21:0] sext_ln1192_18_reg_3018;
wire  signed [21:0] sext_ln1192_19_fu_1323_p1;
reg  signed [21:0] sext_ln1192_19_reg_3023;
wire  signed [21:0] sext_ln1192_20_fu_1327_p1;
reg  signed [21:0] sext_ln1192_20_reg_3028;
wire  signed [21:0] sext_ln1192_21_fu_1331_p1;
reg  signed [21:0] sext_ln1192_21_reg_3033;
wire  signed [21:0] sext_ln1192_22_fu_1335_p1;
reg  signed [21:0] sext_ln1192_22_reg_3038;
wire  signed [21:0] sext_ln1192_23_fu_1339_p1;
reg  signed [21:0] sext_ln1192_23_reg_3043;
wire  signed [21:0] sext_ln1192_24_fu_1343_p1;
reg  signed [21:0] sext_ln1192_24_reg_3048;
wire  signed [21:0] sext_ln1192_25_fu_1347_p1;
reg  signed [21:0] sext_ln1192_25_reg_3053;
wire  signed [21:0] sext_ln1192_26_fu_1351_p1;
reg  signed [21:0] sext_ln1192_26_reg_3058;
wire  signed [21:0] sext_ln1192_27_fu_1355_p1;
reg  signed [21:0] sext_ln1192_27_reg_3063;
wire  signed [21:0] sext_ln1192_28_fu_1359_p1;
reg  signed [21:0] sext_ln1192_28_reg_3068;
wire  signed [21:0] sext_ln1192_29_fu_1363_p1;
reg  signed [21:0] sext_ln1192_29_reg_3073;
wire  signed [21:0] sext_ln1192_30_fu_1367_p1;
reg  signed [21:0] sext_ln1192_30_reg_3078;
wire  signed [21:0] sext_ln1192_31_fu_1371_p1;
reg  signed [21:0] sext_ln1192_31_reg_3083;
wire  signed [21:0] sext_ln1192_32_fu_1375_p1;
reg  signed [21:0] sext_ln1192_32_reg_3088;
wire  signed [21:0] sext_ln1192_33_fu_1379_p1;
reg  signed [21:0] sext_ln1192_33_reg_3093;
wire  signed [21:0] sext_ln1192_34_fu_1383_p1;
reg  signed [21:0] sext_ln1192_34_reg_3098;
wire  signed [21:0] sext_ln1192_35_fu_1387_p1;
reg  signed [21:0] sext_ln1192_35_reg_3103;
wire  signed [21:0] sext_ln1192_36_fu_1391_p1;
reg  signed [21:0] sext_ln1192_36_reg_3108;
wire  signed [21:0] sext_ln1192_37_fu_1395_p1;
reg  signed [21:0] sext_ln1192_37_reg_3113;
wire  signed [21:0] sext_ln1192_38_fu_1399_p1;
reg  signed [21:0] sext_ln1192_38_reg_3118;
wire  signed [21:0] sext_ln1192_39_fu_1403_p1;
reg  signed [21:0] sext_ln1192_39_reg_3123;
wire  signed [21:0] sext_ln1192_40_fu_1407_p1;
reg  signed [21:0] sext_ln1192_40_reg_3128;
wire  signed [21:0] sext_ln1192_41_fu_1411_p1;
reg  signed [21:0] sext_ln1192_41_reg_3133;
wire  signed [21:0] sext_ln1192_42_fu_1415_p1;
reg  signed [21:0] sext_ln1192_42_reg_3138;
wire  signed [21:0] sext_ln1192_43_fu_1419_p1;
reg  signed [21:0] sext_ln1192_43_reg_3143;
wire  signed [21:0] sext_ln1192_44_fu_1423_p1;
reg  signed [21:0] sext_ln1192_44_reg_3148;
wire  signed [21:0] sext_ln1192_45_fu_1427_p1;
reg  signed [21:0] sext_ln1192_45_reg_3153;
wire  signed [21:0] sext_ln1192_46_fu_1431_p1;
reg  signed [21:0] sext_ln1192_46_reg_3158;
wire  signed [21:0] sext_ln1192_47_fu_1435_p1;
reg  signed [21:0] sext_ln1192_47_reg_3163;
wire  signed [21:0] sext_ln1192_48_fu_1439_p1;
reg  signed [21:0] sext_ln1192_48_reg_3168;
wire   [0:0] icmp_ln9_fu_1443_p2;
reg   [0:0] icmp_ln9_reg_3173;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
wire    ap_block_state13_pp0_stage0_iter11;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln9_reg_3173_pp0_iter1_reg;
reg   [0:0] icmp_ln9_reg_3173_pp0_iter2_reg;
reg   [0:0] icmp_ln9_reg_3173_pp0_iter3_reg;
reg   [0:0] icmp_ln9_reg_3173_pp0_iter4_reg;
reg   [0:0] icmp_ln9_reg_3173_pp0_iter5_reg;
reg   [0:0] icmp_ln9_reg_3173_pp0_iter6_reg;
reg   [0:0] icmp_ln9_reg_3173_pp0_iter7_reg;
reg   [0:0] icmp_ln9_reg_3173_pp0_iter8_reg;
reg   [0:0] icmp_ln9_reg_3173_pp0_iter9_reg;
reg   [0:0] icmp_ln9_reg_3173_pp0_iter10_reg;
wire   [4:0] i_fu_1449_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [63:0] zext_ln14_fu_1455_p1;
reg   [63:0] zext_ln14_reg_3182;
reg   [63:0] zext_ln14_reg_3182_pp0_iter1_reg;
reg   [63:0] zext_ln14_reg_3182_pp0_iter2_reg;
reg   [63:0] zext_ln14_reg_3182_pp0_iter3_reg;
reg   [63:0] zext_ln14_reg_3182_pp0_iter4_reg;
reg   [63:0] zext_ln14_reg_3182_pp0_iter5_reg;
reg   [63:0] zext_ln14_reg_3182_pp0_iter6_reg;
reg   [63:0] zext_ln14_reg_3182_pp0_iter7_reg;
reg   [63:0] zext_ln14_reg_3182_pp0_iter8_reg;
reg   [63:0] zext_ln14_reg_3182_pp0_iter9_reg;
reg   [63:0] zext_ln14_reg_3182_pp0_iter10_reg;
reg  signed [7:0] dense_2_weights_V_3_1_reg_3258;
reg   [13:0] tmp_3_reg_3263;
reg  signed [8:0] dense_2_weights_V_4_1_reg_3268;
reg  signed [8:0] dense_2_weights_V_8_1_reg_3298;
reg   [13:0] tmp_8_reg_3303;
reg  signed [8:0] dense_2_weights_V_9_1_reg_3308;
reg  signed [7:0] dense_2_weights_V_13_2_reg_3338;
reg   [13:0] tmp_13_reg_3343;
reg  signed [8:0] dense_2_weights_V_14_2_reg_3348;
reg  signed [8:0] dense_2_weights_V_18_2_reg_3378;
reg   [13:0] tmp_18_reg_3383;
reg  signed [8:0] dense_2_weights_V_19_2_reg_3388;
reg  signed [7:0] dense_2_weights_V_23_2_reg_3418;
reg   [13:0] tmp_23_reg_3423;
reg  signed [8:0] dense_2_weights_V_24_2_reg_3428;
reg  signed [8:0] dense_2_weights_V_28_2_reg_3458;
reg   [13:0] tmp_28_reg_3463;
reg  signed [7:0] dense_2_weights_V_29_2_reg_3468;
reg  signed [8:0] dense_2_weights_V_33_2_reg_3498;
reg   [13:0] tmp_33_reg_3503;
reg  signed [8:0] dense_2_weights_V_34_2_reg_3508;
reg  signed [8:0] dense_2_weights_V_38_2_reg_3538;
reg   [13:0] tmp_38_reg_3543;
reg  signed [7:0] dense_2_weights_V_39_2_reg_3548;
reg  signed [8:0] dense_2_weights_V_43_2_reg_3578;
reg   [13:0] tmp_43_reg_3583;
reg  signed [8:0] dense_2_weights_V_44_2_reg_3588;
reg   [13:0] tmp_48_reg_3613;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
wire    ap_block_pp0_stage0;
wire  signed [21:0] mul_ln708_fu_2524_p2;
wire   [13:0] tmp_s_fu_1472_p4;
wire  signed [21:0] grp_fu_2530_p3;
wire   [13:0] tmp_2_fu_1493_p4;
wire  signed [21:0] grp_fu_2538_p3;
wire  signed [21:0] grp_fu_2546_p3;
wire   [13:0] tmp_4_fu_1532_p4;
wire  signed [21:0] grp_fu_2554_p3;
wire   [13:0] tmp_5_fu_1553_p4;
wire  signed [21:0] grp_fu_2562_p3;
wire   [13:0] tmp_6_fu_1574_p4;
wire  signed [21:0] grp_fu_2570_p3;
wire   [13:0] tmp_7_fu_1595_p4;
wire  signed [21:0] grp_fu_2578_p3;
wire  signed [21:0] grp_fu_2586_p3;
wire   [13:0] tmp_9_fu_1634_p4;
wire  signed [21:0] grp_fu_2594_p3;
wire   [13:0] tmp_10_fu_1655_p4;
wire  signed [21:0] grp_fu_2602_p3;
wire   [13:0] tmp_11_fu_1676_p4;
wire  signed [21:0] grp_fu_2610_p3;
wire   [13:0] tmp_12_fu_1697_p4;
wire  signed [21:0] grp_fu_2618_p3;
wire  signed [21:0] grp_fu_2626_p3;
wire   [13:0] tmp_14_fu_1736_p4;
wire  signed [21:0] grp_fu_2634_p3;
wire   [13:0] tmp_15_fu_1757_p4;
wire  signed [21:0] grp_fu_2642_p3;
wire   [13:0] tmp_16_fu_1778_p4;
wire  signed [21:0] grp_fu_2650_p3;
wire   [13:0] tmp_17_fu_1799_p4;
wire  signed [21:0] grp_fu_2658_p3;
wire  signed [21:0] grp_fu_2666_p3;
wire   [13:0] tmp_19_fu_1838_p4;
wire  signed [21:0] grp_fu_2674_p3;
wire   [13:0] tmp_20_fu_1859_p4;
wire  signed [21:0] grp_fu_2682_p3;
wire   [13:0] tmp_21_fu_1880_p4;
wire  signed [21:0] grp_fu_2690_p3;
wire   [13:0] tmp_22_fu_1901_p4;
wire  signed [21:0] grp_fu_2698_p3;
wire  signed [21:0] grp_fu_2706_p3;
wire   [13:0] tmp_24_fu_1940_p4;
wire  signed [21:0] grp_fu_2714_p3;
wire   [13:0] tmp_25_fu_1961_p4;
wire  signed [21:0] grp_fu_2722_p3;
wire   [13:0] tmp_26_fu_1982_p4;
wire  signed [21:0] grp_fu_2730_p3;
wire   [13:0] tmp_27_fu_2003_p4;
wire  signed [21:0] grp_fu_2738_p3;
wire  signed [21:0] grp_fu_2746_p3;
wire   [13:0] tmp_29_fu_2042_p4;
wire  signed [21:0] grp_fu_2754_p3;
wire   [13:0] tmp_30_fu_2063_p4;
wire  signed [21:0] grp_fu_2762_p3;
wire   [13:0] tmp_31_fu_2084_p4;
wire  signed [21:0] grp_fu_2770_p3;
wire   [13:0] tmp_32_fu_2105_p4;
wire  signed [21:0] grp_fu_2778_p3;
wire  signed [21:0] grp_fu_2786_p3;
wire   [13:0] tmp_34_fu_2144_p4;
wire  signed [21:0] grp_fu_2794_p3;
wire   [13:0] tmp_35_fu_2165_p4;
wire  signed [21:0] grp_fu_2802_p3;
wire   [13:0] tmp_36_fu_2186_p4;
wire  signed [21:0] grp_fu_2810_p3;
wire   [13:0] tmp_37_fu_2207_p4;
wire  signed [21:0] grp_fu_2818_p3;
wire  signed [21:0] grp_fu_2826_p3;
wire   [13:0] tmp_39_fu_2246_p4;
wire  signed [21:0] grp_fu_2834_p3;
wire   [13:0] tmp_40_fu_2267_p4;
wire  signed [21:0] grp_fu_2842_p3;
wire   [13:0] tmp_41_fu_2288_p4;
wire  signed [21:0] grp_fu_2850_p3;
wire   [13:0] tmp_42_fu_2309_p4;
wire  signed [21:0] grp_fu_2858_p3;
wire  signed [21:0] grp_fu_2866_p3;
wire   [13:0] tmp_44_fu_2348_p4;
wire  signed [21:0] grp_fu_2874_p3;
wire   [13:0] tmp_45_fu_2369_p4;
wire  signed [21:0] grp_fu_2882_p3;
wire   [13:0] tmp_46_fu_2390_p4;
wire  signed [21:0] grp_fu_2890_p3;
wire   [13:0] tmp_47_fu_2411_p4;
wire  signed [21:0] grp_fu_2898_p3;
wire  signed [21:0] grp_fu_2906_p3;
wire   [13:0] tmp_49_fu_2452_p4;
wire  signed [21:0] grp_fu_2914_p3;
wire  signed [8:0] sext_ln1265_fu_2478_p0;
wire  signed [8:0] sext_ln703_fu_2491_p0;
wire  signed [13:0] sext_ln1265_fu_2478_p1;
wire   [13:0] trunc_ln708_s_fu_2469_p4;
wire   [12:0] trunc_ln_fu_2482_p4;
wire  signed [12:0] sext_ln703_fu_2491_p1;
wire   [13:0] add_ln703_fu_2495_p2;
wire   [0:0] tmp_50_fu_2507_p3;
wire   [12:0] add_ln203_fu_2501_p2;
wire  signed [13:0] mul_ln708_fu_2524_p0;
wire  signed [13:0] grp_fu_2530_p0;
wire   [21:0] grp_fu_2530_p2;
wire  signed [13:0] grp_fu_2538_p0;
wire   [21:0] grp_fu_2538_p2;
wire  signed [13:0] grp_fu_2546_p0;
wire   [21:0] grp_fu_2546_p2;
wire  signed [13:0] grp_fu_2554_p0;
wire   [21:0] grp_fu_2554_p2;
wire  signed [13:0] grp_fu_2562_p0;
wire   [21:0] grp_fu_2562_p2;
wire  signed [13:0] grp_fu_2570_p0;
wire   [21:0] grp_fu_2570_p2;
wire  signed [13:0] grp_fu_2578_p0;
wire   [21:0] grp_fu_2578_p2;
wire  signed [13:0] grp_fu_2586_p0;
wire   [21:0] grp_fu_2586_p2;
wire  signed [13:0] grp_fu_2594_p0;
wire   [21:0] grp_fu_2594_p2;
wire  signed [13:0] grp_fu_2602_p0;
wire   [21:0] grp_fu_2602_p2;
wire  signed [13:0] grp_fu_2610_p0;
wire   [21:0] grp_fu_2610_p2;
wire  signed [13:0] grp_fu_2618_p0;
wire   [21:0] grp_fu_2618_p2;
wire  signed [13:0] grp_fu_2626_p0;
wire   [21:0] grp_fu_2626_p2;
wire  signed [13:0] grp_fu_2634_p0;
wire   [21:0] grp_fu_2634_p2;
wire  signed [13:0] grp_fu_2642_p0;
wire   [21:0] grp_fu_2642_p2;
wire  signed [13:0] grp_fu_2650_p0;
wire   [21:0] grp_fu_2650_p2;
wire  signed [13:0] grp_fu_2658_p0;
wire   [21:0] grp_fu_2658_p2;
wire  signed [13:0] grp_fu_2666_p0;
wire   [21:0] grp_fu_2666_p2;
wire  signed [13:0] grp_fu_2674_p0;
wire   [21:0] grp_fu_2674_p2;
wire  signed [13:0] grp_fu_2682_p0;
wire   [21:0] grp_fu_2682_p2;
wire  signed [13:0] grp_fu_2690_p0;
wire   [21:0] grp_fu_2690_p2;
wire  signed [13:0] grp_fu_2698_p0;
wire   [21:0] grp_fu_2698_p2;
wire  signed [13:0] grp_fu_2706_p0;
wire   [21:0] grp_fu_2706_p2;
wire  signed [13:0] grp_fu_2714_p0;
wire   [21:0] grp_fu_2714_p2;
wire  signed [13:0] grp_fu_2722_p0;
wire   [21:0] grp_fu_2722_p2;
wire  signed [13:0] grp_fu_2730_p0;
wire   [21:0] grp_fu_2730_p2;
wire  signed [13:0] grp_fu_2738_p0;
wire   [21:0] grp_fu_2738_p2;
wire  signed [13:0] grp_fu_2746_p0;
wire   [21:0] grp_fu_2746_p2;
wire  signed [13:0] grp_fu_2754_p0;
wire   [21:0] grp_fu_2754_p2;
wire  signed [13:0] grp_fu_2762_p0;
wire   [21:0] grp_fu_2762_p2;
wire  signed [13:0] grp_fu_2770_p0;
wire   [21:0] grp_fu_2770_p2;
wire  signed [13:0] grp_fu_2778_p0;
wire   [21:0] grp_fu_2778_p2;
wire  signed [13:0] grp_fu_2786_p0;
wire   [21:0] grp_fu_2786_p2;
wire  signed [13:0] grp_fu_2794_p0;
wire   [21:0] grp_fu_2794_p2;
wire  signed [13:0] grp_fu_2802_p0;
wire   [21:0] grp_fu_2802_p2;
wire  signed [13:0] grp_fu_2810_p0;
wire   [21:0] grp_fu_2810_p2;
wire  signed [13:0] grp_fu_2818_p0;
wire   [21:0] grp_fu_2818_p2;
wire  signed [13:0] grp_fu_2826_p0;
wire   [21:0] grp_fu_2826_p2;
wire  signed [13:0] grp_fu_2834_p0;
wire   [21:0] grp_fu_2834_p2;
wire  signed [13:0] grp_fu_2842_p0;
wire   [21:0] grp_fu_2842_p2;
wire  signed [13:0] grp_fu_2850_p0;
wire   [21:0] grp_fu_2850_p2;
wire  signed [13:0] grp_fu_2858_p0;
wire   [21:0] grp_fu_2858_p2;
wire  signed [13:0] grp_fu_2866_p0;
wire   [21:0] grp_fu_2866_p2;
wire  signed [13:0] grp_fu_2874_p0;
wire   [21:0] grp_fu_2874_p2;
wire  signed [13:0] grp_fu_2882_p0;
wire   [21:0] grp_fu_2882_p2;
wire  signed [13:0] grp_fu_2890_p0;
wire   [21:0] grp_fu_2890_p2;
wire  signed [13:0] grp_fu_2898_p0;
wire   [21:0] grp_fu_2898_p2;
wire  signed [13:0] grp_fu_2906_p0;
wire   [21:0] grp_fu_2906_p2;
wire  signed [13:0] grp_fu_2914_p0;
wire   [21:0] grp_fu_2914_p2;
wire    ap_CS_fsm_state14;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
end

dense_2_dense_2_wlbW #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_0_address0),
    .ce0(dense_2_weights_V_0_ce0),
    .q0(dense_2_weights_V_0_q0)
);

dense_2_dense_2_wmb6 #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_1_address0),
    .ce0(dense_2_weights_V_1_ce0),
    .q0(dense_2_weights_V_1_q0)
);

dense_2_dense_2_wncg #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_2_address0),
    .ce0(dense_2_weights_V_2_ce0),
    .q0(dense_2_weights_V_2_q0)
);

dense_2_dense_2_wocq #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_3_address0),
    .ce0(dense_2_weights_V_3_ce0),
    .q0(dense_2_weights_V_3_q0)
);

dense_2_dense_2_wpcA #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_4_address0),
    .ce0(dense_2_weights_V_4_ce0),
    .q0(dense_2_weights_V_4_q0)
);

dense_2_dense_2_wqcK #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_5_address0),
    .ce0(dense_2_weights_V_5_ce0),
    .q0(dense_2_weights_V_5_q0)
);

dense_2_dense_2_wrcU #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_6_address0),
    .ce0(dense_2_weights_V_6_ce0),
    .q0(dense_2_weights_V_6_q0)
);

dense_2_dense_2_wsc4 #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_7_address0),
    .ce0(dense_2_weights_V_7_ce0),
    .q0(dense_2_weights_V_7_q0)
);

dense_2_dense_2_wtde #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_8_address0),
    .ce0(dense_2_weights_V_8_ce0),
    .q0(dense_2_weights_V_8_q0)
);

dense_2_dense_2_wudo #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_9_address0),
    .ce0(dense_2_weights_V_9_ce0),
    .q0(dense_2_weights_V_9_q0)
);

dense_2_dense_2_wvdy #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_10_address0),
    .ce0(dense_2_weights_V_10_ce0),
    .q0(dense_2_weights_V_10_q0)
);

dense_2_dense_2_wwdI #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_11_address0),
    .ce0(dense_2_weights_V_11_ce0),
    .q0(dense_2_weights_V_11_q0)
);

dense_2_dense_2_wxdS #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_12_address0),
    .ce0(dense_2_weights_V_12_ce0),
    .q0(dense_2_weights_V_12_q0)
);

dense_2_dense_2_wyd2 #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_13_address0),
    .ce0(dense_2_weights_V_13_ce0),
    .q0(dense_2_weights_V_13_q0)
);

dense_2_dense_2_wzec #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_14_address0),
    .ce0(dense_2_weights_V_14_ce0),
    .q0(dense_2_weights_V_14_q0)
);

dense_2_dense_2_wAem #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_15_address0),
    .ce0(dense_2_weights_V_15_ce0),
    .q0(dense_2_weights_V_15_q0)
);

dense_2_dense_2_wBew #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_16_address0),
    .ce0(dense_2_weights_V_16_ce0),
    .q0(dense_2_weights_V_16_q0)
);

dense_2_dense_2_wCeG #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_17_address0),
    .ce0(dense_2_weights_V_17_ce0),
    .q0(dense_2_weights_V_17_q0)
);

dense_2_dense_2_wDeQ #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_18_address0),
    .ce0(dense_2_weights_V_18_ce0),
    .q0(dense_2_weights_V_18_q0)
);

dense_2_dense_2_wEe0 #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_19_address0),
    .ce0(dense_2_weights_V_19_ce0),
    .q0(dense_2_weights_V_19_q0)
);

dense_2_dense_2_wFfa #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_20_address0),
    .ce0(dense_2_weights_V_20_ce0),
    .q0(dense_2_weights_V_20_q0)
);

dense_2_dense_2_wGfk #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_21_address0),
    .ce0(dense_2_weights_V_21_ce0),
    .q0(dense_2_weights_V_21_q0)
);

dense_2_dense_2_wHfu #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_22_address0),
    .ce0(dense_2_weights_V_22_ce0),
    .q0(dense_2_weights_V_22_q0)
);

dense_2_dense_2_wIfE #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_23_address0),
    .ce0(dense_2_weights_V_23_ce0),
    .q0(dense_2_weights_V_23_q0)
);

dense_2_dense_2_wJfO #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_24_address0),
    .ce0(dense_2_weights_V_24_ce0),
    .q0(dense_2_weights_V_24_q0)
);

dense_2_dense_2_wKfY #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_25_address0),
    .ce0(dense_2_weights_V_25_ce0),
    .q0(dense_2_weights_V_25_q0)
);

dense_2_dense_2_wLf8 #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_26_address0),
    .ce0(dense_2_weights_V_26_ce0),
    .q0(dense_2_weights_V_26_q0)
);

dense_2_dense_2_wMgi #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_27_address0),
    .ce0(dense_2_weights_V_27_ce0),
    .q0(dense_2_weights_V_27_q0)
);

dense_2_dense_2_wNgs #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_28_address0),
    .ce0(dense_2_weights_V_28_ce0),
    .q0(dense_2_weights_V_28_q0)
);

dense_2_dense_2_wOgC #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_29_address0),
    .ce0(dense_2_weights_V_29_ce0),
    .q0(dense_2_weights_V_29_q0)
);

dense_2_dense_2_wPgM #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_30_address0),
    .ce0(dense_2_weights_V_30_ce0),
    .q0(dense_2_weights_V_30_q0)
);

dense_2_dense_2_wQgW #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_31_address0),
    .ce0(dense_2_weights_V_31_ce0),
    .q0(dense_2_weights_V_31_q0)
);

dense_2_dense_2_wRg6 #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_32_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_32_address0),
    .ce0(dense_2_weights_V_32_ce0),
    .q0(dense_2_weights_V_32_q0)
);

dense_2_dense_2_wShg #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_33_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_33_address0),
    .ce0(dense_2_weights_V_33_ce0),
    .q0(dense_2_weights_V_33_q0)
);

dense_2_dense_2_wThq #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_34_address0),
    .ce0(dense_2_weights_V_34_ce0),
    .q0(dense_2_weights_V_34_q0)
);

dense_2_dense_2_wUhA #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_35_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_35_address0),
    .ce0(dense_2_weights_V_35_ce0),
    .q0(dense_2_weights_V_35_q0)
);

dense_2_dense_2_wVhK #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_36_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_36_address0),
    .ce0(dense_2_weights_V_36_ce0),
    .q0(dense_2_weights_V_36_q0)
);

dense_2_dense_2_wWhU #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_37_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_37_address0),
    .ce0(dense_2_weights_V_37_ce0),
    .q0(dense_2_weights_V_37_q0)
);

dense_2_dense_2_wXh4 #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_38_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_38_address0),
    .ce0(dense_2_weights_V_38_ce0),
    .q0(dense_2_weights_V_38_q0)
);

dense_2_dense_2_wYie #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_39_address0),
    .ce0(dense_2_weights_V_39_ce0),
    .q0(dense_2_weights_V_39_q0)
);

dense_2_dense_2_wZio #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_40_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_40_address0),
    .ce0(dense_2_weights_V_40_ce0),
    .q0(dense_2_weights_V_40_q0)
);

dense_2_dense_2_w0iy #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_41_address0),
    .ce0(dense_2_weights_V_41_ce0),
    .q0(dense_2_weights_V_41_q0)
);

dense_2_dense_2_w1iI #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_42_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_42_address0),
    .ce0(dense_2_weights_V_42_ce0),
    .q0(dense_2_weights_V_42_q0)
);

dense_2_dense_2_w2iS #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_43_address0),
    .ce0(dense_2_weights_V_43_ce0),
    .q0(dense_2_weights_V_43_q0)
);

dense_2_dense_2_w3i2 #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_44_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_44_address0),
    .ce0(dense_2_weights_V_44_ce0),
    .q0(dense_2_weights_V_44_q0)
);

dense_2_dense_2_w4jc #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_45_address0),
    .ce0(dense_2_weights_V_45_ce0),
    .q0(dense_2_weights_V_45_q0)
);

dense_2_dense_2_w5jm #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_46_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_46_address0),
    .ce0(dense_2_weights_V_46_ce0),
    .q0(dense_2_weights_V_46_q0)
);

dense_2_dense_2_w6jw #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_47_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_47_address0),
    .ce0(dense_2_weights_V_47_ce0),
    .q0(dense_2_weights_V_47_q0)
);

dense_2_dense_2_w7jG #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_48_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_48_address0),
    .ce0(dense_2_weights_V_48_ce0),
    .q0(dense_2_weights_V_48_q0)
);

dense_2_dense_2_w8jQ #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_49_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_49_address0),
    .ce0(dense_2_weights_V_49_ce0),
    .q0(dense_2_weights_V_49_q0)
);

dense_2_dense_2_b9j0 #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_bias_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_bias_V_address0),
    .ce0(dense_2_bias_V_ce0),
    .q0(dense_2_bias_V_q0)
);

cnn_mul_mul_14s_8bak #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 22 ))
cnn_mul_mul_14s_8bak_U27(
    .din0(mul_ln708_fu_2524_p0),
    .din1(dense_2_weights_V_0_q0),
    .dout(mul_ln708_fu_2524_p2)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U28(
    .din0(grp_fu_2530_p0),
    .din1(dense_2_weights_V_1_q0),
    .din2(grp_fu_2530_p2),
    .dout(grp_fu_2530_p3)
);

cnn_mac_muladd_14bck #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bck_U29(
    .din0(grp_fu_2538_p0),
    .din1(dense_2_weights_V_2_q0),
    .din2(grp_fu_2538_p2),
    .dout(grp_fu_2538_p3)
);

cnn_mac_muladd_14bck #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bck_U30(
    .din0(grp_fu_2546_p0),
    .din1(dense_2_weights_V_3_1_reg_3258),
    .din2(grp_fu_2546_p2),
    .dout(grp_fu_2546_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U31(
    .din0(grp_fu_2554_p0),
    .din1(dense_2_weights_V_4_1_reg_3268),
    .din2(grp_fu_2554_p2),
    .dout(grp_fu_2554_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U32(
    .din0(grp_fu_2562_p0),
    .din1(dense_2_weights_V_5_q0),
    .din2(grp_fu_2562_p2),
    .dout(grp_fu_2562_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U33(
    .din0(grp_fu_2570_p0),
    .din1(dense_2_weights_V_6_q0),
    .din2(grp_fu_2570_p2),
    .dout(grp_fu_2570_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U34(
    .din0(grp_fu_2578_p0),
    .din1(dense_2_weights_V_7_q0),
    .din2(grp_fu_2578_p2),
    .dout(grp_fu_2578_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U35(
    .din0(grp_fu_2586_p0),
    .din1(dense_2_weights_V_8_1_reg_3298),
    .din2(grp_fu_2586_p2),
    .dout(grp_fu_2586_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U36(
    .din0(grp_fu_2594_p0),
    .din1(dense_2_weights_V_9_1_reg_3308),
    .din2(grp_fu_2594_p2),
    .dout(grp_fu_2594_p3)
);

cnn_mac_muladd_14bck #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bck_U37(
    .din0(grp_fu_2602_p0),
    .din1(dense_2_weights_V_10_q0),
    .din2(grp_fu_2602_p2),
    .dout(grp_fu_2602_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U38(
    .din0(grp_fu_2610_p0),
    .din1(dense_2_weights_V_11_q0),
    .din2(grp_fu_2610_p2),
    .dout(grp_fu_2610_p3)
);

cnn_mac_muladd_14bck #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bck_U39(
    .din0(grp_fu_2618_p0),
    .din1(dense_2_weights_V_12_q0),
    .din2(grp_fu_2618_p2),
    .dout(grp_fu_2618_p3)
);

cnn_mac_muladd_14bck #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bck_U40(
    .din0(grp_fu_2626_p0),
    .din1(dense_2_weights_V_13_2_reg_3338),
    .din2(grp_fu_2626_p2),
    .dout(grp_fu_2626_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U41(
    .din0(grp_fu_2634_p0),
    .din1(dense_2_weights_V_14_2_reg_3348),
    .din2(grp_fu_2634_p2),
    .dout(grp_fu_2634_p3)
);

cnn_mac_muladd_14bck #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bck_U42(
    .din0(grp_fu_2642_p0),
    .din1(dense_2_weights_V_15_q0),
    .din2(grp_fu_2642_p2),
    .dout(grp_fu_2642_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U43(
    .din0(grp_fu_2650_p0),
    .din1(dense_2_weights_V_16_q0),
    .din2(grp_fu_2650_p2),
    .dout(grp_fu_2650_p3)
);

cnn_mac_muladd_14bck #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bck_U44(
    .din0(grp_fu_2658_p0),
    .din1(dense_2_weights_V_17_q0),
    .din2(grp_fu_2658_p2),
    .dout(grp_fu_2658_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U45(
    .din0(grp_fu_2666_p0),
    .din1(dense_2_weights_V_18_2_reg_3378),
    .din2(grp_fu_2666_p2),
    .dout(grp_fu_2666_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U46(
    .din0(grp_fu_2674_p0),
    .din1(dense_2_weights_V_19_2_reg_3388),
    .din2(grp_fu_2674_p2),
    .dout(grp_fu_2674_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U47(
    .din0(grp_fu_2682_p0),
    .din1(dense_2_weights_V_20_q0),
    .din2(grp_fu_2682_p2),
    .dout(grp_fu_2682_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U48(
    .din0(grp_fu_2690_p0),
    .din1(dense_2_weights_V_21_q0),
    .din2(grp_fu_2690_p2),
    .dout(grp_fu_2690_p3)
);

cnn_mac_muladd_14bck #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bck_U49(
    .din0(grp_fu_2698_p0),
    .din1(dense_2_weights_V_22_q0),
    .din2(grp_fu_2698_p2),
    .dout(grp_fu_2698_p3)
);

cnn_mac_muladd_14bck #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bck_U50(
    .din0(grp_fu_2706_p0),
    .din1(dense_2_weights_V_23_2_reg_3418),
    .din2(grp_fu_2706_p2),
    .dout(grp_fu_2706_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U51(
    .din0(grp_fu_2714_p0),
    .din1(dense_2_weights_V_24_2_reg_3428),
    .din2(grp_fu_2714_p2),
    .dout(grp_fu_2714_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U52(
    .din0(grp_fu_2722_p0),
    .din1(dense_2_weights_V_25_q0),
    .din2(grp_fu_2722_p2),
    .dout(grp_fu_2722_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U53(
    .din0(grp_fu_2730_p0),
    .din1(dense_2_weights_V_26_q0),
    .din2(grp_fu_2730_p2),
    .dout(grp_fu_2730_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U54(
    .din0(grp_fu_2738_p0),
    .din1(dense_2_weights_V_27_q0),
    .din2(grp_fu_2738_p2),
    .dout(grp_fu_2738_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U55(
    .din0(grp_fu_2746_p0),
    .din1(dense_2_weights_V_28_2_reg_3458),
    .din2(grp_fu_2746_p2),
    .dout(grp_fu_2746_p3)
);

cnn_mac_muladd_14bck #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bck_U56(
    .din0(grp_fu_2754_p0),
    .din1(dense_2_weights_V_29_2_reg_3468),
    .din2(grp_fu_2754_p2),
    .dout(grp_fu_2754_p3)
);

cnn_mac_muladd_14bck #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bck_U57(
    .din0(grp_fu_2762_p0),
    .din1(dense_2_weights_V_30_q0),
    .din2(grp_fu_2762_p2),
    .dout(grp_fu_2762_p3)
);

cnn_mac_muladd_14bck #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bck_U58(
    .din0(grp_fu_2770_p0),
    .din1(dense_2_weights_V_31_q0),
    .din2(grp_fu_2770_p2),
    .dout(grp_fu_2770_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U59(
    .din0(grp_fu_2778_p0),
    .din1(dense_2_weights_V_32_q0),
    .din2(grp_fu_2778_p2),
    .dout(grp_fu_2778_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U60(
    .din0(grp_fu_2786_p0),
    .din1(dense_2_weights_V_33_2_reg_3498),
    .din2(grp_fu_2786_p2),
    .dout(grp_fu_2786_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U61(
    .din0(grp_fu_2794_p0),
    .din1(dense_2_weights_V_34_2_reg_3508),
    .din2(grp_fu_2794_p2),
    .dout(grp_fu_2794_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U62(
    .din0(grp_fu_2802_p0),
    .din1(dense_2_weights_V_35_q0),
    .din2(grp_fu_2802_p2),
    .dout(grp_fu_2802_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U63(
    .din0(grp_fu_2810_p0),
    .din1(dense_2_weights_V_36_q0),
    .din2(grp_fu_2810_p2),
    .dout(grp_fu_2810_p3)
);

cnn_mac_muladd_14bck #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bck_U64(
    .din0(grp_fu_2818_p0),
    .din1(dense_2_weights_V_37_q0),
    .din2(grp_fu_2818_p2),
    .dout(grp_fu_2818_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U65(
    .din0(grp_fu_2826_p0),
    .din1(dense_2_weights_V_38_2_reg_3538),
    .din2(grp_fu_2826_p2),
    .dout(grp_fu_2826_p3)
);

cnn_mac_muladd_14bck #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bck_U66(
    .din0(grp_fu_2834_p0),
    .din1(dense_2_weights_V_39_2_reg_3548),
    .din2(grp_fu_2834_p2),
    .dout(grp_fu_2834_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U67(
    .din0(grp_fu_2842_p0),
    .din1(dense_2_weights_V_40_q0),
    .din2(grp_fu_2842_p2),
    .dout(grp_fu_2842_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U68(
    .din0(grp_fu_2850_p0),
    .din1(dense_2_weights_V_41_q0),
    .din2(grp_fu_2850_p2),
    .dout(grp_fu_2850_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U69(
    .din0(grp_fu_2858_p0),
    .din1(dense_2_weights_V_42_q0),
    .din2(grp_fu_2858_p2),
    .dout(grp_fu_2858_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U70(
    .din0(grp_fu_2866_p0),
    .din1(dense_2_weights_V_43_2_reg_3578),
    .din2(grp_fu_2866_p2),
    .dout(grp_fu_2866_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U71(
    .din0(grp_fu_2874_p0),
    .din1(dense_2_weights_V_44_2_reg_3588),
    .din2(grp_fu_2874_p2),
    .dout(grp_fu_2874_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U72(
    .din0(grp_fu_2882_p0),
    .din1(dense_2_weights_V_45_q0),
    .din2(grp_fu_2882_p2),
    .dout(grp_fu_2882_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U73(
    .din0(grp_fu_2890_p0),
    .din1(dense_2_weights_V_46_q0),
    .din2(grp_fu_2890_p2),
    .dout(grp_fu_2890_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U74(
    .din0(grp_fu_2898_p0),
    .din1(dense_2_weights_V_47_q0),
    .din2(grp_fu_2898_p2),
    .dout(grp_fu_2898_p3)
);

cnn_mac_muladd_14bbk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bbk_U75(
    .din0(grp_fu_2906_p0),
    .din1(dense_2_weights_V_48_q0),
    .din2(grp_fu_2906_p2),
    .dout(grp_fu_2906_p3)
);

cnn_mac_muladd_14bck #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_14bck_U76(
    .din0(grp_fu_2914_p0),
    .din1(dense_2_weights_V_49_q0),
    .din2(grp_fu_2914_p2),
    .dout(grp_fu_2914_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter11 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln9_fu_1443_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_0_reg_1232 <= i_fu_1449_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_1232 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_3173_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dense_2_weights_V_13_2_reg_3338 <= dense_2_weights_V_13_q0;
        dense_2_weights_V_14_2_reg_3348 <= dense_2_weights_V_14_q0;
        tmp_13_reg_3343 <= {{grp_fu_2618_p3[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_3173_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dense_2_weights_V_18_2_reg_3378 <= dense_2_weights_V_18_q0;
        dense_2_weights_V_19_2_reg_3388 <= dense_2_weights_V_19_q0;
        tmp_18_reg_3383 <= {{grp_fu_2658_p3[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_3173_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dense_2_weights_V_23_2_reg_3418 <= dense_2_weights_V_23_q0;
        dense_2_weights_V_24_2_reg_3428 <= dense_2_weights_V_24_q0;
        tmp_23_reg_3423 <= {{grp_fu_2698_p3[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_3173_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dense_2_weights_V_28_2_reg_3458 <= dense_2_weights_V_28_q0;
        dense_2_weights_V_29_2_reg_3468 <= dense_2_weights_V_29_q0;
        tmp_28_reg_3463 <= {{grp_fu_2738_p3[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_3173_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dense_2_weights_V_33_2_reg_3498 <= dense_2_weights_V_33_q0;
        dense_2_weights_V_34_2_reg_3508 <= dense_2_weights_V_34_q0;
        tmp_33_reg_3503 <= {{grp_fu_2778_p3[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_3173_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dense_2_weights_V_38_2_reg_3538 <= dense_2_weights_V_38_q0;
        dense_2_weights_V_39_2_reg_3548 <= dense_2_weights_V_39_q0;
        tmp_38_reg_3543 <= {{grp_fu_2818_p3[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln9_reg_3173 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dense_2_weights_V_3_1_reg_3258 <= dense_2_weights_V_3_q0;
        dense_2_weights_V_4_1_reg_3268 <= dense_2_weights_V_4_q0;
        tmp_3_reg_3263 <= {{grp_fu_2538_p3[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_3173_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dense_2_weights_V_43_2_reg_3578 <= dense_2_weights_V_43_q0;
        dense_2_weights_V_44_2_reg_3588 <= dense_2_weights_V_44_q0;
        tmp_43_reg_3583 <= {{grp_fu_2858_p3[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_3173_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dense_2_weights_V_8_1_reg_3298 <= dense_2_weights_V_8_q0;
        dense_2_weights_V_9_1_reg_3308 <= dense_2_weights_V_9_q0;
        tmp_8_reg_3303 <= {{grp_fu_2578_p3[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln9_reg_3173 <= icmp_ln9_fu_1443_p2;
        icmp_ln9_reg_3173_pp0_iter1_reg <= icmp_ln9_reg_3173;
        zext_ln14_reg_3182_pp0_iter1_reg[4 : 0] <= zext_ln14_reg_3182[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln9_reg_3173_pp0_iter10_reg <= icmp_ln9_reg_3173_pp0_iter9_reg;
        icmp_ln9_reg_3173_pp0_iter2_reg <= icmp_ln9_reg_3173_pp0_iter1_reg;
        icmp_ln9_reg_3173_pp0_iter3_reg <= icmp_ln9_reg_3173_pp0_iter2_reg;
        icmp_ln9_reg_3173_pp0_iter4_reg <= icmp_ln9_reg_3173_pp0_iter3_reg;
        icmp_ln9_reg_3173_pp0_iter5_reg <= icmp_ln9_reg_3173_pp0_iter4_reg;
        icmp_ln9_reg_3173_pp0_iter6_reg <= icmp_ln9_reg_3173_pp0_iter5_reg;
        icmp_ln9_reg_3173_pp0_iter7_reg <= icmp_ln9_reg_3173_pp0_iter6_reg;
        icmp_ln9_reg_3173_pp0_iter8_reg <= icmp_ln9_reg_3173_pp0_iter7_reg;
        icmp_ln9_reg_3173_pp0_iter9_reg <= icmp_ln9_reg_3173_pp0_iter8_reg;
        zext_ln14_reg_3182_pp0_iter10_reg[4 : 0] <= zext_ln14_reg_3182_pp0_iter9_reg[4 : 0];
        zext_ln14_reg_3182_pp0_iter2_reg[4 : 0] <= zext_ln14_reg_3182_pp0_iter1_reg[4 : 0];
        zext_ln14_reg_3182_pp0_iter3_reg[4 : 0] <= zext_ln14_reg_3182_pp0_iter2_reg[4 : 0];
        zext_ln14_reg_3182_pp0_iter4_reg[4 : 0] <= zext_ln14_reg_3182_pp0_iter3_reg[4 : 0];
        zext_ln14_reg_3182_pp0_iter5_reg[4 : 0] <= zext_ln14_reg_3182_pp0_iter4_reg[4 : 0];
        zext_ln14_reg_3182_pp0_iter6_reg[4 : 0] <= zext_ln14_reg_3182_pp0_iter5_reg[4 : 0];
        zext_ln14_reg_3182_pp0_iter7_reg[4 : 0] <= zext_ln14_reg_3182_pp0_iter6_reg[4 : 0];
        zext_ln14_reg_3182_pp0_iter8_reg[4 : 0] <= zext_ln14_reg_3182_pp0_iter7_reg[4 : 0];
        zext_ln14_reg_3182_pp0_iter9_reg[4 : 0] <= zext_ln14_reg_3182_pp0_iter8_reg[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sext_ln1192_10_reg_2978 <= sext_ln1192_10_fu_1287_p1;
        sext_ln1192_11_reg_2983 <= sext_ln1192_11_fu_1291_p1;
        sext_ln1192_12_reg_2988 <= sext_ln1192_12_fu_1295_p1;
        sext_ln1192_13_reg_2993 <= sext_ln1192_13_fu_1299_p1;
        sext_ln1192_14_reg_2998 <= sext_ln1192_14_fu_1303_p1;
        sext_ln1192_15_reg_3003 <= sext_ln1192_15_fu_1307_p1;
        sext_ln1192_16_reg_3008 <= sext_ln1192_16_fu_1311_p1;
        sext_ln1192_17_reg_3013 <= sext_ln1192_17_fu_1315_p1;
        sext_ln1192_18_reg_3018 <= sext_ln1192_18_fu_1319_p1;
        sext_ln1192_19_reg_3023 <= sext_ln1192_19_fu_1323_p1;
        sext_ln1192_1_reg_2933 <= sext_ln1192_1_fu_1251_p1;
        sext_ln1192_20_reg_3028 <= sext_ln1192_20_fu_1327_p1;
        sext_ln1192_21_reg_3033 <= sext_ln1192_21_fu_1331_p1;
        sext_ln1192_22_reg_3038 <= sext_ln1192_22_fu_1335_p1;
        sext_ln1192_23_reg_3043 <= sext_ln1192_23_fu_1339_p1;
        sext_ln1192_24_reg_3048 <= sext_ln1192_24_fu_1343_p1;
        sext_ln1192_25_reg_3053 <= sext_ln1192_25_fu_1347_p1;
        sext_ln1192_26_reg_3058 <= sext_ln1192_26_fu_1351_p1;
        sext_ln1192_27_reg_3063 <= sext_ln1192_27_fu_1355_p1;
        sext_ln1192_28_reg_3068 <= sext_ln1192_28_fu_1359_p1;
        sext_ln1192_29_reg_3073 <= sext_ln1192_29_fu_1363_p1;
        sext_ln1192_2_reg_2938 <= sext_ln1192_2_fu_1255_p1;
        sext_ln1192_30_reg_3078 <= sext_ln1192_30_fu_1367_p1;
        sext_ln1192_31_reg_3083 <= sext_ln1192_31_fu_1371_p1;
        sext_ln1192_32_reg_3088 <= sext_ln1192_32_fu_1375_p1;
        sext_ln1192_33_reg_3093 <= sext_ln1192_33_fu_1379_p1;
        sext_ln1192_34_reg_3098 <= sext_ln1192_34_fu_1383_p1;
        sext_ln1192_35_reg_3103 <= sext_ln1192_35_fu_1387_p1;
        sext_ln1192_36_reg_3108 <= sext_ln1192_36_fu_1391_p1;
        sext_ln1192_37_reg_3113 <= sext_ln1192_37_fu_1395_p1;
        sext_ln1192_38_reg_3118 <= sext_ln1192_38_fu_1399_p1;
        sext_ln1192_39_reg_3123 <= sext_ln1192_39_fu_1403_p1;
        sext_ln1192_3_reg_2943 <= sext_ln1192_3_fu_1259_p1;
        sext_ln1192_40_reg_3128 <= sext_ln1192_40_fu_1407_p1;
        sext_ln1192_41_reg_3133 <= sext_ln1192_41_fu_1411_p1;
        sext_ln1192_42_reg_3138 <= sext_ln1192_42_fu_1415_p1;
        sext_ln1192_43_reg_3143 <= sext_ln1192_43_fu_1419_p1;
        sext_ln1192_44_reg_3148 <= sext_ln1192_44_fu_1423_p1;
        sext_ln1192_45_reg_3153 <= sext_ln1192_45_fu_1427_p1;
        sext_ln1192_46_reg_3158 <= sext_ln1192_46_fu_1431_p1;
        sext_ln1192_47_reg_3163 <= sext_ln1192_47_fu_1435_p1;
        sext_ln1192_48_reg_3168 <= sext_ln1192_48_fu_1439_p1;
        sext_ln1192_4_reg_2948 <= sext_ln1192_4_fu_1263_p1;
        sext_ln1192_5_reg_2953 <= sext_ln1192_5_fu_1267_p1;
        sext_ln1192_6_reg_2958 <= sext_ln1192_6_fu_1271_p1;
        sext_ln1192_7_reg_2963 <= sext_ln1192_7_fu_1275_p1;
        sext_ln1192_8_reg_2968 <= sext_ln1192_8_fu_1279_p1;
        sext_ln1192_9_reg_2973 <= sext_ln1192_9_fu_1283_p1;
        sext_ln1192_reg_2928 <= sext_ln1192_fu_1247_p1;
        sext_ln708_reg_2923 <= sext_ln708_fu_1243_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_3173_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_48_reg_3613 <= {{grp_fu_2898_p3[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln9_fu_1443_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zext_ln14_reg_3182[4 : 0] <= zext_ln14_fu_1455_p1[4 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln9_fu_1443_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        dense_2_bias_V_ce0 = 1'b1;
    end else begin
        dense_2_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        dense_2_out_V_ce0 = 1'b1;
    end else begin
        dense_2_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln9_reg_3173_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        dense_2_out_V_we0 = 1'b1;
    end else begin
        dense_2_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dense_2_weights_V_0_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        dense_2_weights_V_10_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        dense_2_weights_V_11_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        dense_2_weights_V_12_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        dense_2_weights_V_13_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        dense_2_weights_V_14_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        dense_2_weights_V_15_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        dense_2_weights_V_16_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        dense_2_weights_V_17_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        dense_2_weights_V_18_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        dense_2_weights_V_19_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dense_2_weights_V_1_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        dense_2_weights_V_20_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        dense_2_weights_V_21_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        dense_2_weights_V_22_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        dense_2_weights_V_23_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        dense_2_weights_V_24_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        dense_2_weights_V_25_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        dense_2_weights_V_26_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        dense_2_weights_V_27_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        dense_2_weights_V_28_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        dense_2_weights_V_29_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dense_2_weights_V_2_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        dense_2_weights_V_30_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        dense_2_weights_V_31_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        dense_2_weights_V_32_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        dense_2_weights_V_33_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        dense_2_weights_V_34_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        dense_2_weights_V_35_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        dense_2_weights_V_36_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        dense_2_weights_V_37_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        dense_2_weights_V_38_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        dense_2_weights_V_39_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dense_2_weights_V_3_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        dense_2_weights_V_40_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        dense_2_weights_V_41_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        dense_2_weights_V_42_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        dense_2_weights_V_43_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        dense_2_weights_V_44_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        dense_2_weights_V_45_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        dense_2_weights_V_46_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        dense_2_weights_V_47_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        dense_2_weights_V_48_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        dense_2_weights_V_49_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dense_2_weights_V_4_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dense_2_weights_V_5_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dense_2_weights_V_6_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dense_2_weights_V_7_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dense_2_weights_V_8_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dense_2_weights_V_9_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln9_fu_1443_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter10 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter10 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln9_fu_1443_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln203_fu_2501_p2 = ($signed(trunc_ln_fu_2482_p4) + $signed(sext_ln703_fu_2491_p1));

assign add_ln703_fu_2495_p2 = ($signed(sext_ln1265_fu_2478_p1) + $signed(trunc_ln708_s_fu_2469_p4));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign dense_2_bias_V_address0 = zext_ln14_reg_3182_pp0_iter9_reg;

assign dense_2_out_V_address0 = zext_ln14_reg_3182_pp0_iter10_reg;

assign dense_2_out_V_d0 = ((tmp_50_fu_2507_p3[0:0] === 1'b1) ? 13'd0 : add_ln203_fu_2501_p2);

assign dense_2_weights_V_0_address0 = zext_ln14_fu_1455_p1;

assign dense_2_weights_V_10_address0 = zext_ln14_reg_3182_pp0_iter1_reg;

assign dense_2_weights_V_11_address0 = zext_ln14_reg_3182_pp0_iter1_reg;

assign dense_2_weights_V_12_address0 = zext_ln14_reg_3182_pp0_iter1_reg;

assign dense_2_weights_V_13_address0 = zext_ln14_reg_3182_pp0_iter1_reg;

assign dense_2_weights_V_14_address0 = zext_ln14_reg_3182_pp0_iter1_reg;

assign dense_2_weights_V_15_address0 = zext_ln14_reg_3182_pp0_iter2_reg;

assign dense_2_weights_V_16_address0 = zext_ln14_reg_3182_pp0_iter2_reg;

assign dense_2_weights_V_17_address0 = zext_ln14_reg_3182_pp0_iter2_reg;

assign dense_2_weights_V_18_address0 = zext_ln14_reg_3182_pp0_iter2_reg;

assign dense_2_weights_V_19_address0 = zext_ln14_reg_3182_pp0_iter2_reg;

assign dense_2_weights_V_1_address0 = zext_ln14_fu_1455_p1;

assign dense_2_weights_V_20_address0 = zext_ln14_reg_3182_pp0_iter3_reg;

assign dense_2_weights_V_21_address0 = zext_ln14_reg_3182_pp0_iter3_reg;

assign dense_2_weights_V_22_address0 = zext_ln14_reg_3182_pp0_iter3_reg;

assign dense_2_weights_V_23_address0 = zext_ln14_reg_3182_pp0_iter3_reg;

assign dense_2_weights_V_24_address0 = zext_ln14_reg_3182_pp0_iter3_reg;

assign dense_2_weights_V_25_address0 = zext_ln14_reg_3182_pp0_iter4_reg;

assign dense_2_weights_V_26_address0 = zext_ln14_reg_3182_pp0_iter4_reg;

assign dense_2_weights_V_27_address0 = zext_ln14_reg_3182_pp0_iter4_reg;

assign dense_2_weights_V_28_address0 = zext_ln14_reg_3182_pp0_iter4_reg;

assign dense_2_weights_V_29_address0 = zext_ln14_reg_3182_pp0_iter4_reg;

assign dense_2_weights_V_2_address0 = zext_ln14_fu_1455_p1;

assign dense_2_weights_V_30_address0 = zext_ln14_reg_3182_pp0_iter5_reg;

assign dense_2_weights_V_31_address0 = zext_ln14_reg_3182_pp0_iter5_reg;

assign dense_2_weights_V_32_address0 = zext_ln14_reg_3182_pp0_iter5_reg;

assign dense_2_weights_V_33_address0 = zext_ln14_reg_3182_pp0_iter5_reg;

assign dense_2_weights_V_34_address0 = zext_ln14_reg_3182_pp0_iter5_reg;

assign dense_2_weights_V_35_address0 = zext_ln14_reg_3182_pp0_iter6_reg;

assign dense_2_weights_V_36_address0 = zext_ln14_reg_3182_pp0_iter6_reg;

assign dense_2_weights_V_37_address0 = zext_ln14_reg_3182_pp0_iter6_reg;

assign dense_2_weights_V_38_address0 = zext_ln14_reg_3182_pp0_iter6_reg;

assign dense_2_weights_V_39_address0 = zext_ln14_reg_3182_pp0_iter6_reg;

assign dense_2_weights_V_3_address0 = zext_ln14_fu_1455_p1;

assign dense_2_weights_V_40_address0 = zext_ln14_reg_3182_pp0_iter7_reg;

assign dense_2_weights_V_41_address0 = zext_ln14_reg_3182_pp0_iter7_reg;

assign dense_2_weights_V_42_address0 = zext_ln14_reg_3182_pp0_iter7_reg;

assign dense_2_weights_V_43_address0 = zext_ln14_reg_3182_pp0_iter7_reg;

assign dense_2_weights_V_44_address0 = zext_ln14_reg_3182_pp0_iter7_reg;

assign dense_2_weights_V_45_address0 = zext_ln14_reg_3182_pp0_iter8_reg;

assign dense_2_weights_V_46_address0 = zext_ln14_reg_3182_pp0_iter8_reg;

assign dense_2_weights_V_47_address0 = zext_ln14_reg_3182_pp0_iter8_reg;

assign dense_2_weights_V_48_address0 = zext_ln14_reg_3182_pp0_iter9_reg;

assign dense_2_weights_V_49_address0 = zext_ln14_reg_3182_pp0_iter9_reg;

assign dense_2_weights_V_4_address0 = zext_ln14_fu_1455_p1;

assign dense_2_weights_V_5_address0 = zext_ln14_reg_3182;

assign dense_2_weights_V_6_address0 = zext_ln14_reg_3182;

assign dense_2_weights_V_7_address0 = zext_ln14_reg_3182;

assign dense_2_weights_V_8_address0 = zext_ln14_reg_3182;

assign dense_2_weights_V_9_address0 = zext_ln14_reg_3182;

assign grp_fu_2530_p0 = sext_ln1192_reg_2928;

assign grp_fu_2530_p2 = {{tmp_s_fu_1472_p4}, {8'd0}};

assign grp_fu_2538_p0 = sext_ln1192_1_reg_2933;

assign grp_fu_2538_p2 = {{tmp_2_fu_1493_p4}, {8'd0}};

assign grp_fu_2546_p0 = sext_ln1192_2_reg_2938;

assign grp_fu_2546_p2 = {{tmp_3_reg_3263}, {8'd0}};

assign grp_fu_2554_p0 = sext_ln1192_3_reg_2943;

assign grp_fu_2554_p2 = {{tmp_4_fu_1532_p4}, {8'd0}};

assign grp_fu_2562_p0 = sext_ln1192_4_reg_2948;

assign grp_fu_2562_p2 = {{tmp_5_fu_1553_p4}, {8'd0}};

assign grp_fu_2570_p0 = sext_ln1192_5_reg_2953;

assign grp_fu_2570_p2 = {{tmp_6_fu_1574_p4}, {8'd0}};

assign grp_fu_2578_p0 = sext_ln1192_6_reg_2958;

assign grp_fu_2578_p2 = {{tmp_7_fu_1595_p4}, {8'd0}};

assign grp_fu_2586_p0 = sext_ln1192_7_reg_2963;

assign grp_fu_2586_p2 = {{tmp_8_reg_3303}, {8'd0}};

assign grp_fu_2594_p0 = sext_ln1192_8_reg_2968;

assign grp_fu_2594_p2 = {{tmp_9_fu_1634_p4}, {8'd0}};

assign grp_fu_2602_p0 = sext_ln1192_9_reg_2973;

assign grp_fu_2602_p2 = {{tmp_10_fu_1655_p4}, {8'd0}};

assign grp_fu_2610_p0 = sext_ln1192_10_reg_2978;

assign grp_fu_2610_p2 = {{tmp_11_fu_1676_p4}, {8'd0}};

assign grp_fu_2618_p0 = sext_ln1192_11_reg_2983;

assign grp_fu_2618_p2 = {{tmp_12_fu_1697_p4}, {8'd0}};

assign grp_fu_2626_p0 = sext_ln1192_12_reg_2988;

assign grp_fu_2626_p2 = {{tmp_13_reg_3343}, {8'd0}};

assign grp_fu_2634_p0 = sext_ln1192_13_reg_2993;

assign grp_fu_2634_p2 = {{tmp_14_fu_1736_p4}, {8'd0}};

assign grp_fu_2642_p0 = sext_ln1192_14_reg_2998;

assign grp_fu_2642_p2 = {{tmp_15_fu_1757_p4}, {8'd0}};

assign grp_fu_2650_p0 = sext_ln1192_15_reg_3003;

assign grp_fu_2650_p2 = {{tmp_16_fu_1778_p4}, {8'd0}};

assign grp_fu_2658_p0 = sext_ln1192_16_reg_3008;

assign grp_fu_2658_p2 = {{tmp_17_fu_1799_p4}, {8'd0}};

assign grp_fu_2666_p0 = sext_ln1192_17_reg_3013;

assign grp_fu_2666_p2 = {{tmp_18_reg_3383}, {8'd0}};

assign grp_fu_2674_p0 = sext_ln1192_18_reg_3018;

assign grp_fu_2674_p2 = {{tmp_19_fu_1838_p4}, {8'd0}};

assign grp_fu_2682_p0 = sext_ln1192_19_reg_3023;

assign grp_fu_2682_p2 = {{tmp_20_fu_1859_p4}, {8'd0}};

assign grp_fu_2690_p0 = sext_ln1192_20_reg_3028;

assign grp_fu_2690_p2 = {{tmp_21_fu_1880_p4}, {8'd0}};

assign grp_fu_2698_p0 = sext_ln1192_21_reg_3033;

assign grp_fu_2698_p2 = {{tmp_22_fu_1901_p4}, {8'd0}};

assign grp_fu_2706_p0 = sext_ln1192_22_reg_3038;

assign grp_fu_2706_p2 = {{tmp_23_reg_3423}, {8'd0}};

assign grp_fu_2714_p0 = sext_ln1192_23_reg_3043;

assign grp_fu_2714_p2 = {{tmp_24_fu_1940_p4}, {8'd0}};

assign grp_fu_2722_p0 = sext_ln1192_24_reg_3048;

assign grp_fu_2722_p2 = {{tmp_25_fu_1961_p4}, {8'd0}};

assign grp_fu_2730_p0 = sext_ln1192_25_reg_3053;

assign grp_fu_2730_p2 = {{tmp_26_fu_1982_p4}, {8'd0}};

assign grp_fu_2738_p0 = sext_ln1192_26_reg_3058;

assign grp_fu_2738_p2 = {{tmp_27_fu_2003_p4}, {8'd0}};

assign grp_fu_2746_p0 = sext_ln1192_27_reg_3063;

assign grp_fu_2746_p2 = {{tmp_28_reg_3463}, {8'd0}};

assign grp_fu_2754_p0 = sext_ln1192_28_reg_3068;

assign grp_fu_2754_p2 = {{tmp_29_fu_2042_p4}, {8'd0}};

assign grp_fu_2762_p0 = sext_ln1192_29_reg_3073;

assign grp_fu_2762_p2 = {{tmp_30_fu_2063_p4}, {8'd0}};

assign grp_fu_2770_p0 = sext_ln1192_30_reg_3078;

assign grp_fu_2770_p2 = {{tmp_31_fu_2084_p4}, {8'd0}};

assign grp_fu_2778_p0 = sext_ln1192_31_reg_3083;

assign grp_fu_2778_p2 = {{tmp_32_fu_2105_p4}, {8'd0}};

assign grp_fu_2786_p0 = sext_ln1192_32_reg_3088;

assign grp_fu_2786_p2 = {{tmp_33_reg_3503}, {8'd0}};

assign grp_fu_2794_p0 = sext_ln1192_33_reg_3093;

assign grp_fu_2794_p2 = {{tmp_34_fu_2144_p4}, {8'd0}};

assign grp_fu_2802_p0 = sext_ln1192_34_reg_3098;

assign grp_fu_2802_p2 = {{tmp_35_fu_2165_p4}, {8'd0}};

assign grp_fu_2810_p0 = sext_ln1192_35_reg_3103;

assign grp_fu_2810_p2 = {{tmp_36_fu_2186_p4}, {8'd0}};

assign grp_fu_2818_p0 = sext_ln1192_36_reg_3108;

assign grp_fu_2818_p2 = {{tmp_37_fu_2207_p4}, {8'd0}};

assign grp_fu_2826_p0 = sext_ln1192_37_reg_3113;

assign grp_fu_2826_p2 = {{tmp_38_reg_3543}, {8'd0}};

assign grp_fu_2834_p0 = sext_ln1192_38_reg_3118;

assign grp_fu_2834_p2 = {{tmp_39_fu_2246_p4}, {8'd0}};

assign grp_fu_2842_p0 = sext_ln1192_39_reg_3123;

assign grp_fu_2842_p2 = {{tmp_40_fu_2267_p4}, {8'd0}};

assign grp_fu_2850_p0 = sext_ln1192_40_reg_3128;

assign grp_fu_2850_p2 = {{tmp_41_fu_2288_p4}, {8'd0}};

assign grp_fu_2858_p0 = sext_ln1192_41_reg_3133;

assign grp_fu_2858_p2 = {{tmp_42_fu_2309_p4}, {8'd0}};

assign grp_fu_2866_p0 = sext_ln1192_42_reg_3138;

assign grp_fu_2866_p2 = {{tmp_43_reg_3583}, {8'd0}};

assign grp_fu_2874_p0 = sext_ln1192_43_reg_3143;

assign grp_fu_2874_p2 = {{tmp_44_fu_2348_p4}, {8'd0}};

assign grp_fu_2882_p0 = sext_ln1192_44_reg_3148;

assign grp_fu_2882_p2 = {{tmp_45_fu_2369_p4}, {8'd0}};

assign grp_fu_2890_p0 = sext_ln1192_45_reg_3153;

assign grp_fu_2890_p2 = {{tmp_46_fu_2390_p4}, {8'd0}};

assign grp_fu_2898_p0 = sext_ln1192_46_reg_3158;

assign grp_fu_2898_p2 = {{tmp_47_fu_2411_p4}, {8'd0}};

assign grp_fu_2906_p0 = sext_ln1192_47_reg_3163;

assign grp_fu_2906_p2 = {{tmp_48_reg_3613}, {8'd0}};

assign grp_fu_2914_p0 = sext_ln1192_48_reg_3168;

assign grp_fu_2914_p2 = {{tmp_49_fu_2452_p4}, {8'd0}};

assign i_fu_1449_p2 = (i_0_reg_1232 + 5'd1);

assign icmp_ln9_fu_1443_p2 = ((i_0_reg_1232 == 5'd30) ? 1'b1 : 1'b0);

assign mul_ln708_fu_2524_p0 = sext_ln708_reg_2923;

assign sext_ln1192_10_fu_1287_p1 = $signed(dense_1_out_11_0_V_read);

assign sext_ln1192_11_fu_1291_p1 = $signed(dense_1_out_12_0_V_read);

assign sext_ln1192_12_fu_1295_p1 = $signed(dense_1_out_13_0_V_read);

assign sext_ln1192_13_fu_1299_p1 = $signed(dense_1_out_14_0_V_read);

assign sext_ln1192_14_fu_1303_p1 = $signed(dense_1_out_15_0_V_read);

assign sext_ln1192_15_fu_1307_p1 = $signed(dense_1_out_16_0_V_read);

assign sext_ln1192_16_fu_1311_p1 = $signed(dense_1_out_17_0_V_read);

assign sext_ln1192_17_fu_1315_p1 = $signed(dense_1_out_18_0_V_read);

assign sext_ln1192_18_fu_1319_p1 = $signed(dense_1_out_19_0_V_read);

assign sext_ln1192_19_fu_1323_p1 = $signed(dense_1_out_20_0_V_read);

assign sext_ln1192_1_fu_1251_p1 = $signed(dense_1_out_2_0_V_s);

assign sext_ln1192_20_fu_1327_p1 = $signed(dense_1_out_21_0_V_read);

assign sext_ln1192_21_fu_1331_p1 = $signed(dense_1_out_22_0_V_read);

assign sext_ln1192_22_fu_1335_p1 = $signed(dense_1_out_23_0_V_read);

assign sext_ln1192_23_fu_1339_p1 = $signed(dense_1_out_24_0_V_read);

assign sext_ln1192_24_fu_1343_p1 = $signed(dense_1_out_0_1_V_s);

assign sext_ln1192_25_fu_1347_p1 = $signed(dense_1_out_1_1_V_s);

assign sext_ln1192_26_fu_1351_p1 = $signed(dense_1_out_2_1_V_s);

assign sext_ln1192_27_fu_1355_p1 = $signed(dense_1_out_3_1_V_s);

assign sext_ln1192_28_fu_1359_p1 = $signed(dense_1_out_4_1_V_s);

assign sext_ln1192_29_fu_1363_p1 = $signed(dense_1_out_5_1_V_s);

assign sext_ln1192_2_fu_1255_p1 = $signed(dense_1_out_3_0_V_s);

assign sext_ln1192_30_fu_1367_p1 = $signed(dense_1_out_6_1_V_s);

assign sext_ln1192_31_fu_1371_p1 = $signed(dense_1_out_7_1_V_s);

assign sext_ln1192_32_fu_1375_p1 = $signed(dense_1_out_8_1_V_s);

assign sext_ln1192_33_fu_1379_p1 = $signed(dense_1_out_9_1_V_s);

assign sext_ln1192_34_fu_1383_p1 = $signed(dense_1_out_10_1_V_read);

assign sext_ln1192_35_fu_1387_p1 = $signed(dense_1_out_11_1_V_read);

assign sext_ln1192_36_fu_1391_p1 = $signed(dense_1_out_12_1_V_read);

assign sext_ln1192_37_fu_1395_p1 = $signed(dense_1_out_13_1_V_read);

assign sext_ln1192_38_fu_1399_p1 = $signed(dense_1_out_14_1_V_read);

assign sext_ln1192_39_fu_1403_p1 = $signed(dense_1_out_15_1_V_read);

assign sext_ln1192_3_fu_1259_p1 = $signed(dense_1_out_4_0_V_s);

assign sext_ln1192_40_fu_1407_p1 = $signed(dense_1_out_16_1_V_read);

assign sext_ln1192_41_fu_1411_p1 = $signed(dense_1_out_17_1_V_read);

assign sext_ln1192_42_fu_1415_p1 = $signed(dense_1_out_18_1_V_read);

assign sext_ln1192_43_fu_1419_p1 = $signed(dense_1_out_19_1_V_read);

assign sext_ln1192_44_fu_1423_p1 = $signed(dense_1_out_20_1_V_read);

assign sext_ln1192_45_fu_1427_p1 = $signed(dense_1_out_21_1_V_read);

assign sext_ln1192_46_fu_1431_p1 = $signed(dense_1_out_22_1_V_read);

assign sext_ln1192_47_fu_1435_p1 = $signed(dense_1_out_23_1_V_read);

assign sext_ln1192_48_fu_1439_p1 = $signed(dense_1_out_24_1_V_read);

assign sext_ln1192_4_fu_1263_p1 = $signed(dense_1_out_5_0_V_s);

assign sext_ln1192_5_fu_1267_p1 = $signed(dense_1_out_6_0_V_s);

assign sext_ln1192_6_fu_1271_p1 = $signed(dense_1_out_7_0_V_s);

assign sext_ln1192_7_fu_1275_p1 = $signed(dense_1_out_8_0_V_s);

assign sext_ln1192_8_fu_1279_p1 = $signed(dense_1_out_9_0_V_s);

assign sext_ln1192_9_fu_1283_p1 = $signed(dense_1_out_10_0_V_read);

assign sext_ln1192_fu_1247_p1 = $signed(dense_1_out_1_0_V_s);

assign sext_ln1265_fu_2478_p0 = dense_2_bias_V_q0;

assign sext_ln1265_fu_2478_p1 = sext_ln1265_fu_2478_p0;

assign sext_ln703_fu_2491_p0 = dense_2_bias_V_q0;

assign sext_ln703_fu_2491_p1 = sext_ln703_fu_2491_p0;

assign sext_ln708_fu_1243_p1 = $signed(dense_1_out_0_0_V_s);

assign tmp_10_fu_1655_p4 = {{grp_fu_2594_p3[21:8]}};

assign tmp_11_fu_1676_p4 = {{grp_fu_2602_p3[21:8]}};

assign tmp_12_fu_1697_p4 = {{grp_fu_2610_p3[21:8]}};

assign tmp_14_fu_1736_p4 = {{grp_fu_2626_p3[21:8]}};

assign tmp_15_fu_1757_p4 = {{grp_fu_2634_p3[21:8]}};

assign tmp_16_fu_1778_p4 = {{grp_fu_2642_p3[21:8]}};

assign tmp_17_fu_1799_p4 = {{grp_fu_2650_p3[21:8]}};

assign tmp_19_fu_1838_p4 = {{grp_fu_2666_p3[21:8]}};

assign tmp_20_fu_1859_p4 = {{grp_fu_2674_p3[21:8]}};

assign tmp_21_fu_1880_p4 = {{grp_fu_2682_p3[21:8]}};

assign tmp_22_fu_1901_p4 = {{grp_fu_2690_p3[21:8]}};

assign tmp_24_fu_1940_p4 = {{grp_fu_2706_p3[21:8]}};

assign tmp_25_fu_1961_p4 = {{grp_fu_2714_p3[21:8]}};

assign tmp_26_fu_1982_p4 = {{grp_fu_2722_p3[21:8]}};

assign tmp_27_fu_2003_p4 = {{grp_fu_2730_p3[21:8]}};

assign tmp_29_fu_2042_p4 = {{grp_fu_2746_p3[21:8]}};

assign tmp_2_fu_1493_p4 = {{grp_fu_2530_p3[21:8]}};

assign tmp_30_fu_2063_p4 = {{grp_fu_2754_p3[21:8]}};

assign tmp_31_fu_2084_p4 = {{grp_fu_2762_p3[21:8]}};

assign tmp_32_fu_2105_p4 = {{grp_fu_2770_p3[21:8]}};

assign tmp_34_fu_2144_p4 = {{grp_fu_2786_p3[21:8]}};

assign tmp_35_fu_2165_p4 = {{grp_fu_2794_p3[21:8]}};

assign tmp_36_fu_2186_p4 = {{grp_fu_2802_p3[21:8]}};

assign tmp_37_fu_2207_p4 = {{grp_fu_2810_p3[21:8]}};

assign tmp_39_fu_2246_p4 = {{grp_fu_2826_p3[21:8]}};

assign tmp_40_fu_2267_p4 = {{grp_fu_2834_p3[21:8]}};

assign tmp_41_fu_2288_p4 = {{grp_fu_2842_p3[21:8]}};

assign tmp_42_fu_2309_p4 = {{grp_fu_2850_p3[21:8]}};

assign tmp_44_fu_2348_p4 = {{grp_fu_2866_p3[21:8]}};

assign tmp_45_fu_2369_p4 = {{grp_fu_2874_p3[21:8]}};

assign tmp_46_fu_2390_p4 = {{grp_fu_2882_p3[21:8]}};

assign tmp_47_fu_2411_p4 = {{grp_fu_2890_p3[21:8]}};

assign tmp_49_fu_2452_p4 = {{grp_fu_2906_p3[21:8]}};

assign tmp_4_fu_1532_p4 = {{grp_fu_2546_p3[21:8]}};

assign tmp_50_fu_2507_p3 = add_ln703_fu_2495_p2[32'd13];

assign tmp_5_fu_1553_p4 = {{grp_fu_2554_p3[21:8]}};

assign tmp_6_fu_1574_p4 = {{grp_fu_2562_p3[21:8]}};

assign tmp_7_fu_1595_p4 = {{grp_fu_2570_p3[21:8]}};

assign tmp_9_fu_1634_p4 = {{grp_fu_2586_p3[21:8]}};

assign tmp_s_fu_1472_p4 = {{mul_ln708_fu_2524_p2[21:8]}};

assign trunc_ln708_s_fu_2469_p4 = {{grp_fu_2914_p3[21:8]}};

assign trunc_ln_fu_2482_p4 = {{grp_fu_2914_p3[20:8]}};

assign zext_ln14_fu_1455_p1 = i_0_reg_1232;

always @ (posedge ap_clk) begin
    zext_ln14_reg_3182[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln14_reg_3182_pp0_iter1_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln14_reg_3182_pp0_iter2_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln14_reg_3182_pp0_iter3_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln14_reg_3182_pp0_iter4_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln14_reg_3182_pp0_iter5_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln14_reg_3182_pp0_iter6_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln14_reg_3182_pp0_iter7_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln14_reg_3182_pp0_iter8_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln14_reg_3182_pp0_iter9_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln14_reg_3182_pp0_iter10_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
end

endmodule //dense_2
