<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.2 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml LAB2.twx LAB2.ncd -o LAB2.twr LAB2.pcf -ucf LAB2.ucf

</twCmdLine><twDesign>LAB2.ncd</twDesign><twDesignPath>LAB2.ncd</twDesignPath><twPCF>LAB2.pcf</twPCF><twPcfPath>LAB2.pcf</twPcfPath><twDevInfo arch="spartan3a" pkg="ft256"><twDevName>xc3s400a</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.42 2011-06-20</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="3">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="4">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="5">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_Clk&quot; = PERIOD &quot;TNM_Clk&quot; 16 MHz HIGH 50%;" ScopeName="">TS_Clk = PERIOD TIMEGRP &quot;TNM_Clk&quot; 16 MHz HIGH 50%;</twConstName><twItemCnt>1225089553</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9629</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>61.524</twMinPer></twConstHead><twPathRptBanner iPaths="2747" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu0_ialu_Result1_11 (SLICE_X28Y22.SR), 2747 paths
</twPathRptBanner><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.488</twSlack><twSrc BELType="FF">cpu0_alu_op2_24</twSrc><twDest BELType="FF">cpu0_ialu_Result1_11</twDest><twTotPathDel>30.659</twTotPathDel><twClkSkew dest = "0.562" src = "0.665">0.103</twClkSkew><twDelConst>31.250</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cpu0_alu_op2_24</twSrc><twDest BELType='FF'>cpu0_ialu_Result1_11</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X25Y57.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="31.250">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X25Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>cpu0_alu_op2&lt;25&gt;</twComp><twBEL>cpu0_alu_op2_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.642</twDelInfo><twComp>cpu0_alu_op2&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y19.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_lut&lt;2&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;2&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y21.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu0_alu_op2_31_2</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y6.G4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">3.682</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0030</twComp><twBEL>cpu0_ialu_Result1_cmp_eq002911</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.G2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>cpu0_ialu_N221</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;22&gt;407</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00292</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y20.G1</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.391</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0029</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y20.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_lut&lt;5&gt;</twBEL><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y16.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>N707</twComp><twBEL>cpu0_ialu_Result1_or000538_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y13.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>N707</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_N23</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>cpu0_ialu_N23</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N51</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>cpu0_ialu_N45</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cpu0_ialu_N51</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;141</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y17.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>cpu0_ialu_N51</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N78</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y17.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cpu0_ialu_N72</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y17.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cpu0_ialu_N78</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;231</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>cpu0_ialu_N78</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N115</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;301</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y16.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>cpu0_ialu_N99</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_N114</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;321</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>cpu0_ialu_N105</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sleep_i&lt;0&gt;</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;352</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>cpu0_ialu_N113</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>cpu0_ialu_Result1&lt;11&gt;</twComp><twBEL>cpu0_ialu_Result1_11</twBEL></twPathDel><twLogDel>11.759</twLogDel><twRouteDel>18.900</twRouteDel><twTotDel>30.659</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.691</twSlack><twSrc BELType="FF">cpu0_alu_op2_24</twSrc><twDest BELType="FF">cpu0_ialu_Result1_11</twDest><twTotPathDel>30.456</twTotPathDel><twClkSkew dest = "0.562" src = "0.665">0.103</twClkSkew><twDelConst>31.250</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cpu0_alu_op2_24</twSrc><twDest BELType='FF'>cpu0_ialu_Result1_11</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X25Y57.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="31.250">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X25Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>cpu0_alu_op2&lt;25&gt;</twComp><twBEL>cpu0_alu_op2_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.642</twDelInfo><twComp>cpu0_alu_op2&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y19.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_lut&lt;2&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;2&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y21.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu0_alu_op2_31_2</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y6.G4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">3.682</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0030</twComp><twBEL>cpu0_ialu_Result1_cmp_eq002911</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y6.F3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>cpu0_ialu_N221</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y6.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0030</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00301</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y20.F1</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.313</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0030</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y20.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_lut&lt;4&gt;</twBEL><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y16.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>N707</twComp><twBEL>cpu0_ialu_Result1_or000538_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y13.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>N707</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_N23</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>cpu0_ialu_N23</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N51</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>cpu0_ialu_N45</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cpu0_ialu_N51</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;141</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y17.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>cpu0_ialu_N51</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N78</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y17.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cpu0_ialu_N72</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y17.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cpu0_ialu_N78</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;231</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>cpu0_ialu_N78</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N115</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;301</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y16.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>cpu0_ialu_N99</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_N114</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;321</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>cpu0_ialu_N105</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sleep_i&lt;0&gt;</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;352</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>cpu0_ialu_N113</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>cpu0_ialu_Result1&lt;11&gt;</twComp><twBEL>cpu0_ialu_Result1_11</twBEL></twPathDel><twLogDel>11.712</twLogDel><twRouteDel>18.744</twRouteDel><twTotDel>30.456</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.793</twSlack><twSrc BELType="FF">cpu0_alu_op2_23</twSrc><twDest BELType="FF">cpu0_ialu_Result1_11</twDest><twTotPathDel>30.328</twTotPathDel><twClkSkew dest = "0.562" src = "0.691">0.129</twClkSkew><twDelConst>31.250</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cpu0_alu_op2_23</twSrc><twDest BELType='FF'>cpu0_ialu_Result1_11</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X22Y60.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="31.250">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X22Y60.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>cpu0_alu_op2&lt;23&gt;</twComp><twBEL>cpu0_alu_op2_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y22.F2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.672</twDelInfo><twComp>cpu0_alu_op2&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y22.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;1&gt;</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00431_wg_lut&lt;0&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;0&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;2&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y25.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu0_alu_op2_31_1</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y7.G4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">3.167</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y7.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0069</twComp><twBEL>cpu0_ialu_Result1_cmp_eq006911</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y6.F3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.004</twDelInfo><twComp>cpu0_ialu_N218</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y6.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>N853</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;21&gt;1_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y7.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N853</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y7.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_N57</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y7.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>cpu0_ialu_N69</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y7.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_N57</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;23&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y9.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>cpu0_ialu_N57</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_N42</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;25&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y13.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>cpu0_ialu_N42</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_N23</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;29&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y13.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>cpu0_ialu_N18</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_N23</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>cpu0_ialu_N23</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N51</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>cpu0_ialu_N45</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cpu0_ialu_N51</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;141</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y17.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>cpu0_ialu_N51</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N78</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y17.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cpu0_ialu_N72</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y17.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cpu0_ialu_N78</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;231</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>cpu0_ialu_N78</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N115</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;301</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y16.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>cpu0_ialu_N99</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_N114</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;321</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>cpu0_ialu_N105</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sleep_i&lt;0&gt;</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;352</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>cpu0_ialu_N113</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>cpu0_ialu_Result1&lt;11&gt;</twComp><twBEL>cpu0_ialu_Result1_11</twBEL></twPathDel><twLogDel>12.782</twLogDel><twRouteDel>17.546</twRouteDel><twTotDel>30.328</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5687" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu0_ialu_Result1_19 (SLICE_X34Y30.SR), 5687 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.981</twSlack><twSrc BELType="FF">cpu0_alu_op2_24</twSrc><twDest BELType="FF">cpu0_ialu_Result1_19</twDest><twTotPathDel>30.198</twTotPathDel><twClkSkew dest = "0.594" src = "0.665">0.071</twClkSkew><twDelConst>31.250</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cpu0_alu_op2_24</twSrc><twDest BELType='FF'>cpu0_ialu_Result1_19</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X25Y57.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="31.250">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X25Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>cpu0_alu_op2&lt;25&gt;</twComp><twBEL>cpu0_alu_op2_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.642</twDelInfo><twComp>cpu0_alu_op2&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y19.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_lut&lt;2&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;2&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y21.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu0_alu_op2_31_2</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y6.G4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">3.682</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0030</twComp><twBEL>cpu0_ialu_Result1_cmp_eq002911</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.G2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>cpu0_ialu_N221</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;22&gt;407</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00292</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y20.G1</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.391</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0029</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y20.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_lut&lt;5&gt;</twBEL><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y16.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>N707</twComp><twBEL>cpu0_ialu_Result1_or000538_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y13.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>N707</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_N23</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>cpu0_ialu_N23</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N51</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>cpu0_ialu_N45</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cpu0_ialu_N51</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;141</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y17.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>cpu0_ialu_N51</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N78</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y17.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cpu0_ialu_N72</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y17.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cpu0_ialu_N78</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;231</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y23.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>cpu0_ialu_N78</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;18&gt;456</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;261</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y21.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>cpu0_ialu_N86</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y21.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;19&gt;460</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;19&gt;460</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.060</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;19&gt;460</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y30.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>cpu0_ialu_Result1&lt;19&gt;</twComp><twBEL>cpu0_ialu_Result1_19</twBEL></twPathDel><twLogDel>11.096</twLogDel><twRouteDel>19.102</twRouteDel><twTotDel>30.198</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.184</twSlack><twSrc BELType="FF">cpu0_alu_op2_24</twSrc><twDest BELType="FF">cpu0_ialu_Result1_19</twDest><twTotPathDel>29.995</twTotPathDel><twClkSkew dest = "0.594" src = "0.665">0.071</twClkSkew><twDelConst>31.250</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cpu0_alu_op2_24</twSrc><twDest BELType='FF'>cpu0_ialu_Result1_19</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X25Y57.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="31.250">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X25Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>cpu0_alu_op2&lt;25&gt;</twComp><twBEL>cpu0_alu_op2_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.642</twDelInfo><twComp>cpu0_alu_op2&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y19.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_lut&lt;2&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;2&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y21.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu0_alu_op2_31_2</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y6.G4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">3.682</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0030</twComp><twBEL>cpu0_ialu_Result1_cmp_eq002911</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y6.F3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>cpu0_ialu_N221</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y6.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0030</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00301</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y20.F1</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.313</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0030</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y20.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_lut&lt;4&gt;</twBEL><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y16.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>N707</twComp><twBEL>cpu0_ialu_Result1_or000538_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y13.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>N707</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_N23</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>cpu0_ialu_N23</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N51</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>cpu0_ialu_N45</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cpu0_ialu_N51</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;141</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y17.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>cpu0_ialu_N51</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N78</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y17.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cpu0_ialu_N72</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y17.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cpu0_ialu_N78</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;231</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y23.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>cpu0_ialu_N78</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;18&gt;456</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;261</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y21.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>cpu0_ialu_N86</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y21.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;19&gt;460</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;19&gt;460</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.060</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;19&gt;460</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y30.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>cpu0_ialu_Result1&lt;19&gt;</twComp><twBEL>cpu0_ialu_Result1_19</twBEL></twPathDel><twLogDel>11.049</twLogDel><twRouteDel>18.946</twRouteDel><twTotDel>29.995</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.286</twSlack><twSrc BELType="FF">cpu0_alu_op2_23</twSrc><twDest BELType="FF">cpu0_ialu_Result1_19</twDest><twTotPathDel>29.867</twTotPathDel><twClkSkew dest = "0.594" src = "0.691">0.097</twClkSkew><twDelConst>31.250</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cpu0_alu_op2_23</twSrc><twDest BELType='FF'>cpu0_ialu_Result1_19</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X22Y60.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="31.250">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X22Y60.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>cpu0_alu_op2&lt;23&gt;</twComp><twBEL>cpu0_alu_op2_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y22.F2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.672</twDelInfo><twComp>cpu0_alu_op2&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y22.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;1&gt;</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00431_wg_lut&lt;0&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;0&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;2&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y25.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu0_alu_op2_31_1</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y7.G4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">3.167</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y7.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0069</twComp><twBEL>cpu0_ialu_Result1_cmp_eq006911</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y6.F3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.004</twDelInfo><twComp>cpu0_ialu_N218</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y6.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>N853</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;21&gt;1_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y7.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N853</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y7.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_N57</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y7.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>cpu0_ialu_N69</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y7.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_N57</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;23&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y9.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>cpu0_ialu_N57</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_N42</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;25&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y13.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>cpu0_ialu_N42</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_N23</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;29&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y13.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>cpu0_ialu_N18</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_N23</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>cpu0_ialu_N23</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N51</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>cpu0_ialu_N45</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cpu0_ialu_N51</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;141</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y17.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>cpu0_ialu_N51</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N78</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y17.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cpu0_ialu_N72</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y17.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cpu0_ialu_N78</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;231</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y23.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>cpu0_ialu_N78</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;18&gt;456</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;261</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y21.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>cpu0_ialu_N86</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y21.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;19&gt;460</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;19&gt;460</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.060</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;19&gt;460</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y30.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>cpu0_ialu_Result1&lt;19&gt;</twComp><twBEL>cpu0_ialu_Result1_19</twBEL></twPathDel><twLogDel>12.119</twLogDel><twRouteDel>17.748</twRouteDel><twTotDel>29.867</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2747" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu0_ialu_Result1_10 (SLICE_X26Y25.SR), 2747 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.036</twSlack><twSrc BELType="FF">cpu0_alu_op2_24</twSrc><twDest BELType="FF">cpu0_ialu_Result1_10</twDest><twTotPathDel>30.117</twTotPathDel><twClkSkew dest = "0.568" src = "0.665">0.097</twClkSkew><twDelConst>31.250</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cpu0_alu_op2_24</twSrc><twDest BELType='FF'>cpu0_ialu_Result1_10</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X25Y57.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="31.250">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X25Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>cpu0_alu_op2&lt;25&gt;</twComp><twBEL>cpu0_alu_op2_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.642</twDelInfo><twComp>cpu0_alu_op2&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y19.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_lut&lt;2&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;2&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y21.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu0_alu_op2_31_2</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y6.G4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">3.682</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0030</twComp><twBEL>cpu0_ialu_Result1_cmp_eq002911</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y7.G2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>cpu0_ialu_N221</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y7.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;22&gt;407</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00292</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y20.G1</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.391</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0029</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y20.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_lut&lt;5&gt;</twBEL><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y16.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>N707</twComp><twBEL>cpu0_ialu_Result1_or000538_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y13.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>N707</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_N23</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>cpu0_ialu_N23</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N51</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>cpu0_ialu_N45</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cpu0_ialu_N51</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;141</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y17.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>cpu0_ialu_N51</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N78</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y17.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cpu0_ialu_N72</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y17.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cpu0_ialu_N78</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;231</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>cpu0_ialu_N78</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N115</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;301</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y16.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>cpu0_ialu_N99</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_N114</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;321</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>cpu0_ialu_N105</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sleep_i&lt;0&gt;</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;352</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y25.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>cpu0_ialu_N113</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y25.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>cpu0_ialu_Result1&lt;10&gt;</twComp><twBEL>cpu0_ialu_Result1_10</twBEL></twPathDel><twLogDel>11.759</twLogDel><twRouteDel>18.358</twRouteDel><twTotDel>30.117</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.239</twSlack><twSrc BELType="FF">cpu0_alu_op2_24</twSrc><twDest BELType="FF">cpu0_ialu_Result1_10</twDest><twTotPathDel>29.914</twTotPathDel><twClkSkew dest = "0.568" src = "0.665">0.097</twClkSkew><twDelConst>31.250</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cpu0_alu_op2_24</twSrc><twDest BELType='FF'>cpu0_ialu_Result1_10</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X25Y57.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="31.250">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X25Y57.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>cpu0_alu_op2&lt;25&gt;</twComp><twBEL>cpu0_alu_op2_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.642</twDelInfo><twComp>cpu0_alu_op2&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y19.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_lut&lt;2&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;2&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y21.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu0_alu_op2_31_2</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y6.G4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">3.682</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00111_wg_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0030</twComp><twBEL>cpu0_ialu_Result1_cmp_eq002911</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y6.F3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>cpu0_ialu_N221</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y6.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0030</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00301</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y20.F1</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">2.313</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0030</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y20.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_lut&lt;4&gt;</twBEL><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y16.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>cpu0_ialu_Result1_mux0006&lt;0&gt;41_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y16.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>N707</twComp><twBEL>cpu0_ialu_Result1_or000538_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y13.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>N707</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_N23</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>cpu0_ialu_N23</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N51</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>cpu0_ialu_N45</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cpu0_ialu_N51</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;141</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y17.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>cpu0_ialu_N51</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N78</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y17.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cpu0_ialu_N72</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y17.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cpu0_ialu_N78</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;231</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>cpu0_ialu_N78</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N115</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;301</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y16.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>cpu0_ialu_N99</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_N114</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;321</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>cpu0_ialu_N105</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sleep_i&lt;0&gt;</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;352</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y25.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>cpu0_ialu_N113</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y25.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>cpu0_ialu_Result1&lt;10&gt;</twComp><twBEL>cpu0_ialu_Result1_10</twBEL></twPathDel><twLogDel>11.712</twLogDel><twRouteDel>18.202</twRouteDel><twTotDel>29.914</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.341</twSlack><twSrc BELType="FF">cpu0_alu_op2_23</twSrc><twDest BELType="FF">cpu0_ialu_Result1_10</twDest><twTotPathDel>29.786</twTotPathDel><twClkSkew dest = "0.568" src = "0.691">0.123</twClkSkew><twDelConst>31.250</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>cpu0_alu_op2_23</twSrc><twDest BELType='FF'>cpu0_ialu_Result1_10</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X22Y60.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="31.250">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X22Y60.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>cpu0_alu_op2&lt;23&gt;</twComp><twBEL>cpu0_alu_op2_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y22.F2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.672</twDelInfo><twComp>cpu0_alu_op2&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y22.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;1&gt;</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00431_wg_lut&lt;0&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;0&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;2&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y25.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu0_alu_op2_31_1</twComp><twBEL>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y7.G4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">3.167</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq00431_wg_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y7.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_Result1_cmp_eq0069</twComp><twBEL>cpu0_ialu_Result1_cmp_eq006911</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y6.F3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.004</twDelInfo><twComp>cpu0_ialu_N218</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y6.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>N853</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;21&gt;1_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y7.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N853</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y7.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_N57</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y7.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>cpu0_ialu_N69</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y7.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_N57</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;23&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y9.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>cpu0_ialu_N57</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_N42</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;25&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y13.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>cpu0_ialu_N42</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y13.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_N23</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;29&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y13.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>cpu0_ialu_N18</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y13.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_N23</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>cpu0_ialu_N23</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N51</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>cpu0_ialu_N45</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cpu0_ialu_N51</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;141</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y17.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>cpu0_ialu_N51</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y17.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N78</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y17.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cpu0_ialu_N72</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y17.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>cpu0_ialu_N78</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;231</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>cpu0_ialu_N78</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_N115</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;301</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y16.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>cpu0_ialu_N99</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y16.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_N114</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;321</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y23.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>cpu0_ialu_N105</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y23.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/sleep_i&lt;0&gt;</twComp><twBEL>cpu0_ialu_Result1_mux0006&lt;10&gt;352</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y25.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>cpu0_ialu_N113</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y25.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>cpu0_ialu_Result1&lt;10&gt;</twComp><twBEL>cpu0_ialu_Result1_10</twBEL></twPathDel><twLogDel>12.782</twLogDel><twRouteDel>17.004</twRouteDel><twTotDel>29.786</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Clk = PERIOD TIMEGRP &quot;TNM_Clk&quot; 16 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (SLICE_X12Y30.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.658</twSlack><twSrc BELType="FF">mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/Set_DFF.PC_IF_DFF</twSrc><twDest BELType="FF">mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1</twDest><twTotPathDel>0.707</twTotPathDel><twClkSkew dest = "0.297" src = "0.248">-0.049</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/Set_DFF.PC_IF_DFF</twSrc><twDest BELType='FF'>mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y29.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/pc_I</twComp><twBEL>mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/Set_DFF.PC_IF_DFF</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y30.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.389</twDelInfo><twComp>mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/pc_I</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y30.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I&lt;26&gt;</twComp><twBEL>mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>0.389</twRouteDel><twTotDel>0.707</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>45.0</twPctLog><twPctRoute>55.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar4.SLICEM_F (SLICE_X4Y16.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.696</twSlack><twSrc BELType="FF">mcs0/U0/iomodule_0/write_data_5</twSrc><twDest BELType="RAM">mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar4.SLICEM_F</twDest><twTotPathDel>0.703</twTotPathDel><twClkSkew dest = "0.025" src = "0.018">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mcs0/U0/iomodule_0/write_data_5</twSrc><twDest BELType='RAM'>mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar4.SLICEM_F</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X5Y19.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>mcs0/U0/iomodule_0/write_data&lt;13&gt;</twComp><twBEL>mcs0/U0/iomodule_0/write_data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y16.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.365</twDelInfo><twComp>mcs0/U0/iomodule_0/write_data&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y16.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/intr_addr_i&lt;3&gt;</twComp><twBEL>mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar4.SLICEM_F</twBEL></twPathDel><twLogDel>0.338</twLogDel><twRouteDel>0.365</twRouteDel><twTotDel>0.703</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar4.SLICEM_G (SLICE_X4Y16.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.696</twSlack><twSrc BELType="FF">mcs0/U0/iomodule_0/write_data_5</twSrc><twDest BELType="RAM">mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar4.SLICEM_G</twDest><twTotPathDel>0.703</twTotPathDel><twClkSkew dest = "0.025" src = "0.018">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mcs0/U0/iomodule_0/write_data_5</twSrc><twDest BELType='RAM'>mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar4.SLICEM_G</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X5Y19.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>mcs0/U0/iomodule_0/write_data&lt;13&gt;</twComp><twBEL>mcs0/U0/iomodule_0/write_data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y16.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.365</twDelInfo><twComp>mcs0/U0/iomodule_0/write_data&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y16.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/intr_addr_i&lt;3&gt;</twComp><twBEL>mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar4.SLICEM_G</twBEL></twPathDel><twLogDel>0.338</twLogDel><twRouteDel>0.365</twRouteDel><twTotDel>0.703</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="31"><twPinLimitBanner>Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP &quot;TNM_Clk&quot; 16 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="32" type="MINPERIOD" name="" slack="58.929" period="62.500" constraintValue="62.500" deviceLimit="3.571" freqLimit="280.034" physResource="mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA" logResource="mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA" locationPin="RAMB16_X0Y5.CLKA" clockNet="Clk_BUFGP"/><twPinLimit anchorID="33" type="MINPERIOD" name="" slack="58.929" period="62.500" constraintValue="62.500" deviceLimit="3.571" freqLimit="280.034" physResource="mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB" logResource="mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB" locationPin="RAMB16_X0Y5.CLKB" clockNet="Clk_BUFGP"/><twPinLimit anchorID="34" type="MINPERIOD" name="" slack="58.929" period="62.500" constraintValue="62.500" deviceLimit="3.571" freqLimit="280.034" physResource="mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA" logResource="mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA" locationPin="RAMB16_X1Y1.CLKA" clockNet="Clk_BUFGP"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="35">0</twUnmetConstCnt><twDataSheet anchorID="36" twNameLen="15"><twClk2SUList anchorID="37" twDestWidth="3"><twDest>Clk</twDest><twClk2SU><twSrc>Clk</twSrc><twRiseRise>21.859</twRiseRise><twFallRise>30.762</twFallRise><twRiseFall>21.549</twRiseFall><twFallFall>27.294</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="38"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1225089553</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>28348</twConnCnt></twConstCov><twStats anchorID="39"><twMinPer>61.524</twMinPer><twFootnote number="1" /><twMaxFreq>16.254</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Nov 14 01:30:00 2013 </twTimestamp></twFoot><twClientInfo anchorID="40"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 267 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
