<stg><name>fir_Pipeline_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %reg_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %reg_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %reg_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %reg_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_4"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %reg_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_5"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %reg_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_6"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %reg_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_7"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %reg_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_8"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i4 0, i4 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
memset.loop:0 %p_load = load i4 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop:1 %exitcond102 = icmp_eq  i4 %p_load, i4 10

]]></Node>
<StgValue><ssdm name="exitcond102"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop:2 %empty_11 = add i4 %p_load, i4 1

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:3 %br_ln0 = br i1 %exitcond102, void %memset.loop.split, void %shift_loop.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop.split:0 %specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln9"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop.split:1 %speclooptripcount_ln9 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln9"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
memset.loop.split:2 %switch_ln0 = switch i4 %p_load, void %.case.9, i4 0, void %.case.0, i4 1, void %.case.1, i4 2, void %.case.2, i4 3, void %.case.3, i4 4, void %.case.4, i4 5, void %.case.5, i4 6, void %.case.6, i4 7, void %.case.7, i4 8, void %memset.loop.split..exit_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
<literal name="p_load" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
memset.loop.split..exit_crit_edge:0 %store_ln9 = store i32 0, i32 %reg_8

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
<literal name="p_load" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split..exit_crit_edge:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
<literal name="p_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.case.7:0 %store_ln9 = store i32 0, i32 %reg_7

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
<literal name="p_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.case.7:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
<literal name="p_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.case.6:0 %store_ln9 = store i32 0, i32 %reg_6

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
<literal name="p_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.case.6:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
<literal name="p_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.case.5:0 %store_ln9 = store i32 0, i32 %reg_5

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
<literal name="p_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
.case.5:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
<literal name="p_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.case.4:0 %store_ln9 = store i32 0, i32 %reg_4

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
<literal name="p_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
.case.4:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
<literal name="p_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.case.3:0 %store_ln9 = store i32 0, i32 %reg_3

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
<literal name="p_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.case.3:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
<literal name="p_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.case.2:0 %store_ln9 = store i32 0, i32 %reg_2

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
<literal name="p_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
.case.2:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
<literal name="p_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.case.1:0 %store_ln9 = store i32 0, i32 %reg_1

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
<literal name="p_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
.case.1:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
<literal name="p_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.case.0:0 %store_ln9 = store i32 0, i32 %reg

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
<literal name="p_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
.case.0:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
<literal name="p_load" val="!0"/>
<literal name="p_load" val="!1"/>
<literal name="p_load" val="!2"/>
<literal name="p_load" val="!3"/>
<literal name="p_load" val="!4"/>
<literal name="p_load" val="!5"/>
<literal name="p_load" val="!6"/>
<literal name="p_load" val="!7"/>
<literal name="p_load" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.case.9:0 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.exit:0 %store_ln0 = store i4 %empty_11, i4 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
.exit:1 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
shift_loop.preheader.exitStub:0 %reg_load = load i32 %reg

]]></Node>
<StgValue><ssdm name="reg_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
shift_loop.preheader.exitStub:1 %reg_1_load = load i32 %reg_1

]]></Node>
<StgValue><ssdm name="reg_1_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
shift_loop.preheader.exitStub:2 %reg_2_load = load i32 %reg_2

]]></Node>
<StgValue><ssdm name="reg_2_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
shift_loop.preheader.exitStub:3 %reg_3_load = load i32 %reg_3

]]></Node>
<StgValue><ssdm name="reg_3_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
shift_loop.preheader.exitStub:4 %reg_4_load = load i32 %reg_4

]]></Node>
<StgValue><ssdm name="reg_4_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
shift_loop.preheader.exitStub:5 %reg_5_load = load i32 %reg_5

]]></Node>
<StgValue><ssdm name="reg_5_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
shift_loop.preheader.exitStub:6 %reg_6_load = load i32 %reg_6

]]></Node>
<StgValue><ssdm name="reg_6_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
shift_loop.preheader.exitStub:7 %reg_7_load = load i32 %reg_7

]]></Node>
<StgValue><ssdm name="reg_7_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
shift_loop.preheader.exitStub:8 %reg_8_load = load i32 %reg_8

]]></Node>
<StgValue><ssdm name="reg_8_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
shift_loop.preheader.exitStub:9 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %reg_8_out, i32 %reg_8_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
shift_loop.preheader.exitStub:10 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %reg_7_out, i32 %reg_7_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
shift_loop.preheader.exitStub:11 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %reg_6_out, i32 %reg_6_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
shift_loop.preheader.exitStub:12 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %reg_5_out, i32 %reg_5_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
shift_loop.preheader.exitStub:13 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %reg_4_out, i32 %reg_4_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
shift_loop.preheader.exitStub:14 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %reg_3_out, i32 %reg_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
shift_loop.preheader.exitStub:15 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %reg_2_out, i32 %reg_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
shift_loop.preheader.exitStub:16 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %reg_1_out, i32 %reg_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
shift_loop.preheader.exitStub:17 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %reg_out, i32 %reg_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0">
<![CDATA[
shift_loop.preheader.exitStub:18 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="69" name="reg_8_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="reg_8_out"/></StgValue>
</port>
<port id="70" name="reg_7_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="reg_7_out"/></StgValue>
</port>
<port id="71" name="reg_6_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="reg_6_out"/></StgValue>
</port>
<port id="72" name="reg_5_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="reg_5_out"/></StgValue>
</port>
<port id="73" name="reg_4_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="reg_4_out"/></StgValue>
</port>
<port id="74" name="reg_3_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="reg_3_out"/></StgValue>
</port>
<port id="75" name="reg_2_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="reg_2_out"/></StgValue>
</port>
<port id="76" name="reg_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="reg_1_out"/></StgValue>
</port>
<port id="77" name="reg_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="reg_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="79" from="StgValue_78" to="empty" fromId="78" toId="4">
</dataflow>
<dataflow id="80" from="StgValue_78" to="reg" fromId="78" toId="5">
</dataflow>
<dataflow id="81" from="StgValue_78" to="reg_1" fromId="78" toId="6">
</dataflow>
<dataflow id="82" from="StgValue_78" to="reg_2" fromId="78" toId="7">
</dataflow>
<dataflow id="83" from="StgValue_78" to="reg_3" fromId="78" toId="8">
</dataflow>
<dataflow id="84" from="StgValue_78" to="reg_4" fromId="78" toId="9">
</dataflow>
<dataflow id="85" from="StgValue_78" to="reg_5" fromId="78" toId="10">
</dataflow>
<dataflow id="86" from="StgValue_78" to="reg_6" fromId="78" toId="11">
</dataflow>
<dataflow id="87" from="StgValue_78" to="reg_7" fromId="78" toId="12">
</dataflow>
<dataflow id="88" from="StgValue_78" to="reg_8" fromId="78" toId="13">
</dataflow>
<dataflow id="90" from="StgValue_89" to="store_ln0" fromId="89" toId="14">
</dataflow>
<dataflow id="91" from="empty" to="store_ln0" fromId="4" toId="14">
</dataflow>
<dataflow id="92" from="empty" to="p_load" fromId="4" toId="16">
</dataflow>
<dataflow id="93" from="p_load" to="exitcond102" fromId="16" toId="17">
</dataflow>
<dataflow id="95" from="StgValue_94" to="exitcond102" fromId="94" toId="17">
</dataflow>
<dataflow id="96" from="p_load" to="empty_11" fromId="16" toId="18">
</dataflow>
<dataflow id="98" from="StgValue_97" to="empty_11" fromId="97" toId="18">
</dataflow>
<dataflow id="99" from="exitcond102" to="br_ln0" fromId="17" toId="19">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecPipeline" to="specpipeline_ln9" fromId="100" toId="20">
</dataflow>
<dataflow id="103" from="StgValue_102" to="specpipeline_ln9" fromId="102" toId="20">
</dataflow>
<dataflow id="105" from="StgValue_104" to="specpipeline_ln9" fromId="104" toId="20">
</dataflow>
<dataflow id="106" from="StgValue_104" to="specpipeline_ln9" fromId="104" toId="20">
</dataflow>
<dataflow id="107" from="StgValue_104" to="specpipeline_ln9" fromId="104" toId="20">
</dataflow>
<dataflow id="109" from="empty" to="specpipeline_ln9" fromId="108" toId="20">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln9" fromId="110" toId="21">
</dataflow>
<dataflow id="113" from="StgValue_112" to="speclooptripcount_ln9" fromId="112" toId="21">
</dataflow>
<dataflow id="114" from="StgValue_112" to="speclooptripcount_ln9" fromId="112" toId="21">
</dataflow>
<dataflow id="115" from="StgValue_112" to="speclooptripcount_ln9" fromId="112" toId="21">
</dataflow>
<dataflow id="116" from="p_load" to="switch_ln0" fromId="16" toId="22">
</dataflow>
<dataflow id="117" from="StgValue_89" to="switch_ln0" fromId="89" toId="22">
</dataflow>
<dataflow id="118" from="StgValue_97" to="switch_ln0" fromId="97" toId="22">
</dataflow>
<dataflow id="120" from="StgValue_119" to="switch_ln0" fromId="119" toId="22">
</dataflow>
<dataflow id="122" from="StgValue_121" to="switch_ln0" fromId="121" toId="22">
</dataflow>
<dataflow id="124" from="StgValue_123" to="switch_ln0" fromId="123" toId="22">
</dataflow>
<dataflow id="126" from="StgValue_125" to="switch_ln0" fromId="125" toId="22">
</dataflow>
<dataflow id="128" from="StgValue_127" to="switch_ln0" fromId="127" toId="22">
</dataflow>
<dataflow id="130" from="StgValue_129" to="switch_ln0" fromId="129" toId="22">
</dataflow>
<dataflow id="132" from="StgValue_131" to="switch_ln0" fromId="131" toId="22">
</dataflow>
<dataflow id="133" from="StgValue_104" to="store_ln9" fromId="104" toId="23">
</dataflow>
<dataflow id="134" from="reg_8" to="store_ln9" fromId="13" toId="23">
</dataflow>
<dataflow id="135" from="StgValue_104" to="store_ln9" fromId="104" toId="25">
</dataflow>
<dataflow id="136" from="reg_7" to="store_ln9" fromId="12" toId="25">
</dataflow>
<dataflow id="137" from="StgValue_104" to="store_ln9" fromId="104" toId="27">
</dataflow>
<dataflow id="138" from="reg_6" to="store_ln9" fromId="11" toId="27">
</dataflow>
<dataflow id="139" from="StgValue_104" to="store_ln9" fromId="104" toId="29">
</dataflow>
<dataflow id="140" from="reg_5" to="store_ln9" fromId="10" toId="29">
</dataflow>
<dataflow id="141" from="StgValue_104" to="store_ln9" fromId="104" toId="31">
</dataflow>
<dataflow id="142" from="reg_4" to="store_ln9" fromId="9" toId="31">
</dataflow>
<dataflow id="143" from="StgValue_104" to="store_ln9" fromId="104" toId="33">
</dataflow>
<dataflow id="144" from="reg_3" to="store_ln9" fromId="8" toId="33">
</dataflow>
<dataflow id="145" from="StgValue_104" to="store_ln9" fromId="104" toId="35">
</dataflow>
<dataflow id="146" from="reg_2" to="store_ln9" fromId="7" toId="35">
</dataflow>
<dataflow id="147" from="StgValue_104" to="store_ln9" fromId="104" toId="37">
</dataflow>
<dataflow id="148" from="reg_1" to="store_ln9" fromId="6" toId="37">
</dataflow>
<dataflow id="149" from="StgValue_104" to="store_ln9" fromId="104" toId="39">
</dataflow>
<dataflow id="150" from="reg" to="store_ln9" fromId="5" toId="39">
</dataflow>
<dataflow id="151" from="empty_11" to="store_ln0" fromId="18" toId="42">
</dataflow>
<dataflow id="152" from="empty" to="store_ln0" fromId="4" toId="42">
</dataflow>
<dataflow id="153" from="reg" to="reg_load" fromId="5" toId="44">
</dataflow>
<dataflow id="154" from="reg_1" to="reg_1_load" fromId="6" toId="45">
</dataflow>
<dataflow id="155" from="reg_2" to="reg_2_load" fromId="7" toId="46">
</dataflow>
<dataflow id="156" from="reg_3" to="reg_3_load" fromId="8" toId="47">
</dataflow>
<dataflow id="157" from="reg_4" to="reg_4_load" fromId="9" toId="48">
</dataflow>
<dataflow id="158" from="reg_5" to="reg_5_load" fromId="10" toId="49">
</dataflow>
<dataflow id="159" from="reg_6" to="reg_6_load" fromId="11" toId="50">
</dataflow>
<dataflow id="160" from="reg_7" to="reg_7_load" fromId="12" toId="51">
</dataflow>
<dataflow id="161" from="reg_8" to="reg_8_load" fromId="13" toId="52">
</dataflow>
<dataflow id="163" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="162" toId="53">
</dataflow>
<dataflow id="164" from="reg_8_out" to="write_ln0" fromId="69" toId="53">
</dataflow>
<dataflow id="165" from="reg_8_load" to="write_ln0" fromId="52" toId="53">
</dataflow>
<dataflow id="166" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="162" toId="54">
</dataflow>
<dataflow id="167" from="reg_7_out" to="write_ln0" fromId="70" toId="54">
</dataflow>
<dataflow id="168" from="reg_7_load" to="write_ln0" fromId="51" toId="54">
</dataflow>
<dataflow id="169" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="162" toId="55">
</dataflow>
<dataflow id="170" from="reg_6_out" to="write_ln0" fromId="71" toId="55">
</dataflow>
<dataflow id="171" from="reg_6_load" to="write_ln0" fromId="50" toId="55">
</dataflow>
<dataflow id="172" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="162" toId="56">
</dataflow>
<dataflow id="173" from="reg_5_out" to="write_ln0" fromId="72" toId="56">
</dataflow>
<dataflow id="174" from="reg_5_load" to="write_ln0" fromId="49" toId="56">
</dataflow>
<dataflow id="175" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="162" toId="57">
</dataflow>
<dataflow id="176" from="reg_4_out" to="write_ln0" fromId="73" toId="57">
</dataflow>
<dataflow id="177" from="reg_4_load" to="write_ln0" fromId="48" toId="57">
</dataflow>
<dataflow id="178" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="162" toId="58">
</dataflow>
<dataflow id="179" from="reg_3_out" to="write_ln0" fromId="74" toId="58">
</dataflow>
<dataflow id="180" from="reg_3_load" to="write_ln0" fromId="47" toId="58">
</dataflow>
<dataflow id="181" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="162" toId="59">
</dataflow>
<dataflow id="182" from="reg_2_out" to="write_ln0" fromId="75" toId="59">
</dataflow>
<dataflow id="183" from="reg_2_load" to="write_ln0" fromId="46" toId="59">
</dataflow>
<dataflow id="184" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="162" toId="60">
</dataflow>
<dataflow id="185" from="reg_1_out" to="write_ln0" fromId="76" toId="60">
</dataflow>
<dataflow id="186" from="reg_1_load" to="write_ln0" fromId="45" toId="60">
</dataflow>
<dataflow id="187" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="162" toId="61">
</dataflow>
<dataflow id="188" from="reg_out" to="write_ln0" fromId="77" toId="61">
</dataflow>
<dataflow id="189" from="reg_load" to="write_ln0" fromId="44" toId="61">
</dataflow>
<dataflow id="190" from="exitcond102" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="191" from="p_load" to="StgValue_2" fromId="16" toId="2">
</dataflow>
</dataflows>


</stg>
