From a62340a283516295a914dfb567d8063d1de4a7c8 Mon Sep 17 00:00:00 2001
From: Bo Yang <bo.yang@amlogic.com>
Date: Thu, 12 Mar 2015 15:34:02 +0800
Subject: [PATCH 5455/5965] PD#103677: g9bb: saradc: add saradc support for
 g9bb

support by sunny.luo@amlogic.com

Change-Id: I243cb9c2e3d5fe2a6949d3c5817289c08594433e
---
 arch/arm/configs/mesong9bb_defconfig      | 3 ++-
 drivers/amlogic/input/saradc/saradc.c     | 2 +-
 drivers/amlogic/input/saradc/saradc_reg.h | 4 ++--
 3 files changed, 5 insertions(+), 4 deletions(-)

diff --git a/arch/arm/configs/mesong9bb_defconfig b/arch/arm/configs/mesong9bb_defconfig
index abfc8c00feee..2d9d9febe562 100644
--- a/arch/arm/configs/mesong9bb_defconfig
+++ b/arch/arm/configs/mesong9bb_defconfig
@@ -156,7 +156,8 @@ CONFIG_RFKILL=y
 # CONFIG_OF_LM is not set
 # CONFIG_AML_RTC is not set
 CONFIG_I2C_AML=y
-# CONFIG_AM_INPUT is not set
+CONFIG_SARADC_AM=y
+CONFIG_NEW_AM_REMOTE=y
 CONFIG_MESON_CS_DCDC_REGULATOR=y
 CONFIG_AML_PMU=y
 CONFIG_AML1220=y
diff --git a/drivers/amlogic/input/saradc/saradc.c b/drivers/amlogic/input/saradc/saradc.c
index 546f3831e6a2..35e9e3b672a3 100755
--- a/drivers/amlogic/input/saradc/saradc.c
+++ b/drivers/amlogic/input/saradc/saradc.c
@@ -67,7 +67,7 @@ static void saradc_reset(void)
 {
 	int i;
 
-#ifdef CONFIG_ARCH_MESONG9TV
+#if defined(CONFIG_ARCH_MESONG9TV) || defined(CONFIG_ARCH_MESONG9BB)
 	set_sar_adc_clk();
 #endif
 
diff --git a/drivers/amlogic/input/saradc/saradc_reg.h b/drivers/amlogic/input/saradc/saradc_reg.h
index 82c46e36900d..6acdb53dfd53 100755
--- a/drivers/amlogic/input/saradc/saradc_reg.h
+++ b/drivers/amlogic/input/saradc/saradc_reg.h
@@ -8,7 +8,7 @@
 #define set_reg	aml_write_reg32
 #define get_reg	aml_read_reg32
 
-#if MESON_CPU_TYPE == MESON_CPU_TYPE_MESONG9TV
+#if (MESON_CPU_TYPE == MESON_CPU_TYPE_MESONG9TV) || (MESON_CPU_TYPE == MESON_CPU_TYPE_MESONG9BB)
 #define PP_SAR_ADC_REG0						P_AO_SAR_ADC_REG0
 #define PP_SAR_ADC_CHAN_LIST 			P_AO_SAR_ADC_CHAN_LIST
 #define PP_SAR_ADC_AVG_CNTL				P_AO_SAR_ADC_AVG_CNTL
@@ -222,7 +222,7 @@ enum {
 
 // REG10
 #if MESON_CPU_TYPE >= MESON_CPU_TYPE_MESON8
-#ifdef CONFIG_G9TV
+#if defined(CONFIG_ARCH_MESONG9TV) || defined(CONFIG_ARCH_MESONG9BB)
 #define enable_bandgap()    set_bits(P_AO_SAR_ADC_REG11, 1, 13, 1)
 #define disable_bandgap()   set_bits(P_AO_SAR_ADC_REG11, 0, 13, 1)
 #define set_trimming(x)     set_bits(P_AO_SAR_ADC_REG11, x, 14, 5)
-- 
2.19.0

