Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/lenovo/Desktop/study/ComputerOrganization/ISE/P7/P7_1.0/mips_tb_isim_beh.exe" -prj "C:/Users/lenovo/Desktop/study/ComputerOrganization/ISE/P7/P7_1.0/mips_tb_beh.prj" "work.mips_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/lenovo/Desktop/study/ComputerOrganization/ISE/P7/P7_1.0/XALU.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/study/ComputerOrganization/ISE/P7/P7_1.0/W_pipereg.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/study/ComputerOrganization/ISE/P7/P7_1.0/RF.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/study/ComputerOrganization/ISE/P7/P7_1.0/PC.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/study/ComputerOrganization/ISE/P7/P7_1.0/NPC.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/study/ComputerOrganization/ISE/P7/P7_1.0/M_pipereg.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/study/ComputerOrganization/ISE/P7/P7_1.0/LOAD.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/study/ComputerOrganization/ISE/P7/P7_1.0/IM.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/study/ComputerOrganization/ISE/P7/P7_1.0/E_pipereg.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/study/ComputerOrganization/ISE/P7/P7_1.0/EXT.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/study/ComputerOrganization/ISE/P7/P7_1.0/D_pipereg.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/study/ComputerOrganization/ISE/P7/P7_1.0/DM.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/study/ComputerOrganization/ISE/P7/P7_1.0/CTRL.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/study/ComputerOrganization/ISE/P7/P7_1.0/CP0.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/study/ComputerOrganization/ISE/P7/P7_1.0/CMP.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/study/ComputerOrganization/ISE/P7/P7_1.0/ALU.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/study/ComputerOrganization/ISE/P7/P7_1.0/ADD4.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/study/ComputerOrganization/ISE/P7/P7_1.0/TC0.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/study/ComputerOrganization/ISE/P7/P7_1.0/CPU.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/study/ComputerOrganization/ISE/P7/P7_1.0/BRIDGE.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/study/ComputerOrganization/ISE/P7/P7_1.0/mips.v" into library work
Analyzing Verilog file "C:/Users/lenovo/Desktop/study/ComputerOrganization/ISE/P7/P7_1.0/mips_tb.v" into library work
Analyzing Verilog file "F:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/lenovo/Desktop/study/ComputerOrganization/ISE/P7/P7_1.0/CPU.v" Line 85: Port ALUSrc1 is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/lenovo/Desktop/study/ComputerOrganization/ISE/P7/P7_1.0/CPU.v" Line 190: Port MemWr is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/lenovo/Desktop/study/ComputerOrganization/ISE/P7/P7_1.0/CPU.v" Line 284: Port ALUSrc1 is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/lenovo/Desktop/study/ComputerOrganization/ISE/P7/P7_1.0/CPU.v" Line 349: Port EXCnow is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/lenovo/Desktop/study/ComputerOrganization/ISE/P7/P7_1.0/CPU.v" Line 372: Port ALUSrc1 is not connected to this instance
Completed static elaboration
Compiling module PC
Compiling module ADD4
Compiling module IM
Compiling module D_pipereg
Compiling module CTRL
Compiling module RF
Compiling module EXT
Compiling module CMP
Compiling module NPC
Compiling module E_pipereg
Compiling module ALU
Compiling module XALU
Compiling module M_pipereg
Compiling module DM
Compiling module CP0
Compiling module W_pipereg
Compiling module LOAD
Compiling module CPU
Compiling module BRIDGE
Compiling module TC
Compiling module mips
Compiling module mips_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 16 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\mips_tb_isim_beh.exe.sim\libPortability.dll".
Compiled 23 Verilog Units
Built simulation executable C:/Users/lenovo/Desktop/study/ComputerOrganization/ISE/P7/P7_1.0/mips_tb_isim_beh.exe
Fuse Memory Usage: 36260 KB
Fuse CPU Usage: 2015 ms
