// Generated by CIRCT firtool-1.128.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module Counter4Bit(	// src/main/scala/counter4Bit.scala:5:7
  input        clock,	// src/main/scala/counter4Bit.scala:5:7
               reset,	// src/main/scala/counter4Bit.scala:5:7
               io_enable,	// src/main/scala/counter4Bit.scala:6:14
  output [3:0] io_count,	// src/main/scala/counter4Bit.scala:6:14
  output       io_tick	// src/main/scala/counter4Bit.scala:6:14
);

  reg [3:0] cntReg;	// src/main/scala/counter4Bit.scala:13:23
  always @(posedge clock) begin	// src/main/scala/counter4Bit.scala:5:7
    if (reset)	// src/main/scala/counter4Bit.scala:5:7
      cntReg <= 4'h0;	// src/main/scala/counter4Bit.scala:13:23
    else if (io_enable)	// src/main/scala/counter4Bit.scala:6:14
      cntReg <= cntReg + 4'h1;	// src/main/scala/counter4Bit.scala:13:23, :18:22
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/counter4Bit.scala:5:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/counter4Bit.scala:5:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/counter4Bit.scala:5:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/counter4Bit.scala:5:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/counter4Bit.scala:5:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/counter4Bit.scala:5:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/counter4Bit.scala:5:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/counter4Bit.scala:5:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/counter4Bit.scala:5:7
        cntReg = _RANDOM[/*Zero width*/ 1'b0][3:0];	// src/main/scala/counter4Bit.scala:5:7, :13:23
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/counter4Bit.scala:5:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/counter4Bit.scala:5:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_count = cntReg;	// src/main/scala/counter4Bit.scala:5:7, :13:23
  assign io_tick = (&cntReg) & io_enable;	// src/main/scala/counter4Bit.scala:5:7, :13:23, :25:{22,32}
endmodule


// ----- 8< ----- FILE "verification/layers-Counter4Bit-Verification.sv" ----- 8< -----

// Generated by CIRCT firtool-1.128.0
`ifndef layers_Counter4Bit_Verification	// src/main/scala/counter4Bit.scala:5:7
  `define layers_Counter4Bit_Verification
`endif // not def layers_Counter4Bit_Verification

// ----- 8< ----- FILE "verification/assert/layers-Counter4Bit-Verification-Assert.sv" ----- 8< -----

// Generated by CIRCT firtool-1.128.0
`ifndef layers_Counter4Bit_Verification_Assert	// src/main/scala/counter4Bit.scala:5:7
  `define layers_Counter4Bit_Verification_Assert
  `include "layers-Counter4Bit-Verification.sv"	// src/main/scala/counter4Bit.scala:5:7
`endif // not def layers_Counter4Bit_Verification_Assert

// ----- 8< ----- FILE "verification/assume/layers-Counter4Bit-Verification-Assume.sv" ----- 8< -----

// Generated by CIRCT firtool-1.128.0
`ifndef layers_Counter4Bit_Verification_Assume	// src/main/scala/counter4Bit.scala:5:7
  `define layers_Counter4Bit_Verification_Assume
  `include "layers-Counter4Bit-Verification.sv"	// src/main/scala/counter4Bit.scala:5:7
`endif // not def layers_Counter4Bit_Verification_Assume

// ----- 8< ----- FILE "verification/cover/layers-Counter4Bit-Verification-Cover.sv" ----- 8< -----

// Generated by CIRCT firtool-1.128.0
`ifndef layers_Counter4Bit_Verification_Cover	// src/main/scala/counter4Bit.scala:5:7
  `define layers_Counter4Bit_Verification_Cover
  `include "layers-Counter4Bit-Verification.sv"	// src/main/scala/counter4Bit.scala:5:7
`endif // not def layers_Counter4Bit_Verification_Cover
