Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto cf2f780e0a68421ea4c2c659544d75d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Booth_RA_Mul_ppl_tb_func_impl xil_defaultlib.Booth_RA_Mul_ppl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.PPLRegs1
Compiling module xil_defaultlib.PPLRegs2
Compiling module xil_defaultlib.PPLRegs3
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.RA_Mul_ppl
Compiling module xil_defaultlib.Booth_RA_Mul_ppl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Booth_RA_Mul_ppl_tb_func_impl
