initSidebarItems({"mod":[["acpr","Asynchronous Clock Prescaler Register"],["claimclr","Claim tag clear"],["claimset","Claim tag set"],["cspsr","Current Parallel Port Size Register"],["devid","TPIU_DEVID"],["devtype","TPIU_DEVTYPE"],["ffcr","Formatter and Flush Control Register"],["ffsr","Formatter and Flush Status Register"],["fifo0","Integration ETM Data"],["fifo1","Integration ITM Data"],["fscr","Formatter Synchronization Counter Register"],["itatbctr0","ITATBCTR0"],["itatbctr2","ITATBCTR2"],["itctrl","Integration Mode Control"],["sppr","Selected Pin Protocol Register"],["sspsr","Supported Parallel Port Size Register"],["trigger","TRIGGER"]],"struct":[["RegisterBlock","Register block"]],"type":[["ACPR","Asynchronous Clock Prescaler Register"],["CLAIMCLR","Claim tag clear"],["CLAIMSET","Claim tag set"],["CSPSR","Current Parallel Port Size Register"],["DEVID","TPIU_DEVID"],["DEVTYPE","TPIU_DEVTYPE"],["FFCR","Formatter and Flush Control Register"],["FFSR","Formatter and Flush Status Register"],["FIFO0","Integration ETM Data"],["FIFO1","Integration ITM Data"],["FSCR","Formatter Synchronization Counter Register"],["ITATBCTR0","ITATBCTR0"],["ITATBCTR2","ITATBCTR2"],["ITCTRL","Integration Mode Control"],["SPPR","Selected Pin Protocol Register"],["SSPSR","Supported Parallel Port Size Register"],["TRIGGER","TRIGGER"]]});