
---------- Begin Simulation Statistics ----------
final_tick                                31425157500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  42234                       # Simulator instruction rate (inst/s)
host_mem_usage                                 848316                       # Number of bytes of host memory used
host_op_rate                                    80350                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   710.33                       # Real time elapsed on the host
host_tick_rate                               44240396                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000000                       # Number of instructions simulated
sim_ops                                      57074776                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031425                       # Number of seconds simulated
sim_ticks                                 31425157500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  38306480                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 24277391                       # number of cc regfile writes
system.cpu.committedInsts                    30000000                       # Number of Instructions Simulated
system.cpu.committedOps                      57074776                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.095011                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.095011                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   2635138                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2068832                       # number of floating regfile writes
system.cpu.idleCycles                         5370436                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1516664                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  8330207                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.403538                       # Inst execution rate
system.cpu.iew.exec_refs                     20638727                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    8200037                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5545503                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              14179038                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               5226                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            105924                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              9488620                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           101173834                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              12438690                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2354829                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              88212814                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  13997                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1384452                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1308058                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1391796                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          15552                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1167376                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         349288                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  91007783                       # num instructions consuming a value
system.cpu.iew.wb_count                      86218089                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.654940                       # average fanout of values written-back
system.cpu.iew.wb_producers                  59604647                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.371800                       # insts written-back per cycle
system.cpu.iew.wb_sent                       87536829                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                123059676                       # number of integer regfile reads
system.cpu.int_regfile_writes                66640738                       # number of integer regfile writes
system.cpu.ipc                               0.477325                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.477325                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2506543      2.77%      2.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              66264830     73.17%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                51015      0.06%     75.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 11989      0.01%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               60434      0.07%     76.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     76.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6601      0.01%     76.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                94934      0.10%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   52      0.00%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                40912      0.05%     76.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              145010      0.16%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4986      0.01%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             338      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1128      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              84      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            527      0.00%     76.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     76.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     76.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     76.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     76.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             11165443     12.33%     88.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6463922      7.14%     95.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1743526      1.93%     97.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2005195      2.21%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               90567649                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4653330                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             8826731                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4044599                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7800640                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1816484                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.020057                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  930360     51.22%     51.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     51.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     51.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     51.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     51.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     51.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     51.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     51.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     51.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     51.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     51.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      4      0.00%     51.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     51.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   3821      0.21%     51.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     51.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    356      0.02%     51.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   225      0.01%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   45      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 114431      6.30%     57.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                272990     15.03%     72.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            405603     22.33%     95.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            88635      4.88%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               85224260                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          231827211                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     82173490                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         137486801                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  101146633                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  90567649                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               27201                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        44099024                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            222286                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          18320                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     45149321                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      57479880                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.575641                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.272810                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            33186180     57.74%     57.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             4203969      7.31%     65.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4046859      7.04%     72.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3728841      6.49%     78.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3800656      6.61%     85.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2962766      5.15%     90.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2811340      4.89%     95.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1715207      2.98%     98.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1024062      1.78%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        57479880                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.441005                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            606304                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           804832                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             14179038                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9488620                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                40754428                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         62850316                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          454378                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   228                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        93124                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        194441                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         4227                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1465506                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1047                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2933653                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1048                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                12901295                       # Number of BP lookups
system.cpu.branchPred.condPredicted           9489727                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1382947                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              5548297                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4337853                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             78.183504                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  659547                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               1338                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1009738                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             142386                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           867352                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       147119                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        42827053                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            8881                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1226002                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     51186082                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.115045                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.100734                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        34147429     66.71%     66.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         5073627      9.91%     76.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2622244      5.12%     81.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3531504      6.90%     88.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1632886      3.19%     91.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          746045      1.46%     93.29% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          555786      1.09%     94.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          446824      0.87%     95.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2429737      4.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     51186082                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               57074776                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    11951795                       # Number of memory references committed
system.cpu.commit.loads                       7407322                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        5668                       # Number of memory barriers committed
system.cpu.commit.branches                    6256848                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     942648                       # Number of committed floating point instructions.
system.cpu.commit.integer                    56281248                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                384261                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       542628      0.95%      0.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     44264783     77.56%     78.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        47135      0.08%     78.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        10742      0.02%     78.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        35556      0.06%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         5216      0.01%     78.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        57941      0.10%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        33024      0.06%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       123394      0.22%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1757      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           76      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          403      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           31      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           91      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      7196387     12.61%     91.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4107835      7.20%     98.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       210935      0.37%     99.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       436638      0.77%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     57074776                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2429737                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     15440104                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15440104                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15836071                       # number of overall hits
system.cpu.dcache.overall_hits::total        15836071                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       454648                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         454648                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       460915                       # number of overall misses
system.cpu.dcache.overall_misses::total        460915                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11364638491                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11364638491                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11364638491                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11364638491                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15894752                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15894752                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     16296986                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     16296986                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028604                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028604                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028282                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028282                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 24996.565455                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24996.565455                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24656.690477                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24656.690477                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        60291                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          228                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2198                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.429936                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    28.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       220710                       # number of writebacks
system.cpu.dcache.writebacks::total            220710                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       140931                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       140931                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       140931                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       140931                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       313717                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       313717                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       317930                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       317930                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7633789492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7633789492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7737371492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7737371492                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019737                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019737                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019509                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019509                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24333.362527                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24333.362527                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24336.714031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24336.714031                       # average overall mshr miss latency
system.cpu.dcache.replacements                 316503                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10974998                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10974998                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       374381                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        374381                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7770132000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7770132000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     11349379                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11349379                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032987                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032987                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20754.610944                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20754.610944                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       137995                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       137995                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       236386                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       236386                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4173554000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4173554000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020828                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020828                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17655.673348                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17655.673348                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4465106                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4465106                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        80267                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80267                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3594506491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3594506491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4545373                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4545373                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017659                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017659                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 44781.871641                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44781.871641                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2936                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2936                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        77331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        77331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3460235492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3460235492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017013                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017013                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 44745.774554                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44745.774554                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       395967                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        395967                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         6267                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         6267                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       402234                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       402234                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.015580                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.015580                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         4213                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4213                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    103582000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    103582000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010474                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010474                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 24586.280560                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 24586.280560                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  31425157500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.457295                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            16154999                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            317015                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.959731                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.457295                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          206                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          32910987                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         32910987                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31425157500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 26407773                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              12621163                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  16106145                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1036741                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1308058                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              4182041                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                167785                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              112625684                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                723248                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    12449399                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     8202389                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         81698                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         34691                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31425157500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  31425157500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31425157500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           28882117                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       62403826                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    12901295                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            5139786                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      27055113                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 2943004                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        296                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 7580                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         61969                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           53                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         1250                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   9716392                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                745976                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        4                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples           57479880                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.108956                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.255296                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 38181970     66.43%     66.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   890464      1.55%     67.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1277447      2.22%     70.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1152986      2.01%     72.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1453243      2.53%     74.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1415675      2.46%     77.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1196782      2.08%     79.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1044311      1.82%     81.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 10867002     18.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             57479880                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.205270                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.992896                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      8449935                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8449935                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8449935                       # number of overall hits
system.cpu.icache.overall_hits::total         8449935                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1266449                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1266449                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1266449                       # number of overall misses
system.cpu.icache.overall_misses::total       1266449                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  18665456959                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  18665456959                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  18665456959                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  18665456959                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9716384                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9716384                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9716384                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9716384                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.130342                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.130342                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.130342                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.130342                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14738.419754                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14738.419754                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14738.419754                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14738.419754                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        15142                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               767                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.741851                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1148928                       # number of writebacks
system.cpu.icache.writebacks::total           1148928                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       116157                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       116157                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       116157                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       116157                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      1150292                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1150292                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1150292                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1150292                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  16360437966                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  16360437966                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  16360437966                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  16360437966                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.118387                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.118387                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.118387                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.118387                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14222.856428                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14222.856428                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14222.856428                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14222.856428                       # average overall mshr miss latency
system.cpu.icache.replacements                1148928                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8449935                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8449935                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1266449                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1266449                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  18665456959                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  18665456959                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9716384                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9716384                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.130342                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.130342                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14738.419754                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14738.419754                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       116157                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       116157                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1150292                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1150292                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  16360437966                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  16360437966                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.118387                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.118387                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14222.856428                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14222.856428                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  31425157500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.103415                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9600227                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1150292                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.345904                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.103415                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998249                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998249                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          185                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          290                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20583060                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20583060                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31425157500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     9728523                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        130134                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31425157500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  31425157500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31425157500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      628643                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 6771715                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 7112                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               15552                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                4944139                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                23451                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1625                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  31425157500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1308058                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 27217303                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 7623721                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5920                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  16187011                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               5137867                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              108272643                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 42982                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 280356                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  34080                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4724725                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              15                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           116042018                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   264965711                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                157890496                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   3013446                       # Number of floating rename lookups
system.cpu.rename.committedMaps              63900066                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 52141909                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     119                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 111                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3017911                       # count of insts added to the skid buffer
system.cpu.rob.reads                        147755012                       # The number of ROB reads
system.cpu.rob.writes                       206136895                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   57074776                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              1110890                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               254136                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1365026                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1110890                       # number of overall hits
system.l2.overall_hits::.cpu.data              254136                       # number of overall hits
system.l2.overall_hits::total                 1365026                       # number of overall hits
system.l2.demand_misses::.cpu.inst              38438                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              62879                       # number of demand (read+write) misses
system.l2.demand_misses::total                 101317                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             38438                       # number of overall misses
system.l2.overall_misses::.cpu.data             62879                       # number of overall misses
system.l2.overall_misses::total                101317                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   2878163500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4548427500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7426591000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   2878163500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4548427500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7426591000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1149328                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           317015                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1466343                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1149328                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          317015                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1466343                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.033444                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.198347                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.069095                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.033444                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.198347                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.069095                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74878.076383                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72336.193324                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73300.541864                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74878.076383                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72336.193324                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73300.541864                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               46276                       # number of writebacks
system.l2.writebacks::total                     46276                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         38438                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         62879                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            101317                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        38438                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        62879                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           101317                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2486354000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3906774500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6393128500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2486354000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3906774500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6393128500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.033444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.198347                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.069095                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.033444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.198347                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.069095                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64684.791092                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62131.625821                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63100.254646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64684.791092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62131.625821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63100.254646                       # average overall mshr miss latency
system.l2.replacements                          93918                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       220710                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           220710                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       220710                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       220710                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1148156                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1148156                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1148156                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1148156                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          129                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           129                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              913                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  913                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data          915                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              915                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.002186                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.002186                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        27000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        27000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.002186                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.002186                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             33812                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 33812                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           42703                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               42703                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2975602500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2975602500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         76515                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             76515                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.558100                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.558100                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69681.345573                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69681.345573                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        42703                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          42703                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2539030750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2539030750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.558100                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.558100                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59457.901084                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59457.901084                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1110890                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1110890                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        38438                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            38438                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   2878163500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2878163500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1149328                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1149328                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.033444                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.033444                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74878.076383                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74878.076383                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        38438                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        38438                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2486354000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2486354000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.033444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.033444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64684.791092                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64684.791092                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        220324                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            220324                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        20176                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           20176                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1572825000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1572825000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       240500                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240500                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.083892                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.083892                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77955.243854                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77955.243854                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        20176                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        20176                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1367743750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1367743750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.083892                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.083892                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67790.629956                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67790.629956                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  31425157500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8120.557204                       # Cycle average of tags in use
system.l2.tags.total_refs                     2931672                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    102110                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.710920                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     102.839873                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3839.138948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4178.578383                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.012554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.468645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.510080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991279                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1333                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6608                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23556534                       # Number of tag accesses
system.l2.tags.data_accesses                 23556534                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31425157500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     46276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     38438.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     62727.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001289844500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2748                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2748                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              252918                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43559                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      101317                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46276                       # Number of write requests accepted
system.mem_ctrls.readBursts                    101317                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46276                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    152                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.68                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                101317                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46276                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   87225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2748                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.811863                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.662560                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    119.255798                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2745     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2748                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.831878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.800514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.040205                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1629     59.28%     59.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               56      2.04%     61.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              976     35.52%     96.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               75      2.73%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.29%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.11%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2748                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    9728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6484288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2961664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    206.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     94.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   31424238500                       # Total gap between requests
system.mem_ctrls.avgGap                     212911.44                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2460032                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      4014528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2960256                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 78282248.863828286529                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 127748858.537940487266                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 94200196.132668539882                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        38438                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        62879                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        46276                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1217875250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1833206250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 745734465500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31684.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29154.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16114929.24                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2460032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      4024256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6484288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2460032                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2460032                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2961664                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2961664                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        38438                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        62879                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         101317                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        46276                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         46276                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     78282249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    128058419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        206340668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     78282249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     78282249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     94245001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        94245001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     94245001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     78282249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    128058419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       300585669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               101165                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               46254                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         7572                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         8205                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         6346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6821                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         5371                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5013                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6446                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5703                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         6771                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         7227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6684                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         6394                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5215                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5271                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5981                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2783                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3469                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3572                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3033                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2718                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2515                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2763                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2449                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3196                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3013                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2845                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2975                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2656                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2899                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2867                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1154237750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             505825000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3051081500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11409.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30159.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               71616                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              27870                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            70.79                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.25                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        47926                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   196.838125                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   127.266646                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   234.862913                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        23726     49.51%     49.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        13146     27.43%     76.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4209      8.78%     85.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1984      4.14%     89.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1242      2.59%     92.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          740      1.54%     93.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          540      1.13%     95.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          362      0.76%     95.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1977      4.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        47926                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               6474560                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2960256                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              206.031107                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               94.200196                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.35                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               67.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  31425157500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       174244560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        92601795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      370701660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     121907880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2480072400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   9135879060                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   4373888640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   16749295995                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   532.990041                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  11276558000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1049100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  19099499500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       167997060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        89277375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      351616440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     119538000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2480072400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   9101225340                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   4403070720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   16712797335                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   531.828594                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  11352059000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1049100000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  19023998500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  31425157500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              58614                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        46276                       # Transaction distribution
system.membus.trans_dist::CleanEvict            46846                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             42703                       # Transaction distribution
system.membus.trans_dist::ReadExResp            42703                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         58614                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       295758                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       295758                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 295758                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      9445952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      9445952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9445952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            101319                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  101319    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              101319                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  31425157500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            94886250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          126646250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1390792                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       266986                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1148928                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          143435                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             915                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            915                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            76515                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           76515                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1150292                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240500                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      3448548                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       952363                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4400911                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    147088384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     34414400                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              181502784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           94882                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3023360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1562140                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003381                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.058061                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1556859     99.66%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5280      0.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1562140                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  31425157500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2836464500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1725802769                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         476211037                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
