Target Part: A3P1000_FBGA144_STD
Report for cell clk_out.verilog
  Core Cell usage:
              cell count     area count*area
              AND3     1      1.0        1.0
               AX1     1      1.0        1.0
               GND     1      0.0        0.0
               INV     1      1.0        1.0
             NOR2B     1      1.0        1.0
              NOR3     1      1.0        1.0
              OA1A     2      1.0        2.0
               VCC     1      0.0        0.0
              XOR2     3      1.0        3.0


              DFN1     5      1.0        5.0
                   -----          ----------
             TOTAL    17                15.0


  IO Cell usage:
              cell count
            CLKBUF     1
            OUTBUF     1
                   -----
             TOTAL     2


Core Cells         : 15 of 24576 (0%)
IO Cells           : 2

  RAM/ROM Usage Summary
Block Rams : 0 of 32 (0%)

