// Seed: 1336666850
module module_0;
  tri1 id_1;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_13 = 32'd80,
    parameter id_3  = 32'd42,
    parameter id_5  = 32'd54,
    parameter id_7  = 32'd33
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  inout tri1 id_2;
  input logic [7:0] id_1;
  assign id_2 = id_2;
  logic id_4;
  logic [id_3 : { "" {  1  }  }] _id_5;
  wire id_6;
  wire _id_7[1 'b0 : id_5];
  logic id_8;
  ;
  logic [id_7 : 1] id_9;
  ;
  logic id_10;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_11;
  assign id_3 = id_9 ? id_1 : id_9;
  wire [1 : 1] id_12;
  wire _id_13;
  assign id_2 = 1;
  logic [-1 'b0 : (  -1 'b0 )] id_14;
  assign id_2 = -1;
  logic id_15;
  logic [1 : id_13] id_16;
  ;
endmodule
