

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Sun Oct 08 12:17:44 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	nvCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     8                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	text0,global,reloc=2,class=CODE,delta=1
    11                           	psect	text1,global,reloc=2,class=CODE,delta=1
    12                           	psect	text2,global,reloc=2,class=CODE,delta=1
    13                           	psect	text3,global,reloc=2,class=CODE,delta=1
    14                           	psect	text4,global,reloc=2,class=CODE,delta=1
    15                           	psect	text5,global,reloc=2,class=CODE,delta=1
    16                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    17                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    18                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    19                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    20   000000                     
    21                           ; Version 2.40
    22                           ; Generated 17/11/2021 GMT
    23                           ; 
    24                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    25                           ; All rights reserved.
    26                           ; 
    27                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    28                           ; 
    29                           ; Redistribution and use in source and binary forms, with or without modification, are
    30                           ; permitted provided that the following conditions are met:
    31                           ; 
    32                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    33                           ;        conditions and the following disclaimer.
    34                           ; 
    35                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    36                           ;        of conditions and the following disclaimer in the documentation and/or other
    37                           ;        materials provided with the distribution. Publication is not required when
    38                           ;        this file is used in an embedded application.
    39                           ; 
    40                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    41                           ;        software without specific prior written permission.
    42                           ; 
    43                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    44                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    45                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    46                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    47                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    48                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    49                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    50                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    51                           ; 
    52                           ; 
    53                           ; Code-generator required, PIC18F4620 Definitions
    54                           ; 
    55                           ; SFR Addresses
    56   000000                     
    57                           	psect	idataCOMRAM
    58   00FBF5                     __pidataCOMRAM:
    59                           	callstack 0
    60                           
    61                           ;initializer for _lat_register
    62   00FBF5  89                 	db	137
    63   00FBF6  0F                 	db	15
    64   00FBF7  8A                 	db	138
    65   00FBF8  0F                 	db	15
    66   00FBF9  8B                 	db	139
    67   00FBFA  0F                 	db	15
    68   00FBFB  8C                 	db	140
    69   00FBFC  0F                 	db	15
    70   00FBFD  8D                 	db	141
    71   00FBFE  0F                 	db	15
    72                           
    73                           ;initializer for _port_register
    74   00FBFF  80                 	db	128
    75   00FC00  0F                 	db	15
    76   00FC01  81                 	db	129
    77   00FC02  0F                 	db	15
    78   00FC03  82                 	db	130
    79   00FC04  0F                 	db	15
    80   00FC05  83                 	db	131
    81   00FC06  0F                 	db	15
    82   00FC07  84                 	db	132
    83   00FC08  0F                 	db	15
    84                           
    85                           ;initializer for _tris_register
    86   00FC09  92                 	db	146
    87   00FC0A  0F                 	db	15
    88   00FC0B  93                 	db	147
    89   00FC0C  0F                 	db	15
    90   00FC0D  94                 	db	148
    91   00FC0E  0F                 	db	15
    92   00FC0F  95                 	db	149
    93   00FC10  0F                 	db	15
    94   00FC11  96                 	db	150
    95   00FC12  0F                 	db	15
    96                           
    97                           ;initializer for _PC0
    98   00FC13  82                 	db	130
    99                           
   100                           	psect	nvCOMRAM
   101   00002C                     __pnvCOMRAM:
   102                           	callstack 0
   103   00002C                     _ret:
   104                           	callstack 0
   105   00002C                     	ds	1
   106   000000                     _LATA	set	3977
   107   000000                     _PORTE	set	3972
   108   000000                     _PORTD	set	3971
   109   000000                     _PORTC	set	3970
   110   000000                     _PORTB	set	3969
   111   000000                     _PORTA	set	3968
   112   000000                     _TRISA	set	3986
   113   000000                     _TRISE	set	3990
   114   000000                     _TRISD	set	3989
   115   000000                     _TRISC	set	3988
   116   000000                     _TRISB	set	3987
   117   000000                     _LATE	set	3981
   118   000000                     _LATD	set	3980
   119   000000                     _LATC	set	3979
   120   000000                     _LATB	set	3978
   121                           
   122                           ; #config settings
   123                           
   124                           	psect	cinit
   125   00FC14                     __pcinit:
   126                           	callstack 0
   127   00FC14                     start_initialization:
   128                           	callstack 0
   129   00FC14                     __initialization:
   130                           	callstack 0
   131                           
   132                           ; Initialize objects allocated to COMRAM (31 bytes)
   133                           ; load TBLPTR registers with __pidataCOMRAM
   134   00FC14  0EF5               	movlw	low __pidataCOMRAM
   135   00FC16  6EF6               	movwf	tblptrl,c
   136   00FC18  0EFB               	movlw	high __pidataCOMRAM
   137   00FC1A  6EF7               	movwf	tblptrh,c
   138   00FC1C  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   139   00FC1E  6EF8               	movwf	tblptru,c
   140   00FC20  EE00  F001         	lfsr	0,__pdataCOMRAM
   141   00FC24  EE10 F01F          	lfsr	1,31
   142   00FC28                     copy_data0:
   143   00FC28  0009               	tblrd		*+
   144   00FC2A  CFF5 FFEE          	movff	tablat,postinc0
   145   00FC2E  50E5               	movf	postdec1,w,c
   146   00FC30  50E1               	movf	fsr1l,w,c
   147   00FC32  E1FA               	bnz	copy_data0
   148   00FC34                     end_of_initialization:
   149                           	callstack 0
   150   00FC34                     __end_of__initialization:
   151                           	callstack 0
   152   00FC34  0100               	movlb	0
   153   00FC36  EF92  F07E         	goto	_main	;jump to C main() function
   154                           
   155                           	psect	dataCOMRAM
   156   000001                     __pdataCOMRAM:
   157                           	callstack 0
   158   000001                     _lat_register:
   159                           	callstack 0
   160   000001                     	ds	10
   161   00000B                     _port_register:
   162                           	callstack 0
   163   00000B                     	ds	10
   164   000015                     _tris_register:
   165                           	callstack 0
   166   000015                     	ds	10
   167   00001F                     _PC0:
   168                           	callstack 0
   169   00001F                     	ds	1
   170                           
   171                           	psect	cstackCOMRAM
   172   000020                     __pcstackCOMRAM:
   173                           	callstack 0
   174   000020                     ??_gpio_port_initialize:
   175   000020                     gpio_port_write_logic@logic_status:
   176                           	callstack 0
   177   000020                     gpio_pin_direction_initialize@Pin:
   178                           	callstack 0
   179   000020                     gpio_pin_write_logic@Pin:
   180                           	callstack 0
   181   000020                     gpio_pin_toglle_logic@Pin:
   182                           	callstack 0
   183                           
   184                           ; 2 bytes @ 0x0
   185   000020                     	ds	1
   186   000021                     ??_gpio_port_write_logic:
   187                           
   188                           ; 1 bytes @ 0x1
   189   000021                     	ds	1
   190   000022                     ??_gpio_pin_direction_initialize:
   191   000022                     ??_gpio_pin_toglle_logic:
   192   000022                     gpio_pin_write_logic@logic_status:
   193                           	callstack 0
   194   000022                     gpio_port_initialize@Port:
   195                           	callstack 0
   196                           
   197                           ; 1 bytes @ 0x2
   198   000022                     	ds	1
   199   000023                     ??_gpio_pin_write_logic:
   200   000023                     gpio_port_write_logic@Port:
   201                           	callstack 0
   202                           
   203                           ; 1 bytes @ 0x3
   204   000023                     	ds	4
   205   000027                     gpio_pin_toglle_logic@ret:
   206                           	callstack 0
   207                           
   208                           ; 1 bytes @ 0x7
   209   000027                     	ds	1
   210   000028                     gpio_pin_direction_initialize@ret:
   211                           	callstack 0
   212                           
   213                           ; 1 bytes @ 0x8
   214   000028                     	ds	1
   215   000029                     gpio_pin_write_logic@ret:
   216                           	callstack 0
   217                           
   218                           ; 1 bytes @ 0x9
   219   000029                     	ds	1
   220   00002A                     ??_main:
   221                           
   222                           ; 1 bytes @ 0xA
   223   00002A                     	ds	2
   224                           
   225 ;;
   226 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   227 ;;
   228 ;; *************** function _main *****************
   229 ;; Defined at:
   230 ;;		line 11 in file "Apllication.c"
   231 ;; Parameters:    Size  Location     Type
   232 ;;		None
   233 ;; Auto vars:     Size  Location     Type
   234 ;;		None
   235 ;; Return value:  Size  Location     Type
   236 ;;                  2   56[None  ] int 
   237 ;; Registers used:
   238 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   239 ;; Tracked objects:
   240 ;;		On entry : 0/0
   241 ;;		On exit  : 0/0
   242 ;;		Unchanged: 0/0
   243 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   244 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   245 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   246 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   247 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   248 ;;Total ram usage:        2 bytes
   249 ;; Hardware stack levels required when called: 1
   250 ;; This function calls:
   251 ;;		_gpio_pin_direction_initialize
   252 ;;		_gpio_pin_toglle_logic
   253 ;;		_gpio_pin_write_logic
   254 ;;		_gpio_port_initialize
   255 ;;		_gpio_port_write_logic
   256 ;; This function is called by:
   257 ;;		Startup code after reset
   258 ;; This function uses a non-reentrant model
   259 ;;
   260                           
   261                           	psect	text0
   262   00FD24                     __ptext0:
   263                           	callstack 0
   264   00FD24                     _main:
   265                           	callstack 30
   266   00FD24                     
   267                           ;Apllication.c: 13:   ret = gpio_pin_direction_initialize(&PC0);
   268   00FD24  0E1F               	movlw	low _PC0
   269   00FD26  6E20               	movwf	gpio_pin_direction_initialize@Pin^0,c
   270   00FD28  0E00               	movlw	high _PC0
   271   00FD2A  6E21               	movwf	(gpio_pin_direction_initialize@Pin+1)^0,c
   272   00FD2C  EC7A  F07F         	call	_gpio_pin_direction_initialize	;wreg free
   273   00FD30  6E2C               	movwf	_ret^0,c
   274                           
   275                           ;Apllication.c: 15:   gpio_port_initialize (GPIO_PORTD);
   276   00FD32  0E03               	movlw	3
   277   00FD34  EC31  F07E         	call	_gpio_port_initialize
   278   00FD38                     l57:
   279                           
   280                           ;Apllication.c: 18:     {;Apllication.c: 19:       ret = gpio_pin_write_logic (&PC0 , GP
      +                          IO_HIGH);
   281   00FD38  0E1F               	movlw	low _PC0
   282   00FD3A  6E20               	movwf	gpio_pin_write_logic@Pin^0,c
   283   00FD3C  0E00               	movlw	high _PC0
   284   00FD3E  6E21               	movwf	(gpio_pin_write_logic@Pin+1)^0,c
   285   00FD40  0E01               	movlw	1
   286   00FD42  6E22               	movwf	gpio_pin_write_logic@logic_status^0,c
   287   00FD44  ECFA  F07E         	call	_gpio_pin_write_logic	;wreg free
   288   00FD48  6E2C               	movwf	_ret^0,c
   289   00FD4A                     
   290                           ;Apllication.c: 20:       _delay((unsigned long)((500)*(8000000UL/4000.0)));
   291   00FD4A  0E06               	movlw	6
   292   00FD4C  6E2B               	movwf	(??_main+1)^0,c
   293   00FD4E  0E13               	movlw	19
   294   00FD50  6E2A               	movwf	??_main^0,c
   295   00FD52  0EAE               	movlw	174
   296   00FD54                     u347:
   297   00FD54  2EE8               	decfsz	wreg,f,c
   298   00FD56  D7FE               	bra	u347
   299   00FD58  2E2A               	decfsz	??_main^0,f,c
   300   00FD5A  D7FC               	bra	u347
   301   00FD5C  2E2B               	decfsz	(??_main+1)^0,f,c
   302   00FD5E  D7FA               	bra	u347
   303   00FD60                     
   304                           ;Apllication.c: 21:       ret = gpio_pin_write_logic (&PC0, GPIO_LOW);
   305   00FD60  0E1F               	movlw	low _PC0
   306   00FD62  6E20               	movwf	gpio_pin_write_logic@Pin^0,c
   307   00FD64  0E00               	movlw	high _PC0
   308   00FD66  6E21               	movwf	(gpio_pin_write_logic@Pin+1)^0,c
   309   00FD68  0E00               	movlw	0
   310   00FD6A  6E22               	movwf	gpio_pin_write_logic@logic_status^0,c
   311   00FD6C  ECFA  F07E         	call	_gpio_pin_write_logic	;wreg free
   312   00FD70  6E2C               	movwf	_ret^0,c
   313                           
   314                           ;Apllication.c: 22:       _delay((unsigned long)((500)*(8000000UL/4000.0)));
   315   00FD72  0E06               	movlw	6
   316   00FD74  6E2B               	movwf	(??_main+1)^0,c
   317   00FD76  0E13               	movlw	19
   318   00FD78  6E2A               	movwf	??_main^0,c
   319   00FD7A  0EAE               	movlw	174
   320   00FD7C                     u357:
   321   00FD7C  2EE8               	decfsz	wreg,f,c
   322   00FD7E  D7FE               	bra	u357
   323   00FD80  2E2A               	decfsz	??_main^0,f,c
   324   00FD82  D7FC               	bra	u357
   325   00FD84  2E2B               	decfsz	(??_main+1)^0,f,c
   326   00FD86  D7FA               	bra	u357
   327   00FD88                     
   328                           ;Apllication.c: 23:       ret = gpio_pin_toglle_logic (&PC0);
   329   00FD88  0E1F               	movlw	low _PC0
   330   00FD8A  6E20               	movwf	gpio_pin_toglle_logic@Pin^0,c
   331   00FD8C  0E00               	movlw	high _PC0
   332   00FD8E  6E21               	movwf	(gpio_pin_toglle_logic@Pin+1)^0,c
   333   00FD90  EC55  F07E         	call	_gpio_pin_toglle_logic	;wreg free
   334   00FD94  6E2C               	movwf	_ret^0,c
   335   00FD96                     
   336                           ;Apllication.c: 24:       _delay((unsigned long)((1000)*(8000000UL/4000.0)));
   337   00FD96  0E0B               	movlw	11
   338   00FD98  6E2B               	movwf	(??_main+1)^0,c
   339   00FD9A  0E26               	movlw	38
   340   00FD9C  6E2A               	movwf	??_main^0,c
   341   00FD9E  0E5E               	movlw	94
   342   00FDA0                     u367:
   343   00FDA0  2EE8               	decfsz	wreg,f,c
   344   00FDA2  D7FE               	bra	u367
   345   00FDA4  2E2A               	decfsz	??_main^0,f,c
   346   00FDA6  D7FC               	bra	u367
   347   00FDA8  2E2B               	decfsz	(??_main+1)^0,f,c
   348   00FDAA  D7FA               	bra	u367
   349                           
   350                           ;Apllication.c: 26:       gpio_port_write_logic (GPIO_PORTD , 0xff);
   351   00FDAC  0EFF               	movlw	255
   352   00FDAE  6E20               	movwf	gpio_port_write_logic@logic_status^0,c
   353   00FDB0  0E03               	movlw	3
   354   00FDB2  EC1D  F07E         	call	_gpio_port_write_logic
   355   00FDB6                     
   356                           ;Apllication.c: 27:       _delay((unsigned long)((1000)*(8000000UL/4000.0)));
   357   00FDB6  0E0B               	movlw	11
   358   00FDB8  6E2B               	movwf	(??_main+1)^0,c
   359   00FDBA  0E26               	movlw	38
   360   00FDBC  6E2A               	movwf	??_main^0,c
   361   00FDBE  0E5E               	movlw	94
   362   00FDC0                     u377:
   363   00FDC0  2EE8               	decfsz	wreg,f,c
   364   00FDC2  D7FE               	bra	u377
   365   00FDC4  2E2A               	decfsz	??_main^0,f,c
   366   00FDC6  D7FC               	bra	u377
   367   00FDC8  2E2B               	decfsz	(??_main+1)^0,f,c
   368   00FDCA  D7FA               	bra	u377
   369   00FDCC                     
   370                           ;Apllication.c: 28:       gpio_port_write_logic (GPIO_PORTD , 0x00);
   371   00FDCC  0E00               	movlw	0
   372   00FDCE  6E20               	movwf	gpio_port_write_logic@logic_status^0,c
   373   00FDD0  0E03               	movlw	3
   374   00FDD2  EC1D  F07E         	call	_gpio_port_write_logic
   375                           
   376                           ;Apllication.c: 29:       _delay((unsigned long)((1000)*(8000000UL/4000.0)));
   377   00FDD6  0E0B               	movlw	11
   378   00FDD8  6E2B               	movwf	(??_main+1)^0,c
   379   00FDDA  0E26               	movlw	38
   380   00FDDC  6E2A               	movwf	??_main^0,c
   381   00FDDE  0E5E               	movlw	94
   382   00FDE0                     u387:
   383   00FDE0  2EE8               	decfsz	wreg,f,c
   384   00FDE2  D7FE               	bra	u387
   385   00FDE4  2E2A               	decfsz	??_main^0,f,c
   386   00FDE6  D7FC               	bra	u387
   387   00FDE8  2E2B               	decfsz	(??_main+1)^0,f,c
   388   00FDEA  D7FA               	bra	u387
   389   00FDEC  EF9C  F07E         	goto	l57
   390   00FDF0  EF00  F000         	goto	start
   391   00FDF4                     __end_of_main:
   392                           	callstack 0
   393                           
   394 ;; *************** function _gpio_port_write_logic *****************
   395 ;; Defined at:
   396 ;;		line 125 in file "MCAL_Layer/GPIO_Driver/Hal_GPIO.c"
   397 ;; Parameters:    Size  Location     Type
   398 ;;  Port            1    wreg     enum E2826
   399 ;;  logic_status    1    0[COMRAM] unsigned char 
   400 ;; Auto vars:     Size  Location     Type
   401 ;;  Port            1    3[COMRAM] enum E2826
   402 ;; Return value:  Size  Location     Type
   403 ;;                  1    wreg      void 
   404 ;; Registers used:
   405 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   406 ;; Tracked objects:
   407 ;;		On entry : 0/0
   408 ;;		On exit  : 0/0
   409 ;;		Unchanged: 0/0
   410 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   411 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   412 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   413 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   414 ;;      Totals:         4       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   415 ;;Total ram usage:        4 bytes
   416 ;; Hardware stack levels used: 1
   417 ;; This function calls:
   418 ;;		Nothing
   419 ;; This function is called by:
   420 ;;		_main
   421 ;; This function uses a non-reentrant model
   422 ;;
   423                           
   424                           	psect	text1
   425   00FC3A                     __ptext1:
   426                           	callstack 0
   427   00FC3A                     _gpio_port_write_logic:
   428                           	callstack 30
   429                           
   430                           ;incstack = 0
   431                           ;gpio_port_write_logic@Port stored from wreg
   432   00FC3A  6E23               	movwf	gpio_port_write_logic@Port^0,c
   433   00FC3C                     
   434                           ;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 125: void gpio_port_write_logic(GPIO_PORT Port ,uint
      +                          8 logic_status);MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 126: {;MCAL_Layer/GPIO_Driver/Hal_GPI
      +                          O.c: 127:   *lat_register[Port] = logic_status;
   435   00FC3C  5023               	movf	gpio_port_write_logic@Port^0,w,c
   436   00FC3E  0D02               	mullw	2
   437   00FC40  0E01               	movlw	low _lat_register
   438   00FC42  24F3               	addwf	243,w,c
   439   00FC44  6ED9               	movwf	fsr2l,c
   440   00FC46  0E00               	movlw	high _lat_register
   441   00FC48  20F4               	addwfc	prodh,w,c
   442   00FC4A  6EDA               	movwf	fsr2h,c
   443   00FC4C  CFDE F021          	movff	postinc2,??_gpio_port_write_logic
   444   00FC50  CFDD F022          	movff	postdec2,??_gpio_port_write_logic+1
   445   00FC54  C021  FFD9         	movff	??_gpio_port_write_logic,fsr2l
   446   00FC58  C022  FFDA         	movff	??_gpio_port_write_logic+1,fsr2h
   447   00FC5C  C020  FFDF         	movff	gpio_port_write_logic@logic_status,indf2
   448   00FC60  0012               	return		;funcret
   449   00FC62                     __end_of_gpio_port_write_logic:
   450                           	callstack 0
   451                           
   452 ;; *************** function _gpio_port_initialize *****************
   453 ;; Defined at:
   454 ;;		line 116 in file "MCAL_Layer/GPIO_Driver/Hal_GPIO.c"
   455 ;; Parameters:    Size  Location     Type
   456 ;;  Port            1    wreg     enum E2826
   457 ;; Auto vars:     Size  Location     Type
   458 ;;  Port            1    2[COMRAM] enum E2826
   459 ;; Return value:  Size  Location     Type
   460 ;;                  1    wreg      void 
   461 ;; Registers used:
   462 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   463 ;; Tracked objects:
   464 ;;		On entry : 0/0
   465 ;;		On exit  : 0/0
   466 ;;		Unchanged: 0/0
   467 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   468 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   469 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   470 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   471 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   472 ;;Total ram usage:        3 bytes
   473 ;; Hardware stack levels used: 1
   474 ;; This function calls:
   475 ;;		Nothing
   476 ;; This function is called by:
   477 ;;		_main
   478 ;; This function uses a non-reentrant model
   479 ;;
   480                           
   481                           	psect	text2
   482   00FC62                     __ptext2:
   483                           	callstack 0
   484   00FC62                     _gpio_port_initialize:
   485                           	callstack 30
   486                           
   487                           ;incstack = 0
   488                           ;gpio_port_initialize@Port stored from wreg
   489   00FC62  6E22               	movwf	gpio_port_initialize@Port^0,c
   490   00FC64                     
   491                           ;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 116: void gpio_port_initialize(GPIO_PORT Port);MCAL_
      +                          Layer/GPIO_Driver/Hal_GPIO.c: 117: {;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 118:   *tris_reg
      +                          ister[Port] = 0x00;
   492   00FC64  5022               	movf	gpio_port_initialize@Port^0,w,c
   493   00FC66  0D02               	mullw	2
   494   00FC68  0E15               	movlw	low _tris_register
   495   00FC6A  24F3               	addwf	243,w,c
   496   00FC6C  6ED9               	movwf	fsr2l,c
   497   00FC6E  0E00               	movlw	high _tris_register
   498   00FC70  20F4               	addwfc	prodh,w,c
   499   00FC72  6EDA               	movwf	fsr2h,c
   500   00FC74  CFDE F020          	movff	postinc2,??_gpio_port_initialize
   501   00FC78  CFDD F021          	movff	postdec2,??_gpio_port_initialize+1
   502   00FC7C  C020  FFD9         	movff	??_gpio_port_initialize,fsr2l
   503   00FC80  C021  FFDA         	movff	??_gpio_port_initialize+1,fsr2h
   504   00FC84  6ADF               	clrf	indf2,c
   505                           
   506                           ;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 119:   *lat_register[Port] = 0x00;
   507   00FC86  5022               	movf	gpio_port_initialize@Port^0,w,c
   508   00FC88  0D02               	mullw	2
   509   00FC8A  0E01               	movlw	low _lat_register
   510   00FC8C  24F3               	addwf	243,w,c
   511   00FC8E  6ED9               	movwf	fsr2l,c
   512   00FC90  0E00               	movlw	high _lat_register
   513   00FC92  20F4               	addwfc	prodh,w,c
   514   00FC94  6EDA               	movwf	fsr2h,c
   515   00FC96  CFDE F020          	movff	postinc2,??_gpio_port_initialize
   516   00FC9A  CFDD F021          	movff	postdec2,??_gpio_port_initialize+1
   517   00FC9E  C020  FFD9         	movff	??_gpio_port_initialize,fsr2l
   518   00FCA2  C021  FFDA         	movff	??_gpio_port_initialize+1,fsr2h
   519   00FCA6  6ADF               	clrf	indf2,c
   520   00FCA8  0012               	return		;funcret
   521   00FCAA                     __end_of_gpio_port_initialize:
   522                           	callstack 0
   523                           
   524 ;; *************** function _gpio_pin_write_logic *****************
   525 ;; Defined at:
   526 ;;		line 47 in file "MCAL_Layer/GPIO_Driver/Hal_GPIO.c"
   527 ;; Parameters:    Size  Location     Type
   528 ;;  Pin             2    0[COMRAM] PTR const struct .
   529 ;;		 -> PC0(1), 
   530 ;;  logic_status    1    2[COMRAM] enum E2812
   531 ;; Auto vars:     Size  Location     Type
   532 ;;  ret             1    9[COMRAM] unsigned char 
   533 ;; Return value:  Size  Location     Type
   534 ;;                  1    wreg      unsigned char 
   535 ;; Registers used:
   536 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   537 ;; Tracked objects:
   538 ;;		On entry : 0/0
   539 ;;		On exit  : 0/0
   540 ;;		Unchanged: 0/0
   541 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   542 ;;      Params:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   543 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   544 ;;      Temps:          6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   545 ;;      Totals:        10       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   546 ;;Total ram usage:       10 bytes
   547 ;; Hardware stack levels used: 1
   548 ;; This function calls:
   549 ;;		Nothing
   550 ;; This function is called by:
   551 ;;		_main
   552 ;; This function uses a non-reentrant model
   553 ;;
   554                           
   555                           	psect	text3
   556   00FDF4                     __ptext3:
   557                           	callstack 0
   558   00FDF4                     _gpio_pin_write_logic:
   559                           	callstack 30
   560   00FDF4                     
   561                           ;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 50:   if(((void*)0) == Pin)
   562   00FDF4  5020               	movf	gpio_pin_write_logic@Pin^0,w,c
   563   00FDF6  1021               	iorwf	(gpio_pin_write_logic@Pin+1)^0,w,c
   564   00FDF8  A4D8               	btfss	status,2,c
   565   00FDFA  EF01  F07F         	goto	u271
   566   00FDFE  EF03  F07F         	goto	u270
   567   00FE02                     u271:
   568   00FE02  EF07  F07F         	goto	l967
   569   00FE06                     u270:
   570   00FE06                     
   571                           ;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 51:     {;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 52:    
      +                             ret = (STD_RETURN_TYPE)0X00 ;
   572   00FE06  0E00               	movlw	0
   573   00FE08  6E29               	movwf	gpio_pin_write_logic@ret^0,c
   574                           
   575                           ;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 53:     }
   576   00FE0A  EF78  F07F         	goto	l116
   577   00FE0E                     l967:
   578                           
   579                           ;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 55:     {;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 56:    
      +                             if(logic_status == GPIO_HIGH)
   580   00FE0E  0422               	decf	gpio_pin_write_logic@logic_status^0,w,c
   581   00FE10  A4D8               	btfss	status,2,c
   582   00FE12  EF0D  F07F         	goto	u281
   583   00FE16  EF0F  F07F         	goto	u280
   584   00FE1A                     u281:
   585   00FE1A  EF3D  F07F         	goto	l971
   586   00FE1E                     u280:
   587   00FE1E                     
   588                           ;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 57:         {;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 58:
      +                                     (*lat_register[Pin->port] |= (1<<Pin->pin));
   589   00FE1E  C020  FFD9         	movff	gpio_pin_write_logic@Pin,fsr2l
   590   00FE22  C021  FFDA         	movff	gpio_pin_write_logic@Pin+1,fsr2h
   591   00FE26  30DF               	rrcf	223,w,c
   592   00FE28  32E8               	rrcf	wreg,f,c
   593   00FE2A  32E8               	rrcf	wreg,f,c
   594   00FE2C  0B07               	andlw	7
   595   00FE2E  6E23               	movwf	??_gpio_pin_write_logic^0,c
   596   00FE30  0E01               	movlw	1
   597   00FE32  6E24               	movwf	(??_gpio_pin_write_logic+1)^0,c
   598   00FE34  2A23               	incf	??_gpio_pin_write_logic^0,f,c
   599   00FE36  EF1F  F07F         	goto	u294
   600   00FE3A                     u295:
   601   00FE3A  90D8               	bcf	status,0,c
   602   00FE3C  3624               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   603   00FE3E                     u294:
   604   00FE3E  2E23               	decfsz	??_gpio_pin_write_logic^0,f,c
   605   00FE40  EF1D  F07F         	goto	u295
   606   00FE44  C020  FFD9         	movff	gpio_pin_write_logic@Pin,fsr2l
   607   00FE48  C021  FFDA         	movff	gpio_pin_write_logic@Pin+1,fsr2h
   608   00FE4C  50DF               	movf	223,w,c
   609   00FE4E  0B07               	andlw	7
   610   00FE50  6E25               	movwf	(??_gpio_pin_write_logic+2)^0,c
   611   00FE52  5025               	movf	(??_gpio_pin_write_logic+2)^0,w,c
   612   00FE54  0D02               	mullw	2
   613   00FE56  0E01               	movlw	low _lat_register
   614   00FE58  24F3               	addwf	243,w,c
   615   00FE5A  6ED9               	movwf	fsr2l,c
   616   00FE5C  0E00               	movlw	high _lat_register
   617   00FE5E  20F4               	addwfc	prodh,w,c
   618   00FE60  6EDA               	movwf	fsr2h,c
   619   00FE62  CFDE F026          	movff	postinc2,??_gpio_pin_write_logic+3
   620   00FE66  CFDD F027          	movff	postdec2,??_gpio_pin_write_logic+4
   621   00FE6A  C026  FFD9         	movff	??_gpio_pin_write_logic+3,fsr2l
   622   00FE6E  C027  FFDA         	movff	??_gpio_pin_write_logic+4,fsr2h
   623   00FE72  5024               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   624   00FE74  12DF               	iorwf	indf2,f,c
   625                           
   626                           ;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 59:         }
   627   00FE76  EF76  F07F         	goto	l118
   628   00FE7A                     l971:
   629   00FE7A  5022               	movf	gpio_pin_write_logic@logic_status^0,w,c
   630   00FE7C  A4D8               	btfss	status,2,c
   631   00FE7E  EF43  F07F         	goto	u301
   632   00FE82  EF45  F07F         	goto	u300
   633   00FE86                     u301:
   634   00FE86  EF76  F07F         	goto	l975
   635   00FE8A                     u300:
   636   00FE8A                     
   637                           ;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 61:         {;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 62:
      +                                     (*lat_register[Pin->port] &=~(1<<Pin->pin));
   638   00FE8A  C020  FFD9         	movff	gpio_pin_write_logic@Pin,fsr2l
   639   00FE8E  C021  FFDA         	movff	gpio_pin_write_logic@Pin+1,fsr2h
   640   00FE92  30DF               	rrcf	223,w,c
   641   00FE94  32E8               	rrcf	wreg,f,c
   642   00FE96  32E8               	rrcf	wreg,f,c
   643   00FE98  0B07               	andlw	7
   644   00FE9A  6E23               	movwf	??_gpio_pin_write_logic^0,c
   645   00FE9C  0E01               	movlw	1
   646   00FE9E  6E24               	movwf	(??_gpio_pin_write_logic+1)^0,c
   647   00FEA0  2A23               	incf	??_gpio_pin_write_logic^0,f,c
   648   00FEA2  EF55  F07F         	goto	u314
   649   00FEA6                     u315:
   650   00FEA6  90D8               	bcf	status,0,c
   651   00FEA8  3624               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   652   00FEAA                     u314:
   653   00FEAA  2E23               	decfsz	??_gpio_pin_write_logic^0,f,c
   654   00FEAC  EF53  F07F         	goto	u315
   655   00FEB0  5024               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   656   00FEB2  0AFF               	xorlw	255
   657   00FEB4  6E25               	movwf	(??_gpio_pin_write_logic+2)^0,c
   658   00FEB6  C020  FFD9         	movff	gpio_pin_write_logic@Pin,fsr2l
   659   00FEBA  C021  FFDA         	movff	gpio_pin_write_logic@Pin+1,fsr2h
   660   00FEBE  50DF               	movf	223,w,c
   661   00FEC0  0B07               	andlw	7
   662   00FEC2  6E26               	movwf	(??_gpio_pin_write_logic+3)^0,c
   663   00FEC4  5026               	movf	(??_gpio_pin_write_logic+3)^0,w,c
   664   00FEC6  0D02               	mullw	2
   665   00FEC8  0E01               	movlw	low _lat_register
   666   00FECA  24F3               	addwf	243,w,c
   667   00FECC  6ED9               	movwf	fsr2l,c
   668   00FECE  0E00               	movlw	high _lat_register
   669   00FED0  20F4               	addwfc	prodh,w,c
   670   00FED2  6EDA               	movwf	fsr2h,c
   671   00FED4  CFDE F027          	movff	postinc2,??_gpio_pin_write_logic+4
   672   00FED8  CFDD F028          	movff	postdec2,??_gpio_pin_write_logic+5
   673   00FEDC  C027  FFD9         	movff	??_gpio_pin_write_logic+4,fsr2l
   674   00FEE0  C028  FFDA         	movff	??_gpio_pin_write_logic+5,fsr2h
   675   00FEE4  5025               	movf	(??_gpio_pin_write_logic+2)^0,w,c
   676   00FEE6  16DF               	andwf	indf2,f,c
   677                           
   678                           ;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 63:         }
   679   00FEE8  EF76  F07F         	goto	l118
   680   00FEEC                     l975:
   681   00FEEC                     l118:
   682                           
   683                           ;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 68:       ret = (STD_RETURN_TYPE)0X01 ;
   684   00FEEC  0E01               	movlw	1
   685   00FEEE  6E29               	movwf	gpio_pin_write_logic@ret^0,c
   686   00FEF0                     l116:
   687                           
   688                           ;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 70:   return ret;
   689   00FEF0  5029               	movf	gpio_pin_write_logic@ret^0,w,c
   690   00FEF2  0012               	return		;funcret
   691   00FEF4                     __end_of_gpio_pin_write_logic:
   692                           	callstack 0
   693                           
   694 ;; *************** function _gpio_pin_toglle_logic *****************
   695 ;; Defined at:
   696 ;;		line 86 in file "MCAL_Layer/GPIO_Driver/Hal_GPIO.c"
   697 ;; Parameters:    Size  Location     Type
   698 ;;  Pin             2    0[COMRAM] PTR const struct .
   699 ;;		 -> PC0(1), 
   700 ;; Auto vars:     Size  Location     Type
   701 ;;  ret             1    7[COMRAM] unsigned char 
   702 ;; Return value:  Size  Location     Type
   703 ;;                  1    wreg      unsigned char 
   704 ;; Registers used:
   705 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   706 ;; Tracked objects:
   707 ;;		On entry : 0/0
   708 ;;		On exit  : 0/0
   709 ;;		Unchanged: 0/0
   710 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   711 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   712 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   713 ;;      Temps:          5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   714 ;;      Totals:         8       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   715 ;;Total ram usage:        8 bytes
   716 ;; Hardware stack levels used: 1
   717 ;; This function calls:
   718 ;;		Nothing
   719 ;; This function is called by:
   720 ;;		_main
   721 ;; This function uses a non-reentrant model
   722 ;;
   723                           
   724                           	psect	text4
   725   00FCAA                     __ptext4:
   726                           	callstack 0
   727   00FCAA                     _gpio_pin_toglle_logic:
   728                           	callstack 30
   729   00FCAA                     
   730                           ;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 89:   if(((void*)0) == Pin)
   731   00FCAA  5020               	movf	gpio_pin_toglle_logic@Pin^0,w,c
   732   00FCAC  1021               	iorwf	(gpio_pin_toglle_logic@Pin+1)^0,w,c
   733   00FCAE  A4D8               	btfss	status,2,c
   734   00FCB0  EF5C  F07E         	goto	u321
   735   00FCB4  EF5E  F07E         	goto	u320
   736   00FCB8                     u321:
   737   00FCB8  EF62  F07E         	goto	l985
   738   00FCBC                     u320:
   739   00FCBC                     
   740                           ;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 90:     {;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 91:    
      +                             ret = (STD_RETURN_TYPE)0X00 ;
   741   00FCBC  0E00               	movlw	0
   742   00FCBE  6E27               	movwf	gpio_pin_toglle_logic@ret^0,c
   743                           
   744                           ;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 92:     }
   745   00FCC0  EF90  F07E         	goto	l989
   746   00FCC4                     l985:
   747                           
   748                           ;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 94:     {;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 95:    
      +                             (*lat_register[Pin->port] ^= (1<<Pin->pin));
   749   00FCC4  C020  FFD9         	movff	gpio_pin_toglle_logic@Pin,fsr2l
   750   00FCC8  C021  FFDA         	movff	gpio_pin_toglle_logic@Pin+1,fsr2h
   751   00FCCC  30DF               	rrcf	223,w,c
   752   00FCCE  32E8               	rrcf	wreg,f,c
   753   00FCD0  32E8               	rrcf	wreg,f,c
   754   00FCD2  0B07               	andlw	7
   755   00FCD4  6E22               	movwf	??_gpio_pin_toglle_logic^0,c
   756   00FCD6  0E01               	movlw	1
   757   00FCD8  6E23               	movwf	(??_gpio_pin_toglle_logic+1)^0,c
   758   00FCDA  2A22               	incf	??_gpio_pin_toglle_logic^0,f,c
   759   00FCDC  EF72  F07E         	goto	u334
   760   00FCE0                     u335:
   761   00FCE0  90D8               	bcf	status,0,c
   762   00FCE2  3623               	rlcf	(??_gpio_pin_toglle_logic+1)^0,f,c
   763   00FCE4                     u334:
   764   00FCE4  2E22               	decfsz	??_gpio_pin_toglle_logic^0,f,c
   765   00FCE6  EF70  F07E         	goto	u335
   766   00FCEA  C020  FFD9         	movff	gpio_pin_toglle_logic@Pin,fsr2l
   767   00FCEE  C021  FFDA         	movff	gpio_pin_toglle_logic@Pin+1,fsr2h
   768   00FCF2  50DF               	movf	223,w,c
   769   00FCF4  0B07               	andlw	7
   770   00FCF6  6E24               	movwf	(??_gpio_pin_toglle_logic+2)^0,c
   771   00FCF8  5024               	movf	(??_gpio_pin_toglle_logic+2)^0,w,c
   772   00FCFA  0D02               	mullw	2
   773   00FCFC  0E01               	movlw	low _lat_register
   774   00FCFE  24F3               	addwf	243,w,c
   775   00FD00  6ED9               	movwf	fsr2l,c
   776   00FD02  0E00               	movlw	high _lat_register
   777   00FD04  20F4               	addwfc	prodh,w,c
   778   00FD06  6EDA               	movwf	fsr2h,c
   779   00FD08  CFDE F025          	movff	postinc2,??_gpio_pin_toglle_logic+3
   780   00FD0C  CFDD F026          	movff	postdec2,??_gpio_pin_toglle_logic+4
   781   00FD10  C025  FFD9         	movff	??_gpio_pin_toglle_logic+3,fsr2l
   782   00FD14  C026  FFDA         	movff	??_gpio_pin_toglle_logic+4,fsr2h
   783   00FD18  5023               	movf	(??_gpio_pin_toglle_logic+1)^0,w,c
   784   00FD1A  1ADF               	xorwf	indf2,f,c
   785   00FD1C                     
   786                           ;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 96:       ret = (STD_RETURN_TYPE)0X01 ;
   787   00FD1C  0E01               	movlw	1
   788   00FD1E  6E27               	movwf	gpio_pin_toglle_logic@ret^0,c
   789   00FD20                     l989:
   790                           
   791                           ;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 98:   return ret;
   792   00FD20  5027               	movf	gpio_pin_toglle_logic@ret^0,w,c
   793   00FD22  0012               	return		;funcret
   794   00FD24                     __end_of_gpio_pin_toglle_logic:
   795                           	callstack 0
   796                           
   797 ;; *************** function _gpio_pin_direction_initialize *****************
   798 ;; Defined at:
   799 ;;		line 8 in file "MCAL_Layer/GPIO_Driver/Hal_GPIO.c"
   800 ;; Parameters:    Size  Location     Type
   801 ;;  Pin             2    0[COMRAM] PTR const struct .
   802 ;;		 -> PC0(1), 
   803 ;; Auto vars:     Size  Location     Type
   804 ;;  ret             1    8[COMRAM] unsigned char 
   805 ;; Return value:  Size  Location     Type
   806 ;;                  1    wreg      unsigned char 
   807 ;; Registers used:
   808 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   809 ;; Tracked objects:
   810 ;;		On entry : 0/0
   811 ;;		On exit  : 0/0
   812 ;;		Unchanged: 0/0
   813 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   814 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   815 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   816 ;;      Temps:          6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   817 ;;      Totals:         9       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   818 ;;Total ram usage:        9 bytes
   819 ;; Hardware stack levels used: 1
   820 ;; This function calls:
   821 ;;		Nothing
   822 ;; This function is called by:
   823 ;;		_main
   824 ;; This function uses a non-reentrant model
   825 ;;
   826                           
   827                           	psect	text5
   828   00FEF4                     __ptext5:
   829                           	callstack 0
   830   00FEF4                     _gpio_pin_direction_initialize:
   831                           	callstack 30
   832   00FEF4                     
   833                           ;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 11:   if(((void*)0) == Pin)
   834   00FEF4  5020               	movf	gpio_pin_direction_initialize@Pin^0,w,c
   835   00FEF6  1021               	iorwf	(gpio_pin_direction_initialize@Pin+1)^0,w,c
   836   00FEF8  A4D8               	btfss	status,2,c
   837   00FEFA  EF81  F07F         	goto	u221
   838   00FEFE  EF83  F07F         	goto	u220
   839   00FF02                     u221:
   840   00FF02  EF87  F07F         	goto	l949
   841   00FF06                     u220:
   842   00FF06                     
   843                           ;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 12:     {;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 13:    
      +                             ret = (STD_RETURN_TYPE)0X00 ;
   844   00FF06  0E00               	movlw	0
   845   00FF08  6E28               	movwf	gpio_pin_direction_initialize@ret^0,c
   846                           
   847                           ;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 14:     }
   848   00FF0A  EFFE  F07F         	goto	l100
   849   00FF0E                     l949:
   850                           
   851                           ;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 16:     {;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 17:    
      +                             if(Pin->direction == GPIO_PIN_OUTPUT)
   852   00FF0E  C020  FFD9         	movff	gpio_pin_direction_initialize@Pin,fsr2l
   853   00FF12  C021  FFDA         	movff	gpio_pin_direction_initialize@Pin+1,fsr2h
   854   00FF16  BCDF               	btfsc	indf2,6,c
   855   00FF18  EF90  F07F         	goto	u231
   856   00FF1C  EF92  F07F         	goto	u230
   857   00FF20                     u231:
   858   00FF20  EFC3  F07F         	goto	l953
   859   00FF24                     u230:
   860   00FF24                     
   861                           ;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 18:         {;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 19:
      +                                     (*tris_register[Pin->port] &=~(1<<Pin->pin));
   862   00FF24  C020  FFD9         	movff	gpio_pin_direction_initialize@Pin,fsr2l
   863   00FF28  C021  FFDA         	movff	gpio_pin_direction_initialize@Pin+1,fsr2h
   864   00FF2C  30DF               	rrcf	223,w,c
   865   00FF2E  32E8               	rrcf	wreg,f,c
   866   00FF30  32E8               	rrcf	wreg,f,c
   867   00FF32  0B07               	andlw	7
   868   00FF34  6E22               	movwf	??_gpio_pin_direction_initialize^0,c
   869   00FF36  0E01               	movlw	1
   870   00FF38  6E23               	movwf	(??_gpio_pin_direction_initialize+1)^0,c
   871   00FF3A  2A22               	incf	??_gpio_pin_direction_initialize^0,f,c
   872   00FF3C  EFA2  F07F         	goto	u244
   873   00FF40                     u245:
   874   00FF40  90D8               	bcf	status,0,c
   875   00FF42  3623               	rlcf	(??_gpio_pin_direction_initialize+1)^0,f,c
   876   00FF44                     u244:
   877   00FF44  2E22               	decfsz	??_gpio_pin_direction_initialize^0,f,c
   878   00FF46  EFA0  F07F         	goto	u245
   879   00FF4A  5023               	movf	(??_gpio_pin_direction_initialize+1)^0,w,c
   880   00FF4C  0AFF               	xorlw	255
   881   00FF4E  6E24               	movwf	(??_gpio_pin_direction_initialize+2)^0,c
   882   00FF50  C020  FFD9         	movff	gpio_pin_direction_initialize@Pin,fsr2l
   883   00FF54  C021  FFDA         	movff	gpio_pin_direction_initialize@Pin+1,fsr2h
   884   00FF58  50DF               	movf	223,w,c
   885   00FF5A  0B07               	andlw	7
   886   00FF5C  6E25               	movwf	(??_gpio_pin_direction_initialize+3)^0,c
   887   00FF5E  5025               	movf	(??_gpio_pin_direction_initialize+3)^0,w,c
   888   00FF60  0D02               	mullw	2
   889   00FF62  0E15               	movlw	low _tris_register
   890   00FF64  24F3               	addwf	243,w,c
   891   00FF66  6ED9               	movwf	fsr2l,c
   892   00FF68  0E00               	movlw	high _tris_register
   893   00FF6A  20F4               	addwfc	prodh,w,c
   894   00FF6C  6EDA               	movwf	fsr2h,c
   895   00FF6E  CFDE F026          	movff	postinc2,??_gpio_pin_direction_initialize+4
   896   00FF72  CFDD F027          	movff	postdec2,??_gpio_pin_direction_initialize+5
   897   00FF76  C026  FFD9         	movff	??_gpio_pin_direction_initialize+4,fsr2l
   898   00FF7A  C027  FFDA         	movff	??_gpio_pin_direction_initialize+5,fsr2h
   899   00FF7E  5024               	movf	(??_gpio_pin_direction_initialize+2)^0,w,c
   900   00FF80  16DF               	andwf	indf2,f,c
   901                           
   902                           ;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 20:         }
   903   00FF82  EFFC  F07F         	goto	l102
   904   00FF86                     l953:
   905   00FF86  C020  FFD9         	movff	gpio_pin_direction_initialize@Pin,fsr2l
   906   00FF8A  C021  FFDA         	movff	gpio_pin_direction_initialize@Pin+1,fsr2h
   907   00FF8E  ACDF               	btfss	indf2,6,c
   908   00FF90  EFCC  F07F         	goto	u251
   909   00FF94  EFCE  F07F         	goto	u250
   910   00FF98                     u251:
   911   00FF98  EFFC  F07F         	goto	l957
   912   00FF9C                     u250:
   913   00FF9C                     
   914                           ;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 22:         {;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 23:
      +                                     (*tris_register[Pin->port] |= (1<<Pin->pin));
   915   00FF9C  C020  FFD9         	movff	gpio_pin_direction_initialize@Pin,fsr2l
   916   00FFA0  C021  FFDA         	movff	gpio_pin_direction_initialize@Pin+1,fsr2h
   917   00FFA4  30DF               	rrcf	223,w,c
   918   00FFA6  32E8               	rrcf	wreg,f,c
   919   00FFA8  32E8               	rrcf	wreg,f,c
   920   00FFAA  0B07               	andlw	7
   921   00FFAC  6E22               	movwf	??_gpio_pin_direction_initialize^0,c
   922   00FFAE  0E01               	movlw	1
   923   00FFB0  6E23               	movwf	(??_gpio_pin_direction_initialize+1)^0,c
   924   00FFB2  2A22               	incf	??_gpio_pin_direction_initialize^0,f,c
   925   00FFB4  EFDE  F07F         	goto	u264
   926   00FFB8                     u265:
   927   00FFB8  90D8               	bcf	status,0,c
   928   00FFBA  3623               	rlcf	(??_gpio_pin_direction_initialize+1)^0,f,c
   929   00FFBC                     u264:
   930   00FFBC  2E22               	decfsz	??_gpio_pin_direction_initialize^0,f,c
   931   00FFBE  EFDC  F07F         	goto	u265
   932   00FFC2  C020  FFD9         	movff	gpio_pin_direction_initialize@Pin,fsr2l
   933   00FFC6  C021  FFDA         	movff	gpio_pin_direction_initialize@Pin+1,fsr2h
   934   00FFCA  50DF               	movf	223,w,c
   935   00FFCC  0B07               	andlw	7
   936   00FFCE  6E24               	movwf	(??_gpio_pin_direction_initialize+2)^0,c
   937   00FFD0  5024               	movf	(??_gpio_pin_direction_initialize+2)^0,w,c
   938   00FFD2  0D02               	mullw	2
   939   00FFD4  0E15               	movlw	low _tris_register
   940   00FFD6  24F3               	addwf	243,w,c
   941   00FFD8  6ED9               	movwf	fsr2l,c
   942   00FFDA  0E00               	movlw	high _tris_register
   943   00FFDC  20F4               	addwfc	prodh,w,c
   944   00FFDE  6EDA               	movwf	fsr2h,c
   945   00FFE0  CFDE F025          	movff	postinc2,??_gpio_pin_direction_initialize+3
   946   00FFE4  CFDD F026          	movff	postdec2,??_gpio_pin_direction_initialize+4
   947   00FFE8  C025  FFD9         	movff	??_gpio_pin_direction_initialize+3,fsr2l
   948   00FFEC  C026  FFDA         	movff	??_gpio_pin_direction_initialize+4,fsr2h
   949   00FFF0  5023               	movf	(??_gpio_pin_direction_initialize+1)^0,w,c
   950   00FFF2  12DF               	iorwf	indf2,f,c
   951                           
   952                           ;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 24:         }
   953   00FFF4  EFFC  F07F         	goto	l102
   954   00FFF8                     l957:
   955   00FFF8                     l102:
   956                           
   957                           ;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 29:       ret = (STD_RETURN_TYPE)0X01 ;
   958   00FFF8  0E01               	movlw	1
   959   00FFFA  6E28               	movwf	gpio_pin_direction_initialize@ret^0,c
   960   00FFFC                     l100:
   961                           
   962                           ;MCAL_Layer/GPIO_Driver/Hal_GPIO.c: 31:   return ret;
   963   00FFFC  5028               	movf	gpio_pin_direction_initialize@ret^0,w,c
   964   00FFFE  0012               	return		;funcret
   965   010000                     __end_of_gpio_pin_direction_initialize:
   966                           	callstack 0
   967   000000                     
   968                           	psect	rparam
   969   000000                     
   970                           	psect	idloc
   971                           
   972                           ;Config register IDLOC0 @ 0x200000
   973                           ;	unspecified, using default values
   974   200000                     	org	2097152
   975   200000  FF                 	db	255
   976                           
   977                           ;Config register IDLOC1 @ 0x200001
   978                           ;	unspecified, using default values
   979   200001                     	org	2097153
   980   200001  FF                 	db	255
   981                           
   982                           ;Config register IDLOC2 @ 0x200002
   983                           ;	unspecified, using default values
   984   200002                     	org	2097154
   985   200002  FF                 	db	255
   986                           
   987                           ;Config register IDLOC3 @ 0x200003
   988                           ;	unspecified, using default values
   989   200003                     	org	2097155
   990   200003  FF                 	db	255
   991                           
   992                           ;Config register IDLOC4 @ 0x200004
   993                           ;	unspecified, using default values
   994   200004                     	org	2097156
   995   200004  FF                 	db	255
   996                           
   997                           ;Config register IDLOC5 @ 0x200005
   998                           ;	unspecified, using default values
   999   200005                     	org	2097157
  1000   200005  FF                 	db	255
  1001                           
  1002                           ;Config register IDLOC6 @ 0x200006
  1003                           ;	unspecified, using default values
  1004   200006                     	org	2097158
  1005   200006  FF                 	db	255
  1006                           
  1007                           ;Config register IDLOC7 @ 0x200007
  1008                           ;	unspecified, using default values
  1009   200007                     	org	2097159
  1010   200007  FF                 	db	255
  1011                           
  1012                           	psect	config
  1013                           
  1014                           ; Padding undefined space
  1015   300000                     	org	3145728
  1016   300000  FF                 	db	255
  1017                           
  1018                           ;Config register CONFIG1H @ 0x300001
  1019                           ;	unspecified, using default values
  1020                           ;	Oscillator Selection bits
  1021                           ;	OSC = 0x7, unprogrammed default
  1022                           ;	Fail-Safe Clock Monitor Enable bit
  1023                           ;	FCMEN = 0x0, unprogrammed default
  1024                           ;	Internal/External Oscillator Switchover bit
  1025                           ;	IESO = 0x0, unprogrammed default
  1026   300001                     	org	3145729
  1027   300001  07                 	db	7
  1028                           
  1029                           ;Config register CONFIG2L @ 0x300002
  1030                           ;	unspecified, using default values
  1031                           ;	Power-up Timer Enable bit
  1032                           ;	PWRT = 0x1, unprogrammed default
  1033                           ;	Brown-out Reset Enable bits
  1034                           ;	BOREN = 0x3, unprogrammed default
  1035                           ;	Brown Out Reset Voltage bits
  1036                           ;	BORV = 0x3, unprogrammed default
  1037   300002                     	org	3145730
  1038   300002  1F                 	db	31
  1039                           
  1040                           ;Config register CONFIG2H @ 0x300003
  1041                           ;	unspecified, using default values
  1042                           ;	Watchdog Timer Enable bit
  1043                           ;	WDT = 0x1, unprogrammed default
  1044                           ;	Watchdog Timer Postscale Select bits
  1045                           ;	WDTPS = 0xF, unprogrammed default
  1046   300003                     	org	3145731
  1047   300003  1F                 	db	31
  1048                           
  1049                           ; Padding undefined space
  1050   300004                     	org	3145732
  1051   300004  FF                 	db	255
  1052                           
  1053                           ;Config register CONFIG3H @ 0x300005
  1054                           ;	unspecified, using default values
  1055                           ;	CCP2 MUX bit
  1056                           ;	CCP2MX = 0x1, unprogrammed default
  1057                           ;	PORTB A/D Enable bit
  1058                           ;	PBADEN = 0x1, unprogrammed default
  1059                           ;	Low-Power Timer1 Oscillator Enable bit
  1060                           ;	LPT1OSC = 0x0, unprogrammed default
  1061                           ;	MCLR Pin Enable bit
  1062                           ;	MCLRE = 0x1, unprogrammed default
  1063   300005                     	org	3145733
  1064   300005  83                 	db	131
  1065                           
  1066                           ;Config register CONFIG4L @ 0x300006
  1067                           ;	unspecified, using default values
  1068                           ;	Stack Full/Underflow Reset Enable bit
  1069                           ;	STVREN = 0x1, unprogrammed default
  1070                           ;	Single-Supply ICSP Enable bit
  1071                           ;	LVP = 0x1, unprogrammed default
  1072                           ;	Extended Instruction Set Enable bit
  1073                           ;	XINST = 0x0, unprogrammed default
  1074                           ;	Background Debugger Enable bit
  1075                           ;	DEBUG = 0x1, unprogrammed default
  1076   300006                     	org	3145734
  1077   300006  85                 	db	133
  1078                           
  1079                           ; Padding undefined space
  1080   300007                     	org	3145735
  1081   300007  FF                 	db	255
  1082                           
  1083                           ;Config register CONFIG5L @ 0x300008
  1084                           ;	unspecified, using default values
  1085                           ;	Code Protection bit
  1086                           ;	CP0 = 0x1, unprogrammed default
  1087                           ;	Code Protection bit
  1088                           ;	CP1 = 0x1, unprogrammed default
  1089                           ;	Code Protection bit
  1090                           ;	CP2 = 0x1, unprogrammed default
  1091                           ;	Code Protection bit
  1092                           ;	CP3 = 0x1, unprogrammed default
  1093   300008                     	org	3145736
  1094   300008  0F                 	db	15
  1095                           
  1096                           ;Config register CONFIG5H @ 0x300009
  1097                           ;	unspecified, using default values
  1098                           ;	Boot Block Code Protection bit
  1099                           ;	CPB = 0x1, unprogrammed default
  1100                           ;	Data EEPROM Code Protection bit
  1101                           ;	CPD = 0x1, unprogrammed default
  1102   300009                     	org	3145737
  1103   300009  C0                 	db	192
  1104                           
  1105                           ;Config register CONFIG6L @ 0x30000A
  1106                           ;	unspecified, using default values
  1107                           ;	Write Protection bit
  1108                           ;	WRT0 = 0x1, unprogrammed default
  1109                           ;	Write Protection bit
  1110                           ;	WRT1 = 0x1, unprogrammed default
  1111                           ;	Write Protection bit
  1112                           ;	WRT2 = 0x1, unprogrammed default
  1113                           ;	Write Protection bit
  1114                           ;	WRT3 = 0x1, unprogrammed default
  1115   30000A                     	org	3145738
  1116   30000A  0F                 	db	15
  1117                           
  1118                           ;Config register CONFIG6H @ 0x30000B
  1119                           ;	unspecified, using default values
  1120                           ;	Configuration Register Write Protection bit
  1121                           ;	WRTC = 0x1, unprogrammed default
  1122                           ;	Boot Block Write Protection bit
  1123                           ;	WRTB = 0x1, unprogrammed default
  1124                           ;	Data EEPROM Write Protection bit
  1125                           ;	WRTD = 0x1, unprogrammed default
  1126   30000B                     	org	3145739
  1127   30000B  E0                 	db	224
  1128                           
  1129                           ;Config register CONFIG7L @ 0x30000C
  1130                           ;	unspecified, using default values
  1131                           ;	Table Read Protection bit
  1132                           ;	EBTR0 = 0x1, unprogrammed default
  1133                           ;	Table Read Protection bit
  1134                           ;	EBTR1 = 0x1, unprogrammed default
  1135                           ;	Table Read Protection bit
  1136                           ;	EBTR2 = 0x1, unprogrammed default
  1137                           ;	Table Read Protection bit
  1138                           ;	EBTR3 = 0x1, unprogrammed default
  1139   30000C                     	org	3145740
  1140   30000C  0F                 	db	15
  1141                           
  1142                           ;Config register CONFIG7H @ 0x30000D
  1143                           ;	unspecified, using default values
  1144                           ;	Boot Block Table Read Protection bit
  1145                           ;	EBTRB = 0x1, unprogrammed default
  1146   30000D                     	org	3145741
  1147   30000D  40                 	db	64
  1148                           tosu	equ	0xFFF
  1149                           tosh	equ	0xFFE
  1150                           tosl	equ	0xFFD
  1151                           stkptr	equ	0xFFC
  1152                           pclatu	equ	0xFFB
  1153                           pclath	equ	0xFFA
  1154                           pcl	equ	0xFF9
  1155                           tblptru	equ	0xFF8
  1156                           tblptrh	equ	0xFF7
  1157                           tblptrl	equ	0xFF6
  1158                           tablat	equ	0xFF5
  1159                           prodh	equ	0xFF4
  1160                           prodl	equ	0xFF3
  1161                           indf0	equ	0xFEF
  1162                           postinc0	equ	0xFEE
  1163                           postdec0	equ	0xFED
  1164                           preinc0	equ	0xFEC
  1165                           plusw0	equ	0xFEB
  1166                           fsr0h	equ	0xFEA
  1167                           fsr0l	equ	0xFE9
  1168                           wreg	equ	0xFE8
  1169                           indf1	equ	0xFE7
  1170                           postinc1	equ	0xFE6
  1171                           postdec1	equ	0xFE5
  1172                           preinc1	equ	0xFE4
  1173                           plusw1	equ	0xFE3
  1174                           fsr1h	equ	0xFE2
  1175                           fsr1l	equ	0xFE1
  1176                           bsr	equ	0xFE0
  1177                           indf2	equ	0xFDF
  1178                           postinc2	equ	0xFDE
  1179                           postdec2	equ	0xFDD
  1180                           preinc2	equ	0xFDC
  1181                           plusw2	equ	0xFDB
  1182                           fsr2h	equ	0xFDA
  1183                           fsr2l	equ	0xFD9
  1184                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        31
    BSS         0
    Persistent  1
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127     12      44
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    gpio_pin_toglle_logic@Pin	PTR const struct . size(2) Largest target is 1
		 -> PC0(COMRAM[1]), 

    gpio_pin_write_logic@Pin	PTR const struct . size(2) Largest target is 1
		 -> PC0(COMRAM[1]), 

    gpio_pin_direction_initialize@Pin	PTR const struct . size(2) Largest target is 1
		 -> PC0(COMRAM[1]), 

    lat_register	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATE(BITBIGSFRlh[1]), LATD(BITBIGSFRlh[1]), LATC(BITBIGSFRlh[1]), LATB(BITBIGSFRlh[1]), 
		 -> LATA(BITBIGSFRll[1]), 

    port_register	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTE(BITBIGSFRll[1]), PORTD(BITBIGSFRll[1]), PORTC(BITBIGSFRll[1]), PORTB(BITBIGSFRll[1]), 
		 -> PORTA(BITBIGSFRll[1]), 

    tris_register	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISE(BITBIGSFRh[1]), TRISD(BITBIGSFRh[1]), TRISC(BITBIGSFRh[1]), TRISB(BITBIGSFRh[1]), 
		 -> TRISA(BITBIGSFRll[1]), 


Critical Paths under _main in COMRAM

    _main->_gpio_pin_write_logic

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0    1133
                                             10 COMRAM     2     2      0
      _gpio_pin_direction_initialize
              _gpio_pin_toglle_logic
               _gpio_pin_write_logic
               _gpio_port_initialize
              _gpio_port_write_logic
 ---------------------------------------------------------------------------------
 (1) _gpio_port_write_logic                                4     3      1     196
                                              0 COMRAM     4     3      1
 ---------------------------------------------------------------------------------
 (1) _gpio_port_initialize                                 3     3      0      30
                                              0 COMRAM     3     3      0
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_write_logic                                10     7      3     484
                                              0 COMRAM    10     7      3
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_toglle_logic                                8     6      2     167
                                              0 COMRAM     8     6      2
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_direction_initialize                        9     7      2     256
                                              0 COMRAM     9     7      2
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _gpio_pin_direction_initialize
   _gpio_pin_toglle_logic
   _gpio_pin_write_logic
   _gpio_port_initialize
   _gpio_port_write_logic

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F7F      0       0      40        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK15           80      0       0      34        0.0%
BANK15              80      0       0      35        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F      C      2C       1       34.6%
BITBIGSFRh          69      0       0      36        0.0%
BITBIGSFRlh          4      0       0      37        0.0%
BITBIGSFRll          4      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      2C      39        0.0%
DATA                 0      0      2C       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Sun Oct 08 12:17:44 2023

                                   l57 FD38                                    l100 FFFC  
                                  l102 FFF8                                    l105 FFFE  
                                  l121 FEF2                                    l116 FEF0  
                                  l133 FD22                                    l141 FCA8  
                                  l118 FEEC                                    l147 FC60  
                                  l951 FF24                                    l943 FEF4  
                                  l847 FC64                                    l953 FF86  
                                  l945 FEF4                                    l961 FDF4  
                                  l955 FF9C                                    l947 FF06  
                                  l971 FE7A                                    l963 FDF4  
                                  l957 FFF8                                    l949 FF0E  
                                  l981 FCAA                                    l973 FE8A  
                                  l965 FE06                                    l983 FCBC  
                                  l975 FEEC                                    l967 FE0E  
                                  l985 FCC4                                    l969 FE1E  
                                  l993 FC3C                                    l987 FD1C  
                                  l979 FCAA                                    l995 FD24  
                                  l989 FD20                                    l997 FD4A  
                                  _PC0 001F                                    l999 FD60  
                                  u220 FF06                                    u300 FE8A  
                                  u221 FF02                                    u301 FE86  
                                  u230 FF24                                    u231 FF20  
                                  u320 FCBC                                    u321 FCB8  
                                  u250 FF9C                                    u314 FEAA  
                                  u251 FF98                                    u315 FEA6  
                                  u244 FF44                                    u245 FF40  
                                  u334 FCE4                                    u270 FE06  
                                  u335 FCE0                                    u271 FE02  
                                  u264 FFBC                                    u280 FE1E  
                                  u265 FFB8                                    u281 FE1A  
                                  u347 FD54                                    u357 FD7C  
                                  u294 FE3E                                    u295 FE3A  
                                  u367 FDA0                                    u377 FDC0  
                                  u387 FDE0                                    _ret 002C  
                                  prod 0FF3                                    wreg 0FE8  
    gpio_port_write_logic@logic_status 0020                                   l1001 FD88  
                                 l1003 FD96                                   l1005 FDB6  
                                 l1007 FDCC                                   _LATA 0F89  
                                 _LATB 0F8A                                   _LATC 0F8B  
                                 _LATD 0F8C                                   _LATE 0F8D  
             gpio_port_initialize@Port 0022                                   _main FD24  
                                 fsr2h 0FDA                                   indf2 0FDF  
                                 fsr1l 0FE1                                   fsr2l 0FD9  
                                 prodl 0FF3                                   start 0000  
                         ___param_bank 0000                  _gpio_port_write_logic FC3A  
                 _gpio_pin_write_logic FDF4                                  ?_main 0020  
               ?_gpio_pin_toglle_logic 0020                                  _PORTA 0F80  
                                _PORTB 0F81                                  _PORTC 0F82  
                                _PORTD 0F83                                  _PORTE 0F84  
                                _TRISA 0F92                                  _TRISB 0F93  
                                _TRISC 0F94                                  _TRISD 0F95  
                                _TRISE 0F96                                  tablat 0FF5  
                                status 0FD8         ?_gpio_pin_direction_initialize 0020  
                      __initialization FC14                           __end_of_main FDF4  
                ?_gpio_pin_write_logic 0020                                 ??_main 002A  
                        __activetblptr 0000              gpio_port_write_logic@Port 0023  
                        _tris_register 0015                 ?_gpio_port_write_logic 0020  
                               isa$std 0001                           __pdataCOMRAM 0001  
                               tblptrh 0FF7                                 tblptrl 0FF6  
                               tblptru 0FF8           __end_of_gpio_port_initialize FCAA  
                           __accesstop 0080                __end_of__initialization FC34  
                        ___rparam_used 0001                 ??_gpio_pin_write_logic 0023  
                       __pcstackCOMRAM 0020                             __pnvCOMRAM 002C  
     gpio_pin_write_logic@logic_status 0022                ??_gpio_pin_toglle_logic 0022  
                              __Hparam 0000                                __Lparam 0000  
                 _gpio_port_initialize FC62                                __pcinit FC14  
                              __ramtop 1000                                __ptext0 FD24  
                              __ptext1 FC3A                                __ptext2 FC62  
                              __ptext3 FDF4                                __ptext4 FCAA  
                              __ptext5 FEF4        ??_gpio_pin_direction_initialize 0022  
                 end_of_initialization FC34                ??_gpio_port_write_logic 0021  
                ?_gpio_port_initialize 0020                                postdec1 0FE5  
                              postdec2 0FDD                                postinc0 0FEE  
                              postinc2 0FDE               gpio_pin_toglle_logic@Pin 0020  
             gpio_pin_toglle_logic@ret 0027                          __pidataCOMRAM FBF5  
                  start_initialization FC14  __end_of_gpio_pin_direction_initialize 0000  
        _gpio_pin_direction_initialize FEF4                           _lat_register 0001  
               ??_gpio_port_initialize 0020          __end_of_gpio_pin_toglle_logic FD24  
        __end_of_gpio_port_write_logic FC62       gpio_pin_direction_initialize@Pin 0020  
     gpio_pin_direction_initialize@ret 0028                gpio_pin_write_logic@Pin 0020  
              gpio_pin_write_logic@ret 0029                              copy_data0 FC28  
                             __Hrparam 0000                               __Lrparam 0000  
                             isa$xinst 0000           __end_of_gpio_pin_write_logic FEF4  
                _gpio_pin_toglle_logic FCAA                          _port_register 000B  
