
ADC_TemperatureSensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ca8  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08003db4  08003db4  00004db4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003e44  08003e44  00005068  2**0
                  CONTENTS
  4 .ARM          00000000  08003e44  08003e44  00005068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003e44  08003e44  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003e44  08003e44  00004e44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003e48  08003e48  00004e48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003e4c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e8  20000068  08003eb4  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000250  08003eb4  00005250  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000985a  00000000  00000000  00005091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e0a  00000000  00000000  0000e8eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000900  00000000  00000000  000106f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006d7  00000000  00000000  00010ff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018532  00000000  00000000  000116cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b406  00000000  00000000  00029c01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088ed3  00000000  00000000  00035007  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bdeda  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ab4  00000000  00000000  000bdf20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  000c09d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08003d9c 	.word	0x08003d9c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08003d9c 	.word	0x08003d9c

0800014c <__io_putchar>:
#ifdef __GNUC__
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]

	if(ch == '\n')
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2b0a      	cmp	r3, #10
 8000158:	d106      	bne.n	8000168 <__io_putchar+0x1c>
		HAL_UART_Transmit (&huart2, (uint8_t*) "\r", 1, 0xFFFF);
 800015a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800015e:	2201      	movs	r2, #1
 8000160:	4907      	ldr	r1, [pc, #28]	@ (8000180 <__io_putchar+0x34>)
 8000162:	4808      	ldr	r0, [pc, #32]	@ (8000184 <__io_putchar+0x38>)
 8000164:	f002 f90e 	bl	8002384 <HAL_UART_Transmit>
		 HAL_UART_Transmit (&huart2, (uint8_t*) &ch, 1, 0xFFFF);
 8000168:	1d39      	adds	r1, r7, #4
 800016a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800016e:	2201      	movs	r2, #1
 8000170:	4804      	ldr	r0, [pc, #16]	@ (8000184 <__io_putchar+0x38>)
 8000172:	f002 f907 	bl	8002384 <HAL_UART_Transmit>
		return ch;
 8000176:	687b      	ldr	r3, [r7, #4]

}
 8000178:	4618      	mov	r0, r3
 800017a:	3708      	adds	r7, #8
 800017c:	46bd      	mov	sp, r7
 800017e:	bd80      	pop	{r7, pc}
 8000180:	08003db4 	.word	0x08003db4
 8000184:	200000b4 	.word	0x200000b4

08000188 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000188:	b580      	push	{r7, lr}
 800018a:	b082      	sub	sp, #8
 800018c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800018e:	f000 faad 	bl	80006ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000192:	f000 f82b 	bl	80001ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000196:	f000 f8e9 	bl	800036c <MX_GPIO_Init>
  MX_ADC1_Init();
 800019a:	f000 f87f 	bl	800029c <MX_ADC1_Init>
  MX_USART2_UART_Init();
 800019e:	f000 f8bb 	bl	8000318 <MX_USART2_UART_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  /* Start calibration */
	 if (HAL_ADCEx_Calibration_Start (&hadc1) != HAL_OK){
 80001a2:	4810      	ldr	r0, [pc, #64]	@ (80001e4 <main+0x5c>)
 80001a4:	f000 ff30 	bl	8001008 <HAL_ADCEx_Calibration_Start>
 80001a8:	4603      	mov	r3, r0
 80001aa:	2b00      	cmp	r3, #0
 80001ac:	d001      	beq.n	80001b2 <main+0x2a>
		  Error_Handler();
 80001ae:	f000 f8f3 	bl	8000398 <Error_Handler>
	  }
	/* Start the conversion prossess */

	 if (HAL_ADC_Start (&hadc1) != HAL_OK){
 80001b2:	480c      	ldr	r0, [pc, #48]	@ (80001e4 <main+0x5c>)
 80001b4:	f000 fbd4 	bl	8000960 <HAL_ADC_Start>
 80001b8:	4603      	mov	r3, r0
 80001ba:	2b00      	cmp	r3, #0
 80001bc:	d001      	beq.n	80001c2 <main+0x3a>
		 Error_Handler();
 80001be:	f000 f8eb 	bl	8000398 <Error_Handler>
	 }

	 uint16_t adc1;
  while (1)
  {
	  HAL_ADC_PollForConversion(&hadc1, 100);
 80001c2:	2164      	movs	r1, #100	@ 0x64
 80001c4:	4807      	ldr	r0, [pc, #28]	@ (80001e4 <main+0x5c>)
 80001c6:	f000 fc79 	bl	8000abc <HAL_ADC_PollForConversion>
	  adc1 = HAL_ADC_GetValue (&hadc1);
 80001ca:	4806      	ldr	r0, [pc, #24]	@ (80001e4 <main+0x5c>)
 80001cc:	f000 fd7c 	bl	8000cc8 <HAL_ADC_GetValue>
 80001d0:	4603      	mov	r3, r0
 80001d2:	80fb      	strh	r3, [r7, #6]
	  printf("ADC1_temperature: %d \n", adc1);
 80001d4:	88fb      	ldrh	r3, [r7, #6]
 80001d6:	4619      	mov	r1, r3
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <main+0x60>)
 80001da:	f002 ff69 	bl	80030b0 <iprintf>
	  HAL_ADC_PollForConversion(&hadc1, 100);
 80001de:	bf00      	nop
 80001e0:	e7ef      	b.n	80001c2 <main+0x3a>
 80001e2:	bf00      	nop
 80001e4:	20000084 	.word	0x20000084
 80001e8:	08003db8 	.word	0x08003db8

080001ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001ec:	b580      	push	{r7, lr}
 80001ee:	b094      	sub	sp, #80	@ 0x50
 80001f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80001f6:	2228      	movs	r2, #40	@ 0x28
 80001f8:	2100      	movs	r1, #0
 80001fa:	4618      	mov	r0, r3
 80001fc:	f002 ff6a 	bl	80030d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000200:	f107 0314 	add.w	r3, r7, #20
 8000204:	2200      	movs	r2, #0
 8000206:	601a      	str	r2, [r3, #0]
 8000208:	605a      	str	r2, [r3, #4]
 800020a:	609a      	str	r2, [r3, #8]
 800020c:	60da      	str	r2, [r3, #12]
 800020e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000210:	1d3b      	adds	r3, r7, #4
 8000212:	2200      	movs	r2, #0
 8000214:	601a      	str	r2, [r3, #0]
 8000216:	605a      	str	r2, [r3, #4]
 8000218:	609a      	str	r2, [r3, #8]
 800021a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800021c:	2302      	movs	r3, #2
 800021e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000220:	2301      	movs	r3, #1
 8000222:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000224:	2310      	movs	r3, #16
 8000226:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000228:	2302      	movs	r3, #2
 800022a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800022c:	2300      	movs	r3, #0
 800022e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000230:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000234:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000236:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800023a:	4618      	mov	r0, r3
 800023c:	f001 fad6 	bl	80017ec <HAL_RCC_OscConfig>
 8000240:	4603      	mov	r3, r0
 8000242:	2b00      	cmp	r3, #0
 8000244:	d001      	beq.n	800024a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000246:	f000 f8a7 	bl	8000398 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800024a:	230f      	movs	r3, #15
 800024c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800024e:	2302      	movs	r3, #2
 8000250:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000252:	2300      	movs	r3, #0
 8000254:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000256:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800025a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800025c:	2300      	movs	r3, #0
 800025e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000260:	f107 0314 	add.w	r3, r7, #20
 8000264:	2102      	movs	r1, #2
 8000266:	4618      	mov	r0, r3
 8000268:	f001 fd42 	bl	8001cf0 <HAL_RCC_ClockConfig>
 800026c:	4603      	mov	r3, r0
 800026e:	2b00      	cmp	r3, #0
 8000270:	d001      	beq.n	8000276 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000272:	f000 f891 	bl	8000398 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000276:	2302      	movs	r3, #2
 8000278:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 800027a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800027e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000280:	1d3b      	adds	r3, r7, #4
 8000282:	4618      	mov	r0, r3
 8000284:	f001 fec2 	bl	800200c <HAL_RCCEx_PeriphCLKConfig>
 8000288:	4603      	mov	r3, r0
 800028a:	2b00      	cmp	r3, #0
 800028c:	d001      	beq.n	8000292 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800028e:	f000 f883 	bl	8000398 <Error_Handler>
  }
}
 8000292:	bf00      	nop
 8000294:	3750      	adds	r7, #80	@ 0x50
 8000296:	46bd      	mov	sp, r7
 8000298:	bd80      	pop	{r7, pc}
	...

0800029c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800029c:	b580      	push	{r7, lr}
 800029e:	b084      	sub	sp, #16
 80002a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80002a2:	1d3b      	adds	r3, r7, #4
 80002a4:	2200      	movs	r2, #0
 80002a6:	601a      	str	r2, [r3, #0]
 80002a8:	605a      	str	r2, [r3, #4]
 80002aa:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80002ac:	4b18      	ldr	r3, [pc, #96]	@ (8000310 <MX_ADC1_Init+0x74>)
 80002ae:	4a19      	ldr	r2, [pc, #100]	@ (8000314 <MX_ADC1_Init+0x78>)
 80002b0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80002b2:	4b17      	ldr	r3, [pc, #92]	@ (8000310 <MX_ADC1_Init+0x74>)
 80002b4:	2200      	movs	r2, #0
 80002b6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80002b8:	4b15      	ldr	r3, [pc, #84]	@ (8000310 <MX_ADC1_Init+0x74>)
 80002ba:	2201      	movs	r2, #1
 80002bc:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80002be:	4b14      	ldr	r3, [pc, #80]	@ (8000310 <MX_ADC1_Init+0x74>)
 80002c0:	2200      	movs	r2, #0
 80002c2:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80002c4:	4b12      	ldr	r3, [pc, #72]	@ (8000310 <MX_ADC1_Init+0x74>)
 80002c6:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80002ca:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80002cc:	4b10      	ldr	r3, [pc, #64]	@ (8000310 <MX_ADC1_Init+0x74>)
 80002ce:	2200      	movs	r2, #0
 80002d0:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80002d2:	4b0f      	ldr	r3, [pc, #60]	@ (8000310 <MX_ADC1_Init+0x74>)
 80002d4:	2201      	movs	r2, #1
 80002d6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80002d8:	480d      	ldr	r0, [pc, #52]	@ (8000310 <MX_ADC1_Init+0x74>)
 80002da:	f000 fa69 	bl	80007b0 <HAL_ADC_Init>
 80002de:	4603      	mov	r3, r0
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	d001      	beq.n	80002e8 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80002e4:	f000 f858 	bl	8000398 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80002e8:	2310      	movs	r3, #16
 80002ea:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80002ec:	2301      	movs	r3, #1
 80002ee:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 80002f0:	2302      	movs	r3, #2
 80002f2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80002f4:	1d3b      	adds	r3, r7, #4
 80002f6:	4619      	mov	r1, r3
 80002f8:	4805      	ldr	r0, [pc, #20]	@ (8000310 <MX_ADC1_Init+0x74>)
 80002fa:	f000 fcf1 	bl	8000ce0 <HAL_ADC_ConfigChannel>
 80002fe:	4603      	mov	r3, r0
 8000300:	2b00      	cmp	r3, #0
 8000302:	d001      	beq.n	8000308 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000304:	f000 f848 	bl	8000398 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000308:	bf00      	nop
 800030a:	3710      	adds	r7, #16
 800030c:	46bd      	mov	sp, r7
 800030e:	bd80      	pop	{r7, pc}
 8000310:	20000084 	.word	0x20000084
 8000314:	40012400 	.word	0x40012400

08000318 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800031c:	4b11      	ldr	r3, [pc, #68]	@ (8000364 <MX_USART2_UART_Init+0x4c>)
 800031e:	4a12      	ldr	r2, [pc, #72]	@ (8000368 <MX_USART2_UART_Init+0x50>)
 8000320:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000322:	4b10      	ldr	r3, [pc, #64]	@ (8000364 <MX_USART2_UART_Init+0x4c>)
 8000324:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000328:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800032a:	4b0e      	ldr	r3, [pc, #56]	@ (8000364 <MX_USART2_UART_Init+0x4c>)
 800032c:	2200      	movs	r2, #0
 800032e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000330:	4b0c      	ldr	r3, [pc, #48]	@ (8000364 <MX_USART2_UART_Init+0x4c>)
 8000332:	2200      	movs	r2, #0
 8000334:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000336:	4b0b      	ldr	r3, [pc, #44]	@ (8000364 <MX_USART2_UART_Init+0x4c>)
 8000338:	2200      	movs	r2, #0
 800033a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800033c:	4b09      	ldr	r3, [pc, #36]	@ (8000364 <MX_USART2_UART_Init+0x4c>)
 800033e:	220c      	movs	r2, #12
 8000340:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000342:	4b08      	ldr	r3, [pc, #32]	@ (8000364 <MX_USART2_UART_Init+0x4c>)
 8000344:	2200      	movs	r2, #0
 8000346:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000348:	4b06      	ldr	r3, [pc, #24]	@ (8000364 <MX_USART2_UART_Init+0x4c>)
 800034a:	2200      	movs	r2, #0
 800034c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800034e:	4805      	ldr	r0, [pc, #20]	@ (8000364 <MX_USART2_UART_Init+0x4c>)
 8000350:	f001 ffc8 	bl	80022e4 <HAL_UART_Init>
 8000354:	4603      	mov	r3, r0
 8000356:	2b00      	cmp	r3, #0
 8000358:	d001      	beq.n	800035e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800035a:	f000 f81d 	bl	8000398 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800035e:	bf00      	nop
 8000360:	bd80      	pop	{r7, pc}
 8000362:	bf00      	nop
 8000364:	200000b4 	.word	0x200000b4
 8000368:	40004400 	.word	0x40004400

0800036c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800036c:	b480      	push	{r7}
 800036e:	b083      	sub	sp, #12
 8000370:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000372:	4b08      	ldr	r3, [pc, #32]	@ (8000394 <MX_GPIO_Init+0x28>)
 8000374:	699b      	ldr	r3, [r3, #24]
 8000376:	4a07      	ldr	r2, [pc, #28]	@ (8000394 <MX_GPIO_Init+0x28>)
 8000378:	f043 0304 	orr.w	r3, r3, #4
 800037c:	6193      	str	r3, [r2, #24]
 800037e:	4b05      	ldr	r3, [pc, #20]	@ (8000394 <MX_GPIO_Init+0x28>)
 8000380:	699b      	ldr	r3, [r3, #24]
 8000382:	f003 0304 	and.w	r3, r3, #4
 8000386:	607b      	str	r3, [r7, #4]
 8000388:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800038a:	bf00      	nop
 800038c:	370c      	adds	r7, #12
 800038e:	46bd      	mov	sp, r7
 8000390:	bc80      	pop	{r7}
 8000392:	4770      	bx	lr
 8000394:	40021000 	.word	0x40021000

08000398 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000398:	b480      	push	{r7}
 800039a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800039c:	b672      	cpsid	i
}
 800039e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003a0:	bf00      	nop
 80003a2:	e7fd      	b.n	80003a0 <Error_Handler+0x8>

080003a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003a4:	b480      	push	{r7}
 80003a6:	b085      	sub	sp, #20
 80003a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003aa:	4b15      	ldr	r3, [pc, #84]	@ (8000400 <HAL_MspInit+0x5c>)
 80003ac:	699b      	ldr	r3, [r3, #24]
 80003ae:	4a14      	ldr	r2, [pc, #80]	@ (8000400 <HAL_MspInit+0x5c>)
 80003b0:	f043 0301 	orr.w	r3, r3, #1
 80003b4:	6193      	str	r3, [r2, #24]
 80003b6:	4b12      	ldr	r3, [pc, #72]	@ (8000400 <HAL_MspInit+0x5c>)
 80003b8:	699b      	ldr	r3, [r3, #24]
 80003ba:	f003 0301 	and.w	r3, r3, #1
 80003be:	60bb      	str	r3, [r7, #8]
 80003c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000400 <HAL_MspInit+0x5c>)
 80003c4:	69db      	ldr	r3, [r3, #28]
 80003c6:	4a0e      	ldr	r2, [pc, #56]	@ (8000400 <HAL_MspInit+0x5c>)
 80003c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80003cc:	61d3      	str	r3, [r2, #28]
 80003ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000400 <HAL_MspInit+0x5c>)
 80003d0:	69db      	ldr	r3, [r3, #28]
 80003d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80003d6:	607b      	str	r3, [r7, #4]
 80003d8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80003da:	4b0a      	ldr	r3, [pc, #40]	@ (8000404 <HAL_MspInit+0x60>)
 80003dc:	685b      	ldr	r3, [r3, #4]
 80003de:	60fb      	str	r3, [r7, #12]
 80003e0:	68fb      	ldr	r3, [r7, #12]
 80003e2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80003e6:	60fb      	str	r3, [r7, #12]
 80003e8:	68fb      	ldr	r3, [r7, #12]
 80003ea:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80003ee:	60fb      	str	r3, [r7, #12]
 80003f0:	4a04      	ldr	r2, [pc, #16]	@ (8000404 <HAL_MspInit+0x60>)
 80003f2:	68fb      	ldr	r3, [r7, #12]
 80003f4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003f6:	bf00      	nop
 80003f8:	3714      	adds	r7, #20
 80003fa:	46bd      	mov	sp, r7
 80003fc:	bc80      	pop	{r7}
 80003fe:	4770      	bx	lr
 8000400:	40021000 	.word	0x40021000
 8000404:	40010000 	.word	0x40010000

08000408 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000408:	b480      	push	{r7}
 800040a:	b085      	sub	sp, #20
 800040c:	af00      	add	r7, sp, #0
 800040e:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	4a09      	ldr	r2, [pc, #36]	@ (800043c <HAL_ADC_MspInit+0x34>)
 8000416:	4293      	cmp	r3, r2
 8000418:	d10b      	bne.n	8000432 <HAL_ADC_MspInit+0x2a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800041a:	4b09      	ldr	r3, [pc, #36]	@ (8000440 <HAL_ADC_MspInit+0x38>)
 800041c:	699b      	ldr	r3, [r3, #24]
 800041e:	4a08      	ldr	r2, [pc, #32]	@ (8000440 <HAL_ADC_MspInit+0x38>)
 8000420:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000424:	6193      	str	r3, [r2, #24]
 8000426:	4b06      	ldr	r3, [pc, #24]	@ (8000440 <HAL_ADC_MspInit+0x38>)
 8000428:	699b      	ldr	r3, [r3, #24]
 800042a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800042e:	60fb      	str	r3, [r7, #12]
 8000430:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000432:	bf00      	nop
 8000434:	3714      	adds	r7, #20
 8000436:	46bd      	mov	sp, r7
 8000438:	bc80      	pop	{r7}
 800043a:	4770      	bx	lr
 800043c:	40012400 	.word	0x40012400
 8000440:	40021000 	.word	0x40021000

08000444 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	b088      	sub	sp, #32
 8000448:	af00      	add	r7, sp, #0
 800044a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800044c:	f107 0310 	add.w	r3, r7, #16
 8000450:	2200      	movs	r2, #0
 8000452:	601a      	str	r2, [r3, #0]
 8000454:	605a      	str	r2, [r3, #4]
 8000456:	609a      	str	r2, [r3, #8]
 8000458:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	681b      	ldr	r3, [r3, #0]
 800045e:	4a1f      	ldr	r2, [pc, #124]	@ (80004dc <HAL_UART_MspInit+0x98>)
 8000460:	4293      	cmp	r3, r2
 8000462:	d137      	bne.n	80004d4 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000464:	4b1e      	ldr	r3, [pc, #120]	@ (80004e0 <HAL_UART_MspInit+0x9c>)
 8000466:	69db      	ldr	r3, [r3, #28]
 8000468:	4a1d      	ldr	r2, [pc, #116]	@ (80004e0 <HAL_UART_MspInit+0x9c>)
 800046a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800046e:	61d3      	str	r3, [r2, #28]
 8000470:	4b1b      	ldr	r3, [pc, #108]	@ (80004e0 <HAL_UART_MspInit+0x9c>)
 8000472:	69db      	ldr	r3, [r3, #28]
 8000474:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000478:	60fb      	str	r3, [r7, #12]
 800047a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800047c:	4b18      	ldr	r3, [pc, #96]	@ (80004e0 <HAL_UART_MspInit+0x9c>)
 800047e:	699b      	ldr	r3, [r3, #24]
 8000480:	4a17      	ldr	r2, [pc, #92]	@ (80004e0 <HAL_UART_MspInit+0x9c>)
 8000482:	f043 0304 	orr.w	r3, r3, #4
 8000486:	6193      	str	r3, [r2, #24]
 8000488:	4b15      	ldr	r3, [pc, #84]	@ (80004e0 <HAL_UART_MspInit+0x9c>)
 800048a:	699b      	ldr	r3, [r3, #24]
 800048c:	f003 0304 	and.w	r3, r3, #4
 8000490:	60bb      	str	r3, [r7, #8]
 8000492:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000494:	2304      	movs	r3, #4
 8000496:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000498:	2302      	movs	r3, #2
 800049a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800049c:	2303      	movs	r3, #3
 800049e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004a0:	f107 0310 	add.w	r3, r7, #16
 80004a4:	4619      	mov	r1, r3
 80004a6:	480f      	ldr	r0, [pc, #60]	@ (80004e4 <HAL_UART_MspInit+0xa0>)
 80004a8:	f001 f81c 	bl	80014e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80004ac:	2308      	movs	r3, #8
 80004ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004b0:	2300      	movs	r3, #0
 80004b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004b4:	2300      	movs	r3, #0
 80004b6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004b8:	f107 0310 	add.w	r3, r7, #16
 80004bc:	4619      	mov	r1, r3
 80004be:	4809      	ldr	r0, [pc, #36]	@ (80004e4 <HAL_UART_MspInit+0xa0>)
 80004c0:	f001 f810 	bl	80014e4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80004c4:	2200      	movs	r2, #0
 80004c6:	2100      	movs	r1, #0
 80004c8:	2026      	movs	r0, #38	@ 0x26
 80004ca:	f000 ff22 	bl	8001312 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80004ce:	2026      	movs	r0, #38	@ 0x26
 80004d0:	f000 ff3b 	bl	800134a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80004d4:	bf00      	nop
 80004d6:	3720      	adds	r7, #32
 80004d8:	46bd      	mov	sp, r7
 80004da:	bd80      	pop	{r7, pc}
 80004dc:	40004400 	.word	0x40004400
 80004e0:	40021000 	.word	0x40021000
 80004e4:	40010800 	.word	0x40010800

080004e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004e8:	b480      	push	{r7}
 80004ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80004ec:	bf00      	nop
 80004ee:	e7fd      	b.n	80004ec <NMI_Handler+0x4>

080004f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004f0:	b480      	push	{r7}
 80004f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004f4:	bf00      	nop
 80004f6:	e7fd      	b.n	80004f4 <HardFault_Handler+0x4>

080004f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004f8:	b480      	push	{r7}
 80004fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004fc:	bf00      	nop
 80004fe:	e7fd      	b.n	80004fc <MemManage_Handler+0x4>

08000500 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000500:	b480      	push	{r7}
 8000502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000504:	bf00      	nop
 8000506:	e7fd      	b.n	8000504 <BusFault_Handler+0x4>

08000508 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000508:	b480      	push	{r7}
 800050a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800050c:	bf00      	nop
 800050e:	e7fd      	b.n	800050c <UsageFault_Handler+0x4>

08000510 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000510:	b480      	push	{r7}
 8000512:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000514:	bf00      	nop
 8000516:	46bd      	mov	sp, r7
 8000518:	bc80      	pop	{r7}
 800051a:	4770      	bx	lr

0800051c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800051c:	b480      	push	{r7}
 800051e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000520:	bf00      	nop
 8000522:	46bd      	mov	sp, r7
 8000524:	bc80      	pop	{r7}
 8000526:	4770      	bx	lr

08000528 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000528:	b480      	push	{r7}
 800052a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800052c:	bf00      	nop
 800052e:	46bd      	mov	sp, r7
 8000530:	bc80      	pop	{r7}
 8000532:	4770      	bx	lr

08000534 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000538:	f000 f91e 	bl	8000778 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800053c:	bf00      	nop
 800053e:	bd80      	pop	{r7, pc}

08000540 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000544:	4802      	ldr	r0, [pc, #8]	@ (8000550 <USART2_IRQHandler+0x10>)
 8000546:	f001 ffa1 	bl	800248c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800054a:	bf00      	nop
 800054c:	bd80      	pop	{r7, pc}
 800054e:	bf00      	nop
 8000550:	200000b4 	.word	0x200000b4

08000554 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b086      	sub	sp, #24
 8000558:	af00      	add	r7, sp, #0
 800055a:	60f8      	str	r0, [r7, #12]
 800055c:	60b9      	str	r1, [r7, #8]
 800055e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000560:	2300      	movs	r3, #0
 8000562:	617b      	str	r3, [r7, #20]
 8000564:	e00a      	b.n	800057c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000566:	f3af 8000 	nop.w
 800056a:	4601      	mov	r1, r0
 800056c:	68bb      	ldr	r3, [r7, #8]
 800056e:	1c5a      	adds	r2, r3, #1
 8000570:	60ba      	str	r2, [r7, #8]
 8000572:	b2ca      	uxtb	r2, r1
 8000574:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000576:	697b      	ldr	r3, [r7, #20]
 8000578:	3301      	adds	r3, #1
 800057a:	617b      	str	r3, [r7, #20]
 800057c:	697a      	ldr	r2, [r7, #20]
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	429a      	cmp	r2, r3
 8000582:	dbf0      	blt.n	8000566 <_read+0x12>
  }

  return len;
 8000584:	687b      	ldr	r3, [r7, #4]
}
 8000586:	4618      	mov	r0, r3
 8000588:	3718      	adds	r7, #24
 800058a:	46bd      	mov	sp, r7
 800058c:	bd80      	pop	{r7, pc}

0800058e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800058e:	b580      	push	{r7, lr}
 8000590:	b086      	sub	sp, #24
 8000592:	af00      	add	r7, sp, #0
 8000594:	60f8      	str	r0, [r7, #12]
 8000596:	60b9      	str	r1, [r7, #8]
 8000598:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800059a:	2300      	movs	r3, #0
 800059c:	617b      	str	r3, [r7, #20]
 800059e:	e009      	b.n	80005b4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80005a0:	68bb      	ldr	r3, [r7, #8]
 80005a2:	1c5a      	adds	r2, r3, #1
 80005a4:	60ba      	str	r2, [r7, #8]
 80005a6:	781b      	ldrb	r3, [r3, #0]
 80005a8:	4618      	mov	r0, r3
 80005aa:	f7ff fdcf 	bl	800014c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80005ae:	697b      	ldr	r3, [r7, #20]
 80005b0:	3301      	adds	r3, #1
 80005b2:	617b      	str	r3, [r7, #20]
 80005b4:	697a      	ldr	r2, [r7, #20]
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	429a      	cmp	r2, r3
 80005ba:	dbf1      	blt.n	80005a0 <_write+0x12>
  }
  return len;
 80005bc:	687b      	ldr	r3, [r7, #4]
}
 80005be:	4618      	mov	r0, r3
 80005c0:	3718      	adds	r7, #24
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}

080005c6 <_close>:

int _close(int file)
{
 80005c6:	b480      	push	{r7}
 80005c8:	b083      	sub	sp, #12
 80005ca:	af00      	add	r7, sp, #0
 80005cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80005ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80005d2:	4618      	mov	r0, r3
 80005d4:	370c      	adds	r7, #12
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bc80      	pop	{r7}
 80005da:	4770      	bx	lr

080005dc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80005dc:	b480      	push	{r7}
 80005de:	b083      	sub	sp, #12
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
 80005e4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80005e6:	683b      	ldr	r3, [r7, #0]
 80005e8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80005ec:	605a      	str	r2, [r3, #4]
  return 0;
 80005ee:	2300      	movs	r3, #0
}
 80005f0:	4618      	mov	r0, r3
 80005f2:	370c      	adds	r7, #12
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bc80      	pop	{r7}
 80005f8:	4770      	bx	lr

080005fa <_isatty>:

int _isatty(int file)
{
 80005fa:	b480      	push	{r7}
 80005fc:	b083      	sub	sp, #12
 80005fe:	af00      	add	r7, sp, #0
 8000600:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000602:	2301      	movs	r3, #1
}
 8000604:	4618      	mov	r0, r3
 8000606:	370c      	adds	r7, #12
 8000608:	46bd      	mov	sp, r7
 800060a:	bc80      	pop	{r7}
 800060c:	4770      	bx	lr

0800060e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800060e:	b480      	push	{r7}
 8000610:	b085      	sub	sp, #20
 8000612:	af00      	add	r7, sp, #0
 8000614:	60f8      	str	r0, [r7, #12]
 8000616:	60b9      	str	r1, [r7, #8]
 8000618:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800061a:	2300      	movs	r3, #0
}
 800061c:	4618      	mov	r0, r3
 800061e:	3714      	adds	r7, #20
 8000620:	46bd      	mov	sp, r7
 8000622:	bc80      	pop	{r7}
 8000624:	4770      	bx	lr
	...

08000628 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b086      	sub	sp, #24
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000630:	4a14      	ldr	r2, [pc, #80]	@ (8000684 <_sbrk+0x5c>)
 8000632:	4b15      	ldr	r3, [pc, #84]	@ (8000688 <_sbrk+0x60>)
 8000634:	1ad3      	subs	r3, r2, r3
 8000636:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000638:	697b      	ldr	r3, [r7, #20]
 800063a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800063c:	4b13      	ldr	r3, [pc, #76]	@ (800068c <_sbrk+0x64>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	2b00      	cmp	r3, #0
 8000642:	d102      	bne.n	800064a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000644:	4b11      	ldr	r3, [pc, #68]	@ (800068c <_sbrk+0x64>)
 8000646:	4a12      	ldr	r2, [pc, #72]	@ (8000690 <_sbrk+0x68>)
 8000648:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800064a:	4b10      	ldr	r3, [pc, #64]	@ (800068c <_sbrk+0x64>)
 800064c:	681a      	ldr	r2, [r3, #0]
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	4413      	add	r3, r2
 8000652:	693a      	ldr	r2, [r7, #16]
 8000654:	429a      	cmp	r2, r3
 8000656:	d207      	bcs.n	8000668 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000658:	f002 fd44 	bl	80030e4 <__errno>
 800065c:	4603      	mov	r3, r0
 800065e:	220c      	movs	r2, #12
 8000660:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000662:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000666:	e009      	b.n	800067c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000668:	4b08      	ldr	r3, [pc, #32]	@ (800068c <_sbrk+0x64>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800066e:	4b07      	ldr	r3, [pc, #28]	@ (800068c <_sbrk+0x64>)
 8000670:	681a      	ldr	r2, [r3, #0]
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	4413      	add	r3, r2
 8000676:	4a05      	ldr	r2, [pc, #20]	@ (800068c <_sbrk+0x64>)
 8000678:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800067a:	68fb      	ldr	r3, [r7, #12]
}
 800067c:	4618      	mov	r0, r3
 800067e:	3718      	adds	r7, #24
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}
 8000684:	20005000 	.word	0x20005000
 8000688:	00000400 	.word	0x00000400
 800068c:	200000fc 	.word	0x200000fc
 8000690:	20000250 	.word	0x20000250

08000694 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000694:	b480      	push	{r7}
 8000696:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000698:	bf00      	nop
 800069a:	46bd      	mov	sp, r7
 800069c:	bc80      	pop	{r7}
 800069e:	4770      	bx	lr

080006a0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80006a0:	f7ff fff8 	bl	8000694 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006a4:	480b      	ldr	r0, [pc, #44]	@ (80006d4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80006a6:	490c      	ldr	r1, [pc, #48]	@ (80006d8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80006a8:	4a0c      	ldr	r2, [pc, #48]	@ (80006dc <LoopFillZerobss+0x16>)
  movs r3, #0
 80006aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006ac:	e002      	b.n	80006b4 <LoopCopyDataInit>

080006ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006b2:	3304      	adds	r3, #4

080006b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006b8:	d3f9      	bcc.n	80006ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006ba:	4a09      	ldr	r2, [pc, #36]	@ (80006e0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80006bc:	4c09      	ldr	r4, [pc, #36]	@ (80006e4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80006be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006c0:	e001      	b.n	80006c6 <LoopFillZerobss>

080006c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006c4:	3204      	adds	r2, #4

080006c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006c8:	d3fb      	bcc.n	80006c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80006ca:	f002 fd11 	bl	80030f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006ce:	f7ff fd5b 	bl	8000188 <main>
  bx lr
 80006d2:	4770      	bx	lr
  ldr r0, =_sdata
 80006d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006d8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80006dc:	08003e4c 	.word	0x08003e4c
  ldr r2, =_sbss
 80006e0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80006e4:	20000250 	.word	0x20000250

080006e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006e8:	e7fe      	b.n	80006e8 <ADC1_2_IRQHandler>
	...

080006ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006f0:	4b08      	ldr	r3, [pc, #32]	@ (8000714 <HAL_Init+0x28>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	4a07      	ldr	r2, [pc, #28]	@ (8000714 <HAL_Init+0x28>)
 80006f6:	f043 0310 	orr.w	r3, r3, #16
 80006fa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006fc:	2003      	movs	r0, #3
 80006fe:	f000 fdfd 	bl	80012fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000702:	200f      	movs	r0, #15
 8000704:	f000 f808 	bl	8000718 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000708:	f7ff fe4c 	bl	80003a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800070c:	2300      	movs	r3, #0
}
 800070e:	4618      	mov	r0, r3
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	40022000 	.word	0x40022000

08000718 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b082      	sub	sp, #8
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000720:	4b12      	ldr	r3, [pc, #72]	@ (800076c <HAL_InitTick+0x54>)
 8000722:	681a      	ldr	r2, [r3, #0]
 8000724:	4b12      	ldr	r3, [pc, #72]	@ (8000770 <HAL_InitTick+0x58>)
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	4619      	mov	r1, r3
 800072a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800072e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000732:	fbb2 f3f3 	udiv	r3, r2, r3
 8000736:	4618      	mov	r0, r3
 8000738:	f000 fe15 	bl	8001366 <HAL_SYSTICK_Config>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000742:	2301      	movs	r3, #1
 8000744:	e00e      	b.n	8000764 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	2b0f      	cmp	r3, #15
 800074a:	d80a      	bhi.n	8000762 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800074c:	2200      	movs	r2, #0
 800074e:	6879      	ldr	r1, [r7, #4]
 8000750:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000754:	f000 fddd 	bl	8001312 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000758:	4a06      	ldr	r2, [pc, #24]	@ (8000774 <HAL_InitTick+0x5c>)
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800075e:	2300      	movs	r3, #0
 8000760:	e000      	b.n	8000764 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000762:	2301      	movs	r3, #1
}
 8000764:	4618      	mov	r0, r3
 8000766:	3708      	adds	r7, #8
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	20000000 	.word	0x20000000
 8000770:	20000008 	.word	0x20000008
 8000774:	20000004 	.word	0x20000004

08000778 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000778:	b480      	push	{r7}
 800077a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800077c:	4b05      	ldr	r3, [pc, #20]	@ (8000794 <HAL_IncTick+0x1c>)
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	461a      	mov	r2, r3
 8000782:	4b05      	ldr	r3, [pc, #20]	@ (8000798 <HAL_IncTick+0x20>)
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	4413      	add	r3, r2
 8000788:	4a03      	ldr	r2, [pc, #12]	@ (8000798 <HAL_IncTick+0x20>)
 800078a:	6013      	str	r3, [r2, #0]
}
 800078c:	bf00      	nop
 800078e:	46bd      	mov	sp, r7
 8000790:	bc80      	pop	{r7}
 8000792:	4770      	bx	lr
 8000794:	20000008 	.word	0x20000008
 8000798:	20000100 	.word	0x20000100

0800079c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800079c:	b480      	push	{r7}
 800079e:	af00      	add	r7, sp, #0
  return uwTick;
 80007a0:	4b02      	ldr	r3, [pc, #8]	@ (80007ac <HAL_GetTick+0x10>)
 80007a2:	681b      	ldr	r3, [r3, #0]
}
 80007a4:	4618      	mov	r0, r3
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bc80      	pop	{r7}
 80007aa:	4770      	bx	lr
 80007ac:	20000100 	.word	0x20000100

080007b0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b086      	sub	sp, #24
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80007b8:	2300      	movs	r3, #0
 80007ba:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80007bc:	2300      	movs	r3, #0
 80007be:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80007c0:	2300      	movs	r3, #0
 80007c2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80007c4:	2300      	movs	r3, #0
 80007c6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d101      	bne.n	80007d2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80007ce:	2301      	movs	r3, #1
 80007d0:	e0be      	b.n	8000950 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	689b      	ldr	r3, [r3, #8]
 80007d6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d109      	bne.n	80007f4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	2200      	movs	r2, #0
 80007e4:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	2200      	movs	r2, #0
 80007ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80007ee:	6878      	ldr	r0, [r7, #4]
 80007f0:	f7ff fe0a 	bl	8000408 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80007f4:	6878      	ldr	r0, [r7, #4]
 80007f6:	f000 fbc5 	bl	8000f84 <ADC_ConversionStop_Disable>
 80007fa:	4603      	mov	r3, r0
 80007fc:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000802:	f003 0310 	and.w	r3, r3, #16
 8000806:	2b00      	cmp	r3, #0
 8000808:	f040 8099 	bne.w	800093e <HAL_ADC_Init+0x18e>
 800080c:	7dfb      	ldrb	r3, [r7, #23]
 800080e:	2b00      	cmp	r3, #0
 8000810:	f040 8095 	bne.w	800093e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000818:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800081c:	f023 0302 	bic.w	r3, r3, #2
 8000820:	f043 0202 	orr.w	r2, r3, #2
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000830:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	7b1b      	ldrb	r3, [r3, #12]
 8000836:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000838:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800083a:	68ba      	ldr	r2, [r7, #8]
 800083c:	4313      	orrs	r3, r2
 800083e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	689b      	ldr	r3, [r3, #8]
 8000844:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000848:	d003      	beq.n	8000852 <HAL_ADC_Init+0xa2>
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	689b      	ldr	r3, [r3, #8]
 800084e:	2b01      	cmp	r3, #1
 8000850:	d102      	bne.n	8000858 <HAL_ADC_Init+0xa8>
 8000852:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000856:	e000      	b.n	800085a <HAL_ADC_Init+0xaa>
 8000858:	2300      	movs	r3, #0
 800085a:	693a      	ldr	r2, [r7, #16]
 800085c:	4313      	orrs	r3, r2
 800085e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	7d1b      	ldrb	r3, [r3, #20]
 8000864:	2b01      	cmp	r3, #1
 8000866:	d119      	bne.n	800089c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	7b1b      	ldrb	r3, [r3, #12]
 800086c:	2b00      	cmp	r3, #0
 800086e:	d109      	bne.n	8000884 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	699b      	ldr	r3, [r3, #24]
 8000874:	3b01      	subs	r3, #1
 8000876:	035a      	lsls	r2, r3, #13
 8000878:	693b      	ldr	r3, [r7, #16]
 800087a:	4313      	orrs	r3, r2
 800087c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000880:	613b      	str	r3, [r7, #16]
 8000882:	e00b      	b.n	800089c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000888:	f043 0220 	orr.w	r2, r3, #32
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000894:	f043 0201 	orr.w	r2, r3, #1
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	685b      	ldr	r3, [r3, #4]
 80008a2:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	693a      	ldr	r2, [r7, #16]
 80008ac:	430a      	orrs	r2, r1
 80008ae:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	689a      	ldr	r2, [r3, #8]
 80008b6:	4b28      	ldr	r3, [pc, #160]	@ (8000958 <HAL_ADC_Init+0x1a8>)
 80008b8:	4013      	ands	r3, r2
 80008ba:	687a      	ldr	r2, [r7, #4]
 80008bc:	6812      	ldr	r2, [r2, #0]
 80008be:	68b9      	ldr	r1, [r7, #8]
 80008c0:	430b      	orrs	r3, r1
 80008c2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	689b      	ldr	r3, [r3, #8]
 80008c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80008cc:	d003      	beq.n	80008d6 <HAL_ADC_Init+0x126>
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	689b      	ldr	r3, [r3, #8]
 80008d2:	2b01      	cmp	r3, #1
 80008d4:	d104      	bne.n	80008e0 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	691b      	ldr	r3, [r3, #16]
 80008da:	3b01      	subs	r3, #1
 80008dc:	051b      	lsls	r3, r3, #20
 80008de:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008e6:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	68fa      	ldr	r2, [r7, #12]
 80008f0:	430a      	orrs	r2, r1
 80008f2:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	689a      	ldr	r2, [r3, #8]
 80008fa:	4b18      	ldr	r3, [pc, #96]	@ (800095c <HAL_ADC_Init+0x1ac>)
 80008fc:	4013      	ands	r3, r2
 80008fe:	68ba      	ldr	r2, [r7, #8]
 8000900:	429a      	cmp	r2, r3
 8000902:	d10b      	bne.n	800091c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	2200      	movs	r2, #0
 8000908:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800090e:	f023 0303 	bic.w	r3, r3, #3
 8000912:	f043 0201 	orr.w	r2, r3, #1
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800091a:	e018      	b.n	800094e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000920:	f023 0312 	bic.w	r3, r3, #18
 8000924:	f043 0210 	orr.w	r2, r3, #16
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000930:	f043 0201 	orr.w	r2, r3, #1
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000938:	2301      	movs	r3, #1
 800093a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800093c:	e007      	b.n	800094e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000942:	f043 0210 	orr.w	r2, r3, #16
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800094a:	2301      	movs	r3, #1
 800094c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800094e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000950:	4618      	mov	r0, r3
 8000952:	3718      	adds	r7, #24
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	ffe1f7fd 	.word	0xffe1f7fd
 800095c:	ff1f0efe 	.word	0xff1f0efe

08000960 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b084      	sub	sp, #16
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000968:	2300      	movs	r3, #0
 800096a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000972:	2b01      	cmp	r3, #1
 8000974:	d101      	bne.n	800097a <HAL_ADC_Start+0x1a>
 8000976:	2302      	movs	r3, #2
 8000978:	e098      	b.n	8000aac <HAL_ADC_Start+0x14c>
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	2201      	movs	r2, #1
 800097e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8000982:	6878      	ldr	r0, [r7, #4]
 8000984:	f000 faa4 	bl	8000ed0 <ADC_Enable>
 8000988:	4603      	mov	r3, r0
 800098a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800098c:	7bfb      	ldrb	r3, [r7, #15]
 800098e:	2b00      	cmp	r3, #0
 8000990:	f040 8087 	bne.w	8000aa2 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000998:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800099c:	f023 0301 	bic.w	r3, r3, #1
 80009a0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4a41      	ldr	r2, [pc, #260]	@ (8000ab4 <HAL_ADC_Start+0x154>)
 80009ae:	4293      	cmp	r3, r2
 80009b0:	d105      	bne.n	80009be <HAL_ADC_Start+0x5e>
 80009b2:	4b41      	ldr	r3, [pc, #260]	@ (8000ab8 <HAL_ADC_Start+0x158>)
 80009b4:	685b      	ldr	r3, [r3, #4]
 80009b6:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d115      	bne.n	80009ea <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009c2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	685b      	ldr	r3, [r3, #4]
 80009d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d026      	beq.n	8000a26 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009dc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80009e0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80009e8:	e01d      	b.n	8000a26 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009ee:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	4a2f      	ldr	r2, [pc, #188]	@ (8000ab8 <HAL_ADC_Start+0x158>)
 80009fc:	4293      	cmp	r3, r2
 80009fe:	d004      	beq.n	8000a0a <HAL_ADC_Start+0xaa>
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	4a2b      	ldr	r2, [pc, #172]	@ (8000ab4 <HAL_ADC_Start+0x154>)
 8000a06:	4293      	cmp	r3, r2
 8000a08:	d10d      	bne.n	8000a26 <HAL_ADC_Start+0xc6>
 8000a0a:	4b2b      	ldr	r3, [pc, #172]	@ (8000ab8 <HAL_ADC_Start+0x158>)
 8000a0c:	685b      	ldr	r3, [r3, #4]
 8000a0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d007      	beq.n	8000a26 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a1a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000a1e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a2a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d006      	beq.n	8000a40 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a36:	f023 0206 	bic.w	r2, r3, #6
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a3e:	e002      	b.n	8000a46 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	2200      	movs	r2, #0
 8000a44:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	2200      	movs	r2, #0
 8000a4a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	f06f 0202 	mvn.w	r2, #2
 8000a56:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	689b      	ldr	r3, [r3, #8]
 8000a5e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8000a62:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8000a66:	d113      	bne.n	8000a90 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000a6c:	4a11      	ldr	r2, [pc, #68]	@ (8000ab4 <HAL_ADC_Start+0x154>)
 8000a6e:	4293      	cmp	r3, r2
 8000a70:	d105      	bne.n	8000a7e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000a72:	4b11      	ldr	r3, [pc, #68]	@ (8000ab8 <HAL_ADC_Start+0x158>)
 8000a74:	685b      	ldr	r3, [r3, #4]
 8000a76:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d108      	bne.n	8000a90 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	689a      	ldr	r2, [r3, #8]
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8000a8c:	609a      	str	r2, [r3, #8]
 8000a8e:	e00c      	b.n	8000aaa <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	689a      	ldr	r2, [r3, #8]
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8000a9e:	609a      	str	r2, [r3, #8]
 8000aa0:	e003      	b.n	8000aaa <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8000aaa:	7bfb      	ldrb	r3, [r7, #15]
}
 8000aac:	4618      	mov	r0, r3
 8000aae:	3710      	adds	r7, #16
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	40012800 	.word	0x40012800
 8000ab8:	40012400 	.word	0x40012400

08000abc <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000abc:	b590      	push	{r4, r7, lr}
 8000abe:	b087      	sub	sp, #28
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
 8000ac4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8000aca:	2300      	movs	r3, #0
 8000acc:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8000ad2:	f7ff fe63 	bl	800079c <HAL_GetTick>
 8000ad6:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	689b      	ldr	r3, [r3, #8]
 8000ade:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d00b      	beq.n	8000afe <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000aea:	f043 0220 	orr.w	r2, r3, #32
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	2200      	movs	r2, #0
 8000af6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8000afa:	2301      	movs	r3, #1
 8000afc:	e0d3      	b.n	8000ca6 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	685b      	ldr	r3, [r3, #4]
 8000b04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d131      	bne.n	8000b70 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b12:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d12a      	bne.n	8000b70 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000b1a:	e021      	b.n	8000b60 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000b22:	d01d      	beq.n	8000b60 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d007      	beq.n	8000b3a <HAL_ADC_PollForConversion+0x7e>
 8000b2a:	f7ff fe37 	bl	800079c <HAL_GetTick>
 8000b2e:	4602      	mov	r2, r0
 8000b30:	697b      	ldr	r3, [r7, #20]
 8000b32:	1ad3      	subs	r3, r2, r3
 8000b34:	683a      	ldr	r2, [r7, #0]
 8000b36:	429a      	cmp	r2, r3
 8000b38:	d212      	bcs.n	8000b60 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	f003 0302 	and.w	r3, r3, #2
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d10b      	bne.n	8000b60 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b4c:	f043 0204 	orr.w	r2, r3, #4
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	2200      	movs	r2, #0
 8000b58:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8000b5c:	2303      	movs	r3, #3
 8000b5e:	e0a2      	b.n	8000ca6 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	f003 0302 	and.w	r3, r3, #2
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d0d6      	beq.n	8000b1c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000b6e:	e070      	b.n	8000c52 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8000b70:	4b4f      	ldr	r3, [pc, #316]	@ (8000cb0 <HAL_ADC_PollForConversion+0x1f4>)
 8000b72:	681c      	ldr	r4, [r3, #0]
 8000b74:	2002      	movs	r0, #2
 8000b76:	f001 faff 	bl	8002178 <HAL_RCCEx_GetPeriphCLKFreq>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	6919      	ldr	r1, [r3, #16]
 8000b86:	4b4b      	ldr	r3, [pc, #300]	@ (8000cb4 <HAL_ADC_PollForConversion+0x1f8>)
 8000b88:	400b      	ands	r3, r1
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d118      	bne.n	8000bc0 <HAL_ADC_PollForConversion+0x104>
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	68d9      	ldr	r1, [r3, #12]
 8000b94:	4b48      	ldr	r3, [pc, #288]	@ (8000cb8 <HAL_ADC_PollForConversion+0x1fc>)
 8000b96:	400b      	ands	r3, r1
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d111      	bne.n	8000bc0 <HAL_ADC_PollForConversion+0x104>
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	6919      	ldr	r1, [r3, #16]
 8000ba2:	4b46      	ldr	r3, [pc, #280]	@ (8000cbc <HAL_ADC_PollForConversion+0x200>)
 8000ba4:	400b      	ands	r3, r1
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d108      	bne.n	8000bbc <HAL_ADC_PollForConversion+0x100>
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	68d9      	ldr	r1, [r3, #12]
 8000bb0:	4b43      	ldr	r3, [pc, #268]	@ (8000cc0 <HAL_ADC_PollForConversion+0x204>)
 8000bb2:	400b      	ands	r3, r1
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d101      	bne.n	8000bbc <HAL_ADC_PollForConversion+0x100>
 8000bb8:	2314      	movs	r3, #20
 8000bba:	e020      	b.n	8000bfe <HAL_ADC_PollForConversion+0x142>
 8000bbc:	2329      	movs	r3, #41	@ 0x29
 8000bbe:	e01e      	b.n	8000bfe <HAL_ADC_PollForConversion+0x142>
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	6919      	ldr	r1, [r3, #16]
 8000bc6:	4b3d      	ldr	r3, [pc, #244]	@ (8000cbc <HAL_ADC_PollForConversion+0x200>)
 8000bc8:	400b      	ands	r3, r1
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d106      	bne.n	8000bdc <HAL_ADC_PollForConversion+0x120>
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	68d9      	ldr	r1, [r3, #12]
 8000bd4:	4b3a      	ldr	r3, [pc, #232]	@ (8000cc0 <HAL_ADC_PollForConversion+0x204>)
 8000bd6:	400b      	ands	r3, r1
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d00d      	beq.n	8000bf8 <HAL_ADC_PollForConversion+0x13c>
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	6919      	ldr	r1, [r3, #16]
 8000be2:	4b38      	ldr	r3, [pc, #224]	@ (8000cc4 <HAL_ADC_PollForConversion+0x208>)
 8000be4:	400b      	ands	r3, r1
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d108      	bne.n	8000bfc <HAL_ADC_PollForConversion+0x140>
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	68d9      	ldr	r1, [r3, #12]
 8000bf0:	4b34      	ldr	r3, [pc, #208]	@ (8000cc4 <HAL_ADC_PollForConversion+0x208>)
 8000bf2:	400b      	ands	r3, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d101      	bne.n	8000bfc <HAL_ADC_PollForConversion+0x140>
 8000bf8:	2354      	movs	r3, #84	@ 0x54
 8000bfa:	e000      	b.n	8000bfe <HAL_ADC_PollForConversion+0x142>
 8000bfc:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8000bfe:	fb02 f303 	mul.w	r3, r2, r3
 8000c02:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000c04:	e021      	b.n	8000c4a <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000c0c:	d01a      	beq.n	8000c44 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8000c0e:	683b      	ldr	r3, [r7, #0]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d007      	beq.n	8000c24 <HAL_ADC_PollForConversion+0x168>
 8000c14:	f7ff fdc2 	bl	800079c <HAL_GetTick>
 8000c18:	4602      	mov	r2, r0
 8000c1a:	697b      	ldr	r3, [r7, #20]
 8000c1c:	1ad3      	subs	r3, r2, r3
 8000c1e:	683a      	ldr	r2, [r7, #0]
 8000c20:	429a      	cmp	r2, r3
 8000c22:	d20f      	bcs.n	8000c44 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	693a      	ldr	r2, [r7, #16]
 8000c28:	429a      	cmp	r2, r3
 8000c2a:	d90b      	bls.n	8000c44 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c30:	f043 0204 	orr.w	r2, r3, #4
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8000c40:	2303      	movs	r3, #3
 8000c42:	e030      	b.n	8000ca6 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	3301      	adds	r3, #1
 8000c48:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	693a      	ldr	r2, [r7, #16]
 8000c4e:	429a      	cmp	r2, r3
 8000c50:	d8d9      	bhi.n	8000c06 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	f06f 0212 	mvn.w	r2, #18
 8000c5a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c60:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	689b      	ldr	r3, [r3, #8]
 8000c6e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8000c72:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8000c76:	d115      	bne.n	8000ca4 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d111      	bne.n	8000ca4 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c84:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c90:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d105      	bne.n	8000ca4 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c9c:	f043 0201 	orr.w	r2, r3, #1
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8000ca4:	2300      	movs	r3, #0
}
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	371c      	adds	r7, #28
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd90      	pop	{r4, r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	20000000 	.word	0x20000000
 8000cb4:	24924924 	.word	0x24924924
 8000cb8:	00924924 	.word	0x00924924
 8000cbc:	12492492 	.word	0x12492492
 8000cc0:	00492492 	.word	0x00492492
 8000cc4:	00249249 	.word	0x00249249

08000cc8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b083      	sub	sp, #12
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	370c      	adds	r7, #12
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bc80      	pop	{r7}
 8000cde:	4770      	bx	lr

08000ce0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000ce0:	b480      	push	{r7}
 8000ce2:	b085      	sub	sp, #20
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
 8000ce8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000cea:	2300      	movs	r3, #0
 8000cec:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000cf8:	2b01      	cmp	r3, #1
 8000cfa:	d101      	bne.n	8000d00 <HAL_ADC_ConfigChannel+0x20>
 8000cfc:	2302      	movs	r3, #2
 8000cfe:	e0dc      	b.n	8000eba <HAL_ADC_ConfigChannel+0x1da>
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	2201      	movs	r2, #1
 8000d04:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	685b      	ldr	r3, [r3, #4]
 8000d0c:	2b06      	cmp	r3, #6
 8000d0e:	d81c      	bhi.n	8000d4a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	685a      	ldr	r2, [r3, #4]
 8000d1a:	4613      	mov	r3, r2
 8000d1c:	009b      	lsls	r3, r3, #2
 8000d1e:	4413      	add	r3, r2
 8000d20:	3b05      	subs	r3, #5
 8000d22:	221f      	movs	r2, #31
 8000d24:	fa02 f303 	lsl.w	r3, r2, r3
 8000d28:	43db      	mvns	r3, r3
 8000d2a:	4019      	ands	r1, r3
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	6818      	ldr	r0, [r3, #0]
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	685a      	ldr	r2, [r3, #4]
 8000d34:	4613      	mov	r3, r2
 8000d36:	009b      	lsls	r3, r3, #2
 8000d38:	4413      	add	r3, r2
 8000d3a:	3b05      	subs	r3, #5
 8000d3c:	fa00 f203 	lsl.w	r2, r0, r3
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	430a      	orrs	r2, r1
 8000d46:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d48:	e03c      	b.n	8000dc4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	685b      	ldr	r3, [r3, #4]
 8000d4e:	2b0c      	cmp	r3, #12
 8000d50:	d81c      	bhi.n	8000d8c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000d58:	683b      	ldr	r3, [r7, #0]
 8000d5a:	685a      	ldr	r2, [r3, #4]
 8000d5c:	4613      	mov	r3, r2
 8000d5e:	009b      	lsls	r3, r3, #2
 8000d60:	4413      	add	r3, r2
 8000d62:	3b23      	subs	r3, #35	@ 0x23
 8000d64:	221f      	movs	r2, #31
 8000d66:	fa02 f303 	lsl.w	r3, r2, r3
 8000d6a:	43db      	mvns	r3, r3
 8000d6c:	4019      	ands	r1, r3
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	6818      	ldr	r0, [r3, #0]
 8000d72:	683b      	ldr	r3, [r7, #0]
 8000d74:	685a      	ldr	r2, [r3, #4]
 8000d76:	4613      	mov	r3, r2
 8000d78:	009b      	lsls	r3, r3, #2
 8000d7a:	4413      	add	r3, r2
 8000d7c:	3b23      	subs	r3, #35	@ 0x23
 8000d7e:	fa00 f203 	lsl.w	r2, r0, r3
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	430a      	orrs	r2, r1
 8000d88:	631a      	str	r2, [r3, #48]	@ 0x30
 8000d8a:	e01b      	b.n	8000dc4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	685a      	ldr	r2, [r3, #4]
 8000d96:	4613      	mov	r3, r2
 8000d98:	009b      	lsls	r3, r3, #2
 8000d9a:	4413      	add	r3, r2
 8000d9c:	3b41      	subs	r3, #65	@ 0x41
 8000d9e:	221f      	movs	r2, #31
 8000da0:	fa02 f303 	lsl.w	r3, r2, r3
 8000da4:	43db      	mvns	r3, r3
 8000da6:	4019      	ands	r1, r3
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	6818      	ldr	r0, [r3, #0]
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	685a      	ldr	r2, [r3, #4]
 8000db0:	4613      	mov	r3, r2
 8000db2:	009b      	lsls	r3, r3, #2
 8000db4:	4413      	add	r3, r2
 8000db6:	3b41      	subs	r3, #65	@ 0x41
 8000db8:	fa00 f203 	lsl.w	r2, r0, r3
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	430a      	orrs	r2, r1
 8000dc2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	2b09      	cmp	r3, #9
 8000dca:	d91c      	bls.n	8000e06 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	68d9      	ldr	r1, [r3, #12]
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	681a      	ldr	r2, [r3, #0]
 8000dd6:	4613      	mov	r3, r2
 8000dd8:	005b      	lsls	r3, r3, #1
 8000dda:	4413      	add	r3, r2
 8000ddc:	3b1e      	subs	r3, #30
 8000dde:	2207      	movs	r2, #7
 8000de0:	fa02 f303 	lsl.w	r3, r2, r3
 8000de4:	43db      	mvns	r3, r3
 8000de6:	4019      	ands	r1, r3
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	6898      	ldr	r0, [r3, #8]
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	681a      	ldr	r2, [r3, #0]
 8000df0:	4613      	mov	r3, r2
 8000df2:	005b      	lsls	r3, r3, #1
 8000df4:	4413      	add	r3, r2
 8000df6:	3b1e      	subs	r3, #30
 8000df8:	fa00 f203 	lsl.w	r2, r0, r3
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	430a      	orrs	r2, r1
 8000e02:	60da      	str	r2, [r3, #12]
 8000e04:	e019      	b.n	8000e3a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	6919      	ldr	r1, [r3, #16]
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	681a      	ldr	r2, [r3, #0]
 8000e10:	4613      	mov	r3, r2
 8000e12:	005b      	lsls	r3, r3, #1
 8000e14:	4413      	add	r3, r2
 8000e16:	2207      	movs	r2, #7
 8000e18:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1c:	43db      	mvns	r3, r3
 8000e1e:	4019      	ands	r1, r3
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	6898      	ldr	r0, [r3, #8]
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	681a      	ldr	r2, [r3, #0]
 8000e28:	4613      	mov	r3, r2
 8000e2a:	005b      	lsls	r3, r3, #1
 8000e2c:	4413      	add	r3, r2
 8000e2e:	fa00 f203 	lsl.w	r2, r0, r3
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	430a      	orrs	r2, r1
 8000e38:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	2b10      	cmp	r3, #16
 8000e40:	d003      	beq.n	8000e4a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000e46:	2b11      	cmp	r3, #17
 8000e48:	d132      	bne.n	8000eb0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4a1d      	ldr	r2, [pc, #116]	@ (8000ec4 <HAL_ADC_ConfigChannel+0x1e4>)
 8000e50:	4293      	cmp	r3, r2
 8000e52:	d125      	bne.n	8000ea0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	689b      	ldr	r3, [r3, #8]
 8000e5a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d126      	bne.n	8000eb0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	689a      	ldr	r2, [r3, #8]
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8000e70:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000e72:	683b      	ldr	r3, [r7, #0]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	2b10      	cmp	r3, #16
 8000e78:	d11a      	bne.n	8000eb0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000e7a:	4b13      	ldr	r3, [pc, #76]	@ (8000ec8 <HAL_ADC_ConfigChannel+0x1e8>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4a13      	ldr	r2, [pc, #76]	@ (8000ecc <HAL_ADC_ConfigChannel+0x1ec>)
 8000e80:	fba2 2303 	umull	r2, r3, r2, r3
 8000e84:	0c9a      	lsrs	r2, r3, #18
 8000e86:	4613      	mov	r3, r2
 8000e88:	009b      	lsls	r3, r3, #2
 8000e8a:	4413      	add	r3, r2
 8000e8c:	005b      	lsls	r3, r3, #1
 8000e8e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000e90:	e002      	b.n	8000e98 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8000e92:	68bb      	ldr	r3, [r7, #8]
 8000e94:	3b01      	subs	r3, #1
 8000e96:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000e98:	68bb      	ldr	r3, [r7, #8]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d1f9      	bne.n	8000e92 <HAL_ADC_ConfigChannel+0x1b2>
 8000e9e:	e007      	b.n	8000eb0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ea4:	f043 0220 	orr.w	r2, r3, #32
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8000eac:	2301      	movs	r3, #1
 8000eae:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000eb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	3714      	adds	r7, #20
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bc80      	pop	{r7}
 8000ec2:	4770      	bx	lr
 8000ec4:	40012400 	.word	0x40012400
 8000ec8:	20000000 	.word	0x20000000
 8000ecc:	431bde83 	.word	0x431bde83

08000ed0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b084      	sub	sp, #16
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8000edc:	2300      	movs	r3, #0
 8000ede:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	689b      	ldr	r3, [r3, #8]
 8000ee6:	f003 0301 	and.w	r3, r3, #1
 8000eea:	2b01      	cmp	r3, #1
 8000eec:	d040      	beq.n	8000f70 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	689a      	ldr	r2, [r3, #8]
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f042 0201 	orr.w	r2, r2, #1
 8000efc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000efe:	4b1f      	ldr	r3, [pc, #124]	@ (8000f7c <ADC_Enable+0xac>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	4a1f      	ldr	r2, [pc, #124]	@ (8000f80 <ADC_Enable+0xb0>)
 8000f04:	fba2 2303 	umull	r2, r3, r2, r3
 8000f08:	0c9b      	lsrs	r3, r3, #18
 8000f0a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000f0c:	e002      	b.n	8000f14 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8000f0e:	68bb      	ldr	r3, [r7, #8]
 8000f10:	3b01      	subs	r3, #1
 8000f12:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000f14:	68bb      	ldr	r3, [r7, #8]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d1f9      	bne.n	8000f0e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000f1a:	f7ff fc3f 	bl	800079c <HAL_GetTick>
 8000f1e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000f20:	e01f      	b.n	8000f62 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000f22:	f7ff fc3b 	bl	800079c <HAL_GetTick>
 8000f26:	4602      	mov	r2, r0
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	1ad3      	subs	r3, r2, r3
 8000f2c:	2b02      	cmp	r3, #2
 8000f2e:	d918      	bls.n	8000f62 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	689b      	ldr	r3, [r3, #8]
 8000f36:	f003 0301 	and.w	r3, r3, #1
 8000f3a:	2b01      	cmp	r3, #1
 8000f3c:	d011      	beq.n	8000f62 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f42:	f043 0210 	orr.w	r2, r3, #16
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f4e:	f043 0201 	orr.w	r2, r3, #1
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	2200      	movs	r2, #0
 8000f5a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8000f5e:	2301      	movs	r3, #1
 8000f60:	e007      	b.n	8000f72 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	689b      	ldr	r3, [r3, #8]
 8000f68:	f003 0301 	and.w	r3, r3, #1
 8000f6c:	2b01      	cmp	r3, #1
 8000f6e:	d1d8      	bne.n	8000f22 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000f70:	2300      	movs	r3, #0
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	3710      	adds	r7, #16
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	20000000 	.word	0x20000000
 8000f80:	431bde83 	.word	0x431bde83

08000f84 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	689b      	ldr	r3, [r3, #8]
 8000f96:	f003 0301 	and.w	r3, r3, #1
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	d12e      	bne.n	8000ffc <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	689a      	ldr	r2, [r3, #8]
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	f022 0201 	bic.w	r2, r2, #1
 8000fac:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000fae:	f7ff fbf5 	bl	800079c <HAL_GetTick>
 8000fb2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000fb4:	e01b      	b.n	8000fee <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000fb6:	f7ff fbf1 	bl	800079c <HAL_GetTick>
 8000fba:	4602      	mov	r2, r0
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	1ad3      	subs	r3, r2, r3
 8000fc0:	2b02      	cmp	r3, #2
 8000fc2:	d914      	bls.n	8000fee <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	689b      	ldr	r3, [r3, #8]
 8000fca:	f003 0301 	and.w	r3, r3, #1
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	d10d      	bne.n	8000fee <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fd6:	f043 0210 	orr.w	r2, r3, #16
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fe2:	f043 0201 	orr.w	r2, r3, #1
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8000fea:	2301      	movs	r3, #1
 8000fec:	e007      	b.n	8000ffe <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	689b      	ldr	r3, [r3, #8]
 8000ff4:	f003 0301 	and.w	r3, r3, #1
 8000ff8:	2b01      	cmp	r3, #1
 8000ffa:	d0dc      	beq.n	8000fb6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000ffc:	2300      	movs	r3, #0
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3710      	adds	r7, #16
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
	...

08001008 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8001008:	b590      	push	{r4, r7, lr}
 800100a:	b087      	sub	sp, #28
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001010:	2300      	movs	r3, #0
 8001012:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8001014:	2300      	movs	r3, #0
 8001016:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800101e:	2b01      	cmp	r3, #1
 8001020:	d101      	bne.n	8001026 <HAL_ADCEx_Calibration_Start+0x1e>
 8001022:	2302      	movs	r3, #2
 8001024:	e097      	b.n	8001156 <HAL_ADCEx_Calibration_Start+0x14e>
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	2201      	movs	r2, #1
 800102a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800102e:	6878      	ldr	r0, [r7, #4]
 8001030:	f7ff ffa8 	bl	8000f84 <ADC_ConversionStop_Disable>
 8001034:	4603      	mov	r3, r0
 8001036:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8001038:	6878      	ldr	r0, [r7, #4]
 800103a:	f7ff ff49 	bl	8000ed0 <ADC_Enable>
 800103e:	4603      	mov	r3, r0
 8001040:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8001042:	7dfb      	ldrb	r3, [r7, #23]
 8001044:	2b00      	cmp	r3, #0
 8001046:	f040 8081 	bne.w	800114c <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800104e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001052:	f023 0302 	bic.w	r3, r3, #2
 8001056:	f043 0202 	orr.w	r2, r3, #2
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800105e:	4b40      	ldr	r3, [pc, #256]	@ (8001160 <HAL_ADCEx_Calibration_Start+0x158>)
 8001060:	681c      	ldr	r4, [r3, #0]
 8001062:	2002      	movs	r0, #2
 8001064:	f001 f888 	bl	8002178 <HAL_RCCEx_GetPeriphCLKFreq>
 8001068:	4603      	mov	r3, r0
 800106a:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 800106e:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8001070:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8001072:	e002      	b.n	800107a <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	3b01      	subs	r3, #1
 8001078:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d1f9      	bne.n	8001074 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	689a      	ldr	r2, [r3, #8]
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f042 0208 	orr.w	r2, r2, #8
 800108e:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001090:	f7ff fb84 	bl	800079c <HAL_GetTick>
 8001094:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001096:	e01b      	b.n	80010d0 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001098:	f7ff fb80 	bl	800079c <HAL_GetTick>
 800109c:	4602      	mov	r2, r0
 800109e:	693b      	ldr	r3, [r7, #16]
 80010a0:	1ad3      	subs	r3, r2, r3
 80010a2:	2b0a      	cmp	r3, #10
 80010a4:	d914      	bls.n	80010d0 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	689b      	ldr	r3, [r3, #8]
 80010ac:	f003 0308 	and.w	r3, r3, #8
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d00d      	beq.n	80010d0 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010b8:	f023 0312 	bic.w	r3, r3, #18
 80010bc:	f043 0210 	orr.w	r2, r3, #16
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	2200      	movs	r2, #0
 80010c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80010cc:	2301      	movs	r3, #1
 80010ce:	e042      	b.n	8001156 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	689b      	ldr	r3, [r3, #8]
 80010d6:	f003 0308 	and.w	r3, r3, #8
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d1dc      	bne.n	8001098 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	689a      	ldr	r2, [r3, #8]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f042 0204 	orr.w	r2, r2, #4
 80010ec:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80010ee:	f7ff fb55 	bl	800079c <HAL_GetTick>
 80010f2:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80010f4:	e01b      	b.n	800112e <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80010f6:	f7ff fb51 	bl	800079c <HAL_GetTick>
 80010fa:	4602      	mov	r2, r0
 80010fc:	693b      	ldr	r3, [r7, #16]
 80010fe:	1ad3      	subs	r3, r2, r3
 8001100:	2b0a      	cmp	r3, #10
 8001102:	d914      	bls.n	800112e <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	689b      	ldr	r3, [r3, #8]
 800110a:	f003 0304 	and.w	r3, r3, #4
 800110e:	2b00      	cmp	r3, #0
 8001110:	d00d      	beq.n	800112e <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001116:	f023 0312 	bic.w	r3, r3, #18
 800111a:	f043 0210 	orr.w	r2, r3, #16
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	2200      	movs	r2, #0
 8001126:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800112a:	2301      	movs	r3, #1
 800112c:	e013      	b.n	8001156 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	689b      	ldr	r3, [r3, #8]
 8001134:	f003 0304 	and.w	r3, r3, #4
 8001138:	2b00      	cmp	r3, #0
 800113a:	d1dc      	bne.n	80010f6 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001140:	f023 0303 	bic.w	r3, r3, #3
 8001144:	f043 0201 	orr.w	r2, r3, #1
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2200      	movs	r2, #0
 8001150:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001154:	7dfb      	ldrb	r3, [r7, #23]
}
 8001156:	4618      	mov	r0, r3
 8001158:	371c      	adds	r7, #28
 800115a:	46bd      	mov	sp, r7
 800115c:	bd90      	pop	{r4, r7, pc}
 800115e:	bf00      	nop
 8001160:	20000000 	.word	0x20000000

08001164 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001164:	b480      	push	{r7}
 8001166:	b085      	sub	sp, #20
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	f003 0307 	and.w	r3, r3, #7
 8001172:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001174:	4b0c      	ldr	r3, [pc, #48]	@ (80011a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001176:	68db      	ldr	r3, [r3, #12]
 8001178:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800117a:	68ba      	ldr	r2, [r7, #8]
 800117c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001180:	4013      	ands	r3, r2
 8001182:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001188:	68bb      	ldr	r3, [r7, #8]
 800118a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800118c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001190:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001194:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001196:	4a04      	ldr	r2, [pc, #16]	@ (80011a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001198:	68bb      	ldr	r3, [r7, #8]
 800119a:	60d3      	str	r3, [r2, #12]
}
 800119c:	bf00      	nop
 800119e:	3714      	adds	r7, #20
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bc80      	pop	{r7}
 80011a4:	4770      	bx	lr
 80011a6:	bf00      	nop
 80011a8:	e000ed00 	.word	0xe000ed00

080011ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011b0:	4b04      	ldr	r3, [pc, #16]	@ (80011c4 <__NVIC_GetPriorityGrouping+0x18>)
 80011b2:	68db      	ldr	r3, [r3, #12]
 80011b4:	0a1b      	lsrs	r3, r3, #8
 80011b6:	f003 0307 	and.w	r3, r3, #7
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	46bd      	mov	sp, r7
 80011be:	bc80      	pop	{r7}
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	e000ed00 	.word	0xe000ed00

080011c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b083      	sub	sp, #12
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	4603      	mov	r3, r0
 80011d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	db0b      	blt.n	80011f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011da:	79fb      	ldrb	r3, [r7, #7]
 80011dc:	f003 021f 	and.w	r2, r3, #31
 80011e0:	4906      	ldr	r1, [pc, #24]	@ (80011fc <__NVIC_EnableIRQ+0x34>)
 80011e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011e6:	095b      	lsrs	r3, r3, #5
 80011e8:	2001      	movs	r0, #1
 80011ea:	fa00 f202 	lsl.w	r2, r0, r2
 80011ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80011f2:	bf00      	nop
 80011f4:	370c      	adds	r7, #12
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bc80      	pop	{r7}
 80011fa:	4770      	bx	lr
 80011fc:	e000e100 	.word	0xe000e100

08001200 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	6039      	str	r1, [r7, #0]
 800120a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800120c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001210:	2b00      	cmp	r3, #0
 8001212:	db0a      	blt.n	800122a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	b2da      	uxtb	r2, r3
 8001218:	490c      	ldr	r1, [pc, #48]	@ (800124c <__NVIC_SetPriority+0x4c>)
 800121a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800121e:	0112      	lsls	r2, r2, #4
 8001220:	b2d2      	uxtb	r2, r2
 8001222:	440b      	add	r3, r1
 8001224:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001228:	e00a      	b.n	8001240 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	b2da      	uxtb	r2, r3
 800122e:	4908      	ldr	r1, [pc, #32]	@ (8001250 <__NVIC_SetPriority+0x50>)
 8001230:	79fb      	ldrb	r3, [r7, #7]
 8001232:	f003 030f 	and.w	r3, r3, #15
 8001236:	3b04      	subs	r3, #4
 8001238:	0112      	lsls	r2, r2, #4
 800123a:	b2d2      	uxtb	r2, r2
 800123c:	440b      	add	r3, r1
 800123e:	761a      	strb	r2, [r3, #24]
}
 8001240:	bf00      	nop
 8001242:	370c      	adds	r7, #12
 8001244:	46bd      	mov	sp, r7
 8001246:	bc80      	pop	{r7}
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	e000e100 	.word	0xe000e100
 8001250:	e000ed00 	.word	0xe000ed00

08001254 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001254:	b480      	push	{r7}
 8001256:	b089      	sub	sp, #36	@ 0x24
 8001258:	af00      	add	r7, sp, #0
 800125a:	60f8      	str	r0, [r7, #12]
 800125c:	60b9      	str	r1, [r7, #8]
 800125e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	f003 0307 	and.w	r3, r3, #7
 8001266:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001268:	69fb      	ldr	r3, [r7, #28]
 800126a:	f1c3 0307 	rsb	r3, r3, #7
 800126e:	2b04      	cmp	r3, #4
 8001270:	bf28      	it	cs
 8001272:	2304      	movcs	r3, #4
 8001274:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001276:	69fb      	ldr	r3, [r7, #28]
 8001278:	3304      	adds	r3, #4
 800127a:	2b06      	cmp	r3, #6
 800127c:	d902      	bls.n	8001284 <NVIC_EncodePriority+0x30>
 800127e:	69fb      	ldr	r3, [r7, #28]
 8001280:	3b03      	subs	r3, #3
 8001282:	e000      	b.n	8001286 <NVIC_EncodePriority+0x32>
 8001284:	2300      	movs	r3, #0
 8001286:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001288:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800128c:	69bb      	ldr	r3, [r7, #24]
 800128e:	fa02 f303 	lsl.w	r3, r2, r3
 8001292:	43da      	mvns	r2, r3
 8001294:	68bb      	ldr	r3, [r7, #8]
 8001296:	401a      	ands	r2, r3
 8001298:	697b      	ldr	r3, [r7, #20]
 800129a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800129c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80012a0:	697b      	ldr	r3, [r7, #20]
 80012a2:	fa01 f303 	lsl.w	r3, r1, r3
 80012a6:	43d9      	mvns	r1, r3
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012ac:	4313      	orrs	r3, r2
         );
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	3724      	adds	r7, #36	@ 0x24
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bc80      	pop	{r7}
 80012b6:	4770      	bx	lr

080012b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	3b01      	subs	r3, #1
 80012c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80012c8:	d301      	bcc.n	80012ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012ca:	2301      	movs	r3, #1
 80012cc:	e00f      	b.n	80012ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012ce:	4a0a      	ldr	r2, [pc, #40]	@ (80012f8 <SysTick_Config+0x40>)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	3b01      	subs	r3, #1
 80012d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012d6:	210f      	movs	r1, #15
 80012d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80012dc:	f7ff ff90 	bl	8001200 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012e0:	4b05      	ldr	r3, [pc, #20]	@ (80012f8 <SysTick_Config+0x40>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012e6:	4b04      	ldr	r3, [pc, #16]	@ (80012f8 <SysTick_Config+0x40>)
 80012e8:	2207      	movs	r2, #7
 80012ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012ec:	2300      	movs	r3, #0
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	3708      	adds	r7, #8
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	e000e010 	.word	0xe000e010

080012fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001304:	6878      	ldr	r0, [r7, #4]
 8001306:	f7ff ff2d 	bl	8001164 <__NVIC_SetPriorityGrouping>
}
 800130a:	bf00      	nop
 800130c:	3708      	adds	r7, #8
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}

08001312 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001312:	b580      	push	{r7, lr}
 8001314:	b086      	sub	sp, #24
 8001316:	af00      	add	r7, sp, #0
 8001318:	4603      	mov	r3, r0
 800131a:	60b9      	str	r1, [r7, #8]
 800131c:	607a      	str	r2, [r7, #4]
 800131e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001320:	2300      	movs	r3, #0
 8001322:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001324:	f7ff ff42 	bl	80011ac <__NVIC_GetPriorityGrouping>
 8001328:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800132a:	687a      	ldr	r2, [r7, #4]
 800132c:	68b9      	ldr	r1, [r7, #8]
 800132e:	6978      	ldr	r0, [r7, #20]
 8001330:	f7ff ff90 	bl	8001254 <NVIC_EncodePriority>
 8001334:	4602      	mov	r2, r0
 8001336:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800133a:	4611      	mov	r1, r2
 800133c:	4618      	mov	r0, r3
 800133e:	f7ff ff5f 	bl	8001200 <__NVIC_SetPriority>
}
 8001342:	bf00      	nop
 8001344:	3718      	adds	r7, #24
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}

0800134a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800134a:	b580      	push	{r7, lr}
 800134c:	b082      	sub	sp, #8
 800134e:	af00      	add	r7, sp, #0
 8001350:	4603      	mov	r3, r0
 8001352:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001354:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001358:	4618      	mov	r0, r3
 800135a:	f7ff ff35 	bl	80011c8 <__NVIC_EnableIRQ>
}
 800135e:	bf00      	nop
 8001360:	3708      	adds	r7, #8
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}

08001366 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001366:	b580      	push	{r7, lr}
 8001368:	b082      	sub	sp, #8
 800136a:	af00      	add	r7, sp, #0
 800136c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800136e:	6878      	ldr	r0, [r7, #4]
 8001370:	f7ff ffa2 	bl	80012b8 <SysTick_Config>
 8001374:	4603      	mov	r3, r0
}
 8001376:	4618      	mov	r0, r3
 8001378:	3708      	adds	r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}

0800137e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800137e:	b480      	push	{r7}
 8001380:	b085      	sub	sp, #20
 8001382:	af00      	add	r7, sp, #0
 8001384:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001386:	2300      	movs	r3, #0
 8001388:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001390:	b2db      	uxtb	r3, r3
 8001392:	2b02      	cmp	r3, #2
 8001394:	d008      	beq.n	80013a8 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2204      	movs	r2, #4
 800139a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	2200      	movs	r2, #0
 80013a0:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80013a4:	2301      	movs	r3, #1
 80013a6:	e020      	b.n	80013ea <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	681a      	ldr	r2, [r3, #0]
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f022 020e 	bic.w	r2, r2, #14
 80013b6:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	681a      	ldr	r2, [r3, #0]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f022 0201 	bic.w	r2, r2, #1
 80013c6:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80013d0:	2101      	movs	r1, #1
 80013d2:	fa01 f202 	lsl.w	r2, r1, r2
 80013d6:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2201      	movs	r2, #1
 80013dc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	2200      	movs	r2, #0
 80013e4:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80013e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3714      	adds	r7, #20
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bc80      	pop	{r7}
 80013f2:	4770      	bx	lr

080013f4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b084      	sub	sp, #16
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013fc:	2300      	movs	r3, #0
 80013fe:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001406:	b2db      	uxtb	r3, r3
 8001408:	2b02      	cmp	r3, #2
 800140a:	d005      	beq.n	8001418 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2204      	movs	r2, #4
 8001410:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001412:	2301      	movs	r3, #1
 8001414:	73fb      	strb	r3, [r7, #15]
 8001416:	e051      	b.n	80014bc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	681a      	ldr	r2, [r3, #0]
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f022 020e 	bic.w	r2, r2, #14
 8001426:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	681a      	ldr	r2, [r3, #0]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f022 0201 	bic.w	r2, r2, #1
 8001436:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a22      	ldr	r2, [pc, #136]	@ (80014c8 <HAL_DMA_Abort_IT+0xd4>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d029      	beq.n	8001496 <HAL_DMA_Abort_IT+0xa2>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4a21      	ldr	r2, [pc, #132]	@ (80014cc <HAL_DMA_Abort_IT+0xd8>)
 8001448:	4293      	cmp	r3, r2
 800144a:	d022      	beq.n	8001492 <HAL_DMA_Abort_IT+0x9e>
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a1f      	ldr	r2, [pc, #124]	@ (80014d0 <HAL_DMA_Abort_IT+0xdc>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d01a      	beq.n	800148c <HAL_DMA_Abort_IT+0x98>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a1e      	ldr	r2, [pc, #120]	@ (80014d4 <HAL_DMA_Abort_IT+0xe0>)
 800145c:	4293      	cmp	r3, r2
 800145e:	d012      	beq.n	8001486 <HAL_DMA_Abort_IT+0x92>
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a1c      	ldr	r2, [pc, #112]	@ (80014d8 <HAL_DMA_Abort_IT+0xe4>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d00a      	beq.n	8001480 <HAL_DMA_Abort_IT+0x8c>
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4a1b      	ldr	r2, [pc, #108]	@ (80014dc <HAL_DMA_Abort_IT+0xe8>)
 8001470:	4293      	cmp	r3, r2
 8001472:	d102      	bne.n	800147a <HAL_DMA_Abort_IT+0x86>
 8001474:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001478:	e00e      	b.n	8001498 <HAL_DMA_Abort_IT+0xa4>
 800147a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800147e:	e00b      	b.n	8001498 <HAL_DMA_Abort_IT+0xa4>
 8001480:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001484:	e008      	b.n	8001498 <HAL_DMA_Abort_IT+0xa4>
 8001486:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800148a:	e005      	b.n	8001498 <HAL_DMA_Abort_IT+0xa4>
 800148c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001490:	e002      	b.n	8001498 <HAL_DMA_Abort_IT+0xa4>
 8001492:	2310      	movs	r3, #16
 8001494:	e000      	b.n	8001498 <HAL_DMA_Abort_IT+0xa4>
 8001496:	2301      	movs	r3, #1
 8001498:	4a11      	ldr	r2, [pc, #68]	@ (80014e0 <HAL_DMA_Abort_IT+0xec>)
 800149a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2201      	movs	r2, #1
 80014a0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2200      	movs	r2, #0
 80014a8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d003      	beq.n	80014bc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014b8:	6878      	ldr	r0, [r7, #4]
 80014ba:	4798      	blx	r3
    } 
  }
  return status;
 80014bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80014be:	4618      	mov	r0, r3
 80014c0:	3710      	adds	r7, #16
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	40020008 	.word	0x40020008
 80014cc:	4002001c 	.word	0x4002001c
 80014d0:	40020030 	.word	0x40020030
 80014d4:	40020044 	.word	0x40020044
 80014d8:	40020058 	.word	0x40020058
 80014dc:	4002006c 	.word	0x4002006c
 80014e0:	40020000 	.word	0x40020000

080014e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b08b      	sub	sp, #44	@ 0x2c
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
 80014ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80014ee:	2300      	movs	r3, #0
 80014f0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80014f2:	2300      	movs	r3, #0
 80014f4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014f6:	e169      	b.n	80017cc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80014f8:	2201      	movs	r2, #1
 80014fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001500:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	69fa      	ldr	r2, [r7, #28]
 8001508:	4013      	ands	r3, r2
 800150a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800150c:	69ba      	ldr	r2, [r7, #24]
 800150e:	69fb      	ldr	r3, [r7, #28]
 8001510:	429a      	cmp	r2, r3
 8001512:	f040 8158 	bne.w	80017c6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	4a9a      	ldr	r2, [pc, #616]	@ (8001784 <HAL_GPIO_Init+0x2a0>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d05e      	beq.n	80015de <HAL_GPIO_Init+0xfa>
 8001520:	4a98      	ldr	r2, [pc, #608]	@ (8001784 <HAL_GPIO_Init+0x2a0>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d875      	bhi.n	8001612 <HAL_GPIO_Init+0x12e>
 8001526:	4a98      	ldr	r2, [pc, #608]	@ (8001788 <HAL_GPIO_Init+0x2a4>)
 8001528:	4293      	cmp	r3, r2
 800152a:	d058      	beq.n	80015de <HAL_GPIO_Init+0xfa>
 800152c:	4a96      	ldr	r2, [pc, #600]	@ (8001788 <HAL_GPIO_Init+0x2a4>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d86f      	bhi.n	8001612 <HAL_GPIO_Init+0x12e>
 8001532:	4a96      	ldr	r2, [pc, #600]	@ (800178c <HAL_GPIO_Init+0x2a8>)
 8001534:	4293      	cmp	r3, r2
 8001536:	d052      	beq.n	80015de <HAL_GPIO_Init+0xfa>
 8001538:	4a94      	ldr	r2, [pc, #592]	@ (800178c <HAL_GPIO_Init+0x2a8>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d869      	bhi.n	8001612 <HAL_GPIO_Init+0x12e>
 800153e:	4a94      	ldr	r2, [pc, #592]	@ (8001790 <HAL_GPIO_Init+0x2ac>)
 8001540:	4293      	cmp	r3, r2
 8001542:	d04c      	beq.n	80015de <HAL_GPIO_Init+0xfa>
 8001544:	4a92      	ldr	r2, [pc, #584]	@ (8001790 <HAL_GPIO_Init+0x2ac>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d863      	bhi.n	8001612 <HAL_GPIO_Init+0x12e>
 800154a:	4a92      	ldr	r2, [pc, #584]	@ (8001794 <HAL_GPIO_Init+0x2b0>)
 800154c:	4293      	cmp	r3, r2
 800154e:	d046      	beq.n	80015de <HAL_GPIO_Init+0xfa>
 8001550:	4a90      	ldr	r2, [pc, #576]	@ (8001794 <HAL_GPIO_Init+0x2b0>)
 8001552:	4293      	cmp	r3, r2
 8001554:	d85d      	bhi.n	8001612 <HAL_GPIO_Init+0x12e>
 8001556:	2b12      	cmp	r3, #18
 8001558:	d82a      	bhi.n	80015b0 <HAL_GPIO_Init+0xcc>
 800155a:	2b12      	cmp	r3, #18
 800155c:	d859      	bhi.n	8001612 <HAL_GPIO_Init+0x12e>
 800155e:	a201      	add	r2, pc, #4	@ (adr r2, 8001564 <HAL_GPIO_Init+0x80>)
 8001560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001564:	080015df 	.word	0x080015df
 8001568:	080015b9 	.word	0x080015b9
 800156c:	080015cb 	.word	0x080015cb
 8001570:	0800160d 	.word	0x0800160d
 8001574:	08001613 	.word	0x08001613
 8001578:	08001613 	.word	0x08001613
 800157c:	08001613 	.word	0x08001613
 8001580:	08001613 	.word	0x08001613
 8001584:	08001613 	.word	0x08001613
 8001588:	08001613 	.word	0x08001613
 800158c:	08001613 	.word	0x08001613
 8001590:	08001613 	.word	0x08001613
 8001594:	08001613 	.word	0x08001613
 8001598:	08001613 	.word	0x08001613
 800159c:	08001613 	.word	0x08001613
 80015a0:	08001613 	.word	0x08001613
 80015a4:	08001613 	.word	0x08001613
 80015a8:	080015c1 	.word	0x080015c1
 80015ac:	080015d5 	.word	0x080015d5
 80015b0:	4a79      	ldr	r2, [pc, #484]	@ (8001798 <HAL_GPIO_Init+0x2b4>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d013      	beq.n	80015de <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80015b6:	e02c      	b.n	8001612 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	623b      	str	r3, [r7, #32]
          break;
 80015be:	e029      	b.n	8001614 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	68db      	ldr	r3, [r3, #12]
 80015c4:	3304      	adds	r3, #4
 80015c6:	623b      	str	r3, [r7, #32]
          break;
 80015c8:	e024      	b.n	8001614 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	68db      	ldr	r3, [r3, #12]
 80015ce:	3308      	adds	r3, #8
 80015d0:	623b      	str	r3, [r7, #32]
          break;
 80015d2:	e01f      	b.n	8001614 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	330c      	adds	r3, #12
 80015da:	623b      	str	r3, [r7, #32]
          break;
 80015dc:	e01a      	b.n	8001614 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	689b      	ldr	r3, [r3, #8]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d102      	bne.n	80015ec <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80015e6:	2304      	movs	r3, #4
 80015e8:	623b      	str	r3, [r7, #32]
          break;
 80015ea:	e013      	b.n	8001614 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	689b      	ldr	r3, [r3, #8]
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	d105      	bne.n	8001600 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80015f4:	2308      	movs	r3, #8
 80015f6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	69fa      	ldr	r2, [r7, #28]
 80015fc:	611a      	str	r2, [r3, #16]
          break;
 80015fe:	e009      	b.n	8001614 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001600:	2308      	movs	r3, #8
 8001602:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	69fa      	ldr	r2, [r7, #28]
 8001608:	615a      	str	r2, [r3, #20]
          break;
 800160a:	e003      	b.n	8001614 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800160c:	2300      	movs	r3, #0
 800160e:	623b      	str	r3, [r7, #32]
          break;
 8001610:	e000      	b.n	8001614 <HAL_GPIO_Init+0x130>
          break;
 8001612:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001614:	69bb      	ldr	r3, [r7, #24]
 8001616:	2bff      	cmp	r3, #255	@ 0xff
 8001618:	d801      	bhi.n	800161e <HAL_GPIO_Init+0x13a>
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	e001      	b.n	8001622 <HAL_GPIO_Init+0x13e>
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	3304      	adds	r3, #4
 8001622:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001624:	69bb      	ldr	r3, [r7, #24]
 8001626:	2bff      	cmp	r3, #255	@ 0xff
 8001628:	d802      	bhi.n	8001630 <HAL_GPIO_Init+0x14c>
 800162a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800162c:	009b      	lsls	r3, r3, #2
 800162e:	e002      	b.n	8001636 <HAL_GPIO_Init+0x152>
 8001630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001632:	3b08      	subs	r3, #8
 8001634:	009b      	lsls	r3, r3, #2
 8001636:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001638:	697b      	ldr	r3, [r7, #20]
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	210f      	movs	r1, #15
 800163e:	693b      	ldr	r3, [r7, #16]
 8001640:	fa01 f303 	lsl.w	r3, r1, r3
 8001644:	43db      	mvns	r3, r3
 8001646:	401a      	ands	r2, r3
 8001648:	6a39      	ldr	r1, [r7, #32]
 800164a:	693b      	ldr	r3, [r7, #16]
 800164c:	fa01 f303 	lsl.w	r3, r1, r3
 8001650:	431a      	orrs	r2, r3
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	685b      	ldr	r3, [r3, #4]
 800165a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800165e:	2b00      	cmp	r3, #0
 8001660:	f000 80b1 	beq.w	80017c6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001664:	4b4d      	ldr	r3, [pc, #308]	@ (800179c <HAL_GPIO_Init+0x2b8>)
 8001666:	699b      	ldr	r3, [r3, #24]
 8001668:	4a4c      	ldr	r2, [pc, #304]	@ (800179c <HAL_GPIO_Init+0x2b8>)
 800166a:	f043 0301 	orr.w	r3, r3, #1
 800166e:	6193      	str	r3, [r2, #24]
 8001670:	4b4a      	ldr	r3, [pc, #296]	@ (800179c <HAL_GPIO_Init+0x2b8>)
 8001672:	699b      	ldr	r3, [r3, #24]
 8001674:	f003 0301 	and.w	r3, r3, #1
 8001678:	60bb      	str	r3, [r7, #8]
 800167a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800167c:	4a48      	ldr	r2, [pc, #288]	@ (80017a0 <HAL_GPIO_Init+0x2bc>)
 800167e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001680:	089b      	lsrs	r3, r3, #2
 8001682:	3302      	adds	r3, #2
 8001684:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001688:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800168a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800168c:	f003 0303 	and.w	r3, r3, #3
 8001690:	009b      	lsls	r3, r3, #2
 8001692:	220f      	movs	r2, #15
 8001694:	fa02 f303 	lsl.w	r3, r2, r3
 8001698:	43db      	mvns	r3, r3
 800169a:	68fa      	ldr	r2, [r7, #12]
 800169c:	4013      	ands	r3, r2
 800169e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	4a40      	ldr	r2, [pc, #256]	@ (80017a4 <HAL_GPIO_Init+0x2c0>)
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d013      	beq.n	80016d0 <HAL_GPIO_Init+0x1ec>
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	4a3f      	ldr	r2, [pc, #252]	@ (80017a8 <HAL_GPIO_Init+0x2c4>)
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d00d      	beq.n	80016cc <HAL_GPIO_Init+0x1e8>
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	4a3e      	ldr	r2, [pc, #248]	@ (80017ac <HAL_GPIO_Init+0x2c8>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d007      	beq.n	80016c8 <HAL_GPIO_Init+0x1e4>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	4a3d      	ldr	r2, [pc, #244]	@ (80017b0 <HAL_GPIO_Init+0x2cc>)
 80016bc:	4293      	cmp	r3, r2
 80016be:	d101      	bne.n	80016c4 <HAL_GPIO_Init+0x1e0>
 80016c0:	2303      	movs	r3, #3
 80016c2:	e006      	b.n	80016d2 <HAL_GPIO_Init+0x1ee>
 80016c4:	2304      	movs	r3, #4
 80016c6:	e004      	b.n	80016d2 <HAL_GPIO_Init+0x1ee>
 80016c8:	2302      	movs	r3, #2
 80016ca:	e002      	b.n	80016d2 <HAL_GPIO_Init+0x1ee>
 80016cc:	2301      	movs	r3, #1
 80016ce:	e000      	b.n	80016d2 <HAL_GPIO_Init+0x1ee>
 80016d0:	2300      	movs	r3, #0
 80016d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80016d4:	f002 0203 	and.w	r2, r2, #3
 80016d8:	0092      	lsls	r2, r2, #2
 80016da:	4093      	lsls	r3, r2
 80016dc:	68fa      	ldr	r2, [r7, #12]
 80016de:	4313      	orrs	r3, r2
 80016e0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80016e2:	492f      	ldr	r1, [pc, #188]	@ (80017a0 <HAL_GPIO_Init+0x2bc>)
 80016e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016e6:	089b      	lsrs	r3, r3, #2
 80016e8:	3302      	adds	r3, #2
 80016ea:	68fa      	ldr	r2, [r7, #12]
 80016ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d006      	beq.n	800170a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80016fc:	4b2d      	ldr	r3, [pc, #180]	@ (80017b4 <HAL_GPIO_Init+0x2d0>)
 80016fe:	689a      	ldr	r2, [r3, #8]
 8001700:	492c      	ldr	r1, [pc, #176]	@ (80017b4 <HAL_GPIO_Init+0x2d0>)
 8001702:	69bb      	ldr	r3, [r7, #24]
 8001704:	4313      	orrs	r3, r2
 8001706:	608b      	str	r3, [r1, #8]
 8001708:	e006      	b.n	8001718 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800170a:	4b2a      	ldr	r3, [pc, #168]	@ (80017b4 <HAL_GPIO_Init+0x2d0>)
 800170c:	689a      	ldr	r2, [r3, #8]
 800170e:	69bb      	ldr	r3, [r7, #24]
 8001710:	43db      	mvns	r3, r3
 8001712:	4928      	ldr	r1, [pc, #160]	@ (80017b4 <HAL_GPIO_Init+0x2d0>)
 8001714:	4013      	ands	r3, r2
 8001716:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001720:	2b00      	cmp	r3, #0
 8001722:	d006      	beq.n	8001732 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001724:	4b23      	ldr	r3, [pc, #140]	@ (80017b4 <HAL_GPIO_Init+0x2d0>)
 8001726:	68da      	ldr	r2, [r3, #12]
 8001728:	4922      	ldr	r1, [pc, #136]	@ (80017b4 <HAL_GPIO_Init+0x2d0>)
 800172a:	69bb      	ldr	r3, [r7, #24]
 800172c:	4313      	orrs	r3, r2
 800172e:	60cb      	str	r3, [r1, #12]
 8001730:	e006      	b.n	8001740 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001732:	4b20      	ldr	r3, [pc, #128]	@ (80017b4 <HAL_GPIO_Init+0x2d0>)
 8001734:	68da      	ldr	r2, [r3, #12]
 8001736:	69bb      	ldr	r3, [r7, #24]
 8001738:	43db      	mvns	r3, r3
 800173a:	491e      	ldr	r1, [pc, #120]	@ (80017b4 <HAL_GPIO_Init+0x2d0>)
 800173c:	4013      	ands	r3, r2
 800173e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001748:	2b00      	cmp	r3, #0
 800174a:	d006      	beq.n	800175a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800174c:	4b19      	ldr	r3, [pc, #100]	@ (80017b4 <HAL_GPIO_Init+0x2d0>)
 800174e:	685a      	ldr	r2, [r3, #4]
 8001750:	4918      	ldr	r1, [pc, #96]	@ (80017b4 <HAL_GPIO_Init+0x2d0>)
 8001752:	69bb      	ldr	r3, [r7, #24]
 8001754:	4313      	orrs	r3, r2
 8001756:	604b      	str	r3, [r1, #4]
 8001758:	e006      	b.n	8001768 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800175a:	4b16      	ldr	r3, [pc, #88]	@ (80017b4 <HAL_GPIO_Init+0x2d0>)
 800175c:	685a      	ldr	r2, [r3, #4]
 800175e:	69bb      	ldr	r3, [r7, #24]
 8001760:	43db      	mvns	r3, r3
 8001762:	4914      	ldr	r1, [pc, #80]	@ (80017b4 <HAL_GPIO_Init+0x2d0>)
 8001764:	4013      	ands	r3, r2
 8001766:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001770:	2b00      	cmp	r3, #0
 8001772:	d021      	beq.n	80017b8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001774:	4b0f      	ldr	r3, [pc, #60]	@ (80017b4 <HAL_GPIO_Init+0x2d0>)
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	490e      	ldr	r1, [pc, #56]	@ (80017b4 <HAL_GPIO_Init+0x2d0>)
 800177a:	69bb      	ldr	r3, [r7, #24]
 800177c:	4313      	orrs	r3, r2
 800177e:	600b      	str	r3, [r1, #0]
 8001780:	e021      	b.n	80017c6 <HAL_GPIO_Init+0x2e2>
 8001782:	bf00      	nop
 8001784:	10320000 	.word	0x10320000
 8001788:	10310000 	.word	0x10310000
 800178c:	10220000 	.word	0x10220000
 8001790:	10210000 	.word	0x10210000
 8001794:	10120000 	.word	0x10120000
 8001798:	10110000 	.word	0x10110000
 800179c:	40021000 	.word	0x40021000
 80017a0:	40010000 	.word	0x40010000
 80017a4:	40010800 	.word	0x40010800
 80017a8:	40010c00 	.word	0x40010c00
 80017ac:	40011000 	.word	0x40011000
 80017b0:	40011400 	.word	0x40011400
 80017b4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80017b8:	4b0b      	ldr	r3, [pc, #44]	@ (80017e8 <HAL_GPIO_Init+0x304>)
 80017ba:	681a      	ldr	r2, [r3, #0]
 80017bc:	69bb      	ldr	r3, [r7, #24]
 80017be:	43db      	mvns	r3, r3
 80017c0:	4909      	ldr	r1, [pc, #36]	@ (80017e8 <HAL_GPIO_Init+0x304>)
 80017c2:	4013      	ands	r3, r2
 80017c4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80017c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017c8:	3301      	adds	r3, #1
 80017ca:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017d2:	fa22 f303 	lsr.w	r3, r2, r3
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	f47f ae8e 	bne.w	80014f8 <HAL_GPIO_Init+0x14>
  }
}
 80017dc:	bf00      	nop
 80017de:	bf00      	nop
 80017e0:	372c      	adds	r7, #44	@ 0x2c
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bc80      	pop	{r7}
 80017e6:	4770      	bx	lr
 80017e8:	40010400 	.word	0x40010400

080017ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b086      	sub	sp, #24
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d101      	bne.n	80017fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017fa:	2301      	movs	r3, #1
 80017fc:	e272      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f003 0301 	and.w	r3, r3, #1
 8001806:	2b00      	cmp	r3, #0
 8001808:	f000 8087 	beq.w	800191a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800180c:	4b92      	ldr	r3, [pc, #584]	@ (8001a58 <HAL_RCC_OscConfig+0x26c>)
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	f003 030c 	and.w	r3, r3, #12
 8001814:	2b04      	cmp	r3, #4
 8001816:	d00c      	beq.n	8001832 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001818:	4b8f      	ldr	r3, [pc, #572]	@ (8001a58 <HAL_RCC_OscConfig+0x26c>)
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	f003 030c 	and.w	r3, r3, #12
 8001820:	2b08      	cmp	r3, #8
 8001822:	d112      	bne.n	800184a <HAL_RCC_OscConfig+0x5e>
 8001824:	4b8c      	ldr	r3, [pc, #560]	@ (8001a58 <HAL_RCC_OscConfig+0x26c>)
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800182c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001830:	d10b      	bne.n	800184a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001832:	4b89      	ldr	r3, [pc, #548]	@ (8001a58 <HAL_RCC_OscConfig+0x26c>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800183a:	2b00      	cmp	r3, #0
 800183c:	d06c      	beq.n	8001918 <HAL_RCC_OscConfig+0x12c>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d168      	bne.n	8001918 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001846:	2301      	movs	r3, #1
 8001848:	e24c      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001852:	d106      	bne.n	8001862 <HAL_RCC_OscConfig+0x76>
 8001854:	4b80      	ldr	r3, [pc, #512]	@ (8001a58 <HAL_RCC_OscConfig+0x26c>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a7f      	ldr	r2, [pc, #508]	@ (8001a58 <HAL_RCC_OscConfig+0x26c>)
 800185a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800185e:	6013      	str	r3, [r2, #0]
 8001860:	e02e      	b.n	80018c0 <HAL_RCC_OscConfig+0xd4>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d10c      	bne.n	8001884 <HAL_RCC_OscConfig+0x98>
 800186a:	4b7b      	ldr	r3, [pc, #492]	@ (8001a58 <HAL_RCC_OscConfig+0x26c>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a7a      	ldr	r2, [pc, #488]	@ (8001a58 <HAL_RCC_OscConfig+0x26c>)
 8001870:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001874:	6013      	str	r3, [r2, #0]
 8001876:	4b78      	ldr	r3, [pc, #480]	@ (8001a58 <HAL_RCC_OscConfig+0x26c>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4a77      	ldr	r2, [pc, #476]	@ (8001a58 <HAL_RCC_OscConfig+0x26c>)
 800187c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001880:	6013      	str	r3, [r2, #0]
 8001882:	e01d      	b.n	80018c0 <HAL_RCC_OscConfig+0xd4>
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800188c:	d10c      	bne.n	80018a8 <HAL_RCC_OscConfig+0xbc>
 800188e:	4b72      	ldr	r3, [pc, #456]	@ (8001a58 <HAL_RCC_OscConfig+0x26c>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a71      	ldr	r2, [pc, #452]	@ (8001a58 <HAL_RCC_OscConfig+0x26c>)
 8001894:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001898:	6013      	str	r3, [r2, #0]
 800189a:	4b6f      	ldr	r3, [pc, #444]	@ (8001a58 <HAL_RCC_OscConfig+0x26c>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a6e      	ldr	r2, [pc, #440]	@ (8001a58 <HAL_RCC_OscConfig+0x26c>)
 80018a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018a4:	6013      	str	r3, [r2, #0]
 80018a6:	e00b      	b.n	80018c0 <HAL_RCC_OscConfig+0xd4>
 80018a8:	4b6b      	ldr	r3, [pc, #428]	@ (8001a58 <HAL_RCC_OscConfig+0x26c>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a6a      	ldr	r2, [pc, #424]	@ (8001a58 <HAL_RCC_OscConfig+0x26c>)
 80018ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018b2:	6013      	str	r3, [r2, #0]
 80018b4:	4b68      	ldr	r3, [pc, #416]	@ (8001a58 <HAL_RCC_OscConfig+0x26c>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a67      	ldr	r2, [pc, #412]	@ (8001a58 <HAL_RCC_OscConfig+0x26c>)
 80018ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018be:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d013      	beq.n	80018f0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018c8:	f7fe ff68 	bl	800079c <HAL_GetTick>
 80018cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018ce:	e008      	b.n	80018e2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018d0:	f7fe ff64 	bl	800079c <HAL_GetTick>
 80018d4:	4602      	mov	r2, r0
 80018d6:	693b      	ldr	r3, [r7, #16]
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	2b64      	cmp	r3, #100	@ 0x64
 80018dc:	d901      	bls.n	80018e2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80018de:	2303      	movs	r3, #3
 80018e0:	e200      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018e2:	4b5d      	ldr	r3, [pc, #372]	@ (8001a58 <HAL_RCC_OscConfig+0x26c>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d0f0      	beq.n	80018d0 <HAL_RCC_OscConfig+0xe4>
 80018ee:	e014      	b.n	800191a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018f0:	f7fe ff54 	bl	800079c <HAL_GetTick>
 80018f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018f6:	e008      	b.n	800190a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018f8:	f7fe ff50 	bl	800079c <HAL_GetTick>
 80018fc:	4602      	mov	r2, r0
 80018fe:	693b      	ldr	r3, [r7, #16]
 8001900:	1ad3      	subs	r3, r2, r3
 8001902:	2b64      	cmp	r3, #100	@ 0x64
 8001904:	d901      	bls.n	800190a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001906:	2303      	movs	r3, #3
 8001908:	e1ec      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800190a:	4b53      	ldr	r3, [pc, #332]	@ (8001a58 <HAL_RCC_OscConfig+0x26c>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001912:	2b00      	cmp	r3, #0
 8001914:	d1f0      	bne.n	80018f8 <HAL_RCC_OscConfig+0x10c>
 8001916:	e000      	b.n	800191a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001918:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f003 0302 	and.w	r3, r3, #2
 8001922:	2b00      	cmp	r3, #0
 8001924:	d063      	beq.n	80019ee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001926:	4b4c      	ldr	r3, [pc, #304]	@ (8001a58 <HAL_RCC_OscConfig+0x26c>)
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	f003 030c 	and.w	r3, r3, #12
 800192e:	2b00      	cmp	r3, #0
 8001930:	d00b      	beq.n	800194a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001932:	4b49      	ldr	r3, [pc, #292]	@ (8001a58 <HAL_RCC_OscConfig+0x26c>)
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	f003 030c 	and.w	r3, r3, #12
 800193a:	2b08      	cmp	r3, #8
 800193c:	d11c      	bne.n	8001978 <HAL_RCC_OscConfig+0x18c>
 800193e:	4b46      	ldr	r3, [pc, #280]	@ (8001a58 <HAL_RCC_OscConfig+0x26c>)
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001946:	2b00      	cmp	r3, #0
 8001948:	d116      	bne.n	8001978 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800194a:	4b43      	ldr	r3, [pc, #268]	@ (8001a58 <HAL_RCC_OscConfig+0x26c>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f003 0302 	and.w	r3, r3, #2
 8001952:	2b00      	cmp	r3, #0
 8001954:	d005      	beq.n	8001962 <HAL_RCC_OscConfig+0x176>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	691b      	ldr	r3, [r3, #16]
 800195a:	2b01      	cmp	r3, #1
 800195c:	d001      	beq.n	8001962 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	e1c0      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001962:	4b3d      	ldr	r3, [pc, #244]	@ (8001a58 <HAL_RCC_OscConfig+0x26c>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	695b      	ldr	r3, [r3, #20]
 800196e:	00db      	lsls	r3, r3, #3
 8001970:	4939      	ldr	r1, [pc, #228]	@ (8001a58 <HAL_RCC_OscConfig+0x26c>)
 8001972:	4313      	orrs	r3, r2
 8001974:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001976:	e03a      	b.n	80019ee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	691b      	ldr	r3, [r3, #16]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d020      	beq.n	80019c2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001980:	4b36      	ldr	r3, [pc, #216]	@ (8001a5c <HAL_RCC_OscConfig+0x270>)
 8001982:	2201      	movs	r2, #1
 8001984:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001986:	f7fe ff09 	bl	800079c <HAL_GetTick>
 800198a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800198c:	e008      	b.n	80019a0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800198e:	f7fe ff05 	bl	800079c <HAL_GetTick>
 8001992:	4602      	mov	r2, r0
 8001994:	693b      	ldr	r3, [r7, #16]
 8001996:	1ad3      	subs	r3, r2, r3
 8001998:	2b02      	cmp	r3, #2
 800199a:	d901      	bls.n	80019a0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800199c:	2303      	movs	r3, #3
 800199e:	e1a1      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019a0:	4b2d      	ldr	r3, [pc, #180]	@ (8001a58 <HAL_RCC_OscConfig+0x26c>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f003 0302 	and.w	r3, r3, #2
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d0f0      	beq.n	800198e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019ac:	4b2a      	ldr	r3, [pc, #168]	@ (8001a58 <HAL_RCC_OscConfig+0x26c>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	695b      	ldr	r3, [r3, #20]
 80019b8:	00db      	lsls	r3, r3, #3
 80019ba:	4927      	ldr	r1, [pc, #156]	@ (8001a58 <HAL_RCC_OscConfig+0x26c>)
 80019bc:	4313      	orrs	r3, r2
 80019be:	600b      	str	r3, [r1, #0]
 80019c0:	e015      	b.n	80019ee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019c2:	4b26      	ldr	r3, [pc, #152]	@ (8001a5c <HAL_RCC_OscConfig+0x270>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019c8:	f7fe fee8 	bl	800079c <HAL_GetTick>
 80019cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019ce:	e008      	b.n	80019e2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019d0:	f7fe fee4 	bl	800079c <HAL_GetTick>
 80019d4:	4602      	mov	r2, r0
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	2b02      	cmp	r3, #2
 80019dc:	d901      	bls.n	80019e2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80019de:	2303      	movs	r3, #3
 80019e0:	e180      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019e2:	4b1d      	ldr	r3, [pc, #116]	@ (8001a58 <HAL_RCC_OscConfig+0x26c>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f003 0302 	and.w	r3, r3, #2
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d1f0      	bne.n	80019d0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f003 0308 	and.w	r3, r3, #8
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d03a      	beq.n	8001a70 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	699b      	ldr	r3, [r3, #24]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d019      	beq.n	8001a36 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a02:	4b17      	ldr	r3, [pc, #92]	@ (8001a60 <HAL_RCC_OscConfig+0x274>)
 8001a04:	2201      	movs	r2, #1
 8001a06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a08:	f7fe fec8 	bl	800079c <HAL_GetTick>
 8001a0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a0e:	e008      	b.n	8001a22 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a10:	f7fe fec4 	bl	800079c <HAL_GetTick>
 8001a14:	4602      	mov	r2, r0
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	2b02      	cmp	r3, #2
 8001a1c:	d901      	bls.n	8001a22 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	e160      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a22:	4b0d      	ldr	r3, [pc, #52]	@ (8001a58 <HAL_RCC_OscConfig+0x26c>)
 8001a24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a26:	f003 0302 	and.w	r3, r3, #2
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d0f0      	beq.n	8001a10 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001a2e:	2001      	movs	r0, #1
 8001a30:	f000 face 	bl	8001fd0 <RCC_Delay>
 8001a34:	e01c      	b.n	8001a70 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a36:	4b0a      	ldr	r3, [pc, #40]	@ (8001a60 <HAL_RCC_OscConfig+0x274>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a3c:	f7fe feae 	bl	800079c <HAL_GetTick>
 8001a40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a42:	e00f      	b.n	8001a64 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a44:	f7fe feaa 	bl	800079c <HAL_GetTick>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	693b      	ldr	r3, [r7, #16]
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	2b02      	cmp	r3, #2
 8001a50:	d908      	bls.n	8001a64 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001a52:	2303      	movs	r3, #3
 8001a54:	e146      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4f8>
 8001a56:	bf00      	nop
 8001a58:	40021000 	.word	0x40021000
 8001a5c:	42420000 	.word	0x42420000
 8001a60:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a64:	4b92      	ldr	r3, [pc, #584]	@ (8001cb0 <HAL_RCC_OscConfig+0x4c4>)
 8001a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a68:	f003 0302 	and.w	r3, r3, #2
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d1e9      	bne.n	8001a44 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f003 0304 	and.w	r3, r3, #4
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	f000 80a6 	beq.w	8001bca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a82:	4b8b      	ldr	r3, [pc, #556]	@ (8001cb0 <HAL_RCC_OscConfig+0x4c4>)
 8001a84:	69db      	ldr	r3, [r3, #28]
 8001a86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d10d      	bne.n	8001aaa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a8e:	4b88      	ldr	r3, [pc, #544]	@ (8001cb0 <HAL_RCC_OscConfig+0x4c4>)
 8001a90:	69db      	ldr	r3, [r3, #28]
 8001a92:	4a87      	ldr	r2, [pc, #540]	@ (8001cb0 <HAL_RCC_OscConfig+0x4c4>)
 8001a94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a98:	61d3      	str	r3, [r2, #28]
 8001a9a:	4b85      	ldr	r3, [pc, #532]	@ (8001cb0 <HAL_RCC_OscConfig+0x4c4>)
 8001a9c:	69db      	ldr	r3, [r3, #28]
 8001a9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001aa2:	60bb      	str	r3, [r7, #8]
 8001aa4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aaa:	4b82      	ldr	r3, [pc, #520]	@ (8001cb4 <HAL_RCC_OscConfig+0x4c8>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d118      	bne.n	8001ae8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ab6:	4b7f      	ldr	r3, [pc, #508]	@ (8001cb4 <HAL_RCC_OscConfig+0x4c8>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4a7e      	ldr	r2, [pc, #504]	@ (8001cb4 <HAL_RCC_OscConfig+0x4c8>)
 8001abc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ac0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ac2:	f7fe fe6b 	bl	800079c <HAL_GetTick>
 8001ac6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ac8:	e008      	b.n	8001adc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001aca:	f7fe fe67 	bl	800079c <HAL_GetTick>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	1ad3      	subs	r3, r2, r3
 8001ad4:	2b64      	cmp	r3, #100	@ 0x64
 8001ad6:	d901      	bls.n	8001adc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001ad8:	2303      	movs	r3, #3
 8001ada:	e103      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001adc:	4b75      	ldr	r3, [pc, #468]	@ (8001cb4 <HAL_RCC_OscConfig+0x4c8>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d0f0      	beq.n	8001aca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	2b01      	cmp	r3, #1
 8001aee:	d106      	bne.n	8001afe <HAL_RCC_OscConfig+0x312>
 8001af0:	4b6f      	ldr	r3, [pc, #444]	@ (8001cb0 <HAL_RCC_OscConfig+0x4c4>)
 8001af2:	6a1b      	ldr	r3, [r3, #32]
 8001af4:	4a6e      	ldr	r2, [pc, #440]	@ (8001cb0 <HAL_RCC_OscConfig+0x4c4>)
 8001af6:	f043 0301 	orr.w	r3, r3, #1
 8001afa:	6213      	str	r3, [r2, #32]
 8001afc:	e02d      	b.n	8001b5a <HAL_RCC_OscConfig+0x36e>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	68db      	ldr	r3, [r3, #12]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d10c      	bne.n	8001b20 <HAL_RCC_OscConfig+0x334>
 8001b06:	4b6a      	ldr	r3, [pc, #424]	@ (8001cb0 <HAL_RCC_OscConfig+0x4c4>)
 8001b08:	6a1b      	ldr	r3, [r3, #32]
 8001b0a:	4a69      	ldr	r2, [pc, #420]	@ (8001cb0 <HAL_RCC_OscConfig+0x4c4>)
 8001b0c:	f023 0301 	bic.w	r3, r3, #1
 8001b10:	6213      	str	r3, [r2, #32]
 8001b12:	4b67      	ldr	r3, [pc, #412]	@ (8001cb0 <HAL_RCC_OscConfig+0x4c4>)
 8001b14:	6a1b      	ldr	r3, [r3, #32]
 8001b16:	4a66      	ldr	r2, [pc, #408]	@ (8001cb0 <HAL_RCC_OscConfig+0x4c4>)
 8001b18:	f023 0304 	bic.w	r3, r3, #4
 8001b1c:	6213      	str	r3, [r2, #32]
 8001b1e:	e01c      	b.n	8001b5a <HAL_RCC_OscConfig+0x36e>
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	2b05      	cmp	r3, #5
 8001b26:	d10c      	bne.n	8001b42 <HAL_RCC_OscConfig+0x356>
 8001b28:	4b61      	ldr	r3, [pc, #388]	@ (8001cb0 <HAL_RCC_OscConfig+0x4c4>)
 8001b2a:	6a1b      	ldr	r3, [r3, #32]
 8001b2c:	4a60      	ldr	r2, [pc, #384]	@ (8001cb0 <HAL_RCC_OscConfig+0x4c4>)
 8001b2e:	f043 0304 	orr.w	r3, r3, #4
 8001b32:	6213      	str	r3, [r2, #32]
 8001b34:	4b5e      	ldr	r3, [pc, #376]	@ (8001cb0 <HAL_RCC_OscConfig+0x4c4>)
 8001b36:	6a1b      	ldr	r3, [r3, #32]
 8001b38:	4a5d      	ldr	r2, [pc, #372]	@ (8001cb0 <HAL_RCC_OscConfig+0x4c4>)
 8001b3a:	f043 0301 	orr.w	r3, r3, #1
 8001b3e:	6213      	str	r3, [r2, #32]
 8001b40:	e00b      	b.n	8001b5a <HAL_RCC_OscConfig+0x36e>
 8001b42:	4b5b      	ldr	r3, [pc, #364]	@ (8001cb0 <HAL_RCC_OscConfig+0x4c4>)
 8001b44:	6a1b      	ldr	r3, [r3, #32]
 8001b46:	4a5a      	ldr	r2, [pc, #360]	@ (8001cb0 <HAL_RCC_OscConfig+0x4c4>)
 8001b48:	f023 0301 	bic.w	r3, r3, #1
 8001b4c:	6213      	str	r3, [r2, #32]
 8001b4e:	4b58      	ldr	r3, [pc, #352]	@ (8001cb0 <HAL_RCC_OscConfig+0x4c4>)
 8001b50:	6a1b      	ldr	r3, [r3, #32]
 8001b52:	4a57      	ldr	r2, [pc, #348]	@ (8001cb0 <HAL_RCC_OscConfig+0x4c4>)
 8001b54:	f023 0304 	bic.w	r3, r3, #4
 8001b58:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	68db      	ldr	r3, [r3, #12]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d015      	beq.n	8001b8e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b62:	f7fe fe1b 	bl	800079c <HAL_GetTick>
 8001b66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b68:	e00a      	b.n	8001b80 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b6a:	f7fe fe17 	bl	800079c <HAL_GetTick>
 8001b6e:	4602      	mov	r2, r0
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	1ad3      	subs	r3, r2, r3
 8001b74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d901      	bls.n	8001b80 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001b7c:	2303      	movs	r3, #3
 8001b7e:	e0b1      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b80:	4b4b      	ldr	r3, [pc, #300]	@ (8001cb0 <HAL_RCC_OscConfig+0x4c4>)
 8001b82:	6a1b      	ldr	r3, [r3, #32]
 8001b84:	f003 0302 	and.w	r3, r3, #2
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d0ee      	beq.n	8001b6a <HAL_RCC_OscConfig+0x37e>
 8001b8c:	e014      	b.n	8001bb8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b8e:	f7fe fe05 	bl	800079c <HAL_GetTick>
 8001b92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b94:	e00a      	b.n	8001bac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b96:	f7fe fe01 	bl	800079c <HAL_GetTick>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	693b      	ldr	r3, [r7, #16]
 8001b9e:	1ad3      	subs	r3, r2, r3
 8001ba0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d901      	bls.n	8001bac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001ba8:	2303      	movs	r3, #3
 8001baa:	e09b      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bac:	4b40      	ldr	r3, [pc, #256]	@ (8001cb0 <HAL_RCC_OscConfig+0x4c4>)
 8001bae:	6a1b      	ldr	r3, [r3, #32]
 8001bb0:	f003 0302 	and.w	r3, r3, #2
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d1ee      	bne.n	8001b96 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001bb8:	7dfb      	ldrb	r3, [r7, #23]
 8001bba:	2b01      	cmp	r3, #1
 8001bbc:	d105      	bne.n	8001bca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bbe:	4b3c      	ldr	r3, [pc, #240]	@ (8001cb0 <HAL_RCC_OscConfig+0x4c4>)
 8001bc0:	69db      	ldr	r3, [r3, #28]
 8001bc2:	4a3b      	ldr	r2, [pc, #236]	@ (8001cb0 <HAL_RCC_OscConfig+0x4c4>)
 8001bc4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001bc8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	69db      	ldr	r3, [r3, #28]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	f000 8087 	beq.w	8001ce2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bd4:	4b36      	ldr	r3, [pc, #216]	@ (8001cb0 <HAL_RCC_OscConfig+0x4c4>)
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	f003 030c 	and.w	r3, r3, #12
 8001bdc:	2b08      	cmp	r3, #8
 8001bde:	d061      	beq.n	8001ca4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	69db      	ldr	r3, [r3, #28]
 8001be4:	2b02      	cmp	r3, #2
 8001be6:	d146      	bne.n	8001c76 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001be8:	4b33      	ldr	r3, [pc, #204]	@ (8001cb8 <HAL_RCC_OscConfig+0x4cc>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bee:	f7fe fdd5 	bl	800079c <HAL_GetTick>
 8001bf2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bf4:	e008      	b.n	8001c08 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bf6:	f7fe fdd1 	bl	800079c <HAL_GetTick>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	2b02      	cmp	r3, #2
 8001c02:	d901      	bls.n	8001c08 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001c04:	2303      	movs	r3, #3
 8001c06:	e06d      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c08:	4b29      	ldr	r3, [pc, #164]	@ (8001cb0 <HAL_RCC_OscConfig+0x4c4>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d1f0      	bne.n	8001bf6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6a1b      	ldr	r3, [r3, #32]
 8001c18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c1c:	d108      	bne.n	8001c30 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c1e:	4b24      	ldr	r3, [pc, #144]	@ (8001cb0 <HAL_RCC_OscConfig+0x4c4>)
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	4921      	ldr	r1, [pc, #132]	@ (8001cb0 <HAL_RCC_OscConfig+0x4c4>)
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c30:	4b1f      	ldr	r3, [pc, #124]	@ (8001cb0 <HAL_RCC_OscConfig+0x4c4>)
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6a19      	ldr	r1, [r3, #32]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c40:	430b      	orrs	r3, r1
 8001c42:	491b      	ldr	r1, [pc, #108]	@ (8001cb0 <HAL_RCC_OscConfig+0x4c4>)
 8001c44:	4313      	orrs	r3, r2
 8001c46:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c48:	4b1b      	ldr	r3, [pc, #108]	@ (8001cb8 <HAL_RCC_OscConfig+0x4cc>)
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c4e:	f7fe fda5 	bl	800079c <HAL_GetTick>
 8001c52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c54:	e008      	b.n	8001c68 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c56:	f7fe fda1 	bl	800079c <HAL_GetTick>
 8001c5a:	4602      	mov	r2, r0
 8001c5c:	693b      	ldr	r3, [r7, #16]
 8001c5e:	1ad3      	subs	r3, r2, r3
 8001c60:	2b02      	cmp	r3, #2
 8001c62:	d901      	bls.n	8001c68 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001c64:	2303      	movs	r3, #3
 8001c66:	e03d      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c68:	4b11      	ldr	r3, [pc, #68]	@ (8001cb0 <HAL_RCC_OscConfig+0x4c4>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d0f0      	beq.n	8001c56 <HAL_RCC_OscConfig+0x46a>
 8001c74:	e035      	b.n	8001ce2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c76:	4b10      	ldr	r3, [pc, #64]	@ (8001cb8 <HAL_RCC_OscConfig+0x4cc>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c7c:	f7fe fd8e 	bl	800079c <HAL_GetTick>
 8001c80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c82:	e008      	b.n	8001c96 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c84:	f7fe fd8a 	bl	800079c <HAL_GetTick>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	693b      	ldr	r3, [r7, #16]
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	2b02      	cmp	r3, #2
 8001c90:	d901      	bls.n	8001c96 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001c92:	2303      	movs	r3, #3
 8001c94:	e026      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c96:	4b06      	ldr	r3, [pc, #24]	@ (8001cb0 <HAL_RCC_OscConfig+0x4c4>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d1f0      	bne.n	8001c84 <HAL_RCC_OscConfig+0x498>
 8001ca2:	e01e      	b.n	8001ce2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	69db      	ldr	r3, [r3, #28]
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	d107      	bne.n	8001cbc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001cac:	2301      	movs	r3, #1
 8001cae:	e019      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4f8>
 8001cb0:	40021000 	.word	0x40021000
 8001cb4:	40007000 	.word	0x40007000
 8001cb8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001cbc:	4b0b      	ldr	r3, [pc, #44]	@ (8001cec <HAL_RCC_OscConfig+0x500>)
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6a1b      	ldr	r3, [r3, #32]
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	d106      	bne.n	8001cde <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d001      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e000      	b.n	8001ce4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001ce2:	2300      	movs	r3, #0
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	3718      	adds	r7, #24
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	40021000 	.word	0x40021000

08001cf0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b084      	sub	sp, #16
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
 8001cf8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d101      	bne.n	8001d04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d00:	2301      	movs	r3, #1
 8001d02:	e0d0      	b.n	8001ea6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d04:	4b6a      	ldr	r3, [pc, #424]	@ (8001eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f003 0307 	and.w	r3, r3, #7
 8001d0c:	683a      	ldr	r2, [r7, #0]
 8001d0e:	429a      	cmp	r2, r3
 8001d10:	d910      	bls.n	8001d34 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d12:	4b67      	ldr	r3, [pc, #412]	@ (8001eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f023 0207 	bic.w	r2, r3, #7
 8001d1a:	4965      	ldr	r1, [pc, #404]	@ (8001eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d22:	4b63      	ldr	r3, [pc, #396]	@ (8001eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f003 0307 	and.w	r3, r3, #7
 8001d2a:	683a      	ldr	r2, [r7, #0]
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d001      	beq.n	8001d34 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001d30:	2301      	movs	r3, #1
 8001d32:	e0b8      	b.n	8001ea6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f003 0302 	and.w	r3, r3, #2
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d020      	beq.n	8001d82 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0304 	and.w	r3, r3, #4
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d005      	beq.n	8001d58 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d4c:	4b59      	ldr	r3, [pc, #356]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	4a58      	ldr	r2, [pc, #352]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d52:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001d56:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f003 0308 	and.w	r3, r3, #8
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d005      	beq.n	8001d70 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d64:	4b53      	ldr	r3, [pc, #332]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	4a52      	ldr	r2, [pc, #328]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d6a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001d6e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d70:	4b50      	ldr	r3, [pc, #320]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	494d      	ldr	r1, [pc, #308]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f003 0301 	and.w	r3, r3, #1
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d040      	beq.n	8001e10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	d107      	bne.n	8001da6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d96:	4b47      	ldr	r3, [pc, #284]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d115      	bne.n	8001dce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e07f      	b.n	8001ea6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	2b02      	cmp	r3, #2
 8001dac:	d107      	bne.n	8001dbe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dae:	4b41      	ldr	r3, [pc, #260]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d109      	bne.n	8001dce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e073      	b.n	8001ea6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dbe:	4b3d      	ldr	r3, [pc, #244]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f003 0302 	and.w	r3, r3, #2
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d101      	bne.n	8001dce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	e06b      	b.n	8001ea6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001dce:	4b39      	ldr	r3, [pc, #228]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	f023 0203 	bic.w	r2, r3, #3
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	4936      	ldr	r1, [pc, #216]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001de0:	f7fe fcdc 	bl	800079c <HAL_GetTick>
 8001de4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001de6:	e00a      	b.n	8001dfe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001de8:	f7fe fcd8 	bl	800079c <HAL_GetTick>
 8001dec:	4602      	mov	r2, r0
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	1ad3      	subs	r3, r2, r3
 8001df2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d901      	bls.n	8001dfe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001dfa:	2303      	movs	r3, #3
 8001dfc:	e053      	b.n	8001ea6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dfe:	4b2d      	ldr	r3, [pc, #180]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	f003 020c 	and.w	r2, r3, #12
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	009b      	lsls	r3, r3, #2
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	d1eb      	bne.n	8001de8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e10:	4b27      	ldr	r3, [pc, #156]	@ (8001eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f003 0307 	and.w	r3, r3, #7
 8001e18:	683a      	ldr	r2, [r7, #0]
 8001e1a:	429a      	cmp	r2, r3
 8001e1c:	d210      	bcs.n	8001e40 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e1e:	4b24      	ldr	r3, [pc, #144]	@ (8001eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f023 0207 	bic.w	r2, r3, #7
 8001e26:	4922      	ldr	r1, [pc, #136]	@ (8001eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e2e:	4b20      	ldr	r3, [pc, #128]	@ (8001eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f003 0307 	and.w	r3, r3, #7
 8001e36:	683a      	ldr	r2, [r7, #0]
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d001      	beq.n	8001e40 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	e032      	b.n	8001ea6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f003 0304 	and.w	r3, r3, #4
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d008      	beq.n	8001e5e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e4c:	4b19      	ldr	r3, [pc, #100]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	68db      	ldr	r3, [r3, #12]
 8001e58:	4916      	ldr	r1, [pc, #88]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f003 0308 	and.w	r3, r3, #8
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d009      	beq.n	8001e7e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e6a:	4b12      	ldr	r3, [pc, #72]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	691b      	ldr	r3, [r3, #16]
 8001e76:	00db      	lsls	r3, r3, #3
 8001e78:	490e      	ldr	r1, [pc, #56]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e7a:	4313      	orrs	r3, r2
 8001e7c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e7e:	f000 f821 	bl	8001ec4 <HAL_RCC_GetSysClockFreq>
 8001e82:	4602      	mov	r2, r0
 8001e84:	4b0b      	ldr	r3, [pc, #44]	@ (8001eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	091b      	lsrs	r3, r3, #4
 8001e8a:	f003 030f 	and.w	r3, r3, #15
 8001e8e:	490a      	ldr	r1, [pc, #40]	@ (8001eb8 <HAL_RCC_ClockConfig+0x1c8>)
 8001e90:	5ccb      	ldrb	r3, [r1, r3]
 8001e92:	fa22 f303 	lsr.w	r3, r2, r3
 8001e96:	4a09      	ldr	r2, [pc, #36]	@ (8001ebc <HAL_RCC_ClockConfig+0x1cc>)
 8001e98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001e9a:	4b09      	ldr	r3, [pc, #36]	@ (8001ec0 <HAL_RCC_ClockConfig+0x1d0>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f7fe fc3a 	bl	8000718 <HAL_InitTick>

  return HAL_OK;
 8001ea4:	2300      	movs	r3, #0
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3710      	adds	r7, #16
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	40022000 	.word	0x40022000
 8001eb4:	40021000 	.word	0x40021000
 8001eb8:	08003dd0 	.word	0x08003dd0
 8001ebc:	20000000 	.word	0x20000000
 8001ec0:	20000004 	.word	0x20000004

08001ec4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b087      	sub	sp, #28
 8001ec8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60fb      	str	r3, [r7, #12]
 8001ece:	2300      	movs	r3, #0
 8001ed0:	60bb      	str	r3, [r7, #8]
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	617b      	str	r3, [r7, #20]
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001eda:	2300      	movs	r3, #0
 8001edc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001ede:	4b1e      	ldr	r3, [pc, #120]	@ (8001f58 <HAL_RCC_GetSysClockFreq+0x94>)
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	f003 030c 	and.w	r3, r3, #12
 8001eea:	2b04      	cmp	r3, #4
 8001eec:	d002      	beq.n	8001ef4 <HAL_RCC_GetSysClockFreq+0x30>
 8001eee:	2b08      	cmp	r3, #8
 8001ef0:	d003      	beq.n	8001efa <HAL_RCC_GetSysClockFreq+0x36>
 8001ef2:	e027      	b.n	8001f44 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ef4:	4b19      	ldr	r3, [pc, #100]	@ (8001f5c <HAL_RCC_GetSysClockFreq+0x98>)
 8001ef6:	613b      	str	r3, [r7, #16]
      break;
 8001ef8:	e027      	b.n	8001f4a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	0c9b      	lsrs	r3, r3, #18
 8001efe:	f003 030f 	and.w	r3, r3, #15
 8001f02:	4a17      	ldr	r2, [pc, #92]	@ (8001f60 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001f04:	5cd3      	ldrb	r3, [r2, r3]
 8001f06:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d010      	beq.n	8001f34 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001f12:	4b11      	ldr	r3, [pc, #68]	@ (8001f58 <HAL_RCC_GetSysClockFreq+0x94>)
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	0c5b      	lsrs	r3, r3, #17
 8001f18:	f003 0301 	and.w	r3, r3, #1
 8001f1c:	4a11      	ldr	r2, [pc, #68]	@ (8001f64 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001f1e:	5cd3      	ldrb	r3, [r2, r3]
 8001f20:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4a0d      	ldr	r2, [pc, #52]	@ (8001f5c <HAL_RCC_GetSysClockFreq+0x98>)
 8001f26:	fb03 f202 	mul.w	r2, r3, r2
 8001f2a:	68bb      	ldr	r3, [r7, #8]
 8001f2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f30:	617b      	str	r3, [r7, #20]
 8001f32:	e004      	b.n	8001f3e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	4a0c      	ldr	r2, [pc, #48]	@ (8001f68 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001f38:	fb02 f303 	mul.w	r3, r2, r3
 8001f3c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	613b      	str	r3, [r7, #16]
      break;
 8001f42:	e002      	b.n	8001f4a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f44:	4b05      	ldr	r3, [pc, #20]	@ (8001f5c <HAL_RCC_GetSysClockFreq+0x98>)
 8001f46:	613b      	str	r3, [r7, #16]
      break;
 8001f48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f4a:	693b      	ldr	r3, [r7, #16]
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	371c      	adds	r7, #28
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bc80      	pop	{r7}
 8001f54:	4770      	bx	lr
 8001f56:	bf00      	nop
 8001f58:	40021000 	.word	0x40021000
 8001f5c:	007a1200 	.word	0x007a1200
 8001f60:	08003de8 	.word	0x08003de8
 8001f64:	08003df8 	.word	0x08003df8
 8001f68:	003d0900 	.word	0x003d0900

08001f6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f70:	4b02      	ldr	r3, [pc, #8]	@ (8001f7c <HAL_RCC_GetHCLKFreq+0x10>)
 8001f72:	681b      	ldr	r3, [r3, #0]
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bc80      	pop	{r7}
 8001f7a:	4770      	bx	lr
 8001f7c:	20000000 	.word	0x20000000

08001f80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f84:	f7ff fff2 	bl	8001f6c <HAL_RCC_GetHCLKFreq>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	4b05      	ldr	r3, [pc, #20]	@ (8001fa0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	0a1b      	lsrs	r3, r3, #8
 8001f90:	f003 0307 	and.w	r3, r3, #7
 8001f94:	4903      	ldr	r1, [pc, #12]	@ (8001fa4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f96:	5ccb      	ldrb	r3, [r1, r3]
 8001f98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	40021000 	.word	0x40021000
 8001fa4:	08003de0 	.word	0x08003de0

08001fa8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001fac:	f7ff ffde 	bl	8001f6c <HAL_RCC_GetHCLKFreq>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	4b05      	ldr	r3, [pc, #20]	@ (8001fc8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	0adb      	lsrs	r3, r3, #11
 8001fb8:	f003 0307 	and.w	r3, r3, #7
 8001fbc:	4903      	ldr	r1, [pc, #12]	@ (8001fcc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001fbe:	5ccb      	ldrb	r3, [r1, r3]
 8001fc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	40021000 	.word	0x40021000
 8001fcc:	08003de0 	.word	0x08003de0

08001fd0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b085      	sub	sp, #20
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001fd8:	4b0a      	ldr	r3, [pc, #40]	@ (8002004 <RCC_Delay+0x34>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a0a      	ldr	r2, [pc, #40]	@ (8002008 <RCC_Delay+0x38>)
 8001fde:	fba2 2303 	umull	r2, r3, r2, r3
 8001fe2:	0a5b      	lsrs	r3, r3, #9
 8001fe4:	687a      	ldr	r2, [r7, #4]
 8001fe6:	fb02 f303 	mul.w	r3, r2, r3
 8001fea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001fec:	bf00      	nop
  }
  while (Delay --);
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	1e5a      	subs	r2, r3, #1
 8001ff2:	60fa      	str	r2, [r7, #12]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d1f9      	bne.n	8001fec <RCC_Delay+0x1c>
}
 8001ff8:	bf00      	nop
 8001ffa:	bf00      	nop
 8001ffc:	3714      	adds	r7, #20
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bc80      	pop	{r7}
 8002002:	4770      	bx	lr
 8002004:	20000000 	.word	0x20000000
 8002008:	10624dd3 	.word	0x10624dd3

0800200c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b086      	sub	sp, #24
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002014:	2300      	movs	r3, #0
 8002016:	613b      	str	r3, [r7, #16]
 8002018:	2300      	movs	r3, #0
 800201a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f003 0301 	and.w	r3, r3, #1
 8002024:	2b00      	cmp	r3, #0
 8002026:	d07d      	beq.n	8002124 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002028:	2300      	movs	r3, #0
 800202a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800202c:	4b4f      	ldr	r3, [pc, #316]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800202e:	69db      	ldr	r3, [r3, #28]
 8002030:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002034:	2b00      	cmp	r3, #0
 8002036:	d10d      	bne.n	8002054 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002038:	4b4c      	ldr	r3, [pc, #304]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800203a:	69db      	ldr	r3, [r3, #28]
 800203c:	4a4b      	ldr	r2, [pc, #300]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800203e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002042:	61d3      	str	r3, [r2, #28]
 8002044:	4b49      	ldr	r3, [pc, #292]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002046:	69db      	ldr	r3, [r3, #28]
 8002048:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800204c:	60bb      	str	r3, [r7, #8]
 800204e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002050:	2301      	movs	r3, #1
 8002052:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002054:	4b46      	ldr	r3, [pc, #280]	@ (8002170 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800205c:	2b00      	cmp	r3, #0
 800205e:	d118      	bne.n	8002092 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002060:	4b43      	ldr	r3, [pc, #268]	@ (8002170 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a42      	ldr	r2, [pc, #264]	@ (8002170 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002066:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800206a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800206c:	f7fe fb96 	bl	800079c <HAL_GetTick>
 8002070:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002072:	e008      	b.n	8002086 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002074:	f7fe fb92 	bl	800079c <HAL_GetTick>
 8002078:	4602      	mov	r2, r0
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	1ad3      	subs	r3, r2, r3
 800207e:	2b64      	cmp	r3, #100	@ 0x64
 8002080:	d901      	bls.n	8002086 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002082:	2303      	movs	r3, #3
 8002084:	e06d      	b.n	8002162 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002086:	4b3a      	ldr	r3, [pc, #232]	@ (8002170 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800208e:	2b00      	cmp	r3, #0
 8002090:	d0f0      	beq.n	8002074 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002092:	4b36      	ldr	r3, [pc, #216]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002094:	6a1b      	ldr	r3, [r3, #32]
 8002096:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800209a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d02e      	beq.n	8002100 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80020aa:	68fa      	ldr	r2, [r7, #12]
 80020ac:	429a      	cmp	r2, r3
 80020ae:	d027      	beq.n	8002100 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80020b0:	4b2e      	ldr	r3, [pc, #184]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020b2:	6a1b      	ldr	r3, [r3, #32]
 80020b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80020b8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80020ba:	4b2e      	ldr	r3, [pc, #184]	@ (8002174 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80020bc:	2201      	movs	r2, #1
 80020be:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80020c0:	4b2c      	ldr	r3, [pc, #176]	@ (8002174 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80020c6:	4a29      	ldr	r2, [pc, #164]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	f003 0301 	and.w	r3, r3, #1
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d014      	beq.n	8002100 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020d6:	f7fe fb61 	bl	800079c <HAL_GetTick>
 80020da:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020dc:	e00a      	b.n	80020f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020de:	f7fe fb5d 	bl	800079c <HAL_GetTick>
 80020e2:	4602      	mov	r2, r0
 80020e4:	693b      	ldr	r3, [r7, #16]
 80020e6:	1ad3      	subs	r3, r2, r3
 80020e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d901      	bls.n	80020f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80020f0:	2303      	movs	r3, #3
 80020f2:	e036      	b.n	8002162 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020f4:	4b1d      	ldr	r3, [pc, #116]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020f6:	6a1b      	ldr	r3, [r3, #32]
 80020f8:	f003 0302 	and.w	r3, r3, #2
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d0ee      	beq.n	80020de <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002100:	4b1a      	ldr	r3, [pc, #104]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002102:	6a1b      	ldr	r3, [r3, #32]
 8002104:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	4917      	ldr	r1, [pc, #92]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800210e:	4313      	orrs	r3, r2
 8002110:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002112:	7dfb      	ldrb	r3, [r7, #23]
 8002114:	2b01      	cmp	r3, #1
 8002116:	d105      	bne.n	8002124 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002118:	4b14      	ldr	r3, [pc, #80]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800211a:	69db      	ldr	r3, [r3, #28]
 800211c:	4a13      	ldr	r2, [pc, #76]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800211e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002122:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f003 0302 	and.w	r3, r3, #2
 800212c:	2b00      	cmp	r3, #0
 800212e:	d008      	beq.n	8002142 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002130:	4b0e      	ldr	r3, [pc, #56]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	490b      	ldr	r1, [pc, #44]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800213e:	4313      	orrs	r3, r2
 8002140:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f003 0310 	and.w	r3, r3, #16
 800214a:	2b00      	cmp	r3, #0
 800214c:	d008      	beq.n	8002160 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800214e:	4b07      	ldr	r3, [pc, #28]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	4904      	ldr	r1, [pc, #16]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800215c:	4313      	orrs	r3, r2
 800215e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002160:	2300      	movs	r3, #0
}
 8002162:	4618      	mov	r0, r3
 8002164:	3718      	adds	r7, #24
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	40021000 	.word	0x40021000
 8002170:	40007000 	.word	0x40007000
 8002174:	42420440 	.word	0x42420440

08002178 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b088      	sub	sp, #32
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002180:	2300      	movs	r3, #0
 8002182:	617b      	str	r3, [r7, #20]
 8002184:	2300      	movs	r3, #0
 8002186:	61fb      	str	r3, [r7, #28]
 8002188:	2300      	movs	r3, #0
 800218a:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800218c:	2300      	movs	r3, #0
 800218e:	60fb      	str	r3, [r7, #12]
 8002190:	2300      	movs	r3, #0
 8002192:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2b10      	cmp	r3, #16
 8002198:	d00a      	beq.n	80021b0 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2b10      	cmp	r3, #16
 800219e:	f200 808a 	bhi.w	80022b6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	d045      	beq.n	8002234 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2b02      	cmp	r3, #2
 80021ac:	d075      	beq.n	800229a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80021ae:	e082      	b.n	80022b6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80021b0:	4b46      	ldr	r3, [pc, #280]	@ (80022cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80021b6:	4b45      	ldr	r3, [pc, #276]	@ (80022cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d07b      	beq.n	80022ba <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	0c9b      	lsrs	r3, r3, #18
 80021c6:	f003 030f 	and.w	r3, r3, #15
 80021ca:	4a41      	ldr	r2, [pc, #260]	@ (80022d0 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80021cc:	5cd3      	ldrb	r3, [r2, r3]
 80021ce:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d015      	beq.n	8002206 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80021da:	4b3c      	ldr	r3, [pc, #240]	@ (80022cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	0c5b      	lsrs	r3, r3, #17
 80021e0:	f003 0301 	and.w	r3, r3, #1
 80021e4:	4a3b      	ldr	r2, [pc, #236]	@ (80022d4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80021e6:	5cd3      	ldrb	r3, [r2, r3]
 80021e8:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d00d      	beq.n	8002210 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80021f4:	4a38      	ldr	r2, [pc, #224]	@ (80022d8 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80021f6:	697b      	ldr	r3, [r7, #20]
 80021f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80021fc:	693b      	ldr	r3, [r7, #16]
 80021fe:	fb02 f303 	mul.w	r3, r2, r3
 8002202:	61fb      	str	r3, [r7, #28]
 8002204:	e004      	b.n	8002210 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	4a34      	ldr	r2, [pc, #208]	@ (80022dc <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800220a:	fb02 f303 	mul.w	r3, r2, r3
 800220e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002210:	4b2e      	ldr	r3, [pc, #184]	@ (80022cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002218:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800221c:	d102      	bne.n	8002224 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800221e:	69fb      	ldr	r3, [r7, #28]
 8002220:	61bb      	str	r3, [r7, #24]
      break;
 8002222:	e04a      	b.n	80022ba <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8002224:	69fb      	ldr	r3, [r7, #28]
 8002226:	005b      	lsls	r3, r3, #1
 8002228:	4a2d      	ldr	r2, [pc, #180]	@ (80022e0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800222a:	fba2 2303 	umull	r2, r3, r2, r3
 800222e:	085b      	lsrs	r3, r3, #1
 8002230:	61bb      	str	r3, [r7, #24]
      break;
 8002232:	e042      	b.n	80022ba <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8002234:	4b25      	ldr	r3, [pc, #148]	@ (80022cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002236:	6a1b      	ldr	r3, [r3, #32]
 8002238:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002240:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002244:	d108      	bne.n	8002258 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	f003 0302 	and.w	r3, r3, #2
 800224c:	2b00      	cmp	r3, #0
 800224e:	d003      	beq.n	8002258 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8002250:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002254:	61bb      	str	r3, [r7, #24]
 8002256:	e01f      	b.n	8002298 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800225e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002262:	d109      	bne.n	8002278 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8002264:	4b19      	ldr	r3, [pc, #100]	@ (80022cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002268:	f003 0302 	and.w	r3, r3, #2
 800226c:	2b00      	cmp	r3, #0
 800226e:	d003      	beq.n	8002278 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8002270:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8002274:	61bb      	str	r3, [r7, #24]
 8002276:	e00f      	b.n	8002298 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800227e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002282:	d11c      	bne.n	80022be <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002284:	4b11      	ldr	r3, [pc, #68]	@ (80022cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800228c:	2b00      	cmp	r3, #0
 800228e:	d016      	beq.n	80022be <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8002290:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8002294:	61bb      	str	r3, [r7, #24]
      break;
 8002296:	e012      	b.n	80022be <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002298:	e011      	b.n	80022be <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800229a:	f7ff fe85 	bl	8001fa8 <HAL_RCC_GetPCLK2Freq>
 800229e:	4602      	mov	r2, r0
 80022a0:	4b0a      	ldr	r3, [pc, #40]	@ (80022cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	0b9b      	lsrs	r3, r3, #14
 80022a6:	f003 0303 	and.w	r3, r3, #3
 80022aa:	3301      	adds	r3, #1
 80022ac:	005b      	lsls	r3, r3, #1
 80022ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80022b2:	61bb      	str	r3, [r7, #24]
      break;
 80022b4:	e004      	b.n	80022c0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80022b6:	bf00      	nop
 80022b8:	e002      	b.n	80022c0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80022ba:	bf00      	nop
 80022bc:	e000      	b.n	80022c0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80022be:	bf00      	nop
    }
  }
  return (frequency);
 80022c0:	69bb      	ldr	r3, [r7, #24]
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	3720      	adds	r7, #32
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	40021000 	.word	0x40021000
 80022d0:	08003dfc 	.word	0x08003dfc
 80022d4:	08003e0c 	.word	0x08003e0c
 80022d8:	007a1200 	.word	0x007a1200
 80022dc:	003d0900 	.word	0x003d0900
 80022e0:	aaaaaaab 	.word	0xaaaaaaab

080022e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b082      	sub	sp, #8
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d101      	bne.n	80022f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	e042      	b.n	800237c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d106      	bne.n	8002310 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2200      	movs	r2, #0
 8002306:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800230a:	6878      	ldr	r0, [r7, #4]
 800230c:	f7fe f89a 	bl	8000444 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2224      	movs	r2, #36	@ 0x24
 8002314:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	68da      	ldr	r2, [r3, #12]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002326:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002328:	6878      	ldr	r0, [r7, #4]
 800232a:	f000 fd71 	bl	8002e10 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	691a      	ldr	r2, [r3, #16]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800233c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	695a      	ldr	r2, [r3, #20]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800234c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	68da      	ldr	r2, [r3, #12]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800235c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2200      	movs	r2, #0
 8002362:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2220      	movs	r2, #32
 8002368:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2220      	movs	r2, #32
 8002370:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2200      	movs	r2, #0
 8002378:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800237a:	2300      	movs	r3, #0
}
 800237c:	4618      	mov	r0, r3
 800237e:	3708      	adds	r7, #8
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}

08002384 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b08a      	sub	sp, #40	@ 0x28
 8002388:	af02      	add	r7, sp, #8
 800238a:	60f8      	str	r0, [r7, #12]
 800238c:	60b9      	str	r1, [r7, #8]
 800238e:	603b      	str	r3, [r7, #0]
 8002390:	4613      	mov	r3, r2
 8002392:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002394:	2300      	movs	r3, #0
 8002396:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800239e:	b2db      	uxtb	r3, r3
 80023a0:	2b20      	cmp	r3, #32
 80023a2:	d16d      	bne.n	8002480 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80023a4:	68bb      	ldr	r3, [r7, #8]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d002      	beq.n	80023b0 <HAL_UART_Transmit+0x2c>
 80023aa:	88fb      	ldrh	r3, [r7, #6]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d101      	bne.n	80023b4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	e066      	b.n	8002482 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	2200      	movs	r2, #0
 80023b8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	2221      	movs	r2, #33	@ 0x21
 80023be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80023c2:	f7fe f9eb 	bl	800079c <HAL_GetTick>
 80023c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	88fa      	ldrh	r2, [r7, #6]
 80023cc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	88fa      	ldrh	r2, [r7, #6]
 80023d2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	689b      	ldr	r3, [r3, #8]
 80023d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80023dc:	d108      	bne.n	80023f0 <HAL_UART_Transmit+0x6c>
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	691b      	ldr	r3, [r3, #16]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d104      	bne.n	80023f0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80023e6:	2300      	movs	r3, #0
 80023e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	61bb      	str	r3, [r7, #24]
 80023ee:	e003      	b.n	80023f8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80023f4:	2300      	movs	r3, #0
 80023f6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80023f8:	e02a      	b.n	8002450 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	9300      	str	r3, [sp, #0]
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	2200      	movs	r2, #0
 8002402:	2180      	movs	r1, #128	@ 0x80
 8002404:	68f8      	ldr	r0, [r7, #12]
 8002406:	f000 faf9 	bl	80029fc <UART_WaitOnFlagUntilTimeout>
 800240a:	4603      	mov	r3, r0
 800240c:	2b00      	cmp	r3, #0
 800240e:	d001      	beq.n	8002414 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002410:	2303      	movs	r3, #3
 8002412:	e036      	b.n	8002482 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002414:	69fb      	ldr	r3, [r7, #28]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d10b      	bne.n	8002432 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800241a:	69bb      	ldr	r3, [r7, #24]
 800241c:	881b      	ldrh	r3, [r3, #0]
 800241e:	461a      	mov	r2, r3
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002428:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800242a:	69bb      	ldr	r3, [r7, #24]
 800242c:	3302      	adds	r3, #2
 800242e:	61bb      	str	r3, [r7, #24]
 8002430:	e007      	b.n	8002442 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002432:	69fb      	ldr	r3, [r7, #28]
 8002434:	781a      	ldrb	r2, [r3, #0]
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800243c:	69fb      	ldr	r3, [r7, #28]
 800243e:	3301      	adds	r3, #1
 8002440:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002446:	b29b      	uxth	r3, r3
 8002448:	3b01      	subs	r3, #1
 800244a:	b29a      	uxth	r2, r3
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002454:	b29b      	uxth	r3, r3
 8002456:	2b00      	cmp	r3, #0
 8002458:	d1cf      	bne.n	80023fa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	9300      	str	r3, [sp, #0]
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	2200      	movs	r2, #0
 8002462:	2140      	movs	r1, #64	@ 0x40
 8002464:	68f8      	ldr	r0, [r7, #12]
 8002466:	f000 fac9 	bl	80029fc <UART_WaitOnFlagUntilTimeout>
 800246a:	4603      	mov	r3, r0
 800246c:	2b00      	cmp	r3, #0
 800246e:	d001      	beq.n	8002474 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002470:	2303      	movs	r3, #3
 8002472:	e006      	b.n	8002482 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	2220      	movs	r2, #32
 8002478:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800247c:	2300      	movs	r3, #0
 800247e:	e000      	b.n	8002482 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002480:	2302      	movs	r3, #2
  }
}
 8002482:	4618      	mov	r0, r3
 8002484:	3720      	adds	r7, #32
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
	...

0800248c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b0ba      	sub	sp, #232	@ 0xe8
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	695b      	ldr	r3, [r3, #20]
 80024ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80024b2:	2300      	movs	r3, #0
 80024b4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80024b8:	2300      	movs	r3, #0
 80024ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80024be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80024c2:	f003 030f 	and.w	r3, r3, #15
 80024c6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80024ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d10f      	bne.n	80024f2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80024d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80024d6:	f003 0320 	and.w	r3, r3, #32
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d009      	beq.n	80024f2 <HAL_UART_IRQHandler+0x66>
 80024de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80024e2:	f003 0320 	and.w	r3, r3, #32
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d003      	beq.n	80024f2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f000 fbd1 	bl	8002c92 <UART_Receive_IT>
      return;
 80024f0:	e25b      	b.n	80029aa <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80024f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	f000 80de 	beq.w	80026b8 <HAL_UART_IRQHandler+0x22c>
 80024fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002500:	f003 0301 	and.w	r3, r3, #1
 8002504:	2b00      	cmp	r3, #0
 8002506:	d106      	bne.n	8002516 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002508:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800250c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002510:	2b00      	cmp	r3, #0
 8002512:	f000 80d1 	beq.w	80026b8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002516:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800251a:	f003 0301 	and.w	r3, r3, #1
 800251e:	2b00      	cmp	r3, #0
 8002520:	d00b      	beq.n	800253a <HAL_UART_IRQHandler+0xae>
 8002522:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002526:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800252a:	2b00      	cmp	r3, #0
 800252c:	d005      	beq.n	800253a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002532:	f043 0201 	orr.w	r2, r3, #1
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800253a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800253e:	f003 0304 	and.w	r3, r3, #4
 8002542:	2b00      	cmp	r3, #0
 8002544:	d00b      	beq.n	800255e <HAL_UART_IRQHandler+0xd2>
 8002546:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800254a:	f003 0301 	and.w	r3, r3, #1
 800254e:	2b00      	cmp	r3, #0
 8002550:	d005      	beq.n	800255e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002556:	f043 0202 	orr.w	r2, r3, #2
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800255e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002562:	f003 0302 	and.w	r3, r3, #2
 8002566:	2b00      	cmp	r3, #0
 8002568:	d00b      	beq.n	8002582 <HAL_UART_IRQHandler+0xf6>
 800256a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800256e:	f003 0301 	and.w	r3, r3, #1
 8002572:	2b00      	cmp	r3, #0
 8002574:	d005      	beq.n	8002582 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800257a:	f043 0204 	orr.w	r2, r3, #4
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002582:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002586:	f003 0308 	and.w	r3, r3, #8
 800258a:	2b00      	cmp	r3, #0
 800258c:	d011      	beq.n	80025b2 <HAL_UART_IRQHandler+0x126>
 800258e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002592:	f003 0320 	and.w	r3, r3, #32
 8002596:	2b00      	cmp	r3, #0
 8002598:	d105      	bne.n	80025a6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800259a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800259e:	f003 0301 	and.w	r3, r3, #1
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d005      	beq.n	80025b2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025aa:	f043 0208 	orr.w	r2, r3, #8
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	f000 81f2 	beq.w	80029a0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80025bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80025c0:	f003 0320 	and.w	r3, r3, #32
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d008      	beq.n	80025da <HAL_UART_IRQHandler+0x14e>
 80025c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80025cc:	f003 0320 	and.w	r3, r3, #32
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d002      	beq.n	80025da <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80025d4:	6878      	ldr	r0, [r7, #4]
 80025d6:	f000 fb5c 	bl	8002c92 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	695b      	ldr	r3, [r3, #20]
 80025e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	bf14      	ite	ne
 80025e8:	2301      	movne	r3, #1
 80025ea:	2300      	moveq	r3, #0
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025f6:	f003 0308 	and.w	r3, r3, #8
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d103      	bne.n	8002606 <HAL_UART_IRQHandler+0x17a>
 80025fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002602:	2b00      	cmp	r3, #0
 8002604:	d04f      	beq.n	80026a6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002606:	6878      	ldr	r0, [r7, #4]
 8002608:	f000 fa66 	bl	8002ad8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	695b      	ldr	r3, [r3, #20]
 8002612:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002616:	2b00      	cmp	r3, #0
 8002618:	d041      	beq.n	800269e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	3314      	adds	r3, #20
 8002620:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002624:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002628:	e853 3f00 	ldrex	r3, [r3]
 800262c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002630:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002634:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002638:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	3314      	adds	r3, #20
 8002642:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002646:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800264a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800264e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002652:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002656:	e841 2300 	strex	r3, r2, [r1]
 800265a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800265e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002662:	2b00      	cmp	r3, #0
 8002664:	d1d9      	bne.n	800261a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800266a:	2b00      	cmp	r3, #0
 800266c:	d013      	beq.n	8002696 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002672:	4a7e      	ldr	r2, [pc, #504]	@ (800286c <HAL_UART_IRQHandler+0x3e0>)
 8002674:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800267a:	4618      	mov	r0, r3
 800267c:	f7fe feba 	bl	80013f4 <HAL_DMA_Abort_IT>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	d016      	beq.n	80026b4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800268a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800268c:	687a      	ldr	r2, [r7, #4]
 800268e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002690:	4610      	mov	r0, r2
 8002692:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002694:	e00e      	b.n	80026b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002696:	6878      	ldr	r0, [r7, #4]
 8002698:	f000 f99c 	bl	80029d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800269c:	e00a      	b.n	80026b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800269e:	6878      	ldr	r0, [r7, #4]
 80026a0:	f000 f998 	bl	80029d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026a4:	e006      	b.n	80026b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f000 f994 	bl	80029d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2200      	movs	r2, #0
 80026b0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80026b2:	e175      	b.n	80029a0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026b4:	bf00      	nop
    return;
 80026b6:	e173      	b.n	80029a0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026bc:	2b01      	cmp	r3, #1
 80026be:	f040 814f 	bne.w	8002960 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80026c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80026c6:	f003 0310 	and.w	r3, r3, #16
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	f000 8148 	beq.w	8002960 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80026d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80026d4:	f003 0310 	and.w	r3, r3, #16
 80026d8:	2b00      	cmp	r3, #0
 80026da:	f000 8141 	beq.w	8002960 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80026de:	2300      	movs	r3, #0
 80026e0:	60bb      	str	r3, [r7, #8]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	60bb      	str	r3, [r7, #8]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	60bb      	str	r3, [r7, #8]
 80026f2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	695b      	ldr	r3, [r3, #20]
 80026fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026fe:	2b00      	cmp	r3, #0
 8002700:	f000 80b6 	beq.w	8002870 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002710:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002714:	2b00      	cmp	r3, #0
 8002716:	f000 8145 	beq.w	80029a4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800271e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002722:	429a      	cmp	r2, r3
 8002724:	f080 813e 	bcs.w	80029a4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800272e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002734:	699b      	ldr	r3, [r3, #24]
 8002736:	2b20      	cmp	r3, #32
 8002738:	f000 8088 	beq.w	800284c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	330c      	adds	r3, #12
 8002742:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002746:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800274a:	e853 3f00 	ldrex	r3, [r3]
 800274e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002752:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002756:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800275a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	330c      	adds	r3, #12
 8002764:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002768:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800276c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002770:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002774:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002778:	e841 2300 	strex	r3, r2, [r1]
 800277c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002780:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002784:	2b00      	cmp	r3, #0
 8002786:	d1d9      	bne.n	800273c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	3314      	adds	r3, #20
 800278e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002790:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002792:	e853 3f00 	ldrex	r3, [r3]
 8002796:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002798:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800279a:	f023 0301 	bic.w	r3, r3, #1
 800279e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	3314      	adds	r3, #20
 80027a8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80027ac:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80027b0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027b2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80027b4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80027b8:	e841 2300 	strex	r3, r2, [r1]
 80027bc:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80027be:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d1e1      	bne.n	8002788 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	3314      	adds	r3, #20
 80027ca:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027cc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80027ce:	e853 3f00 	ldrex	r3, [r3]
 80027d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80027d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80027d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80027da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	3314      	adds	r3, #20
 80027e4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80027e8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80027ea:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027ec:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80027ee:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80027f0:	e841 2300 	strex	r3, r2, [r1]
 80027f4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80027f6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d1e3      	bne.n	80027c4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2220      	movs	r2, #32
 8002800:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2200      	movs	r2, #0
 8002808:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	330c      	adds	r3, #12
 8002810:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002812:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002814:	e853 3f00 	ldrex	r3, [r3]
 8002818:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800281a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800281c:	f023 0310 	bic.w	r3, r3, #16
 8002820:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	330c      	adds	r3, #12
 800282a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800282e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002830:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002832:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002834:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002836:	e841 2300 	strex	r3, r2, [r1]
 800283a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800283c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800283e:	2b00      	cmp	r3, #0
 8002840:	d1e3      	bne.n	800280a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002846:	4618      	mov	r0, r3
 8002848:	f7fe fd99 	bl	800137e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2202      	movs	r2, #2
 8002850:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800285a:	b29b      	uxth	r3, r3
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	b29b      	uxth	r3, r3
 8002860:	4619      	mov	r1, r3
 8002862:	6878      	ldr	r0, [r7, #4]
 8002864:	f000 f8bf 	bl	80029e6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002868:	e09c      	b.n	80029a4 <HAL_UART_IRQHandler+0x518>
 800286a:	bf00      	nop
 800286c:	08002b9d 	.word	0x08002b9d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002878:	b29b      	uxth	r3, r3
 800287a:	1ad3      	subs	r3, r2, r3
 800287c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002884:	b29b      	uxth	r3, r3
 8002886:	2b00      	cmp	r3, #0
 8002888:	f000 808e 	beq.w	80029a8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800288c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002890:	2b00      	cmp	r3, #0
 8002892:	f000 8089 	beq.w	80029a8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	330c      	adds	r3, #12
 800289c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800289e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028a0:	e853 3f00 	ldrex	r3, [r3]
 80028a4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80028a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80028ac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	330c      	adds	r3, #12
 80028b6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80028ba:	647a      	str	r2, [r7, #68]	@ 0x44
 80028bc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80028c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80028c2:	e841 2300 	strex	r3, r2, [r1]
 80028c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80028c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d1e3      	bne.n	8002896 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	3314      	adds	r3, #20
 80028d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d8:	e853 3f00 	ldrex	r3, [r3]
 80028dc:	623b      	str	r3, [r7, #32]
   return(result);
 80028de:	6a3b      	ldr	r3, [r7, #32]
 80028e0:	f023 0301 	bic.w	r3, r3, #1
 80028e4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	3314      	adds	r3, #20
 80028ee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80028f2:	633a      	str	r2, [r7, #48]	@ 0x30
 80028f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80028f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80028fa:	e841 2300 	strex	r3, r2, [r1]
 80028fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002900:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002902:	2b00      	cmp	r3, #0
 8002904:	d1e3      	bne.n	80028ce <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2220      	movs	r2, #32
 800290a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2200      	movs	r2, #0
 8002912:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	330c      	adds	r3, #12
 800291a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	e853 3f00 	ldrex	r3, [r3]
 8002922:	60fb      	str	r3, [r7, #12]
   return(result);
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	f023 0310 	bic.w	r3, r3, #16
 800292a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	330c      	adds	r3, #12
 8002934:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002938:	61fa      	str	r2, [r7, #28]
 800293a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800293c:	69b9      	ldr	r1, [r7, #24]
 800293e:	69fa      	ldr	r2, [r7, #28]
 8002940:	e841 2300 	strex	r3, r2, [r1]
 8002944:	617b      	str	r3, [r7, #20]
   return(result);
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d1e3      	bne.n	8002914 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2202      	movs	r2, #2
 8002950:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002952:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002956:	4619      	mov	r1, r3
 8002958:	6878      	ldr	r0, [r7, #4]
 800295a:	f000 f844 	bl	80029e6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800295e:	e023      	b.n	80029a8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002960:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002964:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002968:	2b00      	cmp	r3, #0
 800296a:	d009      	beq.n	8002980 <HAL_UART_IRQHandler+0x4f4>
 800296c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002970:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002974:	2b00      	cmp	r3, #0
 8002976:	d003      	beq.n	8002980 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	f000 f923 	bl	8002bc4 <UART_Transmit_IT>
    return;
 800297e:	e014      	b.n	80029aa <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002980:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002984:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002988:	2b00      	cmp	r3, #0
 800298a:	d00e      	beq.n	80029aa <HAL_UART_IRQHandler+0x51e>
 800298c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002990:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002994:	2b00      	cmp	r3, #0
 8002996:	d008      	beq.n	80029aa <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	f000 f962 	bl	8002c62 <UART_EndTransmit_IT>
    return;
 800299e:	e004      	b.n	80029aa <HAL_UART_IRQHandler+0x51e>
    return;
 80029a0:	bf00      	nop
 80029a2:	e002      	b.n	80029aa <HAL_UART_IRQHandler+0x51e>
      return;
 80029a4:	bf00      	nop
 80029a6:	e000      	b.n	80029aa <HAL_UART_IRQHandler+0x51e>
      return;
 80029a8:	bf00      	nop
  }
}
 80029aa:	37e8      	adds	r7, #232	@ 0xe8
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}

080029b0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b083      	sub	sp, #12
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80029b8:	bf00      	nop
 80029ba:	370c      	adds	r7, #12
 80029bc:	46bd      	mov	sp, r7
 80029be:	bc80      	pop	{r7}
 80029c0:	4770      	bx	lr

080029c2 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80029c2:	b480      	push	{r7}
 80029c4:	b083      	sub	sp, #12
 80029c6:	af00      	add	r7, sp, #0
 80029c8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80029ca:	bf00      	nop
 80029cc:	370c      	adds	r7, #12
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bc80      	pop	{r7}
 80029d2:	4770      	bx	lr

080029d4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b083      	sub	sp, #12
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80029dc:	bf00      	nop
 80029de:	370c      	adds	r7, #12
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bc80      	pop	{r7}
 80029e4:	4770      	bx	lr

080029e6 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80029e6:	b480      	push	{r7}
 80029e8:	b083      	sub	sp, #12
 80029ea:	af00      	add	r7, sp, #0
 80029ec:	6078      	str	r0, [r7, #4]
 80029ee:	460b      	mov	r3, r1
 80029f0:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80029f2:	bf00      	nop
 80029f4:	370c      	adds	r7, #12
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bc80      	pop	{r7}
 80029fa:	4770      	bx	lr

080029fc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b090      	sub	sp, #64	@ 0x40
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	60f8      	str	r0, [r7, #12]
 8002a04:	60b9      	str	r1, [r7, #8]
 8002a06:	603b      	str	r3, [r7, #0]
 8002a08:	4613      	mov	r3, r2
 8002a0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a0c:	e050      	b.n	8002ab0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002a10:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002a14:	d04c      	beq.n	8002ab0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002a16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d007      	beq.n	8002a2c <UART_WaitOnFlagUntilTimeout+0x30>
 8002a1c:	f7fd febe 	bl	800079c <HAL_GetTick>
 8002a20:	4602      	mov	r2, r0
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	1ad3      	subs	r3, r2, r3
 8002a26:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d241      	bcs.n	8002ab0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	330c      	adds	r3, #12
 8002a32:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a36:	e853 3f00 	ldrex	r3, [r3]
 8002a3a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a3e:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8002a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	330c      	adds	r3, #12
 8002a4a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002a4c:	637a      	str	r2, [r7, #52]	@ 0x34
 8002a4e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a50:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002a52:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002a54:	e841 2300 	strex	r3, r2, [r1]
 8002a58:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8002a5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d1e5      	bne.n	8002a2c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	3314      	adds	r3, #20
 8002a66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	e853 3f00 	ldrex	r3, [r3]
 8002a6e:	613b      	str	r3, [r7, #16]
   return(result);
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	f023 0301 	bic.w	r3, r3, #1
 8002a76:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	3314      	adds	r3, #20
 8002a7e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002a80:	623a      	str	r2, [r7, #32]
 8002a82:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a84:	69f9      	ldr	r1, [r7, #28]
 8002a86:	6a3a      	ldr	r2, [r7, #32]
 8002a88:	e841 2300 	strex	r3, r2, [r1]
 8002a8c:	61bb      	str	r3, [r7, #24]
   return(result);
 8002a8e:	69bb      	ldr	r3, [r7, #24]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d1e5      	bne.n	8002a60 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	2220      	movs	r2, #32
 8002a98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	2220      	movs	r2, #32
 8002aa0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 8002aac:	2303      	movs	r3, #3
 8002aae:	e00f      	b.n	8002ad0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	4013      	ands	r3, r2
 8002aba:	68ba      	ldr	r2, [r7, #8]
 8002abc:	429a      	cmp	r2, r3
 8002abe:	bf0c      	ite	eq
 8002ac0:	2301      	moveq	r3, #1
 8002ac2:	2300      	movne	r3, #0
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	461a      	mov	r2, r3
 8002ac8:	79fb      	ldrb	r3, [r7, #7]
 8002aca:	429a      	cmp	r2, r3
 8002acc:	d09f      	beq.n	8002a0e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002ace:	2300      	movs	r3, #0
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3740      	adds	r7, #64	@ 0x40
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}

08002ad8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b095      	sub	sp, #84	@ 0x54
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	330c      	adds	r3, #12
 8002ae6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ae8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002aea:	e853 3f00 	ldrex	r3, [r3]
 8002aee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002af2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002af6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	330c      	adds	r3, #12
 8002afe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002b00:	643a      	str	r2, [r7, #64]	@ 0x40
 8002b02:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b04:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002b06:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002b08:	e841 2300 	strex	r3, r2, [r1]
 8002b0c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002b0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d1e5      	bne.n	8002ae0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	3314      	adds	r3, #20
 8002b1a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b1c:	6a3b      	ldr	r3, [r7, #32]
 8002b1e:	e853 3f00 	ldrex	r3, [r3]
 8002b22:	61fb      	str	r3, [r7, #28]
   return(result);
 8002b24:	69fb      	ldr	r3, [r7, #28]
 8002b26:	f023 0301 	bic.w	r3, r3, #1
 8002b2a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	3314      	adds	r3, #20
 8002b32:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002b34:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002b36:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b38:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b3c:	e841 2300 	strex	r3, r2, [r1]
 8002b40:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d1e5      	bne.n	8002b14 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d119      	bne.n	8002b84 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	330c      	adds	r3, #12
 8002b56:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	e853 3f00 	ldrex	r3, [r3]
 8002b5e:	60bb      	str	r3, [r7, #8]
   return(result);
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	f023 0310 	bic.w	r3, r3, #16
 8002b66:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	330c      	adds	r3, #12
 8002b6e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002b70:	61ba      	str	r2, [r7, #24]
 8002b72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b74:	6979      	ldr	r1, [r7, #20]
 8002b76:	69ba      	ldr	r2, [r7, #24]
 8002b78:	e841 2300 	strex	r3, r2, [r1]
 8002b7c:	613b      	str	r3, [r7, #16]
   return(result);
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d1e5      	bne.n	8002b50 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2220      	movs	r2, #32
 8002b88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002b92:	bf00      	nop
 8002b94:	3754      	adds	r7, #84	@ 0x54
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bc80      	pop	{r7}
 8002b9a:	4770      	bx	lr

08002b9c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b084      	sub	sp, #16
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ba8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	2200      	movs	r2, #0
 8002bae:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002bb6:	68f8      	ldr	r0, [r7, #12]
 8002bb8:	f7ff ff0c 	bl	80029d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002bbc:	bf00      	nop
 8002bbe:	3710      	adds	r7, #16
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}

08002bc4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b085      	sub	sp, #20
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bd2:	b2db      	uxtb	r3, r3
 8002bd4:	2b21      	cmp	r3, #33	@ 0x21
 8002bd6:	d13e      	bne.n	8002c56 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	689b      	ldr	r3, [r3, #8]
 8002bdc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002be0:	d114      	bne.n	8002c0c <UART_Transmit_IT+0x48>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	691b      	ldr	r3, [r3, #16]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d110      	bne.n	8002c0c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6a1b      	ldr	r3, [r3, #32]
 8002bee:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	881b      	ldrh	r3, [r3, #0]
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002bfe:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6a1b      	ldr	r3, [r3, #32]
 8002c04:	1c9a      	adds	r2, r3, #2
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	621a      	str	r2, [r3, #32]
 8002c0a:	e008      	b.n	8002c1e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6a1b      	ldr	r3, [r3, #32]
 8002c10:	1c59      	adds	r1, r3, #1
 8002c12:	687a      	ldr	r2, [r7, #4]
 8002c14:	6211      	str	r1, [r2, #32]
 8002c16:	781a      	ldrb	r2, [r3, #0]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002c22:	b29b      	uxth	r3, r3
 8002c24:	3b01      	subs	r3, #1
 8002c26:	b29b      	uxth	r3, r3
 8002c28:	687a      	ldr	r2, [r7, #4]
 8002c2a:	4619      	mov	r1, r3
 8002c2c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d10f      	bne.n	8002c52 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	68da      	ldr	r2, [r3, #12]
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002c40:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	68da      	ldr	r2, [r3, #12]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002c50:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002c52:	2300      	movs	r3, #0
 8002c54:	e000      	b.n	8002c58 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002c56:	2302      	movs	r3, #2
  }
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	3714      	adds	r7, #20
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bc80      	pop	{r7}
 8002c60:	4770      	bx	lr

08002c62 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002c62:	b580      	push	{r7, lr}
 8002c64:	b082      	sub	sp, #8
 8002c66:	af00      	add	r7, sp, #0
 8002c68:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	68da      	ldr	r2, [r3, #12]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c78:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2220      	movs	r2, #32
 8002c7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	f7ff fe94 	bl	80029b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002c88:	2300      	movs	r3, #0
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3708      	adds	r7, #8
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}

08002c92 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002c92:	b580      	push	{r7, lr}
 8002c94:	b08c      	sub	sp, #48	@ 0x30
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002ca0:	b2db      	uxtb	r3, r3
 8002ca2:	2b22      	cmp	r3, #34	@ 0x22
 8002ca4:	f040 80ae 	bne.w	8002e04 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002cb0:	d117      	bne.n	8002ce2 <UART_Receive_IT+0x50>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	691b      	ldr	r3, [r3, #16]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d113      	bne.n	8002ce2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cc2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	b29b      	uxth	r3, r3
 8002ccc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002cd0:	b29a      	uxth	r2, r3
 8002cd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cd4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cda:	1c9a      	adds	r2, r3, #2
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	629a      	str	r2, [r3, #40]	@ 0x28
 8002ce0:	e026      	b.n	8002d30 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ce6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002cf4:	d007      	beq.n	8002d06 <UART_Receive_IT+0x74>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d10a      	bne.n	8002d14 <UART_Receive_IT+0x82>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	691b      	ldr	r3, [r3, #16]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d106      	bne.n	8002d14 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	b2da      	uxtb	r2, r3
 8002d0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d10:	701a      	strb	r2, [r3, #0]
 8002d12:	e008      	b.n	8002d26 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	b2db      	uxtb	r3, r3
 8002d1c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d20:	b2da      	uxtb	r2, r3
 8002d22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d24:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d2a:	1c5a      	adds	r2, r3, #1
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002d34:	b29b      	uxth	r3, r3
 8002d36:	3b01      	subs	r3, #1
 8002d38:	b29b      	uxth	r3, r3
 8002d3a:	687a      	ldr	r2, [r7, #4]
 8002d3c:	4619      	mov	r1, r3
 8002d3e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d15d      	bne.n	8002e00 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	68da      	ldr	r2, [r3, #12]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f022 0220 	bic.w	r2, r2, #32
 8002d52:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	68da      	ldr	r2, [r3, #12]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d62:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	695a      	ldr	r2, [r3, #20]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f022 0201 	bic.w	r2, r2, #1
 8002d72:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2220      	movs	r2, #32
 8002d78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d135      	bne.n	8002df6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	330c      	adds	r3, #12
 8002d96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	e853 3f00 	ldrex	r3, [r3]
 8002d9e:	613b      	str	r3, [r7, #16]
   return(result);
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	f023 0310 	bic.w	r3, r3, #16
 8002da6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	330c      	adds	r3, #12
 8002dae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002db0:	623a      	str	r2, [r7, #32]
 8002db2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002db4:	69f9      	ldr	r1, [r7, #28]
 8002db6:	6a3a      	ldr	r2, [r7, #32]
 8002db8:	e841 2300 	strex	r3, r2, [r1]
 8002dbc:	61bb      	str	r3, [r7, #24]
   return(result);
 8002dbe:	69bb      	ldr	r3, [r7, #24]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d1e5      	bne.n	8002d90 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0310 	and.w	r3, r3, #16
 8002dce:	2b10      	cmp	r3, #16
 8002dd0:	d10a      	bne.n	8002de8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	60fb      	str	r3, [r7, #12]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	60fb      	str	r3, [r7, #12]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	60fb      	str	r3, [r7, #12]
 8002de6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002dec:	4619      	mov	r1, r3
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f7ff fdf9 	bl	80029e6 <HAL_UARTEx_RxEventCallback>
 8002df4:	e002      	b.n	8002dfc <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002df6:	6878      	ldr	r0, [r7, #4]
 8002df8:	f7ff fde3 	bl	80029c2 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	e002      	b.n	8002e06 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002e00:	2300      	movs	r3, #0
 8002e02:	e000      	b.n	8002e06 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002e04:	2302      	movs	r3, #2
  }
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	3730      	adds	r7, #48	@ 0x30
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}
	...

08002e10 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b084      	sub	sp, #16
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	691b      	ldr	r3, [r3, #16]
 8002e1e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	68da      	ldr	r2, [r3, #12]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	430a      	orrs	r2, r1
 8002e2c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	689a      	ldr	r2, [r3, #8]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	691b      	ldr	r3, [r3, #16]
 8002e36:	431a      	orrs	r2, r3
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	695b      	ldr	r3, [r3, #20]
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002e4a:	f023 030c 	bic.w	r3, r3, #12
 8002e4e:	687a      	ldr	r2, [r7, #4]
 8002e50:	6812      	ldr	r2, [r2, #0]
 8002e52:	68b9      	ldr	r1, [r7, #8]
 8002e54:	430b      	orrs	r3, r1
 8002e56:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	695b      	ldr	r3, [r3, #20]
 8002e5e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	699a      	ldr	r2, [r3, #24]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	430a      	orrs	r2, r1
 8002e6c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4a2c      	ldr	r2, [pc, #176]	@ (8002f24 <UART_SetConfig+0x114>)
 8002e74:	4293      	cmp	r3, r2
 8002e76:	d103      	bne.n	8002e80 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002e78:	f7ff f896 	bl	8001fa8 <HAL_RCC_GetPCLK2Freq>
 8002e7c:	60f8      	str	r0, [r7, #12]
 8002e7e:	e002      	b.n	8002e86 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002e80:	f7ff f87e 	bl	8001f80 <HAL_RCC_GetPCLK1Freq>
 8002e84:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002e86:	68fa      	ldr	r2, [r7, #12]
 8002e88:	4613      	mov	r3, r2
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	4413      	add	r3, r2
 8002e8e:	009a      	lsls	r2, r3, #2
 8002e90:	441a      	add	r2, r3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e9c:	4a22      	ldr	r2, [pc, #136]	@ (8002f28 <UART_SetConfig+0x118>)
 8002e9e:	fba2 2303 	umull	r2, r3, r2, r3
 8002ea2:	095b      	lsrs	r3, r3, #5
 8002ea4:	0119      	lsls	r1, r3, #4
 8002ea6:	68fa      	ldr	r2, [r7, #12]
 8002ea8:	4613      	mov	r3, r2
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	4413      	add	r3, r2
 8002eae:	009a      	lsls	r2, r3, #2
 8002eb0:	441a      	add	r2, r3
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	009b      	lsls	r3, r3, #2
 8002eb8:	fbb2 f2f3 	udiv	r2, r2, r3
 8002ebc:	4b1a      	ldr	r3, [pc, #104]	@ (8002f28 <UART_SetConfig+0x118>)
 8002ebe:	fba3 0302 	umull	r0, r3, r3, r2
 8002ec2:	095b      	lsrs	r3, r3, #5
 8002ec4:	2064      	movs	r0, #100	@ 0x64
 8002ec6:	fb00 f303 	mul.w	r3, r0, r3
 8002eca:	1ad3      	subs	r3, r2, r3
 8002ecc:	011b      	lsls	r3, r3, #4
 8002ece:	3332      	adds	r3, #50	@ 0x32
 8002ed0:	4a15      	ldr	r2, [pc, #84]	@ (8002f28 <UART_SetConfig+0x118>)
 8002ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ed6:	095b      	lsrs	r3, r3, #5
 8002ed8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002edc:	4419      	add	r1, r3
 8002ede:	68fa      	ldr	r2, [r7, #12]
 8002ee0:	4613      	mov	r3, r2
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	4413      	add	r3, r2
 8002ee6:	009a      	lsls	r2, r3, #2
 8002ee8:	441a      	add	r2, r3
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	fbb2 f2f3 	udiv	r2, r2, r3
 8002ef4:	4b0c      	ldr	r3, [pc, #48]	@ (8002f28 <UART_SetConfig+0x118>)
 8002ef6:	fba3 0302 	umull	r0, r3, r3, r2
 8002efa:	095b      	lsrs	r3, r3, #5
 8002efc:	2064      	movs	r0, #100	@ 0x64
 8002efe:	fb00 f303 	mul.w	r3, r0, r3
 8002f02:	1ad3      	subs	r3, r2, r3
 8002f04:	011b      	lsls	r3, r3, #4
 8002f06:	3332      	adds	r3, #50	@ 0x32
 8002f08:	4a07      	ldr	r2, [pc, #28]	@ (8002f28 <UART_SetConfig+0x118>)
 8002f0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f0e:	095b      	lsrs	r3, r3, #5
 8002f10:	f003 020f 	and.w	r2, r3, #15
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	440a      	add	r2, r1
 8002f1a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002f1c:	bf00      	nop
 8002f1e:	3710      	adds	r7, #16
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}
 8002f24:	40013800 	.word	0x40013800
 8002f28:	51eb851f 	.word	0x51eb851f

08002f2c <std>:
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	b510      	push	{r4, lr}
 8002f30:	4604      	mov	r4, r0
 8002f32:	e9c0 3300 	strd	r3, r3, [r0]
 8002f36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002f3a:	6083      	str	r3, [r0, #8]
 8002f3c:	8181      	strh	r1, [r0, #12]
 8002f3e:	6643      	str	r3, [r0, #100]	@ 0x64
 8002f40:	81c2      	strh	r2, [r0, #14]
 8002f42:	6183      	str	r3, [r0, #24]
 8002f44:	4619      	mov	r1, r3
 8002f46:	2208      	movs	r2, #8
 8002f48:	305c      	adds	r0, #92	@ 0x5c
 8002f4a:	f000 f8c3 	bl	80030d4 <memset>
 8002f4e:	4b0d      	ldr	r3, [pc, #52]	@ (8002f84 <std+0x58>)
 8002f50:	6224      	str	r4, [r4, #32]
 8002f52:	6263      	str	r3, [r4, #36]	@ 0x24
 8002f54:	4b0c      	ldr	r3, [pc, #48]	@ (8002f88 <std+0x5c>)
 8002f56:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002f58:	4b0c      	ldr	r3, [pc, #48]	@ (8002f8c <std+0x60>)
 8002f5a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002f5c:	4b0c      	ldr	r3, [pc, #48]	@ (8002f90 <std+0x64>)
 8002f5e:	6323      	str	r3, [r4, #48]	@ 0x30
 8002f60:	4b0c      	ldr	r3, [pc, #48]	@ (8002f94 <std+0x68>)
 8002f62:	429c      	cmp	r4, r3
 8002f64:	d006      	beq.n	8002f74 <std+0x48>
 8002f66:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002f6a:	4294      	cmp	r4, r2
 8002f6c:	d002      	beq.n	8002f74 <std+0x48>
 8002f6e:	33d0      	adds	r3, #208	@ 0xd0
 8002f70:	429c      	cmp	r4, r3
 8002f72:	d105      	bne.n	8002f80 <std+0x54>
 8002f74:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002f78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002f7c:	f000 b8dc 	b.w	8003138 <__retarget_lock_init_recursive>
 8002f80:	bd10      	pop	{r4, pc}
 8002f82:	bf00      	nop
 8002f84:	0800398d 	.word	0x0800398d
 8002f88:	080039af 	.word	0x080039af
 8002f8c:	080039e7 	.word	0x080039e7
 8002f90:	08003a0b 	.word	0x08003a0b
 8002f94:	20000104 	.word	0x20000104

08002f98 <stdio_exit_handler>:
 8002f98:	4a02      	ldr	r2, [pc, #8]	@ (8002fa4 <stdio_exit_handler+0xc>)
 8002f9a:	4903      	ldr	r1, [pc, #12]	@ (8002fa8 <stdio_exit_handler+0x10>)
 8002f9c:	4803      	ldr	r0, [pc, #12]	@ (8002fac <stdio_exit_handler+0x14>)
 8002f9e:	f000 b869 	b.w	8003074 <_fwalk_sglue>
 8002fa2:	bf00      	nop
 8002fa4:	2000000c 	.word	0x2000000c
 8002fa8:	08003925 	.word	0x08003925
 8002fac:	2000001c 	.word	0x2000001c

08002fb0 <cleanup_stdio>:
 8002fb0:	6841      	ldr	r1, [r0, #4]
 8002fb2:	4b0c      	ldr	r3, [pc, #48]	@ (8002fe4 <cleanup_stdio+0x34>)
 8002fb4:	b510      	push	{r4, lr}
 8002fb6:	4299      	cmp	r1, r3
 8002fb8:	4604      	mov	r4, r0
 8002fba:	d001      	beq.n	8002fc0 <cleanup_stdio+0x10>
 8002fbc:	f000 fcb2 	bl	8003924 <_fflush_r>
 8002fc0:	68a1      	ldr	r1, [r4, #8]
 8002fc2:	4b09      	ldr	r3, [pc, #36]	@ (8002fe8 <cleanup_stdio+0x38>)
 8002fc4:	4299      	cmp	r1, r3
 8002fc6:	d002      	beq.n	8002fce <cleanup_stdio+0x1e>
 8002fc8:	4620      	mov	r0, r4
 8002fca:	f000 fcab 	bl	8003924 <_fflush_r>
 8002fce:	68e1      	ldr	r1, [r4, #12]
 8002fd0:	4b06      	ldr	r3, [pc, #24]	@ (8002fec <cleanup_stdio+0x3c>)
 8002fd2:	4299      	cmp	r1, r3
 8002fd4:	d004      	beq.n	8002fe0 <cleanup_stdio+0x30>
 8002fd6:	4620      	mov	r0, r4
 8002fd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002fdc:	f000 bca2 	b.w	8003924 <_fflush_r>
 8002fe0:	bd10      	pop	{r4, pc}
 8002fe2:	bf00      	nop
 8002fe4:	20000104 	.word	0x20000104
 8002fe8:	2000016c 	.word	0x2000016c
 8002fec:	200001d4 	.word	0x200001d4

08002ff0 <global_stdio_init.part.0>:
 8002ff0:	b510      	push	{r4, lr}
 8002ff2:	4b0b      	ldr	r3, [pc, #44]	@ (8003020 <global_stdio_init.part.0+0x30>)
 8002ff4:	4c0b      	ldr	r4, [pc, #44]	@ (8003024 <global_stdio_init.part.0+0x34>)
 8002ff6:	4a0c      	ldr	r2, [pc, #48]	@ (8003028 <global_stdio_init.part.0+0x38>)
 8002ff8:	4620      	mov	r0, r4
 8002ffa:	601a      	str	r2, [r3, #0]
 8002ffc:	2104      	movs	r1, #4
 8002ffe:	2200      	movs	r2, #0
 8003000:	f7ff ff94 	bl	8002f2c <std>
 8003004:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003008:	2201      	movs	r2, #1
 800300a:	2109      	movs	r1, #9
 800300c:	f7ff ff8e 	bl	8002f2c <std>
 8003010:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003014:	2202      	movs	r2, #2
 8003016:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800301a:	2112      	movs	r1, #18
 800301c:	f7ff bf86 	b.w	8002f2c <std>
 8003020:	2000023c 	.word	0x2000023c
 8003024:	20000104 	.word	0x20000104
 8003028:	08002f99 	.word	0x08002f99

0800302c <__sfp_lock_acquire>:
 800302c:	4801      	ldr	r0, [pc, #4]	@ (8003034 <__sfp_lock_acquire+0x8>)
 800302e:	f000 b884 	b.w	800313a <__retarget_lock_acquire_recursive>
 8003032:	bf00      	nop
 8003034:	20000241 	.word	0x20000241

08003038 <__sfp_lock_release>:
 8003038:	4801      	ldr	r0, [pc, #4]	@ (8003040 <__sfp_lock_release+0x8>)
 800303a:	f000 b87f 	b.w	800313c <__retarget_lock_release_recursive>
 800303e:	bf00      	nop
 8003040:	20000241 	.word	0x20000241

08003044 <__sinit>:
 8003044:	b510      	push	{r4, lr}
 8003046:	4604      	mov	r4, r0
 8003048:	f7ff fff0 	bl	800302c <__sfp_lock_acquire>
 800304c:	6a23      	ldr	r3, [r4, #32]
 800304e:	b11b      	cbz	r3, 8003058 <__sinit+0x14>
 8003050:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003054:	f7ff bff0 	b.w	8003038 <__sfp_lock_release>
 8003058:	4b04      	ldr	r3, [pc, #16]	@ (800306c <__sinit+0x28>)
 800305a:	6223      	str	r3, [r4, #32]
 800305c:	4b04      	ldr	r3, [pc, #16]	@ (8003070 <__sinit+0x2c>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d1f5      	bne.n	8003050 <__sinit+0xc>
 8003064:	f7ff ffc4 	bl	8002ff0 <global_stdio_init.part.0>
 8003068:	e7f2      	b.n	8003050 <__sinit+0xc>
 800306a:	bf00      	nop
 800306c:	08002fb1 	.word	0x08002fb1
 8003070:	2000023c 	.word	0x2000023c

08003074 <_fwalk_sglue>:
 8003074:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003078:	4607      	mov	r7, r0
 800307a:	4688      	mov	r8, r1
 800307c:	4614      	mov	r4, r2
 800307e:	2600      	movs	r6, #0
 8003080:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003084:	f1b9 0901 	subs.w	r9, r9, #1
 8003088:	d505      	bpl.n	8003096 <_fwalk_sglue+0x22>
 800308a:	6824      	ldr	r4, [r4, #0]
 800308c:	2c00      	cmp	r4, #0
 800308e:	d1f7      	bne.n	8003080 <_fwalk_sglue+0xc>
 8003090:	4630      	mov	r0, r6
 8003092:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003096:	89ab      	ldrh	r3, [r5, #12]
 8003098:	2b01      	cmp	r3, #1
 800309a:	d907      	bls.n	80030ac <_fwalk_sglue+0x38>
 800309c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80030a0:	3301      	adds	r3, #1
 80030a2:	d003      	beq.n	80030ac <_fwalk_sglue+0x38>
 80030a4:	4629      	mov	r1, r5
 80030a6:	4638      	mov	r0, r7
 80030a8:	47c0      	blx	r8
 80030aa:	4306      	orrs	r6, r0
 80030ac:	3568      	adds	r5, #104	@ 0x68
 80030ae:	e7e9      	b.n	8003084 <_fwalk_sglue+0x10>

080030b0 <iprintf>:
 80030b0:	b40f      	push	{r0, r1, r2, r3}
 80030b2:	b507      	push	{r0, r1, r2, lr}
 80030b4:	4906      	ldr	r1, [pc, #24]	@ (80030d0 <iprintf+0x20>)
 80030b6:	ab04      	add	r3, sp, #16
 80030b8:	6808      	ldr	r0, [r1, #0]
 80030ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80030be:	6881      	ldr	r1, [r0, #8]
 80030c0:	9301      	str	r3, [sp, #4]
 80030c2:	f000 f863 	bl	800318c <_vfiprintf_r>
 80030c6:	b003      	add	sp, #12
 80030c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80030cc:	b004      	add	sp, #16
 80030ce:	4770      	bx	lr
 80030d0:	20000018 	.word	0x20000018

080030d4 <memset>:
 80030d4:	4603      	mov	r3, r0
 80030d6:	4402      	add	r2, r0
 80030d8:	4293      	cmp	r3, r2
 80030da:	d100      	bne.n	80030de <memset+0xa>
 80030dc:	4770      	bx	lr
 80030de:	f803 1b01 	strb.w	r1, [r3], #1
 80030e2:	e7f9      	b.n	80030d8 <memset+0x4>

080030e4 <__errno>:
 80030e4:	4b01      	ldr	r3, [pc, #4]	@ (80030ec <__errno+0x8>)
 80030e6:	6818      	ldr	r0, [r3, #0]
 80030e8:	4770      	bx	lr
 80030ea:	bf00      	nop
 80030ec:	20000018 	.word	0x20000018

080030f0 <__libc_init_array>:
 80030f0:	b570      	push	{r4, r5, r6, lr}
 80030f2:	2600      	movs	r6, #0
 80030f4:	4d0c      	ldr	r5, [pc, #48]	@ (8003128 <__libc_init_array+0x38>)
 80030f6:	4c0d      	ldr	r4, [pc, #52]	@ (800312c <__libc_init_array+0x3c>)
 80030f8:	1b64      	subs	r4, r4, r5
 80030fa:	10a4      	asrs	r4, r4, #2
 80030fc:	42a6      	cmp	r6, r4
 80030fe:	d109      	bne.n	8003114 <__libc_init_array+0x24>
 8003100:	f000 fe4c 	bl	8003d9c <_init>
 8003104:	2600      	movs	r6, #0
 8003106:	4d0a      	ldr	r5, [pc, #40]	@ (8003130 <__libc_init_array+0x40>)
 8003108:	4c0a      	ldr	r4, [pc, #40]	@ (8003134 <__libc_init_array+0x44>)
 800310a:	1b64      	subs	r4, r4, r5
 800310c:	10a4      	asrs	r4, r4, #2
 800310e:	42a6      	cmp	r6, r4
 8003110:	d105      	bne.n	800311e <__libc_init_array+0x2e>
 8003112:	bd70      	pop	{r4, r5, r6, pc}
 8003114:	f855 3b04 	ldr.w	r3, [r5], #4
 8003118:	4798      	blx	r3
 800311a:	3601      	adds	r6, #1
 800311c:	e7ee      	b.n	80030fc <__libc_init_array+0xc>
 800311e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003122:	4798      	blx	r3
 8003124:	3601      	adds	r6, #1
 8003126:	e7f2      	b.n	800310e <__libc_init_array+0x1e>
 8003128:	08003e44 	.word	0x08003e44
 800312c:	08003e44 	.word	0x08003e44
 8003130:	08003e44 	.word	0x08003e44
 8003134:	08003e48 	.word	0x08003e48

08003138 <__retarget_lock_init_recursive>:
 8003138:	4770      	bx	lr

0800313a <__retarget_lock_acquire_recursive>:
 800313a:	4770      	bx	lr

0800313c <__retarget_lock_release_recursive>:
 800313c:	4770      	bx	lr

0800313e <__sfputc_r>:
 800313e:	6893      	ldr	r3, [r2, #8]
 8003140:	b410      	push	{r4}
 8003142:	3b01      	subs	r3, #1
 8003144:	2b00      	cmp	r3, #0
 8003146:	6093      	str	r3, [r2, #8]
 8003148:	da07      	bge.n	800315a <__sfputc_r+0x1c>
 800314a:	6994      	ldr	r4, [r2, #24]
 800314c:	42a3      	cmp	r3, r4
 800314e:	db01      	blt.n	8003154 <__sfputc_r+0x16>
 8003150:	290a      	cmp	r1, #10
 8003152:	d102      	bne.n	800315a <__sfputc_r+0x1c>
 8003154:	bc10      	pop	{r4}
 8003156:	f000 bc5c 	b.w	8003a12 <__swbuf_r>
 800315a:	6813      	ldr	r3, [r2, #0]
 800315c:	1c58      	adds	r0, r3, #1
 800315e:	6010      	str	r0, [r2, #0]
 8003160:	7019      	strb	r1, [r3, #0]
 8003162:	4608      	mov	r0, r1
 8003164:	bc10      	pop	{r4}
 8003166:	4770      	bx	lr

08003168 <__sfputs_r>:
 8003168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800316a:	4606      	mov	r6, r0
 800316c:	460f      	mov	r7, r1
 800316e:	4614      	mov	r4, r2
 8003170:	18d5      	adds	r5, r2, r3
 8003172:	42ac      	cmp	r4, r5
 8003174:	d101      	bne.n	800317a <__sfputs_r+0x12>
 8003176:	2000      	movs	r0, #0
 8003178:	e007      	b.n	800318a <__sfputs_r+0x22>
 800317a:	463a      	mov	r2, r7
 800317c:	4630      	mov	r0, r6
 800317e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003182:	f7ff ffdc 	bl	800313e <__sfputc_r>
 8003186:	1c43      	adds	r3, r0, #1
 8003188:	d1f3      	bne.n	8003172 <__sfputs_r+0xa>
 800318a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800318c <_vfiprintf_r>:
 800318c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003190:	460d      	mov	r5, r1
 8003192:	4614      	mov	r4, r2
 8003194:	4698      	mov	r8, r3
 8003196:	4606      	mov	r6, r0
 8003198:	b09d      	sub	sp, #116	@ 0x74
 800319a:	b118      	cbz	r0, 80031a4 <_vfiprintf_r+0x18>
 800319c:	6a03      	ldr	r3, [r0, #32]
 800319e:	b90b      	cbnz	r3, 80031a4 <_vfiprintf_r+0x18>
 80031a0:	f7ff ff50 	bl	8003044 <__sinit>
 80031a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80031a6:	07d9      	lsls	r1, r3, #31
 80031a8:	d405      	bmi.n	80031b6 <_vfiprintf_r+0x2a>
 80031aa:	89ab      	ldrh	r3, [r5, #12]
 80031ac:	059a      	lsls	r2, r3, #22
 80031ae:	d402      	bmi.n	80031b6 <_vfiprintf_r+0x2a>
 80031b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80031b2:	f7ff ffc2 	bl	800313a <__retarget_lock_acquire_recursive>
 80031b6:	89ab      	ldrh	r3, [r5, #12]
 80031b8:	071b      	lsls	r3, r3, #28
 80031ba:	d501      	bpl.n	80031c0 <_vfiprintf_r+0x34>
 80031bc:	692b      	ldr	r3, [r5, #16]
 80031be:	b99b      	cbnz	r3, 80031e8 <_vfiprintf_r+0x5c>
 80031c0:	4629      	mov	r1, r5
 80031c2:	4630      	mov	r0, r6
 80031c4:	f000 fc64 	bl	8003a90 <__swsetup_r>
 80031c8:	b170      	cbz	r0, 80031e8 <_vfiprintf_r+0x5c>
 80031ca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80031cc:	07dc      	lsls	r4, r3, #31
 80031ce:	d504      	bpl.n	80031da <_vfiprintf_r+0x4e>
 80031d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80031d4:	b01d      	add	sp, #116	@ 0x74
 80031d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80031da:	89ab      	ldrh	r3, [r5, #12]
 80031dc:	0598      	lsls	r0, r3, #22
 80031de:	d4f7      	bmi.n	80031d0 <_vfiprintf_r+0x44>
 80031e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80031e2:	f7ff ffab 	bl	800313c <__retarget_lock_release_recursive>
 80031e6:	e7f3      	b.n	80031d0 <_vfiprintf_r+0x44>
 80031e8:	2300      	movs	r3, #0
 80031ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80031ec:	2320      	movs	r3, #32
 80031ee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80031f2:	2330      	movs	r3, #48	@ 0x30
 80031f4:	f04f 0901 	mov.w	r9, #1
 80031f8:	f8cd 800c 	str.w	r8, [sp, #12]
 80031fc:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80033a8 <_vfiprintf_r+0x21c>
 8003200:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003204:	4623      	mov	r3, r4
 8003206:	469a      	mov	sl, r3
 8003208:	f813 2b01 	ldrb.w	r2, [r3], #1
 800320c:	b10a      	cbz	r2, 8003212 <_vfiprintf_r+0x86>
 800320e:	2a25      	cmp	r2, #37	@ 0x25
 8003210:	d1f9      	bne.n	8003206 <_vfiprintf_r+0x7a>
 8003212:	ebba 0b04 	subs.w	fp, sl, r4
 8003216:	d00b      	beq.n	8003230 <_vfiprintf_r+0xa4>
 8003218:	465b      	mov	r3, fp
 800321a:	4622      	mov	r2, r4
 800321c:	4629      	mov	r1, r5
 800321e:	4630      	mov	r0, r6
 8003220:	f7ff ffa2 	bl	8003168 <__sfputs_r>
 8003224:	3001      	adds	r0, #1
 8003226:	f000 80a7 	beq.w	8003378 <_vfiprintf_r+0x1ec>
 800322a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800322c:	445a      	add	r2, fp
 800322e:	9209      	str	r2, [sp, #36]	@ 0x24
 8003230:	f89a 3000 	ldrb.w	r3, [sl]
 8003234:	2b00      	cmp	r3, #0
 8003236:	f000 809f 	beq.w	8003378 <_vfiprintf_r+0x1ec>
 800323a:	2300      	movs	r3, #0
 800323c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003240:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003244:	f10a 0a01 	add.w	sl, sl, #1
 8003248:	9304      	str	r3, [sp, #16]
 800324a:	9307      	str	r3, [sp, #28]
 800324c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003250:	931a      	str	r3, [sp, #104]	@ 0x68
 8003252:	4654      	mov	r4, sl
 8003254:	2205      	movs	r2, #5
 8003256:	f814 1b01 	ldrb.w	r1, [r4], #1
 800325a:	4853      	ldr	r0, [pc, #332]	@ (80033a8 <_vfiprintf_r+0x21c>)
 800325c:	f000 fd48 	bl	8003cf0 <memchr>
 8003260:	9a04      	ldr	r2, [sp, #16]
 8003262:	b9d8      	cbnz	r0, 800329c <_vfiprintf_r+0x110>
 8003264:	06d1      	lsls	r1, r2, #27
 8003266:	bf44      	itt	mi
 8003268:	2320      	movmi	r3, #32
 800326a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800326e:	0713      	lsls	r3, r2, #28
 8003270:	bf44      	itt	mi
 8003272:	232b      	movmi	r3, #43	@ 0x2b
 8003274:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003278:	f89a 3000 	ldrb.w	r3, [sl]
 800327c:	2b2a      	cmp	r3, #42	@ 0x2a
 800327e:	d015      	beq.n	80032ac <_vfiprintf_r+0x120>
 8003280:	4654      	mov	r4, sl
 8003282:	2000      	movs	r0, #0
 8003284:	f04f 0c0a 	mov.w	ip, #10
 8003288:	9a07      	ldr	r2, [sp, #28]
 800328a:	4621      	mov	r1, r4
 800328c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003290:	3b30      	subs	r3, #48	@ 0x30
 8003292:	2b09      	cmp	r3, #9
 8003294:	d94b      	bls.n	800332e <_vfiprintf_r+0x1a2>
 8003296:	b1b0      	cbz	r0, 80032c6 <_vfiprintf_r+0x13a>
 8003298:	9207      	str	r2, [sp, #28]
 800329a:	e014      	b.n	80032c6 <_vfiprintf_r+0x13a>
 800329c:	eba0 0308 	sub.w	r3, r0, r8
 80032a0:	fa09 f303 	lsl.w	r3, r9, r3
 80032a4:	4313      	orrs	r3, r2
 80032a6:	46a2      	mov	sl, r4
 80032a8:	9304      	str	r3, [sp, #16]
 80032aa:	e7d2      	b.n	8003252 <_vfiprintf_r+0xc6>
 80032ac:	9b03      	ldr	r3, [sp, #12]
 80032ae:	1d19      	adds	r1, r3, #4
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	9103      	str	r1, [sp, #12]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	bfbb      	ittet	lt
 80032b8:	425b      	neglt	r3, r3
 80032ba:	f042 0202 	orrlt.w	r2, r2, #2
 80032be:	9307      	strge	r3, [sp, #28]
 80032c0:	9307      	strlt	r3, [sp, #28]
 80032c2:	bfb8      	it	lt
 80032c4:	9204      	strlt	r2, [sp, #16]
 80032c6:	7823      	ldrb	r3, [r4, #0]
 80032c8:	2b2e      	cmp	r3, #46	@ 0x2e
 80032ca:	d10a      	bne.n	80032e2 <_vfiprintf_r+0x156>
 80032cc:	7863      	ldrb	r3, [r4, #1]
 80032ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80032d0:	d132      	bne.n	8003338 <_vfiprintf_r+0x1ac>
 80032d2:	9b03      	ldr	r3, [sp, #12]
 80032d4:	3402      	adds	r4, #2
 80032d6:	1d1a      	adds	r2, r3, #4
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	9203      	str	r2, [sp, #12]
 80032dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80032e0:	9305      	str	r3, [sp, #20]
 80032e2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80033ac <_vfiprintf_r+0x220>
 80032e6:	2203      	movs	r2, #3
 80032e8:	4650      	mov	r0, sl
 80032ea:	7821      	ldrb	r1, [r4, #0]
 80032ec:	f000 fd00 	bl	8003cf0 <memchr>
 80032f0:	b138      	cbz	r0, 8003302 <_vfiprintf_r+0x176>
 80032f2:	2240      	movs	r2, #64	@ 0x40
 80032f4:	9b04      	ldr	r3, [sp, #16]
 80032f6:	eba0 000a 	sub.w	r0, r0, sl
 80032fa:	4082      	lsls	r2, r0
 80032fc:	4313      	orrs	r3, r2
 80032fe:	3401      	adds	r4, #1
 8003300:	9304      	str	r3, [sp, #16]
 8003302:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003306:	2206      	movs	r2, #6
 8003308:	4829      	ldr	r0, [pc, #164]	@ (80033b0 <_vfiprintf_r+0x224>)
 800330a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800330e:	f000 fcef 	bl	8003cf0 <memchr>
 8003312:	2800      	cmp	r0, #0
 8003314:	d03f      	beq.n	8003396 <_vfiprintf_r+0x20a>
 8003316:	4b27      	ldr	r3, [pc, #156]	@ (80033b4 <_vfiprintf_r+0x228>)
 8003318:	bb1b      	cbnz	r3, 8003362 <_vfiprintf_r+0x1d6>
 800331a:	9b03      	ldr	r3, [sp, #12]
 800331c:	3307      	adds	r3, #7
 800331e:	f023 0307 	bic.w	r3, r3, #7
 8003322:	3308      	adds	r3, #8
 8003324:	9303      	str	r3, [sp, #12]
 8003326:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003328:	443b      	add	r3, r7
 800332a:	9309      	str	r3, [sp, #36]	@ 0x24
 800332c:	e76a      	b.n	8003204 <_vfiprintf_r+0x78>
 800332e:	460c      	mov	r4, r1
 8003330:	2001      	movs	r0, #1
 8003332:	fb0c 3202 	mla	r2, ip, r2, r3
 8003336:	e7a8      	b.n	800328a <_vfiprintf_r+0xfe>
 8003338:	2300      	movs	r3, #0
 800333a:	f04f 0c0a 	mov.w	ip, #10
 800333e:	4619      	mov	r1, r3
 8003340:	3401      	adds	r4, #1
 8003342:	9305      	str	r3, [sp, #20]
 8003344:	4620      	mov	r0, r4
 8003346:	f810 2b01 	ldrb.w	r2, [r0], #1
 800334a:	3a30      	subs	r2, #48	@ 0x30
 800334c:	2a09      	cmp	r2, #9
 800334e:	d903      	bls.n	8003358 <_vfiprintf_r+0x1cc>
 8003350:	2b00      	cmp	r3, #0
 8003352:	d0c6      	beq.n	80032e2 <_vfiprintf_r+0x156>
 8003354:	9105      	str	r1, [sp, #20]
 8003356:	e7c4      	b.n	80032e2 <_vfiprintf_r+0x156>
 8003358:	4604      	mov	r4, r0
 800335a:	2301      	movs	r3, #1
 800335c:	fb0c 2101 	mla	r1, ip, r1, r2
 8003360:	e7f0      	b.n	8003344 <_vfiprintf_r+0x1b8>
 8003362:	ab03      	add	r3, sp, #12
 8003364:	9300      	str	r3, [sp, #0]
 8003366:	462a      	mov	r2, r5
 8003368:	4630      	mov	r0, r6
 800336a:	4b13      	ldr	r3, [pc, #76]	@ (80033b8 <_vfiprintf_r+0x22c>)
 800336c:	a904      	add	r1, sp, #16
 800336e:	f3af 8000 	nop.w
 8003372:	4607      	mov	r7, r0
 8003374:	1c78      	adds	r0, r7, #1
 8003376:	d1d6      	bne.n	8003326 <_vfiprintf_r+0x19a>
 8003378:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800337a:	07d9      	lsls	r1, r3, #31
 800337c:	d405      	bmi.n	800338a <_vfiprintf_r+0x1fe>
 800337e:	89ab      	ldrh	r3, [r5, #12]
 8003380:	059a      	lsls	r2, r3, #22
 8003382:	d402      	bmi.n	800338a <_vfiprintf_r+0x1fe>
 8003384:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003386:	f7ff fed9 	bl	800313c <__retarget_lock_release_recursive>
 800338a:	89ab      	ldrh	r3, [r5, #12]
 800338c:	065b      	lsls	r3, r3, #25
 800338e:	f53f af1f 	bmi.w	80031d0 <_vfiprintf_r+0x44>
 8003392:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003394:	e71e      	b.n	80031d4 <_vfiprintf_r+0x48>
 8003396:	ab03      	add	r3, sp, #12
 8003398:	9300      	str	r3, [sp, #0]
 800339a:	462a      	mov	r2, r5
 800339c:	4630      	mov	r0, r6
 800339e:	4b06      	ldr	r3, [pc, #24]	@ (80033b8 <_vfiprintf_r+0x22c>)
 80033a0:	a904      	add	r1, sp, #16
 80033a2:	f000 f91f 	bl	80035e4 <_printf_i>
 80033a6:	e7e4      	b.n	8003372 <_vfiprintf_r+0x1e6>
 80033a8:	08003e0e 	.word	0x08003e0e
 80033ac:	08003e14 	.word	0x08003e14
 80033b0:	08003e18 	.word	0x08003e18
 80033b4:	00000000 	.word	0x00000000
 80033b8:	08003169 	.word	0x08003169

080033bc <sbrk_aligned>:
 80033bc:	b570      	push	{r4, r5, r6, lr}
 80033be:	4e0f      	ldr	r6, [pc, #60]	@ (80033fc <sbrk_aligned+0x40>)
 80033c0:	460c      	mov	r4, r1
 80033c2:	6831      	ldr	r1, [r6, #0]
 80033c4:	4605      	mov	r5, r0
 80033c6:	b911      	cbnz	r1, 80033ce <sbrk_aligned+0x12>
 80033c8:	f000 fc70 	bl	8003cac <_sbrk_r>
 80033cc:	6030      	str	r0, [r6, #0]
 80033ce:	4621      	mov	r1, r4
 80033d0:	4628      	mov	r0, r5
 80033d2:	f000 fc6b 	bl	8003cac <_sbrk_r>
 80033d6:	1c43      	adds	r3, r0, #1
 80033d8:	d103      	bne.n	80033e2 <sbrk_aligned+0x26>
 80033da:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80033de:	4620      	mov	r0, r4
 80033e0:	bd70      	pop	{r4, r5, r6, pc}
 80033e2:	1cc4      	adds	r4, r0, #3
 80033e4:	f024 0403 	bic.w	r4, r4, #3
 80033e8:	42a0      	cmp	r0, r4
 80033ea:	d0f8      	beq.n	80033de <sbrk_aligned+0x22>
 80033ec:	1a21      	subs	r1, r4, r0
 80033ee:	4628      	mov	r0, r5
 80033f0:	f000 fc5c 	bl	8003cac <_sbrk_r>
 80033f4:	3001      	adds	r0, #1
 80033f6:	d1f2      	bne.n	80033de <sbrk_aligned+0x22>
 80033f8:	e7ef      	b.n	80033da <sbrk_aligned+0x1e>
 80033fa:	bf00      	nop
 80033fc:	20000244 	.word	0x20000244

08003400 <_malloc_r>:
 8003400:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003404:	1ccd      	adds	r5, r1, #3
 8003406:	f025 0503 	bic.w	r5, r5, #3
 800340a:	3508      	adds	r5, #8
 800340c:	2d0c      	cmp	r5, #12
 800340e:	bf38      	it	cc
 8003410:	250c      	movcc	r5, #12
 8003412:	2d00      	cmp	r5, #0
 8003414:	4606      	mov	r6, r0
 8003416:	db01      	blt.n	800341c <_malloc_r+0x1c>
 8003418:	42a9      	cmp	r1, r5
 800341a:	d904      	bls.n	8003426 <_malloc_r+0x26>
 800341c:	230c      	movs	r3, #12
 800341e:	6033      	str	r3, [r6, #0]
 8003420:	2000      	movs	r0, #0
 8003422:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003426:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80034fc <_malloc_r+0xfc>
 800342a:	f000 faa3 	bl	8003974 <__malloc_lock>
 800342e:	f8d8 3000 	ldr.w	r3, [r8]
 8003432:	461c      	mov	r4, r3
 8003434:	bb44      	cbnz	r4, 8003488 <_malloc_r+0x88>
 8003436:	4629      	mov	r1, r5
 8003438:	4630      	mov	r0, r6
 800343a:	f7ff ffbf 	bl	80033bc <sbrk_aligned>
 800343e:	1c43      	adds	r3, r0, #1
 8003440:	4604      	mov	r4, r0
 8003442:	d158      	bne.n	80034f6 <_malloc_r+0xf6>
 8003444:	f8d8 4000 	ldr.w	r4, [r8]
 8003448:	4627      	mov	r7, r4
 800344a:	2f00      	cmp	r7, #0
 800344c:	d143      	bne.n	80034d6 <_malloc_r+0xd6>
 800344e:	2c00      	cmp	r4, #0
 8003450:	d04b      	beq.n	80034ea <_malloc_r+0xea>
 8003452:	6823      	ldr	r3, [r4, #0]
 8003454:	4639      	mov	r1, r7
 8003456:	4630      	mov	r0, r6
 8003458:	eb04 0903 	add.w	r9, r4, r3
 800345c:	f000 fc26 	bl	8003cac <_sbrk_r>
 8003460:	4581      	cmp	r9, r0
 8003462:	d142      	bne.n	80034ea <_malloc_r+0xea>
 8003464:	6821      	ldr	r1, [r4, #0]
 8003466:	4630      	mov	r0, r6
 8003468:	1a6d      	subs	r5, r5, r1
 800346a:	4629      	mov	r1, r5
 800346c:	f7ff ffa6 	bl	80033bc <sbrk_aligned>
 8003470:	3001      	adds	r0, #1
 8003472:	d03a      	beq.n	80034ea <_malloc_r+0xea>
 8003474:	6823      	ldr	r3, [r4, #0]
 8003476:	442b      	add	r3, r5
 8003478:	6023      	str	r3, [r4, #0]
 800347a:	f8d8 3000 	ldr.w	r3, [r8]
 800347e:	685a      	ldr	r2, [r3, #4]
 8003480:	bb62      	cbnz	r2, 80034dc <_malloc_r+0xdc>
 8003482:	f8c8 7000 	str.w	r7, [r8]
 8003486:	e00f      	b.n	80034a8 <_malloc_r+0xa8>
 8003488:	6822      	ldr	r2, [r4, #0]
 800348a:	1b52      	subs	r2, r2, r5
 800348c:	d420      	bmi.n	80034d0 <_malloc_r+0xd0>
 800348e:	2a0b      	cmp	r2, #11
 8003490:	d917      	bls.n	80034c2 <_malloc_r+0xc2>
 8003492:	1961      	adds	r1, r4, r5
 8003494:	42a3      	cmp	r3, r4
 8003496:	6025      	str	r5, [r4, #0]
 8003498:	bf18      	it	ne
 800349a:	6059      	strne	r1, [r3, #4]
 800349c:	6863      	ldr	r3, [r4, #4]
 800349e:	bf08      	it	eq
 80034a0:	f8c8 1000 	streq.w	r1, [r8]
 80034a4:	5162      	str	r2, [r4, r5]
 80034a6:	604b      	str	r3, [r1, #4]
 80034a8:	4630      	mov	r0, r6
 80034aa:	f000 fa69 	bl	8003980 <__malloc_unlock>
 80034ae:	f104 000b 	add.w	r0, r4, #11
 80034b2:	1d23      	adds	r3, r4, #4
 80034b4:	f020 0007 	bic.w	r0, r0, #7
 80034b8:	1ac2      	subs	r2, r0, r3
 80034ba:	bf1c      	itt	ne
 80034bc:	1a1b      	subne	r3, r3, r0
 80034be:	50a3      	strne	r3, [r4, r2]
 80034c0:	e7af      	b.n	8003422 <_malloc_r+0x22>
 80034c2:	6862      	ldr	r2, [r4, #4]
 80034c4:	42a3      	cmp	r3, r4
 80034c6:	bf0c      	ite	eq
 80034c8:	f8c8 2000 	streq.w	r2, [r8]
 80034cc:	605a      	strne	r2, [r3, #4]
 80034ce:	e7eb      	b.n	80034a8 <_malloc_r+0xa8>
 80034d0:	4623      	mov	r3, r4
 80034d2:	6864      	ldr	r4, [r4, #4]
 80034d4:	e7ae      	b.n	8003434 <_malloc_r+0x34>
 80034d6:	463c      	mov	r4, r7
 80034d8:	687f      	ldr	r7, [r7, #4]
 80034da:	e7b6      	b.n	800344a <_malloc_r+0x4a>
 80034dc:	461a      	mov	r2, r3
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	42a3      	cmp	r3, r4
 80034e2:	d1fb      	bne.n	80034dc <_malloc_r+0xdc>
 80034e4:	2300      	movs	r3, #0
 80034e6:	6053      	str	r3, [r2, #4]
 80034e8:	e7de      	b.n	80034a8 <_malloc_r+0xa8>
 80034ea:	230c      	movs	r3, #12
 80034ec:	4630      	mov	r0, r6
 80034ee:	6033      	str	r3, [r6, #0]
 80034f0:	f000 fa46 	bl	8003980 <__malloc_unlock>
 80034f4:	e794      	b.n	8003420 <_malloc_r+0x20>
 80034f6:	6005      	str	r5, [r0, #0]
 80034f8:	e7d6      	b.n	80034a8 <_malloc_r+0xa8>
 80034fa:	bf00      	nop
 80034fc:	20000248 	.word	0x20000248

08003500 <_printf_common>:
 8003500:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003504:	4616      	mov	r6, r2
 8003506:	4698      	mov	r8, r3
 8003508:	688a      	ldr	r2, [r1, #8]
 800350a:	690b      	ldr	r3, [r1, #16]
 800350c:	4607      	mov	r7, r0
 800350e:	4293      	cmp	r3, r2
 8003510:	bfb8      	it	lt
 8003512:	4613      	movlt	r3, r2
 8003514:	6033      	str	r3, [r6, #0]
 8003516:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800351a:	460c      	mov	r4, r1
 800351c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003520:	b10a      	cbz	r2, 8003526 <_printf_common+0x26>
 8003522:	3301      	adds	r3, #1
 8003524:	6033      	str	r3, [r6, #0]
 8003526:	6823      	ldr	r3, [r4, #0]
 8003528:	0699      	lsls	r1, r3, #26
 800352a:	bf42      	ittt	mi
 800352c:	6833      	ldrmi	r3, [r6, #0]
 800352e:	3302      	addmi	r3, #2
 8003530:	6033      	strmi	r3, [r6, #0]
 8003532:	6825      	ldr	r5, [r4, #0]
 8003534:	f015 0506 	ands.w	r5, r5, #6
 8003538:	d106      	bne.n	8003548 <_printf_common+0x48>
 800353a:	f104 0a19 	add.w	sl, r4, #25
 800353e:	68e3      	ldr	r3, [r4, #12]
 8003540:	6832      	ldr	r2, [r6, #0]
 8003542:	1a9b      	subs	r3, r3, r2
 8003544:	42ab      	cmp	r3, r5
 8003546:	dc2b      	bgt.n	80035a0 <_printf_common+0xa0>
 8003548:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800354c:	6822      	ldr	r2, [r4, #0]
 800354e:	3b00      	subs	r3, #0
 8003550:	bf18      	it	ne
 8003552:	2301      	movne	r3, #1
 8003554:	0692      	lsls	r2, r2, #26
 8003556:	d430      	bmi.n	80035ba <_printf_common+0xba>
 8003558:	4641      	mov	r1, r8
 800355a:	4638      	mov	r0, r7
 800355c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003560:	47c8      	blx	r9
 8003562:	3001      	adds	r0, #1
 8003564:	d023      	beq.n	80035ae <_printf_common+0xae>
 8003566:	6823      	ldr	r3, [r4, #0]
 8003568:	6922      	ldr	r2, [r4, #16]
 800356a:	f003 0306 	and.w	r3, r3, #6
 800356e:	2b04      	cmp	r3, #4
 8003570:	bf14      	ite	ne
 8003572:	2500      	movne	r5, #0
 8003574:	6833      	ldreq	r3, [r6, #0]
 8003576:	f04f 0600 	mov.w	r6, #0
 800357a:	bf08      	it	eq
 800357c:	68e5      	ldreq	r5, [r4, #12]
 800357e:	f104 041a 	add.w	r4, r4, #26
 8003582:	bf08      	it	eq
 8003584:	1aed      	subeq	r5, r5, r3
 8003586:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800358a:	bf08      	it	eq
 800358c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003590:	4293      	cmp	r3, r2
 8003592:	bfc4      	itt	gt
 8003594:	1a9b      	subgt	r3, r3, r2
 8003596:	18ed      	addgt	r5, r5, r3
 8003598:	42b5      	cmp	r5, r6
 800359a:	d11a      	bne.n	80035d2 <_printf_common+0xd2>
 800359c:	2000      	movs	r0, #0
 800359e:	e008      	b.n	80035b2 <_printf_common+0xb2>
 80035a0:	2301      	movs	r3, #1
 80035a2:	4652      	mov	r2, sl
 80035a4:	4641      	mov	r1, r8
 80035a6:	4638      	mov	r0, r7
 80035a8:	47c8      	blx	r9
 80035aa:	3001      	adds	r0, #1
 80035ac:	d103      	bne.n	80035b6 <_printf_common+0xb6>
 80035ae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80035b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035b6:	3501      	adds	r5, #1
 80035b8:	e7c1      	b.n	800353e <_printf_common+0x3e>
 80035ba:	2030      	movs	r0, #48	@ 0x30
 80035bc:	18e1      	adds	r1, r4, r3
 80035be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80035c2:	1c5a      	adds	r2, r3, #1
 80035c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80035c8:	4422      	add	r2, r4
 80035ca:	3302      	adds	r3, #2
 80035cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80035d0:	e7c2      	b.n	8003558 <_printf_common+0x58>
 80035d2:	2301      	movs	r3, #1
 80035d4:	4622      	mov	r2, r4
 80035d6:	4641      	mov	r1, r8
 80035d8:	4638      	mov	r0, r7
 80035da:	47c8      	blx	r9
 80035dc:	3001      	adds	r0, #1
 80035de:	d0e6      	beq.n	80035ae <_printf_common+0xae>
 80035e0:	3601      	adds	r6, #1
 80035e2:	e7d9      	b.n	8003598 <_printf_common+0x98>

080035e4 <_printf_i>:
 80035e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80035e8:	7e0f      	ldrb	r7, [r1, #24]
 80035ea:	4691      	mov	r9, r2
 80035ec:	2f78      	cmp	r7, #120	@ 0x78
 80035ee:	4680      	mov	r8, r0
 80035f0:	460c      	mov	r4, r1
 80035f2:	469a      	mov	sl, r3
 80035f4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80035f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80035fa:	d807      	bhi.n	800360c <_printf_i+0x28>
 80035fc:	2f62      	cmp	r7, #98	@ 0x62
 80035fe:	d80a      	bhi.n	8003616 <_printf_i+0x32>
 8003600:	2f00      	cmp	r7, #0
 8003602:	f000 80d3 	beq.w	80037ac <_printf_i+0x1c8>
 8003606:	2f58      	cmp	r7, #88	@ 0x58
 8003608:	f000 80ba 	beq.w	8003780 <_printf_i+0x19c>
 800360c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003610:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003614:	e03a      	b.n	800368c <_printf_i+0xa8>
 8003616:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800361a:	2b15      	cmp	r3, #21
 800361c:	d8f6      	bhi.n	800360c <_printf_i+0x28>
 800361e:	a101      	add	r1, pc, #4	@ (adr r1, 8003624 <_printf_i+0x40>)
 8003620:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003624:	0800367d 	.word	0x0800367d
 8003628:	08003691 	.word	0x08003691
 800362c:	0800360d 	.word	0x0800360d
 8003630:	0800360d 	.word	0x0800360d
 8003634:	0800360d 	.word	0x0800360d
 8003638:	0800360d 	.word	0x0800360d
 800363c:	08003691 	.word	0x08003691
 8003640:	0800360d 	.word	0x0800360d
 8003644:	0800360d 	.word	0x0800360d
 8003648:	0800360d 	.word	0x0800360d
 800364c:	0800360d 	.word	0x0800360d
 8003650:	08003793 	.word	0x08003793
 8003654:	080036bb 	.word	0x080036bb
 8003658:	0800374d 	.word	0x0800374d
 800365c:	0800360d 	.word	0x0800360d
 8003660:	0800360d 	.word	0x0800360d
 8003664:	080037b5 	.word	0x080037b5
 8003668:	0800360d 	.word	0x0800360d
 800366c:	080036bb 	.word	0x080036bb
 8003670:	0800360d 	.word	0x0800360d
 8003674:	0800360d 	.word	0x0800360d
 8003678:	08003755 	.word	0x08003755
 800367c:	6833      	ldr	r3, [r6, #0]
 800367e:	1d1a      	adds	r2, r3, #4
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	6032      	str	r2, [r6, #0]
 8003684:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003688:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800368c:	2301      	movs	r3, #1
 800368e:	e09e      	b.n	80037ce <_printf_i+0x1ea>
 8003690:	6833      	ldr	r3, [r6, #0]
 8003692:	6820      	ldr	r0, [r4, #0]
 8003694:	1d19      	adds	r1, r3, #4
 8003696:	6031      	str	r1, [r6, #0]
 8003698:	0606      	lsls	r6, r0, #24
 800369a:	d501      	bpl.n	80036a0 <_printf_i+0xbc>
 800369c:	681d      	ldr	r5, [r3, #0]
 800369e:	e003      	b.n	80036a8 <_printf_i+0xc4>
 80036a0:	0645      	lsls	r5, r0, #25
 80036a2:	d5fb      	bpl.n	800369c <_printf_i+0xb8>
 80036a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80036a8:	2d00      	cmp	r5, #0
 80036aa:	da03      	bge.n	80036b4 <_printf_i+0xd0>
 80036ac:	232d      	movs	r3, #45	@ 0x2d
 80036ae:	426d      	negs	r5, r5
 80036b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80036b4:	230a      	movs	r3, #10
 80036b6:	4859      	ldr	r0, [pc, #356]	@ (800381c <_printf_i+0x238>)
 80036b8:	e011      	b.n	80036de <_printf_i+0xfa>
 80036ba:	6821      	ldr	r1, [r4, #0]
 80036bc:	6833      	ldr	r3, [r6, #0]
 80036be:	0608      	lsls	r0, r1, #24
 80036c0:	f853 5b04 	ldr.w	r5, [r3], #4
 80036c4:	d402      	bmi.n	80036cc <_printf_i+0xe8>
 80036c6:	0649      	lsls	r1, r1, #25
 80036c8:	bf48      	it	mi
 80036ca:	b2ad      	uxthmi	r5, r5
 80036cc:	2f6f      	cmp	r7, #111	@ 0x6f
 80036ce:	6033      	str	r3, [r6, #0]
 80036d0:	bf14      	ite	ne
 80036d2:	230a      	movne	r3, #10
 80036d4:	2308      	moveq	r3, #8
 80036d6:	4851      	ldr	r0, [pc, #324]	@ (800381c <_printf_i+0x238>)
 80036d8:	2100      	movs	r1, #0
 80036da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80036de:	6866      	ldr	r6, [r4, #4]
 80036e0:	2e00      	cmp	r6, #0
 80036e2:	bfa8      	it	ge
 80036e4:	6821      	ldrge	r1, [r4, #0]
 80036e6:	60a6      	str	r6, [r4, #8]
 80036e8:	bfa4      	itt	ge
 80036ea:	f021 0104 	bicge.w	r1, r1, #4
 80036ee:	6021      	strge	r1, [r4, #0]
 80036f0:	b90d      	cbnz	r5, 80036f6 <_printf_i+0x112>
 80036f2:	2e00      	cmp	r6, #0
 80036f4:	d04b      	beq.n	800378e <_printf_i+0x1aa>
 80036f6:	4616      	mov	r6, r2
 80036f8:	fbb5 f1f3 	udiv	r1, r5, r3
 80036fc:	fb03 5711 	mls	r7, r3, r1, r5
 8003700:	5dc7      	ldrb	r7, [r0, r7]
 8003702:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003706:	462f      	mov	r7, r5
 8003708:	42bb      	cmp	r3, r7
 800370a:	460d      	mov	r5, r1
 800370c:	d9f4      	bls.n	80036f8 <_printf_i+0x114>
 800370e:	2b08      	cmp	r3, #8
 8003710:	d10b      	bne.n	800372a <_printf_i+0x146>
 8003712:	6823      	ldr	r3, [r4, #0]
 8003714:	07df      	lsls	r7, r3, #31
 8003716:	d508      	bpl.n	800372a <_printf_i+0x146>
 8003718:	6923      	ldr	r3, [r4, #16]
 800371a:	6861      	ldr	r1, [r4, #4]
 800371c:	4299      	cmp	r1, r3
 800371e:	bfde      	ittt	le
 8003720:	2330      	movle	r3, #48	@ 0x30
 8003722:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003726:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800372a:	1b92      	subs	r2, r2, r6
 800372c:	6122      	str	r2, [r4, #16]
 800372e:	464b      	mov	r3, r9
 8003730:	4621      	mov	r1, r4
 8003732:	4640      	mov	r0, r8
 8003734:	f8cd a000 	str.w	sl, [sp]
 8003738:	aa03      	add	r2, sp, #12
 800373a:	f7ff fee1 	bl	8003500 <_printf_common>
 800373e:	3001      	adds	r0, #1
 8003740:	d14a      	bne.n	80037d8 <_printf_i+0x1f4>
 8003742:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003746:	b004      	add	sp, #16
 8003748:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800374c:	6823      	ldr	r3, [r4, #0]
 800374e:	f043 0320 	orr.w	r3, r3, #32
 8003752:	6023      	str	r3, [r4, #0]
 8003754:	2778      	movs	r7, #120	@ 0x78
 8003756:	4832      	ldr	r0, [pc, #200]	@ (8003820 <_printf_i+0x23c>)
 8003758:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800375c:	6823      	ldr	r3, [r4, #0]
 800375e:	6831      	ldr	r1, [r6, #0]
 8003760:	061f      	lsls	r7, r3, #24
 8003762:	f851 5b04 	ldr.w	r5, [r1], #4
 8003766:	d402      	bmi.n	800376e <_printf_i+0x18a>
 8003768:	065f      	lsls	r7, r3, #25
 800376a:	bf48      	it	mi
 800376c:	b2ad      	uxthmi	r5, r5
 800376e:	6031      	str	r1, [r6, #0]
 8003770:	07d9      	lsls	r1, r3, #31
 8003772:	bf44      	itt	mi
 8003774:	f043 0320 	orrmi.w	r3, r3, #32
 8003778:	6023      	strmi	r3, [r4, #0]
 800377a:	b11d      	cbz	r5, 8003784 <_printf_i+0x1a0>
 800377c:	2310      	movs	r3, #16
 800377e:	e7ab      	b.n	80036d8 <_printf_i+0xf4>
 8003780:	4826      	ldr	r0, [pc, #152]	@ (800381c <_printf_i+0x238>)
 8003782:	e7e9      	b.n	8003758 <_printf_i+0x174>
 8003784:	6823      	ldr	r3, [r4, #0]
 8003786:	f023 0320 	bic.w	r3, r3, #32
 800378a:	6023      	str	r3, [r4, #0]
 800378c:	e7f6      	b.n	800377c <_printf_i+0x198>
 800378e:	4616      	mov	r6, r2
 8003790:	e7bd      	b.n	800370e <_printf_i+0x12a>
 8003792:	6833      	ldr	r3, [r6, #0]
 8003794:	6825      	ldr	r5, [r4, #0]
 8003796:	1d18      	adds	r0, r3, #4
 8003798:	6961      	ldr	r1, [r4, #20]
 800379a:	6030      	str	r0, [r6, #0]
 800379c:	062e      	lsls	r6, r5, #24
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	d501      	bpl.n	80037a6 <_printf_i+0x1c2>
 80037a2:	6019      	str	r1, [r3, #0]
 80037a4:	e002      	b.n	80037ac <_printf_i+0x1c8>
 80037a6:	0668      	lsls	r0, r5, #25
 80037a8:	d5fb      	bpl.n	80037a2 <_printf_i+0x1be>
 80037aa:	8019      	strh	r1, [r3, #0]
 80037ac:	2300      	movs	r3, #0
 80037ae:	4616      	mov	r6, r2
 80037b0:	6123      	str	r3, [r4, #16]
 80037b2:	e7bc      	b.n	800372e <_printf_i+0x14a>
 80037b4:	6833      	ldr	r3, [r6, #0]
 80037b6:	2100      	movs	r1, #0
 80037b8:	1d1a      	adds	r2, r3, #4
 80037ba:	6032      	str	r2, [r6, #0]
 80037bc:	681e      	ldr	r6, [r3, #0]
 80037be:	6862      	ldr	r2, [r4, #4]
 80037c0:	4630      	mov	r0, r6
 80037c2:	f000 fa95 	bl	8003cf0 <memchr>
 80037c6:	b108      	cbz	r0, 80037cc <_printf_i+0x1e8>
 80037c8:	1b80      	subs	r0, r0, r6
 80037ca:	6060      	str	r0, [r4, #4]
 80037cc:	6863      	ldr	r3, [r4, #4]
 80037ce:	6123      	str	r3, [r4, #16]
 80037d0:	2300      	movs	r3, #0
 80037d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80037d6:	e7aa      	b.n	800372e <_printf_i+0x14a>
 80037d8:	4632      	mov	r2, r6
 80037da:	4649      	mov	r1, r9
 80037dc:	4640      	mov	r0, r8
 80037de:	6923      	ldr	r3, [r4, #16]
 80037e0:	47d0      	blx	sl
 80037e2:	3001      	adds	r0, #1
 80037e4:	d0ad      	beq.n	8003742 <_printf_i+0x15e>
 80037e6:	6823      	ldr	r3, [r4, #0]
 80037e8:	079b      	lsls	r3, r3, #30
 80037ea:	d413      	bmi.n	8003814 <_printf_i+0x230>
 80037ec:	68e0      	ldr	r0, [r4, #12]
 80037ee:	9b03      	ldr	r3, [sp, #12]
 80037f0:	4298      	cmp	r0, r3
 80037f2:	bfb8      	it	lt
 80037f4:	4618      	movlt	r0, r3
 80037f6:	e7a6      	b.n	8003746 <_printf_i+0x162>
 80037f8:	2301      	movs	r3, #1
 80037fa:	4632      	mov	r2, r6
 80037fc:	4649      	mov	r1, r9
 80037fe:	4640      	mov	r0, r8
 8003800:	47d0      	blx	sl
 8003802:	3001      	adds	r0, #1
 8003804:	d09d      	beq.n	8003742 <_printf_i+0x15e>
 8003806:	3501      	adds	r5, #1
 8003808:	68e3      	ldr	r3, [r4, #12]
 800380a:	9903      	ldr	r1, [sp, #12]
 800380c:	1a5b      	subs	r3, r3, r1
 800380e:	42ab      	cmp	r3, r5
 8003810:	dcf2      	bgt.n	80037f8 <_printf_i+0x214>
 8003812:	e7eb      	b.n	80037ec <_printf_i+0x208>
 8003814:	2500      	movs	r5, #0
 8003816:	f104 0619 	add.w	r6, r4, #25
 800381a:	e7f5      	b.n	8003808 <_printf_i+0x224>
 800381c:	08003e1f 	.word	0x08003e1f
 8003820:	08003e30 	.word	0x08003e30

08003824 <__sflush_r>:
 8003824:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800382a:	0716      	lsls	r6, r2, #28
 800382c:	4605      	mov	r5, r0
 800382e:	460c      	mov	r4, r1
 8003830:	d454      	bmi.n	80038dc <__sflush_r+0xb8>
 8003832:	684b      	ldr	r3, [r1, #4]
 8003834:	2b00      	cmp	r3, #0
 8003836:	dc02      	bgt.n	800383e <__sflush_r+0x1a>
 8003838:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800383a:	2b00      	cmp	r3, #0
 800383c:	dd48      	ble.n	80038d0 <__sflush_r+0xac>
 800383e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003840:	2e00      	cmp	r6, #0
 8003842:	d045      	beq.n	80038d0 <__sflush_r+0xac>
 8003844:	2300      	movs	r3, #0
 8003846:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800384a:	682f      	ldr	r7, [r5, #0]
 800384c:	6a21      	ldr	r1, [r4, #32]
 800384e:	602b      	str	r3, [r5, #0]
 8003850:	d030      	beq.n	80038b4 <__sflush_r+0x90>
 8003852:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003854:	89a3      	ldrh	r3, [r4, #12]
 8003856:	0759      	lsls	r1, r3, #29
 8003858:	d505      	bpl.n	8003866 <__sflush_r+0x42>
 800385a:	6863      	ldr	r3, [r4, #4]
 800385c:	1ad2      	subs	r2, r2, r3
 800385e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003860:	b10b      	cbz	r3, 8003866 <__sflush_r+0x42>
 8003862:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003864:	1ad2      	subs	r2, r2, r3
 8003866:	2300      	movs	r3, #0
 8003868:	4628      	mov	r0, r5
 800386a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800386c:	6a21      	ldr	r1, [r4, #32]
 800386e:	47b0      	blx	r6
 8003870:	1c43      	adds	r3, r0, #1
 8003872:	89a3      	ldrh	r3, [r4, #12]
 8003874:	d106      	bne.n	8003884 <__sflush_r+0x60>
 8003876:	6829      	ldr	r1, [r5, #0]
 8003878:	291d      	cmp	r1, #29
 800387a:	d82b      	bhi.n	80038d4 <__sflush_r+0xb0>
 800387c:	4a28      	ldr	r2, [pc, #160]	@ (8003920 <__sflush_r+0xfc>)
 800387e:	410a      	asrs	r2, r1
 8003880:	07d6      	lsls	r6, r2, #31
 8003882:	d427      	bmi.n	80038d4 <__sflush_r+0xb0>
 8003884:	2200      	movs	r2, #0
 8003886:	6062      	str	r2, [r4, #4]
 8003888:	6922      	ldr	r2, [r4, #16]
 800388a:	04d9      	lsls	r1, r3, #19
 800388c:	6022      	str	r2, [r4, #0]
 800388e:	d504      	bpl.n	800389a <__sflush_r+0x76>
 8003890:	1c42      	adds	r2, r0, #1
 8003892:	d101      	bne.n	8003898 <__sflush_r+0x74>
 8003894:	682b      	ldr	r3, [r5, #0]
 8003896:	b903      	cbnz	r3, 800389a <__sflush_r+0x76>
 8003898:	6560      	str	r0, [r4, #84]	@ 0x54
 800389a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800389c:	602f      	str	r7, [r5, #0]
 800389e:	b1b9      	cbz	r1, 80038d0 <__sflush_r+0xac>
 80038a0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80038a4:	4299      	cmp	r1, r3
 80038a6:	d002      	beq.n	80038ae <__sflush_r+0x8a>
 80038a8:	4628      	mov	r0, r5
 80038aa:	f000 fa2f 	bl	8003d0c <_free_r>
 80038ae:	2300      	movs	r3, #0
 80038b0:	6363      	str	r3, [r4, #52]	@ 0x34
 80038b2:	e00d      	b.n	80038d0 <__sflush_r+0xac>
 80038b4:	2301      	movs	r3, #1
 80038b6:	4628      	mov	r0, r5
 80038b8:	47b0      	blx	r6
 80038ba:	4602      	mov	r2, r0
 80038bc:	1c50      	adds	r0, r2, #1
 80038be:	d1c9      	bne.n	8003854 <__sflush_r+0x30>
 80038c0:	682b      	ldr	r3, [r5, #0]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d0c6      	beq.n	8003854 <__sflush_r+0x30>
 80038c6:	2b1d      	cmp	r3, #29
 80038c8:	d001      	beq.n	80038ce <__sflush_r+0xaa>
 80038ca:	2b16      	cmp	r3, #22
 80038cc:	d11d      	bne.n	800390a <__sflush_r+0xe6>
 80038ce:	602f      	str	r7, [r5, #0]
 80038d0:	2000      	movs	r0, #0
 80038d2:	e021      	b.n	8003918 <__sflush_r+0xf4>
 80038d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80038d8:	b21b      	sxth	r3, r3
 80038da:	e01a      	b.n	8003912 <__sflush_r+0xee>
 80038dc:	690f      	ldr	r7, [r1, #16]
 80038de:	2f00      	cmp	r7, #0
 80038e0:	d0f6      	beq.n	80038d0 <__sflush_r+0xac>
 80038e2:	0793      	lsls	r3, r2, #30
 80038e4:	bf18      	it	ne
 80038e6:	2300      	movne	r3, #0
 80038e8:	680e      	ldr	r6, [r1, #0]
 80038ea:	bf08      	it	eq
 80038ec:	694b      	ldreq	r3, [r1, #20]
 80038ee:	1bf6      	subs	r6, r6, r7
 80038f0:	600f      	str	r7, [r1, #0]
 80038f2:	608b      	str	r3, [r1, #8]
 80038f4:	2e00      	cmp	r6, #0
 80038f6:	ddeb      	ble.n	80038d0 <__sflush_r+0xac>
 80038f8:	4633      	mov	r3, r6
 80038fa:	463a      	mov	r2, r7
 80038fc:	4628      	mov	r0, r5
 80038fe:	6a21      	ldr	r1, [r4, #32]
 8003900:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8003904:	47e0      	blx	ip
 8003906:	2800      	cmp	r0, #0
 8003908:	dc07      	bgt.n	800391a <__sflush_r+0xf6>
 800390a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800390e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003912:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003916:	81a3      	strh	r3, [r4, #12]
 8003918:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800391a:	4407      	add	r7, r0
 800391c:	1a36      	subs	r6, r6, r0
 800391e:	e7e9      	b.n	80038f4 <__sflush_r+0xd0>
 8003920:	dfbffffe 	.word	0xdfbffffe

08003924 <_fflush_r>:
 8003924:	b538      	push	{r3, r4, r5, lr}
 8003926:	690b      	ldr	r3, [r1, #16]
 8003928:	4605      	mov	r5, r0
 800392a:	460c      	mov	r4, r1
 800392c:	b913      	cbnz	r3, 8003934 <_fflush_r+0x10>
 800392e:	2500      	movs	r5, #0
 8003930:	4628      	mov	r0, r5
 8003932:	bd38      	pop	{r3, r4, r5, pc}
 8003934:	b118      	cbz	r0, 800393e <_fflush_r+0x1a>
 8003936:	6a03      	ldr	r3, [r0, #32]
 8003938:	b90b      	cbnz	r3, 800393e <_fflush_r+0x1a>
 800393a:	f7ff fb83 	bl	8003044 <__sinit>
 800393e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d0f3      	beq.n	800392e <_fflush_r+0xa>
 8003946:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003948:	07d0      	lsls	r0, r2, #31
 800394a:	d404      	bmi.n	8003956 <_fflush_r+0x32>
 800394c:	0599      	lsls	r1, r3, #22
 800394e:	d402      	bmi.n	8003956 <_fflush_r+0x32>
 8003950:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003952:	f7ff fbf2 	bl	800313a <__retarget_lock_acquire_recursive>
 8003956:	4628      	mov	r0, r5
 8003958:	4621      	mov	r1, r4
 800395a:	f7ff ff63 	bl	8003824 <__sflush_r>
 800395e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003960:	4605      	mov	r5, r0
 8003962:	07da      	lsls	r2, r3, #31
 8003964:	d4e4      	bmi.n	8003930 <_fflush_r+0xc>
 8003966:	89a3      	ldrh	r3, [r4, #12]
 8003968:	059b      	lsls	r3, r3, #22
 800396a:	d4e1      	bmi.n	8003930 <_fflush_r+0xc>
 800396c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800396e:	f7ff fbe5 	bl	800313c <__retarget_lock_release_recursive>
 8003972:	e7dd      	b.n	8003930 <_fflush_r+0xc>

08003974 <__malloc_lock>:
 8003974:	4801      	ldr	r0, [pc, #4]	@ (800397c <__malloc_lock+0x8>)
 8003976:	f7ff bbe0 	b.w	800313a <__retarget_lock_acquire_recursive>
 800397a:	bf00      	nop
 800397c:	20000240 	.word	0x20000240

08003980 <__malloc_unlock>:
 8003980:	4801      	ldr	r0, [pc, #4]	@ (8003988 <__malloc_unlock+0x8>)
 8003982:	f7ff bbdb 	b.w	800313c <__retarget_lock_release_recursive>
 8003986:	bf00      	nop
 8003988:	20000240 	.word	0x20000240

0800398c <__sread>:
 800398c:	b510      	push	{r4, lr}
 800398e:	460c      	mov	r4, r1
 8003990:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003994:	f000 f978 	bl	8003c88 <_read_r>
 8003998:	2800      	cmp	r0, #0
 800399a:	bfab      	itete	ge
 800399c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800399e:	89a3      	ldrhlt	r3, [r4, #12]
 80039a0:	181b      	addge	r3, r3, r0
 80039a2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80039a6:	bfac      	ite	ge
 80039a8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80039aa:	81a3      	strhlt	r3, [r4, #12]
 80039ac:	bd10      	pop	{r4, pc}

080039ae <__swrite>:
 80039ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80039b2:	461f      	mov	r7, r3
 80039b4:	898b      	ldrh	r3, [r1, #12]
 80039b6:	4605      	mov	r5, r0
 80039b8:	05db      	lsls	r3, r3, #23
 80039ba:	460c      	mov	r4, r1
 80039bc:	4616      	mov	r6, r2
 80039be:	d505      	bpl.n	80039cc <__swrite+0x1e>
 80039c0:	2302      	movs	r3, #2
 80039c2:	2200      	movs	r2, #0
 80039c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80039c8:	f000 f94c 	bl	8003c64 <_lseek_r>
 80039cc:	89a3      	ldrh	r3, [r4, #12]
 80039ce:	4632      	mov	r2, r6
 80039d0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80039d4:	81a3      	strh	r3, [r4, #12]
 80039d6:	4628      	mov	r0, r5
 80039d8:	463b      	mov	r3, r7
 80039da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80039de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80039e2:	f000 b973 	b.w	8003ccc <_write_r>

080039e6 <__sseek>:
 80039e6:	b510      	push	{r4, lr}
 80039e8:	460c      	mov	r4, r1
 80039ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80039ee:	f000 f939 	bl	8003c64 <_lseek_r>
 80039f2:	1c43      	adds	r3, r0, #1
 80039f4:	89a3      	ldrh	r3, [r4, #12]
 80039f6:	bf15      	itete	ne
 80039f8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80039fa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80039fe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003a02:	81a3      	strheq	r3, [r4, #12]
 8003a04:	bf18      	it	ne
 8003a06:	81a3      	strhne	r3, [r4, #12]
 8003a08:	bd10      	pop	{r4, pc}

08003a0a <__sclose>:
 8003a0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a0e:	f000 b8f7 	b.w	8003c00 <_close_r>

08003a12 <__swbuf_r>:
 8003a12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a14:	460e      	mov	r6, r1
 8003a16:	4614      	mov	r4, r2
 8003a18:	4605      	mov	r5, r0
 8003a1a:	b118      	cbz	r0, 8003a24 <__swbuf_r+0x12>
 8003a1c:	6a03      	ldr	r3, [r0, #32]
 8003a1e:	b90b      	cbnz	r3, 8003a24 <__swbuf_r+0x12>
 8003a20:	f7ff fb10 	bl	8003044 <__sinit>
 8003a24:	69a3      	ldr	r3, [r4, #24]
 8003a26:	60a3      	str	r3, [r4, #8]
 8003a28:	89a3      	ldrh	r3, [r4, #12]
 8003a2a:	071a      	lsls	r2, r3, #28
 8003a2c:	d501      	bpl.n	8003a32 <__swbuf_r+0x20>
 8003a2e:	6923      	ldr	r3, [r4, #16]
 8003a30:	b943      	cbnz	r3, 8003a44 <__swbuf_r+0x32>
 8003a32:	4621      	mov	r1, r4
 8003a34:	4628      	mov	r0, r5
 8003a36:	f000 f82b 	bl	8003a90 <__swsetup_r>
 8003a3a:	b118      	cbz	r0, 8003a44 <__swbuf_r+0x32>
 8003a3c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8003a40:	4638      	mov	r0, r7
 8003a42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a44:	6823      	ldr	r3, [r4, #0]
 8003a46:	6922      	ldr	r2, [r4, #16]
 8003a48:	b2f6      	uxtb	r6, r6
 8003a4a:	1a98      	subs	r0, r3, r2
 8003a4c:	6963      	ldr	r3, [r4, #20]
 8003a4e:	4637      	mov	r7, r6
 8003a50:	4283      	cmp	r3, r0
 8003a52:	dc05      	bgt.n	8003a60 <__swbuf_r+0x4e>
 8003a54:	4621      	mov	r1, r4
 8003a56:	4628      	mov	r0, r5
 8003a58:	f7ff ff64 	bl	8003924 <_fflush_r>
 8003a5c:	2800      	cmp	r0, #0
 8003a5e:	d1ed      	bne.n	8003a3c <__swbuf_r+0x2a>
 8003a60:	68a3      	ldr	r3, [r4, #8]
 8003a62:	3b01      	subs	r3, #1
 8003a64:	60a3      	str	r3, [r4, #8]
 8003a66:	6823      	ldr	r3, [r4, #0]
 8003a68:	1c5a      	adds	r2, r3, #1
 8003a6a:	6022      	str	r2, [r4, #0]
 8003a6c:	701e      	strb	r6, [r3, #0]
 8003a6e:	6962      	ldr	r2, [r4, #20]
 8003a70:	1c43      	adds	r3, r0, #1
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d004      	beq.n	8003a80 <__swbuf_r+0x6e>
 8003a76:	89a3      	ldrh	r3, [r4, #12]
 8003a78:	07db      	lsls	r3, r3, #31
 8003a7a:	d5e1      	bpl.n	8003a40 <__swbuf_r+0x2e>
 8003a7c:	2e0a      	cmp	r6, #10
 8003a7e:	d1df      	bne.n	8003a40 <__swbuf_r+0x2e>
 8003a80:	4621      	mov	r1, r4
 8003a82:	4628      	mov	r0, r5
 8003a84:	f7ff ff4e 	bl	8003924 <_fflush_r>
 8003a88:	2800      	cmp	r0, #0
 8003a8a:	d0d9      	beq.n	8003a40 <__swbuf_r+0x2e>
 8003a8c:	e7d6      	b.n	8003a3c <__swbuf_r+0x2a>
	...

08003a90 <__swsetup_r>:
 8003a90:	b538      	push	{r3, r4, r5, lr}
 8003a92:	4b29      	ldr	r3, [pc, #164]	@ (8003b38 <__swsetup_r+0xa8>)
 8003a94:	4605      	mov	r5, r0
 8003a96:	6818      	ldr	r0, [r3, #0]
 8003a98:	460c      	mov	r4, r1
 8003a9a:	b118      	cbz	r0, 8003aa4 <__swsetup_r+0x14>
 8003a9c:	6a03      	ldr	r3, [r0, #32]
 8003a9e:	b90b      	cbnz	r3, 8003aa4 <__swsetup_r+0x14>
 8003aa0:	f7ff fad0 	bl	8003044 <__sinit>
 8003aa4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003aa8:	0719      	lsls	r1, r3, #28
 8003aaa:	d422      	bmi.n	8003af2 <__swsetup_r+0x62>
 8003aac:	06da      	lsls	r2, r3, #27
 8003aae:	d407      	bmi.n	8003ac0 <__swsetup_r+0x30>
 8003ab0:	2209      	movs	r2, #9
 8003ab2:	602a      	str	r2, [r5, #0]
 8003ab4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003ab8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003abc:	81a3      	strh	r3, [r4, #12]
 8003abe:	e033      	b.n	8003b28 <__swsetup_r+0x98>
 8003ac0:	0758      	lsls	r0, r3, #29
 8003ac2:	d512      	bpl.n	8003aea <__swsetup_r+0x5a>
 8003ac4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003ac6:	b141      	cbz	r1, 8003ada <__swsetup_r+0x4a>
 8003ac8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003acc:	4299      	cmp	r1, r3
 8003ace:	d002      	beq.n	8003ad6 <__swsetup_r+0x46>
 8003ad0:	4628      	mov	r0, r5
 8003ad2:	f000 f91b 	bl	8003d0c <_free_r>
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	6363      	str	r3, [r4, #52]	@ 0x34
 8003ada:	89a3      	ldrh	r3, [r4, #12]
 8003adc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003ae0:	81a3      	strh	r3, [r4, #12]
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	6063      	str	r3, [r4, #4]
 8003ae6:	6923      	ldr	r3, [r4, #16]
 8003ae8:	6023      	str	r3, [r4, #0]
 8003aea:	89a3      	ldrh	r3, [r4, #12]
 8003aec:	f043 0308 	orr.w	r3, r3, #8
 8003af0:	81a3      	strh	r3, [r4, #12]
 8003af2:	6923      	ldr	r3, [r4, #16]
 8003af4:	b94b      	cbnz	r3, 8003b0a <__swsetup_r+0x7a>
 8003af6:	89a3      	ldrh	r3, [r4, #12]
 8003af8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003afc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b00:	d003      	beq.n	8003b0a <__swsetup_r+0x7a>
 8003b02:	4621      	mov	r1, r4
 8003b04:	4628      	mov	r0, r5
 8003b06:	f000 f83e 	bl	8003b86 <__smakebuf_r>
 8003b0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003b0e:	f013 0201 	ands.w	r2, r3, #1
 8003b12:	d00a      	beq.n	8003b2a <__swsetup_r+0x9a>
 8003b14:	2200      	movs	r2, #0
 8003b16:	60a2      	str	r2, [r4, #8]
 8003b18:	6962      	ldr	r2, [r4, #20]
 8003b1a:	4252      	negs	r2, r2
 8003b1c:	61a2      	str	r2, [r4, #24]
 8003b1e:	6922      	ldr	r2, [r4, #16]
 8003b20:	b942      	cbnz	r2, 8003b34 <__swsetup_r+0xa4>
 8003b22:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003b26:	d1c5      	bne.n	8003ab4 <__swsetup_r+0x24>
 8003b28:	bd38      	pop	{r3, r4, r5, pc}
 8003b2a:	0799      	lsls	r1, r3, #30
 8003b2c:	bf58      	it	pl
 8003b2e:	6962      	ldrpl	r2, [r4, #20]
 8003b30:	60a2      	str	r2, [r4, #8]
 8003b32:	e7f4      	b.n	8003b1e <__swsetup_r+0x8e>
 8003b34:	2000      	movs	r0, #0
 8003b36:	e7f7      	b.n	8003b28 <__swsetup_r+0x98>
 8003b38:	20000018 	.word	0x20000018

08003b3c <__swhatbuf_r>:
 8003b3c:	b570      	push	{r4, r5, r6, lr}
 8003b3e:	460c      	mov	r4, r1
 8003b40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b44:	4615      	mov	r5, r2
 8003b46:	2900      	cmp	r1, #0
 8003b48:	461e      	mov	r6, r3
 8003b4a:	b096      	sub	sp, #88	@ 0x58
 8003b4c:	da0c      	bge.n	8003b68 <__swhatbuf_r+0x2c>
 8003b4e:	89a3      	ldrh	r3, [r4, #12]
 8003b50:	2100      	movs	r1, #0
 8003b52:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003b56:	bf14      	ite	ne
 8003b58:	2340      	movne	r3, #64	@ 0x40
 8003b5a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003b5e:	2000      	movs	r0, #0
 8003b60:	6031      	str	r1, [r6, #0]
 8003b62:	602b      	str	r3, [r5, #0]
 8003b64:	b016      	add	sp, #88	@ 0x58
 8003b66:	bd70      	pop	{r4, r5, r6, pc}
 8003b68:	466a      	mov	r2, sp
 8003b6a:	f000 f859 	bl	8003c20 <_fstat_r>
 8003b6e:	2800      	cmp	r0, #0
 8003b70:	dbed      	blt.n	8003b4e <__swhatbuf_r+0x12>
 8003b72:	9901      	ldr	r1, [sp, #4]
 8003b74:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003b78:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003b7c:	4259      	negs	r1, r3
 8003b7e:	4159      	adcs	r1, r3
 8003b80:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003b84:	e7eb      	b.n	8003b5e <__swhatbuf_r+0x22>

08003b86 <__smakebuf_r>:
 8003b86:	898b      	ldrh	r3, [r1, #12]
 8003b88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003b8a:	079d      	lsls	r5, r3, #30
 8003b8c:	4606      	mov	r6, r0
 8003b8e:	460c      	mov	r4, r1
 8003b90:	d507      	bpl.n	8003ba2 <__smakebuf_r+0x1c>
 8003b92:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003b96:	6023      	str	r3, [r4, #0]
 8003b98:	6123      	str	r3, [r4, #16]
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	6163      	str	r3, [r4, #20]
 8003b9e:	b003      	add	sp, #12
 8003ba0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ba2:	466a      	mov	r2, sp
 8003ba4:	ab01      	add	r3, sp, #4
 8003ba6:	f7ff ffc9 	bl	8003b3c <__swhatbuf_r>
 8003baa:	9f00      	ldr	r7, [sp, #0]
 8003bac:	4605      	mov	r5, r0
 8003bae:	4639      	mov	r1, r7
 8003bb0:	4630      	mov	r0, r6
 8003bb2:	f7ff fc25 	bl	8003400 <_malloc_r>
 8003bb6:	b948      	cbnz	r0, 8003bcc <__smakebuf_r+0x46>
 8003bb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003bbc:	059a      	lsls	r2, r3, #22
 8003bbe:	d4ee      	bmi.n	8003b9e <__smakebuf_r+0x18>
 8003bc0:	f023 0303 	bic.w	r3, r3, #3
 8003bc4:	f043 0302 	orr.w	r3, r3, #2
 8003bc8:	81a3      	strh	r3, [r4, #12]
 8003bca:	e7e2      	b.n	8003b92 <__smakebuf_r+0xc>
 8003bcc:	89a3      	ldrh	r3, [r4, #12]
 8003bce:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003bd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003bd6:	81a3      	strh	r3, [r4, #12]
 8003bd8:	9b01      	ldr	r3, [sp, #4]
 8003bda:	6020      	str	r0, [r4, #0]
 8003bdc:	b15b      	cbz	r3, 8003bf6 <__smakebuf_r+0x70>
 8003bde:	4630      	mov	r0, r6
 8003be0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003be4:	f000 f82e 	bl	8003c44 <_isatty_r>
 8003be8:	b128      	cbz	r0, 8003bf6 <__smakebuf_r+0x70>
 8003bea:	89a3      	ldrh	r3, [r4, #12]
 8003bec:	f023 0303 	bic.w	r3, r3, #3
 8003bf0:	f043 0301 	orr.w	r3, r3, #1
 8003bf4:	81a3      	strh	r3, [r4, #12]
 8003bf6:	89a3      	ldrh	r3, [r4, #12]
 8003bf8:	431d      	orrs	r5, r3
 8003bfa:	81a5      	strh	r5, [r4, #12]
 8003bfc:	e7cf      	b.n	8003b9e <__smakebuf_r+0x18>
	...

08003c00 <_close_r>:
 8003c00:	b538      	push	{r3, r4, r5, lr}
 8003c02:	2300      	movs	r3, #0
 8003c04:	4d05      	ldr	r5, [pc, #20]	@ (8003c1c <_close_r+0x1c>)
 8003c06:	4604      	mov	r4, r0
 8003c08:	4608      	mov	r0, r1
 8003c0a:	602b      	str	r3, [r5, #0]
 8003c0c:	f7fc fcdb 	bl	80005c6 <_close>
 8003c10:	1c43      	adds	r3, r0, #1
 8003c12:	d102      	bne.n	8003c1a <_close_r+0x1a>
 8003c14:	682b      	ldr	r3, [r5, #0]
 8003c16:	b103      	cbz	r3, 8003c1a <_close_r+0x1a>
 8003c18:	6023      	str	r3, [r4, #0]
 8003c1a:	bd38      	pop	{r3, r4, r5, pc}
 8003c1c:	2000024c 	.word	0x2000024c

08003c20 <_fstat_r>:
 8003c20:	b538      	push	{r3, r4, r5, lr}
 8003c22:	2300      	movs	r3, #0
 8003c24:	4d06      	ldr	r5, [pc, #24]	@ (8003c40 <_fstat_r+0x20>)
 8003c26:	4604      	mov	r4, r0
 8003c28:	4608      	mov	r0, r1
 8003c2a:	4611      	mov	r1, r2
 8003c2c:	602b      	str	r3, [r5, #0]
 8003c2e:	f7fc fcd5 	bl	80005dc <_fstat>
 8003c32:	1c43      	adds	r3, r0, #1
 8003c34:	d102      	bne.n	8003c3c <_fstat_r+0x1c>
 8003c36:	682b      	ldr	r3, [r5, #0]
 8003c38:	b103      	cbz	r3, 8003c3c <_fstat_r+0x1c>
 8003c3a:	6023      	str	r3, [r4, #0]
 8003c3c:	bd38      	pop	{r3, r4, r5, pc}
 8003c3e:	bf00      	nop
 8003c40:	2000024c 	.word	0x2000024c

08003c44 <_isatty_r>:
 8003c44:	b538      	push	{r3, r4, r5, lr}
 8003c46:	2300      	movs	r3, #0
 8003c48:	4d05      	ldr	r5, [pc, #20]	@ (8003c60 <_isatty_r+0x1c>)
 8003c4a:	4604      	mov	r4, r0
 8003c4c:	4608      	mov	r0, r1
 8003c4e:	602b      	str	r3, [r5, #0]
 8003c50:	f7fc fcd3 	bl	80005fa <_isatty>
 8003c54:	1c43      	adds	r3, r0, #1
 8003c56:	d102      	bne.n	8003c5e <_isatty_r+0x1a>
 8003c58:	682b      	ldr	r3, [r5, #0]
 8003c5a:	b103      	cbz	r3, 8003c5e <_isatty_r+0x1a>
 8003c5c:	6023      	str	r3, [r4, #0]
 8003c5e:	bd38      	pop	{r3, r4, r5, pc}
 8003c60:	2000024c 	.word	0x2000024c

08003c64 <_lseek_r>:
 8003c64:	b538      	push	{r3, r4, r5, lr}
 8003c66:	4604      	mov	r4, r0
 8003c68:	4608      	mov	r0, r1
 8003c6a:	4611      	mov	r1, r2
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	4d05      	ldr	r5, [pc, #20]	@ (8003c84 <_lseek_r+0x20>)
 8003c70:	602a      	str	r2, [r5, #0]
 8003c72:	461a      	mov	r2, r3
 8003c74:	f7fc fccb 	bl	800060e <_lseek>
 8003c78:	1c43      	adds	r3, r0, #1
 8003c7a:	d102      	bne.n	8003c82 <_lseek_r+0x1e>
 8003c7c:	682b      	ldr	r3, [r5, #0]
 8003c7e:	b103      	cbz	r3, 8003c82 <_lseek_r+0x1e>
 8003c80:	6023      	str	r3, [r4, #0]
 8003c82:	bd38      	pop	{r3, r4, r5, pc}
 8003c84:	2000024c 	.word	0x2000024c

08003c88 <_read_r>:
 8003c88:	b538      	push	{r3, r4, r5, lr}
 8003c8a:	4604      	mov	r4, r0
 8003c8c:	4608      	mov	r0, r1
 8003c8e:	4611      	mov	r1, r2
 8003c90:	2200      	movs	r2, #0
 8003c92:	4d05      	ldr	r5, [pc, #20]	@ (8003ca8 <_read_r+0x20>)
 8003c94:	602a      	str	r2, [r5, #0]
 8003c96:	461a      	mov	r2, r3
 8003c98:	f7fc fc5c 	bl	8000554 <_read>
 8003c9c:	1c43      	adds	r3, r0, #1
 8003c9e:	d102      	bne.n	8003ca6 <_read_r+0x1e>
 8003ca0:	682b      	ldr	r3, [r5, #0]
 8003ca2:	b103      	cbz	r3, 8003ca6 <_read_r+0x1e>
 8003ca4:	6023      	str	r3, [r4, #0]
 8003ca6:	bd38      	pop	{r3, r4, r5, pc}
 8003ca8:	2000024c 	.word	0x2000024c

08003cac <_sbrk_r>:
 8003cac:	b538      	push	{r3, r4, r5, lr}
 8003cae:	2300      	movs	r3, #0
 8003cb0:	4d05      	ldr	r5, [pc, #20]	@ (8003cc8 <_sbrk_r+0x1c>)
 8003cb2:	4604      	mov	r4, r0
 8003cb4:	4608      	mov	r0, r1
 8003cb6:	602b      	str	r3, [r5, #0]
 8003cb8:	f7fc fcb6 	bl	8000628 <_sbrk>
 8003cbc:	1c43      	adds	r3, r0, #1
 8003cbe:	d102      	bne.n	8003cc6 <_sbrk_r+0x1a>
 8003cc0:	682b      	ldr	r3, [r5, #0]
 8003cc2:	b103      	cbz	r3, 8003cc6 <_sbrk_r+0x1a>
 8003cc4:	6023      	str	r3, [r4, #0]
 8003cc6:	bd38      	pop	{r3, r4, r5, pc}
 8003cc8:	2000024c 	.word	0x2000024c

08003ccc <_write_r>:
 8003ccc:	b538      	push	{r3, r4, r5, lr}
 8003cce:	4604      	mov	r4, r0
 8003cd0:	4608      	mov	r0, r1
 8003cd2:	4611      	mov	r1, r2
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	4d05      	ldr	r5, [pc, #20]	@ (8003cec <_write_r+0x20>)
 8003cd8:	602a      	str	r2, [r5, #0]
 8003cda:	461a      	mov	r2, r3
 8003cdc:	f7fc fc57 	bl	800058e <_write>
 8003ce0:	1c43      	adds	r3, r0, #1
 8003ce2:	d102      	bne.n	8003cea <_write_r+0x1e>
 8003ce4:	682b      	ldr	r3, [r5, #0]
 8003ce6:	b103      	cbz	r3, 8003cea <_write_r+0x1e>
 8003ce8:	6023      	str	r3, [r4, #0]
 8003cea:	bd38      	pop	{r3, r4, r5, pc}
 8003cec:	2000024c 	.word	0x2000024c

08003cf0 <memchr>:
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	b510      	push	{r4, lr}
 8003cf4:	b2c9      	uxtb	r1, r1
 8003cf6:	4402      	add	r2, r0
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	d101      	bne.n	8003d02 <memchr+0x12>
 8003cfe:	2000      	movs	r0, #0
 8003d00:	e003      	b.n	8003d0a <memchr+0x1a>
 8003d02:	7804      	ldrb	r4, [r0, #0]
 8003d04:	3301      	adds	r3, #1
 8003d06:	428c      	cmp	r4, r1
 8003d08:	d1f6      	bne.n	8003cf8 <memchr+0x8>
 8003d0a:	bd10      	pop	{r4, pc}

08003d0c <_free_r>:
 8003d0c:	b538      	push	{r3, r4, r5, lr}
 8003d0e:	4605      	mov	r5, r0
 8003d10:	2900      	cmp	r1, #0
 8003d12:	d040      	beq.n	8003d96 <_free_r+0x8a>
 8003d14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d18:	1f0c      	subs	r4, r1, #4
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	bfb8      	it	lt
 8003d1e:	18e4      	addlt	r4, r4, r3
 8003d20:	f7ff fe28 	bl	8003974 <__malloc_lock>
 8003d24:	4a1c      	ldr	r2, [pc, #112]	@ (8003d98 <_free_r+0x8c>)
 8003d26:	6813      	ldr	r3, [r2, #0]
 8003d28:	b933      	cbnz	r3, 8003d38 <_free_r+0x2c>
 8003d2a:	6063      	str	r3, [r4, #4]
 8003d2c:	6014      	str	r4, [r2, #0]
 8003d2e:	4628      	mov	r0, r5
 8003d30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003d34:	f7ff be24 	b.w	8003980 <__malloc_unlock>
 8003d38:	42a3      	cmp	r3, r4
 8003d3a:	d908      	bls.n	8003d4e <_free_r+0x42>
 8003d3c:	6820      	ldr	r0, [r4, #0]
 8003d3e:	1821      	adds	r1, r4, r0
 8003d40:	428b      	cmp	r3, r1
 8003d42:	bf01      	itttt	eq
 8003d44:	6819      	ldreq	r1, [r3, #0]
 8003d46:	685b      	ldreq	r3, [r3, #4]
 8003d48:	1809      	addeq	r1, r1, r0
 8003d4a:	6021      	streq	r1, [r4, #0]
 8003d4c:	e7ed      	b.n	8003d2a <_free_r+0x1e>
 8003d4e:	461a      	mov	r2, r3
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	b10b      	cbz	r3, 8003d58 <_free_r+0x4c>
 8003d54:	42a3      	cmp	r3, r4
 8003d56:	d9fa      	bls.n	8003d4e <_free_r+0x42>
 8003d58:	6811      	ldr	r1, [r2, #0]
 8003d5a:	1850      	adds	r0, r2, r1
 8003d5c:	42a0      	cmp	r0, r4
 8003d5e:	d10b      	bne.n	8003d78 <_free_r+0x6c>
 8003d60:	6820      	ldr	r0, [r4, #0]
 8003d62:	4401      	add	r1, r0
 8003d64:	1850      	adds	r0, r2, r1
 8003d66:	4283      	cmp	r3, r0
 8003d68:	6011      	str	r1, [r2, #0]
 8003d6a:	d1e0      	bne.n	8003d2e <_free_r+0x22>
 8003d6c:	6818      	ldr	r0, [r3, #0]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	4408      	add	r0, r1
 8003d72:	6010      	str	r0, [r2, #0]
 8003d74:	6053      	str	r3, [r2, #4]
 8003d76:	e7da      	b.n	8003d2e <_free_r+0x22>
 8003d78:	d902      	bls.n	8003d80 <_free_r+0x74>
 8003d7a:	230c      	movs	r3, #12
 8003d7c:	602b      	str	r3, [r5, #0]
 8003d7e:	e7d6      	b.n	8003d2e <_free_r+0x22>
 8003d80:	6820      	ldr	r0, [r4, #0]
 8003d82:	1821      	adds	r1, r4, r0
 8003d84:	428b      	cmp	r3, r1
 8003d86:	bf01      	itttt	eq
 8003d88:	6819      	ldreq	r1, [r3, #0]
 8003d8a:	685b      	ldreq	r3, [r3, #4]
 8003d8c:	1809      	addeq	r1, r1, r0
 8003d8e:	6021      	streq	r1, [r4, #0]
 8003d90:	6063      	str	r3, [r4, #4]
 8003d92:	6054      	str	r4, [r2, #4]
 8003d94:	e7cb      	b.n	8003d2e <_free_r+0x22>
 8003d96:	bd38      	pop	{r3, r4, r5, pc}
 8003d98:	20000248 	.word	0x20000248

08003d9c <_init>:
 8003d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d9e:	bf00      	nop
 8003da0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003da2:	bc08      	pop	{r3}
 8003da4:	469e      	mov	lr, r3
 8003da6:	4770      	bx	lr

08003da8 <_fini>:
 8003da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003daa:	bf00      	nop
 8003dac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003dae:	bc08      	pop	{r3}
 8003db0:	469e      	mov	lr, r3
 8003db2:	4770      	bx	lr
