

================================================================
== Vitis HLS Report for 'getinstream_Pipeline_VITIS_LOOP_49_1'
================================================================
* Date:           Sat Jun 15 17:11:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_userdma
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.963 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_49_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    195|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     86|    -|
|Register         |        -|    -|     104|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     104|    281|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln69_fu_241_p2                |         +|   0|  0|  39|          32|           1|
    |count_5_fu_235_p2                 |         +|   0|  0|  39|          32|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |icmp_ln71_fu_257_p2               |      icmp|   0|  0|  35|          28|           1|
    |icmp_ln75_fu_269_p2               |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln71_fu_263_p2                 |        or|   0|  0|   2|           1|           1|
    |inbuf_din                         |    select|   0|  0|  33|           1|          33|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 195|         130|          74|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_count_4          |  14|          3|   32|         96|
    |count_fu_86                       |   9|          2|   32|         64|
    |empty_fu_90                       |   9|          2|   32|         64|
    |inStreamTop_TDATA_blk_n           |   9|          2|    1|          2|
    |inbuf_blk_n                       |   9|          2|    1|          2|
    |incount_blk_n                     |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  86|         19|  102|        236|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |count_5_reg_318                   |  32|   0|   32|          0|
    |count_fu_86                       |  32|   0|   32|          0|
    |empty_fu_90                       |  32|   0|   32|          0|
    |icmp_ln75_reg_328                 |   1|   0|    1|          0|
    |in_val_last_reg_313               |   1|   0|    1|          0|
    |or_ln71_reg_324                   |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 104|   0|  104|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  getinstream_Pipeline_VITIS_LOOP_49_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  getinstream_Pipeline_VITIS_LOOP_49_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  getinstream_Pipeline_VITIS_LOOP_49_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  getinstream_Pipeline_VITIS_LOOP_49_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  getinstream_Pipeline_VITIS_LOOP_49_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  getinstream_Pipeline_VITIS_LOOP_49_1|  return value|
|inStreamTop_TVALID      |   in|    1|        axis|                  inStreamTop_V_data_V|       pointer|
|inStreamTop_TDATA       |   in|   32|        axis|                  inStreamTop_V_data_V|       pointer|
|inbuf_din               |  out|   33|     ap_fifo|                                 inbuf|       pointer|
|inbuf_num_data_valid    |   in|    7|     ap_fifo|                                 inbuf|       pointer|
|inbuf_fifo_cap          |   in|    7|     ap_fifo|                                 inbuf|       pointer|
|inbuf_full_n            |   in|    1|     ap_fifo|                                 inbuf|       pointer|
|inbuf_write             |  out|    1|     ap_fifo|                                 inbuf|       pointer|
|incount_din             |  out|   32|     ap_fifo|                               incount|       pointer|
|incount_num_data_valid  |   in|    3|     ap_fifo|                               incount|       pointer|
|incount_fifo_cap        |   in|    3|     ap_fifo|                               incount|       pointer|
|incount_full_n          |   in|    1|     ap_fifo|                               incount|       pointer|
|incount_write           |  out|    1|     ap_fifo|                               incount|       pointer|
|in_len_load             |   in|   32|     ap_none|                           in_len_load|        scalar|
|inStreamTop_TREADY      |  out|    1|        axis|                  inStreamTop_V_last_V|       pointer|
|inStreamTop_TLAST       |   in|    1|        axis|                  inStreamTop_V_last_V|       pointer|
|inStreamTop_TKEEP       |   in|    4|        axis|                  inStreamTop_V_keep_V|       pointer|
|inStreamTop_TSTRB       |   in|    4|        axis|                  inStreamTop_V_strb_V|       pointer|
|inStreamTop_TUSER       |   in|    7|        axis|                  inStreamTop_V_user_V|       pointer|
|endianness              |   in|    1|     ap_none|                            endianness|        scalar|
|in_s2m_len              |   in|   32|     ap_none|                            in_s2m_len|        scalar|
|in_val_last_out         |  out|    1|      ap_vld|                       in_val_last_out|       pointer|
|in_val_last_out_ap_vld  |  out|    1|      ap_vld|                       in_val_last_out|       pointer|
+------------------------+-----+-----+------------+--------------------------------------+--------------+

