{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590197809564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590197809564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 22 20:36:49 2020 " "Processing started: Fri May 22 20:36:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590197809564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1590197809564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1590197809564 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1590197810526 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1590197810526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590197822389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590197822389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590197822397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590197822397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistros.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistros.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistros " "Found entity 1: BancoRegistros" {  } { { "BancoRegistros.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/BancoRegistros.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590197822405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590197822405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch.v 1 1 " "Found 1 design units, including 1 entities, in source file branch.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch " "Found entity 1: branch" {  } { { "Branch.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/Branch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590197822412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590197822412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer1 " "Found entity 1: buffer1" {  } { { "buffer1.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/buffer1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590197822420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590197822420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer2.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer2.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer2 " "Found entity 1: buffer2" {  } { { "buffer2.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/buffer2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590197822428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590197822428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer3.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer3.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer3 " "Found entity 1: buffer3" {  } { { "buffer3.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/buffer3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590197822437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590197822437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer4.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer4.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer4 " "Found entity 1: buffer4" {  } { { "buffer4.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/buffer4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590197822445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590197822445 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controlAlu.v(7) " "Verilog HDL information at controlAlu.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "controlAlu.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/controlAlu.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1590197822451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlalu.v 1 1 " "Found 1 design units, including 1 entities, in source file controlalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlAlu " "Found entity 1: controlAlu" {  } { { "controlAlu.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/controlAlu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590197822454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590197822454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrucmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instrucmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrucmemory " "Found entity 1: instrucmemory" {  } { { "instrucmemory.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/instrucmemory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590197822461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590197822461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590197822469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590197822469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_tb " "Found entity 1: mips_tb" {  } { { "mips_tb.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590197822477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590197822477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux1 " "Found entity 1: Mux1" {  } { { "Mux1.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/Mux1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590197822486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590197822486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "Mux2.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/Mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590197822494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590197822494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3 " "Found entity 1: Mux3" {  } { { "Mux3.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/Mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590197822502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590197822502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "Mux4.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/Mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590197822510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590197822510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590197822519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590197822519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_left " "Found entity 1: Shift_left" {  } { { "Shift_left.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/Shift_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590197822527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590197822527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sing_ext.v 1 1 " "Found 1 design units, including 1 entities, in source file sing_ext.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sing_ext " "Found entity 1: Sing_ext" {  } { { "Sing_ext.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/Sing_ext.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590197822535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590197822535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadControl " "Found entity 1: UnidadControl" {  } { { "UnidadControl.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/UnidadControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590197822544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590197822544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriadato.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriadato.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoriaDato " "Found entity 1: MemoriaDato" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590197822552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590197822552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_j.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_left_J " "Found entity 1: Shift_left_J" {  } { { "Shift_left_J.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/Shift_left_J.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590197822560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590197822560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sing_ext_j.v 1 1 " "Found 1 design units, including 1 entities, in source file sing_ext_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sing_ext_J " "Found entity 1: Sing_ext_J" {  } { { "Sing_ext_J.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/Sing_ext_J.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590197822568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590197822568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_j.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_J " "Found entity 1: Mux_J" {  } { { "Mux_J.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/Mux_J.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590197822576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590197822576 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_tb " "Elaborating entity \"mips_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1590197822662 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk mips_tb.v(8) " "Verilog HDL warning at mips_tb.v(8): assignments to clk create a combinational loop" {  } { { "mips_tb.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips_tb.v" 8 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1590197822663 "|mips_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mips_tb.v(15) " "Verilog HDL warning at mips_tb.v(15): ignoring unsupported system task" {  } { { "mips_tb.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips_tb.v" 15 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1590197822663 "|mips_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mips_tb.v(19) " "Verilog HDL warning at mips_tb.v(19): ignoring unsupported system task" {  } { { "mips_tb.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips_tb.v" 19 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1590197822663 "|mips_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips mips:mipsx " "Elaborating entity \"mips\" for hierarchy \"mips:mipsx\"" {  } { { "mips_tb.v" "mipsx" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips_tb.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590197822666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux1 mips:mipsx\|Mux1:Muxa " "Elaborating entity \"Mux1\" for hierarchy \"mips:mipsx\|Mux1:Muxa\"" {  } { { "mips.v" "Muxa" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590197822672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_J mips:mipsx\|Mux_J:muxJ " "Elaborating entity \"Mux_J\" for hierarchy \"mips:mipsx\|Mux_J:muxJ\"" {  } { { "mips.v" "muxJ" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590197822677 ""}
{ "Warning" "WSGN_SEARCH_FILE" "addpc.v 1 1 " "Using design file addpc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 addpc " "Found entity 1: addpc" {  } { { "addpc.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/addpc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590197822707 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1590197822707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addpc mips:mipsx\|addpc:pcAdd " "Elaborating entity \"addpc\" for hierarchy \"mips:mipsx\|addpc:pcAdd\"" {  } { { "mips.v" "pcAdd" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590197822709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc mips:mipsx\|pc:pcounter " "Elaborating entity \"pc\" for hierarchy \"mips:mipsx\|pc:pcounter\"" {  } { { "mips.v" "pcounter" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590197822714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrucmemory mips:mipsx\|instrucmemory:instrucmemory1 " "Elaborating entity \"instrucmemory\" for hierarchy \"mips:mipsx\|instrucmemory:instrucmemory1\"" {  } { { "mips.v" "instrucmemory1" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590197822718 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "502 0 1023 instrucmemory.v(11) " "Verilog HDL warning at instrucmemory.v(11): number of words (502) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "instrucmemory.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/instrucmemory.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1590197822720 "|mips|instrucmemory:instrucmemory1"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem instrucmemory.v(10) " "Verilog HDL warning at instrucmemory.v(10): initial value for variable mem should be constant" {  } { { "instrucmemory.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/instrucmemory.v" 10 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1590197822720 "|mips|instrucmemory:instrucmemory1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem 0 instrucmemory.v(8) " "Net \"mem\" at instrucmemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instrucmemory.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/instrucmemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1590197822720 "|mips|instrucmemory:instrucmemory1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer1 mips:mipsx\|buffer1:bufferA " "Elaborating entity \"buffer1\" for hierarchy \"mips:mipsx\|buffer1:bufferA\"" {  } { { "mips.v" "bufferA" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590197822725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistros mips:mipsx\|BancoRegistros:Br " "Elaborating entity \"BancoRegistros\" for hierarchy \"mips:mipsx\|BancoRegistros:Br\"" {  } { { "mips.v" "Br" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590197822729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadControl mips:mipsx\|UnidadControl:control " "Elaborating entity \"UnidadControl\" for hierarchy \"mips:mipsx\|UnidadControl:control\"" {  } { { "mips.v" "control" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590197822736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_left_J mips:mipsx\|Shift_left_J:Shift2 " "Elaborating entity \"Shift_left_J\" for hierarchy \"mips:mipsx\|Shift_left_J:Shift2\"" {  } { { "mips.v" "Shift2" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590197822741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sing_ext_J mips:mipsx\|Sing_ext_J:Sing2 " "Elaborating entity \"Sing_ext_J\" for hierarchy \"mips:mipsx\|Sing_ext_J:Sing2\"" {  } { { "mips.v" "Sing2" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590197822745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sing_ext mips:mipsx\|Sing_ext:sing_ext1 " "Elaborating entity \"Sing_ext\" for hierarchy \"mips:mipsx\|Sing_ext:sing_ext1\"" {  } { { "mips.v" "sing_ext1" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590197822749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer2 mips:mipsx\|buffer2:bufferb " "Elaborating entity \"buffer2\" for hierarchy \"mips:mipsx\|buffer2:bufferb\"" {  } { { "mips.v" "bufferb" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590197822753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_left mips:mipsx\|Shift_left:sleft " "Elaborating entity \"Shift_left\" for hierarchy \"mips:mipsx\|Shift_left:sleft\"" {  } { { "mips.v" "sleft" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590197822759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 mips:mipsx\|Mux2:Muxb " "Elaborating entity \"Mux2\" for hierarchy \"mips:mipsx\|Mux2:Muxb\"" {  } { { "mips.v" "Muxb" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590197822763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3 mips:mipsx\|Mux3:Muxc " "Elaborating entity \"Mux3\" for hierarchy \"mips:mipsx\|Mux3:Muxc\"" {  } { { "mips.v" "Muxc" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590197822767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlAlu mips:mipsx\|controlAlu:controlalu1 " "Elaborating entity \"controlAlu\" for hierarchy \"mips:mipsx\|controlAlu:controlalu1\"" {  } { { "mips.v" "controlalu1" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590197822772 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "salida controlAlu.v(7) " "Verilog HDL Always Construct warning at controlAlu.v(7): inferring latch(es) for variable \"salida\", which holds its previous value in one or more paths through the always construct" {  } { { "controlAlu.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/controlAlu.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1590197822773 "|mips|controlAlu:controlalu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[0\] controlAlu.v(47) " "Inferred latch for \"salida\[0\]\" at controlAlu.v(47)" {  } { { "controlAlu.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/controlAlu.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822773 "|mips|controlAlu:controlalu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[1\] controlAlu.v(47) " "Inferred latch for \"salida\[1\]\" at controlAlu.v(47)" {  } { { "controlAlu.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/controlAlu.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822774 "|mips|controlAlu:controlalu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[2\] controlAlu.v(47) " "Inferred latch for \"salida\[2\]\" at controlAlu.v(47)" {  } { { "controlAlu.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/controlAlu.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822774 "|mips|controlAlu:controlalu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[3\] controlAlu.v(47) " "Inferred latch for \"salida\[3\]\" at controlAlu.v(47)" {  } { { "controlAlu.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/controlAlu.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822774 "|mips|controlAlu:controlalu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu mips:mipsx\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"mips:mipsx\|alu:alu1\"" {  } { { "mips.v" "alu1" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590197822776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder mips:mipsx\|Adder:leadder " "Elaborating entity \"Adder\" for hierarchy \"mips:mipsx\|Adder:leadder\"" {  } { { "mips.v" "leadder" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590197822779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer3 mips:mipsx\|buffer3:bufferc " "Elaborating entity \"buffer3\" for hierarchy \"mips:mipsx\|buffer3:bufferc\"" {  } { { "mips.v" "bufferc" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590197822783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch mips:mipsx\|branch:branch1 " "Elaborating entity \"branch\" for hierarchy \"mips:mipsx\|branch:branch1\"" {  } { { "mips.v" "branch1" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590197822787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoriaDato mips:mipsx\|MemoriaDato:MemDato " "Elaborating entity \"MemoriaDato\" for hierarchy \"mips:mipsx\|MemoriaDato:MemDato\"" {  } { { "mips.v" "MemDato" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590197822791 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRes MemoriaDato.v(21) " "Verilog HDL Always Construct warning at MemoriaDato.v(21): inferring latch(es) for variable \"MemRes\", which holds its previous value in one or more paths through the always construct" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1590197822793 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[0\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[0\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822793 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[1\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[1\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822793 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[2\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[2\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822793 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[3\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[3\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822793 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[4\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[4\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822793 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[5\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[5\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822793 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[6\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[6\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822793 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[7\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[7\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822793 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[8\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[8\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822793 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[9\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[9\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822793 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[10\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[10\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822793 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[11\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[11\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822793 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[12\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[12\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822793 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[13\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[13\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822793 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[14\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[14\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822793 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[15\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[15\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822794 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[16\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[16\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822794 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[17\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[17\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822794 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[18\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[18\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822794 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[19\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[19\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822794 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[20\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[20\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822794 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[21\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[21\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822794 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[22\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[22\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822794 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[23\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[23\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822794 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[24\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[24\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822794 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[25\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[25\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822794 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[26\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[26\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822794 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[27\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[27\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822794 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[28\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[28\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822794 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[29\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[29\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822794 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[30\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[30\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822794 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRes\[31\] MemoriaDato.v(21) " "Inferred latch for \"MemRes\[31\]\" at MemoriaDato.v(21)" {  } { { "MemoriaDato.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/MemoriaDato.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590197822794 "|mips_tb|mips:mipsx|MemoriaDato:MemDato"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer4 mips:mipsx\|buffer4:bufferd " "Elaborating entity \"buffer4\" for hierarchy \"mips:mipsx\|buffer4:bufferd\"" {  } { { "mips.v" "bufferd" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590197822797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 mips:mipsx\|Mux4:Mux_4 " "Elaborating entity \"Mux4\" for hierarchy \"mips:mipsx\|Mux4:Mux_4\"" {  } { { "mips.v" "Mux_4" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590197822801 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.map.smsg " "Generated suppressed messages file C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1590197823233 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590197823406 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 22 20:37:03 2020 " "Processing ended: Fri May 22 20:37:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590197823406 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590197823406 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590197823406 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1590197823406 ""}
