From a15850d60e79b2e4b6606e2369dcceed8f146781 Mon Sep 17 00:00:00 2001
From: Pengpeng Cui <pengpengx.cui@intel.com>
Date: Tue, 1 Dec 2015 15:03:13 +0800
Subject: [PATCH 04/13] atomisp2: css2400 and 2401
 irci_ecr-master_20151129_1500

Merge CSS2.1 for css2400 and 2401_legacy
for irci_ecr-master_20151129_1500 firmware tag

Change-Id: Ic2be4612e9070e4b2149650098f56b937a21013f
Tracked-On: https://jira01.devtools.intel.com/browse/OAM-13009
Original-Tracked-On: https://jira01.devtools.intel.com/browse/IMINAN-43419
Signed-off-by: Pengpeng Cui <pengpengx.cui@intel.com>
Reviewed-on: https://icggerrit.ir.intel.com/87503
Build: Dessert M BXT RVP (SC)
Build: Dessert M COHO (SC)
Build: Dessert M CHT FFD (SC)
Approver: WeiX Meng <weix.meng@intel.com>
Integrator: WeiX Meng <weix.meng@intel.com>
Reviewed-by: WeiX Meng <weix.meng@intel.com>
Signed-off-by: Yang Fan F <fan.f.yang@intel.com>
Reviewed-on: https://android.intel.com:443/450385
---
 .../drivers/media/pci/atomisp2/Makefile.common     |   4 +-
 .../atomisp2/css/camera/pipe/src/pipe_binarydesc.c |  22 +-
 .../ia_css_isp_params.c                            | 586 +++++++++++++++++++++
 .../ia_css_isp_params.h                            |  62 +++
 .../ia_css_isp_states.c                            |  48 ++
 .../ia_css_isp_states.h                            |   4 +
 .../pci/atomisp2/css/css_2400_system/spmem_dump.c  | 576 ++++++++++----------
 .../ia_css_isp_params.c                            | 586 +++++++++++++++++++++
 .../ia_css_isp_params.h                            |  62 +++
 .../ia_css_isp_states.c                            |  48 ++
 .../ia_css_isp_states.h                            |   4 +
 .../css/css_2401_csi2p_system/spmem_dump.c         | 524 +++++++++---------
 .../ia_css_isp_params.c                            | 586 +++++++++++++++++++++
 .../ia_css_isp_params.h                            |  62 +++
 .../ia_css_isp_states.c                            |  48 ++
 .../ia_css_isp_states.h                            |   4 +
 .../pci/atomisp2/css/css_2401_system/spmem_dump.c  | 572 ++++++++++----------
 .../media/pci/atomisp2/css/css_api_version.h       |  29 +-
 .../camera/drivers/media/pci/atomisp2/css/ia_css.h |   2 +-
 .../media/pci/atomisp2/css/ia_css_frame_format.h   |   5 +-
 .../media/pci/atomisp2/css/ia_css_host_data.h      |   1 -
 .../drivers/media/pci/atomisp2/css/ia_css_pipe.h   |   4 +-
 .../drivers/media/pci/atomisp2/css/ia_css_types.h  |  31 +-
 .../media/pci/atomisp2/css/ia_css_version_data.h   |   2 +-
 .../css/isp/kernels/ctc/ctc2/ia_css_ctc2.host.c    |  29 +-
 .../css/isp/kernels/ctc/ctc2/ia_css_ctc2.host.h    |   6 +
 .../css/isp/kernels/ctc/ctc2/ia_css_ctc2_types.h   |  40 +-
 .../css/isp/kernels/dpc2/ia_css_dpc2_param.h       |   3 -
 .../css/isp/kernels/dvs/dvs_1.0/ia_css_dvs.host.c  |   2 +-
 .../kernels/eed1_8/ia_css_eed1_8_default.host.c    |   8 +-
 .../atomisp2/css/isp/kernels/hdr/ia_css_hdr.host.c |   1 -
 .../atomisp2/css/isp/kernels/hdr/ia_css_hdr.host.h |   1 -
 .../css/isp/kernels/hdr/ia_css_hdr_param.h         |   1 -
 .../css/isp/kernels/hdr/ia_css_hdr_types.h         |   1 -
 .../css/isp/kernels/iefd2_6/ia_css_iefd2_6_state.h |  13 -
 .../ipu2_io_ls/common/ia_css_common_io_param.h     |   6 +-
 .../ipu2_io_ls/common/ia_css_common_io_types.h     |  28 +-
 .../ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.c  |  83 +++
 .../ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.h  |  28 +
 .../ipu2_io_ls/plane_io_ls/ia_css_plane_io_param.h |   6 +
 .../ipu2_io_ls/plane_io_ls/ia_css_plane_io_types.h |  13 +-
 .../kernels/xnr/xnr3_0_11/ia_css_xnr3_0_11.host.c  |  20 +-
 .../kernels/xnr/xnr3_0_11/ia_css_xnr3_0_11.host.h  |   2 +-
 .../kernels/xnr/xnr3_0_11/ia_css_xnr3_0_11_param.h |   2 +-
 .../kernels/xnr/xnr3_0_11/ia_css_xnr3_0_11_types.h |  17 +-
 .../kernels/xnr/xnr3_0_5/ia_css_xnr3_0_5.host.c    |   2 +-
 .../kernels/xnr/xnr3_0_5/ia_css_xnr3_0_5_param.h   |   2 +-
 .../atomisp2/css/isp/modes/interface/isp_const.h   |   6 +
 .../atomisp2/css/isp/modes/interface/isp_exprs.h   |   2 +-
 .../css/runtime/binary/interface/ia_css_binary.h   |   1 +
 .../pci/atomisp2/css/runtime/binary/src/binary.c   |   9 +
 .../atomisp2/css/runtime/debug/src/ia_css_debug.c  |  11 +-
 .../css/runtime/frame/interface/ia_css_frame.h     |  11 +
 .../pci/atomisp2/css/runtime/frame/src/frame.c     |  16 +-
 .../camera/drivers/media/pci/atomisp2/css/sh_css.c | 159 +++++-
 .../drivers/media/pci/atomisp2/css/sh_css_defs.h   |  18 +-
 .../media/pci/atomisp2/css/sh_css_firmware.c       |   4 +-
 .../media/pci/atomisp2/css/sh_css_internal.h       |   2 +-
 .../media/pci/atomisp2/css/sh_css_param_dvs.c      |   2 +-
 .../drivers/media/pci/atomisp2/css/sh_css_params.c | 102 +++-
 .../drivers/media/pci/atomisp2/css/sh_css_params.h |  10 +
 .../drivers/media/pci/atomisp2/css/sh_css_sp.c     |   7 +
 .../ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.c  |   1 +
 .../ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.h  |   1 +
 .../ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.c  |   1 +
 .../ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.h  |   1 +
 .../ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.c  |   1 +
 .../ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.h  |   1 +
 68 files changed, 3579 insertions(+), 973 deletions(-)
 create mode 100644 drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.c
 create mode 100644 drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.h
 create mode 120000 drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2400b0_v21_build/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.c
 create mode 120000 drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2400b0_v21_build/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.h
 create mode 120000 drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_legacy_v21_build/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.c
 create mode 120000 drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_legacy_v21_build/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.h
 create mode 120000 drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_v21_build/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.c
 create mode 120000 drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_v21_build/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.h

diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/Makefile.common b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/Makefile.common
index 93978e6..d65ca21 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/Makefile.common
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/Makefile.common
@@ -7,9 +7,9 @@ else ifneq ($(ISP2401), )
 endif
 
 ifneq ($(ISP2401_NEW_INPUT_SYSTEM), )
-	src_filter_out := %ifmtr.c %input_system.c %input_formatter.c %vmem.c %timer.c %ia_css_ctc2.host.c %ia_css_pdaf.host.c
+	src_filter_out := %ifmtr.c %input_system.c %input_formatter.c %vmem.c %timer.c %ia_css_pdaf.host.c
 else
-	src_filter_out := %csi_rx_rmgr.c %isys_dma_rmgr.c %virtual_isys.c %isys_stream2mmio_rmgr.c %vmem.c %timer.c %ia_css_ctc2.host.c %ia_css_pdaf.host.c
+	src_filter_out := %csi_rx_rmgr.c %isys_dma_rmgr.c %virtual_isys.c %isys_stream2mmio_rmgr.c %vmem.c %timer.c %ia_css_pdaf.host.c
 endif
 
 atomisp-$(postfix)-objs := \
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/camera/pipe/src/pipe_binarydesc.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/camera/pipe/src/pipe_binarydesc.c
index 3cedbb5..9342f92 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/camera/pipe/src/pipe_binarydesc.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/camera/pipe/src/pipe_binarydesc.c
@@ -579,7 +579,8 @@ void ia_css_pipe_get_capturepp_binarydesc(
 		pipe->config.default_capture_config.enable_capture_pp_bli;
 	capture_pp_descr->enable_fractional_ds = true;
 	capture_pp_descr->enable_xnr =
-		pipe->config.default_capture_config.enable_xnr != 0;
+		(pipe->config.default_capture_config.enable_xnr != 0 &&
+		 pipe->config.isp_pipe_version != IA_CSS_PIPE_VERSION_2_7);
 	IA_CSS_LEAVE_PRIVATE("");
 }
 
@@ -610,12 +611,12 @@ void ia_css_pipe_get_primary_binarydesc(
 	assert(pipe != NULL);
 	assert(in_info != NULL);
 	assert(out_info != NULL);
-	assert(stage_idx < NUM_PRIMARY_HQ_STAGES);
+	assert(stage_idx < NUM_PRIMARY_HQ27_STAGES);
 	/* vf_info can be NULL - example video_binarydescr */
 	/*assert(vf_info != NULL);*/
 	IA_CSS_ENTER_PRIVATE("");
 
-	if (pipe_version == IA_CSS_PIPE_VERSION_2_6_1)
+	if (pipe_version == IA_CSS_PIPE_VERSION_2_7)
 		mode = primary_hq_binary_modes[stage_idx];
 	else
 		mode = IA_CSS_BINARY_MODE_PRIMARY;
@@ -631,6 +632,7 @@ void ia_css_pipe_get_primary_binarydesc(
 		in_info->format = IA_CSS_FRAME_FORMAT_RAW_PACKED;
 	else
 #endif
+	if (stage_idx == 0)
 		in_info->format = IA_CSS_FRAME_FORMAT_RAW;
 
 	in_info->raw_bit_depth = ia_css_pipe_util_pipe_input_format_bpp(pipe);
@@ -643,7 +645,11 @@ void ia_css_pipe_get_primary_binarydesc(
 
 	if (pipe->stream->config.online &&
 	    pipe->stream->config.mode != IA_CSS_INPUT_MODE_MEMORY) {
-		prim_descr->online = true;
+		/* Primary binaries in ISP2.7 can be configured to be offline mode
+		 * since they read from the memory. Online mode execution
+		 * is taken care by pre_de binary. */
+		prim_descr->online =
+			(pipe_version == IA_CSS_PIPE_VERSION_2_7) ? false : true;
 		prim_descr->two_ppc =
 		    (pipe->stream->config.pixels_per_clock == 2);
 		prim_descr->stream_format = pipe->stream->config.input_config.format;
@@ -658,7 +664,10 @@ void ia_css_pipe_get_primary_binarydesc(
 		 * if continuous viewfinder is required, then we must select
 		 * a striped one. Otherwise we prefer to use a non-striped
 		 * since it has better performance. */
-		if (pipe_version == IA_CSS_PIPE_VERSION_2_6_1)
+		/* NOTE: Need to check later if we can use striped primary
+		 * binaries for ISP 2.7 */
+		if (pipe_version == IA_CSS_PIPE_VERSION_2_6_1 ||
+		    pipe_version == IA_CSS_PIPE_VERSION_2_7)
 			prim_descr->striped = false;
 		else
 			prim_descr->striped = prim_descr->continuous && !pipe->stream->disable_cont_vf;
@@ -776,7 +785,8 @@ void ia_css_pipe_get_pre_de_binarydesc(
 	if (pipe->config.isp_pipe_version == IA_CSS_PIPE_VERSION_1)
 		pipe_binarydesc_get_offline(pipe, IA_CSS_BINARY_MODE_PRE_ISP,
 				       pre_de_descr, in_info, out_infos, NULL);
-	else if (pipe->config.isp_pipe_version == IA_CSS_PIPE_VERSION_2_2) {
+	else if ((pipe->config.isp_pipe_version == IA_CSS_PIPE_VERSION_2_2) ||
+		(pipe->config.isp_pipe_version == IA_CSS_PIPE_VERSION_2_7)) {
 		pipe_binarydesc_get_offline(pipe, IA_CSS_BINARY_MODE_PRE_DE,
 				       pre_de_descr, in_info, out_infos, NULL);
 	}
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2400_system/hive_isp_css_2400_system_generated/ia_css_isp_params.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2400_system/hive_isp_css_2400_system_generated/ia_css_isp_params.c
index 7d5d256..5e293e8 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2400_system/hive_isp_css_2400_system_generated/ia_css_isp_params.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2400_system/hive_isp_css_2400_system_generated/ia_css_isp_params.c
@@ -47,6 +47,7 @@ more details.
 #include "isp/kernels/wb/wb_1.0/ia_css_wb.host.h"
 #include "isp/kernels/xnr/xnr_1.0/ia_css_xnr.host.h"
 #include "isp/kernels/xnr/xnr_3.0/ia_css_xnr3.host.h"
+#include "isp/kernels/xnr/xnr3_0_11/ia_css_xnr3_0_11.host.h"
 #include "isp/kernels/ynr/ynr_1.0/ia_css_ynr.host.h"
 #include "isp/kernels/ynr/ynr_2/ia_css_ynr2.host.h"
 #include "isp/kernels/fc/fc_1.0/ia_css_formats.host.h"
@@ -364,6 +365,87 @@ size);
 /* Code generated by genparam/gencode.c:gen_process_function() */
 
 static void
+ia_css_process_dpc2(
+	unsigned pipe_id,
+	const struct ia_css_pipeline_stage *stage,
+	struct ia_css_isp_parameters *params)
+{
+	assert(params != NULL);
+
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->dmem.dpc2.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->dmem.dpc2.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_dpc2() enter:\n");
+
+			ia_css_dpc2_encode((struct ia_css_isp_dpc2_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_DMEM].address[offset],
+					&params->dpc2_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_DMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_dpc2() leave:\n");
+		}
+
+	}
+}
+
+/* Code generated by genparam/gencode.c:gen_process_function() */
+
+static void
+ia_css_process_eed1_8(
+	unsigned pipe_id,
+	const struct ia_css_pipeline_stage *stage,
+	struct ia_css_isp_parameters *params)
+{
+	assert(params != NULL);
+
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->dmem.eed1_8.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->dmem.eed1_8.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_eed1_8() enter:\n");
+
+			ia_css_eed1_8_encode((struct eed1_8_dmem_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_DMEM].address[offset],
+					&params->eed1_8_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_DMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_eed1_8() leave:\n");
+		}
+
+	}
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->vmem.eed1_8.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->vmem.eed1_8.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_eed1_8() enter:\n");
+
+			ia_css_eed1_8_vmem_encode((struct eed1_8_vmem_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_VMEM].address[offset],
+					&params->eed1_8_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_VMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_eed1_8() leave:\n");
+		}
+
+	}
+}
+
+/* Code generated by genparam/gencode.c:gen_process_function() */
+
+static void
 ia_css_process_de(
 	unsigned pipe_id,
 	const struct ia_css_pipeline_stage *stage,
@@ -867,6 +949,37 @@ ia_css_process_ob(
 /* Code generated by genparam/gencode.c:gen_process_function() */
 
 static void
+ia_css_process_ob2(
+	unsigned pipe_id,
+	const struct ia_css_pipeline_stage *stage,
+	struct ia_css_isp_parameters *params)
+{
+	assert(params != NULL);
+
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->dmem.ob2.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->dmem.ob2.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_ob2() enter:\n");
+
+			ia_css_ob2_encode((struct sh_css_isp_ob2_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_DMEM].address[offset],
+					&params->ob2_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_DMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_ob2() leave:\n");
+		}
+
+	}
+}
+
+/* Code generated by genparam/gencode.c:gen_process_function() */
+
+static void
 ia_css_process_output(
 	unsigned pipe_id,
 	const struct ia_css_pipeline_stage *stage,
@@ -1022,6 +1135,56 @@ size);
 /* Code generated by genparam/gencode.c:gen_process_function() */
 
 static void
+ia_css_process_macc1_5(
+	unsigned pipe_id,
+	const struct ia_css_pipeline_stage *stage,
+	struct ia_css_isp_parameters *params)
+{
+	assert(params != NULL);
+
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->dmem.macc1_5.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->dmem.macc1_5.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_macc1_5() enter:\n");
+
+			ia_css_macc1_5_encode((struct sh_css_isp_macc1_5_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_DMEM].address[offset],
+					&params->macc1_5_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_DMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_macc1_5() leave:\n");
+		}
+
+	}
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->vmem.macc1_5.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->vmem.macc1_5.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_macc1_5() enter:\n");
+
+			ia_css_macc1_5_vmem_encode((struct sh_css_isp_macc1_5_vmem_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_VMEM].address[offset],
+					&params->macc1_5_table,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_VMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_macc1_5() leave:\n");
+		}
+
+	}
+}
+
+/* Code generated by genparam/gencode.c:gen_process_function() */
+
+static void
 ia_css_process_sdis_horicoef(
 	unsigned pipe_id,
 	const struct ia_css_pipeline_stage *stage,
@@ -1475,6 +1638,56 @@ size);
 /* Code generated by genparam/gencode.c:gen_process_function() */
 
 static void
+ia_css_process_ctc2(
+	unsigned pipe_id,
+	const struct ia_css_pipeline_stage *stage,
+	struct ia_css_isp_parameters *params)
+{
+	assert(params != NULL);
+
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->vmem.ctc2.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->vmem.ctc2.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_ctc2() enter:\n");
+
+			ia_css_ctc2_vmem_encode((struct ia_css_isp_ctc2_vmem_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_VMEM].address[offset],
+					&params->ctc2_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_VMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_ctc2() leave:\n");
+		}
+
+	}
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->dmem.ctc2.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->dmem.ctc2.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_ctc2() enter:\n");
+
+			ia_css_ctc2_encode((struct ia_css_isp_ctc2_dmem_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_DMEM].address[offset],
+					&params->ctc2_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_DMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_ctc2() leave:\n");
+		}
+
+	}
+}
+
+/* Code generated by genparam/gencode.c:gen_process_function() */
+
+static void
 ia_css_process_xnr_table(
 	unsigned pipe_id,
 	const struct ia_css_pipeline_stage *stage,
@@ -1584,6 +1797,106 @@ size);
 	}
 }
 
+/* Code generated by genparam/gencode.c:gen_process_function() */
+
+static void
+ia_css_process_iefd2_6(
+	unsigned pipe_id,
+	const struct ia_css_pipeline_stage *stage,
+	struct ia_css_isp_parameters *params)
+{
+	assert(params != NULL);
+
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->dmem.iefd2_6.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->dmem.iefd2_6.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_iefd2_6() enter:\n");
+
+			ia_css_iefd2_6_encode((struct iefd2_6_dmem_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_DMEM].address[offset],
+					&params->iefd2_6_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_DMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_iefd2_6() leave:\n");
+		}
+
+	}
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->vmem.iefd2_6.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->vmem.iefd2_6.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_iefd2_6() enter:\n");
+
+			ia_css_iefd2_6_vmem_encode((struct iefd2_6_vmem_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_VMEM].address[offset],
+					&params->iefd2_6_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_VMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_iefd2_6() leave:\n");
+		}
+
+	}
+}
+
+/* Code generated by genparam/gencode.c:gen_process_function() */
+
+static void
+ia_css_process_xnr3_0_11(
+	unsigned pipe_id,
+	const struct ia_css_pipeline_stage *stage,
+	struct ia_css_isp_parameters *params)
+{
+	assert(params != NULL);
+
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->dmem.xnr3_0_11.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->dmem.xnr3_0_11.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_xnr3_0_11() enter:\n");
+
+			ia_css_xnr3_0_11_encode((struct sh_css_isp_xnr3_0_11_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_DMEM].address[offset],
+					&params->xnr3_0_11_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_DMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_xnr3_0_11() leave:\n");
+		}
+
+	}
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->vmem.xnr3_0_11.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->vmem.xnr3_0_11.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_xnr3_0_11() enter:\n");
+
+			ia_css_xnr3_0_11_vmem_encode((struct sh_css_isp_xnr3_0_11_vmem_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_VMEM].address[offset],
+					&params->xnr3_0_11_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_VMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_xnr3_0_11() leave:\n");
+		}
+
+	}
+}
+
 /* Code generated by genparam/gencode.c:gen_param_process_table() */
 
 void (* ia_css_kernel_process_param[IA_CSS_NUM_PARAMETER_IDS])(
@@ -1599,6 +1912,8 @@ void (* ia_css_kernel_process_param[IA_CSS_NUM_PARAMETER_IDS])(
 	ia_css_process_csc,
 	ia_css_process_dp,
 	ia_css_process_bnr,
+	ia_css_process_dpc2,
+	ia_css_process_eed1_8,
 	ia_css_process_de,
 	ia_css_process_ecd,
 	ia_css_process_formats,
@@ -1614,11 +1929,13 @@ void (* ia_css_kernel_process_param[IA_CSS_NUM_PARAMETER_IDS])(
 	ia_css_process_raa,
 	ia_css_process_s3a,
 	ia_css_process_ob,
+	ia_css_process_ob2,
 	ia_css_process_output,
 	ia_css_process_sc,
 	ia_css_process_bds,
 	ia_css_process_tnr,
 	ia_css_process_macc,
+	ia_css_process_macc1_5,
 	ia_css_process_sdis_horicoef,
 	ia_css_process_sdis_vertcoef,
 	ia_css_process_sdis_horiproj,
@@ -1633,9 +1950,12 @@ void (* ia_css_kernel_process_param[IA_CSS_NUM_PARAMETER_IDS])(
 	ia_css_process_ynr,
 	ia_css_process_fc,
 	ia_css_process_ctc,
+	ia_css_process_ctc2,
 	ia_css_process_xnr_table,
 	ia_css_process_xnr,
 	ia_css_process_xnr3,
+	ia_css_process_iefd2_6,
+	ia_css_process_xnr3_0_11,
 };
 
 /* Code generated by genparam/gencode.c:gen_get_function() */
@@ -1677,6 +1997,78 @@ ia_css_set_dp_config(struct ia_css_isp_parameters *params,
 /* Code generated by genparam/gencode.c:gen_get_function() */
 
 static void
+ia_css_get_dpc2_config(const struct ia_css_isp_parameters *params,
+			struct ia_css_dpc2_config *config){
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_dpc2_config() enter: "
+		"config=%p\n",config);
+
+	*config = params->dpc2_config;
+
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_dpc2_config() leave\n");
+	ia_css_dpc2_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+}
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
+ia_css_set_dpc2_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_dpc2_config *config)
+{
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "ia_css_set_dpc2_config() enter:\n");
+	ia_css_dpc2_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+	params->dpc2_config = *config;
+	params->config_changed[IA_CSS_DPC2_ID] = true;
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_set_dpc2_config() leave: "
+		"return_void\n");
+}
+
+/* Code generated by genparam/gencode.c:gen_get_function() */
+
+static void
+ia_css_get_eed1_8_config(const struct ia_css_isp_parameters *params,
+			struct ia_css_eed1_8_config *config){
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_eed1_8_config() enter: "
+		"config=%p\n",config);
+
+	*config = params->eed1_8_config;
+
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_eed1_8_config() leave\n");
+	ia_css_eed1_8_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+}
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
+ia_css_set_eed1_8_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_eed1_8_config *config)
+{
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "ia_css_set_eed1_8_config() enter:\n");
+	ia_css_eed1_8_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+	params->eed1_8_config = *config;
+	params->config_changed[IA_CSS_EED1_8_ID] = true;
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_set_eed1_8_config() leave: "
+		"return_void\n");
+}
+
+/* Code generated by genparam/gencode.c:gen_get_function() */
+
+static void
 ia_css_get_wb_config(const struct ia_css_isp_parameters *params,
 			struct ia_css_wb_config *config){
 	if (config == NULL)
@@ -1785,6 +2177,42 @@ ia_css_set_ob_config(struct ia_css_isp_parameters *params,
 /* Code generated by genparam/gencode.c:gen_get_function() */
 
 static void
+ia_css_get_ob2_config(const struct ia_css_isp_parameters *params,
+			struct ia_css_ob2_config *config){
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_ob2_config() enter: "
+		"config=%p\n",config);
+
+	*config = params->ob2_config;
+
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_ob2_config() leave\n");
+	ia_css_ob2_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+}
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
+ia_css_set_ob2_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_ob2_config *config)
+{
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "ia_css_set_ob2_config() enter:\n");
+	ia_css_ob2_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+	params->ob2_config = *config;
+	params->config_changed[IA_CSS_OB2_ID] = true;
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_set_ob2_config() leave: "
+		"return_void\n");
+}
+
+/* Code generated by genparam/gencode.c:gen_get_function() */
+
+static void
 ia_css_get_de_config(const struct ia_css_isp_parameters *params,
 			struct ia_css_de_config *config){
 	if (config == NULL)
@@ -2109,6 +2537,42 @@ ia_css_set_macc_config(struct ia_css_isp_parameters *params,
 /* Code generated by genparam/gencode.c:gen_get_function() */
 
 static void
+ia_css_get_macc1_5_config(const struct ia_css_isp_parameters *params,
+			struct ia_css_macc1_5_config *config){
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_macc1_5_config() enter: "
+		"config=%p\n",config);
+
+	*config = params->macc1_5_config;
+
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_macc1_5_config() leave\n");
+	ia_css_macc1_5_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+}
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
+ia_css_set_macc1_5_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_macc1_5_config *config)
+{
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "ia_css_set_macc1_5_config() enter:\n");
+	ia_css_macc1_5_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+	params->macc1_5_config = *config;
+	params->config_changed[IA_CSS_MACC1_5_ID] = true;
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_set_macc1_5_config() leave: "
+		"return_void\n");
+}
+
+/* Code generated by genparam/gencode.c:gen_get_function() */
+
+static void
 ia_css_get_ctc_config(const struct ia_css_isp_parameters *params,
 			struct ia_css_ctc_config *config){
 	if (config == NULL)
@@ -2145,6 +2609,78 @@ ia_css_set_ctc_config(struct ia_css_isp_parameters *params,
 /* Code generated by genparam/gencode.c:gen_get_function() */
 
 static void
+ia_css_get_ctc2_config(const struct ia_css_isp_parameters *params,
+			struct ia_css_ctc2_config *config){
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_ctc2_config() enter: "
+		"config=%p\n",config);
+
+	*config = params->ctc2_config;
+
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_ctc2_config() leave\n");
+	ia_css_ctc2_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+}
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
+ia_css_set_ctc2_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_ctc2_config *config)
+{
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "ia_css_set_ctc2_config() enter:\n");
+	ia_css_ctc2_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+	params->ctc2_config = *config;
+	params->config_changed[IA_CSS_CTC2_ID] = true;
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_set_ctc2_config() leave: "
+		"return_void\n");
+}
+
+/* Code generated by genparam/gencode.c:gen_get_function() */
+
+static void
+ia_css_get_iefd2_6_config(const struct ia_css_isp_parameters *params,
+			struct ia_css_iefd2_6_config *config){
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_iefd2_6_config() enter: "
+		"config=%p\n",config);
+
+	*config = params->iefd2_6_config;
+
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_iefd2_6_config() leave\n");
+	ia_css_iefd2_6_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+}
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
+ia_css_set_iefd2_6_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_iefd2_6_config *config)
+{
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "ia_css_set_iefd2_6_config() enter:\n");
+	ia_css_iefd2_6_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+	params->iefd2_6_config = *config;
+	params->config_changed[IA_CSS_IEFD2_6_ID] = true;
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_set_iefd2_6_config() leave: "
+		"return_void\n");
+}
+
+/* Code generated by genparam/gencode.c:gen_get_function() */
+
+static void
 ia_css_get_aa_config(const struct ia_css_isp_parameters *params,
 			struct ia_css_aa_config *config){
 	if (config == NULL)
@@ -2926,6 +3462,42 @@ ia_css_set_xnr3_config(struct ia_css_isp_parameters *params,
 /* Code generated by genparam/gencode.c:gen_get_function() */
 
 static void
+ia_css_get_xnr3_0_11_config(const struct ia_css_isp_parameters *params,
+			struct ia_css_xnr3_0_11_config *config){
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_xnr3_0_11_config() enter: "
+		"config=%p\n",config);
+
+	*config = params->xnr3_0_11_config;
+
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_xnr3_0_11_config() leave\n");
+	ia_css_xnr3_0_11_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+}
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
+ia_css_set_xnr3_0_11_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_xnr3_0_11_config *config)
+{
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "ia_css_set_xnr3_0_11_config() enter:\n");
+	ia_css_xnr3_0_11_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+	params->xnr3_0_11_config = *config;
+	params->config_changed[IA_CSS_XNR3_0_11_ID] = true;
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_set_xnr3_0_11_config() leave: "
+		"return_void\n");
+}
+
+/* Code generated by genparam/gencode.c:gen_get_function() */
+
+static void
 ia_css_get_s3a_config(const struct ia_css_isp_parameters *params,
 			struct ia_css_3a_config *config){
 	if (config == NULL)
@@ -3003,9 +3575,12 @@ ia_css_get_configs(struct ia_css_isp_parameters *params,
 		const struct ia_css_isp_config *config)
 {
 	ia_css_get_dp_config(params, config->dp_config);
+	ia_css_get_dpc2_config(params, config->dpc2_config);
+	ia_css_get_eed1_8_config(params, config->eed1_8_config);
 	ia_css_get_wb_config(params, config->wb_config);
 	ia_css_get_tnr_config(params, config->tnr_config);
 	ia_css_get_ob_config(params, config->ob_config);
+	ia_css_get_ob2_config(params, config->ob2_config);
 	ia_css_get_de_config(params, config->de_config);
 	ia_css_get_anr_config(params, config->anr_config);
 	ia_css_get_anr2_config(params, config->anr_thres);
@@ -3015,7 +3590,10 @@ ia_css_get_configs(struct ia_css_isp_parameters *params,
 	ia_css_get_fc_config(params, config->fc_config);
 	ia_css_get_cnr_config(params, config->cnr_config);
 	ia_css_get_macc_config(params, config->macc_config);
+	ia_css_get_macc1_5_config(params, config->macc1_5_config);
 	ia_css_get_ctc_config(params, config->ctc_config);
+	ia_css_get_ctc2_config(params, config->ctc2_config);
+	ia_css_get_iefd2_6_config(params, config->iefd2_6_config);
 	ia_css_get_aa_config(params, config->aa_config);
 	ia_css_get_yuv2rgb_config(params, config->yuv2rgb_cc_config);
 	ia_css_get_rgb2yuv_config(params, config->rgb2yuv_cc_config);
@@ -3037,6 +3615,7 @@ ia_css_get_configs(struct ia_css_isp_parameters *params,
 	ia_css_get_formats_config(params, config->formats_config);
 	ia_css_get_xnr_config(params, config->xnr_config);
 	ia_css_get_xnr3_config(params, config->xnr3_config);
+	ia_css_get_xnr3_0_11_config(params, config->xnr3_0_11_config);
 	ia_css_get_s3a_config(params, config->s3a_config);
 	ia_css_get_output_config(params, config->output_config);
 }
@@ -3048,9 +3627,12 @@ ia_css_set_configs(struct ia_css_isp_parameters *params,
 		const struct ia_css_isp_config *config)
 {
 	ia_css_set_dp_config(params, config->dp_config);
+	ia_css_set_dpc2_config(params, config->dpc2_config);
+	ia_css_set_eed1_8_config(params, config->eed1_8_config);
 	ia_css_set_wb_config(params, config->wb_config);
 	ia_css_set_tnr_config(params, config->tnr_config);
 	ia_css_set_ob_config(params, config->ob_config);
+	ia_css_set_ob2_config(params, config->ob2_config);
 	ia_css_set_de_config(params, config->de_config);
 	ia_css_set_anr_config(params, config->anr_config);
 	ia_css_set_anr2_config(params, config->anr_thres);
@@ -3060,7 +3642,10 @@ ia_css_set_configs(struct ia_css_isp_parameters *params,
 	ia_css_set_fc_config(params, config->fc_config);
 	ia_css_set_cnr_config(params, config->cnr_config);
 	ia_css_set_macc_config(params, config->macc_config);
+	ia_css_set_macc1_5_config(params, config->macc1_5_config);
 	ia_css_set_ctc_config(params, config->ctc_config);
+	ia_css_set_ctc2_config(params, config->ctc2_config);
+	ia_css_set_iefd2_6_config(params, config->iefd2_6_config);
 	ia_css_set_aa_config(params, config->aa_config);
 	ia_css_set_yuv2rgb_config(params, config->yuv2rgb_cc_config);
 	ia_css_set_rgb2yuv_config(params, config->rgb2yuv_cc_config);
@@ -3082,6 +3667,7 @@ ia_css_set_configs(struct ia_css_isp_parameters *params,
 	ia_css_set_formats_config(params, config->formats_config);
 	ia_css_set_xnr_config(params, config->xnr_config);
 	ia_css_set_xnr3_config(params, config->xnr3_config);
+	ia_css_set_xnr3_0_11_config(params, config->xnr3_0_11_config);
 	ia_css_set_s3a_config(params, config->s3a_config);
 	ia_css_set_output_config(params, config->output_config);
 }
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2400_system/hive_isp_css_2400_system_generated/ia_css_isp_params.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2400_system/hive_isp_css_2400_system_generated/ia_css_isp_params.h
index b08f123..3acdc0c 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2400_system/hive_isp_css_2400_system_generated/ia_css_isp_params.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2400_system/hive_isp_css_2400_system_generated/ia_css_isp_params.h
@@ -28,6 +28,8 @@ enum ia_css_parameter_ids {
 	IA_CSS_CSC_ID,
 	IA_CSS_DP_ID,
 	IA_CSS_BNR_ID,
+	IA_CSS_DPC2_ID,
+	IA_CSS_EED1_8_ID,
 	IA_CSS_DE_ID,
 	IA_CSS_ECD_ID,
 	IA_CSS_FORMATS_ID,
@@ -43,11 +45,13 @@ enum ia_css_parameter_ids {
 	IA_CSS_RAA_ID,
 	IA_CSS_S3A_ID,
 	IA_CSS_OB_ID,
+	IA_CSS_OB2_ID,
 	IA_CSS_OUTPUT_ID,
 	IA_CSS_SC_ID,
 	IA_CSS_BDS_ID,
 	IA_CSS_TNR_ID,
 	IA_CSS_MACC_ID,
+	IA_CSS_MACC1_5_ID,
 	IA_CSS_SDIS_HORICOEF_ID,
 	IA_CSS_SDIS_VERTCOEF_ID,
 	IA_CSS_SDIS_HORIPROJ_ID,
@@ -62,9 +66,12 @@ enum ia_css_parameter_ids {
 	IA_CSS_YNR_ID,
 	IA_CSS_FC_ID,
 	IA_CSS_CTC_ID,
+	IA_CSS_CTC2_ID,
 	IA_CSS_XNR_TABLE_ID,
 	IA_CSS_XNR_ID,
 	IA_CSS_XNR3_ID,
+	IA_CSS_IEFD2_6_ID,
+	IA_CSS_XNR3_0_11_ID,
 	IA_CSS_NUM_PARAMETER_IDS
 };
 
@@ -80,6 +87,8 @@ struct ia_css_memory_offsets {
 		struct ia_css_isp_parameter csc;
 		struct ia_css_isp_parameter dp;
 		struct ia_css_isp_parameter bnr;
+		struct ia_css_isp_parameter dpc2;
+		struct ia_css_isp_parameter eed1_8;
 		struct ia_css_isp_parameter de;
 		struct ia_css_isp_parameter ecd;
 		struct ia_css_isp_parameter formats;
@@ -92,11 +101,13 @@ struct ia_css_memory_offsets {
 		struct ia_css_isp_parameter raa;
 		struct ia_css_isp_parameter s3a;
 		struct ia_css_isp_parameter ob;
+		struct ia_css_isp_parameter ob2;
 		struct ia_css_isp_parameter output;
 		struct ia_css_isp_parameter sc;
 		struct ia_css_isp_parameter bds;
 		struct ia_css_isp_parameter tnr;
 		struct ia_css_isp_parameter macc;
+		struct ia_css_isp_parameter macc1_5;
 		struct ia_css_isp_parameter sdis_horiproj;
 		struct ia_css_isp_parameter sdis_vertproj;
 		struct ia_css_isp_parameter sdis2_horiproj;
@@ -107,19 +118,28 @@ struct ia_css_memory_offsets {
 		struct ia_css_isp_parameter ynr;
 		struct ia_css_isp_parameter fc;
 		struct ia_css_isp_parameter ctc;
+		struct ia_css_isp_parameter ctc2;
 		struct ia_css_isp_parameter xnr;
 		struct ia_css_isp_parameter xnr3;
+		struct ia_css_isp_parameter iefd2_6;
+		struct ia_css_isp_parameter xnr3_0_11;
 		struct ia_css_isp_parameter get;
 		struct ia_css_isp_parameter put;
+		struct ia_css_isp_parameter plane_io_config;
 	} dmem;
 	struct {
 		struct ia_css_isp_parameter anr2;
+		struct ia_css_isp_parameter eed1_8;
 		struct ia_css_isp_parameter ob;
+		struct ia_css_isp_parameter macc1_5;
 		struct ia_css_isp_parameter sdis_horicoef;
 		struct ia_css_isp_parameter sdis_vertcoef;
 		struct ia_css_isp_parameter sdis2_horicoef;
 		struct ia_css_isp_parameter sdis2_vertcoef;
+		struct ia_css_isp_parameter ctc2;
 		struct ia_css_isp_parameter xnr3;
+		struct ia_css_isp_parameter iefd2_6;
+		struct ia_css_isp_parameter xnr3_0_11;
 	} vmem;
 	struct {
 		struct ia_css_isp_parameter bh;
@@ -160,6 +180,18 @@ ia_css_set_dp_config(struct ia_css_isp_parameters *params,
 /* Code generated by genparam/gencode.c:gen_set_function() */
 
 void
+ia_css_set_dpc2_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_dpc2_config *config);
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
+ia_css_set_eed1_8_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_eed1_8_config *config);
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
 ia_css_set_wb_config(struct ia_css_isp_parameters *params,
 			const struct ia_css_wb_config *config);
 
@@ -178,6 +210,12 @@ ia_css_set_ob_config(struct ia_css_isp_parameters *params,
 /* Code generated by genparam/gencode.c:gen_set_function() */
 
 void
+ia_css_set_ob2_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_ob2_config *config);
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
 ia_css_set_de_config(struct ia_css_isp_parameters *params,
 			const struct ia_css_de_config *config);
 
@@ -232,12 +270,30 @@ ia_css_set_macc_config(struct ia_css_isp_parameters *params,
 /* Code generated by genparam/gencode.c:gen_set_function() */
 
 void
+ia_css_set_macc1_5_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_macc1_5_config *config);
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
 ia_css_set_ctc_config(struct ia_css_isp_parameters *params,
 			const struct ia_css_ctc_config *config);
 
 /* Code generated by genparam/gencode.c:gen_set_function() */
 
 void
+ia_css_set_ctc2_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_ctc2_config *config);
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
+ia_css_set_iefd2_6_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_iefd2_6_config *config);
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
 ia_css_set_aa_config(struct ia_css_isp_parameters *params,
 			const struct ia_css_aa_config *config);
 
@@ -364,6 +420,12 @@ ia_css_set_xnr3_config(struct ia_css_isp_parameters *params,
 /* Code generated by genparam/gencode.c:gen_set_function() */
 
 void
+ia_css_set_xnr3_0_11_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_xnr3_0_11_config *config);
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
 ia_css_set_s3a_config(struct ia_css_isp_parameters *params,
 			const struct ia_css_3a_config *config);
 
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2400_system/hive_isp_css_2400_system_generated/ia_css_isp_states.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2400_system/hive_isp_css_2400_system_generated/ia_css_isp_states.c
index 46e4db9..dc840b7 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2400_system/hive_isp_css_2400_system_generated/ia_css_isp_states.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2400_system/hive_isp_css_2400_system_generated/ia_css_isp_states.c
@@ -113,6 +113,52 @@ ia_css_initialize_dp_state(
 /* Code generated by genparam/genstate.c:gen_init_function() */
 
 static void
+ia_css_initialize_dpc2_state(
+	const struct ia_css_binary *binary)
+{
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_initialize_dpc2_state() enter:\n");
+
+	{
+		unsigned size   = binary->info->mem_offsets.offsets.state->vmem.dpc2.size;
+
+		unsigned offset = binary->info->mem_offsets.offsets.state->vmem.dpc2.offset;
+
+		if (size) {
+			ia_css_init_dpc2_state(
+				&binary->mem_params.params[IA_CSS_PARAM_CLASS_STATE][IA_CSS_ISP_VMEM].address[offset],
+				size);
+		}
+
+	}
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_initialize_dpc2_state() leave:\n");
+}
+
+/* Code generated by genparam/genstate.c:gen_init_function() */
+
+static void
+ia_css_initialize_eed1_8_state(
+	const struct ia_css_binary *binary)
+{
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_initialize_eed1_8_state() enter:\n");
+
+	{
+		unsigned size   = binary->info->mem_offsets.offsets.state->vmem.eed1_8.size;
+
+		unsigned offset = binary->info->mem_offsets.offsets.state->vmem.eed1_8.offset;
+
+		if (size) {
+			ia_css_init_eed1_8_state(
+				&binary->mem_params.params[IA_CSS_PARAM_CLASS_STATE][IA_CSS_ISP_VMEM].address[offset],
+				size);
+		}
+
+	}
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_initialize_eed1_8_state() leave:\n");
+}
+
+/* Code generated by genparam/genstate.c:gen_init_function() */
+
+static void
 ia_css_initialize_de_state(
 	const struct ia_css_binary *binary)
 {
@@ -209,6 +255,8 @@ void (* ia_css_kernel_init_state[IA_CSS_NUM_STATE_IDS])(const struct ia_css_bina
 	ia_css_initialize_cnr_state,
 	ia_css_initialize_cnr2_state,
 	ia_css_initialize_dp_state,
+	ia_css_initialize_dpc2_state,
+	ia_css_initialize_eed1_8_state,
 	ia_css_initialize_de_state,
 	ia_css_initialize_tnr_state,
 	ia_css_initialize_ref_state,
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2400_system/hive_isp_css_2400_system_generated/ia_css_isp_states.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2400_system/hive_isp_css_2400_system_generated/ia_css_isp_states.h
index d29524a..0eadb3b 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2400_system/hive_isp_css_2400_system_generated/ia_css_isp_states.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2400_system/hive_isp_css_2400_system_generated/ia_css_isp_states.h
@@ -36,6 +36,8 @@ enum ia_css_state_ids {
 	IA_CSS_CNR_STATE_ID,
 	IA_CSS_CNR2_STATE_ID,
 	IA_CSS_DP_STATE_ID,
+	IA_CSS_DPC2_STATE_ID,
+	IA_CSS_EED1_8_STATE_ID,
 	IA_CSS_DE_STATE_ID,
 	IA_CSS_TNR_STATE_ID,
 	IA_CSS_REF_STATE_ID,
@@ -51,6 +53,8 @@ struct ia_css_state_memory_offsets {
 		struct ia_css_isp_parameter cnr;
 		struct ia_css_isp_parameter cnr2;
 		struct ia_css_isp_parameter dp;
+		struct ia_css_isp_parameter dpc2;
+		struct ia_css_isp_parameter eed1_8;
 		struct ia_css_isp_parameter de;
 		struct ia_css_isp_parameter ynr;
 	} vmem;
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2400_system/spmem_dump.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2400_system/spmem_dump.c
index b226c2c..d52d11f 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2400_system/spmem_dump.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2400_system/spmem_dump.c
@@ -23,7 +23,7 @@ more details.
 
 /* function input_system_acquisition_stop: AD8 */
 
-/* function longjmp: 69C1 */
+/* function longjmp: 69CF */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_HIVE_IF_SRST_MASK
@@ -37,9 +37,9 @@ more details.
 #define HIVE_ADDR_sp_HIVE_IF_SRST_MASK 0x1C8
 #define HIVE_SIZE_sp_HIVE_IF_SRST_MASK 16
 
-/* function tmpmem_init_dmem: 66BB */
+/* function tmpmem_init_dmem: 66C9 */
 
-/* function ia_css_isys_sp_token_map_receive_ack: 5FFF */
+/* function ia_css_isys_sp_token_map_receive_ack: 600D */
 
 /* function ia_css_dmaproxy_sp_set_addr_B: 3520 */
 
@@ -52,91 +52,91 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_vbuf_mipi
 #define HIVE_MEM_vbuf_mipi scalar_processor_2400_dmem
-#define HIVE_ADDR_vbuf_mipi 0x6378
+#define HIVE_ADDR_vbuf_mipi 0x6380
 #define HIVE_SIZE_vbuf_mipi 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_vbuf_mipi scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_vbuf_mipi 0x6378
+#define HIVE_ADDR_sp_vbuf_mipi 0x6380
 #define HIVE_SIZE_sp_vbuf_mipi 12
 
 /* function ia_css_event_sp_decode: 3711 */
 
-/* function ia_css_queue_get_size: 4B2D */
+/* function ia_css_queue_get_size: 4B3B */
 
-/* function ia_css_queue_load: 5144 */
+/* function ia_css_queue_load: 5152 */
 
-/* function setjmp: 69CA */
+/* function setjmp: 69D8 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_sp2host_isys_event_queue
 #define HIVE_MEM_sem_for_sp2host_isys_event_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_sp2host_isys_event_queue 0x46CC
+#define HIVE_ADDR_sem_for_sp2host_isys_event_queue 0x46D4
 #define HIVE_SIZE_sem_for_sp2host_isys_event_queue 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_sp2host_isys_event_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_sp2host_isys_event_queue 0x46CC
+#define HIVE_ADDR_sp_sem_for_sp2host_isys_event_queue 0x46D4
 #define HIVE_SIZE_sp_sem_for_sp2host_isys_event_queue 20
 
-/* function ia_css_dmaproxy_sp_wait_for_ack: 6F4B */
+/* function ia_css_dmaproxy_sp_wait_for_ack: 6F59 */
 
-/* function ia_css_sp_rawcopy_func: 5369 */
+/* function ia_css_sp_rawcopy_func: 5377 */
 
 /* function ia_css_tagger_buf_sp_pop_marked: 2B99 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isp_stage
 #define HIVE_MEM_isp_stage scalar_processor_2400_dmem
-#define HIVE_ADDR_isp_stage 0x5C60
+#define HIVE_ADDR_isp_stage 0x5C68
 #define HIVE_SIZE_isp_stage 832
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isp_stage scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_stage 0x5C60
+#define HIVE_ADDR_sp_isp_stage 0x5C68
 #define HIVE_SIZE_sp_isp_stage 832
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_vbuf_raw
 #define HIVE_MEM_vbuf_raw scalar_processor_2400_dmem
-#define HIVE_ADDR_vbuf_raw 0x30C
+#define HIVE_ADDR_vbuf_raw 0x314
 #define HIVE_SIZE_vbuf_raw 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_vbuf_raw scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_vbuf_raw 0x30C
+#define HIVE_ADDR_sp_vbuf_raw 0x314
 #define HIVE_SIZE_sp_vbuf_raw 4
 
-/* function ia_css_sp_bin_copy_func: 5290 */
+/* function ia_css_sp_bin_copy_func: 529E */
 
-/* function ia_css_queue_item_store: 4E92 */
+/* function ia_css_queue_item_store: 4EA0 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_metadata_bufs
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_metadata_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_metadata_bufs 0x4AFC
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_metadata_bufs 0x4B04
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_metadata_bufs 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_metadata_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_metadata_bufs 0x4AFC
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_metadata_bufs 0x4B04
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_metadata_bufs 20
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_buffer_bufs
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_buffer_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_buffer_bufs 0x4B10
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_buffer_bufs 0x4B18
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_buffer_bufs 160
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_buffer_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_buffer_bufs 0x4B10
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_buffer_bufs 0x4B18
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_buffer_bufs 160
 
 /* function sp_start_isp: 45D */
@@ -144,25 +144,25 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_binary_group
 #define HIVE_MEM_sp_binary_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_binary_group 0x6050
+#define HIVE_ADDR_sp_binary_group 0x6058
 #define HIVE_SIZE_sp_binary_group 32
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_binary_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_binary_group 0x6050
+#define HIVE_ADDR_sp_sp_binary_group 0x6058
 #define HIVE_SIZE_sp_sp_binary_group 32
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_sw_state
 #define HIVE_MEM_sp_sw_state scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sw_state 0x6308
+#define HIVE_ADDR_sp_sw_state 0x6310
 #define HIVE_SIZE_sp_sw_state 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_sw_state scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_sw_state 0x6308
+#define HIVE_ADDR_sp_sp_sw_state 0x6310
 #define HIVE_SIZE_sp_sp_sw_state 4
 
 /* function ia_css_thread_sp_main: D50 */
@@ -172,25 +172,25 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp2host_psys_event_queue_handle
 #define HIVE_MEM_sp2host_psys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp2host_psys_event_queue_handle 0x4BB0
+#define HIVE_ADDR_sp2host_psys_event_queue_handle 0x4BB8
 #define HIVE_SIZE_sp2host_psys_event_queue_handle 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp2host_psys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp2host_psys_event_queue_handle 0x4BB0
+#define HIVE_ADDR_sp_sp2host_psys_event_queue_handle 0x4BB8
 #define HIVE_SIZE_sp_sp2host_psys_event_queue_handle 12
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_sp2host_psys_event_queue
 #define HIVE_MEM_sem_for_sp2host_psys_event_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_sp2host_psys_event_queue 0x46E0
+#define HIVE_ADDR_sem_for_sp2host_psys_event_queue 0x46E8
 #define HIVE_SIZE_sem_for_sp2host_psys_event_queue 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_sp2host_psys_event_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_sp2host_psys_event_queue 0x46E0
+#define HIVE_ADDR_sp_sem_for_sp2host_psys_event_queue 0x46E8
 #define HIVE_SIZE_sp_sem_for_sp2host_psys_event_queue 20
 
 /* function ia_css_tagger_sp_propagate_frame: 2460 */
@@ -200,20 +200,20 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_vbuf_handles
 #define HIVE_MEM_vbuf_handles scalar_processor_2400_dmem
-#define HIVE_ADDR_vbuf_handles 0x6384
+#define HIVE_ADDR_vbuf_handles 0x638C
 #define HIVE_SIZE_vbuf_handles 960
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_vbuf_handles scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_vbuf_handles 0x6384
+#define HIVE_ADDR_sp_vbuf_handles 0x638C
 #define HIVE_SIZE_sp_vbuf_handles 960
 
-/* function ia_css_queue_store: 4FF8 */
+/* function ia_css_queue_store: 5006 */
 
 /* function ia_css_sp_flash_register: 2DCE */
 
-/* function ia_css_isys_sp_backend_create: 5C72 */
+/* function ia_css_isys_sp_backend_create: 5C80 */
 
 /* function ia_css_pipeline_sp_init: 186D */
 
@@ -224,13 +224,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs
 #define HIVE_MEM_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 0x4BBC
+#define HIVE_ADDR_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 0x4BC4
 #define HIVE_SIZE_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 0x4BBC
+#define HIVE_ADDR_sp_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 0x4BC4
 #define HIVE_SIZE_sp_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 20
 
 /* function receiver_port_reg_store: AC3 */
@@ -250,56 +250,56 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cb_elems_frame
 #define HIVE_MEM_sp_all_cb_elems_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cb_elems_frame 0x46F4
+#define HIVE_ADDR_sp_all_cb_elems_frame 0x46FC
 #define HIVE_SIZE_sp_all_cb_elems_frame 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cb_elems_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cb_elems_frame 0x46F4
+#define HIVE_ADDR_sp_sp_all_cb_elems_frame 0x46FC
 #define HIVE_SIZE_sp_sp_all_cb_elems_frame 16
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp2host_isys_event_queue_handle
 #define HIVE_MEM_sp2host_isys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp2host_isys_event_queue_handle 0x4BD0
+#define HIVE_ADDR_sp2host_isys_event_queue_handle 0x4BD8
 #define HIVE_SIZE_sp2host_isys_event_queue_handle 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp2host_isys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp2host_isys_event_queue_handle 0x4BD0
+#define HIVE_ADDR_sp_sp2host_isys_event_queue_handle 0x4BD8
 #define HIVE_SIZE_sp_sp2host_isys_event_queue_handle 12
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host_sp_com
 #define HIVE_MEM_host_sp_com scalar_processor_2400_dmem
-#define HIVE_ADDR_host_sp_com 0x4134
+#define HIVE_ADDR_host_sp_com 0x413C
 #define HIVE_SIZE_host_sp_com 220
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host_sp_com scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host_sp_com 0x4134
+#define HIVE_ADDR_sp_host_sp_com 0x413C
 #define HIVE_SIZE_sp_host_sp_com 220
 
-/* function ia_css_queue_get_free_space: 4C57 */
+/* function ia_css_queue_get_free_space: 4C65 */
 
 /* function exec_image_pipe: 658 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_init_dmem_data
 #define HIVE_MEM_sp_init_dmem_data scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_init_dmem_data 0x630C
+#define HIVE_ADDR_sp_init_dmem_data 0x6314
 #define HIVE_SIZE_sp_init_dmem_data 24
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_init_dmem_data scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_init_dmem_data 0x630C
+#define HIVE_ADDR_sp_sp_init_dmem_data 0x6314
 #define HIVE_SIZE_sp_sp_init_dmem_data 24
 
-/* function ia_css_sp_metadata_start: 5A4F */
+/* function ia_css_sp_metadata_start: 5A5D */
 
 /* function ia_css_bufq_sp_init_buffer_queues: 2E3D */
 
@@ -318,57 +318,57 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_per_frame_data
 #define HIVE_MEM_sp_per_frame_data scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_per_frame_data 0x4210
+#define HIVE_ADDR_sp_per_frame_data 0x4218
 #define HIVE_SIZE_sp_per_frame_data 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_per_frame_data scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_per_frame_data 0x4210
+#define HIVE_ADDR_sp_sp_per_frame_data 0x4218
 #define HIVE_SIZE_sp_sp_per_frame_data 4
 
-/* function ia_css_rmgr_sp_vbuf_dequeue: 640F */
+/* function ia_css_rmgr_sp_vbuf_dequeue: 641D */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host2sp_psys_event_queue_handle
 #define HIVE_MEM_host2sp_psys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_host2sp_psys_event_queue_handle 0x4BDC
+#define HIVE_ADDR_host2sp_psys_event_queue_handle 0x4BE4
 #define HIVE_SIZE_host2sp_psys_event_queue_handle 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host2sp_psys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host2sp_psys_event_queue_handle 0x4BDC
+#define HIVE_ADDR_sp_host2sp_psys_event_queue_handle 0x4BE4
 #define HIVE_SIZE_sp_host2sp_psys_event_queue_handle 12
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_xmem_bin_addr
 #define HIVE_MEM_xmem_bin_addr scalar_processor_2400_dmem
-#define HIVE_ADDR_xmem_bin_addr 0x4214
+#define HIVE_ADDR_xmem_bin_addr 0x421C
 #define HIVE_SIZE_xmem_bin_addr 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_xmem_bin_addr scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_xmem_bin_addr 0x4214
+#define HIVE_ADDR_sp_xmem_bin_addr 0x421C
 #define HIVE_SIZE_sp_xmem_bin_addr 4
 
-/* function tmr_clock_init: 66DB */
+/* function tmr_clock_init: 66E9 */
 
 /* function ia_css_pipeline_sp_run: 1424 */
 
-/* function memcpy: 6A6A */
+/* function memcpy: 6A78 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_GP_DEVICE_BASE
 #define HIVE_MEM_GP_DEVICE_BASE scalar_processor_2400_dmem
-#define HIVE_ADDR_GP_DEVICE_BASE 0x314
+#define HIVE_ADDR_GP_DEVICE_BASE 0x31C
 #define HIVE_SIZE_GP_DEVICE_BASE 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_GP_DEVICE_BASE scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_GP_DEVICE_BASE 0x314
+#define HIVE_ADDR_sp_GP_DEVICE_BASE 0x31C
 #define HIVE_SIZE_sp_GP_DEVICE_BASE 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -385,26 +385,26 @@ more details.
 
 /* function input_system_reg_store: B18 */
 
-/* function ia_css_isys_sp_frontend_start: 5E88 */
+/* function ia_css_isys_sp_frontend_start: 5E96 */
 
-/* function ia_css_uds_sp_scale_params: 6773 */
+/* function ia_css_uds_sp_scale_params: 6781 */
 
 /* function ia_css_circbuf_increase_size: E35 */
 
-/* function __divu: 69E8 */
+/* function __divu: 69F6 */
 
 /* function ia_css_thread_sp_get_state: C78 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_cont_capt_stop
 #define HIVE_MEM_sem_for_cont_capt_stop scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_cont_capt_stop 0x4704
+#define HIVE_ADDR_sem_for_cont_capt_stop 0x470C
 #define HIVE_SIZE_sem_for_cont_capt_stop 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_cont_capt_stop scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_cont_capt_stop 0x4704
+#define HIVE_ADDR_sp_sem_for_cont_capt_stop 0x470C
 #define HIVE_SIZE_sp_sem_for_cont_capt_stop 20
 
 /* function thread_fiber_sp_main: E2E */
@@ -412,20 +412,20 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_isp_pipe_thread
 #define HIVE_MEM_sp_isp_pipe_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_pipe_thread 0x4848
+#define HIVE_ADDR_sp_isp_pipe_thread 0x4850
 #define HIVE_SIZE_sp_isp_pipe_thread 360
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_isp_pipe_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_isp_pipe_thread 0x4848
+#define HIVE_ADDR_sp_sp_isp_pipe_thread 0x4850
 #define HIVE_SIZE_sp_sp_isp_pipe_thread 360
 
 /* function ia_css_parambuf_sp_handle_parameter_sets: 127F */
 
-/* function ia_css_spctrl_sp_set_state: 5A7E */
+/* function ia_css_spctrl_sp_set_state: 5A8C */
 
-/* function ia_css_thread_sem_sp_signal: 6C6C */
+/* function ia_css_thread_sem_sp_signal: 6C7A */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_IRQ_BASE
@@ -451,41 +451,41 @@ more details.
 #define HIVE_ADDR_sp_TIMED_CTRL_BASE 0x40
 #define HIVE_SIZE_sp_TIMED_CTRL_BASE 4
 
-/* function ia_css_isys_sp_isr: 7139 */
+/* function ia_css_isys_sp_isr: 7147 */
 
-/* function ia_css_isys_sp_generate_exp_id: 6220 */
+/* function ia_css_isys_sp_generate_exp_id: 622E */
 
-/* function ia_css_rmgr_sp_init: 630A */
+/* function ia_css_rmgr_sp_init: 6318 */
 
-/* function ia_css_thread_sem_sp_init: 6D3B */
+/* function ia_css_thread_sem_sp_init: 6D49 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_reading_cb_frame
 #define HIVE_MEM_sem_for_reading_cb_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_reading_cb_frame 0x4718
+#define HIVE_ADDR_sem_for_reading_cb_frame 0x4720
 #define HIVE_SIZE_sem_for_reading_cb_frame 40
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_reading_cb_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_reading_cb_frame 0x4718
+#define HIVE_ADDR_sp_sem_for_reading_cb_frame 0x4720
 #define HIVE_SIZE_sp_sem_for_reading_cb_frame 40
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_is_isp_requested
 #define HIVE_MEM_is_isp_requested scalar_processor_2400_dmem
-#define HIVE_ADDR_is_isp_requested 0x320
+#define HIVE_ADDR_is_isp_requested 0x328
 #define HIVE_SIZE_is_isp_requested 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_is_isp_requested scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_is_isp_requested 0x320
+#define HIVE_ADDR_sp_is_isp_requested 0x328
 #define HIVE_SIZE_sp_is_isp_requested 4
 
 /* function ia_css_dmaproxy_sp_execute: 33F6 */
 
-/* function ia_css_queue_is_empty: 7098 */
+/* function ia_css_queue_is_empty: 70A6 */
 
 /* function ia_css_pipeline_sp_has_stopped: 1846 */
 
@@ -505,13 +505,13 @@ more details.
 #define HIVE_ADDR_sp_current_sp_thread 0x1DC
 #define HIVE_SIZE_sp_current_sp_thread 4
 
-/* function ia_css_spctrl_sp_get_spid: 5A85 */
+/* function ia_css_spctrl_sp_get_spid: 5A93 */
 
 /* function ia_css_bufq_sp_reset_buffers: 2EC4 */
 
-/* function ia_css_dmaproxy_sp_read_byte_addr: 6F79 */
+/* function ia_css_dmaproxy_sp_read_byte_addr: 6F87 */
 
-/* function ia_css_rmgr_sp_uninit: 6303 */
+/* function ia_css_rmgr_sp_uninit: 6311 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_threads_stack
@@ -529,18 +529,18 @@ more details.
 
 /* function ia_css_parambuf_sp_wait_for_in_param: 1048 */
 
-/* function ia_css_isys_sp_token_map_get_exp_id: 60E8 */
+/* function ia_css_isys_sp_token_map_get_exp_id: 60F6 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cb_elems_param
 #define HIVE_MEM_sp_all_cb_elems_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cb_elems_param 0x4740
+#define HIVE_ADDR_sp_all_cb_elems_param 0x4748
 #define HIVE_SIZE_sp_all_cb_elems_param 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cb_elems_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cb_elems_param 0x4740
+#define HIVE_ADDR_sp_sp_all_cb_elems_param 0x4748
 #define HIVE_SIZE_sp_sp_all_cb_elems_param 16
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -558,13 +558,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cbs_frame_desc
 #define HIVE_MEM_sp_all_cbs_frame_desc scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cbs_frame_desc 0x4750
+#define HIVE_ADDR_sp_all_cbs_frame_desc 0x4758
 #define HIVE_SIZE_sp_all_cbs_frame_desc 8
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cbs_frame_desc scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cbs_frame_desc 0x4750
+#define HIVE_ADDR_sp_sp_all_cbs_frame_desc 0x4758
 #define HIVE_SIZE_sp_sp_all_cbs_frame_desc 8
 
 /* function sp_isys_copy_func_v2: 69A */
@@ -572,91 +572,91 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_reading_cb_param
 #define HIVE_MEM_sem_for_reading_cb_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_reading_cb_param 0x4758
+#define HIVE_ADDR_sem_for_reading_cb_param 0x4760
 #define HIVE_SIZE_sem_for_reading_cb_param 40
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_reading_cb_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_reading_cb_param 0x4758
+#define HIVE_ADDR_sp_sem_for_reading_cb_param 0x4760
 #define HIVE_SIZE_sp_sem_for_reading_cb_param 40
 
-/* function ia_css_queue_get_used_space: 4C0B */
+/* function ia_css_queue_get_used_space: 4C19 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_cont_capt_start
 #define HIVE_MEM_sem_for_cont_capt_start scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_cont_capt_start 0x4780
+#define HIVE_ADDR_sem_for_cont_capt_start 0x4788
 #define HIVE_SIZE_sem_for_cont_capt_start 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_cont_capt_start scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_cont_capt_start 0x4780
+#define HIVE_ADDR_sp_sem_for_cont_capt_start 0x4788
 #define HIVE_SIZE_sp_sem_for_cont_capt_start 20
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_tmp_heap
 #define HIVE_MEM_tmp_heap scalar_processor_2400_dmem
-#define HIVE_ADDR_tmp_heap 0x6070
+#define HIVE_ADDR_tmp_heap 0x6078
 #define HIVE_SIZE_tmp_heap 640
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_tmp_heap scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_tmp_heap 0x6070
+#define HIVE_ADDR_sp_tmp_heap 0x6078
 #define HIVE_SIZE_sp_tmp_heap 640
 
-/* function ia_css_rmgr_sp_get_num_vbuf: 6613 */
+/* function ia_css_rmgr_sp_get_num_vbuf: 6621 */
 
-/* function ia_css_ispctrl_sp_output_compute_dma_info: 418C */
+/* function ia_css_ispctrl_sp_output_compute_dma_info: 4193 */
 
 /* function ia_css_tagger_sp_lock_exp_id: 211D */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_s3a_bufs
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_s3a_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_s3a_bufs 0x4BE8
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_s3a_bufs 0x4BF0
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_s3a_bufs 60
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_s3a_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_s3a_bufs 0x4BE8
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_s3a_bufs 0x4BF0
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_s3a_bufs 60
 
-/* function ia_css_queue_is_full: 4CA2 */
+/* function ia_css_queue_is_full: 4CB0 */
 
 /* function debug_buffer_init_isp: E4 */
 
-/* function ia_css_isys_sp_frontend_uninit: 5E42 */
+/* function ia_css_isys_sp_frontend_uninit: 5E50 */
 
 /* function ia_css_tagger_sp_exp_id_is_locked: 2053 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_rmgr_sp_mipi_frame_sem
 #define HIVE_MEM_ia_css_rmgr_sp_mipi_frame_sem scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_rmgr_sp_mipi_frame_sem 0x6744
+#define HIVE_ADDR_ia_css_rmgr_sp_mipi_frame_sem 0x674C
 #define HIVE_SIZE_ia_css_rmgr_sp_mipi_frame_sem 60
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_rmgr_sp_mipi_frame_sem scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_rmgr_sp_mipi_frame_sem 0x6744
+#define HIVE_ADDR_sp_ia_css_rmgr_sp_mipi_frame_sem 0x674C
 #define HIVE_SIZE_sp_ia_css_rmgr_sp_mipi_frame_sem 60
 
-/* function ia_css_rmgr_sp_refcount_dump: 63EA */
+/* function ia_css_rmgr_sp_refcount_dump: 63F8 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_isp_parameters_id
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_isp_parameters_id scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_isp_parameters_id 0x4C24
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_isp_parameters_id 0x4C2C
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_isp_parameters_id 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_isp_parameters_id scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_isp_parameters_id 0x4C24
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_isp_parameters_id 0x4C2C
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_isp_parameters_id 20
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -676,39 +676,39 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host2sp_isys_event_queue_handle
 #define HIVE_MEM_host2sp_isys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_host2sp_isys_event_queue_handle 0x4C38
+#define HIVE_ADDR_host2sp_isys_event_queue_handle 0x4C40
 #define HIVE_SIZE_host2sp_isys_event_queue_handle 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host2sp_isys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host2sp_isys_event_queue_handle 0x4C38
+#define HIVE_ADDR_sp_host2sp_isys_event_queue_handle 0x4C40
 #define HIVE_SIZE_sp_host2sp_isys_event_queue_handle 12
 
-/* function ia_css_thread_sp_yield: 6BEA */
+/* function ia_css_thread_sp_yield: 6BF8 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cbs_param_desc
 #define HIVE_MEM_sp_all_cbs_param_desc scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cbs_param_desc 0x4794
+#define HIVE_ADDR_sp_all_cbs_param_desc 0x479C
 #define HIVE_SIZE_sp_all_cbs_param_desc 8
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cbs_param_desc scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cbs_param_desc 0x4794
+#define HIVE_ADDR_sp_sp_all_cbs_param_desc 0x479C
 #define HIVE_SIZE_sp_sp_all_cbs_param_desc 8
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_dmaproxy_sp_invalidate_tlb
 #define HIVE_MEM_ia_css_dmaproxy_sp_invalidate_tlb scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_dmaproxy_sp_invalidate_tlb 0x5C50
+#define HIVE_ADDR_ia_css_dmaproxy_sp_invalidate_tlb 0x5C58
 #define HIVE_SIZE_ia_css_dmaproxy_sp_invalidate_tlb 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_dmaproxy_sp_invalidate_tlb scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_dmaproxy_sp_invalidate_tlb 0x5C50
+#define HIVE_ADDR_sp_ia_css_dmaproxy_sp_invalidate_tlb 0x5C58
 #define HIVE_SIZE_sp_ia_css_dmaproxy_sp_invalidate_tlb 4
 
 /* function ia_css_thread_sp_fork: D05 */
@@ -717,7 +717,7 @@ more details.
 
 /* function ia_css_dmaproxy_sp_vmem_read: 3396 */
 
-/* function ia_css_ifmtr_sp_init: 6271 */
+/* function ia_css_ifmtr_sp_init: 627F */
 
 /* function initialize_sp_group: 668 */
 
@@ -725,11 +725,11 @@ more details.
 
 /* function ia_css_thread_sp_init: D31 */
 
-/* function ia_css_isys_sp_reset_exp_id: 6218 */
+/* function ia_css_isys_sp_reset_exp_id: 6226 */
 
-/* function qos_scheduler_update_fps: 6763 */
+/* function qos_scheduler_update_fps: 6771 */
 
-/* function ia_css_ispctrl_sp_set_stream_base_addr: 4879 */
+/* function ia_css_ispctrl_sp_set_stream_base_addr: 4887 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ISP_DMEM_BASE
@@ -755,46 +755,46 @@ more details.
 #define HIVE_ADDR_sp_SP_DMEM_BASE 0x4
 #define HIVE_SIZE_sp_SP_DMEM_BASE 4
 
-/* function __ia_css_queue_is_empty_text: 4B68 */
+/* function __ia_css_queue_is_empty_text: 4B76 */
 
 /* function ia_css_dmaproxy_sp_read: 340C */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_raw_copy_line_count
 #define HIVE_MEM_raw_copy_line_count scalar_processor_2400_dmem
-#define HIVE_ADDR_raw_copy_line_count 0x2E0
+#define HIVE_ADDR_raw_copy_line_count 0x2E8
 #define HIVE_SIZE_raw_copy_line_count 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_raw_copy_line_count scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_raw_copy_line_count 0x2E0
+#define HIVE_ADDR_sp_raw_copy_line_count 0x2E8
 #define HIVE_SIZE_sp_raw_copy_line_count 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host2sp_tag_cmd_queue_handle
 #define HIVE_MEM_host2sp_tag_cmd_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_host2sp_tag_cmd_queue_handle 0x4C44
+#define HIVE_ADDR_host2sp_tag_cmd_queue_handle 0x4C4C
 #define HIVE_SIZE_host2sp_tag_cmd_queue_handle 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host2sp_tag_cmd_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host2sp_tag_cmd_queue_handle 0x4C44
+#define HIVE_ADDR_sp_host2sp_tag_cmd_queue_handle 0x4C4C
 #define HIVE_SIZE_sp_host2sp_tag_cmd_queue_handle 12
 
-/* function ia_css_queue_peek: 4B81 */
+/* function ia_css_queue_peek: 4B8F */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_flash_sp_frame_cnt
 #define HIVE_MEM_ia_css_flash_sp_frame_cnt scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_flash_sp_frame_cnt 0x4AF0
+#define HIVE_ADDR_ia_css_flash_sp_frame_cnt 0x4AF8
 #define HIVE_SIZE_ia_css_flash_sp_frame_cnt 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_flash_sp_frame_cnt scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_flash_sp_frame_cnt 0x4AF0
+#define HIVE_ADDR_sp_ia_css_flash_sp_frame_cnt 0x4AF8
 #define HIVE_SIZE_sp_ia_css_flash_sp_frame_cnt 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -812,24 +812,24 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isp_thread
 #define HIVE_MEM_isp_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_isp_thread 0x5FA0
+#define HIVE_ADDR_isp_thread 0x5FA8
 #define HIVE_SIZE_isp_thread 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isp_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_thread 0x5FA0
+#define HIVE_ADDR_sp_isp_thread 0x5FA8
 #define HIVE_SIZE_sp_isp_thread 4
 
 /* function encode_and_post_sp_event_non_blocking: A0C */
 
-/* function ia_css_isys_sp_frontend_destroy: 5F1A */
+/* function ia_css_isys_sp_frontend_destroy: 5F28 */
 
 /* function is_ddr_debug_buffer_full: 2CC */
 
-/* function ia_css_isys_sp_frontend_stop: 5E5A */
+/* function ia_css_isys_sp_frontend_stop: 5E68 */
 
-/* function ia_css_isys_sp_token_map_init: 61B6 */
+/* function ia_css_isys_sp_token_map_init: 61C4 */
 
 /* function ia_css_tagger_buf_sp_get_oldest_marked_offset: 2B0B */
 
@@ -849,94 +849,94 @@ more details.
 
 /* function debug_enqueue_ddr: EE */
 
-/* function ia_css_rmgr_sp_refcount_init_vbuf: 63A5 */
+/* function ia_css_rmgr_sp_refcount_init_vbuf: 63B3 */
 
-/* function dmaproxy_sp_read_write: 7017 */
+/* function dmaproxy_sp_read_write: 7025 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_dmaproxy_isp_dma_cmd_buffer
 #define HIVE_MEM_ia_css_dmaproxy_isp_dma_cmd_buffer scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_dmaproxy_isp_dma_cmd_buffer 0x5C54
+#define HIVE_ADDR_ia_css_dmaproxy_isp_dma_cmd_buffer 0x5C5C
 #define HIVE_SIZE_ia_css_dmaproxy_isp_dma_cmd_buffer 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_dmaproxy_isp_dma_cmd_buffer scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_dmaproxy_isp_dma_cmd_buffer 0x5C54
+#define HIVE_ADDR_sp_ia_css_dmaproxy_isp_dma_cmd_buffer 0x5C5C
 #define HIVE_SIZE_sp_ia_css_dmaproxy_isp_dma_cmd_buffer 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host2sp_buffer_queue_handle
 #define HIVE_MEM_host2sp_buffer_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_host2sp_buffer_queue_handle 0x4C50
+#define HIVE_ADDR_host2sp_buffer_queue_handle 0x4C58
 #define HIVE_SIZE_host2sp_buffer_queue_handle 480
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host2sp_buffer_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host2sp_buffer_queue_handle 0x4C50
+#define HIVE_ADDR_sp_host2sp_buffer_queue_handle 0x4C58
 #define HIVE_SIZE_sp_host2sp_buffer_queue_handle 480
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_flash_sp_in_service
 #define HIVE_MEM_ia_css_flash_sp_in_service scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_flash_sp_in_service 0x3198
+#define HIVE_ADDR_ia_css_flash_sp_in_service 0x31A0
 #define HIVE_SIZE_ia_css_flash_sp_in_service 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_flash_sp_in_service scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_flash_sp_in_service 0x3198
+#define HIVE_ADDR_sp_ia_css_flash_sp_in_service 0x31A0
 #define HIVE_SIZE_sp_ia_css_flash_sp_in_service 4
 
-/* function ia_css_dmaproxy_sp_process: 6D63 */
+/* function ia_css_dmaproxy_sp_process: 6D71 */
 
 /* function ia_css_tagger_buf_sp_mark_from_end: 2D93 */
 
-/* function ia_css_isys_sp_backend_rcv_acquire_ack: 5B27 */
+/* function ia_css_isys_sp_backend_rcv_acquire_ack: 5B35 */
 
-/* function ia_css_isys_sp_backend_pre_acquire_request: 5B3D */
+/* function ia_css_isys_sp_backend_pre_acquire_request: 5B4B */
 
 /* function ia_css_ispctrl_sp_init_cs: 3855 */
 
-/* function ia_css_spctrl_sp_init: 5A93 */
+/* function ia_css_spctrl_sp_init: 5AA1 */
 
 /* function sp_event_proxy_init: 6C4 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_previous_clock_tick
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_previous_clock_tick scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_previous_clock_tick 0x4E30
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_previous_clock_tick 0x4E38
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_previous_clock_tick 40
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_previous_clock_tick scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_previous_clock_tick 0x4E30
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_previous_clock_tick 0x4E38
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_previous_clock_tick 40
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_output
 #define HIVE_MEM_sp_output scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_output 0x4218
+#define HIVE_ADDR_sp_output 0x4220
 #define HIVE_SIZE_sp_output 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_output scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_output 0x4218
+#define HIVE_ADDR_sp_sp_output 0x4220
 #define HIVE_SIZE_sp_sp_output 16
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_sems_for_host2sp_buf_queues
 #define HIVE_MEM_ia_css_bufq_sp_sems_for_host2sp_buf_queues scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_sems_for_host2sp_buf_queues 0x4E58
+#define HIVE_ADDR_ia_css_bufq_sp_sems_for_host2sp_buf_queues 0x4E60
 #define HIVE_SIZE_ia_css_bufq_sp_sems_for_host2sp_buf_queues 800
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_sems_for_host2sp_buf_queues scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_sems_for_host2sp_buf_queues 0x4E58
+#define HIVE_ADDR_sp_ia_css_bufq_sp_sems_for_host2sp_buf_queues 0x4E60
 #define HIVE_SIZE_sp_ia_css_bufq_sp_sems_for_host2sp_buf_queues 800
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -965,20 +965,20 @@ more details.
 
 /* function sp_dma_proxy_reset_channels: 367B */
 
-/* function ia_css_isys_sp_backend_acquire: 5C48 */
+/* function ia_css_isys_sp_backend_acquire: 5C56 */
 
 /* function ia_css_tagger_sp_update_size: 2A8A */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_host_sp_queue
 #define HIVE_MEM_ia_css_bufq_host_sp_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_host_sp_queue 0x5178
+#define HIVE_ADDR_ia_css_bufq_host_sp_queue 0x5180
 #define HIVE_SIZE_ia_css_bufq_host_sp_queue 2008
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_host_sp_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_host_sp_queue 0x5178
+#define HIVE_ADDR_sp_ia_css_bufq_host_sp_queue 0x5180
 #define HIVE_SIZE_sp_ia_css_bufq_host_sp_queue 2008
 
 /* function thread_fiber_sp_create: D9D */
@@ -988,13 +988,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_writing_cb_frame
 #define HIVE_MEM_sem_for_writing_cb_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_writing_cb_frame 0x479C
+#define HIVE_ADDR_sem_for_writing_cb_frame 0x47A4
 #define HIVE_SIZE_sem_for_writing_cb_frame 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_writing_cb_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_writing_cb_frame 0x479C
+#define HIVE_ADDR_sp_sem_for_writing_cb_frame 0x47A4
 #define HIVE_SIZE_sp_sem_for_writing_cb_frame 20
 
 /* function receiver_reg_store: AD1 */
@@ -1002,13 +1002,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_writing_cb_param
 #define HIVE_MEM_sem_for_writing_cb_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_writing_cb_param 0x47B0
+#define HIVE_ADDR_sem_for_writing_cb_param 0x47B8
 #define HIVE_SIZE_sem_for_writing_cb_param 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_writing_cb_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_writing_cb_param 0x47B0
+#define HIVE_ADDR_sp_sem_for_writing_cb_param 0x47B8
 #define HIVE_SIZE_sp_sem_for_writing_cb_param 20
 
 /* function sp_start_isp_entry: 453 */
@@ -1025,9 +1025,9 @@ more details.
 
 /* function ia_css_dmaproxy_sp_channel_acquire: 36A7 */
 
-/* function ia_css_rmgr_sp_add_num_vbuf: 65EF */
+/* function ia_css_rmgr_sp_add_num_vbuf: 65FD */
 
-/* function ia_css_isys_sp_token_map_create: 61FF */
+/* function ia_css_isys_sp_token_map_create: 620D */
 
 /* function __ia_css_dmaproxy_sp_wait_for_ack_text: 3362 */
 
@@ -1038,32 +1038,32 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_group
 #define HIVE_MEM_sp_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_group 0x4228
+#define HIVE_ADDR_sp_group 0x4230
 #define HIVE_SIZE_sp_group 1184
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_group 0x4228
+#define HIVE_ADDR_sp_sp_group 0x4230
 #define HIVE_SIZE_sp_sp_group 1184
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_event_proxy_thread
 #define HIVE_MEM_sp_event_proxy_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_event_proxy_thread 0x49B0
+#define HIVE_ADDR_sp_event_proxy_thread 0x49B8
 #define HIVE_SIZE_sp_event_proxy_thread 72
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_event_proxy_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_event_proxy_thread 0x49B0
+#define HIVE_ADDR_sp_sp_event_proxy_thread 0x49B8
 #define HIVE_SIZE_sp_sp_event_proxy_thread 72
 
 /* function ia_css_thread_sp_kill: CCB */
 
 /* function ia_css_tagger_sp_create: 2A38 */
 
-/* function tmpmem_acquire_dmem: 669C */
+/* function tmpmem_acquire_dmem: 66AA */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_MMU_BASE
@@ -1084,13 +1084,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_qos_start
 #define HIVE_MEM_sem_for_qos_start scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_qos_start 0x47C4
+#define HIVE_ADDR_sem_for_qos_start 0x47CC
 #define HIVE_SIZE_sem_for_qos_start 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_qos_start scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_qos_start 0x47C4
+#define HIVE_ADDR_sp_sem_for_qos_start 0x47CC
 #define HIVE_SIZE_sp_sem_for_qos_start 20
 
 /* function isp_hmem_load: B4F */
@@ -1102,13 +1102,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_isys_sp_error_cnt
 #define HIVE_MEM_ia_css_isys_sp_error_cnt scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_isys_sp_error_cnt 0x6330
+#define HIVE_ADDR_ia_css_isys_sp_error_cnt 0x6338
 #define HIVE_SIZE_ia_css_isys_sp_error_cnt 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_isys_sp_error_cnt scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_isys_sp_error_cnt 0x6330
+#define HIVE_ADDR_sp_ia_css_isys_sp_error_cnt 0x6338
 #define HIVE_SIZE_sp_ia_css_isys_sp_error_cnt 16
 
 /* function ia_css_tagger_buf_sp_unlock_from_start: 2C47 */
@@ -1127,17 +1127,17 @@ more details.
 
 /* function sp_isys_copy_request: 6A8 */
 
-/* function ia_css_rmgr_sp_refcount_retain_vbuf: 647F */
+/* function ia_css_rmgr_sp_refcount_retain_vbuf: 648D */
 
 /* function ia_css_thread_sp_set_priority: CC3 */
 
 /* function sizeof_hmem: BF6 */
 
-/* function tmpmem_release_dmem: 668B */
+/* function tmpmem_release_dmem: 6699 */
 
 /* function cnd_input_system_cfg: 392 */
 
-/* function __ia_css_sp_rawcopy_func_critical: 70C2 */
+/* function __ia_css_sp_rawcopy_func_critical: 70D0 */
 
 /* function __ia_css_dmaproxy_sp_process_text: 3306 */
 
@@ -1149,7 +1149,7 @@ more details.
 
 /* function ia_css_tagger_buf_sp_pop_unmarked_and_unlocked: 2B4D */
 
-/* function __modu: 6A2E */
+/* function __modu: 6A3C */
 
 /* function ia_css_dmaproxy_sp_init_isp_vector: 3368 */
 
@@ -1169,22 +1169,22 @@ more details.
 #define HIVE_ADDR_sp_GDC_BASE 0x44
 #define HIVE_SIZE_sp_GDC_BASE 8
 
-/* function ia_css_queue_local_init: 4E6C */
+/* function ia_css_queue_local_init: 4E7A */
 
-/* function sp_event_proxy_callout_func: 6AFB */
+/* function sp_event_proxy_callout_func: 6B09 */
 
-/* function qos_scheduler_schedule_stage: 670F */
+/* function qos_scheduler_schedule_stage: 671D */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_thread_sp_num_ready_threads
 #define HIVE_MEM_ia_css_thread_sp_num_ready_threads scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_thread_sp_num_ready_threads 0x4A40
+#define HIVE_ADDR_ia_css_thread_sp_num_ready_threads 0x4A48
 #define HIVE_SIZE_ia_css_thread_sp_num_ready_threads 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_thread_sp_num_ready_threads scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_thread_sp_num_ready_threads 0x4A40
+#define HIVE_ADDR_sp_ia_css_thread_sp_num_ready_threads 0x4A48
 #define HIVE_SIZE_sp_ia_css_thread_sp_num_ready_threads 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -1199,31 +1199,31 @@ more details.
 #define HIVE_ADDR_sp_sp_threads_stack_size 0x180
 #define HIVE_SIZE_sp_sp_threads_stack_size 28
 
-/* function ia_css_ispctrl_sp_isp_done_row_striping: 4172 */
+/* function ia_css_ispctrl_sp_isp_done_row_striping: 4179 */
 
-/* function __ia_css_isys_sp_isr_text: 5F44 */
+/* function __ia_css_isys_sp_isr_text: 5F52 */
 
-/* function ia_css_queue_dequeue: 4CEA */
+/* function ia_css_queue_dequeue: 4CF8 */
 
-/* function is_qos_standalone_mode: 66EA */
+/* function is_qos_standalone_mode: 66F8 */
 
-/* function ia_css_dmaproxy_sp_configure_channel: 6F90 */
+/* function ia_css_dmaproxy_sp_configure_channel: 6F9E */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_current_thread_fiber_sp
 #define HIVE_MEM_current_thread_fiber_sp scalar_processor_2400_dmem
-#define HIVE_ADDR_current_thread_fiber_sp 0x4A44
+#define HIVE_ADDR_current_thread_fiber_sp 0x4A4C
 #define HIVE_SIZE_current_thread_fiber_sp 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_current_thread_fiber_sp scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_current_thread_fiber_sp 0x4A44
+#define HIVE_ADDR_sp_current_thread_fiber_sp 0x4A4C
 #define HIVE_SIZE_sp_current_thread_fiber_sp 4
 
 /* function ia_css_circbuf_pop: FCD */
 
-/* function memset: 6AAD */
+/* function memset: 6ABB */
 
 /* function irq_raise_set_token: B6 */
 
@@ -1246,31 +1246,31 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isp_ph
 #define HIVE_MEM_isp_ph scalar_processor_2400_dmem
-#define HIVE_ADDR_isp_ph 0x6340
+#define HIVE_ADDR_isp_ph 0x6348
 #define HIVE_SIZE_isp_ph 28
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isp_ph scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_ph 0x6340
+#define HIVE_ADDR_sp_isp_ph 0x6348
 #define HIVE_SIZE_sp_isp_ph 28
 
-/* function ia_css_isys_sp_token_map_flush: 6144 */
+/* function ia_css_isys_sp_token_map_flush: 6152 */
 
 /* function ia_css_ispctrl_sp_init_ds: 39E1 */
 
-/* function get_xmem_base_addr_raw: 3D9A */
+/* function get_xmem_base_addr_raw: 3D9C */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cbs_param
 #define HIVE_MEM_sp_all_cbs_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cbs_param 0x47D8
+#define HIVE_ADDR_sp_all_cbs_param 0x47E0
 #define HIVE_SIZE_sp_all_cbs_param 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cbs_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cbs_param 0x47D8
+#define HIVE_ADDR_sp_sp_all_cbs_param 0x47E0
 #define HIVE_SIZE_sp_sp_all_cbs_param 16
 
 /* function ia_css_circbuf_create: 101B */
@@ -1278,28 +1278,28 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_sp_group
 #define HIVE_MEM_sem_for_sp_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_sp_group 0x47E8
+#define HIVE_ADDR_sem_for_sp_group 0x47F0
 #define HIVE_SIZE_sem_for_sp_group 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_sp_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_sp_group 0x47E8
+#define HIVE_ADDR_sp_sem_for_sp_group 0x47F0
 #define HIVE_SIZE_sp_sem_for_sp_group 20
 
 /* function __ia_css_dmaproxy_sp_configure_channel_text: 34D7 */
 
-/* function ia_css_framebuf_sp_wait_for_in_frame: 661A */
+/* function ia_css_framebuf_sp_wait_for_in_frame: 6628 */
 
-/* function ia_css_sp_rawcopy_tag_frame: 57B0 */
+/* function ia_css_sp_rawcopy_tag_frame: 57BE */
 
 /* function isp_hmem_clear: B1F */
 
-/* function ia_css_framebuf_sp_release_in_frame: 665D */
+/* function ia_css_framebuf_sp_release_in_frame: 666B */
 
-/* function ia_css_isys_sp_backend_snd_acquire_request: 5B9A */
+/* function ia_css_isys_sp_backend_snd_acquire_request: 5BA8 */
 
-/* function ia_css_isys_sp_token_map_is_full: 5FCB */
+/* function ia_css_isys_sp_token_map_is_full: 5FD9 */
 
 /* function input_system_acquisition_run: AF3 */
 
@@ -1308,13 +1308,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_h_pipe_private_ddr_ptrs
 #define HIVE_MEM_ia_css_bufq_sp_h_pipe_private_ddr_ptrs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 0x5950
+#define HIVE_ADDR_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 0x5958
 #define HIVE_SIZE_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_h_pipe_private_ddr_ptrs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 0x5950
+#define HIVE_ADDR_sp_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 0x5958
 #define HIVE_SIZE_sp_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 20
 
 /* function ia_css_eventq_sp_recv: 36BB */
@@ -1322,16 +1322,16 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isp_pool
 #define HIVE_MEM_isp_pool scalar_processor_2400_dmem
-#define HIVE_ADDR_isp_pool 0x300
+#define HIVE_ADDR_isp_pool 0x308
 #define HIVE_SIZE_isp_pool 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isp_pool scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_pool 0x300
+#define HIVE_ADDR_sp_isp_pool 0x308
 #define HIVE_SIZE_sp_isp_pool 4
 
-/* function ia_css_rmgr_sp_rel_gen: 634C */
+/* function ia_css_rmgr_sp_rel_gen: 635A */
 
 /* function ia_css_tagger_sp_unblock_clients: 2900 */
 
@@ -1340,24 +1340,24 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_event_any_pending_mask
 #define HIVE_MEM_event_any_pending_mask scalar_processor_2400_dmem
-#define HIVE_ADDR_event_any_pending_mask 0x318
+#define HIVE_ADDR_event_any_pending_mask 0x320
 #define HIVE_SIZE_event_any_pending_mask 8
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_event_any_pending_mask scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_event_any_pending_mask 0x318
+#define HIVE_ADDR_sp_event_any_pending_mask 0x320
 #define HIVE_SIZE_sp_event_any_pending_mask 8
 
-/* function ia_css_isys_sp_backend_push: 5B51 */
+/* function ia_css_isys_sp_backend_push: 5B5F */
 
 /* function sh_css_decode_tag_descr: 352 */
 
 /* function debug_enqueue_isp: 27B */
 
-/* function qos_scheduler_update_stage_budget: 66F2 */
+/* function qos_scheduler_update_stage_budget: 6700 */
 
-/* function ia_css_spctrl_sp_uninit: 5A8C */
+/* function ia_css_spctrl_sp_uninit: 5A9A */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_HIVE_IF_SWITCH_CODE
@@ -1374,13 +1374,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_dis_bufs
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_dis_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_dis_bufs 0x5964
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_dis_bufs 0x596C
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_dis_bufs 140
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_dis_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_dis_bufs 0x5964
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_dis_bufs 0x596C
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_dis_bufs 140
 
 /* function ia_css_tagger_buf_sp_lock_from_start: 2C7B */
@@ -1388,13 +1388,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_isp_idle
 #define HIVE_MEM_sem_for_isp_idle scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_isp_idle 0x47FC
+#define HIVE_ADDR_sem_for_isp_idle 0x4804
 #define HIVE_SIZE_sem_for_isp_idle 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_isp_idle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_isp_idle 0x47FC
+#define HIVE_ADDR_sp_sem_for_isp_idle 0x4804
 #define HIVE_SIZE_sp_sem_for_isp_idle 20
 
 /* function ia_css_dmaproxy_sp_write_byte_addr: 33C5 */
@@ -1418,32 +1418,32 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_rawcopy_sp_tagger
 #define HIVE_MEM_ia_css_rawcopy_sp_tagger scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_rawcopy_sp_tagger 0x62F0
+#define HIVE_ADDR_ia_css_rawcopy_sp_tagger 0x62F8
 #define HIVE_SIZE_ia_css_rawcopy_sp_tagger 24
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_rawcopy_sp_tagger scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_rawcopy_sp_tagger 0x62F0
+#define HIVE_ADDR_sp_ia_css_rawcopy_sp_tagger 0x62F8
 #define HIVE_SIZE_sp_ia_css_rawcopy_sp_tagger 24
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_exp_ids
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_exp_ids scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_exp_ids 0x59F0
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_exp_ids 0x59F8
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_exp_ids 70
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_exp_ids scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_exp_ids 0x59F0
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_exp_ids 0x59F8
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_exp_ids 70
 
-/* function ia_css_queue_item_load: 4F5E */
+/* function ia_css_queue_item_load: 4F6C */
 
-/* function ia_css_spctrl_sp_get_state: 5A77 */
+/* function ia_css_spctrl_sp_get_state: 5A85 */
 
-/* function ia_css_isys_sp_token_map_uninit: 6161 */
+/* function ia_css_isys_sp_token_map_uninit: 616F */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_callout_sp_thread
@@ -1471,33 +1471,33 @@ more details.
 #define HIVE_ADDR_sp_SP_PMEM_BASE 0x0
 #define HIVE_SIZE_sp_SP_PMEM_BASE 4
 
-/* function ia_css_isys_sp_token_map_snd_acquire_req: 60D1 */
+/* function ia_css_isys_sp_token_map_snd_acquire_req: 60DF */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_isp_input_stream_format
 #define HIVE_MEM_sp_isp_input_stream_format scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_input_stream_format 0x4118
+#define HIVE_ADDR_sp_isp_input_stream_format 0x4120
 #define HIVE_SIZE_sp_isp_input_stream_format 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_isp_input_stream_format scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_isp_input_stream_format 0x4118
+#define HIVE_ADDR_sp_sp_isp_input_stream_format 0x4120
 #define HIVE_SIZE_sp_sp_isp_input_stream_format 20
 
-/* function __mod: 6A1A */
+/* function __mod: 6A28 */
 
 /* function ia_css_dmaproxy_sp_init_dmem_channel: 3426 */
 
 /* function ia_css_thread_sp_join: CF4 */
 
-/* function ia_css_dmaproxy_sp_add_command: 7082 */
+/* function ia_css_dmaproxy_sp_add_command: 7090 */
 
-/* function ia_css_sp_metadata_thread_func: 594F */
+/* function ia_css_sp_metadata_thread_func: 595D */
 
-/* function __sp_event_proxy_func_critical: 6AE8 */
+/* function __sp_event_proxy_func_critical: 6AF6 */
 
-/* function ia_css_sp_metadata_wait: 5A3E */
+/* function ia_css_sp_metadata_wait: 5A4C */
 
 /* function ia_css_circbuf_peek_from_start: EFD */
 
@@ -1507,11 +1507,11 @@ more details.
 
 /* function sp_isys_copy_func: 68A */
 
-/* function ia_css_isys_sp_backend_flush: 5BBA */
+/* function ia_css_isys_sp_backend_flush: 5BC8 */
 
-/* function ia_css_isys_sp_backend_frame_exists: 5AD6 */
+/* function ia_css_isys_sp_backend_frame_exists: 5AE4 */
 
-/* function ia_css_sp_isp_param_init_isp_memories: 4A11 */
+/* function ia_css_sp_isp_param_init_isp_memories: 4A1F */
 
 /* function register_isr: 83D */
 
@@ -1536,33 +1536,33 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_isys_sp_frontend_states
 #define HIVE_MEM_ia_css_isys_sp_frontend_states scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_isys_sp_frontend_states 0x6324
+#define HIVE_ADDR_ia_css_isys_sp_frontend_states 0x632C
 #define HIVE_SIZE_ia_css_isys_sp_frontend_states 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_isys_sp_frontend_states scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_isys_sp_frontend_states 0x6324
+#define HIVE_ADDR_sp_ia_css_isys_sp_frontend_states 0x632C
 #define HIVE_SIZE_sp_ia_css_isys_sp_frontend_states 12
 
-/* function ia_css_dmaproxy_sp_read_byte_addr_mmio: 6F62 */
+/* function ia_css_dmaproxy_sp_read_byte_addr_mmio: 6F70 */
 
 /* function ia_css_ispctrl_sp_done_ds: 39C8 */
 
-/* function ia_css_sp_isp_param_get_mem_inits: 49EC */
+/* function ia_css_sp_isp_param_get_mem_inits: 49FA */
 
 /* function ia_css_parambuf_sp_init_buffer_queues: 13F1 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_vbuf_pfp_spref
 #define HIVE_MEM_vbuf_pfp_spref scalar_processor_2400_dmem
-#define HIVE_ADDR_vbuf_pfp_spref 0x308
+#define HIVE_ADDR_vbuf_pfp_spref 0x310
 #define HIVE_SIZE_vbuf_pfp_spref 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_vbuf_pfp_spref scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_vbuf_pfp_spref 0x308
+#define HIVE_ADDR_sp_vbuf_pfp_spref 0x310
 #define HIVE_SIZE_sp_vbuf_pfp_spref 4
 
 /* function input_system_cfg: AB5 */
@@ -1582,42 +1582,42 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_frames
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_frames scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_frames 0x5A38
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_frames 0x5A40
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_frames 280
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_frames scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_frames 0x5A38
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_frames 0x5A40
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_frames 280
 
-/* function qos_scheduler_init_stage_budget: 6750 */
+/* function qos_scheduler_init_stage_budget: 675E */
 
-/* function ia_css_isys_sp_backend_release: 5C2F */
+/* function ia_css_isys_sp_backend_release: 5C3D */
 
-/* function ia_css_isys_sp_backend_destroy: 5C59 */
+/* function ia_css_isys_sp_backend_destroy: 5C67 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp2host_buffer_queue_handle
 #define HIVE_MEM_sp2host_buffer_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp2host_buffer_queue_handle 0x5B50
+#define HIVE_ADDR_sp2host_buffer_queue_handle 0x5B58
 #define HIVE_SIZE_sp2host_buffer_queue_handle 96
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp2host_buffer_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp2host_buffer_queue_handle 0x5B50
+#define HIVE_ADDR_sp_sp2host_buffer_queue_handle 0x5B58
 #define HIVE_SIZE_sp_sp2host_buffer_queue_handle 96
 
-/* function ia_css_isys_sp_token_map_check_mipi_frame_size: 6095 */
+/* function ia_css_isys_sp_token_map_check_mipi_frame_size: 60A3 */
 
-/* function ia_css_ispctrl_sp_init_isp_vars: 46DE */
+/* function ia_css_ispctrl_sp_init_isp_vars: 46EC */
 
-/* function ia_css_isys_sp_frontend_has_empty_mipi_buffer_cb: 5CAB */
+/* function ia_css_isys_sp_frontend_has_empty_mipi_buffer_cb: 5CB9 */
 
 /* function sp_warning: 870 */
 
-/* function ia_css_rmgr_sp_vbuf_enqueue: 643F */
+/* function ia_css_rmgr_sp_vbuf_enqueue: 644D */
 
 /* function ia_css_tagger_sp_tag_exp_id: 2192 */
 
@@ -1628,67 +1628,67 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_irq_sw_interrupt_token
 #define HIVE_MEM_irq_sw_interrupt_token scalar_processor_2400_dmem
-#define HIVE_ADDR_irq_sw_interrupt_token 0x4114
+#define HIVE_ADDR_irq_sw_interrupt_token 0x411C
 #define HIVE_SIZE_irq_sw_interrupt_token 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_irq_sw_interrupt_token scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_irq_sw_interrupt_token 0x4114
+#define HIVE_ADDR_sp_irq_sw_interrupt_token 0x411C
 #define HIVE_SIZE_sp_irq_sw_interrupt_token 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_isp_addresses
 #define HIVE_MEM_sp_isp_addresses scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_addresses 0x5FA4
+#define HIVE_ADDR_sp_isp_addresses 0x5FAC
 #define HIVE_SIZE_sp_isp_addresses 172
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_isp_addresses scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_isp_addresses 0x5FA4
+#define HIVE_ADDR_sp_sp_isp_addresses 0x5FAC
 #define HIVE_SIZE_sp_sp_isp_addresses 172
 
-/* function ia_css_rmgr_sp_acq_gen: 6364 */
+/* function ia_css_rmgr_sp_acq_gen: 6372 */
 
 /* function receiver_reg_load: ACA */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isps
 #define HIVE_MEM_isps scalar_processor_2400_dmem
-#define HIVE_ADDR_isps 0x635C
+#define HIVE_ADDR_isps 0x6364
 #define HIVE_SIZE_isps 28
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isps scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isps 0x635C
+#define HIVE_ADDR_sp_isps 0x6364
 #define HIVE_SIZE_sp_isps 28
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host_sp_queues_initialized
 #define HIVE_MEM_host_sp_queues_initialized scalar_processor_2400_dmem
-#define HIVE_ADDR_host_sp_queues_initialized 0x412C
+#define HIVE_ADDR_host_sp_queues_initialized 0x4134
 #define HIVE_SIZE_host_sp_queues_initialized 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host_sp_queues_initialized scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host_sp_queues_initialized 0x412C
+#define HIVE_ADDR_sp_host_sp_queues_initialized 0x4134
 #define HIVE_SIZE_sp_host_sp_queues_initialized 4
 
-/* function ia_css_queue_uninit: 4E2A */
+/* function ia_css_queue_uninit: 4E38 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_ispctrl_sp_isp_started
 #define HIVE_MEM_ia_css_ispctrl_sp_isp_started scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_ispctrl_sp_isp_started 0x5C58
+#define HIVE_ADDR_ia_css_ispctrl_sp_isp_started 0x5C60
 #define HIVE_SIZE_ia_css_ispctrl_sp_isp_started 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_ispctrl_sp_isp_started scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_ispctrl_sp_isp_started 0x5C58
+#define HIVE_ADDR_sp_ia_css_ispctrl_sp_isp_started 0x5C60
 #define HIVE_SIZE_sp_ia_css_ispctrl_sp_isp_started 4
 
 /* function ia_css_bufq_sp_release_dynamic_buf: 2F70 */
@@ -1702,39 +1702,39 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_vbuf_spref
 #define HIVE_MEM_vbuf_spref scalar_processor_2400_dmem
-#define HIVE_ADDR_vbuf_spref 0x304
+#define HIVE_ADDR_vbuf_spref 0x30C
 #define HIVE_SIZE_vbuf_spref 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_vbuf_spref scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_vbuf_spref 0x304
+#define HIVE_ADDR_sp_vbuf_spref 0x30C
 #define HIVE_SIZE_sp_vbuf_spref 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_metadata_thread
 #define HIVE_MEM_sp_metadata_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_metadata_thread 0x49F8
+#define HIVE_ADDR_sp_metadata_thread 0x4A00
 #define HIVE_SIZE_sp_metadata_thread 72
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_metadata_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_metadata_thread 0x49F8
+#define HIVE_ADDR_sp_sp_metadata_thread 0x4A00
 #define HIVE_SIZE_sp_sp_metadata_thread 72
 
-/* function ia_css_queue_enqueue: 4D74 */
+/* function ia_css_queue_enqueue: 4D82 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_flash_sp_request
 #define HIVE_MEM_ia_css_flash_sp_request scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_flash_sp_request 0x4AF4
+#define HIVE_ADDR_ia_css_flash_sp_request 0x4AFC
 #define HIVE_SIZE_ia_css_flash_sp_request 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_flash_sp_request scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_flash_sp_request 0x4AF4
+#define HIVE_ADDR_sp_ia_css_flash_sp_request 0x4AFC
 #define HIVE_SIZE_sp_ia_css_flash_sp_request 4
 
 /* function ia_css_dmaproxy_sp_vmem_write: 337F */
@@ -1742,63 +1742,63 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_tagger_frames
 #define HIVE_MEM_tagger_frames scalar_processor_2400_dmem
-#define HIVE_ADDR_tagger_frames 0x4A48
+#define HIVE_ADDR_tagger_frames 0x4A50
 #define HIVE_SIZE_tagger_frames 168
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_tagger_frames scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_tagger_frames 0x4A48
+#define HIVE_ADDR_sp_tagger_frames 0x4A50
 #define HIVE_SIZE_sp_tagger_frames 168
 
-/* function ia_css_isys_sp_token_map_snd_capture_req: 60F3 */
+/* function ia_css_isys_sp_token_map_snd_capture_req: 6101 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_reading_if
 #define HIVE_MEM_sem_for_reading_if scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_reading_if 0x4810
+#define HIVE_ADDR_sem_for_reading_if 0x4818
 #define HIVE_SIZE_sem_for_reading_if 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_reading_if scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_reading_if 0x4810
+#define HIVE_ADDR_sp_sem_for_reading_if 0x4818
 #define HIVE_SIZE_sp_sem_for_reading_if 20
 
 /* function sp_generate_interrupts: 8EF */
 
 /* function ia_css_pipeline_sp_start: 1858 */
 
-/* function ia_css_thread_default_callout: 6BE3 */
+/* function ia_css_thread_default_callout: 6BF1 */
 
-/* function ia_css_sp_rawcopy_init: 5351 */
+/* function ia_css_sp_rawcopy_init: 535F */
 
-/* function tmr_clock_read: 66D1 */
+/* function tmr_clock_read: 66DF */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ISP_BAMEM_BASE
 #define HIVE_MEM_ISP_BAMEM_BASE scalar_processor_2400_dmem
-#define HIVE_ADDR_ISP_BAMEM_BASE 0x310
+#define HIVE_ADDR_ISP_BAMEM_BASE 0x318
 #define HIVE_SIZE_ISP_BAMEM_BASE 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ISP_BAMEM_BASE scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ISP_BAMEM_BASE 0x310
+#define HIVE_ADDR_sp_ISP_BAMEM_BASE 0x318
 #define HIVE_SIZE_sp_ISP_BAMEM_BASE 4
 
-/* function ia_css_isys_sp_frontend_rcv_capture_ack: 5D5A */
+/* function ia_css_isys_sp_frontend_rcv_capture_ack: 5D68 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_sems_for_sp2host_buf_queues
 #define HIVE_MEM_ia_css_bufq_sp_sems_for_sp2host_buf_queues scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_sems_for_sp2host_buf_queues 0x5BB0
+#define HIVE_ADDR_ia_css_bufq_sp_sems_for_sp2host_buf_queues 0x5BB8
 #define HIVE_SIZE_ia_css_bufq_sp_sems_for_sp2host_buf_queues 160
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_sems_for_sp2host_buf_queues scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_sems_for_sp2host_buf_queues 0x5BB0
+#define HIVE_ADDR_sp_ia_css_bufq_sp_sems_for_sp2host_buf_queues 0x5BB8
 #define HIVE_SIZE_sp_ia_css_bufq_sp_sems_for_sp2host_buf_queues 160
 
 /* function css_get_frame_processing_time_start: 1FFF */
@@ -1806,13 +1806,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cbs_frame
 #define HIVE_MEM_sp_all_cbs_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cbs_frame 0x4824
+#define HIVE_ADDR_sp_all_cbs_frame 0x482C
 #define HIVE_SIZE_sp_all_cbs_frame 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cbs_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cbs_frame 0x4824
+#define HIVE_ADDR_sp_sp_all_cbs_frame 0x482C
 #define HIVE_SIZE_sp_sp_all_cbs_frame 16
 
 /* function thread_sp_queue_print: D84 */
@@ -1822,13 +1822,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_str2mem
 #define HIVE_MEM_sem_for_str2mem scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_str2mem 0x4834
+#define HIVE_ADDR_sem_for_str2mem 0x483C
 #define HIVE_SIZE_sem_for_str2mem 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_str2mem scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_str2mem 0x4834
+#define HIVE_ADDR_sp_sem_for_str2mem 0x483C
 #define HIVE_SIZE_sp_sem_for_str2mem 20
 
 /* function ia_css_tagger_buf_sp_is_marked_from_start: 2CE3 */
@@ -1849,40 +1849,40 @@ more details.
 #define HIVE_ADDR_sp_ISP_PMEM_BASE 0xC
 #define HIVE_SIZE_sp_ISP_PMEM_BASE 4
 
-/* function ia_css_sp_isp_param_mem_load: 497F */
+/* function ia_css_sp_isp_param_mem_load: 498D */
 
 /* function ia_css_tagger_buf_sp_pop_from_start: 2ACF */
 
-/* function __div: 69D2 */
+/* function __div: 69E0 */
 
-/* function ia_css_isys_sp_frontend_create: 5F2B */
+/* function ia_css_isys_sp_frontend_create: 5F39 */
 
-/* function ia_css_rmgr_sp_refcount_release_vbuf: 645E */
+/* function ia_css_rmgr_sp_refcount_release_vbuf: 646C */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_flash_sp_in_use
 #define HIVE_MEM_ia_css_flash_sp_in_use scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_flash_sp_in_use 0x4AF8
+#define HIVE_ADDR_ia_css_flash_sp_in_use 0x4B00
 #define HIVE_SIZE_ia_css_flash_sp_in_use 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_flash_sp_in_use scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_flash_sp_in_use 0x4AF8
+#define HIVE_ADDR_sp_ia_css_flash_sp_in_use 0x4B00
 #define HIVE_SIZE_sp_ia_css_flash_sp_in_use 4
 
-/* function ia_css_thread_sem_sp_wait: 6CB7 */
+/* function ia_css_thread_sem_sp_wait: 6CC5 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_sleep_mode
 #define HIVE_MEM_sp_sleep_mode scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sleep_mode 0x4130
+#define HIVE_ADDR_sp_sleep_mode 0x4138
 #define HIVE_SIZE_sp_sleep_mode 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_sleep_mode scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_sleep_mode 0x4130
+#define HIVE_ADDR_sp_sp_sleep_mode 0x4138
 #define HIVE_SIZE_sp_sp_sleep_mode 4
 
 /* function ia_css_tagger_buf_sp_push: 2BDE */
@@ -1901,18 +1901,18 @@ more details.
 #define HIVE_ADDR_sp_sp_max_cb_elems 0x148
 #define HIVE_SIZE_sp_sp_max_cb_elems 8
 
-/* function ia_css_queue_remote_init: 4E4C */
+/* function ia_css_queue_remote_init: 4E5A */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isp_stop_req
 #define HIVE_MEM_isp_stop_req scalar_processor_2400_dmem
-#define HIVE_ADDR_isp_stop_req 0x46C8
+#define HIVE_ADDR_isp_stop_req 0x46D0
 #define HIVE_SIZE_isp_stop_req 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isp_stop_req scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_stop_req 0x46C8
+#define HIVE_ADDR_sp_isp_stop_req 0x46D0
 #define HIVE_SIZE_sp_isp_stop_req 4
 
 
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_csi2p_system/hive_isp_css_2401_system_csi2p_generated/ia_css_isp_params.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_csi2p_system/hive_isp_css_2401_system_csi2p_generated/ia_css_isp_params.c
index 7d5d256..5e293e8 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_csi2p_system/hive_isp_css_2401_system_csi2p_generated/ia_css_isp_params.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_csi2p_system/hive_isp_css_2401_system_csi2p_generated/ia_css_isp_params.c
@@ -47,6 +47,7 @@ more details.
 #include "isp/kernels/wb/wb_1.0/ia_css_wb.host.h"
 #include "isp/kernels/xnr/xnr_1.0/ia_css_xnr.host.h"
 #include "isp/kernels/xnr/xnr_3.0/ia_css_xnr3.host.h"
+#include "isp/kernels/xnr/xnr3_0_11/ia_css_xnr3_0_11.host.h"
 #include "isp/kernels/ynr/ynr_1.0/ia_css_ynr.host.h"
 #include "isp/kernels/ynr/ynr_2/ia_css_ynr2.host.h"
 #include "isp/kernels/fc/fc_1.0/ia_css_formats.host.h"
@@ -364,6 +365,87 @@ size);
 /* Code generated by genparam/gencode.c:gen_process_function() */
 
 static void
+ia_css_process_dpc2(
+	unsigned pipe_id,
+	const struct ia_css_pipeline_stage *stage,
+	struct ia_css_isp_parameters *params)
+{
+	assert(params != NULL);
+
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->dmem.dpc2.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->dmem.dpc2.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_dpc2() enter:\n");
+
+			ia_css_dpc2_encode((struct ia_css_isp_dpc2_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_DMEM].address[offset],
+					&params->dpc2_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_DMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_dpc2() leave:\n");
+		}
+
+	}
+}
+
+/* Code generated by genparam/gencode.c:gen_process_function() */
+
+static void
+ia_css_process_eed1_8(
+	unsigned pipe_id,
+	const struct ia_css_pipeline_stage *stage,
+	struct ia_css_isp_parameters *params)
+{
+	assert(params != NULL);
+
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->dmem.eed1_8.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->dmem.eed1_8.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_eed1_8() enter:\n");
+
+			ia_css_eed1_8_encode((struct eed1_8_dmem_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_DMEM].address[offset],
+					&params->eed1_8_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_DMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_eed1_8() leave:\n");
+		}
+
+	}
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->vmem.eed1_8.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->vmem.eed1_8.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_eed1_8() enter:\n");
+
+			ia_css_eed1_8_vmem_encode((struct eed1_8_vmem_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_VMEM].address[offset],
+					&params->eed1_8_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_VMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_eed1_8() leave:\n");
+		}
+
+	}
+}
+
+/* Code generated by genparam/gencode.c:gen_process_function() */
+
+static void
 ia_css_process_de(
 	unsigned pipe_id,
 	const struct ia_css_pipeline_stage *stage,
@@ -867,6 +949,37 @@ ia_css_process_ob(
 /* Code generated by genparam/gencode.c:gen_process_function() */
 
 static void
+ia_css_process_ob2(
+	unsigned pipe_id,
+	const struct ia_css_pipeline_stage *stage,
+	struct ia_css_isp_parameters *params)
+{
+	assert(params != NULL);
+
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->dmem.ob2.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->dmem.ob2.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_ob2() enter:\n");
+
+			ia_css_ob2_encode((struct sh_css_isp_ob2_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_DMEM].address[offset],
+					&params->ob2_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_DMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_ob2() leave:\n");
+		}
+
+	}
+}
+
+/* Code generated by genparam/gencode.c:gen_process_function() */
+
+static void
 ia_css_process_output(
 	unsigned pipe_id,
 	const struct ia_css_pipeline_stage *stage,
@@ -1022,6 +1135,56 @@ size);
 /* Code generated by genparam/gencode.c:gen_process_function() */
 
 static void
+ia_css_process_macc1_5(
+	unsigned pipe_id,
+	const struct ia_css_pipeline_stage *stage,
+	struct ia_css_isp_parameters *params)
+{
+	assert(params != NULL);
+
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->dmem.macc1_5.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->dmem.macc1_5.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_macc1_5() enter:\n");
+
+			ia_css_macc1_5_encode((struct sh_css_isp_macc1_5_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_DMEM].address[offset],
+					&params->macc1_5_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_DMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_macc1_5() leave:\n");
+		}
+
+	}
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->vmem.macc1_5.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->vmem.macc1_5.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_macc1_5() enter:\n");
+
+			ia_css_macc1_5_vmem_encode((struct sh_css_isp_macc1_5_vmem_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_VMEM].address[offset],
+					&params->macc1_5_table,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_VMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_macc1_5() leave:\n");
+		}
+
+	}
+}
+
+/* Code generated by genparam/gencode.c:gen_process_function() */
+
+static void
 ia_css_process_sdis_horicoef(
 	unsigned pipe_id,
 	const struct ia_css_pipeline_stage *stage,
@@ -1475,6 +1638,56 @@ size);
 /* Code generated by genparam/gencode.c:gen_process_function() */
 
 static void
+ia_css_process_ctc2(
+	unsigned pipe_id,
+	const struct ia_css_pipeline_stage *stage,
+	struct ia_css_isp_parameters *params)
+{
+	assert(params != NULL);
+
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->vmem.ctc2.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->vmem.ctc2.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_ctc2() enter:\n");
+
+			ia_css_ctc2_vmem_encode((struct ia_css_isp_ctc2_vmem_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_VMEM].address[offset],
+					&params->ctc2_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_VMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_ctc2() leave:\n");
+		}
+
+	}
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->dmem.ctc2.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->dmem.ctc2.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_ctc2() enter:\n");
+
+			ia_css_ctc2_encode((struct ia_css_isp_ctc2_dmem_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_DMEM].address[offset],
+					&params->ctc2_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_DMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_ctc2() leave:\n");
+		}
+
+	}
+}
+
+/* Code generated by genparam/gencode.c:gen_process_function() */
+
+static void
 ia_css_process_xnr_table(
 	unsigned pipe_id,
 	const struct ia_css_pipeline_stage *stage,
@@ -1584,6 +1797,106 @@ size);
 	}
 }
 
+/* Code generated by genparam/gencode.c:gen_process_function() */
+
+static void
+ia_css_process_iefd2_6(
+	unsigned pipe_id,
+	const struct ia_css_pipeline_stage *stage,
+	struct ia_css_isp_parameters *params)
+{
+	assert(params != NULL);
+
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->dmem.iefd2_6.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->dmem.iefd2_6.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_iefd2_6() enter:\n");
+
+			ia_css_iefd2_6_encode((struct iefd2_6_dmem_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_DMEM].address[offset],
+					&params->iefd2_6_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_DMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_iefd2_6() leave:\n");
+		}
+
+	}
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->vmem.iefd2_6.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->vmem.iefd2_6.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_iefd2_6() enter:\n");
+
+			ia_css_iefd2_6_vmem_encode((struct iefd2_6_vmem_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_VMEM].address[offset],
+					&params->iefd2_6_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_VMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_iefd2_6() leave:\n");
+		}
+
+	}
+}
+
+/* Code generated by genparam/gencode.c:gen_process_function() */
+
+static void
+ia_css_process_xnr3_0_11(
+	unsigned pipe_id,
+	const struct ia_css_pipeline_stage *stage,
+	struct ia_css_isp_parameters *params)
+{
+	assert(params != NULL);
+
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->dmem.xnr3_0_11.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->dmem.xnr3_0_11.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_xnr3_0_11() enter:\n");
+
+			ia_css_xnr3_0_11_encode((struct sh_css_isp_xnr3_0_11_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_DMEM].address[offset],
+					&params->xnr3_0_11_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_DMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_xnr3_0_11() leave:\n");
+		}
+
+	}
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->vmem.xnr3_0_11.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->vmem.xnr3_0_11.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_xnr3_0_11() enter:\n");
+
+			ia_css_xnr3_0_11_vmem_encode((struct sh_css_isp_xnr3_0_11_vmem_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_VMEM].address[offset],
+					&params->xnr3_0_11_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_VMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_xnr3_0_11() leave:\n");
+		}
+
+	}
+}
+
 /* Code generated by genparam/gencode.c:gen_param_process_table() */
 
 void (* ia_css_kernel_process_param[IA_CSS_NUM_PARAMETER_IDS])(
@@ -1599,6 +1912,8 @@ void (* ia_css_kernel_process_param[IA_CSS_NUM_PARAMETER_IDS])(
 	ia_css_process_csc,
 	ia_css_process_dp,
 	ia_css_process_bnr,
+	ia_css_process_dpc2,
+	ia_css_process_eed1_8,
 	ia_css_process_de,
 	ia_css_process_ecd,
 	ia_css_process_formats,
@@ -1614,11 +1929,13 @@ void (* ia_css_kernel_process_param[IA_CSS_NUM_PARAMETER_IDS])(
 	ia_css_process_raa,
 	ia_css_process_s3a,
 	ia_css_process_ob,
+	ia_css_process_ob2,
 	ia_css_process_output,
 	ia_css_process_sc,
 	ia_css_process_bds,
 	ia_css_process_tnr,
 	ia_css_process_macc,
+	ia_css_process_macc1_5,
 	ia_css_process_sdis_horicoef,
 	ia_css_process_sdis_vertcoef,
 	ia_css_process_sdis_horiproj,
@@ -1633,9 +1950,12 @@ void (* ia_css_kernel_process_param[IA_CSS_NUM_PARAMETER_IDS])(
 	ia_css_process_ynr,
 	ia_css_process_fc,
 	ia_css_process_ctc,
+	ia_css_process_ctc2,
 	ia_css_process_xnr_table,
 	ia_css_process_xnr,
 	ia_css_process_xnr3,
+	ia_css_process_iefd2_6,
+	ia_css_process_xnr3_0_11,
 };
 
 /* Code generated by genparam/gencode.c:gen_get_function() */
@@ -1677,6 +1997,78 @@ ia_css_set_dp_config(struct ia_css_isp_parameters *params,
 /* Code generated by genparam/gencode.c:gen_get_function() */
 
 static void
+ia_css_get_dpc2_config(const struct ia_css_isp_parameters *params,
+			struct ia_css_dpc2_config *config){
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_dpc2_config() enter: "
+		"config=%p\n",config);
+
+	*config = params->dpc2_config;
+
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_dpc2_config() leave\n");
+	ia_css_dpc2_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+}
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
+ia_css_set_dpc2_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_dpc2_config *config)
+{
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "ia_css_set_dpc2_config() enter:\n");
+	ia_css_dpc2_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+	params->dpc2_config = *config;
+	params->config_changed[IA_CSS_DPC2_ID] = true;
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_set_dpc2_config() leave: "
+		"return_void\n");
+}
+
+/* Code generated by genparam/gencode.c:gen_get_function() */
+
+static void
+ia_css_get_eed1_8_config(const struct ia_css_isp_parameters *params,
+			struct ia_css_eed1_8_config *config){
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_eed1_8_config() enter: "
+		"config=%p\n",config);
+
+	*config = params->eed1_8_config;
+
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_eed1_8_config() leave\n");
+	ia_css_eed1_8_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+}
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
+ia_css_set_eed1_8_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_eed1_8_config *config)
+{
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "ia_css_set_eed1_8_config() enter:\n");
+	ia_css_eed1_8_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+	params->eed1_8_config = *config;
+	params->config_changed[IA_CSS_EED1_8_ID] = true;
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_set_eed1_8_config() leave: "
+		"return_void\n");
+}
+
+/* Code generated by genparam/gencode.c:gen_get_function() */
+
+static void
 ia_css_get_wb_config(const struct ia_css_isp_parameters *params,
 			struct ia_css_wb_config *config){
 	if (config == NULL)
@@ -1785,6 +2177,42 @@ ia_css_set_ob_config(struct ia_css_isp_parameters *params,
 /* Code generated by genparam/gencode.c:gen_get_function() */
 
 static void
+ia_css_get_ob2_config(const struct ia_css_isp_parameters *params,
+			struct ia_css_ob2_config *config){
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_ob2_config() enter: "
+		"config=%p\n",config);
+
+	*config = params->ob2_config;
+
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_ob2_config() leave\n");
+	ia_css_ob2_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+}
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
+ia_css_set_ob2_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_ob2_config *config)
+{
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "ia_css_set_ob2_config() enter:\n");
+	ia_css_ob2_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+	params->ob2_config = *config;
+	params->config_changed[IA_CSS_OB2_ID] = true;
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_set_ob2_config() leave: "
+		"return_void\n");
+}
+
+/* Code generated by genparam/gencode.c:gen_get_function() */
+
+static void
 ia_css_get_de_config(const struct ia_css_isp_parameters *params,
 			struct ia_css_de_config *config){
 	if (config == NULL)
@@ -2109,6 +2537,42 @@ ia_css_set_macc_config(struct ia_css_isp_parameters *params,
 /* Code generated by genparam/gencode.c:gen_get_function() */
 
 static void
+ia_css_get_macc1_5_config(const struct ia_css_isp_parameters *params,
+			struct ia_css_macc1_5_config *config){
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_macc1_5_config() enter: "
+		"config=%p\n",config);
+
+	*config = params->macc1_5_config;
+
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_macc1_5_config() leave\n");
+	ia_css_macc1_5_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+}
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
+ia_css_set_macc1_5_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_macc1_5_config *config)
+{
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "ia_css_set_macc1_5_config() enter:\n");
+	ia_css_macc1_5_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+	params->macc1_5_config = *config;
+	params->config_changed[IA_CSS_MACC1_5_ID] = true;
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_set_macc1_5_config() leave: "
+		"return_void\n");
+}
+
+/* Code generated by genparam/gencode.c:gen_get_function() */
+
+static void
 ia_css_get_ctc_config(const struct ia_css_isp_parameters *params,
 			struct ia_css_ctc_config *config){
 	if (config == NULL)
@@ -2145,6 +2609,78 @@ ia_css_set_ctc_config(struct ia_css_isp_parameters *params,
 /* Code generated by genparam/gencode.c:gen_get_function() */
 
 static void
+ia_css_get_ctc2_config(const struct ia_css_isp_parameters *params,
+			struct ia_css_ctc2_config *config){
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_ctc2_config() enter: "
+		"config=%p\n",config);
+
+	*config = params->ctc2_config;
+
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_ctc2_config() leave\n");
+	ia_css_ctc2_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+}
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
+ia_css_set_ctc2_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_ctc2_config *config)
+{
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "ia_css_set_ctc2_config() enter:\n");
+	ia_css_ctc2_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+	params->ctc2_config = *config;
+	params->config_changed[IA_CSS_CTC2_ID] = true;
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_set_ctc2_config() leave: "
+		"return_void\n");
+}
+
+/* Code generated by genparam/gencode.c:gen_get_function() */
+
+static void
+ia_css_get_iefd2_6_config(const struct ia_css_isp_parameters *params,
+			struct ia_css_iefd2_6_config *config){
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_iefd2_6_config() enter: "
+		"config=%p\n",config);
+
+	*config = params->iefd2_6_config;
+
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_iefd2_6_config() leave\n");
+	ia_css_iefd2_6_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+}
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
+ia_css_set_iefd2_6_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_iefd2_6_config *config)
+{
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "ia_css_set_iefd2_6_config() enter:\n");
+	ia_css_iefd2_6_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+	params->iefd2_6_config = *config;
+	params->config_changed[IA_CSS_IEFD2_6_ID] = true;
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_set_iefd2_6_config() leave: "
+		"return_void\n");
+}
+
+/* Code generated by genparam/gencode.c:gen_get_function() */
+
+static void
 ia_css_get_aa_config(const struct ia_css_isp_parameters *params,
 			struct ia_css_aa_config *config){
 	if (config == NULL)
@@ -2926,6 +3462,42 @@ ia_css_set_xnr3_config(struct ia_css_isp_parameters *params,
 /* Code generated by genparam/gencode.c:gen_get_function() */
 
 static void
+ia_css_get_xnr3_0_11_config(const struct ia_css_isp_parameters *params,
+			struct ia_css_xnr3_0_11_config *config){
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_xnr3_0_11_config() enter: "
+		"config=%p\n",config);
+
+	*config = params->xnr3_0_11_config;
+
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_xnr3_0_11_config() leave\n");
+	ia_css_xnr3_0_11_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+}
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
+ia_css_set_xnr3_0_11_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_xnr3_0_11_config *config)
+{
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "ia_css_set_xnr3_0_11_config() enter:\n");
+	ia_css_xnr3_0_11_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+	params->xnr3_0_11_config = *config;
+	params->config_changed[IA_CSS_XNR3_0_11_ID] = true;
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_set_xnr3_0_11_config() leave: "
+		"return_void\n");
+}
+
+/* Code generated by genparam/gencode.c:gen_get_function() */
+
+static void
 ia_css_get_s3a_config(const struct ia_css_isp_parameters *params,
 			struct ia_css_3a_config *config){
 	if (config == NULL)
@@ -3003,9 +3575,12 @@ ia_css_get_configs(struct ia_css_isp_parameters *params,
 		const struct ia_css_isp_config *config)
 {
 	ia_css_get_dp_config(params, config->dp_config);
+	ia_css_get_dpc2_config(params, config->dpc2_config);
+	ia_css_get_eed1_8_config(params, config->eed1_8_config);
 	ia_css_get_wb_config(params, config->wb_config);
 	ia_css_get_tnr_config(params, config->tnr_config);
 	ia_css_get_ob_config(params, config->ob_config);
+	ia_css_get_ob2_config(params, config->ob2_config);
 	ia_css_get_de_config(params, config->de_config);
 	ia_css_get_anr_config(params, config->anr_config);
 	ia_css_get_anr2_config(params, config->anr_thres);
@@ -3015,7 +3590,10 @@ ia_css_get_configs(struct ia_css_isp_parameters *params,
 	ia_css_get_fc_config(params, config->fc_config);
 	ia_css_get_cnr_config(params, config->cnr_config);
 	ia_css_get_macc_config(params, config->macc_config);
+	ia_css_get_macc1_5_config(params, config->macc1_5_config);
 	ia_css_get_ctc_config(params, config->ctc_config);
+	ia_css_get_ctc2_config(params, config->ctc2_config);
+	ia_css_get_iefd2_6_config(params, config->iefd2_6_config);
 	ia_css_get_aa_config(params, config->aa_config);
 	ia_css_get_yuv2rgb_config(params, config->yuv2rgb_cc_config);
 	ia_css_get_rgb2yuv_config(params, config->rgb2yuv_cc_config);
@@ -3037,6 +3615,7 @@ ia_css_get_configs(struct ia_css_isp_parameters *params,
 	ia_css_get_formats_config(params, config->formats_config);
 	ia_css_get_xnr_config(params, config->xnr_config);
 	ia_css_get_xnr3_config(params, config->xnr3_config);
+	ia_css_get_xnr3_0_11_config(params, config->xnr3_0_11_config);
 	ia_css_get_s3a_config(params, config->s3a_config);
 	ia_css_get_output_config(params, config->output_config);
 }
@@ -3048,9 +3627,12 @@ ia_css_set_configs(struct ia_css_isp_parameters *params,
 		const struct ia_css_isp_config *config)
 {
 	ia_css_set_dp_config(params, config->dp_config);
+	ia_css_set_dpc2_config(params, config->dpc2_config);
+	ia_css_set_eed1_8_config(params, config->eed1_8_config);
 	ia_css_set_wb_config(params, config->wb_config);
 	ia_css_set_tnr_config(params, config->tnr_config);
 	ia_css_set_ob_config(params, config->ob_config);
+	ia_css_set_ob2_config(params, config->ob2_config);
 	ia_css_set_de_config(params, config->de_config);
 	ia_css_set_anr_config(params, config->anr_config);
 	ia_css_set_anr2_config(params, config->anr_thres);
@@ -3060,7 +3642,10 @@ ia_css_set_configs(struct ia_css_isp_parameters *params,
 	ia_css_set_fc_config(params, config->fc_config);
 	ia_css_set_cnr_config(params, config->cnr_config);
 	ia_css_set_macc_config(params, config->macc_config);
+	ia_css_set_macc1_5_config(params, config->macc1_5_config);
 	ia_css_set_ctc_config(params, config->ctc_config);
+	ia_css_set_ctc2_config(params, config->ctc2_config);
+	ia_css_set_iefd2_6_config(params, config->iefd2_6_config);
 	ia_css_set_aa_config(params, config->aa_config);
 	ia_css_set_yuv2rgb_config(params, config->yuv2rgb_cc_config);
 	ia_css_set_rgb2yuv_config(params, config->rgb2yuv_cc_config);
@@ -3082,6 +3667,7 @@ ia_css_set_configs(struct ia_css_isp_parameters *params,
 	ia_css_set_formats_config(params, config->formats_config);
 	ia_css_set_xnr_config(params, config->xnr_config);
 	ia_css_set_xnr3_config(params, config->xnr3_config);
+	ia_css_set_xnr3_0_11_config(params, config->xnr3_0_11_config);
 	ia_css_set_s3a_config(params, config->s3a_config);
 	ia_css_set_output_config(params, config->output_config);
 }
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_csi2p_system/hive_isp_css_2401_system_csi2p_generated/ia_css_isp_params.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_csi2p_system/hive_isp_css_2401_system_csi2p_generated/ia_css_isp_params.h
index b08f123..3acdc0c 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_csi2p_system/hive_isp_css_2401_system_csi2p_generated/ia_css_isp_params.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_csi2p_system/hive_isp_css_2401_system_csi2p_generated/ia_css_isp_params.h
@@ -28,6 +28,8 @@ enum ia_css_parameter_ids {
 	IA_CSS_CSC_ID,
 	IA_CSS_DP_ID,
 	IA_CSS_BNR_ID,
+	IA_CSS_DPC2_ID,
+	IA_CSS_EED1_8_ID,
 	IA_CSS_DE_ID,
 	IA_CSS_ECD_ID,
 	IA_CSS_FORMATS_ID,
@@ -43,11 +45,13 @@ enum ia_css_parameter_ids {
 	IA_CSS_RAA_ID,
 	IA_CSS_S3A_ID,
 	IA_CSS_OB_ID,
+	IA_CSS_OB2_ID,
 	IA_CSS_OUTPUT_ID,
 	IA_CSS_SC_ID,
 	IA_CSS_BDS_ID,
 	IA_CSS_TNR_ID,
 	IA_CSS_MACC_ID,
+	IA_CSS_MACC1_5_ID,
 	IA_CSS_SDIS_HORICOEF_ID,
 	IA_CSS_SDIS_VERTCOEF_ID,
 	IA_CSS_SDIS_HORIPROJ_ID,
@@ -62,9 +66,12 @@ enum ia_css_parameter_ids {
 	IA_CSS_YNR_ID,
 	IA_CSS_FC_ID,
 	IA_CSS_CTC_ID,
+	IA_CSS_CTC2_ID,
 	IA_CSS_XNR_TABLE_ID,
 	IA_CSS_XNR_ID,
 	IA_CSS_XNR3_ID,
+	IA_CSS_IEFD2_6_ID,
+	IA_CSS_XNR3_0_11_ID,
 	IA_CSS_NUM_PARAMETER_IDS
 };
 
@@ -80,6 +87,8 @@ struct ia_css_memory_offsets {
 		struct ia_css_isp_parameter csc;
 		struct ia_css_isp_parameter dp;
 		struct ia_css_isp_parameter bnr;
+		struct ia_css_isp_parameter dpc2;
+		struct ia_css_isp_parameter eed1_8;
 		struct ia_css_isp_parameter de;
 		struct ia_css_isp_parameter ecd;
 		struct ia_css_isp_parameter formats;
@@ -92,11 +101,13 @@ struct ia_css_memory_offsets {
 		struct ia_css_isp_parameter raa;
 		struct ia_css_isp_parameter s3a;
 		struct ia_css_isp_parameter ob;
+		struct ia_css_isp_parameter ob2;
 		struct ia_css_isp_parameter output;
 		struct ia_css_isp_parameter sc;
 		struct ia_css_isp_parameter bds;
 		struct ia_css_isp_parameter tnr;
 		struct ia_css_isp_parameter macc;
+		struct ia_css_isp_parameter macc1_5;
 		struct ia_css_isp_parameter sdis_horiproj;
 		struct ia_css_isp_parameter sdis_vertproj;
 		struct ia_css_isp_parameter sdis2_horiproj;
@@ -107,19 +118,28 @@ struct ia_css_memory_offsets {
 		struct ia_css_isp_parameter ynr;
 		struct ia_css_isp_parameter fc;
 		struct ia_css_isp_parameter ctc;
+		struct ia_css_isp_parameter ctc2;
 		struct ia_css_isp_parameter xnr;
 		struct ia_css_isp_parameter xnr3;
+		struct ia_css_isp_parameter iefd2_6;
+		struct ia_css_isp_parameter xnr3_0_11;
 		struct ia_css_isp_parameter get;
 		struct ia_css_isp_parameter put;
+		struct ia_css_isp_parameter plane_io_config;
 	} dmem;
 	struct {
 		struct ia_css_isp_parameter anr2;
+		struct ia_css_isp_parameter eed1_8;
 		struct ia_css_isp_parameter ob;
+		struct ia_css_isp_parameter macc1_5;
 		struct ia_css_isp_parameter sdis_horicoef;
 		struct ia_css_isp_parameter sdis_vertcoef;
 		struct ia_css_isp_parameter sdis2_horicoef;
 		struct ia_css_isp_parameter sdis2_vertcoef;
+		struct ia_css_isp_parameter ctc2;
 		struct ia_css_isp_parameter xnr3;
+		struct ia_css_isp_parameter iefd2_6;
+		struct ia_css_isp_parameter xnr3_0_11;
 	} vmem;
 	struct {
 		struct ia_css_isp_parameter bh;
@@ -160,6 +180,18 @@ ia_css_set_dp_config(struct ia_css_isp_parameters *params,
 /* Code generated by genparam/gencode.c:gen_set_function() */
 
 void
+ia_css_set_dpc2_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_dpc2_config *config);
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
+ia_css_set_eed1_8_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_eed1_8_config *config);
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
 ia_css_set_wb_config(struct ia_css_isp_parameters *params,
 			const struct ia_css_wb_config *config);
 
@@ -178,6 +210,12 @@ ia_css_set_ob_config(struct ia_css_isp_parameters *params,
 /* Code generated by genparam/gencode.c:gen_set_function() */
 
 void
+ia_css_set_ob2_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_ob2_config *config);
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
 ia_css_set_de_config(struct ia_css_isp_parameters *params,
 			const struct ia_css_de_config *config);
 
@@ -232,12 +270,30 @@ ia_css_set_macc_config(struct ia_css_isp_parameters *params,
 /* Code generated by genparam/gencode.c:gen_set_function() */
 
 void
+ia_css_set_macc1_5_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_macc1_5_config *config);
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
 ia_css_set_ctc_config(struct ia_css_isp_parameters *params,
 			const struct ia_css_ctc_config *config);
 
 /* Code generated by genparam/gencode.c:gen_set_function() */
 
 void
+ia_css_set_ctc2_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_ctc2_config *config);
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
+ia_css_set_iefd2_6_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_iefd2_6_config *config);
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
 ia_css_set_aa_config(struct ia_css_isp_parameters *params,
 			const struct ia_css_aa_config *config);
 
@@ -364,6 +420,12 @@ ia_css_set_xnr3_config(struct ia_css_isp_parameters *params,
 /* Code generated by genparam/gencode.c:gen_set_function() */
 
 void
+ia_css_set_xnr3_0_11_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_xnr3_0_11_config *config);
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
 ia_css_set_s3a_config(struct ia_css_isp_parameters *params,
 			const struct ia_css_3a_config *config);
 
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_csi2p_system/hive_isp_css_2401_system_csi2p_generated/ia_css_isp_states.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_csi2p_system/hive_isp_css_2401_system_csi2p_generated/ia_css_isp_states.c
index 46e4db9..dc840b7 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_csi2p_system/hive_isp_css_2401_system_csi2p_generated/ia_css_isp_states.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_csi2p_system/hive_isp_css_2401_system_csi2p_generated/ia_css_isp_states.c
@@ -113,6 +113,52 @@ ia_css_initialize_dp_state(
 /* Code generated by genparam/genstate.c:gen_init_function() */
 
 static void
+ia_css_initialize_dpc2_state(
+	const struct ia_css_binary *binary)
+{
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_initialize_dpc2_state() enter:\n");
+
+	{
+		unsigned size   = binary->info->mem_offsets.offsets.state->vmem.dpc2.size;
+
+		unsigned offset = binary->info->mem_offsets.offsets.state->vmem.dpc2.offset;
+
+		if (size) {
+			ia_css_init_dpc2_state(
+				&binary->mem_params.params[IA_CSS_PARAM_CLASS_STATE][IA_CSS_ISP_VMEM].address[offset],
+				size);
+		}
+
+	}
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_initialize_dpc2_state() leave:\n");
+}
+
+/* Code generated by genparam/genstate.c:gen_init_function() */
+
+static void
+ia_css_initialize_eed1_8_state(
+	const struct ia_css_binary *binary)
+{
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_initialize_eed1_8_state() enter:\n");
+
+	{
+		unsigned size   = binary->info->mem_offsets.offsets.state->vmem.eed1_8.size;
+
+		unsigned offset = binary->info->mem_offsets.offsets.state->vmem.eed1_8.offset;
+
+		if (size) {
+			ia_css_init_eed1_8_state(
+				&binary->mem_params.params[IA_CSS_PARAM_CLASS_STATE][IA_CSS_ISP_VMEM].address[offset],
+				size);
+		}
+
+	}
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_initialize_eed1_8_state() leave:\n");
+}
+
+/* Code generated by genparam/genstate.c:gen_init_function() */
+
+static void
 ia_css_initialize_de_state(
 	const struct ia_css_binary *binary)
 {
@@ -209,6 +255,8 @@ void (* ia_css_kernel_init_state[IA_CSS_NUM_STATE_IDS])(const struct ia_css_bina
 	ia_css_initialize_cnr_state,
 	ia_css_initialize_cnr2_state,
 	ia_css_initialize_dp_state,
+	ia_css_initialize_dpc2_state,
+	ia_css_initialize_eed1_8_state,
 	ia_css_initialize_de_state,
 	ia_css_initialize_tnr_state,
 	ia_css_initialize_ref_state,
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_csi2p_system/hive_isp_css_2401_system_csi2p_generated/ia_css_isp_states.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_csi2p_system/hive_isp_css_2401_system_csi2p_generated/ia_css_isp_states.h
index d29524a..0eadb3b 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_csi2p_system/hive_isp_css_2401_system_csi2p_generated/ia_css_isp_states.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_csi2p_system/hive_isp_css_2401_system_csi2p_generated/ia_css_isp_states.h
@@ -36,6 +36,8 @@ enum ia_css_state_ids {
 	IA_CSS_CNR_STATE_ID,
 	IA_CSS_CNR2_STATE_ID,
 	IA_CSS_DP_STATE_ID,
+	IA_CSS_DPC2_STATE_ID,
+	IA_CSS_EED1_8_STATE_ID,
 	IA_CSS_DE_STATE_ID,
 	IA_CSS_TNR_STATE_ID,
 	IA_CSS_REF_STATE_ID,
@@ -51,6 +53,8 @@ struct ia_css_state_memory_offsets {
 		struct ia_css_isp_parameter cnr;
 		struct ia_css_isp_parameter cnr2;
 		struct ia_css_isp_parameter dp;
+		struct ia_css_isp_parameter dpc2;
+		struct ia_css_isp_parameter eed1_8;
 		struct ia_css_isp_parameter de;
 		struct ia_css_isp_parameter ynr;
 	} vmem;
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_csi2p_system/spmem_dump.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_csi2p_system/spmem_dump.c
index 8982ab9..5e28eb8 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_csi2p_system/spmem_dump.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_csi2p_system/spmem_dump.c
@@ -21,9 +21,9 @@ more details.
 
 #define _hrt_cell_load_program_sp(proc) _hrt_cell_load_program_embedded(proc, sp)
 
-/* function longjmp: 6A0B */
+/* function longjmp: 6A19 */
 
-/* function tmpmem_init_dmem: 671E */
+/* function tmpmem_init_dmem: 672C */
 
 /* function ia_css_dmaproxy_sp_set_addr_B: 3DC5 */
 
@@ -34,40 +34,40 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_vbuf_mipi
 #define HIVE_MEM_vbuf_mipi scalar_processor_2400_dmem
-#define HIVE_ADDR_vbuf_mipi 0x7444
+#define HIVE_ADDR_vbuf_mipi 0x744C
 #define HIVE_SIZE_vbuf_mipi 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_vbuf_mipi scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_vbuf_mipi 0x7444
+#define HIVE_ADDR_sp_vbuf_mipi 0x744C
 #define HIVE_SIZE_sp_vbuf_mipi 12
 
 /* function ia_css_event_sp_decode: 3FB6 */
 
-/* function ia_css_queue_get_size: 53C8 */
+/* function ia_css_queue_get_size: 53D6 */
 
-/* function ia_css_queue_load: 59DF */
+/* function ia_css_queue_load: 59ED */
 
-/* function setjmp: 6A14 */
+/* function setjmp: 6A22 */
 
 /* function ia_css_pipeline_sp_sfi_get_current_frame: 2790 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_sp2host_isys_event_queue
 #define HIVE_MEM_sem_for_sp2host_isys_event_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_sp2host_isys_event_queue 0x57FC
+#define HIVE_ADDR_sem_for_sp2host_isys_event_queue 0x5804
 #define HIVE_SIZE_sem_for_sp2host_isys_event_queue 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_sp2host_isys_event_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_sp2host_isys_event_queue 0x57FC
+#define HIVE_ADDR_sp_sem_for_sp2host_isys_event_queue 0x5804
 #define HIVE_SIZE_sp_sem_for_sp2host_isys_event_queue 20
 
-/* function ia_css_dmaproxy_sp_wait_for_ack: 6FF7 */
+/* function ia_css_dmaproxy_sp_wait_for_ack: 7005 */
 
-/* function ia_css_sp_rawcopy_func: 5B4A */
+/* function ia_css_sp_rawcopy_func: 5B58 */
 
 /* function ia_css_tagger_buf_sp_pop_marked: 345C */
 
@@ -86,55 +86,55 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isp_stage
 #define HIVE_MEM_isp_stage scalar_processor_2400_dmem
-#define HIVE_ADDR_isp_stage 0x6D48
+#define HIVE_ADDR_isp_stage 0x6D50
 #define HIVE_SIZE_isp_stage 832
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isp_stage scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_stage 0x6D48
+#define HIVE_ADDR_sp_isp_stage 0x6D50
 #define HIVE_SIZE_sp_isp_stage 832
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_vbuf_raw
 #define HIVE_MEM_vbuf_raw scalar_processor_2400_dmem
-#define HIVE_ADDR_vbuf_raw 0x394
+#define HIVE_ADDR_vbuf_raw 0x39C
 #define HIVE_SIZE_vbuf_raw 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_vbuf_raw scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_vbuf_raw 0x394
+#define HIVE_ADDR_sp_vbuf_raw 0x39C
 #define HIVE_SIZE_sp_vbuf_raw 4
 
-/* function ia_css_sp_bin_copy_func: 5B2B */
+/* function ia_css_sp_bin_copy_func: 5B39 */
 
-/* function ia_css_queue_item_store: 572D */
+/* function ia_css_queue_item_store: 573B */
 
 /* function input_system_reset: 1201 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_metadata_bufs
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_metadata_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_metadata_bufs 0x5BE4
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_metadata_bufs 0x5BEC
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_metadata_bufs 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_metadata_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_metadata_bufs 0x5BE4
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_metadata_bufs 0x5BEC
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_metadata_bufs 20
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_buffer_bufs
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_buffer_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_buffer_bufs 0x5BF8
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_buffer_bufs 0x5C00
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_buffer_bufs 160
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_buffer_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_buffer_bufs 0x5BF8
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_buffer_bufs 0x5C00
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_buffer_bufs 160
 
 /* function sp_start_isp: 39C */
@@ -142,25 +142,25 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_binary_group
 #define HIVE_MEM_sp_binary_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_binary_group 0x7138
+#define HIVE_ADDR_sp_binary_group 0x7140
 #define HIVE_SIZE_sp_binary_group 32
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_binary_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_binary_group 0x7138
+#define HIVE_ADDR_sp_sp_binary_group 0x7140
 #define HIVE_SIZE_sp_sp_binary_group 32
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_sw_state
 #define HIVE_MEM_sp_sw_state scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sw_state 0x73F0
+#define HIVE_ADDR_sp_sw_state 0x73F8
 #define HIVE_SIZE_sp_sw_state 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_sw_state scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_sw_state 0x73F0
+#define HIVE_ADDR_sp_sp_sw_state 0x73F8
 #define HIVE_SIZE_sp_sp_sw_state 4
 
 /* function ia_css_thread_sp_main: 136D */
@@ -170,13 +170,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp2host_psys_event_queue_handle
 #define HIVE_MEM_sp2host_psys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp2host_psys_event_queue_handle 0x5C98
+#define HIVE_ADDR_sp2host_psys_event_queue_handle 0x5CA0
 #define HIVE_SIZE_sp2host_psys_event_queue_handle 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp2host_psys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp2host_psys_event_queue_handle 0x5C98
+#define HIVE_ADDR_sp_sp2host_psys_event_queue_handle 0x5CA0
 #define HIVE_SIZE_sp_sp2host_psys_event_queue_handle 12
 
 /* function pixelgen_unit_test: E62 */
@@ -184,13 +184,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_sp2host_psys_event_queue
 #define HIVE_MEM_sem_for_sp2host_psys_event_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_sp2host_psys_event_queue 0x5810
+#define HIVE_ADDR_sem_for_sp2host_psys_event_queue 0x5818
 #define HIVE_SIZE_sem_for_sp2host_psys_event_queue 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_sp2host_psys_event_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_sp2host_psys_event_queue 0x5810
+#define HIVE_ADDR_sp_sem_for_sp2host_psys_event_queue 0x5818
 #define HIVE_SIZE_sp_sem_for_sp2host_psys_event_queue 20
 
 /* function ia_css_tagger_sp_propagate_frame: 2D23 */
@@ -198,16 +198,16 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_vbuf_handles
 #define HIVE_MEM_vbuf_handles scalar_processor_2400_dmem
-#define HIVE_ADDR_vbuf_handles 0x7450
+#define HIVE_ADDR_vbuf_handles 0x7458
 #define HIVE_SIZE_vbuf_handles 960
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_vbuf_handles scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_vbuf_handles 0x7450
+#define HIVE_ADDR_sp_vbuf_handles 0x7458
 #define HIVE_SIZE_sp_vbuf_handles 960
 
-/* function ia_css_queue_store: 5893 */
+/* function ia_css_queue_store: 58A1 */
 
 /* function ia_css_sp_flash_register: 3691 */
 
@@ -220,13 +220,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs
 #define HIVE_MEM_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 0x5CA4
+#define HIVE_ADDR_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 0x5CAC
 #define HIVE_SIZE_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 0x5CA4
+#define HIVE_ADDR_sp_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 0x5CAC
 #define HIVE_SIZE_sp_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 20
 
 /* function pixelgen_tpg_run: F18 */
@@ -246,56 +246,56 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cb_elems_frame
 #define HIVE_MEM_sp_all_cb_elems_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cb_elems_frame 0x5824
+#define HIVE_ADDR_sp_all_cb_elems_frame 0x582C
 #define HIVE_SIZE_sp_all_cb_elems_frame 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cb_elems_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cb_elems_frame 0x5824
+#define HIVE_ADDR_sp_sp_all_cb_elems_frame 0x582C
 #define HIVE_SIZE_sp_sp_all_cb_elems_frame 16
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp2host_isys_event_queue_handle
 #define HIVE_MEM_sp2host_isys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp2host_isys_event_queue_handle 0x5CB8
+#define HIVE_ADDR_sp2host_isys_event_queue_handle 0x5CC0
 #define HIVE_SIZE_sp2host_isys_event_queue_handle 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp2host_isys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp2host_isys_event_queue_handle 0x5CB8
+#define HIVE_ADDR_sp_sp2host_isys_event_queue_handle 0x5CC0
 #define HIVE_SIZE_sp_sp2host_isys_event_queue_handle 12
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host_sp_com
 #define HIVE_MEM_host_sp_com scalar_processor_2400_dmem
-#define HIVE_ADDR_host_sp_com 0x3E6C
+#define HIVE_ADDR_host_sp_com 0x3E74
 #define HIVE_SIZE_host_sp_com 220
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host_sp_com scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host_sp_com 0x3E6C
+#define HIVE_ADDR_sp_host_sp_com 0x3E74
 #define HIVE_SIZE_sp_host_sp_com 220
 
-/* function ia_css_queue_get_free_space: 54F2 */
+/* function ia_css_queue_get_free_space: 5500 */
 
 /* function exec_image_pipe: 57A */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_init_dmem_data
 #define HIVE_MEM_sp_init_dmem_data scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_init_dmem_data 0x73F4
+#define HIVE_ADDR_sp_init_dmem_data 0x73FC
 #define HIVE_SIZE_sp_init_dmem_data 24
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_init_dmem_data scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_init_dmem_data 0x73F4
+#define HIVE_ADDR_sp_sp_init_dmem_data 0x73FC
 #define HIVE_SIZE_sp_sp_init_dmem_data 24
 
-/* function ia_css_sp_metadata_start: 5EB3 */
+/* function ia_css_sp_metadata_start: 5EC1 */
 
 /* function ia_css_bufq_sp_init_buffer_queues: 36E2 */
 
@@ -314,13 +314,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_input_system_bz2788_active
 #define HIVE_MEM_input_system_bz2788_active scalar_processor_2400_dmem
-#define HIVE_ADDR_input_system_bz2788_active 0x2524
+#define HIVE_ADDR_input_system_bz2788_active 0x252C
 #define HIVE_SIZE_input_system_bz2788_active 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_input_system_bz2788_active scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_input_system_bz2788_active 0x2524
+#define HIVE_ADDR_sp_input_system_bz2788_active 0x252C
 #define HIVE_SIZE_sp_input_system_bz2788_active 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -338,46 +338,46 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_per_frame_data
 #define HIVE_MEM_sp_per_frame_data scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_per_frame_data 0x3F48
+#define HIVE_ADDR_sp_per_frame_data 0x3F50
 #define HIVE_SIZE_sp_per_frame_data 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_per_frame_data scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_per_frame_data 0x3F48
+#define HIVE_ADDR_sp_sp_per_frame_data 0x3F50
 #define HIVE_SIZE_sp_sp_per_frame_data 4
 
-/* function ia_css_rmgr_sp_vbuf_dequeue: 6472 */
+/* function ia_css_rmgr_sp_vbuf_dequeue: 6480 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host2sp_psys_event_queue_handle
 #define HIVE_MEM_host2sp_psys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_host2sp_psys_event_queue_handle 0x5CC4
+#define HIVE_ADDR_host2sp_psys_event_queue_handle 0x5CCC
 #define HIVE_SIZE_host2sp_psys_event_queue_handle 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host2sp_psys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host2sp_psys_event_queue_handle 0x5CC4
+#define HIVE_ADDR_sp_host2sp_psys_event_queue_handle 0x5CCC
 #define HIVE_SIZE_sp_host2sp_psys_event_queue_handle 12
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_xmem_bin_addr
 #define HIVE_MEM_xmem_bin_addr scalar_processor_2400_dmem
-#define HIVE_ADDR_xmem_bin_addr 0x3F4C
+#define HIVE_ADDR_xmem_bin_addr 0x3F54
 #define HIVE_SIZE_xmem_bin_addr 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_xmem_bin_addr scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_xmem_bin_addr 0x3F4C
+#define HIVE_ADDR_sp_xmem_bin_addr 0x3F54
 #define HIVE_SIZE_sp_xmem_bin_addr 4
 
 /* function tmr_clock_init: 166F */
 
 /* function ia_css_pipeline_sp_run: 1A61 */
 
-/* function memcpy: 6AB4 */
+/* function memcpy: 6AC2 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_N_ISYS2401_DMA_CHANNEL_PROCS
@@ -394,13 +394,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_GP_DEVICE_BASE
 #define HIVE_MEM_GP_DEVICE_BASE scalar_processor_2400_dmem
-#define HIVE_ADDR_GP_DEVICE_BASE 0x39C
+#define HIVE_ADDR_GP_DEVICE_BASE 0x3A4
 #define HIVE_SIZE_GP_DEVICE_BASE 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_GP_DEVICE_BASE scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_GP_DEVICE_BASE 0x39C
+#define HIVE_ADDR_sp_GP_DEVICE_BASE 0x3A4
 #define HIVE_SIZE_sp_GP_DEVICE_BASE 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -417,24 +417,24 @@ more details.
 
 /* function stream2mmio_send_command: E04 */
 
-/* function ia_css_uds_sp_scale_params: 67BD */
+/* function ia_css_uds_sp_scale_params: 67CB */
 
 /* function ia_css_circbuf_increase_size: 1452 */
 
-/* function __divu: 6A32 */
+/* function __divu: 6A40 */
 
 /* function ia_css_thread_sp_get_state: 1295 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_cont_capt_stop
 #define HIVE_MEM_sem_for_cont_capt_stop scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_cont_capt_stop 0x5834
+#define HIVE_ADDR_sem_for_cont_capt_stop 0x583C
 #define HIVE_SIZE_sem_for_cont_capt_stop 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_cont_capt_stop scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_cont_capt_stop 0x5834
+#define HIVE_ADDR_sp_sem_for_cont_capt_stop 0x583C
 #define HIVE_SIZE_sp_sem_for_cont_capt_stop 20
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -454,20 +454,20 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_isp_pipe_thread
 #define HIVE_MEM_sp_isp_pipe_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_pipe_thread 0x5978
+#define HIVE_ADDR_sp_isp_pipe_thread 0x5980
 #define HIVE_SIZE_sp_isp_pipe_thread 360
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_isp_pipe_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_isp_pipe_thread 0x5978
+#define HIVE_ADDR_sp_sp_isp_pipe_thread 0x5980
 #define HIVE_SIZE_sp_sp_isp_pipe_thread 360
 
 /* function ia_css_parambuf_sp_handle_parameter_sets: 18B5 */
 
-/* function ia_css_spctrl_sp_set_state: 5ECF */
+/* function ia_css_spctrl_sp_set_state: 5EDD */
 
-/* function ia_css_thread_sem_sp_signal: 6D18 */
+/* function ia_css_thread_sem_sp_signal: 6D26 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_IRQ_BASE
@@ -481,7 +481,7 @@ more details.
 #define HIVE_ADDR_sp_IRQ_BASE 0x2C
 #define HIVE_SIZE_sp_IRQ_BASE 16
 
-/* function ia_css_virtual_isys_sp_isr_init: 5F70 */
+/* function ia_css_virtual_isys_sp_isr_init: 5F7E */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_TIMED_CTRL_BASE
@@ -495,41 +495,41 @@ more details.
 #define HIVE_ADDR_sp_TIMED_CTRL_BASE 0x40
 #define HIVE_SIZE_sp_TIMED_CTRL_BASE 4
 
-/* function ia_css_isys_sp_generate_exp_id: 6302 */
+/* function ia_css_isys_sp_generate_exp_id: 6310 */
 
-/* function ia_css_rmgr_sp_init: 636D */
+/* function ia_css_rmgr_sp_init: 637B */
 
-/* function ia_css_thread_sem_sp_init: 6DE7 */
+/* function ia_css_thread_sem_sp_init: 6DF5 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_reading_cb_frame
 #define HIVE_MEM_sem_for_reading_cb_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_reading_cb_frame 0x5848
+#define HIVE_ADDR_sem_for_reading_cb_frame 0x5850
 #define HIVE_SIZE_sem_for_reading_cb_frame 40
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_reading_cb_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_reading_cb_frame 0x5848
+#define HIVE_ADDR_sp_sem_for_reading_cb_frame 0x5850
 #define HIVE_SIZE_sp_sem_for_reading_cb_frame 40
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_is_isp_requested
 #define HIVE_MEM_is_isp_requested scalar_processor_2400_dmem
-#define HIVE_ADDR_is_isp_requested 0x3A8
+#define HIVE_ADDR_is_isp_requested 0x3B0
 #define HIVE_SIZE_is_isp_requested 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_is_isp_requested scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_is_isp_requested 0x3A8
+#define HIVE_ADDR_sp_is_isp_requested 0x3B0
 #define HIVE_SIZE_sp_is_isp_requested 4
 
 /* function ia_css_dmaproxy_sp_execute: 3C9B */
 
 /* function csi_rx_backend_rst: CE0 */
 
-/* function ia_css_queue_is_empty: 7144 */
+/* function ia_css_queue_is_empty: 7152 */
 
 /* function ia_css_pipeline_sp_has_stopped: 1FB0 */
 
@@ -549,13 +549,13 @@ more details.
 #define HIVE_ADDR_sp_current_sp_thread 0x274
 #define HIVE_SIZE_sp_current_sp_thread 4
 
-/* function ia_css_spctrl_sp_get_spid: 5ED6 */
+/* function ia_css_spctrl_sp_get_spid: 5EE4 */
 
 /* function ia_css_bufq_sp_reset_buffers: 3769 */
 
-/* function ia_css_dmaproxy_sp_read_byte_addr: 7025 */
+/* function ia_css_dmaproxy_sp_read_byte_addr: 7033 */
 
-/* function ia_css_rmgr_sp_uninit: 6366 */
+/* function ia_css_rmgr_sp_uninit: 6374 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_threads_stack
@@ -588,13 +588,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cb_elems_param
 #define HIVE_MEM_sp_all_cb_elems_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cb_elems_param 0x5870
+#define HIVE_ADDR_sp_all_cb_elems_param 0x5878
 #define HIVE_SIZE_sp_all_cb_elems_param 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cb_elems_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cb_elems_param 0x5870
+#define HIVE_ADDR_sp_sp_all_cb_elems_param 0x5878
 #define HIVE_SIZE_sp_sp_all_cb_elems_param 16
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -612,13 +612,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cbs_frame_desc
 #define HIVE_MEM_sp_all_cbs_frame_desc scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cbs_frame_desc 0x5880
+#define HIVE_ADDR_sp_all_cbs_frame_desc 0x5888
 #define HIVE_SIZE_sp_all_cbs_frame_desc 8
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cbs_frame_desc scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cbs_frame_desc 0x5880
+#define HIVE_ADDR_sp_sp_all_cbs_frame_desc 0x5888
 #define HIVE_SIZE_sp_sp_all_cbs_frame_desc 8
 
 /* function sp_isys_copy_func_v2: 5BD */
@@ -626,60 +626,60 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_reading_cb_param
 #define HIVE_MEM_sem_for_reading_cb_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_reading_cb_param 0x5888
+#define HIVE_ADDR_sem_for_reading_cb_param 0x5890
 #define HIVE_SIZE_sem_for_reading_cb_param 40
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_reading_cb_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_reading_cb_param 0x5888
+#define HIVE_ADDR_sp_sem_for_reading_cb_param 0x5890
 #define HIVE_SIZE_sp_sem_for_reading_cb_param 40
 
-/* function ia_css_queue_get_used_space: 54A6 */
+/* function ia_css_queue_get_used_space: 54B4 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_cont_capt_start
 #define HIVE_MEM_sem_for_cont_capt_start scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_cont_capt_start 0x58B0
+#define HIVE_ADDR_sem_for_cont_capt_start 0x58B8
 #define HIVE_SIZE_sem_for_cont_capt_start 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_cont_capt_start scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_cont_capt_start 0x58B0
+#define HIVE_ADDR_sp_sem_for_cont_capt_start 0x58B8
 #define HIVE_SIZE_sp_sem_for_cont_capt_start 20
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_tmp_heap
 #define HIVE_MEM_tmp_heap scalar_processor_2400_dmem
-#define HIVE_ADDR_tmp_heap 0x7158
+#define HIVE_ADDR_tmp_heap 0x7160
 #define HIVE_SIZE_tmp_heap 640
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_tmp_heap scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_tmp_heap 0x7158
+#define HIVE_ADDR_sp_tmp_heap 0x7160
 #define HIVE_SIZE_sp_tmp_heap 640
 
-/* function ia_css_rmgr_sp_get_num_vbuf: 6676 */
+/* function ia_css_rmgr_sp_get_num_vbuf: 6684 */
 
-/* function ia_css_ispctrl_sp_output_compute_dma_info: 4A27 */
+/* function ia_css_ispctrl_sp_output_compute_dma_info: 4A2E */
 
 /* function ia_css_tagger_sp_lock_exp_id: 29E0 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_s3a_bufs
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_s3a_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_s3a_bufs 0x5CD0
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_s3a_bufs 0x5CD8
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_s3a_bufs 60
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_s3a_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_s3a_bufs 0x5CD0
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_s3a_bufs 0x5CD8
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_s3a_bufs 60
 
-/* function ia_css_queue_is_full: 553D */
+/* function ia_css_queue_is_full: 554B */
 
 /* function debug_buffer_init_isp: E4 */
 
@@ -688,27 +688,27 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_rmgr_sp_mipi_frame_sem
 #define HIVE_MEM_ia_css_rmgr_sp_mipi_frame_sem scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_rmgr_sp_mipi_frame_sem 0x7810
+#define HIVE_ADDR_ia_css_rmgr_sp_mipi_frame_sem 0x7818
 #define HIVE_SIZE_ia_css_rmgr_sp_mipi_frame_sem 60
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_rmgr_sp_mipi_frame_sem scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_rmgr_sp_mipi_frame_sem 0x7810
+#define HIVE_ADDR_sp_ia_css_rmgr_sp_mipi_frame_sem 0x7818
 #define HIVE_SIZE_sp_ia_css_rmgr_sp_mipi_frame_sem 60
 
-/* function ia_css_rmgr_sp_refcount_dump: 644D */
+/* function ia_css_rmgr_sp_refcount_dump: 645B */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_isp_parameters_id
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_isp_parameters_id scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_isp_parameters_id 0x5D0C
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_isp_parameters_id 0x5D14
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_isp_parameters_id 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_isp_parameters_id scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_isp_parameters_id 0x5D0C
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_isp_parameters_id 0x5D14
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_isp_parameters_id 20
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -730,39 +730,39 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host2sp_isys_event_queue_handle
 #define HIVE_MEM_host2sp_isys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_host2sp_isys_event_queue_handle 0x5D20
+#define HIVE_ADDR_host2sp_isys_event_queue_handle 0x5D28
 #define HIVE_SIZE_host2sp_isys_event_queue_handle 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host2sp_isys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host2sp_isys_event_queue_handle 0x5D20
+#define HIVE_ADDR_sp_host2sp_isys_event_queue_handle 0x5D28
 #define HIVE_SIZE_sp_host2sp_isys_event_queue_handle 12
 
-/* function ia_css_thread_sp_yield: 6C96 */
+/* function ia_css_thread_sp_yield: 6CA4 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cbs_param_desc
 #define HIVE_MEM_sp_all_cbs_param_desc scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cbs_param_desc 0x58C4
+#define HIVE_ADDR_sp_all_cbs_param_desc 0x58CC
 #define HIVE_SIZE_sp_all_cbs_param_desc 8
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cbs_param_desc scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cbs_param_desc 0x58C4
+#define HIVE_ADDR_sp_sp_all_cbs_param_desc 0x58CC
 #define HIVE_SIZE_sp_sp_all_cbs_param_desc 8
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_dmaproxy_sp_invalidate_tlb
 #define HIVE_MEM_ia_css_dmaproxy_sp_invalidate_tlb scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_dmaproxy_sp_invalidate_tlb 0x6D38
+#define HIVE_ADDR_ia_css_dmaproxy_sp_invalidate_tlb 0x6D40
 #define HIVE_SIZE_ia_css_dmaproxy_sp_invalidate_tlb 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_dmaproxy_sp_invalidate_tlb scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_dmaproxy_sp_invalidate_tlb 0x6D38
+#define HIVE_ADDR_sp_ia_css_dmaproxy_sp_invalidate_tlb 0x6D40
 #define HIVE_SIZE_sp_ia_css_dmaproxy_sp_invalidate_tlb 4
 
 /* function ia_css_thread_sp_fork: 1322 */
@@ -789,11 +789,11 @@ more details.
 
 /* function ia_css_thread_sp_init: 134E */
 
-/* function qos_scheduler_update_fps: 67AD */
+/* function qos_scheduler_update_fps: 67BB */
 
-/* function ia_css_isys_sp_reset_exp_id: 62F9 */
+/* function ia_css_isys_sp_reset_exp_id: 6307 */
 
-/* function ia_css_ispctrl_sp_set_stream_base_addr: 5114 */
+/* function ia_css_ispctrl_sp_set_stream_base_addr: 5122 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ISP_DMEM_BASE
@@ -821,48 +821,48 @@ more details.
 
 /* function ibuf_ctrl_transfer: D61 */
 
-/* function __ia_css_queue_is_empty_text: 5403 */
+/* function __ia_css_queue_is_empty_text: 5411 */
 
 /* function ia_css_dmaproxy_sp_read: 3CB1 */
 
-/* function virtual_isys_stream_is_capture_done: 5F94 */
+/* function virtual_isys_stream_is_capture_done: 5FA2 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_raw_copy_line_count
 #define HIVE_MEM_raw_copy_line_count scalar_processor_2400_dmem
-#define HIVE_ADDR_raw_copy_line_count 0x378
+#define HIVE_ADDR_raw_copy_line_count 0x380
 #define HIVE_SIZE_raw_copy_line_count 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_raw_copy_line_count scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_raw_copy_line_count 0x378
+#define HIVE_ADDR_sp_raw_copy_line_count 0x380
 #define HIVE_SIZE_sp_raw_copy_line_count 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host2sp_tag_cmd_queue_handle
 #define HIVE_MEM_host2sp_tag_cmd_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_host2sp_tag_cmd_queue_handle 0x5D2C
+#define HIVE_ADDR_host2sp_tag_cmd_queue_handle 0x5D34
 #define HIVE_SIZE_host2sp_tag_cmd_queue_handle 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host2sp_tag_cmd_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host2sp_tag_cmd_queue_handle 0x5D2C
+#define HIVE_ADDR_sp_host2sp_tag_cmd_queue_handle 0x5D34
 #define HIVE_SIZE_sp_host2sp_tag_cmd_queue_handle 12
 
-/* function ia_css_queue_peek: 541C */
+/* function ia_css_queue_peek: 542A */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_flash_sp_frame_cnt
 #define HIVE_MEM_ia_css_flash_sp_frame_cnt scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_flash_sp_frame_cnt 0x5BD8
+#define HIVE_ADDR_ia_css_flash_sp_frame_cnt 0x5BE0
 #define HIVE_SIZE_ia_css_flash_sp_frame_cnt 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_flash_sp_frame_cnt scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_flash_sp_frame_cnt 0x5BD8
+#define HIVE_ADDR_sp_ia_css_flash_sp_frame_cnt 0x5BE0
 #define HIVE_SIZE_sp_ia_css_flash_sp_frame_cnt 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -882,13 +882,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isp_thread
 #define HIVE_MEM_isp_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_isp_thread 0x7088
+#define HIVE_ADDR_isp_thread 0x7090
 #define HIVE_SIZE_isp_thread 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isp_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_thread 0x7088
+#define HIVE_ADDR_sp_isp_thread 0x7090
 #define HIVE_SIZE_sp_isp_thread 4
 
 /* function encode_and_post_sp_event_non_blocking: A84 */
@@ -913,53 +913,53 @@ more details.
 
 /* function debug_enqueue_ddr: EE */
 
-/* function ia_css_rmgr_sp_refcount_init_vbuf: 6408 */
+/* function ia_css_rmgr_sp_refcount_init_vbuf: 6416 */
 
-/* function dmaproxy_sp_read_write: 70C3 */
+/* function dmaproxy_sp_read_write: 70D1 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_dmaproxy_isp_dma_cmd_buffer
 #define HIVE_MEM_ia_css_dmaproxy_isp_dma_cmd_buffer scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_dmaproxy_isp_dma_cmd_buffer 0x6D3C
+#define HIVE_ADDR_ia_css_dmaproxy_isp_dma_cmd_buffer 0x6D44
 #define HIVE_SIZE_ia_css_dmaproxy_isp_dma_cmd_buffer 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_dmaproxy_isp_dma_cmd_buffer scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_dmaproxy_isp_dma_cmd_buffer 0x6D3C
+#define HIVE_ADDR_sp_ia_css_dmaproxy_isp_dma_cmd_buffer 0x6D44
 #define HIVE_SIZE_sp_ia_css_dmaproxy_isp_dma_cmd_buffer 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host2sp_buffer_queue_handle
 #define HIVE_MEM_host2sp_buffer_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_host2sp_buffer_queue_handle 0x5D38
+#define HIVE_ADDR_host2sp_buffer_queue_handle 0x5D40
 #define HIVE_SIZE_host2sp_buffer_queue_handle 480
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host2sp_buffer_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host2sp_buffer_queue_handle 0x5D38
+#define HIVE_ADDR_sp_host2sp_buffer_queue_handle 0x5D40
 #define HIVE_SIZE_sp_host2sp_buffer_queue_handle 480
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_flash_sp_in_service
 #define HIVE_MEM_ia_css_flash_sp_in_service scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_flash_sp_in_service 0x3074
+#define HIVE_ADDR_ia_css_flash_sp_in_service 0x307C
 #define HIVE_SIZE_ia_css_flash_sp_in_service 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_flash_sp_in_service scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_flash_sp_in_service 0x3074
+#define HIVE_ADDR_sp_ia_css_flash_sp_in_service 0x307C
 #define HIVE_SIZE_sp_ia_css_flash_sp_in_service 4
 
-/* function ia_css_dmaproxy_sp_process: 6E0F */
+/* function ia_css_dmaproxy_sp_process: 6E1D */
 
 /* function ia_css_tagger_buf_sp_mark_from_end: 3656 */
 
 /* function ia_css_ispctrl_sp_init_cs: 40FA */
 
-/* function ia_css_spctrl_sp_init: 5EE4 */
+/* function ia_css_spctrl_sp_init: 5EF2 */
 
 /* function sp_event_proxy_init: 736 */
 
@@ -968,37 +968,37 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_previous_clock_tick
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_previous_clock_tick scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_previous_clock_tick 0x5F18
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_previous_clock_tick 0x5F20
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_previous_clock_tick 40
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_previous_clock_tick scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_previous_clock_tick 0x5F18
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_previous_clock_tick 0x5F20
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_previous_clock_tick 40
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_output
 #define HIVE_MEM_sp_output scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_output 0x3F50
+#define HIVE_ADDR_sp_output 0x3F58
 #define HIVE_SIZE_sp_output 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_output scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_output 0x3F50
+#define HIVE_ADDR_sp_sp_output 0x3F58
 #define HIVE_SIZE_sp_sp_output 16
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_sems_for_host2sp_buf_queues
 #define HIVE_MEM_ia_css_bufq_sp_sems_for_host2sp_buf_queues scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_sems_for_host2sp_buf_queues 0x5F40
+#define HIVE_ADDR_ia_css_bufq_sp_sems_for_host2sp_buf_queues 0x5F48
 #define HIVE_SIZE_ia_css_bufq_sp_sems_for_host2sp_buf_queues 800
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_sems_for_host2sp_buf_queues scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_sems_for_host2sp_buf_queues 0x5F40
+#define HIVE_ADDR_sp_ia_css_bufq_sp_sems_for_host2sp_buf_queues 0x5F48
 #define HIVE_SIZE_sp_ia_css_bufq_sp_sems_for_host2sp_buf_queues 800
 
 /* function pixelgen_prbs_config: E8D */
@@ -1034,13 +1034,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_host_sp_queue
 #define HIVE_MEM_ia_css_bufq_host_sp_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_host_sp_queue 0x6260
+#define HIVE_ADDR_ia_css_bufq_host_sp_queue 0x6268
 #define HIVE_SIZE_ia_css_bufq_host_sp_queue 2008
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_host_sp_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_host_sp_queue 0x6260
+#define HIVE_ADDR_sp_ia_css_bufq_host_sp_queue 0x6268
 #define HIVE_SIZE_sp_ia_css_bufq_host_sp_queue 2008
 
 /* function thread_fiber_sp_create: 13BA */
@@ -1050,30 +1050,30 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_writing_cb_frame
 #define HIVE_MEM_sem_for_writing_cb_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_writing_cb_frame 0x58CC
+#define HIVE_ADDR_sem_for_writing_cb_frame 0x58D4
 #define HIVE_SIZE_sem_for_writing_cb_frame 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_writing_cb_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_writing_cb_frame 0x58CC
+#define HIVE_ADDR_sp_sem_for_writing_cb_frame 0x58D4
 #define HIVE_SIZE_sp_sem_for_writing_cb_frame 20
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_writing_cb_param
 #define HIVE_MEM_sem_for_writing_cb_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_writing_cb_param 0x58E0
+#define HIVE_ADDR_sem_for_writing_cb_param 0x58E8
 #define HIVE_SIZE_sem_for_writing_cb_param 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_writing_cb_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_writing_cb_param 0x58E0
+#define HIVE_ADDR_sp_sem_for_writing_cb_param 0x58E8
 #define HIVE_SIZE_sp_sem_for_writing_cb_param 20
 
 /* function pixelgen_tpg_is_done: F07 */
 
-/* function ia_css_isys_stream_capture_indication: 60D7 */
+/* function ia_css_isys_stream_capture_indication: 60E5 */
 
 /* function sp_start_isp_entry: 392 */
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -1089,11 +1089,11 @@ more details.
 
 /* function ia_css_dmaproxy_sp_channel_acquire: 3F4C */
 
-/* function ia_css_rmgr_sp_add_num_vbuf: 6652 */
+/* function ia_css_rmgr_sp_add_num_vbuf: 6660 */
 
 /* function ibuf_ctrl_config: D85 */
 
-/* function ia_css_isys_stream_stop: 61F4 */
+/* function ia_css_isys_stream_stop: 6202 */
 
 /* function __ia_css_dmaproxy_sp_wait_for_ack_text: 3C07 */
 
@@ -1104,32 +1104,32 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_group
 #define HIVE_MEM_sp_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_group 0x3F60
+#define HIVE_ADDR_sp_group 0x3F68
 #define HIVE_SIZE_sp_group 6296
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_group 0x3F60
+#define HIVE_ADDR_sp_sp_group 0x3F68
 #define HIVE_SIZE_sp_sp_group 6296
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_event_proxy_thread
 #define HIVE_MEM_sp_event_proxy_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_event_proxy_thread 0x5AE0
+#define HIVE_ADDR_sp_event_proxy_thread 0x5AE8
 #define HIVE_SIZE_sp_event_proxy_thread 72
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_event_proxy_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_event_proxy_thread 0x5AE0
+#define HIVE_ADDR_sp_sp_event_proxy_thread 0x5AE8
 #define HIVE_SIZE_sp_sp_event_proxy_thread 72
 
 /* function ia_css_thread_sp_kill: 12E8 */
 
 /* function ia_css_tagger_sp_create: 32FB */
 
-/* function tmpmem_acquire_dmem: 66FF */
+/* function tmpmem_acquire_dmem: 670D */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_MMU_BASE
@@ -1152,13 +1152,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_qos_start
 #define HIVE_MEM_sem_for_qos_start scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_qos_start 0x58F4
+#define HIVE_ADDR_sem_for_qos_start 0x58FC
 #define HIVE_SIZE_sem_for_qos_start 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_qos_start scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_qos_start 0x58F4
+#define HIVE_ADDR_sp_sem_for_qos_start 0x58FC
 #define HIVE_SIZE_sp_sem_for_qos_start 20
 
 /* function isp_hmem_load: B5D */
@@ -1183,7 +1183,7 @@ more details.
 
 /* function sp_isys_copy_request: 681 */
 
-/* function ia_css_rmgr_sp_refcount_retain_vbuf: 64E2 */
+/* function ia_css_rmgr_sp_refcount_retain_vbuf: 64F0 */
 
 /* function ia_css_thread_sp_set_priority: 12E0 */
 
@@ -1193,7 +1193,7 @@ more details.
 
 /* function pixelgen_tpg_stop: EF5 */
 
-/* function tmpmem_release_dmem: 66EE */
+/* function tmpmem_release_dmem: 66FC */
 
 /* function __ia_css_dmaproxy_sp_process_text: 3BAB */
 
@@ -1205,7 +1205,7 @@ more details.
 
 /* function ia_css_tagger_buf_sp_pop_unmarked_and_unlocked: 3410 */
 
-/* function __modu: 6A78 */
+/* function __modu: 6A86 */
 
 /* function ia_css_dmaproxy_sp_init_isp_vector: 3C0D */
 
@@ -1227,22 +1227,22 @@ more details.
 #define HIVE_ADDR_sp_GDC_BASE 0x44
 #define HIVE_SIZE_sp_GDC_BASE 8
 
-/* function ia_css_queue_local_init: 5707 */
+/* function ia_css_queue_local_init: 5715 */
 
-/* function sp_event_proxy_callout_func: 6B45 */
+/* function sp_event_proxy_callout_func: 6B53 */
 
-/* function qos_scheduler_schedule_stage: 6759 */
+/* function qos_scheduler_schedule_stage: 6767 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_thread_sp_num_ready_threads
 #define HIVE_MEM_ia_css_thread_sp_num_ready_threads scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_thread_sp_num_ready_threads 0x5B28
+#define HIVE_ADDR_ia_css_thread_sp_num_ready_threads 0x5B30
 #define HIVE_SIZE_ia_css_thread_sp_num_ready_threads 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_thread_sp_num_ready_threads scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_thread_sp_num_ready_threads 0x5B28
+#define HIVE_ADDR_sp_ia_css_thread_sp_num_ready_threads 0x5B30
 #define HIVE_SIZE_sp_ia_css_thread_sp_num_ready_threads 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -1257,31 +1257,31 @@ more details.
 #define HIVE_ADDR_sp_sp_threads_stack_size 0x17C
 #define HIVE_SIZE_sp_sp_threads_stack_size 24
 
-/* function ia_css_ispctrl_sp_isp_done_row_striping: 4A0D */
+/* function ia_css_ispctrl_sp_isp_done_row_striping: 4A14 */
 
-/* function __ia_css_virtual_isys_sp_isr_text: 5F4E */
+/* function __ia_css_virtual_isys_sp_isr_text: 5F5C */
 
-/* function ia_css_queue_dequeue: 5585 */
+/* function ia_css_queue_dequeue: 5593 */
 
-/* function is_qos_standalone_mode: 6734 */
+/* function is_qos_standalone_mode: 6742 */
 
-/* function ia_css_dmaproxy_sp_configure_channel: 703C */
+/* function ia_css_dmaproxy_sp_configure_channel: 704A */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_current_thread_fiber_sp
 #define HIVE_MEM_current_thread_fiber_sp scalar_processor_2400_dmem
-#define HIVE_ADDR_current_thread_fiber_sp 0x5B2C
+#define HIVE_ADDR_current_thread_fiber_sp 0x5B34
 #define HIVE_SIZE_current_thread_fiber_sp 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_current_thread_fiber_sp scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_current_thread_fiber_sp 0x5B2C
+#define HIVE_ADDR_sp_current_thread_fiber_sp 0x5B34
 #define HIVE_SIZE_sp_current_thread_fiber_sp 4
 
 /* function ia_css_circbuf_pop: 15EA */
 
-/* function memset: 6AF7 */
+/* function memset: 6B05 */
 
 /* function irq_raise_set_token: B6 */
 
@@ -1306,29 +1306,29 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isp_ph
 #define HIVE_MEM_isp_ph scalar_processor_2400_dmem
-#define HIVE_ADDR_isp_ph 0x740C
+#define HIVE_ADDR_isp_ph 0x7414
 #define HIVE_SIZE_isp_ph 28
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isp_ph scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_ph 0x740C
+#define HIVE_ADDR_sp_isp_ph 0x7414
 #define HIVE_SIZE_sp_isp_ph 28
 
 /* function ia_css_ispctrl_sp_init_ds: 4286 */
 
-/* function get_xmem_base_addr_raw: 4635 */
+/* function get_xmem_base_addr_raw: 4637 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cbs_param
 #define HIVE_MEM_sp_all_cbs_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cbs_param 0x5908
+#define HIVE_ADDR_sp_all_cbs_param 0x5910
 #define HIVE_SIZE_sp_all_cbs_param 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cbs_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cbs_param 0x5908
+#define HIVE_ADDR_sp_sp_all_cbs_param 0x5910
 #define HIVE_SIZE_sp_sp_all_cbs_param 16
 
 /* function pixelgen_tpg_config: F2A */
@@ -1338,30 +1338,30 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_sp_group
 #define HIVE_MEM_sem_for_sp_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_sp_group 0x5918
+#define HIVE_ADDR_sem_for_sp_group 0x5920
 #define HIVE_SIZE_sem_for_sp_group 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_sp_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_sp_group 0x5918
+#define HIVE_ADDR_sp_sem_for_sp_group 0x5920
 #define HIVE_SIZE_sp_sem_for_sp_group 20
 
 /* function csi_rx_frontend_run: C1C */
 
 /* function __ia_css_dmaproxy_sp_configure_channel_text: 3D7C */
 
-/* function ia_css_framebuf_sp_wait_for_in_frame: 667D */
+/* function ia_css_framebuf_sp_wait_for_in_frame: 668B */
 
-/* function ia_css_isys_stream_open: 62A9 */
+/* function ia_css_isys_stream_open: 62B7 */
 
-/* function ia_css_sp_rawcopy_tag_frame: 5E35 */
+/* function ia_css_sp_rawcopy_tag_frame: 5E43 */
 
 /* function input_system_channel_configure: 11D8 */
 
 /* function isp_hmem_clear: B2D */
 
-/* function ia_css_framebuf_sp_release_in_frame: 66C0 */
+/* function ia_css_framebuf_sp_release_in_frame: 66CE */
 
 /* function stream2mmio_config: E15 */
 
@@ -1370,13 +1370,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_h_pipe_private_ddr_ptrs
 #define HIVE_MEM_ia_css_bufq_sp_h_pipe_private_ddr_ptrs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 0x6A38
+#define HIVE_ADDR_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 0x6A40
 #define HIVE_SIZE_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_h_pipe_private_ddr_ptrs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 0x6A38
+#define HIVE_ADDR_sp_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 0x6A40
 #define HIVE_SIZE_sp_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 20
 
 /* function ia_css_eventq_sp_recv: 3F60 */
@@ -1386,16 +1386,16 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isp_pool
 #define HIVE_MEM_isp_pool scalar_processor_2400_dmem
-#define HIVE_ADDR_isp_pool 0x388
+#define HIVE_ADDR_isp_pool 0x390
 #define HIVE_SIZE_isp_pool 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isp_pool scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_pool 0x388
+#define HIVE_ADDR_sp_isp_pool 0x390
 #define HIVE_SIZE_sp_isp_pool 4
 
-/* function ia_css_rmgr_sp_rel_gen: 63AF */
+/* function ia_css_rmgr_sp_rel_gen: 63BD */
 
 /* function ia_css_tagger_sp_unblock_clients: 31C3 */
 
@@ -1404,13 +1404,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_event_any_pending_mask
 #define HIVE_MEM_event_any_pending_mask scalar_processor_2400_dmem
-#define HIVE_ADDR_event_any_pending_mask 0x3A0
+#define HIVE_ADDR_event_any_pending_mask 0x3A8
 #define HIVE_SIZE_event_any_pending_mask 8
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_event_any_pending_mask scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_event_any_pending_mask 0x3A0
+#define HIVE_ADDR_sp_event_any_pending_mask 0x3A8
 #define HIVE_SIZE_sp_event_any_pending_mask 8
 
 /* function ia_css_pipeline_sp_get_pipe_io_status: 1A5A */
@@ -1419,22 +1419,22 @@ more details.
 
 /* function debug_enqueue_isp: 27B */
 
-/* function qos_scheduler_update_stage_budget: 673C */
+/* function qos_scheduler_update_stage_budget: 674A */
 
-/* function ia_css_spctrl_sp_uninit: 5EDD */
+/* function ia_css_spctrl_sp_uninit: 5EEB */
 
 /* function csi_rx_backend_run: C62 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_dis_bufs
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_dis_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_dis_bufs 0x6A4C
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_dis_bufs 0x6A54
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_dis_bufs 140
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_dis_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_dis_bufs 0x6A4C
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_dis_bufs 0x6A54
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_dis_bufs 140
 
 /* function ia_css_tagger_buf_sp_lock_from_start: 353E */
@@ -1442,13 +1442,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_isp_idle
 #define HIVE_MEM_sem_for_isp_idle scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_isp_idle 0x592C
+#define HIVE_ADDR_sem_for_isp_idle 0x5934
 #define HIVE_SIZE_sem_for_isp_idle 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_isp_idle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_isp_idle 0x592C
+#define HIVE_ADDR_sp_sem_for_isp_idle 0x5934
 #define HIVE_SIZE_sp_sem_for_isp_idle 20
 
 /* function ia_css_dmaproxy_sp_write_byte_addr: 3C6A */
@@ -1469,35 +1469,35 @@ more details.
 #define HIVE_ADDR_sp_ISP_VAMEM_BASE 0x14
 #define HIVE_SIZE_sp_ISP_VAMEM_BASE 12
 
-/* function input_system_channel_sync: 6C10 */
+/* function input_system_channel_sync: 6C1E */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_rawcopy_sp_tagger
 #define HIVE_MEM_ia_css_rawcopy_sp_tagger scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_rawcopy_sp_tagger 0x73D8
+#define HIVE_ADDR_ia_css_rawcopy_sp_tagger 0x73E0
 #define HIVE_SIZE_ia_css_rawcopy_sp_tagger 24
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_rawcopy_sp_tagger scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_rawcopy_sp_tagger 0x73D8
+#define HIVE_ADDR_sp_ia_css_rawcopy_sp_tagger 0x73E0
 #define HIVE_SIZE_sp_ia_css_rawcopy_sp_tagger 24
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_exp_ids
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_exp_ids scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_exp_ids 0x6AD8
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_exp_ids 0x6AE0
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_exp_ids 70
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_exp_ids scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_exp_ids 0x6AD8
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_exp_ids 0x6AE0
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_exp_ids 70
 
-/* function ia_css_queue_item_load: 57F9 */
+/* function ia_css_queue_item_load: 5807 */
 
-/* function ia_css_spctrl_sp_get_state: 5EC8 */
+/* function ia_css_spctrl_sp_get_state: 5ED6 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_callout_sp_thread
@@ -1528,30 +1528,30 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_isp_input_stream_format
 #define HIVE_MEM_sp_isp_input_stream_format scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_input_stream_format 0x3E50
+#define HIVE_ADDR_sp_isp_input_stream_format 0x3E58
 #define HIVE_SIZE_sp_isp_input_stream_format 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_isp_input_stream_format scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_isp_input_stream_format 0x3E50
+#define HIVE_ADDR_sp_sp_isp_input_stream_format 0x3E58
 #define HIVE_SIZE_sp_sp_isp_input_stream_format 20
 
-/* function __mod: 6A64 */
+/* function __mod: 6A72 */
 
 /* function ia_css_dmaproxy_sp_init_dmem_channel: 3CCB */
 
 /* function ia_css_thread_sp_join: 1311 */
 
-/* function ia_css_dmaproxy_sp_add_command: 712E */
+/* function ia_css_dmaproxy_sp_add_command: 713C */
 
-/* function ia_css_sp_metadata_thread_func: 5EC1 */
+/* function ia_css_sp_metadata_thread_func: 5ECF */
 
-/* function __sp_event_proxy_func_critical: 6B32 */
+/* function __sp_event_proxy_func_critical: 6B40 */
 
-/* function ia_css_pipeline_sp_wait_for_isys_stream_N: 6074 */
+/* function ia_css_pipeline_sp_wait_for_isys_stream_N: 6082 */
 
-/* function ia_css_sp_metadata_wait: 5EBA */
+/* function ia_css_sp_metadata_wait: 5EC8 */
 
 /* function ia_css_circbuf_peek_from_start: 151A */
 
@@ -1561,7 +1561,7 @@ more details.
 
 /* function sp_isys_copy_func: 5AC */
 
-/* function ia_css_sp_isp_param_init_isp_memories: 52AC */
+/* function ia_css_sp_isp_param_init_isp_memories: 52BA */
 
 /* function register_isr: 8B5 */
 
@@ -1585,26 +1585,26 @@ more details.
 #define HIVE_ADDR_sp_N_CSI_RX_FE_CTRL_DLANES 0x1C4
 #define HIVE_SIZE_sp_N_CSI_RX_FE_CTRL_DLANES 12
 
-/* function ia_css_dmaproxy_sp_read_byte_addr_mmio: 700E */
+/* function ia_css_dmaproxy_sp_read_byte_addr_mmio: 701C */
 
 /* function ia_css_ispctrl_sp_done_ds: 426D */
 
 /* function csi_rx_backend_config: C85 */
 
-/* function ia_css_sp_isp_param_get_mem_inits: 5287 */
+/* function ia_css_sp_isp_param_get_mem_inits: 5295 */
 
 /* function ia_css_parambuf_sp_init_buffer_queues: 1A27 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_vbuf_pfp_spref
 #define HIVE_MEM_vbuf_pfp_spref scalar_processor_2400_dmem
-#define HIVE_ADDR_vbuf_pfp_spref 0x390
+#define HIVE_ADDR_vbuf_pfp_spref 0x398
 #define HIVE_SIZE_vbuf_pfp_spref 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_vbuf_pfp_spref scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_vbuf_pfp_spref 0x390
+#define HIVE_ADDR_sp_vbuf_pfp_spref 0x398
 #define HIVE_SIZE_sp_vbuf_pfp_spref 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -1622,36 +1622,36 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_frames
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_frames scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_frames 0x6B20
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_frames 0x6B28
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_frames 280
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_frames scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_frames 0x6B20
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_frames 0x6B28
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_frames 280
 
-/* function qos_scheduler_init_stage_budget: 679A */
+/* function qos_scheduler_init_stage_budget: 67A8 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp2host_buffer_queue_handle
 #define HIVE_MEM_sp2host_buffer_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp2host_buffer_queue_handle 0x6C38
+#define HIVE_ADDR_sp2host_buffer_queue_handle 0x6C40
 #define HIVE_SIZE_sp2host_buffer_queue_handle 96
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp2host_buffer_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp2host_buffer_queue_handle 0x6C38
+#define HIVE_ADDR_sp_sp2host_buffer_queue_handle 0x6C40
 #define HIVE_SIZE_sp_sp2host_buffer_queue_handle 96
 
-/* function ia_css_ispctrl_sp_init_isp_vars: 4F79 */
+/* function ia_css_ispctrl_sp_init_isp_vars: 4F87 */
 
-/* function ia_css_isys_stream_start: 6187 */
+/* function ia_css_isys_stream_start: 6195 */
 
 /* function sp_warning: 8E8 */
 
-/* function ia_css_rmgr_sp_vbuf_enqueue: 64A2 */
+/* function ia_css_rmgr_sp_vbuf_enqueue: 64B0 */
 
 /* function ia_css_tagger_sp_tag_exp_id: 2A55 */
 
@@ -1659,74 +1659,74 @@ more details.
 
 /* function ia_css_dmaproxy_sp_write: 3C81 */
 
-/* function ia_css_isys_stream_start_async: 6250 */
+/* function ia_css_isys_stream_start_async: 625E */
 
 /* function ia_css_parambuf_sp_release_in_param: 187B */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_irq_sw_interrupt_token
 #define HIVE_MEM_irq_sw_interrupt_token scalar_processor_2400_dmem
-#define HIVE_ADDR_irq_sw_interrupt_token 0x3E4C
+#define HIVE_ADDR_irq_sw_interrupt_token 0x3E54
 #define HIVE_SIZE_irq_sw_interrupt_token 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_irq_sw_interrupt_token scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_irq_sw_interrupt_token 0x3E4C
+#define HIVE_ADDR_sp_irq_sw_interrupt_token 0x3E54
 #define HIVE_SIZE_sp_irq_sw_interrupt_token 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_isp_addresses
 #define HIVE_MEM_sp_isp_addresses scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_addresses 0x708C
+#define HIVE_ADDR_sp_isp_addresses 0x7094
 #define HIVE_SIZE_sp_isp_addresses 172
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_isp_addresses scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_isp_addresses 0x708C
+#define HIVE_ADDR_sp_sp_isp_addresses 0x7094
 #define HIVE_SIZE_sp_sp_isp_addresses 172
 
-/* function ia_css_rmgr_sp_acq_gen: 63C7 */
+/* function ia_css_rmgr_sp_acq_gen: 63D5 */
 
 /* function input_system_input_port_open: 10E7 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isps
 #define HIVE_MEM_isps scalar_processor_2400_dmem
-#define HIVE_ADDR_isps 0x7428
+#define HIVE_ADDR_isps 0x7430
 #define HIVE_SIZE_isps 28
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isps scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isps 0x7428
+#define HIVE_ADDR_sp_isps 0x7430
 #define HIVE_SIZE_sp_isps 28
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host_sp_queues_initialized
 #define HIVE_MEM_host_sp_queues_initialized scalar_processor_2400_dmem
-#define HIVE_ADDR_host_sp_queues_initialized 0x3E64
+#define HIVE_ADDR_host_sp_queues_initialized 0x3E6C
 #define HIVE_SIZE_host_sp_queues_initialized 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host_sp_queues_initialized scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host_sp_queues_initialized 0x3E64
+#define HIVE_ADDR_sp_host_sp_queues_initialized 0x3E6C
 #define HIVE_SIZE_sp_host_sp_queues_initialized 4
 
-/* function ia_css_queue_uninit: 56C5 */
+/* function ia_css_queue_uninit: 56D3 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_ispctrl_sp_isp_started
 #define HIVE_MEM_ia_css_ispctrl_sp_isp_started scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_ispctrl_sp_isp_started 0x6D40
+#define HIVE_ADDR_ia_css_ispctrl_sp_isp_started 0x6D48
 #define HIVE_SIZE_ia_css_ispctrl_sp_isp_started 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_ispctrl_sp_isp_started scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_ispctrl_sp_isp_started 0x6D40
+#define HIVE_ADDR_sp_ia_css_ispctrl_sp_isp_started 0x6D48
 #define HIVE_SIZE_sp_ia_css_ispctrl_sp_isp_started 4
 
 /* function ia_css_bufq_sp_release_dynamic_buf: 3815 */
@@ -1742,27 +1742,27 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_vbuf_spref
 #define HIVE_MEM_vbuf_spref scalar_processor_2400_dmem
-#define HIVE_ADDR_vbuf_spref 0x38C
+#define HIVE_ADDR_vbuf_spref 0x394
 #define HIVE_SIZE_vbuf_spref 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_vbuf_spref scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_vbuf_spref 0x38C
+#define HIVE_ADDR_sp_vbuf_spref 0x394
 #define HIVE_SIZE_sp_vbuf_spref 4
 
-/* function ia_css_queue_enqueue: 560F */
+/* function ia_css_queue_enqueue: 561D */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_flash_sp_request
 #define HIVE_MEM_ia_css_flash_sp_request scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_flash_sp_request 0x5BDC
+#define HIVE_ADDR_ia_css_flash_sp_request 0x5BE4
 #define HIVE_SIZE_ia_css_flash_sp_request 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_flash_sp_request scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_flash_sp_request 0x5BDC
+#define HIVE_ADDR_sp_ia_css_flash_sp_request 0x5BE4
 #define HIVE_SIZE_sp_ia_css_flash_sp_request 4
 
 /* function ia_css_dmaproxy_sp_vmem_write: 3C24 */
@@ -1770,36 +1770,36 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_tagger_frames
 #define HIVE_MEM_tagger_frames scalar_processor_2400_dmem
-#define HIVE_ADDR_tagger_frames 0x5B30
+#define HIVE_ADDR_tagger_frames 0x5B38
 #define HIVE_SIZE_tagger_frames 168
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_tagger_frames scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_tagger_frames 0x5B30
+#define HIVE_ADDR_sp_tagger_frames 0x5B38
 #define HIVE_SIZE_sp_tagger_frames 168
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_reading_if
 #define HIVE_MEM_sem_for_reading_if scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_reading_if 0x5940
+#define HIVE_ADDR_sem_for_reading_if 0x5948
 #define HIVE_SIZE_sem_for_reading_if 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_reading_if scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_reading_if 0x5940
+#define HIVE_ADDR_sp_sem_for_reading_if 0x5948
 #define HIVE_SIZE_sp_sem_for_reading_if 20
 
 /* function sp_generate_interrupts: 967 */
 
 /* function ia_css_pipeline_sp_start: 1FC2 */
 
-/* function ia_css_thread_default_callout: 6C8F */
+/* function ia_css_thread_default_callout: 6C9D */
 
 /* function csi_rx_backend_enable: C3F */
 
-/* function ia_css_sp_rawcopy_init: 5B32 */
+/* function ia_css_sp_rawcopy_init: 5B40 */
 
 /* function input_system_input_port_configure: 1139 */
 
@@ -1808,25 +1808,25 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ISP_BAMEM_BASE
 #define HIVE_MEM_ISP_BAMEM_BASE scalar_processor_2400_dmem
-#define HIVE_ADDR_ISP_BAMEM_BASE 0x398
+#define HIVE_ADDR_ISP_BAMEM_BASE 0x3A0
 #define HIVE_SIZE_ISP_BAMEM_BASE 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ISP_BAMEM_BASE scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ISP_BAMEM_BASE 0x398
+#define HIVE_ADDR_sp_ISP_BAMEM_BASE 0x3A0
 #define HIVE_SIZE_sp_ISP_BAMEM_BASE 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_sems_for_sp2host_buf_queues
 #define HIVE_MEM_ia_css_bufq_sp_sems_for_sp2host_buf_queues scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_sems_for_sp2host_buf_queues 0x6C98
+#define HIVE_ADDR_ia_css_bufq_sp_sems_for_sp2host_buf_queues 0x6CA0
 #define HIVE_SIZE_ia_css_bufq_sp_sems_for_sp2host_buf_queues 160
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_sems_for_sp2host_buf_queues scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_sems_for_sp2host_buf_queues 0x6C98
+#define HIVE_ADDR_sp_ia_css_bufq_sp_sems_for_sp2host_buf_queues 0x6CA0
 #define HIVE_SIZE_sp_ia_css_bufq_sp_sems_for_sp2host_buf_queues 160
 
 /* function isys2401_dma_config_legacy: DDA */
@@ -1848,16 +1848,16 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cbs_frame
 #define HIVE_MEM_sp_all_cbs_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cbs_frame 0x5954
+#define HIVE_ADDR_sp_all_cbs_frame 0x595C
 #define HIVE_SIZE_sp_all_cbs_frame 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cbs_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cbs_frame 0x5954
+#define HIVE_ADDR_sp_sp_all_cbs_frame 0x595C
 #define HIVE_SIZE_sp_sp_all_cbs_frame 16
 
-/* function ia_css_virtual_isys_sp_isr: 716E */
+/* function ia_css_virtual_isys_sp_isr: 717C */
 
 /* function thread_sp_queue_print: 13A1 */
 
@@ -1866,13 +1866,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_str2mem
 #define HIVE_MEM_sem_for_str2mem scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_str2mem 0x5964
+#define HIVE_ADDR_sem_for_str2mem 0x596C
 #define HIVE_SIZE_sem_for_str2mem 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_str2mem scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_str2mem 0x5964
+#define HIVE_ADDR_sp_sem_for_str2mem 0x596C
 #define HIVE_SIZE_sp_sem_for_str2mem 20
 
 /* function ia_css_tagger_buf_sp_is_marked_from_start: 35A6 */
@@ -1895,38 +1895,38 @@ more details.
 #define HIVE_ADDR_sp_ISP_PMEM_BASE 0xC
 #define HIVE_SIZE_sp_ISP_PMEM_BASE 4
 
-/* function ia_css_sp_isp_param_mem_load: 521A */
+/* function ia_css_sp_isp_param_mem_load: 5228 */
 
 /* function ia_css_tagger_buf_sp_pop_from_start: 3392 */
 
-/* function __div: 6A1C */
+/* function __div: 6A2A */
 
-/* function ia_css_rmgr_sp_refcount_release_vbuf: 64C1 */
+/* function ia_css_rmgr_sp_refcount_release_vbuf: 64CF */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_flash_sp_in_use
 #define HIVE_MEM_ia_css_flash_sp_in_use scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_flash_sp_in_use 0x5BE0
+#define HIVE_ADDR_ia_css_flash_sp_in_use 0x5BE8
 #define HIVE_SIZE_ia_css_flash_sp_in_use 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_flash_sp_in_use scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_flash_sp_in_use 0x5BE0
+#define HIVE_ADDR_sp_ia_css_flash_sp_in_use 0x5BE8
 #define HIVE_SIZE_sp_ia_css_flash_sp_in_use 4
 
-/* function ia_css_thread_sem_sp_wait: 6D63 */
+/* function ia_css_thread_sem_sp_wait: 6D71 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_sleep_mode
 #define HIVE_MEM_sp_sleep_mode scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sleep_mode 0x3E68
+#define HIVE_ADDR_sp_sleep_mode 0x3E70
 #define HIVE_SIZE_sp_sleep_mode 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_sleep_mode scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_sleep_mode 0x3E68
+#define HIVE_ADDR_sp_sp_sleep_mode 0x3E70
 #define HIVE_SIZE_sp_sp_sleep_mode 4
 
 /* function ia_css_tagger_buf_sp_push: 34A1 */
@@ -1945,18 +1945,18 @@ more details.
 #define HIVE_ADDR_sp_sp_max_cb_elems 0x148
 #define HIVE_SIZE_sp_sp_max_cb_elems 8
 
-/* function ia_css_queue_remote_init: 56E7 */
+/* function ia_css_queue_remote_init: 56F5 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isp_stop_req
 #define HIVE_MEM_isp_stop_req scalar_processor_2400_dmem
-#define HIVE_ADDR_isp_stop_req 0x57F8
+#define HIVE_ADDR_isp_stop_req 0x5800
 #define HIVE_SIZE_isp_stop_req 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isp_stop_req scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_stop_req 0x57F8
+#define HIVE_ADDR_sp_isp_stop_req 0x5800
 #define HIVE_SIZE_sp_isp_stop_req 4
 
 /* function ia_css_pipeline_sp_sfi_request_next_frame: 2752 */
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_system/hive_isp_css_2401_system_generated/ia_css_isp_params.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_system/hive_isp_css_2401_system_generated/ia_css_isp_params.c
index 7d5d256..5e293e8 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_system/hive_isp_css_2401_system_generated/ia_css_isp_params.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_system/hive_isp_css_2401_system_generated/ia_css_isp_params.c
@@ -47,6 +47,7 @@ more details.
 #include "isp/kernels/wb/wb_1.0/ia_css_wb.host.h"
 #include "isp/kernels/xnr/xnr_1.0/ia_css_xnr.host.h"
 #include "isp/kernels/xnr/xnr_3.0/ia_css_xnr3.host.h"
+#include "isp/kernels/xnr/xnr3_0_11/ia_css_xnr3_0_11.host.h"
 #include "isp/kernels/ynr/ynr_1.0/ia_css_ynr.host.h"
 #include "isp/kernels/ynr/ynr_2/ia_css_ynr2.host.h"
 #include "isp/kernels/fc/fc_1.0/ia_css_formats.host.h"
@@ -364,6 +365,87 @@ size);
 /* Code generated by genparam/gencode.c:gen_process_function() */
 
 static void
+ia_css_process_dpc2(
+	unsigned pipe_id,
+	const struct ia_css_pipeline_stage *stage,
+	struct ia_css_isp_parameters *params)
+{
+	assert(params != NULL);
+
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->dmem.dpc2.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->dmem.dpc2.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_dpc2() enter:\n");
+
+			ia_css_dpc2_encode((struct ia_css_isp_dpc2_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_DMEM].address[offset],
+					&params->dpc2_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_DMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_dpc2() leave:\n");
+		}
+
+	}
+}
+
+/* Code generated by genparam/gencode.c:gen_process_function() */
+
+static void
+ia_css_process_eed1_8(
+	unsigned pipe_id,
+	const struct ia_css_pipeline_stage *stage,
+	struct ia_css_isp_parameters *params)
+{
+	assert(params != NULL);
+
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->dmem.eed1_8.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->dmem.eed1_8.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_eed1_8() enter:\n");
+
+			ia_css_eed1_8_encode((struct eed1_8_dmem_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_DMEM].address[offset],
+					&params->eed1_8_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_DMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_eed1_8() leave:\n");
+		}
+
+	}
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->vmem.eed1_8.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->vmem.eed1_8.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_eed1_8() enter:\n");
+
+			ia_css_eed1_8_vmem_encode((struct eed1_8_vmem_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_VMEM].address[offset],
+					&params->eed1_8_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_VMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_eed1_8() leave:\n");
+		}
+
+	}
+}
+
+/* Code generated by genparam/gencode.c:gen_process_function() */
+
+static void
 ia_css_process_de(
 	unsigned pipe_id,
 	const struct ia_css_pipeline_stage *stage,
@@ -867,6 +949,37 @@ ia_css_process_ob(
 /* Code generated by genparam/gencode.c:gen_process_function() */
 
 static void
+ia_css_process_ob2(
+	unsigned pipe_id,
+	const struct ia_css_pipeline_stage *stage,
+	struct ia_css_isp_parameters *params)
+{
+	assert(params != NULL);
+
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->dmem.ob2.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->dmem.ob2.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_ob2() enter:\n");
+
+			ia_css_ob2_encode((struct sh_css_isp_ob2_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_DMEM].address[offset],
+					&params->ob2_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_DMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_ob2() leave:\n");
+		}
+
+	}
+}
+
+/* Code generated by genparam/gencode.c:gen_process_function() */
+
+static void
 ia_css_process_output(
 	unsigned pipe_id,
 	const struct ia_css_pipeline_stage *stage,
@@ -1022,6 +1135,56 @@ size);
 /* Code generated by genparam/gencode.c:gen_process_function() */
 
 static void
+ia_css_process_macc1_5(
+	unsigned pipe_id,
+	const struct ia_css_pipeline_stage *stage,
+	struct ia_css_isp_parameters *params)
+{
+	assert(params != NULL);
+
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->dmem.macc1_5.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->dmem.macc1_5.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_macc1_5() enter:\n");
+
+			ia_css_macc1_5_encode((struct sh_css_isp_macc1_5_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_DMEM].address[offset],
+					&params->macc1_5_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_DMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_macc1_5() leave:\n");
+		}
+
+	}
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->vmem.macc1_5.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->vmem.macc1_5.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_macc1_5() enter:\n");
+
+			ia_css_macc1_5_vmem_encode((struct sh_css_isp_macc1_5_vmem_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_VMEM].address[offset],
+					&params->macc1_5_table,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_VMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_macc1_5() leave:\n");
+		}
+
+	}
+}
+
+/* Code generated by genparam/gencode.c:gen_process_function() */
+
+static void
 ia_css_process_sdis_horicoef(
 	unsigned pipe_id,
 	const struct ia_css_pipeline_stage *stage,
@@ -1475,6 +1638,56 @@ size);
 /* Code generated by genparam/gencode.c:gen_process_function() */
 
 static void
+ia_css_process_ctc2(
+	unsigned pipe_id,
+	const struct ia_css_pipeline_stage *stage,
+	struct ia_css_isp_parameters *params)
+{
+	assert(params != NULL);
+
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->vmem.ctc2.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->vmem.ctc2.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_ctc2() enter:\n");
+
+			ia_css_ctc2_vmem_encode((struct ia_css_isp_ctc2_vmem_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_VMEM].address[offset],
+					&params->ctc2_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_VMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_ctc2() leave:\n");
+		}
+
+	}
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->dmem.ctc2.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->dmem.ctc2.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_ctc2() enter:\n");
+
+			ia_css_ctc2_encode((struct ia_css_isp_ctc2_dmem_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_DMEM].address[offset],
+					&params->ctc2_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_DMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_ctc2() leave:\n");
+		}
+
+	}
+}
+
+/* Code generated by genparam/gencode.c:gen_process_function() */
+
+static void
 ia_css_process_xnr_table(
 	unsigned pipe_id,
 	const struct ia_css_pipeline_stage *stage,
@@ -1584,6 +1797,106 @@ size);
 	}
 }
 
+/* Code generated by genparam/gencode.c:gen_process_function() */
+
+static void
+ia_css_process_iefd2_6(
+	unsigned pipe_id,
+	const struct ia_css_pipeline_stage *stage,
+	struct ia_css_isp_parameters *params)
+{
+	assert(params != NULL);
+
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->dmem.iefd2_6.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->dmem.iefd2_6.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_iefd2_6() enter:\n");
+
+			ia_css_iefd2_6_encode((struct iefd2_6_dmem_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_DMEM].address[offset],
+					&params->iefd2_6_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_DMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_iefd2_6() leave:\n");
+		}
+
+	}
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->vmem.iefd2_6.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->vmem.iefd2_6.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_iefd2_6() enter:\n");
+
+			ia_css_iefd2_6_vmem_encode((struct iefd2_6_vmem_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_VMEM].address[offset],
+					&params->iefd2_6_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_VMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_iefd2_6() leave:\n");
+		}
+
+	}
+}
+
+/* Code generated by genparam/gencode.c:gen_process_function() */
+
+static void
+ia_css_process_xnr3_0_11(
+	unsigned pipe_id,
+	const struct ia_css_pipeline_stage *stage,
+	struct ia_css_isp_parameters *params)
+{
+	assert(params != NULL);
+
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->dmem.xnr3_0_11.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->dmem.xnr3_0_11.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_xnr3_0_11() enter:\n");
+
+			ia_css_xnr3_0_11_encode((struct sh_css_isp_xnr3_0_11_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_DMEM].address[offset],
+					&params->xnr3_0_11_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_DMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_xnr3_0_11() leave:\n");
+		}
+
+	}
+	{
+		unsigned size   = stage->binary->info->mem_offsets.offsets.param->vmem.xnr3_0_11.size;
+
+		unsigned offset = stage->binary->info->mem_offsets.offsets.param->vmem.xnr3_0_11.offset;
+
+		if (size) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_xnr3_0_11() enter:\n");
+
+			ia_css_xnr3_0_11_vmem_encode((struct sh_css_isp_xnr3_0_11_vmem_params *)
+					&stage->binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_VMEM].address[offset],
+					&params->xnr3_0_11_config,
+size);
+			params->isp_params_changed = true;
+			params->isp_mem_params_changed[pipe_id][stage->stage_num][IA_CSS_ISP_VMEM] = true;
+
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_process_xnr3_0_11() leave:\n");
+		}
+
+	}
+}
+
 /* Code generated by genparam/gencode.c:gen_param_process_table() */
 
 void (* ia_css_kernel_process_param[IA_CSS_NUM_PARAMETER_IDS])(
@@ -1599,6 +1912,8 @@ void (* ia_css_kernel_process_param[IA_CSS_NUM_PARAMETER_IDS])(
 	ia_css_process_csc,
 	ia_css_process_dp,
 	ia_css_process_bnr,
+	ia_css_process_dpc2,
+	ia_css_process_eed1_8,
 	ia_css_process_de,
 	ia_css_process_ecd,
 	ia_css_process_formats,
@@ -1614,11 +1929,13 @@ void (* ia_css_kernel_process_param[IA_CSS_NUM_PARAMETER_IDS])(
 	ia_css_process_raa,
 	ia_css_process_s3a,
 	ia_css_process_ob,
+	ia_css_process_ob2,
 	ia_css_process_output,
 	ia_css_process_sc,
 	ia_css_process_bds,
 	ia_css_process_tnr,
 	ia_css_process_macc,
+	ia_css_process_macc1_5,
 	ia_css_process_sdis_horicoef,
 	ia_css_process_sdis_vertcoef,
 	ia_css_process_sdis_horiproj,
@@ -1633,9 +1950,12 @@ void (* ia_css_kernel_process_param[IA_CSS_NUM_PARAMETER_IDS])(
 	ia_css_process_ynr,
 	ia_css_process_fc,
 	ia_css_process_ctc,
+	ia_css_process_ctc2,
 	ia_css_process_xnr_table,
 	ia_css_process_xnr,
 	ia_css_process_xnr3,
+	ia_css_process_iefd2_6,
+	ia_css_process_xnr3_0_11,
 };
 
 /* Code generated by genparam/gencode.c:gen_get_function() */
@@ -1677,6 +1997,78 @@ ia_css_set_dp_config(struct ia_css_isp_parameters *params,
 /* Code generated by genparam/gencode.c:gen_get_function() */
 
 static void
+ia_css_get_dpc2_config(const struct ia_css_isp_parameters *params,
+			struct ia_css_dpc2_config *config){
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_dpc2_config() enter: "
+		"config=%p\n",config);
+
+	*config = params->dpc2_config;
+
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_dpc2_config() leave\n");
+	ia_css_dpc2_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+}
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
+ia_css_set_dpc2_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_dpc2_config *config)
+{
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "ia_css_set_dpc2_config() enter:\n");
+	ia_css_dpc2_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+	params->dpc2_config = *config;
+	params->config_changed[IA_CSS_DPC2_ID] = true;
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_set_dpc2_config() leave: "
+		"return_void\n");
+}
+
+/* Code generated by genparam/gencode.c:gen_get_function() */
+
+static void
+ia_css_get_eed1_8_config(const struct ia_css_isp_parameters *params,
+			struct ia_css_eed1_8_config *config){
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_eed1_8_config() enter: "
+		"config=%p\n",config);
+
+	*config = params->eed1_8_config;
+
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_eed1_8_config() leave\n");
+	ia_css_eed1_8_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+}
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
+ia_css_set_eed1_8_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_eed1_8_config *config)
+{
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "ia_css_set_eed1_8_config() enter:\n");
+	ia_css_eed1_8_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+	params->eed1_8_config = *config;
+	params->config_changed[IA_CSS_EED1_8_ID] = true;
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_set_eed1_8_config() leave: "
+		"return_void\n");
+}
+
+/* Code generated by genparam/gencode.c:gen_get_function() */
+
+static void
 ia_css_get_wb_config(const struct ia_css_isp_parameters *params,
 			struct ia_css_wb_config *config){
 	if (config == NULL)
@@ -1785,6 +2177,42 @@ ia_css_set_ob_config(struct ia_css_isp_parameters *params,
 /* Code generated by genparam/gencode.c:gen_get_function() */
 
 static void
+ia_css_get_ob2_config(const struct ia_css_isp_parameters *params,
+			struct ia_css_ob2_config *config){
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_ob2_config() enter: "
+		"config=%p\n",config);
+
+	*config = params->ob2_config;
+
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_ob2_config() leave\n");
+	ia_css_ob2_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+}
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
+ia_css_set_ob2_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_ob2_config *config)
+{
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "ia_css_set_ob2_config() enter:\n");
+	ia_css_ob2_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+	params->ob2_config = *config;
+	params->config_changed[IA_CSS_OB2_ID] = true;
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_set_ob2_config() leave: "
+		"return_void\n");
+}
+
+/* Code generated by genparam/gencode.c:gen_get_function() */
+
+static void
 ia_css_get_de_config(const struct ia_css_isp_parameters *params,
 			struct ia_css_de_config *config){
 	if (config == NULL)
@@ -2109,6 +2537,42 @@ ia_css_set_macc_config(struct ia_css_isp_parameters *params,
 /* Code generated by genparam/gencode.c:gen_get_function() */
 
 static void
+ia_css_get_macc1_5_config(const struct ia_css_isp_parameters *params,
+			struct ia_css_macc1_5_config *config){
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_macc1_5_config() enter: "
+		"config=%p\n",config);
+
+	*config = params->macc1_5_config;
+
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_macc1_5_config() leave\n");
+	ia_css_macc1_5_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+}
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
+ia_css_set_macc1_5_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_macc1_5_config *config)
+{
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "ia_css_set_macc1_5_config() enter:\n");
+	ia_css_macc1_5_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+	params->macc1_5_config = *config;
+	params->config_changed[IA_CSS_MACC1_5_ID] = true;
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_set_macc1_5_config() leave: "
+		"return_void\n");
+}
+
+/* Code generated by genparam/gencode.c:gen_get_function() */
+
+static void
 ia_css_get_ctc_config(const struct ia_css_isp_parameters *params,
 			struct ia_css_ctc_config *config){
 	if (config == NULL)
@@ -2145,6 +2609,78 @@ ia_css_set_ctc_config(struct ia_css_isp_parameters *params,
 /* Code generated by genparam/gencode.c:gen_get_function() */
 
 static void
+ia_css_get_ctc2_config(const struct ia_css_isp_parameters *params,
+			struct ia_css_ctc2_config *config){
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_ctc2_config() enter: "
+		"config=%p\n",config);
+
+	*config = params->ctc2_config;
+
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_ctc2_config() leave\n");
+	ia_css_ctc2_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+}
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
+ia_css_set_ctc2_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_ctc2_config *config)
+{
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "ia_css_set_ctc2_config() enter:\n");
+	ia_css_ctc2_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+	params->ctc2_config = *config;
+	params->config_changed[IA_CSS_CTC2_ID] = true;
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_set_ctc2_config() leave: "
+		"return_void\n");
+}
+
+/* Code generated by genparam/gencode.c:gen_get_function() */
+
+static void
+ia_css_get_iefd2_6_config(const struct ia_css_isp_parameters *params,
+			struct ia_css_iefd2_6_config *config){
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_iefd2_6_config() enter: "
+		"config=%p\n",config);
+
+	*config = params->iefd2_6_config;
+
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_iefd2_6_config() leave\n");
+	ia_css_iefd2_6_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+}
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
+ia_css_set_iefd2_6_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_iefd2_6_config *config)
+{
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "ia_css_set_iefd2_6_config() enter:\n");
+	ia_css_iefd2_6_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+	params->iefd2_6_config = *config;
+	params->config_changed[IA_CSS_IEFD2_6_ID] = true;
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_set_iefd2_6_config() leave: "
+		"return_void\n");
+}
+
+/* Code generated by genparam/gencode.c:gen_get_function() */
+
+static void
 ia_css_get_aa_config(const struct ia_css_isp_parameters *params,
 			struct ia_css_aa_config *config){
 	if (config == NULL)
@@ -2926,6 +3462,42 @@ ia_css_set_xnr3_config(struct ia_css_isp_parameters *params,
 /* Code generated by genparam/gencode.c:gen_get_function() */
 
 static void
+ia_css_get_xnr3_0_11_config(const struct ia_css_isp_parameters *params,
+			struct ia_css_xnr3_0_11_config *config){
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_xnr3_0_11_config() enter: "
+		"config=%p\n",config);
+
+	*config = params->xnr3_0_11_config;
+
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_get_xnr3_0_11_config() leave\n");
+	ia_css_xnr3_0_11_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+}
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
+ia_css_set_xnr3_0_11_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_xnr3_0_11_config *config)
+{
+	if (config == NULL)
+		return;
+
+	assert(params != NULL);
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE, "ia_css_set_xnr3_0_11_config() enter:\n");
+	ia_css_xnr3_0_11_debug_dtrace(config, IA_CSS_DEBUG_TRACE);
+	params->xnr3_0_11_config = *config;
+	params->config_changed[IA_CSS_XNR3_0_11_ID] = true;
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_set_xnr3_0_11_config() leave: "
+		"return_void\n");
+}
+
+/* Code generated by genparam/gencode.c:gen_get_function() */
+
+static void
 ia_css_get_s3a_config(const struct ia_css_isp_parameters *params,
 			struct ia_css_3a_config *config){
 	if (config == NULL)
@@ -3003,9 +3575,12 @@ ia_css_get_configs(struct ia_css_isp_parameters *params,
 		const struct ia_css_isp_config *config)
 {
 	ia_css_get_dp_config(params, config->dp_config);
+	ia_css_get_dpc2_config(params, config->dpc2_config);
+	ia_css_get_eed1_8_config(params, config->eed1_8_config);
 	ia_css_get_wb_config(params, config->wb_config);
 	ia_css_get_tnr_config(params, config->tnr_config);
 	ia_css_get_ob_config(params, config->ob_config);
+	ia_css_get_ob2_config(params, config->ob2_config);
 	ia_css_get_de_config(params, config->de_config);
 	ia_css_get_anr_config(params, config->anr_config);
 	ia_css_get_anr2_config(params, config->anr_thres);
@@ -3015,7 +3590,10 @@ ia_css_get_configs(struct ia_css_isp_parameters *params,
 	ia_css_get_fc_config(params, config->fc_config);
 	ia_css_get_cnr_config(params, config->cnr_config);
 	ia_css_get_macc_config(params, config->macc_config);
+	ia_css_get_macc1_5_config(params, config->macc1_5_config);
 	ia_css_get_ctc_config(params, config->ctc_config);
+	ia_css_get_ctc2_config(params, config->ctc2_config);
+	ia_css_get_iefd2_6_config(params, config->iefd2_6_config);
 	ia_css_get_aa_config(params, config->aa_config);
 	ia_css_get_yuv2rgb_config(params, config->yuv2rgb_cc_config);
 	ia_css_get_rgb2yuv_config(params, config->rgb2yuv_cc_config);
@@ -3037,6 +3615,7 @@ ia_css_get_configs(struct ia_css_isp_parameters *params,
 	ia_css_get_formats_config(params, config->formats_config);
 	ia_css_get_xnr_config(params, config->xnr_config);
 	ia_css_get_xnr3_config(params, config->xnr3_config);
+	ia_css_get_xnr3_0_11_config(params, config->xnr3_0_11_config);
 	ia_css_get_s3a_config(params, config->s3a_config);
 	ia_css_get_output_config(params, config->output_config);
 }
@@ -3048,9 +3627,12 @@ ia_css_set_configs(struct ia_css_isp_parameters *params,
 		const struct ia_css_isp_config *config)
 {
 	ia_css_set_dp_config(params, config->dp_config);
+	ia_css_set_dpc2_config(params, config->dpc2_config);
+	ia_css_set_eed1_8_config(params, config->eed1_8_config);
 	ia_css_set_wb_config(params, config->wb_config);
 	ia_css_set_tnr_config(params, config->tnr_config);
 	ia_css_set_ob_config(params, config->ob_config);
+	ia_css_set_ob2_config(params, config->ob2_config);
 	ia_css_set_de_config(params, config->de_config);
 	ia_css_set_anr_config(params, config->anr_config);
 	ia_css_set_anr2_config(params, config->anr_thres);
@@ -3060,7 +3642,10 @@ ia_css_set_configs(struct ia_css_isp_parameters *params,
 	ia_css_set_fc_config(params, config->fc_config);
 	ia_css_set_cnr_config(params, config->cnr_config);
 	ia_css_set_macc_config(params, config->macc_config);
+	ia_css_set_macc1_5_config(params, config->macc1_5_config);
 	ia_css_set_ctc_config(params, config->ctc_config);
+	ia_css_set_ctc2_config(params, config->ctc2_config);
+	ia_css_set_iefd2_6_config(params, config->iefd2_6_config);
 	ia_css_set_aa_config(params, config->aa_config);
 	ia_css_set_yuv2rgb_config(params, config->yuv2rgb_cc_config);
 	ia_css_set_rgb2yuv_config(params, config->rgb2yuv_cc_config);
@@ -3082,6 +3667,7 @@ ia_css_set_configs(struct ia_css_isp_parameters *params,
 	ia_css_set_formats_config(params, config->formats_config);
 	ia_css_set_xnr_config(params, config->xnr_config);
 	ia_css_set_xnr3_config(params, config->xnr3_config);
+	ia_css_set_xnr3_0_11_config(params, config->xnr3_0_11_config);
 	ia_css_set_s3a_config(params, config->s3a_config);
 	ia_css_set_output_config(params, config->output_config);
 }
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_system/hive_isp_css_2401_system_generated/ia_css_isp_params.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_system/hive_isp_css_2401_system_generated/ia_css_isp_params.h
index b08f123..3acdc0c 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_system/hive_isp_css_2401_system_generated/ia_css_isp_params.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_system/hive_isp_css_2401_system_generated/ia_css_isp_params.h
@@ -28,6 +28,8 @@ enum ia_css_parameter_ids {
 	IA_CSS_CSC_ID,
 	IA_CSS_DP_ID,
 	IA_CSS_BNR_ID,
+	IA_CSS_DPC2_ID,
+	IA_CSS_EED1_8_ID,
 	IA_CSS_DE_ID,
 	IA_CSS_ECD_ID,
 	IA_CSS_FORMATS_ID,
@@ -43,11 +45,13 @@ enum ia_css_parameter_ids {
 	IA_CSS_RAA_ID,
 	IA_CSS_S3A_ID,
 	IA_CSS_OB_ID,
+	IA_CSS_OB2_ID,
 	IA_CSS_OUTPUT_ID,
 	IA_CSS_SC_ID,
 	IA_CSS_BDS_ID,
 	IA_CSS_TNR_ID,
 	IA_CSS_MACC_ID,
+	IA_CSS_MACC1_5_ID,
 	IA_CSS_SDIS_HORICOEF_ID,
 	IA_CSS_SDIS_VERTCOEF_ID,
 	IA_CSS_SDIS_HORIPROJ_ID,
@@ -62,9 +66,12 @@ enum ia_css_parameter_ids {
 	IA_CSS_YNR_ID,
 	IA_CSS_FC_ID,
 	IA_CSS_CTC_ID,
+	IA_CSS_CTC2_ID,
 	IA_CSS_XNR_TABLE_ID,
 	IA_CSS_XNR_ID,
 	IA_CSS_XNR3_ID,
+	IA_CSS_IEFD2_6_ID,
+	IA_CSS_XNR3_0_11_ID,
 	IA_CSS_NUM_PARAMETER_IDS
 };
 
@@ -80,6 +87,8 @@ struct ia_css_memory_offsets {
 		struct ia_css_isp_parameter csc;
 		struct ia_css_isp_parameter dp;
 		struct ia_css_isp_parameter bnr;
+		struct ia_css_isp_parameter dpc2;
+		struct ia_css_isp_parameter eed1_8;
 		struct ia_css_isp_parameter de;
 		struct ia_css_isp_parameter ecd;
 		struct ia_css_isp_parameter formats;
@@ -92,11 +101,13 @@ struct ia_css_memory_offsets {
 		struct ia_css_isp_parameter raa;
 		struct ia_css_isp_parameter s3a;
 		struct ia_css_isp_parameter ob;
+		struct ia_css_isp_parameter ob2;
 		struct ia_css_isp_parameter output;
 		struct ia_css_isp_parameter sc;
 		struct ia_css_isp_parameter bds;
 		struct ia_css_isp_parameter tnr;
 		struct ia_css_isp_parameter macc;
+		struct ia_css_isp_parameter macc1_5;
 		struct ia_css_isp_parameter sdis_horiproj;
 		struct ia_css_isp_parameter sdis_vertproj;
 		struct ia_css_isp_parameter sdis2_horiproj;
@@ -107,19 +118,28 @@ struct ia_css_memory_offsets {
 		struct ia_css_isp_parameter ynr;
 		struct ia_css_isp_parameter fc;
 		struct ia_css_isp_parameter ctc;
+		struct ia_css_isp_parameter ctc2;
 		struct ia_css_isp_parameter xnr;
 		struct ia_css_isp_parameter xnr3;
+		struct ia_css_isp_parameter iefd2_6;
+		struct ia_css_isp_parameter xnr3_0_11;
 		struct ia_css_isp_parameter get;
 		struct ia_css_isp_parameter put;
+		struct ia_css_isp_parameter plane_io_config;
 	} dmem;
 	struct {
 		struct ia_css_isp_parameter anr2;
+		struct ia_css_isp_parameter eed1_8;
 		struct ia_css_isp_parameter ob;
+		struct ia_css_isp_parameter macc1_5;
 		struct ia_css_isp_parameter sdis_horicoef;
 		struct ia_css_isp_parameter sdis_vertcoef;
 		struct ia_css_isp_parameter sdis2_horicoef;
 		struct ia_css_isp_parameter sdis2_vertcoef;
+		struct ia_css_isp_parameter ctc2;
 		struct ia_css_isp_parameter xnr3;
+		struct ia_css_isp_parameter iefd2_6;
+		struct ia_css_isp_parameter xnr3_0_11;
 	} vmem;
 	struct {
 		struct ia_css_isp_parameter bh;
@@ -160,6 +180,18 @@ ia_css_set_dp_config(struct ia_css_isp_parameters *params,
 /* Code generated by genparam/gencode.c:gen_set_function() */
 
 void
+ia_css_set_dpc2_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_dpc2_config *config);
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
+ia_css_set_eed1_8_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_eed1_8_config *config);
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
 ia_css_set_wb_config(struct ia_css_isp_parameters *params,
 			const struct ia_css_wb_config *config);
 
@@ -178,6 +210,12 @@ ia_css_set_ob_config(struct ia_css_isp_parameters *params,
 /* Code generated by genparam/gencode.c:gen_set_function() */
 
 void
+ia_css_set_ob2_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_ob2_config *config);
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
 ia_css_set_de_config(struct ia_css_isp_parameters *params,
 			const struct ia_css_de_config *config);
 
@@ -232,12 +270,30 @@ ia_css_set_macc_config(struct ia_css_isp_parameters *params,
 /* Code generated by genparam/gencode.c:gen_set_function() */
 
 void
+ia_css_set_macc1_5_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_macc1_5_config *config);
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
 ia_css_set_ctc_config(struct ia_css_isp_parameters *params,
 			const struct ia_css_ctc_config *config);
 
 /* Code generated by genparam/gencode.c:gen_set_function() */
 
 void
+ia_css_set_ctc2_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_ctc2_config *config);
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
+ia_css_set_iefd2_6_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_iefd2_6_config *config);
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
 ia_css_set_aa_config(struct ia_css_isp_parameters *params,
 			const struct ia_css_aa_config *config);
 
@@ -364,6 +420,12 @@ ia_css_set_xnr3_config(struct ia_css_isp_parameters *params,
 /* Code generated by genparam/gencode.c:gen_set_function() */
 
 void
+ia_css_set_xnr3_0_11_config(struct ia_css_isp_parameters *params,
+			const struct ia_css_xnr3_0_11_config *config);
+
+/* Code generated by genparam/gencode.c:gen_set_function() */
+
+void
 ia_css_set_s3a_config(struct ia_css_isp_parameters *params,
 			const struct ia_css_3a_config *config);
 
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_system/hive_isp_css_2401_system_generated/ia_css_isp_states.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_system/hive_isp_css_2401_system_generated/ia_css_isp_states.c
index 46e4db9..dc840b7 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_system/hive_isp_css_2401_system_generated/ia_css_isp_states.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_system/hive_isp_css_2401_system_generated/ia_css_isp_states.c
@@ -113,6 +113,52 @@ ia_css_initialize_dp_state(
 /* Code generated by genparam/genstate.c:gen_init_function() */
 
 static void
+ia_css_initialize_dpc2_state(
+	const struct ia_css_binary *binary)
+{
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_initialize_dpc2_state() enter:\n");
+
+	{
+		unsigned size   = binary->info->mem_offsets.offsets.state->vmem.dpc2.size;
+
+		unsigned offset = binary->info->mem_offsets.offsets.state->vmem.dpc2.offset;
+
+		if (size) {
+			ia_css_init_dpc2_state(
+				&binary->mem_params.params[IA_CSS_PARAM_CLASS_STATE][IA_CSS_ISP_VMEM].address[offset],
+				size);
+		}
+
+	}
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_initialize_dpc2_state() leave:\n");
+}
+
+/* Code generated by genparam/genstate.c:gen_init_function() */
+
+static void
+ia_css_initialize_eed1_8_state(
+	const struct ia_css_binary *binary)
+{
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_initialize_eed1_8_state() enter:\n");
+
+	{
+		unsigned size   = binary->info->mem_offsets.offsets.state->vmem.eed1_8.size;
+
+		unsigned offset = binary->info->mem_offsets.offsets.state->vmem.eed1_8.offset;
+
+		if (size) {
+			ia_css_init_eed1_8_state(
+				&binary->mem_params.params[IA_CSS_PARAM_CLASS_STATE][IA_CSS_ISP_VMEM].address[offset],
+				size);
+		}
+
+	}
+	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, "ia_css_initialize_eed1_8_state() leave:\n");
+}
+
+/* Code generated by genparam/genstate.c:gen_init_function() */
+
+static void
 ia_css_initialize_de_state(
 	const struct ia_css_binary *binary)
 {
@@ -209,6 +255,8 @@ void (* ia_css_kernel_init_state[IA_CSS_NUM_STATE_IDS])(const struct ia_css_bina
 	ia_css_initialize_cnr_state,
 	ia_css_initialize_cnr2_state,
 	ia_css_initialize_dp_state,
+	ia_css_initialize_dpc2_state,
+	ia_css_initialize_eed1_8_state,
 	ia_css_initialize_de_state,
 	ia_css_initialize_tnr_state,
 	ia_css_initialize_ref_state,
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_system/hive_isp_css_2401_system_generated/ia_css_isp_states.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_system/hive_isp_css_2401_system_generated/ia_css_isp_states.h
index d29524a..0eadb3b 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_system/hive_isp_css_2401_system_generated/ia_css_isp_states.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_system/hive_isp_css_2401_system_generated/ia_css_isp_states.h
@@ -36,6 +36,8 @@ enum ia_css_state_ids {
 	IA_CSS_CNR_STATE_ID,
 	IA_CSS_CNR2_STATE_ID,
 	IA_CSS_DP_STATE_ID,
+	IA_CSS_DPC2_STATE_ID,
+	IA_CSS_EED1_8_STATE_ID,
 	IA_CSS_DE_STATE_ID,
 	IA_CSS_TNR_STATE_ID,
 	IA_CSS_REF_STATE_ID,
@@ -51,6 +53,8 @@ struct ia_css_state_memory_offsets {
 		struct ia_css_isp_parameter cnr;
 		struct ia_css_isp_parameter cnr2;
 		struct ia_css_isp_parameter dp;
+		struct ia_css_isp_parameter dpc2;
+		struct ia_css_isp_parameter eed1_8;
 		struct ia_css_isp_parameter de;
 		struct ia_css_isp_parameter ynr;
 	} vmem;
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_system/spmem_dump.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_system/spmem_dump.c
index d4582d7..f98ac14 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_system/spmem_dump.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_2401_system/spmem_dump.c
@@ -23,7 +23,7 @@ more details.
 
 /* function input_system_acquisition_stop: AD8 */
 
-/* function longjmp: 69C1 */
+/* function longjmp: 69CF */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_HIVE_IF_SRST_MASK
@@ -37,9 +37,9 @@ more details.
 #define HIVE_ADDR_sp_HIVE_IF_SRST_MASK 0x1C8
 #define HIVE_SIZE_sp_HIVE_IF_SRST_MASK 16
 
-/* function tmpmem_init_dmem: 66D4 */
+/* function tmpmem_init_dmem: 66E2 */
 
-/* function ia_css_isys_sp_token_map_receive_ack: 6018 */
+/* function ia_css_isys_sp_token_map_receive_ack: 6026 */
 
 /* function ia_css_dmaproxy_sp_set_addr_B: 3539 */
 
@@ -52,91 +52,91 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_vbuf_mipi
 #define HIVE_MEM_vbuf_mipi scalar_processor_2400_dmem
-#define HIVE_ADDR_vbuf_mipi 0x6378
+#define HIVE_ADDR_vbuf_mipi 0x6380
 #define HIVE_SIZE_vbuf_mipi 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_vbuf_mipi scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_vbuf_mipi 0x6378
+#define HIVE_ADDR_sp_vbuf_mipi 0x6380
 #define HIVE_SIZE_sp_vbuf_mipi 12
 
 /* function ia_css_event_sp_decode: 372A */
 
-/* function ia_css_queue_get_size: 4B46 */
+/* function ia_css_queue_get_size: 4B54 */
 
-/* function ia_css_queue_load: 515D */
+/* function ia_css_queue_load: 516B */
 
-/* function setjmp: 69CA */
+/* function setjmp: 69D8 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_sp2host_isys_event_queue
 #define HIVE_MEM_sem_for_sp2host_isys_event_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_sp2host_isys_event_queue 0x46CC
+#define HIVE_ADDR_sem_for_sp2host_isys_event_queue 0x46D4
 #define HIVE_SIZE_sem_for_sp2host_isys_event_queue 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_sp2host_isys_event_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_sp2host_isys_event_queue 0x46CC
+#define HIVE_ADDR_sp_sem_for_sp2host_isys_event_queue 0x46D4
 #define HIVE_SIZE_sp_sem_for_sp2host_isys_event_queue 20
 
-/* function ia_css_dmaproxy_sp_wait_for_ack: 6F4B */
+/* function ia_css_dmaproxy_sp_wait_for_ack: 6F59 */
 
-/* function ia_css_sp_rawcopy_func: 5382 */
+/* function ia_css_sp_rawcopy_func: 5390 */
 
 /* function ia_css_tagger_buf_sp_pop_marked: 2BB2 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isp_stage
 #define HIVE_MEM_isp_stage scalar_processor_2400_dmem
-#define HIVE_ADDR_isp_stage 0x5C60
+#define HIVE_ADDR_isp_stage 0x5C68
 #define HIVE_SIZE_isp_stage 832
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isp_stage scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_stage 0x5C60
+#define HIVE_ADDR_sp_isp_stage 0x5C68
 #define HIVE_SIZE_sp_isp_stage 832
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_vbuf_raw
 #define HIVE_MEM_vbuf_raw scalar_processor_2400_dmem
-#define HIVE_ADDR_vbuf_raw 0x30C
+#define HIVE_ADDR_vbuf_raw 0x314
 #define HIVE_SIZE_vbuf_raw 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_vbuf_raw scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_vbuf_raw 0x30C
+#define HIVE_ADDR_sp_vbuf_raw 0x314
 #define HIVE_SIZE_sp_vbuf_raw 4
 
-/* function ia_css_sp_bin_copy_func: 52A9 */
+/* function ia_css_sp_bin_copy_func: 52B7 */
 
-/* function ia_css_queue_item_store: 4EAB */
+/* function ia_css_queue_item_store: 4EB9 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_metadata_bufs
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_metadata_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_metadata_bufs 0x4AFC
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_metadata_bufs 0x4B04
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_metadata_bufs 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_metadata_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_metadata_bufs 0x4AFC
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_metadata_bufs 0x4B04
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_metadata_bufs 20
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_buffer_bufs
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_buffer_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_buffer_bufs 0x4B10
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_buffer_bufs 0x4B18
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_buffer_bufs 160
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_buffer_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_buffer_bufs 0x4B10
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_buffer_bufs 0x4B18
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_buffer_bufs 160
 
 /* function sp_start_isp: 45D */
@@ -144,25 +144,25 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_binary_group
 #define HIVE_MEM_sp_binary_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_binary_group 0x6050
+#define HIVE_ADDR_sp_binary_group 0x6058
 #define HIVE_SIZE_sp_binary_group 32
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_binary_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_binary_group 0x6050
+#define HIVE_ADDR_sp_sp_binary_group 0x6058
 #define HIVE_SIZE_sp_sp_binary_group 32
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_sw_state
 #define HIVE_MEM_sp_sw_state scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sw_state 0x6308
+#define HIVE_ADDR_sp_sw_state 0x6310
 #define HIVE_SIZE_sp_sw_state 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_sw_state scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_sw_state 0x6308
+#define HIVE_ADDR_sp_sp_sw_state 0x6310
 #define HIVE_SIZE_sp_sp_sw_state 4
 
 /* function ia_css_thread_sp_main: D50 */
@@ -172,25 +172,25 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp2host_psys_event_queue_handle
 #define HIVE_MEM_sp2host_psys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp2host_psys_event_queue_handle 0x4BB0
+#define HIVE_ADDR_sp2host_psys_event_queue_handle 0x4BB8
 #define HIVE_SIZE_sp2host_psys_event_queue_handle 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp2host_psys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp2host_psys_event_queue_handle 0x4BB0
+#define HIVE_ADDR_sp_sp2host_psys_event_queue_handle 0x4BB8
 #define HIVE_SIZE_sp_sp2host_psys_event_queue_handle 12
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_sp2host_psys_event_queue
 #define HIVE_MEM_sem_for_sp2host_psys_event_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_sp2host_psys_event_queue 0x46E0
+#define HIVE_ADDR_sem_for_sp2host_psys_event_queue 0x46E8
 #define HIVE_SIZE_sem_for_sp2host_psys_event_queue 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_sp2host_psys_event_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_sp2host_psys_event_queue 0x46E0
+#define HIVE_ADDR_sp_sem_for_sp2host_psys_event_queue 0x46E8
 #define HIVE_SIZE_sp_sem_for_sp2host_psys_event_queue 20
 
 /* function ia_css_tagger_sp_propagate_frame: 2479 */
@@ -200,20 +200,20 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_vbuf_handles
 #define HIVE_MEM_vbuf_handles scalar_processor_2400_dmem
-#define HIVE_ADDR_vbuf_handles 0x6384
+#define HIVE_ADDR_vbuf_handles 0x638C
 #define HIVE_SIZE_vbuf_handles 960
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_vbuf_handles scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_vbuf_handles 0x6384
+#define HIVE_ADDR_sp_vbuf_handles 0x638C
 #define HIVE_SIZE_sp_vbuf_handles 960
 
-/* function ia_css_queue_store: 5011 */
+/* function ia_css_queue_store: 501F */
 
 /* function ia_css_sp_flash_register: 2DE7 */
 
-/* function ia_css_isys_sp_backend_create: 5C8B */
+/* function ia_css_isys_sp_backend_create: 5C99 */
 
 /* function ia_css_pipeline_sp_init: 1886 */
 
@@ -224,13 +224,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs
 #define HIVE_MEM_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 0x4BBC
+#define HIVE_ADDR_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 0x4BC4
 #define HIVE_SIZE_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 0x4BBC
+#define HIVE_ADDR_sp_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 0x4BC4
 #define HIVE_SIZE_sp_ia_css_bufq_sp_h_pipe_private_per_frame_ddr_ptrs 20
 
 /* function receiver_port_reg_store: AC3 */
@@ -250,56 +250,56 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cb_elems_frame
 #define HIVE_MEM_sp_all_cb_elems_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cb_elems_frame 0x46F4
+#define HIVE_ADDR_sp_all_cb_elems_frame 0x46FC
 #define HIVE_SIZE_sp_all_cb_elems_frame 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cb_elems_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cb_elems_frame 0x46F4
+#define HIVE_ADDR_sp_sp_all_cb_elems_frame 0x46FC
 #define HIVE_SIZE_sp_sp_all_cb_elems_frame 16
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp2host_isys_event_queue_handle
 #define HIVE_MEM_sp2host_isys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp2host_isys_event_queue_handle 0x4BD0
+#define HIVE_ADDR_sp2host_isys_event_queue_handle 0x4BD8
 #define HIVE_SIZE_sp2host_isys_event_queue_handle 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp2host_isys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp2host_isys_event_queue_handle 0x4BD0
+#define HIVE_ADDR_sp_sp2host_isys_event_queue_handle 0x4BD8
 #define HIVE_SIZE_sp_sp2host_isys_event_queue_handle 12
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host_sp_com
 #define HIVE_MEM_host_sp_com scalar_processor_2400_dmem
-#define HIVE_ADDR_host_sp_com 0x4134
+#define HIVE_ADDR_host_sp_com 0x413C
 #define HIVE_SIZE_host_sp_com 220
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host_sp_com scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host_sp_com 0x4134
+#define HIVE_ADDR_sp_host_sp_com 0x413C
 #define HIVE_SIZE_sp_host_sp_com 220
 
-/* function ia_css_queue_get_free_space: 4C70 */
+/* function ia_css_queue_get_free_space: 4C7E */
 
 /* function exec_image_pipe: 658 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_init_dmem_data
 #define HIVE_MEM_sp_init_dmem_data scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_init_dmem_data 0x630C
+#define HIVE_ADDR_sp_init_dmem_data 0x6314
 #define HIVE_SIZE_sp_init_dmem_data 24
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_init_dmem_data scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_init_dmem_data 0x630C
+#define HIVE_ADDR_sp_sp_init_dmem_data 0x6314
 #define HIVE_SIZE_sp_sp_init_dmem_data 24
 
-/* function ia_css_sp_metadata_start: 5A68 */
+/* function ia_css_sp_metadata_start: 5A76 */
 
 /* function ia_css_bufq_sp_init_buffer_queues: 2E56 */
 
@@ -318,57 +318,57 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_per_frame_data
 #define HIVE_MEM_sp_per_frame_data scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_per_frame_data 0x4210
+#define HIVE_ADDR_sp_per_frame_data 0x4218
 #define HIVE_SIZE_sp_per_frame_data 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_per_frame_data scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_per_frame_data 0x4210
+#define HIVE_ADDR_sp_sp_per_frame_data 0x4218
 #define HIVE_SIZE_sp_sp_per_frame_data 4
 
-/* function ia_css_rmgr_sp_vbuf_dequeue: 6428 */
+/* function ia_css_rmgr_sp_vbuf_dequeue: 6436 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host2sp_psys_event_queue_handle
 #define HIVE_MEM_host2sp_psys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_host2sp_psys_event_queue_handle 0x4BDC
+#define HIVE_ADDR_host2sp_psys_event_queue_handle 0x4BE4
 #define HIVE_SIZE_host2sp_psys_event_queue_handle 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host2sp_psys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host2sp_psys_event_queue_handle 0x4BDC
+#define HIVE_ADDR_sp_host2sp_psys_event_queue_handle 0x4BE4
 #define HIVE_SIZE_sp_host2sp_psys_event_queue_handle 12
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_xmem_bin_addr
 #define HIVE_MEM_xmem_bin_addr scalar_processor_2400_dmem
-#define HIVE_ADDR_xmem_bin_addr 0x4214
+#define HIVE_ADDR_xmem_bin_addr 0x421C
 #define HIVE_SIZE_xmem_bin_addr 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_xmem_bin_addr scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_xmem_bin_addr 0x4214
+#define HIVE_ADDR_sp_xmem_bin_addr 0x421C
 #define HIVE_SIZE_sp_xmem_bin_addr 4
 
 /* function tmr_clock_init: 141C */
 
 /* function ia_css_pipeline_sp_run: 143D */
 
-/* function memcpy: 6A6A */
+/* function memcpy: 6A78 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_GP_DEVICE_BASE
 #define HIVE_MEM_GP_DEVICE_BASE scalar_processor_2400_dmem
-#define HIVE_ADDR_GP_DEVICE_BASE 0x314
+#define HIVE_ADDR_GP_DEVICE_BASE 0x31C
 #define HIVE_SIZE_GP_DEVICE_BASE 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_GP_DEVICE_BASE scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_GP_DEVICE_BASE 0x314
+#define HIVE_ADDR_sp_GP_DEVICE_BASE 0x31C
 #define HIVE_SIZE_sp_GP_DEVICE_BASE 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -385,26 +385,26 @@ more details.
 
 /* function input_system_reg_store: B18 */
 
-/* function ia_css_isys_sp_frontend_start: 5EA1 */
+/* function ia_css_isys_sp_frontend_start: 5EAF */
 
-/* function ia_css_uds_sp_scale_params: 6773 */
+/* function ia_css_uds_sp_scale_params: 6781 */
 
 /* function ia_css_circbuf_increase_size: E35 */
 
-/* function __divu: 69E8 */
+/* function __divu: 69F6 */
 
 /* function ia_css_thread_sp_get_state: C78 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_cont_capt_stop
 #define HIVE_MEM_sem_for_cont_capt_stop scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_cont_capt_stop 0x4704
+#define HIVE_ADDR_sem_for_cont_capt_stop 0x470C
 #define HIVE_SIZE_sem_for_cont_capt_stop 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_cont_capt_stop scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_cont_capt_stop 0x4704
+#define HIVE_ADDR_sp_sem_for_cont_capt_stop 0x470C
 #define HIVE_SIZE_sp_sem_for_cont_capt_stop 20
 
 /* function thread_fiber_sp_main: E2E */
@@ -412,20 +412,20 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_isp_pipe_thread
 #define HIVE_MEM_sp_isp_pipe_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_pipe_thread 0x4848
+#define HIVE_ADDR_sp_isp_pipe_thread 0x4850
 #define HIVE_SIZE_sp_isp_pipe_thread 360
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_isp_pipe_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_isp_pipe_thread 0x4848
+#define HIVE_ADDR_sp_sp_isp_pipe_thread 0x4850
 #define HIVE_SIZE_sp_sp_isp_pipe_thread 360
 
 /* function ia_css_parambuf_sp_handle_parameter_sets: 127F */
 
-/* function ia_css_spctrl_sp_set_state: 5A97 */
+/* function ia_css_spctrl_sp_set_state: 5AA5 */
 
-/* function ia_css_thread_sem_sp_signal: 6C6C */
+/* function ia_css_thread_sem_sp_signal: 6C7A */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_IRQ_BASE
@@ -451,41 +451,41 @@ more details.
 #define HIVE_ADDR_sp_TIMED_CTRL_BASE 0x40
 #define HIVE_SIZE_sp_TIMED_CTRL_BASE 4
 
-/* function ia_css_isys_sp_isr: 7139 */
+/* function ia_css_isys_sp_isr: 7147 */
 
-/* function ia_css_isys_sp_generate_exp_id: 6239 */
+/* function ia_css_isys_sp_generate_exp_id: 6247 */
 
-/* function ia_css_rmgr_sp_init: 6323 */
+/* function ia_css_rmgr_sp_init: 6331 */
 
-/* function ia_css_thread_sem_sp_init: 6D3B */
+/* function ia_css_thread_sem_sp_init: 6D49 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_reading_cb_frame
 #define HIVE_MEM_sem_for_reading_cb_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_reading_cb_frame 0x4718
+#define HIVE_ADDR_sem_for_reading_cb_frame 0x4720
 #define HIVE_SIZE_sem_for_reading_cb_frame 40
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_reading_cb_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_reading_cb_frame 0x4718
+#define HIVE_ADDR_sp_sem_for_reading_cb_frame 0x4720
 #define HIVE_SIZE_sp_sem_for_reading_cb_frame 40
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_is_isp_requested
 #define HIVE_MEM_is_isp_requested scalar_processor_2400_dmem
-#define HIVE_ADDR_is_isp_requested 0x320
+#define HIVE_ADDR_is_isp_requested 0x328
 #define HIVE_SIZE_is_isp_requested 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_is_isp_requested scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_is_isp_requested 0x320
+#define HIVE_ADDR_sp_is_isp_requested 0x328
 #define HIVE_SIZE_sp_is_isp_requested 4
 
 /* function ia_css_dmaproxy_sp_execute: 340F */
 
-/* function ia_css_queue_is_empty: 7098 */
+/* function ia_css_queue_is_empty: 70A6 */
 
 /* function ia_css_pipeline_sp_has_stopped: 185F */
 
@@ -505,13 +505,13 @@ more details.
 #define HIVE_ADDR_sp_current_sp_thread 0x1DC
 #define HIVE_SIZE_sp_current_sp_thread 4
 
-/* function ia_css_spctrl_sp_get_spid: 5A9E */
+/* function ia_css_spctrl_sp_get_spid: 5AAC */
 
 /* function ia_css_bufq_sp_reset_buffers: 2EDD */
 
-/* function ia_css_dmaproxy_sp_read_byte_addr: 6F79 */
+/* function ia_css_dmaproxy_sp_read_byte_addr: 6F87 */
 
-/* function ia_css_rmgr_sp_uninit: 631C */
+/* function ia_css_rmgr_sp_uninit: 632A */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_threads_stack
@@ -529,18 +529,18 @@ more details.
 
 /* function ia_css_parambuf_sp_wait_for_in_param: 1048 */
 
-/* function ia_css_isys_sp_token_map_get_exp_id: 6101 */
+/* function ia_css_isys_sp_token_map_get_exp_id: 610F */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cb_elems_param
 #define HIVE_MEM_sp_all_cb_elems_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cb_elems_param 0x4740
+#define HIVE_ADDR_sp_all_cb_elems_param 0x4748
 #define HIVE_SIZE_sp_all_cb_elems_param 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cb_elems_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cb_elems_param 0x4740
+#define HIVE_ADDR_sp_sp_all_cb_elems_param 0x4748
 #define HIVE_SIZE_sp_sp_all_cb_elems_param 16
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -558,13 +558,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cbs_frame_desc
 #define HIVE_MEM_sp_all_cbs_frame_desc scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cbs_frame_desc 0x4750
+#define HIVE_ADDR_sp_all_cbs_frame_desc 0x4758
 #define HIVE_SIZE_sp_all_cbs_frame_desc 8
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cbs_frame_desc scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cbs_frame_desc 0x4750
+#define HIVE_ADDR_sp_sp_all_cbs_frame_desc 0x4758
 #define HIVE_SIZE_sp_sp_all_cbs_frame_desc 8
 
 /* function sp_isys_copy_func_v2: 69A */
@@ -572,91 +572,91 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_reading_cb_param
 #define HIVE_MEM_sem_for_reading_cb_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_reading_cb_param 0x4758
+#define HIVE_ADDR_sem_for_reading_cb_param 0x4760
 #define HIVE_SIZE_sem_for_reading_cb_param 40
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_reading_cb_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_reading_cb_param 0x4758
+#define HIVE_ADDR_sp_sem_for_reading_cb_param 0x4760
 #define HIVE_SIZE_sp_sem_for_reading_cb_param 40
 
-/* function ia_css_queue_get_used_space: 4C24 */
+/* function ia_css_queue_get_used_space: 4C32 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_cont_capt_start
 #define HIVE_MEM_sem_for_cont_capt_start scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_cont_capt_start 0x4780
+#define HIVE_ADDR_sem_for_cont_capt_start 0x4788
 #define HIVE_SIZE_sem_for_cont_capt_start 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_cont_capt_start scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_cont_capt_start 0x4780
+#define HIVE_ADDR_sp_sem_for_cont_capt_start 0x4788
 #define HIVE_SIZE_sp_sem_for_cont_capt_start 20
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_tmp_heap
 #define HIVE_MEM_tmp_heap scalar_processor_2400_dmem
-#define HIVE_ADDR_tmp_heap 0x6070
+#define HIVE_ADDR_tmp_heap 0x6078
 #define HIVE_SIZE_tmp_heap 640
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_tmp_heap scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_tmp_heap 0x6070
+#define HIVE_ADDR_sp_tmp_heap 0x6078
 #define HIVE_SIZE_sp_tmp_heap 640
 
-/* function ia_css_rmgr_sp_get_num_vbuf: 662C */
+/* function ia_css_rmgr_sp_get_num_vbuf: 663A */
 
-/* function ia_css_ispctrl_sp_output_compute_dma_info: 41A5 */
+/* function ia_css_ispctrl_sp_output_compute_dma_info: 41AC */
 
 /* function ia_css_tagger_sp_lock_exp_id: 2136 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_s3a_bufs
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_s3a_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_s3a_bufs 0x4BE8
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_s3a_bufs 0x4BF0
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_s3a_bufs 60
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_s3a_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_s3a_bufs 0x4BE8
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_s3a_bufs 0x4BF0
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_s3a_bufs 60
 
-/* function ia_css_queue_is_full: 4CBB */
+/* function ia_css_queue_is_full: 4CC9 */
 
 /* function debug_buffer_init_isp: E4 */
 
-/* function ia_css_isys_sp_frontend_uninit: 5E5B */
+/* function ia_css_isys_sp_frontend_uninit: 5E69 */
 
 /* function ia_css_tagger_sp_exp_id_is_locked: 206C */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_rmgr_sp_mipi_frame_sem
 #define HIVE_MEM_ia_css_rmgr_sp_mipi_frame_sem scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_rmgr_sp_mipi_frame_sem 0x6744
+#define HIVE_ADDR_ia_css_rmgr_sp_mipi_frame_sem 0x674C
 #define HIVE_SIZE_ia_css_rmgr_sp_mipi_frame_sem 60
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_rmgr_sp_mipi_frame_sem scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_rmgr_sp_mipi_frame_sem 0x6744
+#define HIVE_ADDR_sp_ia_css_rmgr_sp_mipi_frame_sem 0x674C
 #define HIVE_SIZE_sp_ia_css_rmgr_sp_mipi_frame_sem 60
 
-/* function ia_css_rmgr_sp_refcount_dump: 6403 */
+/* function ia_css_rmgr_sp_refcount_dump: 6411 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_isp_parameters_id
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_isp_parameters_id scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_isp_parameters_id 0x4C24
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_isp_parameters_id 0x4C2C
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_isp_parameters_id 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_isp_parameters_id scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_isp_parameters_id 0x4C24
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_isp_parameters_id 0x4C2C
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_isp_parameters_id 20
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -676,39 +676,39 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host2sp_isys_event_queue_handle
 #define HIVE_MEM_host2sp_isys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_host2sp_isys_event_queue_handle 0x4C38
+#define HIVE_ADDR_host2sp_isys_event_queue_handle 0x4C40
 #define HIVE_SIZE_host2sp_isys_event_queue_handle 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host2sp_isys_event_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host2sp_isys_event_queue_handle 0x4C38
+#define HIVE_ADDR_sp_host2sp_isys_event_queue_handle 0x4C40
 #define HIVE_SIZE_sp_host2sp_isys_event_queue_handle 12
 
-/* function ia_css_thread_sp_yield: 6BEA */
+/* function ia_css_thread_sp_yield: 6BF8 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cbs_param_desc
 #define HIVE_MEM_sp_all_cbs_param_desc scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cbs_param_desc 0x4794
+#define HIVE_ADDR_sp_all_cbs_param_desc 0x479C
 #define HIVE_SIZE_sp_all_cbs_param_desc 8
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cbs_param_desc scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cbs_param_desc 0x4794
+#define HIVE_ADDR_sp_sp_all_cbs_param_desc 0x479C
 #define HIVE_SIZE_sp_sp_all_cbs_param_desc 8
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_dmaproxy_sp_invalidate_tlb
 #define HIVE_MEM_ia_css_dmaproxy_sp_invalidate_tlb scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_dmaproxy_sp_invalidate_tlb 0x5C50
+#define HIVE_ADDR_ia_css_dmaproxy_sp_invalidate_tlb 0x5C58
 #define HIVE_SIZE_ia_css_dmaproxy_sp_invalidate_tlb 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_dmaproxy_sp_invalidate_tlb scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_dmaproxy_sp_invalidate_tlb 0x5C50
+#define HIVE_ADDR_sp_ia_css_dmaproxy_sp_invalidate_tlb 0x5C58
 #define HIVE_SIZE_sp_ia_css_dmaproxy_sp_invalidate_tlb 4
 
 /* function ia_css_thread_sp_fork: D05 */
@@ -717,7 +717,7 @@ more details.
 
 /* function ia_css_dmaproxy_sp_vmem_read: 33AF */
 
-/* function ia_css_ifmtr_sp_init: 628A */
+/* function ia_css_ifmtr_sp_init: 6298 */
 
 /* function initialize_sp_group: 668 */
 
@@ -725,11 +725,11 @@ more details.
 
 /* function ia_css_thread_sp_init: D31 */
 
-/* function ia_css_isys_sp_reset_exp_id: 6231 */
+/* function ia_css_isys_sp_reset_exp_id: 623F */
 
-/* function qos_scheduler_update_fps: 6763 */
+/* function qos_scheduler_update_fps: 6771 */
 
-/* function ia_css_ispctrl_sp_set_stream_base_addr: 4892 */
+/* function ia_css_ispctrl_sp_set_stream_base_addr: 48A0 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ISP_DMEM_BASE
@@ -755,46 +755,46 @@ more details.
 #define HIVE_ADDR_sp_SP_DMEM_BASE 0x4
 #define HIVE_SIZE_sp_SP_DMEM_BASE 4
 
-/* function __ia_css_queue_is_empty_text: 4B81 */
+/* function __ia_css_queue_is_empty_text: 4B8F */
 
 /* function ia_css_dmaproxy_sp_read: 3425 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_raw_copy_line_count
 #define HIVE_MEM_raw_copy_line_count scalar_processor_2400_dmem
-#define HIVE_ADDR_raw_copy_line_count 0x2E0
+#define HIVE_ADDR_raw_copy_line_count 0x2E8
 #define HIVE_SIZE_raw_copy_line_count 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_raw_copy_line_count scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_raw_copy_line_count 0x2E0
+#define HIVE_ADDR_sp_raw_copy_line_count 0x2E8
 #define HIVE_SIZE_sp_raw_copy_line_count 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host2sp_tag_cmd_queue_handle
 #define HIVE_MEM_host2sp_tag_cmd_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_host2sp_tag_cmd_queue_handle 0x4C44
+#define HIVE_ADDR_host2sp_tag_cmd_queue_handle 0x4C4C
 #define HIVE_SIZE_host2sp_tag_cmd_queue_handle 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host2sp_tag_cmd_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host2sp_tag_cmd_queue_handle 0x4C44
+#define HIVE_ADDR_sp_host2sp_tag_cmd_queue_handle 0x4C4C
 #define HIVE_SIZE_sp_host2sp_tag_cmd_queue_handle 12
 
-/* function ia_css_queue_peek: 4B9A */
+/* function ia_css_queue_peek: 4BA8 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_flash_sp_frame_cnt
 #define HIVE_MEM_ia_css_flash_sp_frame_cnt scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_flash_sp_frame_cnt 0x4AF0
+#define HIVE_ADDR_ia_css_flash_sp_frame_cnt 0x4AF8
 #define HIVE_SIZE_ia_css_flash_sp_frame_cnt 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_flash_sp_frame_cnt scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_flash_sp_frame_cnt 0x4AF0
+#define HIVE_ADDR_sp_ia_css_flash_sp_frame_cnt 0x4AF8
 #define HIVE_SIZE_sp_ia_css_flash_sp_frame_cnt 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -812,24 +812,24 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isp_thread
 #define HIVE_MEM_isp_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_isp_thread 0x5FA0
+#define HIVE_ADDR_isp_thread 0x5FA8
 #define HIVE_SIZE_isp_thread 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isp_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_thread 0x5FA0
+#define HIVE_ADDR_sp_isp_thread 0x5FA8
 #define HIVE_SIZE_sp_isp_thread 4
 
 /* function encode_and_post_sp_event_non_blocking: A0C */
 
-/* function ia_css_isys_sp_frontend_destroy: 5F33 */
+/* function ia_css_isys_sp_frontend_destroy: 5F41 */
 
 /* function is_ddr_debug_buffer_full: 2CC */
 
-/* function ia_css_isys_sp_frontend_stop: 5E73 */
+/* function ia_css_isys_sp_frontend_stop: 5E81 */
 
-/* function ia_css_isys_sp_token_map_init: 61CF */
+/* function ia_css_isys_sp_token_map_init: 61DD */
 
 /* function ia_css_tagger_buf_sp_get_oldest_marked_offset: 2B24 */
 
@@ -849,94 +849,94 @@ more details.
 
 /* function debug_enqueue_ddr: EE */
 
-/* function ia_css_rmgr_sp_refcount_init_vbuf: 63BE */
+/* function ia_css_rmgr_sp_refcount_init_vbuf: 63CC */
 
-/* function dmaproxy_sp_read_write: 7017 */
+/* function dmaproxy_sp_read_write: 7025 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_dmaproxy_isp_dma_cmd_buffer
 #define HIVE_MEM_ia_css_dmaproxy_isp_dma_cmd_buffer scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_dmaproxy_isp_dma_cmd_buffer 0x5C54
+#define HIVE_ADDR_ia_css_dmaproxy_isp_dma_cmd_buffer 0x5C5C
 #define HIVE_SIZE_ia_css_dmaproxy_isp_dma_cmd_buffer 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_dmaproxy_isp_dma_cmd_buffer scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_dmaproxy_isp_dma_cmd_buffer 0x5C54
+#define HIVE_ADDR_sp_ia_css_dmaproxy_isp_dma_cmd_buffer 0x5C5C
 #define HIVE_SIZE_sp_ia_css_dmaproxy_isp_dma_cmd_buffer 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host2sp_buffer_queue_handle
 #define HIVE_MEM_host2sp_buffer_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_host2sp_buffer_queue_handle 0x4C50
+#define HIVE_ADDR_host2sp_buffer_queue_handle 0x4C58
 #define HIVE_SIZE_host2sp_buffer_queue_handle 480
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host2sp_buffer_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host2sp_buffer_queue_handle 0x4C50
+#define HIVE_ADDR_sp_host2sp_buffer_queue_handle 0x4C58
 #define HIVE_SIZE_sp_host2sp_buffer_queue_handle 480
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_flash_sp_in_service
 #define HIVE_MEM_ia_css_flash_sp_in_service scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_flash_sp_in_service 0x3198
+#define HIVE_ADDR_ia_css_flash_sp_in_service 0x31A0
 #define HIVE_SIZE_ia_css_flash_sp_in_service 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_flash_sp_in_service scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_flash_sp_in_service 0x3198
+#define HIVE_ADDR_sp_ia_css_flash_sp_in_service 0x31A0
 #define HIVE_SIZE_sp_ia_css_flash_sp_in_service 4
 
-/* function ia_css_dmaproxy_sp_process: 6D63 */
+/* function ia_css_dmaproxy_sp_process: 6D71 */
 
 /* function ia_css_tagger_buf_sp_mark_from_end: 2DAC */
 
-/* function ia_css_isys_sp_backend_rcv_acquire_ack: 5B40 */
+/* function ia_css_isys_sp_backend_rcv_acquire_ack: 5B4E */
 
-/* function ia_css_isys_sp_backend_pre_acquire_request: 5B56 */
+/* function ia_css_isys_sp_backend_pre_acquire_request: 5B64 */
 
 /* function ia_css_ispctrl_sp_init_cs: 386E */
 
-/* function ia_css_spctrl_sp_init: 5AAC */
+/* function ia_css_spctrl_sp_init: 5ABA */
 
 /* function sp_event_proxy_init: 6C4 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_previous_clock_tick
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_previous_clock_tick scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_previous_clock_tick 0x4E30
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_previous_clock_tick 0x4E38
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_previous_clock_tick 40
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_previous_clock_tick scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_previous_clock_tick 0x4E30
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_previous_clock_tick 0x4E38
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_previous_clock_tick 40
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_output
 #define HIVE_MEM_sp_output scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_output 0x4218
+#define HIVE_ADDR_sp_output 0x4220
 #define HIVE_SIZE_sp_output 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_output scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_output 0x4218
+#define HIVE_ADDR_sp_sp_output 0x4220
 #define HIVE_SIZE_sp_sp_output 16
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_sems_for_host2sp_buf_queues
 #define HIVE_MEM_ia_css_bufq_sp_sems_for_host2sp_buf_queues scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_sems_for_host2sp_buf_queues 0x4E58
+#define HIVE_ADDR_ia_css_bufq_sp_sems_for_host2sp_buf_queues 0x4E60
 #define HIVE_SIZE_ia_css_bufq_sp_sems_for_host2sp_buf_queues 800
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_sems_for_host2sp_buf_queues scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_sems_for_host2sp_buf_queues 0x4E58
+#define HIVE_ADDR_sp_ia_css_bufq_sp_sems_for_host2sp_buf_queues 0x4E60
 #define HIVE_SIZE_sp_ia_css_bufq_sp_sems_for_host2sp_buf_queues 800
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -965,20 +965,20 @@ more details.
 
 /* function sp_dma_proxy_reset_channels: 3694 */
 
-/* function ia_css_isys_sp_backend_acquire: 5C61 */
+/* function ia_css_isys_sp_backend_acquire: 5C6F */
 
 /* function ia_css_tagger_sp_update_size: 2AA3 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_host_sp_queue
 #define HIVE_MEM_ia_css_bufq_host_sp_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_host_sp_queue 0x5178
+#define HIVE_ADDR_ia_css_bufq_host_sp_queue 0x5180
 #define HIVE_SIZE_ia_css_bufq_host_sp_queue 2008
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_host_sp_queue scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_host_sp_queue 0x5178
+#define HIVE_ADDR_sp_ia_css_bufq_host_sp_queue 0x5180
 #define HIVE_SIZE_sp_ia_css_bufq_host_sp_queue 2008
 
 /* function thread_fiber_sp_create: D9D */
@@ -988,13 +988,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_writing_cb_frame
 #define HIVE_MEM_sem_for_writing_cb_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_writing_cb_frame 0x479C
+#define HIVE_ADDR_sem_for_writing_cb_frame 0x47A4
 #define HIVE_SIZE_sem_for_writing_cb_frame 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_writing_cb_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_writing_cb_frame 0x479C
+#define HIVE_ADDR_sp_sem_for_writing_cb_frame 0x47A4
 #define HIVE_SIZE_sp_sem_for_writing_cb_frame 20
 
 /* function receiver_reg_store: AD1 */
@@ -1002,13 +1002,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_writing_cb_param
 #define HIVE_MEM_sem_for_writing_cb_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_writing_cb_param 0x47B0
+#define HIVE_ADDR_sem_for_writing_cb_param 0x47B8
 #define HIVE_SIZE_sem_for_writing_cb_param 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_writing_cb_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_writing_cb_param 0x47B0
+#define HIVE_ADDR_sp_sem_for_writing_cb_param 0x47B8
 #define HIVE_SIZE_sp_sem_for_writing_cb_param 20
 
 /* function sp_start_isp_entry: 453 */
@@ -1025,9 +1025,9 @@ more details.
 
 /* function ia_css_dmaproxy_sp_channel_acquire: 36C0 */
 
-/* function ia_css_rmgr_sp_add_num_vbuf: 6608 */
+/* function ia_css_rmgr_sp_add_num_vbuf: 6616 */
 
-/* function ia_css_isys_sp_token_map_create: 6218 */
+/* function ia_css_isys_sp_token_map_create: 6226 */
 
 /* function __ia_css_dmaproxy_sp_wait_for_ack_text: 337B */
 
@@ -1038,32 +1038,32 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_group
 #define HIVE_MEM_sp_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_group 0x4228
+#define HIVE_ADDR_sp_group 0x4230
 #define HIVE_SIZE_sp_group 1184
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_group 0x4228
+#define HIVE_ADDR_sp_sp_group 0x4230
 #define HIVE_SIZE_sp_sp_group 1184
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_event_proxy_thread
 #define HIVE_MEM_sp_event_proxy_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_event_proxy_thread 0x49B0
+#define HIVE_ADDR_sp_event_proxy_thread 0x49B8
 #define HIVE_SIZE_sp_event_proxy_thread 72
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_event_proxy_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_event_proxy_thread 0x49B0
+#define HIVE_ADDR_sp_sp_event_proxy_thread 0x49B8
 #define HIVE_SIZE_sp_sp_event_proxy_thread 72
 
 /* function ia_css_thread_sp_kill: CCB */
 
 /* function ia_css_tagger_sp_create: 2A51 */
 
-/* function tmpmem_acquire_dmem: 66B5 */
+/* function tmpmem_acquire_dmem: 66C3 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_MMU_BASE
@@ -1084,13 +1084,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_qos_start
 #define HIVE_MEM_sem_for_qos_start scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_qos_start 0x47C4
+#define HIVE_ADDR_sem_for_qos_start 0x47CC
 #define HIVE_SIZE_sem_for_qos_start 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_qos_start scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_qos_start 0x47C4
+#define HIVE_ADDR_sp_sem_for_qos_start 0x47CC
 #define HIVE_SIZE_sp_sem_for_qos_start 20
 
 /* function isp_hmem_load: B4F */
@@ -1102,13 +1102,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_isys_sp_error_cnt
 #define HIVE_MEM_ia_css_isys_sp_error_cnt scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_isys_sp_error_cnt 0x6330
+#define HIVE_ADDR_ia_css_isys_sp_error_cnt 0x6338
 #define HIVE_SIZE_ia_css_isys_sp_error_cnt 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_isys_sp_error_cnt scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_isys_sp_error_cnt 0x6330
+#define HIVE_ADDR_sp_ia_css_isys_sp_error_cnt 0x6338
 #define HIVE_SIZE_sp_ia_css_isys_sp_error_cnt 16
 
 /* function ia_css_tagger_buf_sp_unlock_from_start: 2C60 */
@@ -1127,17 +1127,17 @@ more details.
 
 /* function sp_isys_copy_request: 6A8 */
 
-/* function ia_css_rmgr_sp_refcount_retain_vbuf: 6498 */
+/* function ia_css_rmgr_sp_refcount_retain_vbuf: 64A6 */
 
 /* function ia_css_thread_sp_set_priority: CC3 */
 
 /* function sizeof_hmem: BF6 */
 
-/* function tmpmem_release_dmem: 66A4 */
+/* function tmpmem_release_dmem: 66B2 */
 
 /* function cnd_input_system_cfg: 392 */
 
-/* function __ia_css_sp_rawcopy_func_critical: 70C2 */
+/* function __ia_css_sp_rawcopy_func_critical: 70D0 */
 
 /* function __ia_css_dmaproxy_sp_process_text: 331F */
 
@@ -1149,7 +1149,7 @@ more details.
 
 /* function ia_css_tagger_buf_sp_pop_unmarked_and_unlocked: 2B66 */
 
-/* function __modu: 6A2E */
+/* function __modu: 6A3C */
 
 /* function ia_css_dmaproxy_sp_init_isp_vector: 3381 */
 
@@ -1169,22 +1169,22 @@ more details.
 #define HIVE_ADDR_sp_GDC_BASE 0x44
 #define HIVE_SIZE_sp_GDC_BASE 8
 
-/* function ia_css_queue_local_init: 4E85 */
+/* function ia_css_queue_local_init: 4E93 */
 
-/* function sp_event_proxy_callout_func: 6AFB */
+/* function sp_event_proxy_callout_func: 6B09 */
 
-/* function qos_scheduler_schedule_stage: 670F */
+/* function qos_scheduler_schedule_stage: 671D */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_thread_sp_num_ready_threads
 #define HIVE_MEM_ia_css_thread_sp_num_ready_threads scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_thread_sp_num_ready_threads 0x4A40
+#define HIVE_ADDR_ia_css_thread_sp_num_ready_threads 0x4A48
 #define HIVE_SIZE_ia_css_thread_sp_num_ready_threads 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_thread_sp_num_ready_threads scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_thread_sp_num_ready_threads 0x4A40
+#define HIVE_ADDR_sp_ia_css_thread_sp_num_ready_threads 0x4A48
 #define HIVE_SIZE_sp_ia_css_thread_sp_num_ready_threads 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
@@ -1199,31 +1199,31 @@ more details.
 #define HIVE_ADDR_sp_sp_threads_stack_size 0x180
 #define HIVE_SIZE_sp_sp_threads_stack_size 28
 
-/* function ia_css_ispctrl_sp_isp_done_row_striping: 418B */
+/* function ia_css_ispctrl_sp_isp_done_row_striping: 4192 */
 
-/* function __ia_css_isys_sp_isr_text: 5F5D */
+/* function __ia_css_isys_sp_isr_text: 5F6B */
 
-/* function ia_css_queue_dequeue: 4D03 */
+/* function ia_css_queue_dequeue: 4D11 */
 
-/* function is_qos_standalone_mode: 66EA */
+/* function is_qos_standalone_mode: 66F8 */
 
-/* function ia_css_dmaproxy_sp_configure_channel: 6F90 */
+/* function ia_css_dmaproxy_sp_configure_channel: 6F9E */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_current_thread_fiber_sp
 #define HIVE_MEM_current_thread_fiber_sp scalar_processor_2400_dmem
-#define HIVE_ADDR_current_thread_fiber_sp 0x4A44
+#define HIVE_ADDR_current_thread_fiber_sp 0x4A4C
 #define HIVE_SIZE_current_thread_fiber_sp 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_current_thread_fiber_sp scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_current_thread_fiber_sp 0x4A44
+#define HIVE_ADDR_sp_current_thread_fiber_sp 0x4A4C
 #define HIVE_SIZE_sp_current_thread_fiber_sp 4
 
 /* function ia_css_circbuf_pop: FCD */
 
-/* function memset: 6AAD */
+/* function memset: 6ABB */
 
 /* function irq_raise_set_token: B6 */
 
@@ -1246,31 +1246,31 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isp_ph
 #define HIVE_MEM_isp_ph scalar_processor_2400_dmem
-#define HIVE_ADDR_isp_ph 0x6340
+#define HIVE_ADDR_isp_ph 0x6348
 #define HIVE_SIZE_isp_ph 28
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isp_ph scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_ph 0x6340
+#define HIVE_ADDR_sp_isp_ph 0x6348
 #define HIVE_SIZE_sp_isp_ph 28
 
-/* function ia_css_isys_sp_token_map_flush: 615D */
+/* function ia_css_isys_sp_token_map_flush: 616B */
 
 /* function ia_css_ispctrl_sp_init_ds: 39FA */
 
-/* function get_xmem_base_addr_raw: 3DB3 */
+/* function get_xmem_base_addr_raw: 3DB5 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cbs_param
 #define HIVE_MEM_sp_all_cbs_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cbs_param 0x47D8
+#define HIVE_ADDR_sp_all_cbs_param 0x47E0
 #define HIVE_SIZE_sp_all_cbs_param 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cbs_param scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cbs_param 0x47D8
+#define HIVE_ADDR_sp_sp_all_cbs_param 0x47E0
 #define HIVE_SIZE_sp_sp_all_cbs_param 16
 
 /* function ia_css_circbuf_create: 101B */
@@ -1278,28 +1278,28 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_sp_group
 #define HIVE_MEM_sem_for_sp_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_sp_group 0x47E8
+#define HIVE_ADDR_sem_for_sp_group 0x47F0
 #define HIVE_SIZE_sem_for_sp_group 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_sp_group scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_sp_group 0x47E8
+#define HIVE_ADDR_sp_sem_for_sp_group 0x47F0
 #define HIVE_SIZE_sp_sem_for_sp_group 20
 
 /* function __ia_css_dmaproxy_sp_configure_channel_text: 34F0 */
 
-/* function ia_css_framebuf_sp_wait_for_in_frame: 6633 */
+/* function ia_css_framebuf_sp_wait_for_in_frame: 6641 */
 
-/* function ia_css_sp_rawcopy_tag_frame: 57C9 */
+/* function ia_css_sp_rawcopy_tag_frame: 57D7 */
 
 /* function isp_hmem_clear: B1F */
 
-/* function ia_css_framebuf_sp_release_in_frame: 6676 */
+/* function ia_css_framebuf_sp_release_in_frame: 6684 */
 
-/* function ia_css_isys_sp_backend_snd_acquire_request: 5BB3 */
+/* function ia_css_isys_sp_backend_snd_acquire_request: 5BC1 */
 
-/* function ia_css_isys_sp_token_map_is_full: 5FE4 */
+/* function ia_css_isys_sp_token_map_is_full: 5FF2 */
 
 /* function input_system_acquisition_run: AF3 */
 
@@ -1308,13 +1308,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_h_pipe_private_ddr_ptrs
 #define HIVE_MEM_ia_css_bufq_sp_h_pipe_private_ddr_ptrs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 0x5950
+#define HIVE_ADDR_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 0x5958
 #define HIVE_SIZE_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_h_pipe_private_ddr_ptrs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 0x5950
+#define HIVE_ADDR_sp_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 0x5958
 #define HIVE_SIZE_sp_ia_css_bufq_sp_h_pipe_private_ddr_ptrs 20
 
 /* function ia_css_eventq_sp_recv: 36D4 */
@@ -1322,16 +1322,16 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isp_pool
 #define HIVE_MEM_isp_pool scalar_processor_2400_dmem
-#define HIVE_ADDR_isp_pool 0x300
+#define HIVE_ADDR_isp_pool 0x308
 #define HIVE_SIZE_isp_pool 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isp_pool scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_pool 0x300
+#define HIVE_ADDR_sp_isp_pool 0x308
 #define HIVE_SIZE_sp_isp_pool 4
 
-/* function ia_css_rmgr_sp_rel_gen: 6365 */
+/* function ia_css_rmgr_sp_rel_gen: 6373 */
 
 /* function ia_css_tagger_sp_unblock_clients: 2919 */
 
@@ -1340,24 +1340,24 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_event_any_pending_mask
 #define HIVE_MEM_event_any_pending_mask scalar_processor_2400_dmem
-#define HIVE_ADDR_event_any_pending_mask 0x318
+#define HIVE_ADDR_event_any_pending_mask 0x320
 #define HIVE_SIZE_event_any_pending_mask 8
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_event_any_pending_mask scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_event_any_pending_mask 0x318
+#define HIVE_ADDR_sp_event_any_pending_mask 0x320
 #define HIVE_SIZE_sp_event_any_pending_mask 8
 
-/* function ia_css_isys_sp_backend_push: 5B6A */
+/* function ia_css_isys_sp_backend_push: 5B78 */
 
 /* function sh_css_decode_tag_descr: 352 */
 
 /* function debug_enqueue_isp: 27B */
 
-/* function qos_scheduler_update_stage_budget: 66F2 */
+/* function qos_scheduler_update_stage_budget: 6700 */
 
-/* function ia_css_spctrl_sp_uninit: 5AA5 */
+/* function ia_css_spctrl_sp_uninit: 5AB3 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_HIVE_IF_SWITCH_CODE
@@ -1374,13 +1374,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_dis_bufs
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_dis_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_dis_bufs 0x5964
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_dis_bufs 0x596C
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_dis_bufs 140
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_dis_bufs scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_dis_bufs 0x5964
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_dis_bufs 0x596C
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_dis_bufs 140
 
 /* function ia_css_tagger_buf_sp_lock_from_start: 2C94 */
@@ -1388,13 +1388,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_isp_idle
 #define HIVE_MEM_sem_for_isp_idle scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_isp_idle 0x47FC
+#define HIVE_ADDR_sem_for_isp_idle 0x4804
 #define HIVE_SIZE_sem_for_isp_idle 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_isp_idle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_isp_idle 0x47FC
+#define HIVE_ADDR_sp_sem_for_isp_idle 0x4804
 #define HIVE_SIZE_sp_sem_for_isp_idle 20
 
 /* function ia_css_dmaproxy_sp_write_byte_addr: 33DE */
@@ -1418,32 +1418,32 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_rawcopy_sp_tagger
 #define HIVE_MEM_ia_css_rawcopy_sp_tagger scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_rawcopy_sp_tagger 0x62F0
+#define HIVE_ADDR_ia_css_rawcopy_sp_tagger 0x62F8
 #define HIVE_SIZE_ia_css_rawcopy_sp_tagger 24
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_rawcopy_sp_tagger scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_rawcopy_sp_tagger 0x62F0
+#define HIVE_ADDR_sp_ia_css_rawcopy_sp_tagger 0x62F8
 #define HIVE_SIZE_sp_ia_css_rawcopy_sp_tagger 24
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_exp_ids
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_exp_ids scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_exp_ids 0x59F0
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_exp_ids 0x59F8
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_exp_ids 70
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_exp_ids scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_exp_ids 0x59F0
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_exp_ids 0x59F8
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_exp_ids 70
 
-/* function ia_css_queue_item_load: 4F77 */
+/* function ia_css_queue_item_load: 4F85 */
 
-/* function ia_css_spctrl_sp_get_state: 5A90 */
+/* function ia_css_spctrl_sp_get_state: 5A9E */
 
-/* function ia_css_isys_sp_token_map_uninit: 617A */
+/* function ia_css_isys_sp_token_map_uninit: 6188 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_callout_sp_thread
@@ -1471,33 +1471,33 @@ more details.
 #define HIVE_ADDR_sp_SP_PMEM_BASE 0x0
 #define HIVE_SIZE_sp_SP_PMEM_BASE 4
 
-/* function ia_css_isys_sp_token_map_snd_acquire_req: 60EA */
+/* function ia_css_isys_sp_token_map_snd_acquire_req: 60F8 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_isp_input_stream_format
 #define HIVE_MEM_sp_isp_input_stream_format scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_input_stream_format 0x4118
+#define HIVE_ADDR_sp_isp_input_stream_format 0x4120
 #define HIVE_SIZE_sp_isp_input_stream_format 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_isp_input_stream_format scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_isp_input_stream_format 0x4118
+#define HIVE_ADDR_sp_sp_isp_input_stream_format 0x4120
 #define HIVE_SIZE_sp_sp_isp_input_stream_format 20
 
-/* function __mod: 6A1A */
+/* function __mod: 6A28 */
 
 /* function ia_css_dmaproxy_sp_init_dmem_channel: 343F */
 
 /* function ia_css_thread_sp_join: CF4 */
 
-/* function ia_css_dmaproxy_sp_add_command: 7082 */
+/* function ia_css_dmaproxy_sp_add_command: 7090 */
 
-/* function ia_css_sp_metadata_thread_func: 5968 */
+/* function ia_css_sp_metadata_thread_func: 5976 */
 
-/* function __sp_event_proxy_func_critical: 6AE8 */
+/* function __sp_event_proxy_func_critical: 6AF6 */
 
-/* function ia_css_sp_metadata_wait: 5A57 */
+/* function ia_css_sp_metadata_wait: 5A65 */
 
 /* function ia_css_circbuf_peek_from_start: EFD */
 
@@ -1507,11 +1507,11 @@ more details.
 
 /* function sp_isys_copy_func: 68A */
 
-/* function ia_css_isys_sp_backend_flush: 5BD3 */
+/* function ia_css_isys_sp_backend_flush: 5BE1 */
 
-/* function ia_css_isys_sp_backend_frame_exists: 5AEF */
+/* function ia_css_isys_sp_backend_frame_exists: 5AFD */
 
-/* function ia_css_sp_isp_param_init_isp_memories: 4A2A */
+/* function ia_css_sp_isp_param_init_isp_memories: 4A38 */
 
 /* function register_isr: 83D */
 
@@ -1536,33 +1536,33 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_isys_sp_frontend_states
 #define HIVE_MEM_ia_css_isys_sp_frontend_states scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_isys_sp_frontend_states 0x6324
+#define HIVE_ADDR_ia_css_isys_sp_frontend_states 0x632C
 #define HIVE_SIZE_ia_css_isys_sp_frontend_states 12
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_isys_sp_frontend_states scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_isys_sp_frontend_states 0x6324
+#define HIVE_ADDR_sp_ia_css_isys_sp_frontend_states 0x632C
 #define HIVE_SIZE_sp_ia_css_isys_sp_frontend_states 12
 
-/* function ia_css_dmaproxy_sp_read_byte_addr_mmio: 6F62 */
+/* function ia_css_dmaproxy_sp_read_byte_addr_mmio: 6F70 */
 
 /* function ia_css_ispctrl_sp_done_ds: 39E1 */
 
-/* function ia_css_sp_isp_param_get_mem_inits: 4A05 */
+/* function ia_css_sp_isp_param_get_mem_inits: 4A13 */
 
 /* function ia_css_parambuf_sp_init_buffer_queues: 13F1 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_vbuf_pfp_spref
 #define HIVE_MEM_vbuf_pfp_spref scalar_processor_2400_dmem
-#define HIVE_ADDR_vbuf_pfp_spref 0x308
+#define HIVE_ADDR_vbuf_pfp_spref 0x310
 #define HIVE_SIZE_vbuf_pfp_spref 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_vbuf_pfp_spref scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_vbuf_pfp_spref 0x308
+#define HIVE_ADDR_sp_vbuf_pfp_spref 0x310
 #define HIVE_SIZE_sp_vbuf_pfp_spref 4
 
 /* function input_system_cfg: AB5 */
@@ -1582,42 +1582,42 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_pipe_private_frames
 #define HIVE_MEM_ia_css_bufq_sp_pipe_private_frames scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_frames 0x5A38
+#define HIVE_ADDR_ia_css_bufq_sp_pipe_private_frames 0x5A40
 #define HIVE_SIZE_ia_css_bufq_sp_pipe_private_frames 280
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_pipe_private_frames scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_frames 0x5A38
+#define HIVE_ADDR_sp_ia_css_bufq_sp_pipe_private_frames 0x5A40
 #define HIVE_SIZE_sp_ia_css_bufq_sp_pipe_private_frames 280
 
-/* function qos_scheduler_init_stage_budget: 6750 */
+/* function qos_scheduler_init_stage_budget: 675E */
 
-/* function ia_css_isys_sp_backend_release: 5C48 */
+/* function ia_css_isys_sp_backend_release: 5C56 */
 
-/* function ia_css_isys_sp_backend_destroy: 5C72 */
+/* function ia_css_isys_sp_backend_destroy: 5C80 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp2host_buffer_queue_handle
 #define HIVE_MEM_sp2host_buffer_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp2host_buffer_queue_handle 0x5B50
+#define HIVE_ADDR_sp2host_buffer_queue_handle 0x5B58
 #define HIVE_SIZE_sp2host_buffer_queue_handle 96
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp2host_buffer_queue_handle scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp2host_buffer_queue_handle 0x5B50
+#define HIVE_ADDR_sp_sp2host_buffer_queue_handle 0x5B58
 #define HIVE_SIZE_sp_sp2host_buffer_queue_handle 96
 
-/* function ia_css_isys_sp_token_map_check_mipi_frame_size: 60AE */
+/* function ia_css_isys_sp_token_map_check_mipi_frame_size: 60BC */
 
-/* function ia_css_ispctrl_sp_init_isp_vars: 46F7 */
+/* function ia_css_ispctrl_sp_init_isp_vars: 4705 */
 
-/* function ia_css_isys_sp_frontend_has_empty_mipi_buffer_cb: 5CC4 */
+/* function ia_css_isys_sp_frontend_has_empty_mipi_buffer_cb: 5CD2 */
 
 /* function sp_warning: 870 */
 
-/* function ia_css_rmgr_sp_vbuf_enqueue: 6458 */
+/* function ia_css_rmgr_sp_vbuf_enqueue: 6466 */
 
 /* function ia_css_tagger_sp_tag_exp_id: 21AB */
 
@@ -1628,67 +1628,67 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_irq_sw_interrupt_token
 #define HIVE_MEM_irq_sw_interrupt_token scalar_processor_2400_dmem
-#define HIVE_ADDR_irq_sw_interrupt_token 0x4114
+#define HIVE_ADDR_irq_sw_interrupt_token 0x411C
 #define HIVE_SIZE_irq_sw_interrupt_token 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_irq_sw_interrupt_token scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_irq_sw_interrupt_token 0x4114
+#define HIVE_ADDR_sp_irq_sw_interrupt_token 0x411C
 #define HIVE_SIZE_sp_irq_sw_interrupt_token 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_isp_addresses
 #define HIVE_MEM_sp_isp_addresses scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_addresses 0x5FA4
+#define HIVE_ADDR_sp_isp_addresses 0x5FAC
 #define HIVE_SIZE_sp_isp_addresses 172
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_isp_addresses scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_isp_addresses 0x5FA4
+#define HIVE_ADDR_sp_sp_isp_addresses 0x5FAC
 #define HIVE_SIZE_sp_sp_isp_addresses 172
 
-/* function ia_css_rmgr_sp_acq_gen: 637D */
+/* function ia_css_rmgr_sp_acq_gen: 638B */
 
 /* function receiver_reg_load: ACA */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isps
 #define HIVE_MEM_isps scalar_processor_2400_dmem
-#define HIVE_ADDR_isps 0x635C
+#define HIVE_ADDR_isps 0x6364
 #define HIVE_SIZE_isps 28
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isps scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isps 0x635C
+#define HIVE_ADDR_sp_isps 0x6364
 #define HIVE_SIZE_sp_isps 28
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_host_sp_queues_initialized
 #define HIVE_MEM_host_sp_queues_initialized scalar_processor_2400_dmem
-#define HIVE_ADDR_host_sp_queues_initialized 0x412C
+#define HIVE_ADDR_host_sp_queues_initialized 0x4134
 #define HIVE_SIZE_host_sp_queues_initialized 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_host_sp_queues_initialized scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_host_sp_queues_initialized 0x412C
+#define HIVE_ADDR_sp_host_sp_queues_initialized 0x4134
 #define HIVE_SIZE_sp_host_sp_queues_initialized 4
 
-/* function ia_css_queue_uninit: 4E43 */
+/* function ia_css_queue_uninit: 4E51 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_ispctrl_sp_isp_started
 #define HIVE_MEM_ia_css_ispctrl_sp_isp_started scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_ispctrl_sp_isp_started 0x5C58
+#define HIVE_ADDR_ia_css_ispctrl_sp_isp_started 0x5C60
 #define HIVE_SIZE_ia_css_ispctrl_sp_isp_started 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_ispctrl_sp_isp_started scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_ispctrl_sp_isp_started 0x5C58
+#define HIVE_ADDR_sp_ia_css_ispctrl_sp_isp_started 0x5C60
 #define HIVE_SIZE_sp_ia_css_ispctrl_sp_isp_started 4
 
 /* function ia_css_bufq_sp_release_dynamic_buf: 2F89 */
@@ -1702,39 +1702,39 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_vbuf_spref
 #define HIVE_MEM_vbuf_spref scalar_processor_2400_dmem
-#define HIVE_ADDR_vbuf_spref 0x304
+#define HIVE_ADDR_vbuf_spref 0x30C
 #define HIVE_SIZE_vbuf_spref 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_vbuf_spref scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_vbuf_spref 0x304
+#define HIVE_ADDR_sp_vbuf_spref 0x30C
 #define HIVE_SIZE_sp_vbuf_spref 4
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_metadata_thread
 #define HIVE_MEM_sp_metadata_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_metadata_thread 0x49F8
+#define HIVE_ADDR_sp_metadata_thread 0x4A00
 #define HIVE_SIZE_sp_metadata_thread 72
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_metadata_thread scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_metadata_thread 0x49F8
+#define HIVE_ADDR_sp_sp_metadata_thread 0x4A00
 #define HIVE_SIZE_sp_sp_metadata_thread 72
 
-/* function ia_css_queue_enqueue: 4D8D */
+/* function ia_css_queue_enqueue: 4D9B */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_flash_sp_request
 #define HIVE_MEM_ia_css_flash_sp_request scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_flash_sp_request 0x4AF4
+#define HIVE_ADDR_ia_css_flash_sp_request 0x4AFC
 #define HIVE_SIZE_ia_css_flash_sp_request 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_flash_sp_request scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_flash_sp_request 0x4AF4
+#define HIVE_ADDR_sp_ia_css_flash_sp_request 0x4AFC
 #define HIVE_SIZE_sp_ia_css_flash_sp_request 4
 
 /* function ia_css_dmaproxy_sp_vmem_write: 3398 */
@@ -1742,63 +1742,63 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_tagger_frames
 #define HIVE_MEM_tagger_frames scalar_processor_2400_dmem
-#define HIVE_ADDR_tagger_frames 0x4A48
+#define HIVE_ADDR_tagger_frames 0x4A50
 #define HIVE_SIZE_tagger_frames 168
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_tagger_frames scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_tagger_frames 0x4A48
+#define HIVE_ADDR_sp_tagger_frames 0x4A50
 #define HIVE_SIZE_sp_tagger_frames 168
 
-/* function ia_css_isys_sp_token_map_snd_capture_req: 610C */
+/* function ia_css_isys_sp_token_map_snd_capture_req: 611A */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_reading_if
 #define HIVE_MEM_sem_for_reading_if scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_reading_if 0x4810
+#define HIVE_ADDR_sem_for_reading_if 0x4818
 #define HIVE_SIZE_sem_for_reading_if 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_reading_if scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_reading_if 0x4810
+#define HIVE_ADDR_sp_sem_for_reading_if 0x4818
 #define HIVE_SIZE_sp_sem_for_reading_if 20
 
 /* function sp_generate_interrupts: 8EF */
 
 /* function ia_css_pipeline_sp_start: 1871 */
 
-/* function ia_css_thread_default_callout: 6BE3 */
+/* function ia_css_thread_default_callout: 6BF1 */
 
-/* function ia_css_sp_rawcopy_init: 536A */
+/* function ia_css_sp_rawcopy_init: 5378 */
 
 /* function tmr_clock_read: 1412 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ISP_BAMEM_BASE
 #define HIVE_MEM_ISP_BAMEM_BASE scalar_processor_2400_dmem
-#define HIVE_ADDR_ISP_BAMEM_BASE 0x310
+#define HIVE_ADDR_ISP_BAMEM_BASE 0x318
 #define HIVE_SIZE_ISP_BAMEM_BASE 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ISP_BAMEM_BASE scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ISP_BAMEM_BASE 0x310
+#define HIVE_ADDR_sp_ISP_BAMEM_BASE 0x318
 #define HIVE_SIZE_sp_ISP_BAMEM_BASE 4
 
-/* function ia_css_isys_sp_frontend_rcv_capture_ack: 5D73 */
+/* function ia_css_isys_sp_frontend_rcv_capture_ack: 5D81 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_bufq_sp_sems_for_sp2host_buf_queues
 #define HIVE_MEM_ia_css_bufq_sp_sems_for_sp2host_buf_queues scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_bufq_sp_sems_for_sp2host_buf_queues 0x5BB0
+#define HIVE_ADDR_ia_css_bufq_sp_sems_for_sp2host_buf_queues 0x5BB8
 #define HIVE_SIZE_ia_css_bufq_sp_sems_for_sp2host_buf_queues 160
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_bufq_sp_sems_for_sp2host_buf_queues scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_bufq_sp_sems_for_sp2host_buf_queues 0x5BB0
+#define HIVE_ADDR_sp_ia_css_bufq_sp_sems_for_sp2host_buf_queues 0x5BB8
 #define HIVE_SIZE_sp_ia_css_bufq_sp_sems_for_sp2host_buf_queues 160
 
 /* function css_get_frame_processing_time_start: 2018 */
@@ -1806,13 +1806,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_all_cbs_frame
 #define HIVE_MEM_sp_all_cbs_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_all_cbs_frame 0x4824
+#define HIVE_ADDR_sp_all_cbs_frame 0x482C
 #define HIVE_SIZE_sp_all_cbs_frame 16
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_all_cbs_frame scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_all_cbs_frame 0x4824
+#define HIVE_ADDR_sp_sp_all_cbs_frame 0x482C
 #define HIVE_SIZE_sp_sp_all_cbs_frame 16
 
 /* function thread_sp_queue_print: D84 */
@@ -1822,13 +1822,13 @@ more details.
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sem_for_str2mem
 #define HIVE_MEM_sem_for_str2mem scalar_processor_2400_dmem
-#define HIVE_ADDR_sem_for_str2mem 0x4834
+#define HIVE_ADDR_sem_for_str2mem 0x483C
 #define HIVE_SIZE_sem_for_str2mem 20
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sem_for_str2mem scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sem_for_str2mem 0x4834
+#define HIVE_ADDR_sp_sem_for_str2mem 0x483C
 #define HIVE_SIZE_sp_sem_for_str2mem 20
 
 /* function ia_css_tagger_buf_sp_is_marked_from_start: 2CFC */
@@ -1849,40 +1849,40 @@ more details.
 #define HIVE_ADDR_sp_ISP_PMEM_BASE 0xC
 #define HIVE_SIZE_sp_ISP_PMEM_BASE 4
 
-/* function ia_css_sp_isp_param_mem_load: 4998 */
+/* function ia_css_sp_isp_param_mem_load: 49A6 */
 
 /* function ia_css_tagger_buf_sp_pop_from_start: 2AE8 */
 
-/* function __div: 69D2 */
+/* function __div: 69E0 */
 
-/* function ia_css_isys_sp_frontend_create: 5F44 */
+/* function ia_css_isys_sp_frontend_create: 5F52 */
 
-/* function ia_css_rmgr_sp_refcount_release_vbuf: 6477 */
+/* function ia_css_rmgr_sp_refcount_release_vbuf: 6485 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_ia_css_flash_sp_in_use
 #define HIVE_MEM_ia_css_flash_sp_in_use scalar_processor_2400_dmem
-#define HIVE_ADDR_ia_css_flash_sp_in_use 0x4AF8
+#define HIVE_ADDR_ia_css_flash_sp_in_use 0x4B00
 #define HIVE_SIZE_ia_css_flash_sp_in_use 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_ia_css_flash_sp_in_use scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_ia_css_flash_sp_in_use 0x4AF8
+#define HIVE_ADDR_sp_ia_css_flash_sp_in_use 0x4B00
 #define HIVE_SIZE_sp_ia_css_flash_sp_in_use 4
 
-/* function ia_css_thread_sem_sp_wait: 6CB7 */
+/* function ia_css_thread_sem_sp_wait: 6CC5 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_sp_sleep_mode
 #define HIVE_MEM_sp_sleep_mode scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sleep_mode 0x4130
+#define HIVE_ADDR_sp_sleep_mode 0x4138
 #define HIVE_SIZE_sp_sleep_mode 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_sp_sleep_mode scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_sp_sleep_mode 0x4130
+#define HIVE_ADDR_sp_sp_sleep_mode 0x4138
 #define HIVE_SIZE_sp_sp_sleep_mode 4
 
 /* function ia_css_tagger_buf_sp_push: 2BF7 */
@@ -1901,18 +1901,18 @@ more details.
 #define HIVE_ADDR_sp_sp_max_cb_elems 0x148
 #define HIVE_SIZE_sp_sp_max_cb_elems 8
 
-/* function ia_css_queue_remote_init: 4E65 */
+/* function ia_css_queue_remote_init: 4E73 */
 
 #ifndef HIVE_MULTIPLE_PROGRAMS
 #ifndef HIVE_MEM_isp_stop_req
 #define HIVE_MEM_isp_stop_req scalar_processor_2400_dmem
-#define HIVE_ADDR_isp_stop_req 0x46C8
+#define HIVE_ADDR_isp_stop_req 0x46D0
 #define HIVE_SIZE_isp_stop_req 4
 #else
 #endif
 #endif
 #define HIVE_MEM_sp_isp_stop_req scalar_processor_2400_dmem
-#define HIVE_ADDR_sp_isp_stop_req 0x46C8
+#define HIVE_ADDR_sp_isp_stop_req 0x46D0
 #define HIVE_SIZE_sp_isp_stop_req 4
 
 
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_api_version.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_api_version.h
index d016c34..cbee851 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_api_version.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/css_api_version.h
@@ -34,7 +34,7 @@ The version string has four dot-separated numbers, read left to right:
 
 */
 
-#define CSS_API_VERSION_STRING	"2.1.20.9"
+#define CSS_API_VERSION_STRING	"2.1.20.19"
 
 /*
 Change log
@@ -436,6 +436,33 @@ v2.1.20.9, Enable ISP 2.7 naming
 - Add IA_CSS_PIPE_VERSION_2_7 to enum ia_css_pipe_version
 - Add #define SH_CSS_ISP_PIPE_VERSION_2_7 4
 
+v2.1.20.11 (1 changes parallel), Add DPC2 parameters in ISP configuration
+- Add DPC2 config in ia_css_isp_config struct
+
+v2.1.20.12 (1 changes parallel), EED1_8 Parameter API
+- Add eed1_8_config in in ia_css_isp_config struct
+
+v2.1.20.13 (1 changes parallel), Add OB2 parameters in CSS API
+- Add ob2_config in ia_css_isp_config struct
+
+v2.1.20.14 (1 changes parallel), Add CTC2 parameters in ISP configurations
+- Add CTC2 config in ia_css_isp_config struct
+
+v2.1.20.15, Add IEFD kernel parameters in CSS API
+- Add iefd2_6_config in struct ia_css_isp_config 
+
+v2.1.20.16 (6 changes parallel), Add YUV444 16 bit format support
+- Add IA_CSS_FRAME_FORMAT_YUV444_16 in enum ia_css_frame_format
+
+v2.1.20.17 (1 changes parallel), Enable Macc1.5 API
+- Add macc1_5_config and macc1_5_table in in ia_css_isp_config struct
+
+v2.1.20.18, Add XNR3_0_11 parameters in ISP configurations
+- Add XNR3_0_11 config in ia_css_isp_config struct
+
+v2.1.20.19, Add Plane IO parameters in ISP configurations
+- Add Plane IO config in ia_css_isp_config struct
+
 */
 
 #endif /*__CSS_API_VERSION_H*/
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css.h
index c76460f..d5cb2a9 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css.h
@@ -1,4 +1,4 @@
-/* Release Version: irci_ecr-master_20150911_0724 */
+/* Release Version: irci_ecr-master_20151129_1500 */
 /**
 Support for Intel Camera Imaging ISP subsystem.
 Copyright (c) 2010 - 2015, Intel Corporation.
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_frame_format.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_frame_format.h
index 3227fa0..9ddade9 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_frame_format.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_frame_format.h
@@ -86,14 +86,15 @@ enum ia_css_frame_format {
 							   interleaved even line */
 	IA_CSS_FRAME_FORMAT_CSI_MIPI_LEGACY_YUV420_8, /**< Legacy YUV420. UY odd
 							   line; VY even line */
-	IA_CSS_FRAME_FORMAT_CSI_MIPI_YUV420_10       /**< 10 bit per Y/U/V. Y odd
+	IA_CSS_FRAME_FORMAT_CSI_MIPI_YUV420_10,       /**< 10 bit per Y/U/V. Y odd
 							   line; UYVY interleaved
 							   even line */
+	IA_CSS_FRAME_FORMAT_YUV444_16  /**< 16 bits per plane YUV 444, Y, U, V plane */
 };
 
 /* NOTE: IA_CSS_FRAME_FORMAT_NUM was purposely defined outside of enum type ia_css_frame_format, */
 /*       because of issues this would cause with the Clockwork code checking tool.               */
-#define IA_CSS_FRAME_FORMAT_NUM (IA_CSS_FRAME_FORMAT_CSI_MIPI_YUV420_10 + 1)
+#define IA_CSS_FRAME_FORMAT_NUM (IA_CSS_FRAME_FORMAT_YUV444_16 + 1)
 
 /** Number of valid output frame formats for ISP **/
 #define IA_CSS_FRAME_OUT_FORMAT_NUM	(IA_CSS_FRAME_FORMAT_RGBA888 + 1)
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_host_data.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_host_data.h
index 43bb40a..6b078bb 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_host_data.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_host_data.h
@@ -1,4 +1,3 @@
-/* Release Version: irci_ecr-master_20150911_0724 */
 /**
 Support for Intel Camera Imaging ISP subsystem.
 Copyright (c) 2010 - 2015, Intel Corporation.
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_pipe.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_pipe.h
index dc1eacb..9e85cea 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_pipe.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_pipe.h
@@ -30,7 +30,7 @@ struct ia_css_preview_settings {
 	struct ia_css_binary preview_binary;
 	struct ia_css_binary vf_pp_binary;
 	struct ia_css_frame *delay_frames[MAX_NUM_DELAY_FRAMES];	/* Needed for SkyCam DVS */
-	struct ia_css_frame *tnr_frames[NUM_TNR_FRAMES];		/* Needed for SkyCam TNR */
+	struct ia_css_frame *tnr_frames[NUM_TNR_FRAMES_MAX];		/* Needed for SkyCam TNR */
 	struct ia_css_pipe *copy_pipe;
 	struct ia_css_pipe *capture_pipe;
 	struct ia_css_pipe *acc_pipe;
@@ -90,7 +90,7 @@ struct ia_css_video_settings {
 	struct ia_css_binary vf_pp_binary;
 	struct ia_css_binary *yuv_scaler_binary;
 	struct ia_css_frame *delay_frames[MAX_NUM_VIDEO_DELAY_FRAMES];
-	struct ia_css_frame *tnr_frames[NUM_TNR_FRAMES];
+	struct ia_css_frame *tnr_frames[NUM_TNR_FRAMES_MAX];
 	struct ia_css_frame *vf_pp_in_frame;
 	struct ia_css_pipe *copy_pipe;
 	struct ia_css_pipe *capture_pipe;
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_types.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_types.h
index c14dcd6..f4849e6 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_types.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_types.h
@@ -1,4 +1,4 @@
-/* Release Version: irci_ecr-master_20150911_0724 */
+/* Release Version: irci_ecr-master_20151129_1500 */
 /**
 Support for Intel Camera Imaging ISP subsystem.
 Copyright (c) 2010 - 2015, Intel Corporation.
@@ -39,6 +39,7 @@ more details.
 #include "isp/kernels/cnr/cnr_2/ia_css_cnr2_types.h"
 #include "isp/kernels/csc/csc_1.0/ia_css_csc_types.h"
 #include "isp/kernels/ctc/ctc_1.0/ia_css_ctc_types.h"
+#include "isp/kernels/ctc/ctc2/ia_css_ctc2_types.h"
 #include "isp/kernels/dp/dp_1.0/ia_css_dp_types.h"
 #include "isp/kernels/de/de_1.0/ia_css_de_types.h"
 #include "isp/kernels/de/de_2/ia_css_de2_types.h"
@@ -47,7 +48,11 @@ more details.
 #include "isp/kernels/gc/gc_1.0/ia_css_gc_types.h"
 #include "isp/kernels/gc/gc_2/ia_css_gc2_types.h"
 #include "isp/kernels/macc/macc_1.0/ia_css_macc_types.h"
+#include "isp/kernels/macc/macc1_5/ia_css_macc1_5_types.h"
+#include "isp/kernels/dpc2/ia_css_dpc2_types.h"
+#include "isp/kernels/eed1_8/ia_css_eed1_8_types.h"
 #include "isp/kernels/ob/ob_1.0/ia_css_ob_types.h"
+#include "isp/kernels/ob/ob2/ia_css_ob2_types.h"
 #include "isp/kernels/s3a/s3a_1.0/ia_css_s3a_types.h"
 #include "isp/kernels/sc/sc_1.0/ia_css_sc_types.h"
 #include "isp/kernels/sdis/sdis_1.0/ia_css_sdis_types.h"
@@ -56,10 +61,13 @@ more details.
 #include "isp/kernels/wb/wb_1.0/ia_css_wb_types.h"
 #include "isp/kernels/xnr/xnr_1.0/ia_css_xnr_types.h"
 #include "isp/kernels/xnr/xnr_3.0/ia_css_xnr3_types.h"
+#include "isp/kernels/iefd2_6/ia_css_iefd2_6_types.h"
+#include "isp/kernels/xnr/xnr3_0_11/ia_css_xnr3_0_11_types.h"
 #include "isp/kernels/tnr/tnr3/ia_css_tnr3_types.h"
 #include "isp/kernels/ynr/ynr_1.0/ia_css_ynr_types.h"
 #include "isp/kernels/ynr/ynr_2/ia_css_ynr2_types.h"
 #include "isp/kernels/output/output_1.0/ia_css_output_types.h"
+#include "isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io_types.h"
 
 #define IA_CSS_DVS_STAT_GRID_INFO_SUPPORTED
 /**< Should be removed after Driver adaptation will be done */
@@ -467,6 +475,7 @@ struct ia_css_capture_config {
  *    ["ISP block", 1&2]   : ISP block is used both for ISP1 and ISP2.
  *    ["ISP block", 1only] : ISP block is used only for ISP1.
  *    ["ISP block", 2only] : ISP block is used only for ISP2.
+ *    ["ISP block", 2.7only] : ISP block is used only for ISP2.7.
  */
 struct ia_css_isp_config {
 	struct ia_css_wb_config   *wb_config;	/**< White Balance
@@ -488,7 +497,7 @@ struct ia_css_isp_config {
 	struct ia_css_macc_config *macc_config;	/**< MACC
 							[MACC2, 2only] */
 	struct ia_css_ctc_config  *ctc_config;	/**< Chroma Tone Control
-							[CTC2, 2only] */
+							[CTC, 2only] */
 	struct ia_css_aa_config   *aa_config;	/**< YUV Anti-Aliasing
 							[AA2, 2only]
 							(not used currently) */
@@ -500,7 +509,7 @@ struct ia_css_isp_config {
 	struct ia_css_ob_config   *ob_config;  /**< Objective Black
 							[OB1, 1&2] */
 	struct ia_css_dp_config   *dp_config;  /**< Defect Pixel Correction
-							[DPC1/DPC2, 1&2] */
+							[DPC1, 1&2] */
 	struct ia_css_nr_config   *nr_config;  /**< Noise Reduction
 							[BNR1&YNR1&CNR1, 1&2]*/
 	struct ia_css_ee_config   *ee_config;  /**< Edge Enhancement
@@ -550,6 +559,22 @@ struct ia_css_isp_config {
 	 *  the risk for regression is not in the individual blocks, but how they
 	 *  integrate together. */
 	struct ia_css_output_config   *output_config;	/**< Main Output Mirroring, flipping */
+	struct ia_css_dpc2_config    *dpc2_config;    /**< Defect Pixel Correction
+							[DPC2, 2.7] */
+	struct ia_css_eed1_8_config  *eed1_8_config;  /**<Edge Enhancement Demosaic
+							[EED1_8, 2.7] */
+	struct ia_css_ob2_config     *ob2_config;     /**< Objective Black
+							[OB2, 2.7only] */
+	struct ia_css_ctc2_config    *ctc2_config;    /**< Chroma Tone Control
+							[CTC2, 2.7] */
+	struct ia_css_iefd2_6_config *iefd2_6_config; /**<Image Enhancement Filter Directed
+							[IEFD2_6, 2.7] */
+	struct ia_css_macc1_5_config *macc1_5_config; /**< MACC
+							[MACC1.5, 2.7only] */
+	struct ia_css_macc1_5_table  *macc1_5_table;  /**< MACC
+							[MACC1.5, 2.7only]*/
+	struct ia_css_xnr3_0_11_config  *xnr3_0_11_config; /**< eXtra Noise Reduction
+								[XNR3_0_11] */
 
 	struct ia_css_2500_lin_kernel_config     *lin_2500_config;       /**< Skylake: Linearization config */
 	struct ia_css_2500_obgrid_kernel_config  *obgrid_2500_config;    /**< Skylake: OBGRID config */
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_version_data.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_version_data.h
index e293fe0..3b39794 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_version_data.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/ia_css_version_data.h
@@ -22,7 +22,7 @@ more details.
 #define __IA_CSS_VERSION_DATA_H
 
 
-#define CSS_VERSION_STRING "REL:20150911_37.5_1652; API:2.1.20.9; GIT:irci___#ebf437d53a8951bb7ff6d13fdb7270dab393a92a; SDK:; USER:viedifw; "
+#define CSS_VERSION_STRING "REL:20151129_48.0_1936; API:2.1.20.19; GIT:irci___#2e58410246a0bb2dc9397f70d2f1aea35170faff; SDK:; USER:viedifw; "
 
 
 #endif
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ctc/ctc2/ia_css_ctc2.host.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ctc/ctc2/ia_css_ctc2.host.c
index e00262f..454c48f 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ctc/ctc2/ia_css_ctc2.host.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ctc/ctc2/ia_css_ctc2.host.c
@@ -17,7 +17,9 @@ more details.
 #include "assert_support.h"
 
 #include "ia_css_ctc2.host.h"
-#include <stdio.h>
+#ifndef IA_CSS_NO_DEBUG
+#include "ia_css_debug.h"
+#endif
 
 #define INEFFECTIVE_VAL 4096
 #define BASIC_VAL 819
@@ -159,3 +161,28 @@ void ia_css_ctc2_encode(struct ia_css_isp_ctc2_dmem_params *to,
 	to->uv_dydx = ctc2_slope(from->uv_y1, from->uv_y0,
 				  from->uv_x1, from->uv_x0);
 }
+#ifndef IA_CSS_NO_DEBUG
+void
+ia_css_ctc2_debug_dtrace(
+	const struct ia_css_ctc2_config *config,
+	unsigned level)
+{
+	ia_css_debug_dtrace(level,
+		"config.y_y0=%d, config.y_y1=%d, "
+		"config.y_y2=%d, config.y_y3=%d, "
+		"config.y_y4=%d,  config.y_y5=%d, ",
+		config->y_y0, config->y_y1,
+		config->y_y2, config->y_y3,
+		config->y_y4, config->y_y5);
+	ia_css_debug_dtrace(level,
+		"config.y_x1=%d, config.y_x2=%d, "
+		"config.y_x3=%d,  config.y_x4=%d, ",
+		config->y_x1, config->y_x2,
+		config->y_x3, config->y_x4);
+	ia_css_debug_dtrace(level,
+		"config.uv_y0=%d, config.uv_y1=%d, "
+		"config.uv_x0=%d,  config.uv_x1=%d, ",
+		config->uv_y0, config->uv_y1,
+		config->uv_x0, config->uv_x1);
+}
+#endif
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ctc/ctc2/ia_css_ctc2.host.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ctc/ctc2/ia_css_ctc2.host.h
index 7790988..07a6c9c 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ctc/ctc2/ia_css_ctc2.host.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ctc/ctc2/ia_css_ctc2.host.h
@@ -30,4 +30,10 @@ void ia_css_ctc2_encode(struct ia_css_isp_ctc2_dmem_params *to,
 			struct ia_css_ctc2_config *from,
 			size_t size);
 
+#ifndef IA_CSS_NO_DEBUG
+void
+ia_css_ctc2_debug_dtrace(
+	const struct ia_css_ctc2_config *config,
+	unsigned level);
+#endif
 #endif /* __IA_CSS_CTC2_HOST_H */
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ctc/ctc2/ia_css_ctc2_types.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ctc/ctc2/ia_css_ctc2_types.h
index db3b8b0..1922dd5 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ctc/ctc2/ia_css_ctc2_types.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ctc/ctc2/ia_css_ctc2_types.h
@@ -15,6 +15,9 @@ more details.
 #ifndef __IA_CSS_CTC2_TYPES_H
 #define __IA_CSS_CTC2_TYPES_H
 
+/** @file
+* CSS-API header file for Chroma Tone Control parameters for CTC2.
+*/
 /** Chroma Tone Control configuration.
 *
 *  ISP block: CTC2 (CTC by polygonal approximation)
@@ -24,32 +27,35 @@ more details.
 */
 struct ia_css_ctc2_config {
 
-	/**< Gains by Y(Luma) at Y =0.0,Y_X1, Y_X2, Y_X3, Y_X4 and Y_X5
-	*   --default/ineffective value: 4096(0.5f)
-	*/
-	int32_t y_y0;
-	int32_t y_y1;
-	int32_t y_y2;
-	int32_t y_y3;
-	int32_t y_y4;
-	int32_t y_y5;
+	int32_t y_y0;	/**< Gain by Y(Luma) at Y=0
+				u0.13, [0,8191], default/ineffective 4096 */
+	int32_t y_y1;	/**< Gain by Y(Luma) at Y=Y_X1
+				u0.13, [0,8191], default/ineffective 4096 */
+	int32_t y_y2;	/**< Gain by Y(Luma) at Y=Y_X2
+				u0.13, [0,8191], default/ineffective 4096 */
+	int32_t y_y3;	/**< Gain by Y(Luma) at Y=Y_X3
+				u0.13, [0,8191], default/ineffective 4096 */
+	int32_t y_y4;	/**< Gain by Y(Luma) at Y=Y_X4
+				u0.13, [0,8191], default/ineffective 4096 */
+	int32_t y_y5;	/**< Gain by Y(Luma) at Y=Y_X5
+				u0.13, [0,8191], default/ineffective 4096 */
 	/** 1st-4th  kneepoints by Y(Luma) --default/ineffective value:n/a
 	*   requirement: 0.0 < y_x1 < y_x2 <y _x3 < y_x4 < 1.0
 	*/
-	int32_t y_x1;
-	int32_t y_x2;
-	int32_t y_x3;
-	int32_t y_x4;
+	int32_t y_x1;	/** 1st kneepoint by Y(Luma)*/
+	int32_t y_x2;	/** 2nd kneepoint by Y(Luma)*/
+	int32_t y_x3;	/** 3rd kneepoint by Y(Luma)*/
+	int32_t y_x4;	/** 4th kneepoint by Y(Luma)*/
 	/** Gains by UV(Chroma) under threholds uv_x0 and uv_x1
 	*   --default/ineffective value: 4096(0.5f)
 	*/
-	int32_t uv_y0;
-	int32_t uv_y1;
+	int32_t uv_y0;	/** Gain by UV(chroma) at UV_X0*/
+	int32_t uv_y1;	/** Gain by UV(chroma) at UV_X0*/
 	/** Minimum and Maximum Thresholds by UV(Chroma)- uv_x0 and uv_x1
 	*   --default/ineffective value: n/a
 	*/
-	int32_t uv_x0;
-	int32_t uv_x1;
+	int32_t uv_x0;	/** Threshold of gain by UV at dull area*/
+	int32_t uv_x1;	/** Threshold of gain by UV at vivid area*/
 	};
 
 #endif /* __IA_CSS_CTC2_TYPES_H */
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/dpc2/ia_css_dpc2_param.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/dpc2/ia_css_dpc2_param.h
index dc1084e..2ad3f1e 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/dpc2/ia_css_dpc2_param.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/dpc2/ia_css_dpc2_param.h
@@ -22,9 +22,6 @@ more details.
 /* 4 planes : GR, R, B, GB */
 #define NUM_PLANES		4
 
-/* ToDo: Move this to testsetup */
-#define MAX_FRAME_SIMDWIDTH	30
-
 /* 3 lines state per color plane input_line_state */
 #define DPC2_STATE_INPUT_BUFFER_HEIGHT	(3 * NUM_PLANES)
 /* Each plane has width equal to half frame line */
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/dvs/dvs_1.0/ia_css_dvs.host.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/dvs/dvs_1.0/ia_css_dvs.host.c
index 17c1648..a215578 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/dvs/dvs_1.0/ia_css_dvs.host.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/dvs/dvs_1.0/ia_css_dvs.host.c
@@ -66,7 +66,7 @@ convert_coords_to_ispparams(
 	unsigned int uv_flag)
 {
 	unsigned int i, j;
-	gdc_warp_param_mem_t s = { 0 };
+	gdc_warp_param_mem_t s;
 	unsigned int x00, x01, x10, x11,
 		     y00, y01, y10, y11;
 
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/eed1_8/ia_css_eed1_8_default.host.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/eed1_8/ia_css_eed1_8_default.host.c
index 60868c8..90eb231 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/eed1_8/ia_css_eed1_8_default.host.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/eed1_8/ia_css_eed1_8_default.host.c
@@ -40,10 +40,10 @@ const struct ia_css_eed1_8_config default_eed1_8_config = {
 	.coring_neg0 = 0,
 	.coring_neg1 = 0,
 	.gain_exp = 2,
-	.gain_pos0 = 6144,
-	.gain_pos1 = 2048,
-	.gain_neg0 = 2048,
-	.gain_neg1 = 6144,
+	.gain_pos0 = 4506,
+	.gain_pos1 = 2458,
+	.gain_neg0 = 2458,
+	.gain_neg1 = 4506,
 	.pos_margin0 = 1475,
 	.pos_margin1 = 1475,
 	.neg_margin0 = 1475,
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr.host.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr.host.c
index 74d4a8a..6d6f737 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr.host.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr.host.c
@@ -1,4 +1,3 @@
-/* Release Version: irci_ecr-master_20150911_0724 */
 /**
 Support for Intel Camera Imaging ISP subsystem.
 Copyright (c) 2010 - 2015, Intel Corporation.
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr.host.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr.host.h
index ea8a99a..0f93f94 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr.host.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr.host.h
@@ -1,4 +1,3 @@
-/* Release Version: irci_ecr-master_20150911_0724 */
 /**
 Support for Intel Camera Imaging ISP subsystem.
 Copyright (c) 2010 - 2015, Intel Corporation.
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr_param.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr_param.h
index 5c3730c..58d8a17 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr_param.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr_param.h
@@ -1,4 +1,3 @@
-/* Release Version: irci_ecr-master_20150911_0724 */
 /**
 Support for Intel Camera Imaging ISP subsystem.
 Copyright (c) 2010 - 2015, Intel Corporation.
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr_types.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr_types.h
index 6873328..797128d 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr_types.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/hdr/ia_css_hdr_types.h
@@ -1,4 +1,3 @@
-/* Release Version: irci_ecr-master_20150911_0724 */
 /**
 Support for Intel Camera Imaging ISP subsystem.
 Copyright (c) 2010 - 2015, Intel Corporation.
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/iefd2_6/ia_css_iefd2_6_state.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/iefd2_6/ia_css_iefd2_6_state.h
index 47a251e..4172997 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/iefd2_6/ia_css_iefd2_6_state.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/iefd2_6/ia_css_iefd2_6_state.h
@@ -15,18 +15,5 @@ more details.
 #ifndef _IA_CSS_IEFD2_6_STATE_H
 #define _IA_CSS_IEFD2_6_STATE_H
 
-#include "type_support.h"
-#include "vmem.h" /* for VMEM_ARRAY*/
-#include "iefd2_6_vssnlm.isp.h"
-#include "iefd2_6.isp.h"
-
-struct iefd2_6_vmem_state {
-	/* State buffers required for main IEFD2_6 */
-	VMEM_ARRAY(iefd2_6_input_lines[IEFD2_6_STATE_INPUT_BUFFER_HEIGHT], IEFD2_6_STATE_INPUT_BUFFER_WIDTH*ISP_NWAY);
-	/* State buffers required for VSSNLM sub-kernel */
-	VMEM_ARRAY(vssnlm_input_y[VSSNLM_STATE_INPUT_BUFFER_HEIGHT], VSSNLM_STATE_INPUT_BUFFER_WIDTH*ISP_NWAY);
-	VMEM_ARRAY(vssnlm_input_diff_grad[1], VSSNLM_STATE_INPUT_BUFFER_WIDTH*ISP_NWAY);
-};
-
 #endif /* _IA_CSS_IEFD2_6_STATE_H */
 
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ipu2_io_ls/common/ia_css_common_io_param.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ipu2_io_ls/common/ia_css_common_io_param.h
index 22aedcc..b87a09a 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ipu2_io_ls/common/ia_css_common_io_param.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ipu2_io_ls/common/ia_css_common_io_param.h
@@ -12,9 +12,9 @@ FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 more details.
 */
 
-#ifndef __IA_CSS_COMMON_IO_PARAM
-#define __IA_CSS_COMMON_IO_PARAM
+#ifndef __IA_CSS_COMMON_IPU2_IO_PARAM_H
+#define __IA_CSS_COMMON_IPU2_IO_PARAM_H
 
 #include "../common/ia_css_common_io_types.h"
 
-#endif /* __IA_CSS_COMMON_IO_PARAM */
+#endif /* __IA_CSS_COMMON_IPU2_IO_PARAM_H */
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ipu2_io_ls/common/ia_css_common_io_types.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ipu2_io_ls/common/ia_css_common_io_types.h
index 2703a8f..9428dea 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ipu2_io_ls/common/ia_css_common_io_types.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ipu2_io_ls/common/ia_css_common_io_types.h
@@ -12,18 +12,26 @@ FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 more details.
 */
 
-#ifndef __IA_CSS_COMMON_IO_TYPES
-#define __IA_CSS_COMMON_IO_TYPES
+#ifndef __IA_CSS_COMMON_IPU2_IO_TYPES_H
+#define __IA_CSS_COMMON_IPU2_IO_TYPES_H
 
-#define MAX_IO_DMA_CHANNELS 3
+/** @file
+ * CSS-API header for common ipu2_io_ls parameters
+ */
 
+#define MAX_IO_DMA_CHANNELS 3	/**< # of dma channels per configuration */
+
+/** common IPU2_IO_LS configuration
+ *
+ * ISP 2.7: IPU2_IO_LS is used
+ */
 struct ia_css_common_io_config {
-	unsigned base_address;
-	unsigned width;
-	unsigned height;
-	unsigned stride;
-	unsigned ddr_elems_per_word;
-	unsigned dma_channel[MAX_IO_DMA_CHANNELS];
+	unsigned base_address;		/**< ddr base address */
+	unsigned width;			/**< frame buffer width */
+	unsigned height;		/**< frame buffer height */
+	unsigned stride;		/**< frame buffer stride */
+	unsigned ddr_elems_per_word;	/**< elems per word */
+	unsigned dma_channel[MAX_IO_DMA_CHANNELS]; /**< dma channels */
 };
 
-#endif /* __IA_CSS_COMMON_IO_TYPES */
+#endif /* __IA_CSS_COMMON_IPU2_IO_TYPES_H */
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.c
new file mode 100644
index 0000000..7cd8100
--- /dev/null
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.c
@@ -0,0 +1,83 @@
+/**
+Support for Intel Camera Imaging ISP subsystem.
+Copyright (c) 2010 - 2015, Intel Corporation.
+
+This program is free software; you can redistribute it and/or modify it
+under the terms and conditions of the GNU General Public License,
+version 2, as published by the Free Software Foundation.
+
+This program is distributed in the hope it will be useful, but WITHOUT
+ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+more details.
+*/
+
+#include "ia_css_plane_io.host.h"
+#include "dma.h"
+#include "math_support.h"
+#ifndef IA_CSS_NO_DEBUG
+#include "ia_css_debug.h"
+#endif
+#include "ia_css_isp_params.h"
+#include "ia_css_frame.h"
+
+static void
+plane_io_config(struct ia_css_plane_io_config *io_config, unsigned id,
+	const struct ia_css_frame_info *in_frame_info,
+	const struct ia_css_frame *out_frame)
+{
+	unsigned uv_subsampling = (id > 0);
+	struct ia_css_common_io_config *get = &io_config->get_plane_io_config[id];
+	struct ia_css_common_io_config *put = &io_config->put_plane_io_config[id];
+	struct dma_port_config config;
+	unsigned ddr_bits_per_element = 0;
+	unsigned ddr_elems_per_word = 0;
+
+	/* get */
+	ia_css_dma_configure_from_info(&config, in_frame_info);
+	/* the base address of the input frame will be set in the ISP */
+	get->width = in_frame_info->res.width >> uv_subsampling;
+	get->height = in_frame_info->res.height >> uv_subsampling;
+	get->stride = config.stride >> uv_subsampling;
+	ddr_bits_per_element = ia_css_elems_bytes_from_info(in_frame_info) * 8;
+	ddr_elems_per_word = ceil_div(HIVE_ISP_DDR_WORD_BITS, ddr_bits_per_element);
+	get->ddr_elems_per_word = ddr_elems_per_word;
+
+	/* put */
+	ia_css_dma_configure_from_info(&config, &out_frame->info);
+	put->base_address = out_frame->data;
+	put->width = out_frame->info.res.width >> uv_subsampling;
+	put->height = out_frame->info.res.height >> uv_subsampling;
+	put->stride = config.stride >> uv_subsampling;
+	ddr_bits_per_element = ia_css_elems_bytes_from_info(&out_frame->info) * 8;
+	ddr_elems_per_word = ceil_div(HIVE_ISP_DDR_WORD_BITS, ddr_bits_per_element);
+	put->ddr_elems_per_word = ddr_elems_per_word;
+}
+
+void
+ia_css_plane_io_config(
+	const struct ia_css_binary *binary,
+	const struct sh_css_binary_args *args)
+{
+	unsigned id;
+	const struct ia_css_frame *in_frame = args->in_frame;
+	const struct ia_css_frame **out_frame = (const struct ia_css_frame **)&args->out_frame;
+	const struct ia_css_frame_info *in_frame_info = (in_frame) ? &in_frame->info : &binary->in_frame_info;
+
+	unsigned size_io_config = 0;
+	unsigned offset = 0;
+
+	if (binary->info->mem_offsets.offsets.param) {
+		size_io_config = binary->info->mem_offsets.offsets.param->dmem.plane_io_config.size;
+		offset = binary->info->mem_offsets.offsets.param->dmem.plane_io_config.offset;
+	}
+
+	if (size_io_config) {
+		struct ia_css_plane_io_config *io_config =
+			(struct ia_css_plane_io_config *)&binary->mem_params.params[IA_CSS_PARAM_CLASS_PARAM][IA_CSS_ISP_DMEM].address[offset];
+		for (id = 0; id < PLANE_IO_LS_NUM_PLANES; id++)
+			plane_io_config(io_config, id, in_frame_info, out_frame[0]);
+	}
+}
+
+
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.h
new file mode 100644
index 0000000..61ff2dd
--- /dev/null
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.h
@@ -0,0 +1,28 @@
+/**
+Support for Intel Camera Imaging ISP subsystem.
+Copyright (c) 2010 - 2015, Intel Corporation.
+
+This program is free software; you can redistribute it and/or modify it
+under the terms and conditions of the GNU General Public License,
+version 2, as published by the Free Software Foundation.
+
+This program is distributed in the hope it will be useful, but WITHOUT
+ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+more details.
+*/
+
+#ifndef __IA_CSS_PLANE_IO_HOST_H
+#define __IA_CSS_PLANE_IO_HOST_H
+
+#include "ia_css_plane_io_param.h"
+#include "ia_css_plane_io_types.h"
+#include "ia_css_binary.h"
+#include "sh_css_internal.h"
+
+void
+ia_css_plane_io_config(
+	const struct ia_css_binary     *binary,
+	const struct sh_css_binary_args *args);
+
+#endif /*__IA_CSS_PLANE_IO_HOST_H */
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io_param.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io_param.h
index c603b16..d5f66f0 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io_param.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io_param.h
@@ -17,4 +17,10 @@ more details.
 
 #include "../common/ia_css_common_io_param.h"
 
+#define PLANE_IO_LS_NUM_PLANES	3
+struct sh_css_plane_io_config {
+	struct ia_css_common_io_config get_plane_io_config[PLANE_IO_LS_NUM_PLANES];
+	struct ia_css_common_io_config put_plane_io_config[PLANE_IO_LS_NUM_PLANES];
+};
+
 #endif /* __IA_CSS_PLANE_IO_PARAM_H */
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io_types.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io_types.h
index 22b6837..58d0dd8 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io_types.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io_types.h
@@ -15,13 +15,20 @@ more details.
 #ifndef __IA_CSS_PLANE_IO_TYPES_H
 #define __IA_CSS_PLANE_IO_TYPES_H
 
+/** @file
+ * CSS-API header for ipu2_io_ls/planie_io parameters
+ */
 #include "../common/ia_css_common_io_types.h"
 
-#define PLANE_IO_LS_NUM_PLANES       3
+#define PLANE_IO_LS_NUM_PLANES       3	/**< # of planes per io config */
 
+/** IPU2_IO_LS Plane IO configuration
+ *
+ * ISP 2.7: plane_io is used
+ */
 struct ia_css_plane_io_config {
-	struct ia_css_common_io_config get_plane_io_config[PLANE_IO_LS_NUM_PLANES];
-	struct ia_css_common_io_config put_plane_io_config[PLANE_IO_LS_NUM_PLANES];
+	struct ia_css_common_io_config get_plane_io_config[PLANE_IO_LS_NUM_PLANES]; /**< get config */
+	struct ia_css_common_io_config put_plane_io_config[PLANE_IO_LS_NUM_PLANES]; /**< put config */
 };
 
 #endif /* __IA_CSS_PLANE_IO_TYPES_H */
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/xnr/xnr3_0_11/ia_css_xnr3_0_11.host.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/xnr/xnr3_0_11/ia_css_xnr3_0_11.host.c
index 0704c55..be500f0 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/xnr/xnr3_0_11/ia_css_xnr3_0_11.host.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/xnr/xnr3_0_11/ia_css_xnr3_0_11.host.c
@@ -18,6 +18,10 @@ more details.
 #include "assert_support.h"
 #include "ia_css_xnr3_0_11.host.h"
 
+#ifndef IA_CSS_NO_DEBUG
+#include "ia_css_debug.h"
+#endif
+
 /*
  * XNR 3.0.11 division look-up table
  */
@@ -119,7 +123,7 @@ ia_css_xnr3_0_11_encode(
 	const struct ia_css_xnr3_0_11_config *from,
 	unsigned size)
 {
-	int kernel_size = XNR_FILTER_SIZE;
+	int kernel_size = XNR3_0_11_FILTER_SIZE;
 	/* The adjust factor is the next power of 2
 	   w.r.t. the kernel size*/
 	int adjust_factor = ceil_pow2(kernel_size);
@@ -143,13 +147,21 @@ ia_css_xnr3_0_11_encode(
 
 /* (void) = ia_css_xnr3_0_11_debug_dtrace(*config, level)
  * -----------------------------------------------
- * Dummy Function added as the tool expects it
+ * Debug trace function to dump XNR3_0_11 parameters
  */
 void
 ia_css_xnr3_0_11_debug_dtrace(
 	const struct ia_css_xnr3_0_11_config *config,
 	unsigned level)
 {
-	(void)config;
-	(void)level;
+#ifndef IA_CSS_NO_DEBUG
+	ia_css_debug_dtrace(level,
+		"config.weight_y0=%d, config.weight_y1=%d, "
+		"config.weight_u0=%d, config.weight_u1=%d, "
+		"config.weight_v0=%d, config.weight_v1=%d, ",
+		config->weight_y0, config->weight_y1,
+		config->weight_u0, config->weight_u1,
+		config->weight_v0, config->weight_v1);
+#endif
 }
+
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/xnr/xnr3_0_11/ia_css_xnr3_0_11.host.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/xnr/xnr3_0_11/ia_css_xnr3_0_11.host.h
index ce273ed..6c6e4ee 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/xnr/xnr3_0_11/ia_css_xnr3_0_11.host.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/xnr/xnr3_0_11/ia_css_xnr3_0_11.host.h
@@ -48,7 +48,7 @@ ia_css_xnr3_0_11_encode(
 
 /* (void) = ia_css_xnr3_0_11_debug_dtrace(*config, level)
  * -----------------------------------------------
- * Dummy Function added as the tool expects it
+ * Debug trace function to dump XNR3_0_11 parameters
  */
 void
 ia_css_xnr3_0_11_debug_dtrace(
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/xnr/xnr3_0_11/ia_css_xnr3_0_11_param.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/xnr/xnr3_0_11/ia_css_xnr3_0_11_param.h
index f491ae1..7a35169 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/xnr/xnr3_0_11/ia_css_xnr3_0_11_param.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/xnr/xnr3_0_11/ia_css_xnr3_0_11_param.h
@@ -19,7 +19,7 @@ more details.
 #include "vmem.h" /* needed for VMEM_ARRAY */
 
 /* XNR3.0.11 filter size */
-#define XNR_FILTER_SIZE             11
+#define XNR3_0_11_FILTER_SIZE             11
 
 /*
  * STRUCT sh_css_isp_xnr3_0_11_vmem_params
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/xnr/xnr3_0_11/ia_css_xnr3_0_11_types.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/xnr/xnr3_0_11/ia_css_xnr3_0_11_types.h
index a81629a..94788ca 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/xnr/xnr3_0_11/ia_css_xnr3_0_11_types.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/xnr/xnr3_0_11/ia_css_xnr3_0_11_types.h
@@ -15,11 +15,18 @@ more details.
 #ifndef __IA_CSS_XNR3_0_11_TYPES_H
 #define __IA_CSS_XNR3_0_11_TYPES_H
 
- /*
- * STRUCT ia_css_xnr3_0_11_config
- * -----------------------------------------------
- * Struct with all parameters for the XNR3.0.11 kernel that can be set
- * from the CSS API
+/** @file
+* CSS-API header file for Extra Noise Reduction (XNR3_0_11) parameters.
+*/
+
+/**
+ * \brief XNR3_0_11 Weight Parameters
+ * \details Weight parameters define the strength of the XNR filter.
+ * A lower value means strong filtering.  There are two values for
+ * each of the three YUV planes: one for dark areas and one for
+ * bright areas.  All weight parameters are between 1 and 8191.
+ * 1 - strongest
+ * 8191 - ineffective
  */
 struct ia_css_xnr3_0_11_config {
 	int32_t weight_y0;     /**< Weight for Y range similarity in dark area */
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/xnr/xnr3_0_5/ia_css_xnr3_0_5.host.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/xnr/xnr3_0_5/ia_css_xnr3_0_5.host.c
index baa734d..b985525 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/xnr/xnr3_0_5/ia_css_xnr3_0_5.host.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/xnr/xnr3_0_5/ia_css_xnr3_0_5.host.c
@@ -118,7 +118,7 @@ ia_css_xnr3_0_5_encode(
 	const struct ia_css_xnr3_0_5_config *from,
 	unsigned size)
 {
-	int kernel_size = XNR_FILTER_SIZE;
+	int kernel_size = XNR3_0_5_FILTER_SIZE;
 	/* The adjust factor is the next power of 2
 	   w.r.t. the kernel size*/
 	int adjust_factor = ceil_pow2(kernel_size);
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/xnr/xnr3_0_5/ia_css_xnr3_0_5_param.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/xnr/xnr3_0_5/ia_css_xnr3_0_5_param.h
index 010c851..7674395 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/xnr/xnr3_0_5/ia_css_xnr3_0_5_param.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/kernels/xnr/xnr3_0_5/ia_css_xnr3_0_5_param.h
@@ -19,7 +19,7 @@ more details.
 #include "vmem.h" /* needed for VMEM_ARRAY */
 
 /* XNR3.0.5 filter size */
-#define XNR_FILTER_SIZE             5
+#define XNR3_0_5_FILTER_SIZE             5
 
 /*
  * STRUCT sh_css_isp_xnr3_0_5_vmem_params
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/modes/interface/isp_const.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/modes/interface/isp_const.h
index 087b350..f57171a 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/modes/interface/isp_const.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/modes/interface/isp_const.h
@@ -211,6 +211,12 @@ more details.
 #define SH_CSS_BINARY_ID_VIDEO_KERNELTEST_TNR3              401
 #define SH_CSS_BINARY_ID_VIDEO_KERNELTEST_TNR3_STRIPED      402
 
+/* ISP 2.7 camera binaries */
+#define SH_CSS_BINARY_ID_PRE_DE_ISP27			    501
+#define SH_CSS_BINARY_ID_PRIMARY_ISP27_STAGE0	            502
+#define SH_CSS_BINARY_ID_PRIMARY_ISP27_STAGE1		    503
+#define SH_CSS_BINARY_ID_PRIMARY_ISP27_STAGE2		    504
+#define SH_CSS_BINARY_ID_CAPTURE_PP_ISP27		    505
 
 #define XMEM_WIDTH_BITS              HIVE_ISP_DDR_WORD_BITS
 #define XMEM_SHORTS_PER_WORD         (HIVE_ISP_DDR_WORD_BITS/16)
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/modes/interface/isp_exprs.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/modes/interface/isp_exprs.h
index ffbb98a..84b5881 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/modes/interface/isp_exprs.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/isp/modes/interface/isp_exprs.h
@@ -86,7 +86,7 @@ more details.
 
 #define IMAGEFORMAT_IS_NV11(fmt)		((fmt) == IA_CSS_FRAME_FORMAT_NV11)
 
-#define IMAGEFORMAT_IS_16BIT(fmt)               ((fmt) == IA_CSS_FRAME_FORMAT_YUV420_16 || (fmt) == IA_CSS_FRAME_FORMAT_NV12_16 || (fmt) == IA_CSS_FRAME_FORMAT_YUV422_16)
+#define IMAGEFORMAT_IS_16BIT(fmt)               ((fmt) == IA_CSS_FRAME_FORMAT_YUV420_16 || (fmt) == IA_CSS_FRAME_FORMAT_NV12_16 || (fmt) == IA_CSS_FRAME_FORMAT_YUV422_16 || (fmt) == IA_CSS_FRAME_FORMAT_YUV444_16)
 
 #endif
 
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/binary/interface/ia_css_binary.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/binary/interface/ia_css_binary.h
index 15b2629..8fbe479 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/binary/interface/ia_css_binary.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/binary/interface/ia_css_binary.h
@@ -47,6 +47,7 @@ more details.
 
 #define MAX_NUM_PRIMARY_STAGES 6
 #define NUM_PRIMARY_HQ_STAGES  6  /* number of primary stages for ISP2.6.1 high quality pipe */
+#define NUM_PRIMARY_HQ27_STAGES 3 /* number of primary stages for ISP2.7 high quality pipe */
 #define NUM_PRIMARY_STAGES     1  /* number of primary satges for ISP1/ISP2.2 pipe */
 
 /* Indicate where binaries can read input from */
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/binary/src/binary.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/binary/src/binary.c
index 5dd8305..00b5d13 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/binary/src/binary.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/binary/src/binary.c
@@ -1384,6 +1384,15 @@ ia_css_binary_find(struct ia_css_binary_descr *descr,
 				candidate->pipeline.isp_pipe_version, isp_pipe_version);
 			continue;
 		}
+		if (mode == IA_CSS_BINARY_MODE_CAPTURE_PP &&
+			isp_pipe_version == IA_CSS_PIPE_VERSION_2_7 &&
+			candidate->pipeline.isp_pipe_version != isp_pipe_version) {
+			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE,
+				"ia_css_binary_find() [%d] continue: (%d != %d)\n",
+				__LINE__,
+				candidate->pipeline.isp_pipe_version, isp_pipe_version);
+			continue;
+		}
 		if (!candidate->enable.reduced_pipe && enable_reduced_pipe) {
 			ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE,
 				"ia_css_binary_find() [%d] continue: !%d && %d\n",
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/debug/src/ia_css_debug.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/debug/src/ia_css_debug.c
index a9f8bad..804695f 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/debug/src/ia_css_debug.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/debug/src/ia_css_debug.c
@@ -387,6 +387,8 @@ static const char *debug_frame_format2str(const enum ia_css_frame_format frame_f
 		return "YUYV";
 	case IA_CSS_FRAME_FORMAT_YUV444:
 		return "YUV444";
+	case IA_CSS_FRAME_FORMAT_YUV444_16:
+		return "YUV444_16";
 	case IA_CSS_FRAME_FORMAT_YUV_LINE:
 		return "YUV_LINE";
 	case IA_CSS_FRAME_FORMAT_RAW:
@@ -1423,6 +1425,7 @@ void ia_css_debug_frame_print(const struct ia_css_frame *frame,
 	case IA_CSS_FRAME_FORMAT_YV16:
 	case IA_CSS_FRAME_FORMAT_YUV420_16:
 	case IA_CSS_FRAME_FORMAT_YUV422_16:
+	case IA_CSS_FRAME_FORMAT_YUV444_16:
 		ia_css_debug_dtrace(2, "  Y = %p\n",
 				    data + frame->planes.yuv.y.offset);
 		ia_css_debug_dtrace(2, "  U = %p\n",
@@ -2841,7 +2844,7 @@ ia_css_debug_pipe_graph_dump_stage(
 {
 	char blob_name[SH_CSS_MAX_BINARY_NAME+10] = "<unknown type>";
 	char const *bin_type = "<unknown type>";
-	int i;
+	int i, tnr_frames_count=0;
 
 	assert(stage != NULL);
 	if (stage->sp_func != IA_CSS_PIPELINE_NO_FUNC)
@@ -3027,7 +3030,11 @@ ia_css_debug_pipe_graph_dump_stage(
 			"in", true);
 	}
 
-	for (i = 0; i < NUM_TNR_FRAMES; i++) {
+	/* Guard in case of binaries that don't have any binary_info */
+	if (stage->binary_info != NULL) {
+		tnr_frames_count = stage->binary_info->enable.luma_only ? (NUM_TNR_FRAMES_MAX):(NUM_TNR_FRAMES);
+	}
+	for (i = 0; i < tnr_frames_count; i++) {
 		if (stage->args.tnr_frames[i]) {
 			ia_css_debug_pipe_graph_dump_frame(
 					stage->args.tnr_frames[i], id,
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/frame/interface/ia_css_frame.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/frame/interface/ia_css_frame.h
index 4490a24..d7a308d 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/frame/interface/ia_css_frame.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/frame/interface/ia_css_frame.h
@@ -157,4 +157,15 @@ ia_css_frame_find_crop_resolution(const struct ia_css_resolution *in_res,
 	const struct ia_css_resolution *out_res,
 	struct ia_css_resolution *crop_res);
 
+/** @brief Finds the bytes per pixel for a format
+ * This function finds the number of bytes per pixel for a format
+ *
+ * @param
+ * @param[in] info	frame info
+ * @return		returns # of bytes per pixel for format
+ */
+unsigned
+ia_css_elems_bytes_from_info(
+	const struct ia_css_frame_info *info);
+
 #endif /* __IA_CSS_FRAME_H__ */
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/frame/src/frame.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/frame/src/frame.c
index 2052982..09a1bbf 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/frame/src/frame.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/runtime/frame/src/frame.c
@@ -86,10 +86,6 @@ static struct ia_css_frame *frame_create(unsigned int width,
 	bool contiguous,
 	bool valid);
 
-static unsigned
-ia_css_elems_bytes_from_info(
-	const struct ia_css_frame_info *info);
-
 /**************************************************************************
 **	CSS API functions, exposed by ia_css.h
 **************************************************************************/
@@ -404,6 +400,9 @@ enum ia_css_err ia_css_frame_init_planes(struct ia_css_frame *frame)
 	case IA_CSS_FRAME_FORMAT_YUV444:
 		frame_init_yuv_planes(frame, 1, 1, false, 1);
 		break;
+	case IA_CSS_FRAME_FORMAT_YUV444_16:
+		frame_init_yuv_planes(frame, 1, 1, false, 2);
+		break;
 	case IA_CSS_FRAME_FORMAT_YUV420_16:
 		frame_init_yuv_planes(frame, 2, 2, false, 2);
 		break;
@@ -464,7 +463,10 @@ void ia_css_frame_info_set_width(struct ia_css_frame_info *info,
 	else if (info->format == IA_CSS_FRAME_FORMAT_NV12_TILEY)
 		info->padded_width = CEIL_MUL(align, NV12_TILEY_TILE_WIDTH);
 	else if (info->format == IA_CSS_FRAME_FORMAT_RAW ||
-		 info->format == IA_CSS_FRAME_FORMAT_RAW_PACKED)
+		 info->format == IA_CSS_FRAME_FORMAT_RAW_PACKED ||
+		 info->format == IA_CSS_FRAME_FORMAT_YUV444 ||
+		 info->format == IA_CSS_FRAME_FORMAT_YUV444_16 ||
+		 info->format == IA_CSS_FRAME_FORMAT_YUV420_16)
 		info->padded_width = CEIL_MUL(align, 2 * ISP_VEC_NELEMS);
 	else {
 		info->padded_width = CEIL_MUL(align, HIVE_ISP_DDR_WORD_BYTES);
@@ -853,7 +855,7 @@ static struct ia_css_frame *frame_create(unsigned int width,
 	return me;
 }
 
-static unsigned
+unsigned
 ia_css_elems_bytes_from_info(const struct ia_css_frame_info *info)
 {
 	if (info->format == IA_CSS_FRAME_FORMAT_RGB565)
@@ -862,6 +864,8 @@ ia_css_elems_bytes_from_info(const struct ia_css_frame_info *info)
 		return 2; /* bytes per pixel */
 	if (info->format == IA_CSS_FRAME_FORMAT_YUV422_16)
 		return 2; /* bytes per pixel */
+	if (info->format == IA_CSS_FRAME_FORMAT_YUV444_16)
+		return 2; /* bytes per pixel */
 	/* Note: Essentially NV12_16 is a 2 bytes per pixel format, this return value is used
 	 * to configure DMA for the output buffer,
 	 * At least in SKC this data is overwriten by isp_output_init.sp.c except for elements(elems),
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css.c
index d79e414..de4e0e2 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css.c
@@ -157,6 +157,12 @@ static struct sh_css_hmm_buffer_record hmm_buffer_record[MAX_HMM_BUFFER_NUM];
 
 static bool fw_explicitly_loaded = false;
 
+static enum ia_css_frame_format primary_hq_stage_out_format[NUM_PRIMARY_HQ27_STAGES] = {
+	IA_CSS_FRAME_FORMAT_YUV444_16,
+	IA_CSS_FRAME_FORMAT_YUV420_16,
+	IA_CSS_FRAME_FORMAT_YUV420
+};
+
 /**
  * Local prototypes
  */
@@ -218,7 +224,9 @@ ia_css_reset_defaults(struct sh_css* css);
 static void
 sh_css_init_host_sp_control_vars(void);
 
-static enum ia_css_err set_num_primary_stages(unsigned int *num, enum ia_css_pipe_version version);
+static enum ia_css_err set_num_primary_stages(unsigned int *num,
+	enum ia_css_pipe_version version, struct ia_css_frame_info *pipe_out_info,
+	uint32_t xnr);
 
 static bool
 need_capture_pp(const struct ia_css_pipe *pipe);
@@ -1402,7 +1410,7 @@ void sh_css_binary_args_reset(struct sh_css_binary_args *args)
 {
 	unsigned int i;
 
-	for (i = 0; i < NUM_TNR_FRAMES; i++)
+	for (i = 0; i < NUM_TNR_FRAMES_MAX; i++)
 		args->tnr_frames[i] = NULL;
 	for (i = 0; i < MAX_NUM_VIDEO_DELAY_FRAMES; i++)
 		args->delay_frames[i] = NULL;
@@ -2495,7 +2503,7 @@ ia_css_pipe_destroy(struct ia_css_pipe *pipe)
 					"destroyed internal copy pipe err=%d\n", err);
 			}
 		}
-		ia_css_frame_free_multiple(NUM_TNR_FRAMES, pipe->pipe_settings.video.tnr_frames);
+		ia_css_frame_free_multiple(pipe->config.enable_luma_only ? (NUM_TNR_FRAMES_MAX):(NUM_TNR_FRAMES), pipe->pipe_settings.video.tnr_frames);
 		ia_css_frame_free_multiple(MAX_NUM_VIDEO_DELAY_FRAMES, pipe->pipe_settings.video.delay_frames);
 		break;
 	case IA_CSS_PIPE_MODE_CAPTURE:
@@ -3067,7 +3075,7 @@ load_preview_binaries(struct ia_css_pipe *pipe)
 	 */
 	{
 		struct ia_css_frame_info tnr_info;
-		unsigned int i;
+		unsigned int i, tnr_frames_count;
 
 		err = allocate_delay_frames(pipe);
 		if (err != IA_CSS_SUCCESS)
@@ -3085,7 +3093,9 @@ load_preview_binaries(struct ia_css_pipe *pipe)
 		tnr_info.format = IA_CSS_FRAME_FORMAT_YUV_LINE;
 		tnr_info.raw_bit_depth = SH_CSS_TNR_BIT_DEPTH;
 
-		for (i = 0; i < NUM_TNR_FRAMES; i++) {
+			tnr_frames_count = pipe->config.enable_luma_only ? (NUM_TNR_FRAMES_MAX):(NUM_TNR_FRAMES);
+
+			for (i = 0; i < tnr_frames_count; i++) {
 			if (mycs->tnr_frames[i]) {
 				ia_css_frame_free(mycs->tnr_frames[i]);
 				mycs->tnr_frames[i] = NULL;
@@ -3772,8 +3782,10 @@ static enum ia_css_err create_host_video_pipeline(struct ia_css_pipe *pipe)
 			goto ERR;
 	}
 	if (video_stage) {
-		int frm;
-		for (frm = 0; frm < NUM_TNR_FRAMES; frm++) {
+		int frm, tnr_frames_count;
+
+		tnr_frames_count = pipe->config.enable_luma_only ? (NUM_TNR_FRAMES_MAX):(NUM_TNR_FRAMES);
+		for (frm = 0; frm < tnr_frames_count; frm++) {
 			video_stage->args.tnr_frames[frm] =
 				pipe->pipe_settings.video.tnr_frames[frm];
 		}
@@ -4009,8 +4021,9 @@ create_host_preview_pipeline(struct ia_css_pipe *pipe)
 	 * Note that this code is copied (and renamed) from the create_host_video_pipeline() function
 	 */
 	{
-		int frm;
-		for (frm = 0; frm < NUM_TNR_FRAMES; frm++) {
+		int frm, tnr_frames_count;
+		tnr_frames_count = pipe->config.enable_luma_only ? (NUM_TNR_FRAMES_MAX):(NUM_TNR_FRAMES);
+		for (frm = 0; frm < tnr_frames_count; frm++) {
 			preview_stage->args.tnr_frames[frm] =
 				pipe->pipe_settings.preview.tnr_frames[frm];
 		}
@@ -5514,7 +5527,7 @@ static enum ia_css_err load_video_binaries(struct ia_css_pipe *pipe)
 #if !defined(IS_ISP_2500_SYSTEM)
 	bool continuous = pipe->stream->config.continuous;
 #endif
-	unsigned int i;
+	unsigned int i, tnr_frames_count;
 	unsigned num_output_pins;
 	struct ia_css_frame_info video_bin_out_info;
 	bool need_scaler = false;
@@ -5801,7 +5814,8 @@ static enum ia_css_err load_video_binaries(struct ia_css_pipe *pipe)
 	tnr_info.format = IA_CSS_FRAME_FORMAT_YUV_LINE;
 	tnr_info.raw_bit_depth = SH_CSS_TNR_BIT_DEPTH;
 
-	for (i = 0; i < NUM_TNR_FRAMES; i++) {
+	tnr_frames_count = pipe->config.enable_luma_only ? (NUM_TNR_FRAMES_MAX):(NUM_TNR_FRAMES);
+	for (i = 0; i < tnr_frames_count; i++) {
 		if (mycs->tnr_frames[i]) {
 			ia_css_frame_free(mycs->tnr_frames[i]);
 			mycs->tnr_frames[i] = NULL;
@@ -5959,6 +5973,11 @@ enum ia_css_err sh_css_pipe_get_viewfinder_frame_info(
 	/* offline video does not generate viewfinder output */
 	*info = pipe->vf_output_info[idx];
 
+	if (pipe->config.isp_pipe_version == IA_CSS_PIPE_VERSION_2_7) {
+		/* Need to set this so the pipegraph can properly display bpp */
+		if (info->format == IA_CSS_FRAME_FORMAT_NV12)
+			info->raw_bit_depth = 8;
+	}
 	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE,
 		"sh_css_pipe_get_viewfinder_frame_info() leave: \
 		info.res.width=%d, info.res.height=%d, \
@@ -6073,14 +6092,29 @@ static bool need_capt_ldc(
 	return (pipe->extra_config.enable_dvs_6axis) ? true:false;
 }
 
-static enum ia_css_err set_num_primary_stages(unsigned int *num, enum ia_css_pipe_version version)
+static enum ia_css_err set_num_primary_stages(unsigned int *num,
+	enum ia_css_pipe_version version, struct ia_css_frame_info *pipe_out_info,
+	uint32_t xnr)
 {
 	enum ia_css_err err = IA_CSS_SUCCESS;
+	unsigned int stage = 0;
 
 	if (num == NULL)
 		return IA_CSS_ERR_INVALID_ARGUMENTS;
 
 	switch (version) {
+	case IA_CSS_PIPE_VERSION_2_7:
+		*num = NUM_PRIMARY_HQ27_STAGES;
+		if (!xnr) {
+			/* Support sub-pipe up to stage0 or stage 1 */
+			for (stage = 0; stage < NUM_PRIMARY_HQ27_STAGES; stage++) {
+				if (pipe_out_info->format == primary_hq_stage_out_format[stage]) {
+					*num = stage + 1;
+					break;
+				}
+			}
+		}
+		break;
 	case IA_CSS_PIPE_VERSION_2_6_1:
 		*num = NUM_PRIMARY_HQ_STAGES;
 		break;
@@ -6105,6 +6139,7 @@ static enum ia_css_err load_primary_binaries(
 	bool need_pp = false;
 	bool need_isp_copy_binary = false;
 	bool need_ldc = false;
+	bool need_pre_de = (pipe->config.isp_pipe_version == IA_CSS_PIPE_VERSION_2_7);
 #ifdef USE_INPUT_SYSTEM_VERSION_2401
 	bool sensor = false;
 #endif
@@ -6140,7 +6175,8 @@ static enum ia_css_err load_primary_binaries(
 	if (mycs->primary_binary[0].info)
 		return IA_CSS_SUCCESS;
 
-	err = set_num_primary_stages(&mycs->num_primary_stage, pipe->config.isp_pipe_version);
+	err = set_num_primary_stages(&mycs->num_primary_stage, pipe->config.isp_pipe_version,
+				pipe_out_info, pipe->config.default_capture_config.enable_xnr);
 	if (err != IA_CSS_SUCCESS) {
 		IA_CSS_LEAVE_ERR_PRIVATE(err);
 		return err;
@@ -6160,6 +6196,38 @@ static enum ia_css_err load_primary_binaries(
 			return err;
 		}
 	}
+
+	if (need_pre_de) {
+		struct ia_css_frame_info pre_de_in_info;
+		struct ia_css_binary_descr pre_de_descr;
+		if (!pipe->pipe_settings.capture.pre_isp_binary.info) {
+			enum ia_css_frame_format out_format = pipe_out_info->format;
+			unsigned int out_pad_width = pipe_out_info->padded_width;
+
+			/* Temporary assign RAW output format for pre_de lookup.
+			 * It will be restored at the end of this block.
+			 */
+			pipe_out_info->format = IA_CSS_FRAME_FORMAT_RAW;
+			ia_css_frame_info_set_width(pipe_out_info,
+						pipe_out_info->res.width, 0);
+
+			ia_css_pipe_get_pre_de_binarydesc(pipe, &pre_de_descr,
+						&pre_de_in_info,
+						pipe_out_info);
+
+			err = ia_css_binary_find(&pre_de_descr,
+						&pipe->pipe_settings.capture.pre_isp_binary);
+
+			if (err != IA_CSS_SUCCESS) {
+				IA_CSS_LEAVE_ERR_PRIVATE(err);
+				return err;
+			}
+
+			pipe_out_info->format = out_format;
+			pipe_out_info->padded_width = out_pad_width;
+		}
+	}
+
 	need_pp = need_capture_pp(pipe);
 
 	/* we use the vf output info to get the primary/capture_pp binary
@@ -6303,6 +6371,16 @@ static enum ia_css_err load_primary_binaries(
 			struct ia_css_frame_info *local_vf_info = NULL;
 			if (pipe->enable_viewfinder[IA_CSS_PIPE_OUTPUT_STAGE_0] && (i == mycs->num_primary_stage - 1))
 				local_vf_info = &vf_info;
+
+			if (pipe->config.isp_pipe_version == IA_CSS_PIPE_VERSION_2_7) {
+				/* vf output is coming out of capture_pp,
+				 * make it NULL here */
+				local_vf_info = NULL;
+				prim_out_info.format = primary_hq_stage_out_format[i];
+				ia_css_frame_info_set_width(&prim_out_info,
+					prim_out_info.res.width, 0);
+			}
+
 			ia_css_pipe_get_primary_binarydesc(pipe, &prim_descr[i], &prim_in_info, &prim_out_info, local_vf_info, i);
 #if defined(HAS_RES_MGR)
 			bds_out_info.res = pipe->config.bayer_ds_out_res;
@@ -6313,6 +6391,8 @@ static enum ia_css_err load_primary_binaries(
 				IA_CSS_LEAVE_ERR_PRIVATE(err);
 				return err;
 			}
+
+			prim_in_info = prim_out_info;
 		}
 	}
 
@@ -6616,6 +6696,10 @@ static enum ia_css_err load_bayer_isp_binaries(
 	struct ia_css_frame_info pre_isp_in_info, *pipe_out_info;
 	enum ia_css_err err = IA_CSS_SUCCESS;
 	struct ia_css_binary_descr pre_de_descr;
+	bool need_isp_copy_binary = false;
+	bool online = false;
+	bool memory = false;
+	bool continuous = false;
 
 	IA_CSS_ENTER_PRIVATE("");
 	assert(pipe != NULL);
@@ -6636,6 +6720,23 @@ static enum ia_css_err load_bayer_isp_binaries(
 	err = ia_css_binary_find(&pre_de_descr,
 				 &pipe->pipe_settings.capture.pre_isp_binary);
 
+	if (pipe->config.isp_pipe_version == IA_CSS_PIPE_VERSION_2_7) {
+		online = pipe->stream->config.online;
+		memory = pipe->stream->config.mode == IA_CSS_INPUT_MODE_MEMORY;
+		continuous = pipe->stream->config.continuous;
+		need_isp_copy_binary = !online && !continuous && !memory;
+
+		if (need_isp_copy_binary) {
+			err = load_copy_binary(pipe,
+					&pipe->pipe_settings.capture.copy_binary,
+					&pipe->pipe_settings.capture.pre_isp_binary);
+			if (err != IA_CSS_SUCCESS) {
+				IA_CSS_LEAVE_ERR_PRIVATE(err);
+				return err;
+			}
+		}
+	}
+
 	return err;
 }
 
@@ -7889,6 +7990,7 @@ create_host_regular_capture_pipeline(struct ia_css_pipe *pipe)
 			     *capture_pp_binary,
 			     *capture_ldc_binary;
 	bool need_pp = false;
+	bool need_pre_de = (pipe->config.isp_pipe_version == IA_CSS_PIPE_VERSION_2_7);
 	bool raw;
 
 	struct ia_css_frame *in_frame;
@@ -8032,8 +8134,20 @@ create_host_regular_capture_pipeline(struct ia_css_pipe *pipe)
 		struct ia_css_frame *local_in_frame = NULL;
 		struct ia_css_frame *local_out_frame = NULL;
 
+		if (need_pre_de) {
+			ia_css_pipe_util_set_output_frames(out_frames, 0, NULL);
+			ia_css_pipe_get_generic_stage_desc(&stage_desc, pre_isp_binary,
+				out_frames, in_frame, NULL);
+			err = ia_css_pipeline_create_and_add_stage(me,
+					&stage_desc, NULL);
+			if (err != IA_CSS_SUCCESS) {
+				IA_CSS_LEAVE_ERR_PRIVATE(err);
+				return err;
+			}
+		}
+
 		for (i = 0; i < num_primary_stage; i++) {
-			if (i == 0)
+			if (i == 0 && !need_pre_de)
 				local_in_frame = in_frame;
 			else
 				local_in_frame = NULL;
@@ -8324,8 +8438,14 @@ sh_css_pipe_get_output_frame_info(struct ia_css_pipe *pipe,
 			0);
 	} else if (info->format == IA_CSS_FRAME_FORMAT_RAW ||
 		   info->format == IA_CSS_FRAME_FORMAT_RAW_PACKED) {
-        info->raw_bit_depth =
-            ia_css_pipe_util_pipe_input_format_bpp(pipe);
+		info->raw_bit_depth =
+			ia_css_pipe_util_pipe_input_format_bpp(pipe);
+
+		/* Output frame for pre_de binary is based on bayer bits */
+		if (pipe->config.isp_pipe_version == IA_CSS_PIPE_VERSION_2_7 &&
+		    pipe->config.mode == IA_CSS_PIPE_MODE_CAPTURE &&
+		    pipe->config.default_capture_config.mode == IA_CSS_CAPTURE_MODE_BAYER)
+			info->raw_bit_depth = SH_CSS_BAYER_BITS;
 
 #ifdef IS_ISP_2500_SYSTEM
 		/* Skycam specific: output bpp should be at least 12 (acc output) */
@@ -8334,6 +8454,13 @@ sh_css_pipe_get_output_frame_info(struct ia_css_pipe *pipe,
 			info->raw_bit_depth = 12;
 		}
 #endif
+	} else if (pipe->config.isp_pipe_version == IA_CSS_PIPE_VERSION_2_7) {
+		/* Need to set this so the pipegraph can properly display bpp */
+		if (info->format == IA_CSS_FRAME_FORMAT_YUV444_16 ||
+		    info->format == IA_CSS_FRAME_FORMAT_YUV420_16)
+			info->raw_bit_depth = 13;
+		else if (info->format == IA_CSS_FRAME_FORMAT_NV12)
+			info->raw_bit_depth = 8;
 	}
 
 	ia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE,
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_defs.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_defs.h
index e71e189..72b70e7 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_defs.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_defs.h
@@ -115,7 +115,15 @@ RGB[0,8191],coef[-8192,8191] -> RGB[0,8191]
 #define SH_CSS_YUV2RGB_CCM_INPUT_BITS     SH_CSS_BAYER_BITS
 
 /* Bits of output of CCM,  = 12, RGB[0,4095] */
+
+#ifdef GC2_PIPE_VERSION_2_6_1
+/* According to spec CCM output is 13bit. GAMMA is expected to do 1bit right shift */
+/* This is required to bit-exact with ate */
+
+#define SH_CSS_YUV2RGB_CCM_OUTPUT_BITS   13
+#else
 #define SH_CSS_YUV2RGB_CCM_OUTPUT_BITS    SH_CSS_RGB_GAMMA_INPUT_BITS
+#endif
 
 /* Maximum value of output of CCM */
 #define SH_CSS_YUV2RGB_CCM_MAX_OUTPUT     \
@@ -139,7 +147,7 @@ RGB[0,8191],coef[-8192,8191] -> RGB[0,8191]
 #define SH_CSS_MAX_BQ_GRID_WIDTH          80
 #define SH_CSS_MAX_BQ_GRID_HEIGHT         60
 
-/* The minimum dvs envelope is 12x12(for IPU2) and 8x8(for IPU3) to make sure the 
+/* The minimum dvs envelope is 12x12(for IPU2) and 8x8(for IPU3) to make sure the
  * invalid rows/columns that result from filter initialization are skipped. */
 #if defined(IS_ISP_2500_SYSTEM)
 #define SH_CSS_MIN_DVS_ENVELOPE           8U
@@ -237,15 +245,13 @@ RGB[0,8191],coef[-8192,8191] -> RGB[0,8191]
 #define NUM_TNR_FRAMES_PER_REF_BUF_SET		(2)
 
 /* In luma-only mode alternate illuminated frames are supported, that requires two double buffers */
-#ifdef ENABLE_LUMA_ONLY
-#define NUM_TNR_REF_BUF_SETS	(2)
-#else
+#define NUM_TNR_REF_BUF_SETS_MAX	(2)
 #define NUM_TNR_REF_BUF_SETS	(1)
-#endif
 
+/* In luma-only mode alternate illuminated frames are supported, that requires two buffer sets */
+#define NUM_TNR_FRAMES_MAX	(NUM_TNR_FRAMES_PER_REF_BUF_SET * NUM_TNR_REF_BUF_SETS_MAX)
 #define NUM_TNR_FRAMES		(NUM_TNR_FRAMES_PER_REF_BUF_SET * NUM_TNR_REF_BUF_SETS)
 
-
 /* Rules: these implement logic shared between the host code and ISP firmware.
    The ISP firmware needs these rules to be applied at pre-processor time,
    that's why these are macros, not functions. */
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_firmware.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_firmware.c
index 43793a2..98beefd 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_firmware.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_firmware.c
@@ -47,10 +47,10 @@ struct fw_param {
 /* Warning: same order as SH_CSS_BINARY_ID_* */
 static struct firmware_header *firmware_header;
 
-/* The string STR(irci_ecr-master_20150911_0724) is a place holder
+/* The string STR(irci_ecr-master_20151129_1500) is a place holder
  * which will be replaced with the actual RELEASE_VERSION
  * during package generation. Please do not modify  */
-static const char *release_version = STR(irci_ecr-master_20150911_0724);
+static const char *release_version = STR(irci_ecr-master_20151129_1500);
 
 #define MAX_FW_REL_VER_NAME	300
 static char FW_rel_ver_name[MAX_FW_REL_VER_NAME] = "---";
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_internal.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_internal.h
index bc916c8..1573f7b 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_internal.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_internal.h
@@ -320,7 +320,7 @@ struct ia_css_isp_parameter_set_info {
 struct sh_css_binary_args {
 	struct ia_css_frame *in_frame;	     /* input frame */
 	struct ia_css_frame *delay_frames[MAX_NUM_VIDEO_DELAY_FRAMES];   /* reference input frame */
-	struct ia_css_frame *tnr_frames[NUM_TNR_FRAMES];   /* tnr frames */
+	struct ia_css_frame *tnr_frames[NUM_TNR_FRAMES_MAX];   /* tnr frames */
 	struct ia_css_frame *out_frame[IA_CSS_BINARY_MAX_OUTPUT_PORTS];      /* output frame */
 	struct ia_css_frame *out_vf_frame;   /* viewfinder output frame */
 	bool                 copy_vf;
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_param_dvs.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_param_dvs.c
index 964ad3f..26350c9 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_param_dvs.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_param_dvs.c
@@ -217,8 +217,8 @@ free_dvs_6axis_table(struct ia_css_dvs_6axis_config  **dvs_6axis_config)
 			(*dvs_6axis_config)->ycoords_uv = NULL;
 		}
 
-		IA_CSS_LEAVE_PRIVATE("dvs_6axis_config %p", (*dvs_6axis_config));
 		sh_css_free(*dvs_6axis_config);
+		IA_CSS_LEAVE_PRIVATE("dvs_6axis_config %p", (*dvs_6axis_config));
 		*dvs_6axis_config = NULL;
 	}
 }
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_params.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_params.c
index 279156e..32fc444 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_params.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_params.c
@@ -68,9 +68,15 @@ more details.
 #include "dvs/dvs_1.0/ia_css_dvs.host.h"
 #include "fpn/fpn_1.0/ia_css_fpn.host.h"
 #include "gc/gc_1.0/ia_css_gc.host.h"
+#include "dpc2/ia_css_dpc2.host.h"
+#include "eed1_8/ia_css_eed1_8.host.h"
+#include "iefd2_6/ia_css_iefd2_6.host.h"
 #include "macc/macc_1.0/ia_css_macc.host.h"
+#include "macc/macc1_5/ia_css_macc1_5.host.h"
 #include "ctc/ctc_1.0/ia_css_ctc.host.h"
+#include "ctc/ctc2/ia_css_ctc2.host.h"
 #include "ob/ob_1.0/ia_css_ob.host.h"
+#include "ob/ob2/ia_css_ob2.host.h"
 #include "raw/raw_1.0/ia_css_raw.host.h"
 #include "fixedbds/fixedbds_1.0/ia_css_fixedbds.host.h"
 #include "s3a/s3a_1.0/ia_css_s3a.host.h"
@@ -94,6 +100,7 @@ more details.
 #include "sdis/sdis_2/ia_css_sdis2.host.h"
 #include "ynr/ynr_2/ia_css_ynr2.host.h"
 #include "fc/fc_1.0/ia_css_formats.host.h"
+#include "xnr/xnr3_0_11/ia_css_xnr3_0_11.host.h"
 #endif
 
 #include "xnr/xnr_3.0/ia_css_xnr3.host.h"
@@ -1906,6 +1913,37 @@ sh_css_get_ctc_table(const struct ia_css_isp_parameters *params,
 
 #if !defined(IS_ISP_2500_SYSTEM)
 static void
+sh_css_set_macc1_5_table(struct ia_css_isp_parameters *params,
+			const struct ia_css_macc1_5_table *table)
+{
+	if (table == NULL)
+		return;
+
+	IA_CSS_ENTER_PRIVATE("table=%p", table);
+
+	assert(params != NULL);
+	params->macc1_5_table = *table;
+	params->config_changed[IA_CSS_MACC_ID] = true;
+
+	IA_CSS_LEAVE_PRIVATE("void");
+}
+
+static void
+sh_css_get_macc1_5_table(const struct ia_css_isp_parameters *params,
+			struct ia_css_macc1_5_table *table)
+{
+	if (table == NULL)
+		return;
+
+	IA_CSS_ENTER_PRIVATE("table=%p", table);
+
+	assert(params != NULL);
+	*table = params->macc1_5_table;
+
+	IA_CSS_LEAVE_PRIVATE("void");
+}
+
+static void
 sh_css_set_macc_table(struct ia_css_isp_parameters *params,
 			const struct ia_css_macc_table *table)
 {
@@ -1920,9 +1958,7 @@ sh_css_set_macc_table(struct ia_css_isp_parameters *params,
 
 	IA_CSS_LEAVE_PRIVATE("void");
 }
-#endif
 
-#if !defined(IS_ISP_2500_SYSTEM)
 static void
 sh_css_get_macc_table(const struct ia_css_isp_parameters *params,
 			struct ia_css_macc_table *table)
@@ -2814,6 +2850,7 @@ sh_css_init_isp_params_from_config(struct ia_css_pipe *pipe,
 	enum ia_css_err err = IA_CSS_SUCCESS;
 #if !defined(IS_ISP_2500_SYSTEM)
 	bool is_dp_10bpp = true;
+	unsigned isp_pipe_version = ia_css_pipe_get_isp_pipe_version(pipe);
 #endif
 	assert(pipe != NULL);
 
@@ -2838,7 +2875,10 @@ sh_css_init_isp_params_from_config(struct ia_css_pipe *pipe,
 	sh_css_update_shading_table_status(pipe_in, params);
 	sh_css_set_shading_table(pipe->stream, params, config->shading_table);
 	sh_css_set_morph_table(params, config->morph_table);
-	sh_css_set_macc_table(params, config->macc_table);
+	if (isp_pipe_version == SH_CSS_ISP_PIPE_VERSION_2_7)
+		sh_css_set_macc1_5_table(params, config->macc1_5_table);
+	else
+		sh_css_set_macc_table(params, config->macc_table);
 	sh_css_set_gamma_table(params, config->gamma_table);
 	sh_css_set_ctc_table(params, config->ctc_table);
 /* ------ deprecated(bz675) : from ------ */
@@ -2893,7 +2933,9 @@ ia_css_pipe_get_isp_config(struct ia_css_pipe *pipe,
 						   struct ia_css_isp_config *config)
 {
 	struct ia_css_isp_parameters *params = NULL;
-
+#if !defined(IS_ISP_2500_SYSTEM)
+	unsigned isp_pipe_version = ia_css_pipe_get_isp_pipe_version(pipe);
+#endif
 	assert(config != NULL);
 
 	IA_CSS_ENTER("config=%p", config);
@@ -2910,7 +2952,10 @@ ia_css_pipe_get_isp_config(struct ia_css_pipe *pipe,
 	sh_css_get_baa_config(params, config->baa_config);
 	sh_css_get_pipe_dvs_6axis_config(pipe, params, config->dvs_6axis_config);
 	sh_css_get_dp_config(pipe, params, config->dp_config);
-	sh_css_get_macc_table(params, config->macc_table);
+	if (isp_pipe_version == SH_CSS_ISP_PIPE_VERSION_2_7)
+		sh_css_get_macc1_5_table(params, config->macc1_5_table);
+	else
+		sh_css_get_macc_table(params, config->macc_table);
 	sh_css_get_gamma_table(params, config->gamma_table);
 	sh_css_get_ctc_table(params, config->ctc_table);
 	sh_css_get_dz_config(params, config->dz_config);
@@ -3221,8 +3266,10 @@ sh_css_create_isp_params(struct ia_css_stream *stream,
 	struct sh_css_ddr_address_map *ddr_ptrs;
 	struct sh_css_ddr_address_map_size *ddr_ptrs_size;
 	enum ia_css_err err = IA_CSS_SUCCESS;
+
 #if !defined(IS_ISP_2500_SYSTEM)
 	size_t params_size;
+	unsigned isp_pipe_version = ia_css_pipe_get_isp_pipe_version(stream->pipes[0]);
 #endif
 	struct ia_css_isp_parameters *params =
 				sh_css_malloc(sizeof(struct ia_css_isp_parameters));
@@ -3282,7 +3329,11 @@ sh_css_create_isp_params(struct ia_css_stream *stream,
 #endif
 
 #if !defined(IS_ISP_2500_SYSTEM)
-	ddr_ptrs_size->macc_tbl = sizeof(struct ia_css_macc_table);
+	if (isp_pipe_version == SH_CSS_ISP_PIPE_VERSION_2_7)
+		ddr_ptrs_size->macc_tbl = sizeof(struct ia_css_macc1_5_table);
+	else
+		ddr_ptrs_size->macc_tbl = sizeof(struct ia_css_macc_table);
+
 	ddr_ptrs->macc_tbl =
 				ia_css_refcount_increment(IA_CSS_REFCOUNT_PARAM_BUFFER,
 					mmgr_malloc(sizeof(struct ia_css_macc_table)));
@@ -3331,6 +3382,8 @@ sh_css_init_isp_params_from_global(struct ia_css_stream *stream,
 			sh_css_set_macc_table(params, &default_macc_table);
 		else if (isp_pipe_version == SH_CSS_ISP_PIPE_VERSION_2_2)
 			sh_css_set_macc_table(params, &default_macc2_table);
+		else if (isp_pipe_version == SH_CSS_ISP_PIPE_VERSION_2_7)
+			sh_css_set_macc1_5_table(params, &default_macc1_5_table);
 		sh_css_set_gamma_table(params, &default_gamma_table);
 		sh_css_set_ctc_table(params, &default_ctc_table);
 		sh_css_set_baa_config(params, &default_baa_config);
@@ -3339,12 +3392,16 @@ sh_css_init_isp_params_from_global(struct ia_css_stream *stream,
 		sh_css_set_shading_settings(params, &default_shading_settings);
 /* ------ deprecated(bz675) : to ------ */
 
+		ia_css_set_dpc2_config(params, &default_dpc2_config);
 		ia_css_set_s3a_config(params, &default_3a_config);
 		ia_css_set_wb_config(params, &default_wb_config);
 		ia_css_set_csc_config(params, &default_cc_config);
 		ia_css_set_tnr_config(params, &default_tnr_config);
 		ia_css_set_ob_config(params, &default_ob_config);
+		ia_css_set_ob2_config(params, &default_ob2_config);
 		ia_css_set_dp_config(params, &default_dp_config);
+		ia_css_set_eed1_8_config(params, &default_eed1_8_config);
+		ia_css_set_iefd2_6_config(params, &default_iefd2_6_config);
 
 		for (i = 0; i < stream->num_pipes; i++) {
 			if (IA_CSS_SUCCESS == sh_css_select_dp_10bpp_config(stream->pipes[i], &is_dp_10bpp)) {
@@ -3375,8 +3432,12 @@ sh_css_init_isp_params_from_global(struct ia_css_stream *stream,
 		ia_css_set_ynr_config(params, &default_ynr_config);
 		ia_css_set_fc_config(params, &default_fc_config);
 		ia_css_set_cnr_config(params, &default_cnr_config);
-		ia_css_set_macc_config(params, &default_macc_config);
+		if (isp_pipe_version == SH_CSS_ISP_PIPE_VERSION_2_7)
+			ia_css_set_macc1_5_config(params, &default_macc1_5_config);
+		else
+			ia_css_set_macc_config(params, &default_macc_config);
 		ia_css_set_ctc_config(params, &default_ctc_config);
+		ia_css_set_ctc2_config(params, &default_ctc2_config);
 		ia_css_set_aa_config(params, &default_aa_config);
 		ia_css_set_r_gamma_config(params, &default_r_gamma_table);
 		ia_css_set_g_gamma_config(params, &default_g_gamma_table);
@@ -3384,6 +3445,7 @@ sh_css_init_isp_params_from_global(struct ia_css_stream *stream,
 		ia_css_set_yuv2rgb_config(params, &default_yuv2rgb_cc_config);
 		ia_css_set_rgb2yuv_config(params, &default_rgb2yuv_cc_config);
 		ia_css_set_xnr_config(params, &default_xnr_config);
+		ia_css_set_xnr3_0_11_config(params, &default_xnr3_0_11_config);
 		ia_css_set_sdis_config(params, &default_sdis_config);
 		ia_css_set_sdis2_config(params, &default_sdis2_config);
 		ia_css_set_formats_config(params, &default_formats_config);
@@ -3421,9 +3483,9 @@ sh_css_init_isp_params_from_global(struct ia_css_stream *stream,
 #if !defined(IS_ISP_2500_SYSTEM)
 		sh_css_set_nr_config(params, &stream_params->nr_config);
 		sh_css_set_ee_config(params, &stream_params->ee_config);
-		if (isp_pipe_version == SH_CSS_ISP_PIPE_VERSION_1)
-			sh_css_set_macc_table(params, &stream_params->macc_table);
-		else if (isp_pipe_version == SH_CSS_ISP_PIPE_VERSION_2_2)
+		if (isp_pipe_version == SH_CSS_ISP_PIPE_VERSION_2_7)
+			sh_css_set_macc1_5_table(params, &stream_params->macc1_5_table);
+		else
 			sh_css_set_macc_table(params, &stream_params->macc_table);
 		sh_css_set_gamma_table(params, &stream_params->gc_table);
 		sh_css_set_ctc_table(params, &stream_params->ctc_table);
@@ -3433,11 +3495,13 @@ sh_css_init_isp_params_from_global(struct ia_css_stream *stream,
 		sh_css_set_shading_settings(params, &stream_params->shading_settings);
 /* ------ deprecated(bz675) : to ------ */
 
+		ia_css_set_dpc2_config(params, &stream_params->dpc2_config);
 		ia_css_set_s3a_config(params, &stream_params->s3a_config);
 		ia_css_set_wb_config(params, &stream_params->wb_config);
 		ia_css_set_csc_config(params, &stream_params->cc_config);
 		ia_css_set_tnr_config(params, &stream_params->tnr_config);
 		ia_css_set_ob_config(params, &stream_params->ob_config);
+		ia_css_set_ob2_config(params, &stream_params->ob2_config);
 		ia_css_set_dp_config(params, &stream_params->dp_config);
 		ia_css_set_de_config(params, &stream_params->de_config);
 		ia_css_set_gc_config(params, &stream_params->gc_config);
@@ -3449,8 +3513,12 @@ sh_css_init_isp_params_from_global(struct ia_css_stream *stream,
 		ia_css_set_ynr_config(params, &stream_params->ynr_config);
 		ia_css_set_fc_config(params, &stream_params->fc_config);
 		ia_css_set_cnr_config(params, &stream_params->cnr_config);
-		ia_css_set_macc_config(params, &stream_params->macc_config);
+		if (isp_pipe_version == SH_CSS_ISP_PIPE_VERSION_2_7)
+			ia_css_set_macc1_5_config(params, &stream_params->macc1_5_config);
+		else
+			ia_css_set_macc_config(params, &stream_params->macc_config);
 		ia_css_set_ctc_config(params, &stream_params->ctc_config);
+		ia_css_set_ctc2_config(params, &stream_params->ctc2_config);
 		ia_css_set_aa_config(params, &stream_params->aa_config);
 		ia_css_set_r_gamma_config(params, &stream_params->r_gamma_table);
 		ia_css_set_g_gamma_config(params, &stream_params->g_gamma_table);
@@ -3458,6 +3526,9 @@ sh_css_init_isp_params_from_global(struct ia_css_stream *stream,
 		ia_css_set_yuv2rgb_config(params, &stream_params->yuv2rgb_cc_config);
 		ia_css_set_rgb2yuv_config(params, &stream_params->rgb2yuv_cc_config);
 		ia_css_set_xnr_config(params, &stream_params->xnr_config);
+		ia_css_set_xnr3_0_11_config(params, &stream_params->xnr3_0_11_config);
+		ia_css_set_eed1_8_config(params, &stream_params->eed1_8_config);
+		ia_css_set_iefd2_6_config(params, &stream_params->iefd2_6_config);
 		ia_css_set_formats_config(params, &stream_params->formats_config);
 
 		for (i = 0; i < stream->num_pipes; i++) {
@@ -4545,6 +4616,15 @@ sh_css_params_write_to_ddr_internal(
 					params->macc_table.data[j+2];
 				converted_macc_table.data[idx+3] =
 					params->macc_table.data[j+3];
+			} else if (binary->info->sp.pipeline.isp_pipe_version == SH_CSS_ISP_PIPE_VERSION_2_7) {
+				converted_macc_table.data[idx] =
+					params->macc1_5_table.data[j];
+				converted_macc_table.data[idx+1] =
+					params->macc1_5_table.data[j+1];
+				converted_macc_table.data[idx+2] =
+					params->macc1_5_table.data[j+2];
+				converted_macc_table.data[idx+3] =
+					params->macc1_5_table.data[j+3];
 			}
 		}
 		reallocate_buffer(&ddr_map->macc_tbl,
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_params.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_params.h
index 1c3d949..9e2e192 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_params.h
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_params.h
@@ -43,6 +43,7 @@ struct ia_css_isp_parameters;
 #include "ia_css_isp_acc_params.h"
 #else
 #include "ob/ob_1.0/ia_css_ob_param.h"
+#include "ob/ob2/ia_css_ob2_param.h"
 /* Isp configurations per stream */
 struct sh_css_isp_param_configs {
 	/* OB (Optical Black) */
@@ -126,6 +127,15 @@ struct ia_css_isp_parameters {
 /* ------ deprecated(bz675) : to ------ */
 	struct ia_css_dvs_coefficients  dvs_coefs;
 	struct ia_css_dvs2_coefficients dvs2_coefs;
+	/* ISP 2.7 */
+	struct ia_css_dpc2_config   dpc2_config;
+	struct ia_css_eed1_8_config eed1_8_config;
+	struct ia_css_ob2_config    ob2_config;
+	struct ia_css_ctc2_config   ctc2_config;
+	struct ia_css_iefd2_6_config iefd2_6_config;
+	struct ia_css_macc1_5_config macc1_5_config;
+	struct ia_css_macc1_5_table macc1_5_table;
+	struct ia_css_xnr3_0_11_config   xnr3_0_11_config;
 
 	bool isp_params_changed;
 	bool isp_mem_params_changed
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_sp.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_sp.c
index 79adde2..7efcf84 100644
--- a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_sp.c
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css/sh_css_sp.c
@@ -64,6 +64,8 @@ more details.
 #if !defined(IS_ISP_2500_SYSTEM)
 /* This kernel is not used by SKC yet. */
 #include "isp/kernels/ipu2_io_ls/bayer_io_ls/ia_css_bayer_io.host.h"
+#include "isp/kernels/ipu2_io_ls/yuv444_io_ls/ia_css_yuv444_io.host.h"
+#include "isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.h"
 #endif
 
 #if defined(IS_ISP_2500_SYSTEM)
@@ -504,6 +506,7 @@ sh_css_copy_frame_to_spframe(struct ia_css_frame_sp *sp_frame_out,
 	case IA_CSS_FRAME_FORMAT_YUV444:
 	case IA_CSS_FRAME_FORMAT_YUV420_16:
 	case IA_CSS_FRAME_FORMAT_YUV422_16:
+	case IA_CSS_FRAME_FORMAT_YUV444_16:
 	case IA_CSS_FRAME_FORMAT_YV12:
 	case IA_CSS_FRAME_FORMAT_YV16:
 		sp_frame_out->planes.yuv.y.offset =
@@ -553,6 +556,7 @@ set_input_frame_buffer(const struct ia_css_frame *frame)
 	case IA_CSS_FRAME_FORMAT_RAW_PACKED:
 	case IA_CSS_FRAME_FORMAT_RAW:
 	case IA_CSS_FRAME_FORMAT_YUV420:
+	case IA_CSS_FRAME_FORMAT_YUV444_16:
 	case IA_CSS_FRAME_FORMAT_YUYV:
 	case IA_CSS_FRAME_FORMAT_YUV_LINE:
 	case IA_CSS_FRAME_FORMAT_NV12:
@@ -586,6 +590,7 @@ set_output_frame_buffer(const struct ia_css_frame *frame,
 	case IA_CSS_FRAME_FORMAT_YV16:
 	case IA_CSS_FRAME_FORMAT_YUV420_16:
 	case IA_CSS_FRAME_FORMAT_YUV422_16:
+	case IA_CSS_FRAME_FORMAT_YUV444_16:
 	case IA_CSS_FRAME_FORMAT_NV11:
 	case IA_CSS_FRAME_FORMAT_NV12:
 	case IA_CSS_FRAME_FORMAT_NV12_16:
@@ -868,6 +873,8 @@ configure_isp_from_args(
 	ia_css_tnr_configure(binary, (const struct ia_css_frame **)args->tnr_frames);
 #if !defined(IS_ISP_2500_SYSTEM)
 	ia_css_bayer_io_config(binary, args);
+	ia_css_yuv444_io_config(binary, args);
+	ia_css_plane_io_config(binary, args);
 #endif
 #ifdef HAS_TNR3
 	/* Remove support for TNR2 once TNR3 fully integrated */
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2400b0_v21_build/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2400b0_v21_build/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.c
new file mode 120000
index 0000000..b2fb5e3
--- /dev/null
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2400b0_v21_build/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.c
@@ -0,0 +1 @@
+../../../../../../css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.c
\ No newline at end of file
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2400b0_v21_build/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2400b0_v21_build/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.h
new file mode 120000
index 0000000..0337b18
--- /dev/null
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2400b0_v21_build/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.h
@@ -0,0 +1 @@
+../../../../../../css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.h
\ No newline at end of file
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_legacy_v21_build/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_legacy_v21_build/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.c
new file mode 120000
index 0000000..b2fb5e3
--- /dev/null
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_legacy_v21_build/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.c
@@ -0,0 +1 @@
+../../../../../../css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.c
\ No newline at end of file
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_legacy_v21_build/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_legacy_v21_build/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.h
new file mode 120000
index 0000000..0337b18
--- /dev/null
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_legacy_v21_build/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.h
@@ -0,0 +1 @@
+../../../../../../css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.h
\ No newline at end of file
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_v21_build/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.c b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_v21_build/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.c
new file mode 120000
index 0000000..b2fb5e3
--- /dev/null
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_v21_build/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.c
@@ -0,0 +1 @@
+../../../../../../css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.c
\ No newline at end of file
diff --git a/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_v21_build/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.h b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_v21_build/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.h
new file mode 120000
index 0000000..0337b18
--- /dev/null
+++ b/drivers/external_drivers/camera/drivers/media/pci/atomisp2/css2401a0_v21_build/css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.h
@@ -0,0 +1 @@
+../../../../../../css/isp/kernels/ipu2_io_ls/plane_io_ls/ia_css_plane_io.host.h
\ No newline at end of file
-- 
1.9.1

