<!DOCTYPE html>
<html lang="en" data-bs-theme="light">
    <head>
        <meta charset="utf-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <meta name="viewport" content="width=device-width, initial-scale=1.0">
        
        <meta name="author" content="RSP">
        <link rel="canonical" href="https://iot-kmutnb.github.io/blogs/teaching/digital_logic_lab_2025-1/lab_sheet-3/">
        <link rel="shortcut icon" href="../../../img/favicon.ico">
        <title>Lab Sheet 3 - IoT Engineering Education</title>
        <link href="../../../css/bootstrap.min.css" rel="stylesheet">
        <link href="../../../css/fontawesome.min.css" rel="stylesheet">
        <link href="../../../css/brands.min.css" rel="stylesheet">
        <link href="../../../css/solid.min.css" rel="stylesheet">
        <link href="../../../css/v4-font-face.min.css" rel="stylesheet">
        <link href="../../../css/base.css" rel="stylesheet">
        <link id="hljs-light" rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/styles/github.min.css" >
        <link id="hljs-dark" rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/styles/github-dark.min.css" disabled>
        <link href="../../../css/extra.css" rel="stylesheet">
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/highlight.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/yaml.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/c.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/cpp.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/arduino.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/python.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/javascript.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/typescript.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/json.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/rust.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/vhdl.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/verilog.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/bash.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/text.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/plaintext.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/matlab.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/julia.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/go.min.js"></script>
        <script>hljs.highlightAll();</script>
        <script async src="https://www.googletagmanager.com/gtag/js?id=G-966FQ6RN6W"></script>
        <script>
          window.dataLayer = window.dataLayer || [];
          function gtag(){dataLayer.push(arguments);}
          gtag('js', new Date());

          gtag('config', "G-966FQ6RN6W");
        </script> 
    </head>

    <body>
        <div class="navbar fixed-top navbar-expand-lg navbar-dark bg-primary">
            <div class="container">
                <a class="navbar-brand" href="../../..">IoT Engineering Education</a>
                <!-- Expander button -->
                <button type="button" class="navbar-toggler" data-bs-toggle="collapse" data-bs-target="#navbar-collapse" aria-controls="navbar-collapse" aria-expanded="false" aria-label="Toggle navigation">
                    <span class="navbar-toggler-icon"></span>
                </button>

                <!-- Expanded navigation -->
                <div id="navbar-collapse" class="navbar-collapse collapse">
                        <!-- Main navigation -->
                        <ul class="nav navbar-nav">
                            <li class="nav-item">
                                <a href="../../.." class="nav-link">Home</a>
                            </li>
                            <li class="nav-item">
                                <a href="../../../about/" class="nav-link">About</a>
                            </li>
                        </ul>

                    <ul class="nav navbar-nav ms-md-auto">
                        <li class="nav-item">
                            <a href="#" class="nav-link" data-bs-toggle="modal" data-bs-target="#mkdocs_search_modal">
                                <i class="fa fa-search"></i> Search
                            </a>
                        </li>
                    </ul>
                </div>
            </div>
        </div>

        <div class="container">
            <div class="row">
                    <div class="col-md-3"><div class="navbar-expand-md bs-sidebar hidden-print affix" role="complementary">
    <div class="navbar-header">
        <button type="button" class="navbar-toggler collapsed" data-bs-toggle="collapse" data-bs-target="#toc-collapse" title="Table of Contents">
            <span class="fa fa-angle-down"></span>
        </button>
    </div>

    
    <div id="toc-collapse" class="navbar-collapse collapse card bg-body-tertiary">
        <ul class="nav flex-column">
            
            <li class="nav-item" data-bs-level="1"><a href="#lab-sheet-3" class="nav-link">Lab Sheet 3</a>
              <ul class="nav flex-column">
            <li class="nav-item" data-bs-level="3"><a href="#hardware-software-required" class="nav-link">Hardware / Software Required</a>
              <ul class="nav flex-column">
              </ul>
            </li>
            <li class="nav-item" data-bs-level="2"><a href="#lab-1-rs-latch" class="nav-link">Lab 1: RS Latch</a>
              <ul class="nav flex-column">
            <li class="nav-item" data-bs-level="3"><a href="#objective" class="nav-link">Objective</a>
              <ul class="nav flex-column">
              </ul>
            </li>
            <li class="nav-item" data-bs-level="3"><a href="#lab-procedure" class="nav-link">Lab Procedure</a>
              <ul class="nav flex-column">
              </ul>
            </li>
              </ul>
            </li>
            <li class="nav-item" data-bs-level="2"><a href="#post-lab-questions-for-lab-1" class="nav-link">Post-Lab Questions for Lab 1</a>
              <ul class="nav flex-column">
              </ul>
            </li>
            <li class="nav-item" data-bs-level="2"><a href="#lab-2-d-flip-flops-and-toggle-flip-flops" class="nav-link">Lab 2: D Flip-Flops and Toggle Flip-Flops</a>
              <ul class="nav flex-column">
            <li class="nav-item" data-bs-level="3"><a href="#objective_1" class="nav-link">Objective</a>
              <ul class="nav flex-column">
              </ul>
            </li>
            <li class="nav-item" data-bs-level="3"><a href="#lab-procedure_1" class="nav-link">Lab Procedure</a>
              <ul class="nav flex-column">
              </ul>
            </li>
              </ul>
            </li>
            <li class="nav-item" data-bs-level="2"><a href="#post-lab-questions-for-lab-2" class="nav-link">Post-Lab Questions for Lab 2</a>
              <ul class="nav flex-column">
              </ul>
            </li>
            <li class="nav-item" data-bs-level="2"><a href="#lab-3-shift-register" class="nav-link">Lab 3: Shift Register</a>
              <ul class="nav flex-column">
            <li class="nav-item" data-bs-level="3"><a href="#objective_2" class="nav-link">Objective</a>
              <ul class="nav flex-column">
              </ul>
            </li>
            <li class="nav-item" data-bs-level="3"><a href="#lab-procedure_2" class="nav-link">Lab Procedure</a>
              <ul class="nav flex-column">
              </ul>
            </li>
              </ul>
            </li>
            <li class="nav-item" data-bs-level="2"><a href="#lab-4-up-down-binary-counter-with-a-slower-clock" class="nav-link">Lab 4: Up-Down Binary Counter with a Slower Clock</a>
              <ul class="nav flex-column">
            <li class="nav-item" data-bs-level="3"><a href="#objective_3" class="nav-link">Objective</a>
              <ul class="nav flex-column">
              </ul>
            </li>
            <li class="nav-item" data-bs-level="3"><a href="#lab-procedure_3" class="nav-link">Lab Procedure</a>
              <ul class="nav flex-column">
              </ul>
            </li>
              </ul>
            </li>
            <li class="nav-item" data-bs-level="2"><a href="#lab-5-bit-sequence-detector" class="nav-link">Lab 5: Bit Sequence Detector</a>
              <ul class="nav flex-column">
            <li class="nav-item" data-bs-level="3"><a href="#objective_4" class="nav-link">Objective</a>
              <ul class="nav flex-column">
              </ul>
            </li>
            <li class="nav-item" data-bs-level="3"><a href="#lab-procedure_4" class="nav-link">Lab Procedure</a>
              <ul class="nav flex-column">
              </ul>
            </li>
              </ul>
            </li>
            <li class="nav-item" data-bs-level="2"><a href="#post-lab-questions-for-lab-5" class="nav-link">Post-Lab Questions for Lab 5</a>
              <ul class="nav flex-column">
              </ul>
            </li>
            <li class="nav-item" data-bs-level="2"><a href="#lab-6-parallel-vs-serial-parity-bit-calculation" class="nav-link">Lab 6: Parallel vs. Serial Parity Bit Calculation</a>
              <ul class="nav flex-column">
            <li class="nav-item" data-bs-level="3"><a href="#objective_5" class="nav-link">Objective:</a>
              <ul class="nav flex-column">
              </ul>
            </li>
            <li class="nav-item" data-bs-level="3"><a href="#parity-bit-calculation" class="nav-link">Parity Bit Calculation</a>
              <ul class="nav flex-column">
              </ul>
            </li>
            <li class="nav-item" data-bs-level="3"><a href="#lab-procedure_5" class="nav-link">Lab Procedure:</a>
              <ul class="nav flex-column">
              </ul>
            </li>
              </ul>
            </li>
            <li class="nav-item" data-bs-level="2"><a href="#post-lab-questions-for-lab-6" class="nav-link">Post-Lab Questions for Lab 6</a>
              <ul class="nav flex-column">
              </ul>
            </li>
              </ul>
            </li>
        </ul>
    </div>
</div></div>
                    <div class="col-md-9" role="main">

<h1 id="lab-sheet-3"><strong>Lab Sheet 3</strong><a class="headerlink" href="#lab-sheet-3" title="Permanent link">#</a></h1>
<p>This lab sheet contains the following lab activities:</p>
<ul>
<li><a href="#lab-1-rs-latch"><strong>Lab 1: RS Latch</strong></a></li>
<li><a href="#lab-2-d-flip-flops-and-toggle-flip-flops"><strong>Lab 2: D Flip-Flops and Toggle Flip-Flops</strong></a></li>
<li><a href="#lab-3-shift-register"><strong>Lab 3: Shift Register</strong></a></li>
<li><a href="#lab-4-up-down-binary-counter-with-a-slower-clock"><strong>Lab 4: Up-Down Binary Counter with a Slower Clock</strong></a></li>
<li><a href="#lab-5-bit-sequence-detector"><strong>Lab 5: Bit Sequence Detector</strong></a></li>
<li><a href="#lab-6-parallel-vs-serial-parity-bit-calculation"><strong>Lab 6: Parallel vs. Serial Parity Bit Calculation</strong></a></li>
</ul>
<h3 id="hardware-software-required"><strong>Hardware / Software Required</strong><a class="headerlink" href="#hardware-software-required" title="Permanent link">#</a></h3>
<ul>
<li>Intel DE10-Lite FPGA board (with a USB cable)</li>
<li>Computer with USB ports + Intel Quartus Prime Lite + VHDL Simulator</li>
<li>Digital Oscilloscope</li>
</ul>
<hr />
<h2 id="lab-1-rs-latch"><strong>Lab 1: RS Latch</strong><a class="headerlink" href="#lab-1-rs-latch" title="Permanent link">#</a></h2>
<h3 id="objective"><strong>Objective</strong><a class="headerlink" href="#objective" title="Permanent link">#</a></h3>
<ul>
<li>Learn how to write synthesizable VHDL code to implement an RS latch targeting an FPGA.</li>
</ul>
<h3 id="lab-procedure"><strong>Lab Procedure</strong><a class="headerlink" href="#lab-procedure" title="Permanent link">#</a></h3>
<ol>
<li>
<p>Write VHDL code to implement an <strong>RS latch using two cross-coupled two-input NAND gates</strong>.</p>
<ul>
<li>Use two onboard slide switches, <code>SW(0)</code> and <code>SW(1)</code>, as active-low inputs <code>/S</code> (set)
  and <code>/R</code> (reset) for the RS latch.</li>
<li>The RS latch has two complementary outputs: <code>Q</code> (non-inverting) and <code>QB</code> (inverting),
  driving two onboard LEDs <code>LEDS(0)</code> and <code>LEDS(1</code>) respectively.</li>
</ul>
</li>
<li>
<p>Test the design on the <strong>MAX10 Lite FPGA</strong> board and measure the output signals
using a digital oscilloscope.</p>
<ul>
<li>Make sure that FPGA pin assignments for the I/O signals are applied correctly.</li>
</ul>
</li>
<li>
<p>Write the observed logic states of the RS latch for each switch combination
using the following truth table.</p>
</li>
<li>
<p>Reimplement the RS latch using two-input <strong>NOR gates</strong> instead of two-input NAND gates.</p>
<ul>
<li>Change the inputs of the RS latch to <code>R</code> and <code>S</code> (both active-high).</li>
<li>Test the design on the FPGA board to verify its correctness.</li>
</ul>
</li>
</ol>
<table>
<thead>
<tr>
<th style="text-align: center;">SW(0)</th>
<th style="text-align: center;">SW(1)</th>
<th style="text-align: center;">LEDS(0)</th>
<th style="text-align: center;">LEDS(1)</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align: center;">LOW</td>
<td style="text-align: center;">HIGH</td>
<td style="text-align: center;"></td>
<td style="text-align: center;"></td>
</tr>
<tr>
<td style="text-align: center;">HIGH</td>
<td style="text-align: center;">LOW</td>
<td style="text-align: center;"></td>
<td style="text-align: center;"></td>
</tr>
<tr>
<td style="text-align: center;">HIGH</td>
<td style="text-align: center;">HIGH</td>
<td style="text-align: center;"></td>
<td style="text-align: center;"></td>
</tr>
<tr>
<td style="text-align: center;">LOW</td>
<td style="text-align: center;">LOW</td>
<td style="text-align: center;"></td>
<td style="text-align: center;"></td>
</tr>
</tbody>
</table>
<p><strong>Table:</strong> Truth Table for RS Latch</p>
<p><img alt="" src="tff_chain.jpg" /></p>
<p><strong>Figure:</strong> The schematic of a clock divider based on T-FFs, as shown in the RTL Viewer</p>
<hr />
<h2 id="post-lab-questions-for-lab-1"><strong>Post-Lab Questions for Lab 1</strong><a class="headerlink" href="#post-lab-questions-for-lab-1" title="Permanent link">#</a></h2>
<ol>
<li>
<p>According to the post-mapping report provided by Quartus Prime Lite,
how many <strong>logic cells</strong> of MAX10 FPGA are used to implement the RS Latch?</p>
</li>
<li>
<p>What happens to the output <code>Q</code> and <code>QB</code> when both inputs <code>R_N</code> and <code>S_N</code> are LOW?</p>
</li>
<li>
<p>How would replacing the NAND gates with NOR gates change the behavior of the RS latch?</p>
</li>
</ol>
<p>&nbsp;</p>
<hr />
<h2 id="lab-2-d-flip-flops-and-toggle-flip-flops"><strong>Lab 2: D Flip-Flops and Toggle Flip-Flops</strong><a class="headerlink" href="#lab-2-d-flip-flops-and-toggle-flip-flops" title="Permanent link">#</a></h2>
<h3 id="objective_1"><strong>Objective</strong><a class="headerlink" href="#objective_1" title="Permanent link">#</a></h3>
<ul>
<li>Learn how to use VHDL to implement a D flip-flop, a toggle flip-flop
and a clock divider based on toggle flip-flops.</li>
</ul>
<h3 id="lab-procedure_1"><strong>Lab Procedure</strong><a class="headerlink" href="#lab-procedure_1" title="Permanent link">#</a></h3>
<ol>
<li>
<p>Write synthesizable VHDL code to implement a <strong>D flip-flop (D-FF)</strong>
using two D latches in a master-slave configuration.</p>
<ul>
<li>Use the VHDL code of a D latch (<code>d_latch</code>) provided below.</li>
</ul>
</li>
<li>
<p>Implement a <strong>toggle flip-flop (T-FF)</strong> based on a D flip-flop implemented in <strong>Step 1</strong>.</p>
</li>
<li>
<p>Write VHDL code for a <strong>fully synchronous design</strong> (<code>toggle_output</code>)
that utilizes a chain of <script type="math/tex">N</script> T-FFs to generate a toggle output
at a frequency lower than the system clock (50MHz).</p>
<ul>
<li>A slide switch <code>SW(0)</code> is used as the toggle input (to enable/disable toggling).  </li>
<li>The design uses a 50 MHz clock input <code>CLK</code> and produces
  two complementary output signals: <code>Q</code> and <code>QB</code>.</li>
<li>Capture the schematic of the synthesized circuit (with <script type="math/tex">N=6</script>) in the RTL Viewer
  for inclusion in the lab report.</li>
</ul>
</li>
<li>
<p>Write a VHDL testbench for the <code>toggle_output</code> design.</p>
<ul>
<li>Use a VHDL simulator to simulate the design with the VHDL testbench.</li>
<li>Capture the simulation waveforms for inclusion in the lab report.</li>
</ul>
</li>
<li>
<p>Test the <code>toggle_output</code> design using the <strong>MAX10 Lite FPGA</strong> board and
measure the output signals using a digital oscilloscope.</p>
<ul>
<li>Use the <code>PIN_AB21</code> and <code>PIN_AA20</code> pins (3.3V LVTTL) for outputs <code>Q</code> and <code>QB</code>.</li>
<li>Capture the waveforms of the output signal for inclusion in the lab report.</li>
<li>Try a different number of T-FFs (change <script type="math/tex">N</script> to a larger integer value),
  recompile and upload to the FPGA board to observe the difference using an oscilloscope.</li>
</ul>
</li>
</ol>
<pre><code class="language-VHDL">-- File: d_latch.vhd
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY d_latch IS
    PORT (
        D  : IN  STD_LOGIC; -- Data input
        EN : IN  STD_LOGIC; -- Enable input
        Q  : OUT STD_LOGIC; -- Output Q
        QB : OUT STD_LOGIC  -- Inverted output (Q-bar)
    );
END d_latch;

ARCHITECTURE dataflow OF d_latch IS
    SIGNAL q_int : STD_LOGIC := '0';
BEGIN
    -- MUX2_1 logic
    q_int &lt;= D WHEN EN = '1' ELSE q_int;
    -- Concurrent signal assigments for outputs
    Q  &lt;= q_int;
    QB &lt;= NOT q_int;
END dataflow;
</code></pre>
<p>&nbsp;</p>
<hr />
<h2 id="post-lab-questions-for-lab-2"><strong>Post-Lab Questions for Lab 2</strong><a class="headerlink" href="#post-lab-questions-for-lab-2" title="Permanent link">#</a></h2>
<ol>
<li>
<p>What is the output frequency of the <code>toggle_output</code> design when using <script type="math/tex">N = 6</script>?</p>
</li>
<li>
<p>For the <code>toggle_output</code> design, what is a possible value for <script type="math/tex">N</script> so that
   the frequency of the output is between 1Hz and 10Hz?</p>
</li>
<li>
<p>Identify the longest or critical path of the <code>toggle_output</code> design as shown
   in the RTL Viewer.</p>
</li>
</ol>
<p>&nbsp;</p>
<hr />
<h2 id="lab-3-shift-register"><strong>Lab 3: Shift Register</strong><a class="headerlink" href="#lab-3-shift-register" title="Permanent link">#</a></h2>
<h3 id="objective_2"><strong>Objective</strong><a class="headerlink" href="#objective_2" title="Permanent link">#</a></h3>
<ul>
<li>Learn how to use VHDL to implement a shift register.</li>
</ul>
<h3 id="lab-procedure_2"><strong>Lab Procedure</strong><a class="headerlink" href="#lab-procedure_2" title="Permanent link">#</a></h3>
<ol>
<li>
<p><strong>Write synthesizable VHDL code:</strong></p>
<ul>
<li>The design entity (<code>leds_shift_reg</code>) has the following I/Os:<ul>
<li>A 50 MHz clock signal as input: <code>CLK_50MHZ</code></li>
<li>A push button used as an active-low asynchronous reset input: <code>RST_N</code></li>
<li>A push button: <code>PB</code> (active-low)</li>
<li>10-bit slide switches as inputs: <code>SW(9..0)</code></li>
<li>10-bit LEDs as outputs: <code>LEDS(9..0)</code></li>
</ul>
</li>
<li>The <code>PB</code> input should be filtered with a <strong>debounce</strong> module.</li>
<li>If <code>RST_N</code> is held <code>LOW</code>, the circuit enters the reset state
  and loads the values of the slide switches <code>SW</code> into an internal shift register.
  However, if the <code>SW</code> inputs are all 0s, the least significant bit (LSB) is 
  set to`'1' and the rest to '0'.</li>
<li>If the system reset is de-asserted and there is a rising edge on <code>PB</code>,
  the shift register performs a <strong>circular left shift by one position</strong>.
  Otherwise, the shift register retains its current state.</li>
<li>The <code>LEDS</code> display the current value of the shift register.</li>
</ul>
</li>
<li>
<p>Write a VHDL testbench to verify the design.</p>
<ul>
<li>Simulate the design using the testbench.</li>
<li>Capture the simulation waveforms for inclusion in the lab report.</li>
</ul>
</li>
<li>
<p>Test your FPGA design using the <strong>DE10-Lite FPGA board</strong>:</p>
<ul>
<li>Implement and download your design to the FPGA board.</li>
<li>Demonstrate your design to the lab instructor for validation.</li>
</ul>
</li>
</ol>
<p>&nbsp;</p>
<hr />
<h2 id="lab-4-up-down-binary-counter-with-a-slower-clock"><strong>Lab 4: Up-Down Binary Counter with a Slower Clock</strong><a class="headerlink" href="#lab-4-up-down-binary-counter-with-a-slower-clock" title="Permanent link">#</a></h2>
<h3 id="objective_3"><strong>Objective</strong><a class="headerlink" href="#objective_3" title="Permanent link">#</a></h3>
<ul>
<li>Learn how to use VHDL to implement a binary counter in up/down mode.</li>
</ul>
<h3 id="lab-procedure_3"><strong>Lab Procedure</strong><a class="headerlink" href="#lab-procedure_3" title="Permanent link">#</a></h3>
<ol>
<li>
<p><strong>Write synthesizable VHDL code:</strong></p>
<ul>
<li>The design entity (<code>counter</code>) has the following I/Os:<ul>
<li>a 50 MHz clock signal as input: <code>CLK_50MHZ</code></li>
<li>a push button used as an active-low asynchronous reset input: <code>RST_N</code></li>
<li>two slide switches: <code>UP_DOWN(1..0)</code></li>
<li>10-bit LEDs as outputs: <code>LEDS(9..0)</code></li>
</ul>
</li>
<li>If <code>RST_N</code> is held <code>LOW</code>, the circuit enters the reset state
  and load 0s into the register of an internal <strong>10-bit binary counter</strong>.</li>
<li>The counter's value is between <code>0x000</code> and <code>0x3FF</code> (hex). The value wraps around
  in case of an overflow or an underflow.</li>
<li>If the system reset is de-asserted:<ul>
<li><code>UP_DOWN[1:0] = "01"</code>: the counter increments its value by 1 every 100 msec. </li>
<li><code>UP_DOWN[1:0] = "10"</code>: the counter decrements its value by 1 every 100 msec. </li>
<li>Otherwise, the counter retains its current value.</li>
</ul>
</li>
<li>The LEDs display the current value of the binary counter.</li>
<li>The top-level design unit (shown in the VHDL code template below)
  must be composed of two submodules, which are to be implemented in VHDL:<ul>
<li>a binary counter module (<code>updown_counter</code>)</li>
<li>a clock tick generator module (<code>tick_gen</code>), used to generate a periodic 
clock enable signal for the binary counter module.</li>
</ul>
</li>
</ul>
</li>
<li>
<p>Write a VHDL testbench to verify the design.</p>
<ul>
<li>Simulate the design using the testbench.</li>
<li>Capture the simulation waveforms for inclusion in the lab report.</li>
</ul>
</li>
<li>
<p>Use <strong>Quartus Prime Lite</strong> to compile source code and upload the bitstream file
to the FPGA board for testing purposes.</p>
<ul>
<li>Demonstrate your design to the lab instructor for validation.</li>
</ul>
</li>
</ol>
<pre><code class="language-VHDL">-- File: counter.vhd
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
ENTITY counter IS
    PORT (
        CLK_50MHZ : IN STD_LOGIC;
        RST_N     : IN STD_LOGIC;
        UP_DOWN   : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
        LEDS      : OUT STD_LOGIC_VECTOR(9 DOWNTO 0)
    );
END counter;

ARCHITECTURE structural OF counter IS

    COMPONENT tick_gen IS
        GENERIC (
            BW : INTEGER;
            MAX_VALUE : INTEGER
        );
        PORT (
            CLK   : IN STD_LOGIC; -- clock input
            RST_N : IN STD_LOGIC; -- active-low, asynchronous input
            TICK  : OUT STD_LOGIC -- single-cycle, periodic clock pulse
        );
    END COMPONENT;

    COMPONENT updown_counter IS
        GENERIC ( BW : INTEGER );
        PORT (
            CLK    : IN STD_LOGIC; -- clock input
            RST_N  : IN STD_LOGIC; -- active-low, asynchronous input
            CE     : IN STD_LOGIC; -- clock enable input
            UPDOWN : IN STD_LOGIC_VECTOR(1 DOWNTO 0); -- updown control input
            Q      : OUT STD_LOGIC_VECTOR(BW - 1 DOWNTO 0) -- counter output
        );
    END COMPONENT;

    SIGNAL tick : STD_LOGIC;
    SIGNAL counter_out : STD_LOGIC_VECTOR(9 DOWNTO 0);

BEGIN
    -- Instantiate tick generator
    TICK_GEN_inst : ENTITY work.tick_gen
        GENERIC MAP(
            BW =&gt; 20,
            MAX_VALUE =&gt; 500000 - 1
        )
        PORT MAP(
            CLK   =&gt; CLK_50MHZ,
            RST_N =&gt; RST_N,
            TICK  =&gt; tick
        );

    -- Instantiate up/down counter
    COUNTER_inst : ENTITY work.updown_counter
        GENERIC MAP( BW =&gt; 10 )
        PORT MAP(
            CLK    =&gt; CLK_50MHZ,
            RST_N  =&gt; RST_N,
            CE     =&gt; tick,
            UPDOWN =&gt; UP_DOWN,
            Q      =&gt; counter_out
        );

    LEDS &lt;= counter_out; -- Output to LEDs
END structural;
</code></pre>
<p><img alt="" src="counter_rtl_view.jpg" /></p>
<p><strong>Figure:</strong> The schematic of the up-down counter
consisting of  a clock tick generator module (<code>tick_gen</code>)
and a binary counter module (<code>updown_counter</code>), as shown in the RTL Viewer</p>
<p>&nbsp;</p>
<hr />
<h2 id="lab-5-bit-sequence-detector"><strong>Lab 5: Bit Sequence Detector</strong><a class="headerlink" href="#lab-5-bit-sequence-detector" title="Permanent link">#</a></h2>
<h3 id="objective_4"><strong>Objective</strong><a class="headerlink" href="#objective_4" title="Permanent link">#</a></h3>
<ul>
<li>Learn how to implement an FSM-based bit sequence detector using VHDL
  for detecting a specified bit sequence within a 10-bit input loaded from slide switches.</li>
</ul>
<h3 id="lab-procedure_4"><strong>Lab Procedure</strong><a class="headerlink" href="#lab-procedure_4" title="Permanent link">#</a></h3>
<ol>
<li>
<p>Write VHDL code to implement a bit sequence detector
   that detects a <strong>5-bit pattern</strong> in a <strong>10-bit sequence</strong>.</p>
</li>
<li>
<p>The top-level design (<code>bit_seq_detect_test</code>) has the following I/O interface:</p>
<ul>
<li><code>CLK</code>: Clock input (50 MHz)</li>
<li><code>RST_N</code>: Asynchronous active-low reset input</li>
<li><code>START</code>: Start input</li>
<li><code>SW(9..0)</code>: 10-bit slide switch input</li>
<li><code>LEDS(1..0)</code>: 2-bit status LED output</li>
</ul>
</li>
<li>
<p><strong>Functional Description</strong></p>
<ul>
<li><strong>Initial State</strong>:<ul>
<li>All LEDs are OFF.</li>
<li>System waits for a start triggered by a button click.</li>
</ul>
</li>
<li><strong>On START Trigger</strong>:<ul>
<li>The value of <code>SW(9..0)</code> is loaded into an <strong>internal shift register</strong>.</li>
<li>Shifting begins on each <strong>rising edge</strong> of <code>CLK</code>.</li>
<li>Bits are shifted out with the <strong>MSB first</strong>, and <strong>LSB is filled with '0'</strong>.</li>
<li>During shifting, all LEDs are turned OFF.</li>
</ul>
</li>
<li><strong>Detection &amp; Output Logic</strong>:<ul>
<li>The shift register output is monitored by a <strong>bit sequence detector</strong>.</li>
<li>If the <strong>target bit pattern</strong> is detected, input bit shifting halts,
  <code>LEDS(1)</code> is turned ON, and the circuit returns to the initial state.</li>
<li>If all 10 bits have been shifted and no match is found, the shifting process completes,
  <code>LEDS(0)</code> is turned ON, and the circuit returns to the initial state.</li>
</ul>
</li>
<li><strong>Reset Logic</strong>: <ul>
<li>If <code>RST_N</code> is LOW, the system enters a reset state <strong>immediately</strong>.</li>
</ul>
</li>
</ul>
</li>
<li>
<p><strong>Implementation Guidelines</strong></p>
<ul>
<li>The top-level design must instantiate the <code>bit_seq_detect</code> module,
  which should be implemented separately using an FSM modeling style.</li>
<li>The bit sequence detector has the following I/O interface:<ul>
<li><code>CLK</code>   50 MHz clock input</li>
<li><code>RST_N</code> Asynchronous active-low reset input</li>
<li><code>ENA</code>   Enable input (high active)</li>
<li><code>DIN</code>   Data bit input</li>
<li><code>MATCH</code> Match status output (high active)</li>
</ul>
</li>
<li>Functional Description:<ul>
<li>On every rising edge of <code>CLK</code>, the FSM samples <code>DIN</code> if <code>ENA</code> is HIGH.</li>
<li>If <code>ENA</code> is LOW or <code>RST_N</code> is LOW (reset asserted), the FSM returns to the initial state.</li>
<li>The FSM starts processing when <code>ENA</code> is HIGH.</li>
<li>When the target bit sequence is detected, 
  the output <code>MATCH</code> goes HIGH for one clock cycle. Otherwise, the output is LOW.</li>
</ul>
</li>
<li>Target Sequence: <code>1 0 1 1 0</code></li>
<li>A VHDL testbench is provided as an example for simulating the <code>bit_seq_detect</code> module.<ul>
<li>Use the VHDL testbench to simulate your <code>bit_seq_detect</code> module.</li>
<li>Capture the simulation waveform for inclusion in the lab report.</li>
</ul>
</li>
</ul>
</li>
<li>
<p>Create a <strong>Quartus Prime Lite</strong> project, compile the VHDL source code,
and upload the bitstream to the <strong>MAX10 Lite board</strong> for testing purposes.</p>
<ul>
<li>Capture the schematic in the <strong>RTL Viewer</strong> and the FSM of the <code>bit_seq_detect</code> circuit 
shown in <strong>State Machine Viewer</strong> for inclusion in the lab report.</li>
<li>Demonstrate your design to the lab instructor for validation.</li>
</ul>
</li>
</ol>
<p><strong>VHDL Testbench Code Listing</strong></p>
<pre><code class="language-VHDL">-- File: tb_bit_seq_detect.vhd

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;

ENTITY tb_bit_seq_detect IS
END tb_bit_seq_detect;

ARCHITECTURE sim OF tb_bit_seq_detect IS
    -- DUT Signals
    SIGNAL t_CLK   : STD_LOGIC := '0';
    SIGNAL t_RST_N : STD_LOGIC := '0';
    SIGNAL t_ENA   : STD_LOGIC := '0';
    SIGNAL t_DIN   : STD_LOGIC := '0';
    SIGNAL t_MATCH : STD_LOGIC;

    -- Clock period
    CONSTANT CLK_PERIOD : TIME := 20 ns; -- 50 MHz

    -- Sequence to test: 1 0 1 1 0 = MATCH
    SIGNAL test_seq : STD_LOGIC_VECTOR(19 DOWNTO 0)
                      := b&quot;0101_1010_1111_0110_0100&quot;;

    -- Component declaration
    COMPONENT bit_seq_detect IS
        PORT (
            CLK   : IN STD_LOGIC;
            RST_N : IN STD_LOGIC;
            ENA   : IN STD_LOGIC;
            DIN   : IN STD_LOGIC;
            MATCH : OUT STD_LOGIC
        );
    END COMPONENT;

BEGIN
    -- DUT instance
    uut : ENTITY work.bit_seq_detect
        PORT MAP(
            CLK   =&gt; t_CLK,
            RST_N =&gt; t_RST_N,
            ENA   =&gt; t_ENA,
            DIN   =&gt; t_DIN,
            MATCH =&gt; t_MATCH
        );

    -- Clock generation
    clk_proc : PROCESS
    BEGIN
        t_CLK &lt;= '0';
        WAIT FOR CLK_PERIOD / 2;
        t_CLK &lt;= '1';
        WAIT FOR CLK_PERIOD / 2;
    END PROCESS;
    t_DIN &lt;= test_seq(test_seq'left);

    -- Stimulus process
    stim_proc : PROCESS
    BEGIN
        -- Initial reset
        t_RST_N &lt;= '0';
        t_ENA &lt;= '0';
        WAIT FOR 200 ns;
        t_RST_N &lt;= '1';
        WAIT UNTIL rising_edge(t_CLK);

        FOR i IN 0 TO test_seq'left LOOP
            IF i &gt;= 2 AND i &lt;= 4 THEN
                t_ENA &lt;= '0';
            ELSE
                t_ENA &lt;= '1';
            END IF;
            test_seq &lt;= test_seq(test_seq'left - 1 DOWNTO 0) &amp; '0';
            WAIT UNTIL rising_edge(t_CLK);
        END LOOP;

        t_ENA &lt;= '0';
        WAIT FOR 5 * CLK_PERIOD;
        REPORT &quot;Simulation finished&quot; SEVERITY note;
        WAIT;
    END PROCESS;

END sim;
</code></pre>
<p><strong>VHDL Code Listing:</strong> <code>bit_seq_detect_test.vhd</code></p>
<pre><code class="language-VHDL">-- File: bit_seq_detect_test.vhd

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

ENTITY bit_seq_detect_test IS
    PORT (
        CLK   : IN STD_LOGIC; -- 50 MHz clock
        RST_N : IN STD_LOGIC; -- Asynchronous active-low reset
        START : IN STD_LOGIC; -- Start trigger input
        SW    : IN STD_LOGIC_VECTOR(9 DOWNTO 0); -- 10-bit slide switch input
        LEDS  : OUT STD_LOGIC_VECTOR(1 DOWNTO 0) -- 2-bit status LED output
    );
END bit_seq_detect_test;

ARCHITECTURE rtl OF bit_seq_detect_test IS

    -- Component declaration
    COMPONENT bit_seq_detect IS
        PORT (
            CLK : IN STD_LOGIC;
            RST_N : IN STD_LOGIC;
            ENA : IN STD_LOGIC;
            DIN : IN STD_LOGIC;
            MATCH : OUT STD_LOGIC
        );
    END COMPONENT;

    TYPE state_type IS (ST_IDLE, ST_LOAD, ST_SHIFT, ST_MATCH, ST_DONE);
    SIGNAL state, next_state : state_type;
    attribute enum_encoding : string;
    -- specify FSM state encoding scheme: &quot;one-hot&quot;, &quot;sequential&quot;, &quot;gray&quot;
    attribute enum_encoding of state_type : type is &quot;one-hot&quot;;

    SIGNAL shift_reg    : UNSIGNED(9 DOWNTO 0);
    SIGNAL shift_end    : STD_LOGIC;
    SIGNAL current_bit  : STD_LOGIC;
    SIGNAL match_flag   : STD_LOGIC;
    SIGNAL start_sync   : STD_LOGIC_VECTOR(1 DOWNTO 0) := (OTHERS =&gt; '1');
    SIGNAL start_rising : STD_LOGIC;
    SIGNAL ena_fsm      : STD_LOGIC := '0';
    SIGNAL shift_cnt    : INTEGER RANGE 0 TO 10 := 0;

BEGIN
    -- Instance of the bit_seq_detect module
    detector_inst : bit_seq_detect
    PORT MAP(
        CLK   =&gt; CLK,
        RST_N =&gt; RST_N,
        ENA   =&gt; ena_fsm,
        DIN   =&gt; current_bit,
        MATCH =&gt; match_flag
    );

    -- START edge detector
    start_detect_proc : PROCESS (CLK, RST_N)
    BEGIN
        IF RST_N = '0' THEN
            start_sync &lt;= (OTHERS =&gt; '1');
        ELSIF rising_edge(CLK) THEN
            start_sync &lt;= start_sync(0) &amp; START;
        END IF;
    END PROCESS;

    -- concurrent signal assignments
    start_rising &lt;= NOT start_sync(1) AND start_sync(0);
    ena_fsm      &lt;= '1' WHEN state = ST_SHIFT ELSE '0';
    shift_end    &lt;= '1' WHEN shift_cnt = 9 ELSE '0';
    current_bit  &lt;= shift_reg(9);

    -- Shift register process
    shift_reg_proc : PROCESS (CLK, RST_N)
    BEGIN
        IF RST_N = '0' THEN
            shift_reg &lt;= (OTHERS =&gt; '0');
        ELSIF rising_edge(CLK) THEN
            IF state = ST_LOAD THEN
                shift_reg &lt;= unsigned(SW); -- load the switch value
            ELSIF state = ST_SHIFT THEN -- shift left
                shift_reg &lt;= shift_reg(8 DOWNTO 0) &amp; '0';
            END IF;
        END IF;
    END PROCESS;

    shift_cnt_proc: PROCESS (CLK, RST_N)
    BEGIN
        IF RST_N = '0' THEN
            shift_cnt &lt;= 0;
        ELSIF rising_edge(CLK) THEN
            IF state = ST_LOAD THEN
                shift_cnt &lt;= 0;
            ELSIF state = ST_SHIFT THEN
                shift_cnt &lt;= shift_cnt + 1;
            END IF;
        END IF;
    END PROCESS;

    -- FSM state register
    fsm_state_proc : PROCESS (CLK, RST_N)
    BEGIN
        IF RST_N = '0' THEN
            state &lt;= ST_IDLE;
        ELSIF rising_edge(CLK) THEN
            state &lt;= next_state;
        END IF;
    END PROCESS;

    -- FSM next-state logic
    next_state_proc : PROCESS (state, start_rising, match_flag, shift_end)
    BEGIN
        CASE state IS
            WHEN ST_IDLE =&gt;
                IF start_rising = '1' THEN
                    next_state &lt;= ST_LOAD;
                ELSE
                    next_state &lt;= ST_IDLE;
                END IF;

            WHEN ST_LOAD =&gt;
                next_state &lt;= ST_SHIFT;

            WHEN ST_SHIFT =&gt;
                IF match_flag = '1' THEN
                    next_state &lt;= ST_MATCH;
                ELSIF shift_end = '1' THEN
                    next_state &lt;= ST_DONE;
                ELSE
                    next_state &lt;= ST_SHIFT;
                END IF;

            WHEN ST_MATCH =&gt;
                next_state &lt;= ST_IDLE;

            WHEN ST_DONE =&gt;
                next_state &lt;= ST_IDLE;

            WHEN OTHERS =&gt;
                next_state &lt;= ST_IDLE;
        END CASE;
    END PROCESS;

    leds_update_proc : PROCESS (CLK, RST_N)
    BEGIN
        IF RST_N = '0' THEN
            LEDS &lt;= (OTHERS =&gt; '0');
        ELSIF rising_edge(CLK) THEN
            IF state = ST_SHIFT THEN
                LEDS(1) &lt;= '0';
                LEDS(0) &lt;= '0';
            ELSE
                IF state = ST_MATCH THEN
                    LEDS(1) &lt;= '1';
                END IF;
                IF state = ST_DONE THEN
                    LEDS(0) &lt;= '1';
                END IF;
            END IF;
        END IF;
    END PROCESS;

END rtl;
</code></pre>
<p><img alt="" src="sim_bit_seq_detect.jpg" /></p>
<p><strong>Figure:</strong> Example simulation waveforms for the bit sequence detector </p>
<p><img alt="" src="fsm_encoding.jpg" /></p>
<p><strong>Figure:</strong> FSM state encoding as shown in the State Machine Viewer</p>
<hr />
<h2 id="post-lab-questions-for-lab-5"><strong>Post-Lab Questions for Lab 5</strong><a class="headerlink" href="#post-lab-questions-for-lab-5" title="Permanent link">#</a></h2>
<ol>
<li>
<p>Is the FSM implementation in the VHDL code <strong>Moore-type or Mealy-type</strong>?
Explain the key differences between Moore and Mealy FSMs.</p>
</li>
<li>
<p>According to the FPGA compilation results, does the selected <strong>FSM state encoding</strong>
(e.g., "sequential", "one-hot", or "gray code") impact FPGA resource usage, 
such as logic elements and flip-flops?</p>
</li>
</ol>
<p>&nbsp;</p>
<hr />
<h2 id="lab-6-parallel-vs-serial-parity-bit-calculation"><strong>Lab 6: Parallel vs. Serial Parity Bit Calculation</strong><a class="headerlink" href="#lab-6-parallel-vs-serial-parity-bit-calculation" title="Permanent link">#</a></h2>
<h3 id="objective_5"><strong>Objective:</strong><a class="headerlink" href="#objective_5" title="Permanent link">#</a></h3>
<ul>
<li>Learn how to implement parity bit calculation using
  two different approaches: serial computation and parallel computation.</li>
</ul>
<h3 id="parity-bit-calculation"><strong>Parity Bit Calculation</strong><a class="headerlink" href="#parity-bit-calculation" title="Permanent link">#</a></h3>
<p>Given an <script type="math/tex">n</script>-bit data word <script type="math/tex">(b_{N-1}, \dots, b_0)</script> stored in a register,
the parity bit <script type="math/tex">p</script> of the data word is computed as:</p>
<p>
<script type="math/tex; mode=display">
p = b_{N-1} \oplus b_{N-2} \oplus \cdots \oplus b_1 \oplus b_0
</script>
</p>
<p>This is the bitwise XOR (<script type="math/tex">\oplus</script>) of all bits in the data word.</p>
<p><strong>Pseudo Code (Bit-Serial Computation)</strong></p>
<pre><code class="language-text">p = 0
for i in 0 to N-1 loop
    p = p xor b[i]
return p
</code></pre>
<p>&nbsp;</p>
<h3 id="lab-procedure_5"><strong>Lab Procedure:</strong><a class="headerlink" href="#lab-procedure_5" title="Permanent link">#</a></h3>
<ol>
<li>
<p>Write VHDL code that implements the parity calculation.</p>
<ul>
<li>The design entity (<code>bit_parity_calc</code>) should have the following I/O interface:<ul>
<li><code>CLK</code> clock input</li>
<li><code>RST_N</code> asynchronous reset (active-low) input</li>
<li><code>DATA[N-1..0]</code> n-bit data input, (<code>N</code> is a VHDL generic)</li>
<li><code>START</code> start input</li>
<li><code>DONE</code> done status output</li>
<li><code>PARITY</code> parity bit output</li>
</ul>
</li>
<li><strong>Functional Description:</strong><ul>
<li>The module should compute the parity bit when <code>START</code> is asserted, 
  assert <code>DONE</code> when the result is ready, and output the computed parity on <code>PARITY</code>.</li>
</ul>
</li>
</ul>
</li>
<li>
<p>Implement the <code>bit_parity_calc</code> module using two different approaches:</p>
<ul>
<li><strong>Bit-parallel computation:</strong><ul>
<li>Use a combinational XOR tree to compute the parity in one cycle.</li>
</ul>
</li>
<li><strong>Bit-serial computation:</strong><ul>
<li>Use sequential logic to XOR one bit at a time over multiple clock cycles (e.g., using a shift register and accumulator).</li>
</ul>
</li>
<li>Notes:<ul>
<li>In the bit-parallel design, all bits are XORed in a combinational logic tree.</li>
<li>In the bit-serial design, bits are XORed one at a time over multiple clock cycles.</li>
</ul>
</li>
</ul>
</li>
<li>
<p>Write a VHDL testbench for simulation to verify the correctness of both implementations.</p>
<ul>
<li>Capture the simulation waveforms for inclusion in the lab report.</li>
</ul>
</li>
<li>
<p>Synthesize and Test the Design on FPGA using Quartus Prime Lite.</p>
<ul>
<li>Create a <strong>Quartus Prime Lite</strong> project and compile the VHDL design.  </li>
<li>Upload the synthesized design to your FPGA development board.  </li>
<li><strong>Hardware Setup:</strong><ul>
<li>Use 10-bit slide switches as data input: <code>DATA[9..0]</code></li>
<li>Use two push buttons for control signals: <code>RST_N</code> and <code>START</code> </li>
<li>Use two LEDs for the <code>DONE</code> and <code>PARTITY</code> output.</li>
</ul>
</li>
<li>Capture the schematic of synthesized circuit as shown in <strong>RTL Viewer</strong> for inclusion in the lab report.</li>
<li>Demonstrate your design to the lab instructor for validation.</li>
</ul>
</li>
</ol>
<hr />
<h2 id="post-lab-questions-for-lab-6"><strong>Post-Lab Questions for Lab 6</strong><a class="headerlink" href="#post-lab-questions-for-lab-6" title="Permanent link">#</a></h2>
<ol>
<li>
<p>Compare the bit-serial and bit-parallel implementations in terms of 
execution time (latency) and hardware resource usage.</p>
</li>
<li>
<p>How does increasing the value of <code>N</code> affect each design implementation?</p>
</li>
<li>
<p>In the bit-serial implementation, how many clock cycles are required from <code>START</code> to <code>DONE</code>?</p>
</li>
</ol>
<p>&nbsp;</p>
<hr />
<p><em>This work is licensed under a</em> <strong><em>Creative Commons Attribution-ShareAlike 4.0 International License</em></strong>.</p>
<p>Created: 2025-06-08 | Last Updated: 2025-06-10</p></div>
            </div>
        </div>

        <footer class="col-md-12">
            <hr>
                <p>Copyright &copy; 2021-2025 IoT Engineering Education, Bangkok/Thailand</a></p>
            <p>Documentation built with <a href="https://www.mkdocs.org/">MkDocs</a>.</p>
        </footer>
        <script src="../../../js/bootstrap.bundle.min.js"></script>
        <script>
            var base_url = "../../..",
                shortcuts = {"help": 191, "next": 78, "previous": 80, "search": 83};
        </script>
        <script src="../../../js/base.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.4/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
        <script src="../../../search/main.js"></script>

        <div class="modal" id="mkdocs_search_modal" tabindex="-1" role="dialog" aria-labelledby="searchModalLabel" aria-hidden="true">
    <div class="modal-dialog modal-lg">
        <div class="modal-content">
            <div class="modal-header">
                <h4 class="modal-title" id="searchModalLabel">Search</h4>
                <button type="button" class="btn-close" data-bs-dismiss="modal" aria-label="Close"></button>
            </div>
            <div class="modal-body">
                <p>From here you can search these documents. Enter your search terms below.</p>
                <form>
                    <div class="form-group">
                        <input type="search" class="form-control" placeholder="Search..." id="mkdocs-search-query" title="Type search term here">
                    </div>
                </form>
                <div id="mkdocs-search-results" data-no-results-text="No results found"></div>
            </div>
            <div class="modal-footer">
            </div>
        </div>
    </div>
</div><div class="modal" id="mkdocs_keyboard_modal" tabindex="-1" role="dialog" aria-labelledby="keyboardModalLabel" aria-hidden="true">
    <div class="modal-dialog">
        <div class="modal-content">
            <div class="modal-header">
                <h4 class="modal-title" id="keyboardModalLabel">Keyboard Shortcuts</h4>
                <button type="button" class="btn-close" data-bs-dismiss="modal" aria-label="Close"></button>
            </div>
            <div class="modal-body">
              <table class="table">
                <thead>
                  <tr>
                    <th style="width: 20%;">Keys</th>
                    <th>Action</th>
                  </tr>
                </thead>
                <tbody>
                  <tr>
                    <td class="help shortcut"><kbd>?</kbd></td>
                    <td>Open this help</td>
                  </tr>
                  <tr>
                    <td class="next shortcut"><kbd>n</kbd></td>
                    <td>Next page</td>
                  </tr>
                  <tr>
                    <td class="prev shortcut"><kbd>p</kbd></td>
                    <td>Previous page</td>
                  </tr>
                  <tr>
                    <td class="search shortcut"><kbd>s</kbd></td>
                    <td>Search</td>
                  </tr>
                </tbody>
              </table>
            </div>
            <div class="modal-footer">
            </div>
        </div>
    </div>
</div>

    </body>
</html>
