#ifndef __MrcMcRegisterStructTgl3xxx_h__
#define __MrcMcRegisterStructTgl3xxx_h__
/** @file
  This file was automatically generated. Modify at your own risk.
  Note that no error checking is done in these functions so ensure that the correct values are passed.

@copyright
  Copyright (c) 2010 - 2019 Intel Corporation. All rights reserved
  This software and associated documentation (if any) is furnished
  under a license and may only be used or copied in accordance
  with the terms of the license. Except as permitted by the
  license, no part of this software or documentation may be
  reproduced, stored in a retrieval system, or transmitted in any
  form or by any means without the express written consent of
  Intel Corporation.
  This file contains an 'Intel Peripheral Driver' and is uniquely
  identified as "Intel Reference Module" and is licensed for Intel
  CPUs and chipsets under the terms of your license agreement with
  Intel or your vendor. This file may be modified by the user, subject
  to additional terms of the license agreement.

@par Specification Reference:
**/

#pragma pack(push, 1)

typedef DLLDDRDATA0_CR_MASTERDLLCFG_STRUCT DLLDDRDATA6_CR_MASTERDLLCFG_STRUCT;

typedef DLLDDRDATA0_CR_CBTUNE0_STRUCT DLLDDRDATA6_CR_CBTUNE0_STRUCT;

typedef DLLDDRDATA0_CR_CBTUNE1_STRUCT DLLDDRDATA6_CR_CBTUNE1_STRUCT;

typedef DLLDDRDATA0_CR_ADCCFG_STRUCT DLLDDRDATA6_CR_ADCCFG_STRUCT;

typedef DLLDDRDATA0_CR_CBTUNE2_STRUCT DLLDDRDATA6_CR_CBTUNE2_STRUCT;

typedef DLLDDRDATA0_CR_PIDFTDLY_STRUCT DLLDDRDATA6_CR_PIDFTDLY_STRUCT;

typedef DLLDDRDATA0_CR_DLLPITESTANDADC_STRUCT DLLDDRDATA6_CR_DLLPITESTANDADC_STRUCT;

typedef DLLDDRDATA0_CR_DLLSTATUS_STRUCT DLLDDRDATA6_CR_DLLSTATUS_STRUCT;

typedef DLLDDRDATA0_CR_DLLWEAKLOCK_STRUCT DLLDDRDATA6_CR_DLLWEAKLOCK_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_STRUCT DLLDDRDATA6_CR_DDRCRVCCDLLFFCONTROL_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_STRUCT DLLDDRDATA6_CR_DDRCRVCCDLLFFNBIAS_STRUCT;

typedef DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_STRUCT DLLDDRDATA6_CR_DDRCRVCCDLLCOMPDLL_STRUCT;

typedef DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_STRUCT DLLDDRDATA6_CR_DDRCRVCCDLLCOMPDATACCC_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_STRUCT DLLDDRDATA6_CR_DDRCRVCCDLLCOMPOFFSET_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_STRUCT DLLDDRDATA6_CR_DDRCRVCCDLLVSXHIFF_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_STRUCT DLLDDRDATA6_CR_DDRCRVCCDLLCOUPLINGCAP_STRUCT;

typedef DLLDDRDATA0_CR_PITUNE_STRUCT DLLDDRDATA6_CR_PITUNE_STRUCT;

typedef DLLDDRDATA0_CR_MASTERDLLCFG_STRUCT DLLDDRDATA7_CR_MASTERDLLCFG_STRUCT;

typedef DLLDDRDATA0_CR_CBTUNE0_STRUCT DLLDDRDATA7_CR_CBTUNE0_STRUCT;

typedef DLLDDRDATA0_CR_CBTUNE1_STRUCT DLLDDRDATA7_CR_CBTUNE1_STRUCT;

typedef DLLDDRDATA0_CR_ADCCFG_STRUCT DLLDDRDATA7_CR_ADCCFG_STRUCT;

typedef DLLDDRDATA0_CR_CBTUNE2_STRUCT DLLDDRDATA7_CR_CBTUNE2_STRUCT;

typedef DLLDDRDATA0_CR_PIDFTDLY_STRUCT DLLDDRDATA7_CR_PIDFTDLY_STRUCT;

typedef DLLDDRDATA0_CR_DLLPITESTANDADC_STRUCT DLLDDRDATA7_CR_DLLPITESTANDADC_STRUCT;

typedef DLLDDRDATA0_CR_DLLSTATUS_STRUCT DLLDDRDATA7_CR_DLLSTATUS_STRUCT;

typedef DLLDDRDATA0_CR_DLLWEAKLOCK_STRUCT DLLDDRDATA7_CR_DLLWEAKLOCK_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_STRUCT DLLDDRDATA7_CR_DDRCRVCCDLLFFCONTROL_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_STRUCT DLLDDRDATA7_CR_DDRCRVCCDLLFFNBIAS_STRUCT;

typedef DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_STRUCT DLLDDRDATA7_CR_DDRCRVCCDLLCOMPDLL_STRUCT;

typedef DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_STRUCT DLLDDRDATA7_CR_DDRCRVCCDLLCOMPDATACCC_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_STRUCT DLLDDRDATA7_CR_DDRCRVCCDLLCOMPOFFSET_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_STRUCT DLLDDRDATA7_CR_DDRCRVCCDLLVSXHIFF_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_STRUCT DLLDDRDATA7_CR_DDRCRVCCDLLCOUPLINGCAP_STRUCT;

typedef DLLDDRDATA0_CR_PITUNE_STRUCT DLLDDRDATA7_CR_PITUNE_STRUCT;

typedef DLLDDRDATA0_CR_MASTERDLLCFG_STRUCT DLLDDRCCC0_CR_MASTERDLLCFG_STRUCT;

typedef DLLDDRDATA0_CR_CBTUNE0_STRUCT DLLDDRCCC0_CR_CBTUNE0_STRUCT;

typedef DLLDDRDATA0_CR_CBTUNE1_STRUCT DLLDDRCCC0_CR_CBTUNE1_STRUCT;

typedef DLLDDRDATA0_CR_ADCCFG_STRUCT DLLDDRCCC0_CR_ADCCFG_STRUCT;

typedef DLLDDRDATA0_CR_CBTUNE2_STRUCT DLLDDRCCC0_CR_CBTUNE2_STRUCT;

typedef DLLDDRDATA0_CR_PIDFTDLY_STRUCT DLLDDRCCC0_CR_PIDFTDLY_STRUCT;

typedef DLLDDRDATA0_CR_DLLPITESTANDADC_STRUCT DLLDDRCCC0_CR_DLLPITESTANDADC_STRUCT;

typedef DLLDDRDATA0_CR_DLLSTATUS_STRUCT DLLDDRCCC0_CR_DLLSTATUS_STRUCT;

typedef DLLDDRDATA0_CR_DLLWEAKLOCK_STRUCT DLLDDRCCC0_CR_DLLWEAKLOCK_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_STRUCT DLLDDRCCC0_CR_DDRCRVCCDLLFFCONTROL_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_STRUCT DLLDDRCCC0_CR_DDRCRVCCDLLFFNBIAS_STRUCT;

typedef DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_STRUCT DLLDDRCCC0_CR_DDRCRVCCDLLCOMPDLL_STRUCT;

typedef DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_STRUCT DLLDDRCCC0_CR_DDRCRVCCDLLCOMPDATACCC_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_STRUCT DLLDDRCCC0_CR_DDRCRVCCDLLCOMPOFFSET_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_STRUCT DLLDDRCCC0_CR_DDRCRVCCDLLVSXHIFF_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_STRUCT DLLDDRCCC0_CR_DDRCRVCCDLLCOUPLINGCAP_STRUCT;

typedef DLLDDRDATA0_CR_PITUNE_STRUCT DLLDDRCCC0_CR_PITUNE_STRUCT;

typedef DLLDDRDATA0_CR_MASTERDLLCFG_STRUCT DLLDDRCCC1_CR_MASTERDLLCFG_STRUCT;

typedef DLLDDRDATA0_CR_CBTUNE0_STRUCT DLLDDRCCC1_CR_CBTUNE0_STRUCT;

typedef DLLDDRDATA0_CR_CBTUNE1_STRUCT DLLDDRCCC1_CR_CBTUNE1_STRUCT;

typedef DLLDDRDATA0_CR_ADCCFG_STRUCT DLLDDRCCC1_CR_ADCCFG_STRUCT;

typedef DLLDDRDATA0_CR_CBTUNE2_STRUCT DLLDDRCCC1_CR_CBTUNE2_STRUCT;

typedef DLLDDRDATA0_CR_PIDFTDLY_STRUCT DLLDDRCCC1_CR_PIDFTDLY_STRUCT;

typedef DLLDDRDATA0_CR_DLLPITESTANDADC_STRUCT DLLDDRCCC1_CR_DLLPITESTANDADC_STRUCT;

typedef DLLDDRDATA0_CR_DLLSTATUS_STRUCT DLLDDRCCC1_CR_DLLSTATUS_STRUCT;

typedef DLLDDRDATA0_CR_DLLWEAKLOCK_STRUCT DLLDDRCCC1_CR_DLLWEAKLOCK_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_STRUCT DLLDDRCCC1_CR_DDRCRVCCDLLFFCONTROL_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_STRUCT DLLDDRCCC1_CR_DDRCRVCCDLLFFNBIAS_STRUCT;

typedef DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_STRUCT DLLDDRCCC1_CR_DDRCRVCCDLLCOMPDLL_STRUCT;

typedef DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_STRUCT DLLDDRCCC1_CR_DDRCRVCCDLLCOMPDATACCC_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_STRUCT DLLDDRCCC1_CR_DDRCRVCCDLLCOMPOFFSET_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_STRUCT DLLDDRCCC1_CR_DDRCRVCCDLLVSXHIFF_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_STRUCT DLLDDRCCC1_CR_DDRCRVCCDLLCOUPLINGCAP_STRUCT;

typedef DLLDDRDATA0_CR_PITUNE_STRUCT DLLDDRCCC1_CR_PITUNE_STRUCT;

typedef DLLDDRDATA0_CR_MASTERDLLCFG_STRUCT DLLDDRCCC2_CR_MASTERDLLCFG_STRUCT;

typedef DLLDDRDATA0_CR_CBTUNE0_STRUCT DLLDDRCCC2_CR_CBTUNE0_STRUCT;

typedef DLLDDRDATA0_CR_CBTUNE1_STRUCT DLLDDRCCC2_CR_CBTUNE1_STRUCT;

typedef DLLDDRDATA0_CR_ADCCFG_STRUCT DLLDDRCCC2_CR_ADCCFG_STRUCT;

typedef DLLDDRDATA0_CR_CBTUNE2_STRUCT DLLDDRCCC2_CR_CBTUNE2_STRUCT;

typedef DLLDDRDATA0_CR_PIDFTDLY_STRUCT DLLDDRCCC2_CR_PIDFTDLY_STRUCT;

typedef DLLDDRDATA0_CR_DLLPITESTANDADC_STRUCT DLLDDRCCC2_CR_DLLPITESTANDADC_STRUCT;

typedef DLLDDRDATA0_CR_DLLSTATUS_STRUCT DLLDDRCCC2_CR_DLLSTATUS_STRUCT;

typedef DLLDDRDATA0_CR_DLLWEAKLOCK_STRUCT DLLDDRCCC2_CR_DLLWEAKLOCK_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_STRUCT DLLDDRCCC2_CR_DDRCRVCCDLLFFCONTROL_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_STRUCT DLLDDRCCC2_CR_DDRCRVCCDLLFFNBIAS_STRUCT;

typedef DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_STRUCT DLLDDRCCC2_CR_DDRCRVCCDLLCOMPDLL_STRUCT;

typedef DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_STRUCT DLLDDRCCC2_CR_DDRCRVCCDLLCOMPDATACCC_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_STRUCT DLLDDRCCC2_CR_DDRCRVCCDLLCOMPOFFSET_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_STRUCT DLLDDRCCC2_CR_DDRCRVCCDLLVSXHIFF_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_STRUCT DLLDDRCCC2_CR_DDRCRVCCDLLCOUPLINGCAP_STRUCT;

typedef DLLDDRDATA0_CR_PITUNE_STRUCT DLLDDRCCC2_CR_PITUNE_STRUCT;

typedef DLLDDRDATA0_CR_MASTERDLLCFG_STRUCT DLLDDRCCC3_CR_MASTERDLLCFG_STRUCT;

typedef DLLDDRDATA0_CR_CBTUNE0_STRUCT DLLDDRCCC3_CR_CBTUNE0_STRUCT;

typedef DLLDDRDATA0_CR_CBTUNE1_STRUCT DLLDDRCCC3_CR_CBTUNE1_STRUCT;

typedef DLLDDRDATA0_CR_ADCCFG_STRUCT DLLDDRCCC3_CR_ADCCFG_STRUCT;

typedef DLLDDRDATA0_CR_CBTUNE2_STRUCT DLLDDRCCC3_CR_CBTUNE2_STRUCT;

typedef DLLDDRDATA0_CR_PIDFTDLY_STRUCT DLLDDRCCC3_CR_PIDFTDLY_STRUCT;

typedef DLLDDRDATA0_CR_DLLPITESTANDADC_STRUCT DLLDDRCCC3_CR_DLLPITESTANDADC_STRUCT;

typedef DLLDDRDATA0_CR_DLLSTATUS_STRUCT DLLDDRCCC3_CR_DLLSTATUS_STRUCT;

typedef DLLDDRDATA0_CR_DLLWEAKLOCK_STRUCT DLLDDRCCC3_CR_DLLWEAKLOCK_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_STRUCT DLLDDRCCC3_CR_DDRCRVCCDLLFFCONTROL_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_STRUCT DLLDDRCCC3_CR_DDRCRVCCDLLFFNBIAS_STRUCT;

typedef DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_STRUCT DLLDDRCCC3_CR_DDRCRVCCDLLCOMPDLL_STRUCT;

typedef DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_STRUCT DLLDDRCCC3_CR_DDRCRVCCDLLCOMPDATACCC_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_STRUCT DLLDDRCCC3_CR_DDRCRVCCDLLCOMPOFFSET_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_STRUCT DLLDDRCCC3_CR_DDRCRVCCDLLVSXHIFF_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_STRUCT DLLDDRCCC3_CR_DDRCRVCCDLLCOUPLINGCAP_STRUCT;

typedef DLLDDRDATA0_CR_PITUNE_STRUCT DLLDDRCCC3_CR_PITUNE_STRUCT;

typedef DLLDDRDATA0_CR_MASTERDLLCFG_STRUCT DLLDDRCOMP_CR_MASTERDLLCFG_STRUCT;

typedef DLLDDRDATA0_CR_CBTUNE0_STRUCT DLLDDRCOMP_CR_CBTUNE0_STRUCT;

typedef DLLDDRDATA0_CR_CBTUNE1_STRUCT DLLDDRCOMP_CR_CBTUNE1_STRUCT;

typedef DLLDDRDATA0_CR_ADCCFG_STRUCT DLLDDRCOMP_CR_ADCCFG_STRUCT;

typedef DLLDDRDATA0_CR_CBTUNE2_STRUCT DLLDDRCOMP_CR_CBTUNE2_STRUCT;

typedef DLLDDRDATA0_CR_PIDFTDLY_STRUCT DLLDDRCOMP_CR_PIDFTDLY_STRUCT;

typedef DLLDDRDATA0_CR_DLLPITESTANDADC_STRUCT DLLDDRCOMP_CR_DLLPITESTANDADC_STRUCT;

typedef DLLDDRDATA0_CR_DLLSTATUS_STRUCT DLLDDRCOMP_CR_DLLSTATUS_STRUCT;

typedef DLLDDRDATA0_CR_DLLWEAKLOCK_STRUCT DLLDDRCOMP_CR_DLLWEAKLOCK_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_STRUCT DLLDDRCOMP_CR_DDRCRVCCDLLFFCONTROL_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_STRUCT DLLDDRCOMP_CR_DDRCRVCCDLLFFNBIAS_STRUCT;

typedef DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_STRUCT DLLDDRCOMP_CR_DDRCRVCCDLLCOMPDLL_STRUCT;

typedef DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_STRUCT DLLDDRCOMP_CR_DDRCRVCCDLLCOMPDATACCC_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_STRUCT DLLDDRCOMP_CR_DDRCRVCCDLLCOMPOFFSET_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_STRUCT DLLDDRCOMP_CR_DDRCRVCCDLLVSXHIFF_STRUCT;

typedef DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_STRUCT DLLDDRCOMP_CR_DDRCRVCCDLLCOUPLINGCAP_STRUCT;

typedef DLLDDRDATA0_CR_PITUNE_STRUCT DLLDDRCOMP_CR_PITUNE_STRUCT;

typedef DLLDDRDATA0_CR_MASTERDLLCFG_STRUCT DLLDDRDATA8_CR_MASTERDLLCFG_P0_STRUCT;
typedef DLLDDRDATA0_CR_CBTUNE0_STRUCT DLLDDRDATA8_CR_CBTUNE0_P0_STRUCT;
typedef DLLDDRDATA0_CR_CBTUNE1_STRUCT DLLDDRDATA8_CR_CBTUNE1_P0_STRUCT;
typedef DLLDDRDATA0_CR_ADCCFG_STRUCT DLLDDRDATA8_CR_ADCCFG_P0_STRUCT;
typedef DLLDDRDATA0_CR_CBTUNE2_STRUCT DLLDDRDATA8_CR_CBTUNE2_P0_STRUCT;
typedef DLLDDRDATA0_CR_PIDFTDLY_STRUCT DLLDDRDATA8_CR_PIDFTDLY_P0_STRUCT;
typedef DLLDDRDATA0_CR_DLLPITESTANDADC_STRUCT DLLDDRDATA8_CR_DLLPITESTANDADC_P0_STRUCT;
typedef DLLDDRDATA0_CR_DLLSTATUS_STRUCT DLLDDRDATA8_CR_DLLSTATUS_P0_STRUCT;
typedef DLLDDRDATA0_CR_DLLWEAKLOCK_STRUCT DLLDDRDATA8_CR_DLLWEAKLOCK_P0_STRUCT;
typedef DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_STRUCT DLLDDRDATA8_CR_DDRCRVCCDLLFFCONTROL_P0_STRUCT;
typedef DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_STRUCT DLLDDRDATA8_CR_DDRCRVCCDLLFFNBIAS_P0_STRUCT;
typedef DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_STRUCT DLLDDRDATA8_CR_DDRCRVCCDLLCOMPDLL_P0_STRUCT;
typedef DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_STRUCT DLLDDRDATA8_CR_DDRCRVCCDLLCOMPDATACCC_P0_STRUCT;
typedef DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_STRUCT DLLDDRDATA8_CR_DDRCRVCCDLLCOMPOFFSET_P0_STRUCT;
typedef DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_STRUCT DLLDDRDATA8_CR_DDRCRVCCDLLVSXHIFF_P0_STRUCT;
typedef DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_STRUCT DLLDDRDATA8_CR_DDRCRVCCDLLCOUPLINGCAP_P0_STRUCT;
typedef DLLDDRDATA0_CR_PITUNE_STRUCT DLLDDRDATA8_CR_PITUNE_P0_STRUCT;
typedef DLLDDRDATA0_CR_MASTERDLLCFG_STRUCT DLLDDRDATA9_CR_MASTERDLLCFG_P0_STRUCT;
typedef DLLDDRDATA0_CR_CBTUNE0_STRUCT DLLDDRDATA9_CR_CBTUNE0_P0_STRUCT;
typedef DLLDDRDATA0_CR_CBTUNE1_STRUCT DLLDDRDATA9_CR_CBTUNE1_P0_STRUCT;
typedef DLLDDRDATA0_CR_ADCCFG_STRUCT DLLDDRDATA9_CR_ADCCFG_P0_STRUCT;
typedef DLLDDRDATA0_CR_CBTUNE2_STRUCT DLLDDRDATA9_CR_CBTUNE2_P0_STRUCT;
typedef DLLDDRDATA0_CR_PIDFTDLY_STRUCT DLLDDRDATA9_CR_PIDFTDLY_P0_STRUCT;
typedef DLLDDRDATA0_CR_DLLPITESTANDADC_STRUCT DLLDDRDATA9_CR_DLLPITESTANDADC_P0_STRUCT;
typedef DLLDDRDATA0_CR_DLLSTATUS_STRUCT DLLDDRDATA9_CR_DLLSTATUS_P0_STRUCT;
typedef DLLDDRDATA0_CR_DLLWEAKLOCK_STRUCT DLLDDRDATA9_CR_DLLWEAKLOCK_P0_STRUCT;
typedef DLLDDRDATA0_CR_DDRCRVCCDLLFFCONTROL_STRUCT DLLDDRDATA9_CR_DDRCRVCCDLLFFCONTROL_P0_STRUCT;
typedef DLLDDRDATA0_CR_DDRCRVCCDLLFFNBIAS_STRUCT DLLDDRDATA9_CR_DDRCRVCCDLLFFNBIAS_P0_STRUCT;
typedef DDRVCCDLL0_CR_DDRCRVCCDLLCOMPDLL_STRUCT DLLDDRDATA9_CR_DDRCRVCCDLLCOMPDLL_P0_STRUCT;
typedef DDRPHY_COMP_CR_VCCDLLCOMPDATACCC_STRUCT DLLDDRDATA9_CR_DDRCRVCCDLLCOMPDATACCC_P0_STRUCT;
typedef DLLDDRDATA0_CR_DDRCRVCCDLLCOMPOFFSET_STRUCT DLLDDRDATA9_CR_DDRCRVCCDLLCOMPOFFSET_P0_STRUCT;
typedef DLLDDRDATA0_CR_DDRCRVCCDLLVSXHIFF_STRUCT DLLDDRDATA9_CR_DDRCRVCCDLLVSXHIFF_P0_STRUCT;
typedef DLLDDRDATA0_CR_DDRCRVCCDLLCOUPLINGCAP_STRUCT DLLDDRDATA9_CR_DDRCRVCCDLLCOUPLINGCAP_P0_STRUCT;
typedef DLLDDRDATA0_CR_PITUNE_STRUCT DLLDDRDATA9_CR_PITUNE_P0_STRUCT;
typedef union {
  struct {
    UINT32 FLL_RATIO                               :  8;  // Bits 7:0
    UINT32 FREQ_CHANGE_REQ                         :  1;  // Bits 8:8
    UINT32 FLL_OUT_CLK_REQ                         :  1;  // Bits 9:9
    UINT32 FLL_ENABLE                              :  1;  // Bits 10:10
    UINT32 FLL_LDO_ENABLE                          :  1;  // Bits 11:11
    UINT32 BYPASS_AMPREF_FLT                       :  1;  // Bits 12:12
    UINT32 FLLVR_BYPASS                            :  1;  // Bits 13:13
    UINT32 DCO_EN_HR                               :  2;  // Bits 15:14
    UINT32 DCO_CB                                  :  3;  // Bits 18:16
    UINT32 DCO_IREFTUNE                            :  4;  // Bits 22:19
    UINT32 FASTRAMP_EN                             :  1;  // Bits 23:23
    UINT32 LKR_ALWAYS_ON                           :  1;  // Bits 24:24
    UINT32 FLL_OUT_CLK_REQ_OVRD_EN                 :  1;  // Bits 25:25
    UINT32 LDO_ENABLE_DLY_SEL                      :  2;  // Bits 27:26
    UINT32 FREQ_CHANGE_REQ_OVRD_EN                 :  1;  // Bits 28:28
    UINT32 LKR_STRENGTH_CFG                        :  1;  // Bits 29:29
    UINT32 FLL_LDO_ENABLE_OVRD_EN                  :  1;  // Bits 30:30
    UINT32 SELEXTREF                               :  1;  // Bits 31:31
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} FLL_CMD_CFG_REG_STRUCT;
typedef union {
  struct {
    UINT32 FAST_CAL_WINDOW_VAL                     :  3;  // Bits 2:0
    UINT32 SLOW_CAL_WINDOW_VAL                     :  3;  // Bits 5:3
    UINT32 WAIT2FINALLOCK_SEL                      :  2;  // Bits 7:6
    UINT32 SKIP_COARSE_CAL                         :  1;  // Bits 8:8
    UINT32 FINE_CAL_ENABLE                         :  1;  // Bits 9:9
    UINT32 RUNTIME_CAL                             :  1;  // Bits 10:10
    UINT32 CAL_THRESH_HI                           :  6;  // Bits 16:11
    UINT32 CAL_THRESH_LO                           :  6;  // Bits 22:17
    UINT32 DCO_ON_IN_OFF_STATE                     :  1;  // Bits 23:23
    UINT32 COARSE_CAL_TIME_SEL                     :  3;  // Bits 26:24
    UINT32 ISOLATION_MODE_ON                       :  1;  // Bits 27:27
    UINT32 LDO_VREFSEL                             :  4;  // Bits 31:28
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} FLL_STATIC_CFG_0_REG_STRUCT;
typedef union {
  struct {
    UINT32 COARSECAL_CNTR_EN                       :  4;  // Bits 3:0
    UINT32 FINECAL_CNTR_EN                         :  4;  // Bits 7:4
    UINT32 DELAY_FLLENABLE                         :  3;  // Bits 10:8
    UINT32 RCOMPENSATION_CFG                       :  2;  // Bits 12:11
    UINT32 REFCLK_DIVIDE_RATIO_SEL                 :  2;  // Bits 14:13
    UINT32 COMPUTE_LENGTH_SEL                      :  2;  // Bits 16:15
    UINT32 DAC_SETTLE_LENGTH_SEL                   :  2;  // Bits 18:17
    UINT32 MISC_CFG                                :  3;  // Bits 21:19
    UINT32 VREFSEL_FASTRAMP                        :  4;  // Bits 25:22
    UINT32 VSUPPLY_CFG                             :  2;  // Bits 27:26
    UINT32 REFCLK_INPUT_CLKGATE_OVRD               :  1;  // Bits 28:28
    UINT32 SEQUENCE_FSM_CLKGATE_OVRD               :  1;  // Bits 29:29
    UINT32 REQACK_FSM_CLKGATE_OVRD                 :  1;  // Bits 30:30
    UINT32 DCO_CODE_UPDATE_CLKGATE_OVRD            :  1;  // Bits 31:31
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} FLL_STATIC_CFG_1_REG_STRUCT;
typedef union {
  struct {
    UINT32 FLL_CORE_EN_OVRD                        :  1;  // Bits 0:0
    UINT32 REG_WR_DONE_OVRD_EN                     :  1;  // Bits 1:1
    UINT32 HV_PWR_GOOD_OVRD_EN                     :  1;  // Bits 2:2
    UINT32 DLY_COUNTERS_BYPASS_OVRD_EN             :  1;  // Bits 3:3
    UINT32 NODELAY_FLL_EN_OVRD_EN                  :  1;  // Bits 4:4
    UINT32 VIEWDIG_DFX_EN_CH0                      :  1;  // Bits 5:5
    UINT32 VIEWDIG_DFX_EN_CH1                      :  1;  // Bits 6:6
    UINT32 VIEWANA_SEL                             :  4;  // Bits 10:7
    UINT32 VIEWDIG_SEL_CH0                         :  4;  // Bits 14:11
    UINT32 VIEWDIG_SEL_CH1                         :  4;  // Bits 18:15
    UINT32 SINGLE_STEP_MODE_EN                     :  1;  // Bits 19:19
    UINT32 SINGLE_STEP_MODE_TRIGGER                :  1;  // Bits 20:20
    UINT32 RESERVED_DBG_0                          :  3;  // Bits 23:21
    UINT32 FLL_CORE_EN_OVRD_EN                     :  1;  // Bits 24:24
    UINT32 REG_WR_DONE_OVRD                        :  1;  // Bits 25:25
    UINT32 HV_PWR_GOOD_OVRD                        :  1;  // Bits 26:26
    UINT32 DLY_COUNTERS_BYPASS_OVRD                :  1;  // Bits 27:27
    UINT32 NODELAY_FLL_EN_OVRD                     :  1;  // Bits 28:28
    UINT32 RESERVED_DBG_1                          :  3;  // Bits 31:29
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} FLL_DEBUG_CFG_REG_STRUCT;
typedef union {
  struct {
    UINT32 VBIAS_CODE_2FLLCORE_OVRD                :  16;  // Bits 15:0
    UINT32 FORCE_OUTCLK_ON                         :  1;  // Bits 16:16
    UINT32 FORCE_OUTCLK_OFF                        :  1;  // Bits 17:17
    UINT32 RESERVED_DYN_0                          :  4;  // Bits 21:18
    UINT32 CAL_CODE_VALID_REG                      :  1;  // Bits 22:22
    UINT32 RESERVED_DYN_2                          :  1;  // Bits 23:23
    UINT32 RESERVED_DYN_3                          :  1;  // Bits 24:24
    UINT32 RESERVED_DYN_1                          :  7;  // Bits 31:25
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} FLL_DYNAMIC_CFG_REG_STRUCT;
typedef union {
  struct {
    UINT32 FLL_ENABLE                              :  1;  // Bits 0:0
    UINT32 DIST_RESET_B                            :  1;  // Bits 1:1
    UINT32 FLL_EARLY_LOCK                          :  1;  // Bits 2:2
    UINT32 FLL_FINAL_LOCK                          :  1;  // Bits 3:3
    UINT32 RAMP_DONE                               :  1;  // Bits 4:4
    UINT32 FREQ_CHANGE_REQ                         :  1;  // Bits 5:5
    UINT32 FREQ_CHANGE_DONE                        :  1;  // Bits 6:6
    UINT32 REG_WRITES_DONE                         :  1;  // Bits 7:7
    UINT32 VBIAS_CODE_2FLLCORE                     :  16;  // Bits 23:8
    UINT32 FLL_RATIO                               :  8;  // Bits 31:24
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} FLL_EXTIP_STAT_REG_STRUCT;
typedef union {
  struct {
    UINT32 FLL_REFCLK_REQ                          :  1;  // Bits 0:0
    UINT32 FLL_REFCLK_ACK                          :  1;  // Bits 1:1
    UINT32 FLL_OUTCLK_REQ                          :  1;  // Bits 2:2
    UINT32 FLL_OUTCLK_ACK                          :  1;  // Bits 3:3
    INT32  FLL_COUNTER_ERR                         :  12;  // Bits 15:4
    UINT32 FLL_COUNTER_SUM                         :  12;  // Bits 27:16
    UINT32 HV_PWR_GOOD                             :  1;  // Bits 28:28
    UINT32 LDOEN_DLY_CNTR_DONE                     :  1;  // Bits 29:29
    UINT32 FASTRAMPDONE_CNTR_DONE                  :  1;  // Bits 30:30
    UINT32 LDO_RAMP_TIMER_DONE                     :  1;  // Bits 31:31
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} FLL_DIAG_STAT_REG_STRUCT;
typedef union {
  struct {
    UINT32 FLL_COUNTER_OVF                         :  10;  // Bits 9:0
    UINT32 COUNTER_OVERFLOW_STICKY                 :  1;  // Bits 10:10
    UINT32 MEASUREMENT_ENABLE_DLY_VER              :  1;  // Bits 11:11
    UINT32 RESERVED_DIAG_STS_1                     :  20;  // Bits 31:12
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} FLL_DIAG_STAT_1_REG_STRUCT;
typedef union {
  struct {
    UINT32 LDO_FAST_RAMP_TIME_SEL                  :  2;  // Bits 1:0
    UINT32 RESERVED_STATIC_CFG_2                   :  30;  // Bits 31:2
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} FLL_STATIC_CFG_2_REG_STRUCT;
typedef union {
  struct {
    UINT32 RESERVED_DIAG_STS_2                     :  32;  // Bits 31:0
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} FLL_DIAG_STAT_2_REG_STRUCT;
typedef union {
  struct {
    UINT32 Scomp                                   :  6;  // Bits 5:0
    UINT32 Spare1                                  :  6;  // Bits 11:6
    UINT32 RcompDrvUp                              :  6;  // Bits 17:12
    UINT32 RcompDrvDown                            :  6;  // Bits 23:18
    UINT32 VssHiFF                                 :  6;  // Bits 29:24
    UINT32 Spare                                   :  2;  // Bits 31:30
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH0CCC_CR_DDRCRCACOMP_STRUCT;
typedef union {
  struct {
    UINT32 Scomp                                   :  6;  // Bits 5:0
    UINT32 Spare1                                  :  6;  // Bits 11:6
    UINT32 RcompDrvUp                              :  6;  // Bits 17:12
    UINT32 RcompDrvDown                            :  6;  // Bits 23:18
    UINT32 VssHiFF                                 :  6;  // Bits 29:24
    UINT32 Spare                                   :  2;  // Bits 31:30
  } P0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH2CCC_CR_DDRCRCACOMP_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCACOMP_STRUCT CH0CCC_CR_DDRCRCLKCOMP_STRUCT;

typedef CH2CCC_CR_DDRCRCACOMP_P0_STRUCT CH2CCC_CR_DDRCRCLKCOMP_P0_STRUCT;
typedef union {
  struct {
    UINT32 Scomp                                   :  6;  // Bits 5:0
    UINT32 Spare1                                  :  6;  // Bits 11:6
    UINT32 RcompDrvUp                              :  6;  // Bits 17:12
    UINT32 RcompDrvDown                            :  6;  // Bits 23:18
    UINT32 VssHiFF                                 :  6;  // Bits 29:24
    UINT32 Spare                                   :  2;  // Bits 31:30
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH0CCC_CR_DDRCRCTLCOMP_STRUCT;
typedef union {
  struct {
    UINT32 Scomp                                   :  6;  // Bits 5:0
    UINT32 Spare1                                  :  6;  // Bits 11:6
    UINT32 RcompDrvUp                              :  6;  // Bits 17:12
    UINT32 RcompDrvDown                            :  6;  // Bits 23:18
    UINT32 VssHiFF                                 :  6;  // Bits 29:24
    UINT32 Spare                                   :  2;  // Bits 31:30
  } P0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH2CCC_CR_DDRCRCTLCOMP_P0_STRUCT;
typedef union {
  struct {
    INT32  ClkScompOffset                          :  4;  // Bits 3:0
    UINT32 Spare1                                  :  4;  // Bits 7:4
    INT32  ClkRcompDrvUpOffset                     :  4;  // Bits 11:8
    INT32  ClkRcompDrvDownOffset                   :  4;  // Bits 15:12
    INT32  CtlFFOffset                             :  4;  // Bits 19:16
    INT32  CaFFOffset                              :  4;  // Bits 23:20
    INT32  ClkFFOffset                             :  4;  // Bits 27:24
    UINT32 Spare                                   :  4;  // Bits 31:28
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH0CCC_CR_DDRCRVSSHICLKCOMPOFFSET_STRUCT;
typedef union {
  struct {
    INT32  ClkScompOffset                          :  4;  // Bits 3:0
    UINT32 Spare1                                  :  4;  // Bits 7:4
    INT32  ClkRcompDrvUpOffset                     :  4;  // Bits 11:8
    INT32  ClkRcompDrvDownOffset                   :  4;  // Bits 15:12
    INT32  CtlFFOffset                             :  4;  // Bits 19:16
    INT32  CaFFOffset                              :  4;  // Bits 23:20
    INT32  ClkFFOffset                             :  4;  // Bits 27:24
    UINT32 Spare                                   :  4;  // Bits 31:28
  } P0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH2CCC_CR_DDRCRVSSHICLKCOMPOFFSET_P0_STRUCT;
typedef union {
  struct {
    INT32  CtlScompOffset                          :  4;  // Bits 3:0
    UINT32 Spare1                                  :  4;  // Bits 7:4
    INT32  CtlRcompDrvUpOffset                     :  4;  // Bits 11:8
    INT32  CtlRcompDrvDownOffset                   :  4;  // Bits 15:12
    INT32  CaScompOffset                           :  4;  // Bits 19:16
    UINT32 Spare2                                  :  4;  // Bits 23:20
    INT32  CaRcompDrvUpOffset                      :  4;  // Bits 27:24
    INT32  CaRcompDrvDownOffset                    :  4;  // Bits 31:28
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH0CCC_CR_DDRCRCTLCACOMPOFFSET_STRUCT;
typedef union {
  struct {
    INT32  CtlScompOffset                          :  4;  // Bits 3:0
    UINT32 Spare1                                  :  4;  // Bits 7:4
    INT32  CtlRcompDrvUpOffset                     :  4;  // Bits 11:8
    INT32  CtlRcompDrvDownOffset                   :  4;  // Bits 15:12
    INT32  CaScompOffset                           :  4;  // Bits 19:16
    UINT32 Spare2                                  :  4;  // Bits 23:20
    INT32  CaRcompDrvUpOffset                      :  4;  // Bits 27:24
    INT32  CaRcompDrvDownOffset                    :  4;  // Bits 31:28
  } P0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH2CCC_CR_DDRCRCTLCACOMPOFFSET_P0_STRUCT;
typedef union {
  struct {
    UINT32 Pi0DivEn                                :  1;  // Bits 0:0
    UINT32 Pi0Inc                                  :  2;  // Bits 2:1
    UINT32 Pi1DivEn                                :  1;  // Bits 3:3
    UINT32 Pi1Inc                                  :  2;  // Bits 5:4
    UINT32 Pi2DivEn                                :  1;  // Bits 6:6
    UINT32 Pi2Inc                                  :  2;  // Bits 8:7
    UINT32 Pi3DivEn                                :  1;  // Bits 9:9
    UINT32 Pi3Inc                                  :  2;  // Bits 11:10
    UINT32 Pi4DivEn                                :  1;  // Bits 12:12
    UINT32 Pi4Inc                                  :  2;  // Bits 14:13
    UINT32 Pi4DivEnPreamble                        :  1;  // Bits 15:15
    UINT32 Pi4IncPreamble                          :  2;  // Bits 17:16
    UINT32 PiSyncDivider                           :  2;  // Bits 19:18
    UINT32 WckHalfPreamble                         :  1;  // Bits 20:20
    UINT32 PiClkDuration                           :  3;  // Bits 23:21
    UINT32 Spare                                   :  8;  // Bits 31:24
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH0CCC_CR_DDRCRCCCPIDIVIDER_STRUCT;
typedef union {
  struct {
    UINT32 Pi0DivEn                                :  1;  // Bits 0:0
    UINT32 Pi0Inc                                  :  2;  // Bits 2:1
    UINT32 Pi1DivEn                                :  1;  // Bits 3:3
    UINT32 Pi1Inc                                  :  2;  // Bits 5:4
    UINT32 Pi2DivEn                                :  1;  // Bits 6:6
    UINT32 Pi2Inc                                  :  2;  // Bits 8:7
    UINT32 Pi3DivEn                                :  1;  // Bits 9:9
    UINT32 Pi3Inc                                  :  2;  // Bits 11:10
    UINT32 Pi4DivEn                                :  1;  // Bits 12:12
    UINT32 Pi4Inc                                  :  2;  // Bits 14:13
    UINT32 Pi4DivEnPreamble                        :  1;  // Bits 15:15
    UINT32 Pi4IncPreamble                          :  2;  // Bits 17:16
    UINT32 PiSyncDivider                           :  2;  // Bits 19:18
    UINT32 WckHalfPreamble                         :  1;  // Bits 20:20
    UINT32 PiClkDuration                           :  3;  // Bits 23:21
    UINT32 Spare                                   :  8;  // Bits 31:24
  } P0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH2CCC_CR_DDRCRCCCPIDIVIDER_P0_STRUCT;
typedef union {
  struct {
    UINT32 PiCode0                                 :  9;  // Bits 8:0
    UINT32 PiCode1                                 :  9;  // Bits 17:9
    UINT32 PiCode2                                 :  9;  // Bits 26:18
    UINT32 Reserved                                :  5;  // Bits 31:27
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH0CCC_CR_DDRCRCCCPICODING0_STRUCT;
typedef union {
  struct {
    UINT32 PiCode0                                 :  9;  // Bits 8:0
    UINT32 PiCode1                                 :  9;  // Bits 17:9
    UINT32 PiCode2                                 :  9;  // Bits 26:18
    UINT32 Reserved                                :  5;  // Bits 31:27
  } P0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH2CCC_CR_DDRCRCCCPICODING0_P0_STRUCT;
typedef union {
  struct {
    UINT32 Spare12                                 :  5;  // Bits 4:0
    INT32  CCC34                                   :  5;  // Bits 9:5
    INT32  CCC56                                   :  5;  // Bits 14:10
    INT32  CCC78                                   :  5;  // Bits 19:15
    INT32  CCC910                                  :  5;  // Bits 24:20
    INT32  Spare1112                               :  2;  // Bits 26:25
    UINT32 EnFeedback                              :  3;  // Bits 29:27
    UINT32 PrNfFeedback                            :  2;  // Bits 31:30
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH0CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_STRUCT;
typedef union {
  struct {
    UINT32 CCC12                                   :  5;  // Bits 4:0
    INT32  CCC34                                   :  5;  // Bits 9:5
    INT32  CCC56                                   :  5;  // Bits 14:10
    INT32  CCC78                                   :  5;  // Bits 19:15
    INT32  CCC910                                  :  5;  // Bits 24:20
    UINT32 CCC1112                                 :  5;  // Bits 29:25
    UINT32 PrNfFeedback                            :  2;  // Bits 31:30
  } P0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH2CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_P0_STRUCT;
typedef union {
  struct {
    UINT32 PredrvUseVcciog                         :  1;  // Bits 0:0
    UINT32 CtlVoltageSelect                        :  1;  // Bits 1:1
    UINT32 ClkVoltageSelect                        :  1;  // Bits 2:2
    UINT32 CaVoltageSelect                         :  1;  // Bits 3:3
    UINT32 CaPDPreDrvVccddq                        :  1;  // Bits 4:4
    UINT32 CtlPDPreDrvVccddq                       :  1;  // Bits 5:5
    UINT32 ClkPDPreDrvVccddq                       :  1;  // Bits 6:6
    UINT32 VssHiBypassVddqMode                     :  1;  // Bits 7:7
    UINT32 VssHiBypassVdd2Mode                     :  1;  // Bits 8:8
    UINT32 DlyMatchCtlForVddq                      :  2;  // Bits 10:9
    UINT32 DlyMatchCtlForVdd2                      :  2;  // Bits 12:11
    UINT32 CkUseCtlComp                            :  1;  // Bits 13:13
    UINT32 CsUseCaComp                             :  1;  // Bits 14:14
    UINT32 CccStaticLegCtrl                        :  1;  // Bits 15:15
    UINT32 DisVddqPathWithVddq                     :  1;  // Bits 16:16
    UINT32 XoverAdjustmentRsvd                     :  4;  // Bits 20:17
    UINT32 XoverMinDelayCtl                        :  2;  // Bits 22:21
    UINT32 DisWckPupDcc                            :  2;  // Bits 24:23
    UINT32 TxVsxHiLeakerComp                       :  6;  // Bits 30:25
    UINT32 Spare                                   :  1;  // Bits 31:31
  } Bits;
  struct {
    UINT32 PredrvUseVcciog                         :  1;  // Bits 0:0
    UINT32 CtlVoltageSelect                        :  1;  // Bits 1:1
    UINT32 ClkVoltageSelect                        :  1;  // Bits 2:2
    UINT32 CaVoltageSelect                         :  1;  // Bits 3:3
    UINT32 CaPDPreDrvVccddq                        :  1;  // Bits 4:4
    UINT32 CtlPDPreDrvVccddq                       :  1;  // Bits 5:5
    UINT32 ClkPDPreDrvVccddq                       :  1;  // Bits 6:6
    UINT32 VssHiBypassVddqMode                     :  1;  // Bits 7:7
    UINT32 VssHiBypassVdd2Mode                     :  1;  // Bits 8:8
    UINT32 DlyMatchCtlForVddq                      :  2;  // Bits 10:9
    UINT32 DlyMatchCtlForVdd2                      :  2;  // Bits 12:11
    UINT32 CkUseCtlComp                            :  1;  // Bits 13:13
    UINT32 CsUseCaComp                             :  1;  // Bits 14:14
    UINT32 CccStaticLegCtrl                        :  1;  // Bits 15:15
    UINT32 DisVddqPathWithVddq                     :  1;  // Bits 16:16
    UINT32 XoverAdjustmentRsvd                     :  4;  // Bits 20:17
    UINT32 XoverMinDelayCtl                        :  2;  // Bits 22:21
    UINT32 DisWckPupDcc                            :  2;  // Bits 24:23
    UINT32 Spare                                   :  7;  // Bits 31:25
  } A0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH0CCC_CR_DDRCRCCCVOLTAGEUSED_STRUCT;
typedef union {
  struct {
    UINT32 PredrvUseVcciog                         :  1;  // Bits 0:0
    UINT32 CtlVoltageSelect                        :  1;  // Bits 1:1
    UINT32 ClkVoltageSelect                        :  1;  // Bits 2:2
    UINT32 CaVoltageSelect                         :  1;  // Bits 3:3
    UINT32 CaPDPreDrvVccddq                        :  1;  // Bits 4:4
    UINT32 CtlPDPreDrvVccddq                       :  1;  // Bits 5:5
    UINT32 ClkPDPreDrvVccddq                       :  1;  // Bits 6:6
    UINT32 VssHiBypassVddqMode                     :  1;  // Bits 7:7
    UINT32 VssHiBypassVdd2Mode                     :  1;  // Bits 8:8
    UINT32 DlyMatchCtlForVddq                      :  2;  // Bits 10:9
    UINT32 DlyMatchCtlForVdd2                      :  2;  // Bits 12:11
    UINT32 CkUseCtlComp                            :  1;  // Bits 13:13
    UINT32 CsUseCaComp                             :  1;  // Bits 14:14
    UINT32 CccStaticLegCtrl                        :  1;  // Bits 15:15
    UINT32 DisVddqPathWithVddq                     :  1;  // Bits 16:16
    UINT32 XoverAdjustmentRsvd                     :  4;  // Bits 20:17
    UINT32 XoverMinDelayCtl                        :  2;  // Bits 22:21
    UINT32 DisWckPupDcc                            :  2;  // Bits 24:23
    UINT32 TxVsxHiLeakerComp                       :  6;  // Bits 30:25
    UINT32 Spare                                   :  1;  // Bits 31:31
  } P0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH2CCC_CR_DDRCRCCCVOLTAGEUSED_P0_STRUCT;
typedef union {
  struct {
    UINT32 CCC0                                    :  6;  // Bits 5:0
    UINT32 CCC1                                    :  6;  // Bits 11:6
    UINT32 CCC2                                    :  6;  // Bits 17:12
    UINT32 CCC3                                    :  6;  // Bits 23:18
    UINT32 CCC4                                    :  6;  // Bits 29:24
    UINT32 deskewcal                               :  2;  // Bits 31:30
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH0CCC_CR_DDRCRCCCPERBITDESKEW0_STRUCT;
typedef union {
  struct {
    UINT32 CCC0                                    :  6;  // Bits 5:0
    UINT32 CCC1                                    :  6;  // Bits 11:6
    UINT32 CCC2                                    :  6;  // Bits 17:12
    UINT32 CCC3                                    :  6;  // Bits 23:18
    UINT32 CCC4                                    :  6;  // Bits 29:24
    UINT32 deskewcal                               :  2;  // Bits 31:30
  } P0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH2CCC_CR_DDRCRCCCPERBITDESKEW0_P0_STRUCT;
typedef union {
  struct {
    UINT32 CCC5                                    :  6;  // Bits 5:0
    UINT32 CCC6                                    :  6;  // Bits 11:6
    UINT32 CCC7                                    :  6;  // Bits 17:12
    UINT32 CCC8                                    :  6;  // Bits 23:18
    UINT32 CCC9                                    :  6;  // Bits 29:24
    UINT32 FFPBDDelay                              :  2;  // Bits 31:30
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH0CCC_CR_DDRCRCCCPERBITDESKEW1_STRUCT;
typedef union {
  struct {
    UINT32 CCC5                                    :  6;  // Bits 5:0
    UINT32 CCC6                                    :  6;  // Bits 11:6
    UINT32 CCC7                                    :  6;  // Bits 17:12
    UINT32 CCC8                                    :  6;  // Bits 23:18
    UINT32 CCC9                                    :  6;  // Bits 29:24
    UINT32 FFPBDDelay                              :  2;  // Bits 31:30
  } P0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH2CCC_CR_DDRCRCCCPERBITDESKEW1_P0_STRUCT;
typedef union {
  struct {
    UINT32 CCC10                                   :  6;  // Bits 5:0
    UINT32 CCC11                                   :  6;  // Bits 11:6
    UINT32 CCC12                                   :  6;  // Bits 17:12
    UINT32 Spare                                   :  13;  // Bits 30:18
    UINT32 txdeskewpoweren                         :  1;  // Bits 31:31
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH0CCC_CR_DDRCRCCCPERBITDESKEW2_STRUCT;
typedef union {
  struct {
    UINT32 CCC10                                   :  6;  // Bits 5:0
    UINT32 CCC11                                   :  6;  // Bits 11:6
    UINT32 CCC12                                   :  6;  // Bits 17:12
    UINT32 CCC13                                   :  6;  // Bits 23:18
    UINT32 CCC14                                   :  6;  // Bits 29:24
    UINT32 Spare                                   :  1;  // Bits 30:30
    UINT32 txdeskewpoweren                         :  1;  // Bits 31:31
  } P0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH2CCC_CR_DDRCRCCCPERBITDESKEW2_P0_STRUCT;
typedef union {
  struct {
    UINT32 TxEn                                    :  13;  // Bits 12:0
    UINT32 CCCMuxSelect                            :  2;  // Bits 14:13
    UINT32 PiEn                                    :  5;  // Bits 19:15
    UINT32 PiEnOvrd                                :  1;  // Bits 20:20
    UINT32 DdrCaSlwDlyBypass                       :  1;  // Bits 21:21
    UINT32 DdrCtlSlwDlyBypass                      :  1;  // Bits 22:22
    UINT32 DdrClkSlwDlyBypass                      :  1;  // Bits 23:23
    UINT32 Gear1                                   :  1;  // Bits 24:24
    UINT32 TimerXXClk                              :  3;  // Bits 27:25
    UINT32 KeepXXClkOn                             :  1;  // Bits 28:28
    UINT32 SEClk                                   :  1;  // Bits 29:29
    UINT32 Spare                                   :  2;  // Bits 31:30
  } Bits;
  struct {
    UINT32 TxEn                                    :  13;  // Bits 12:0
    UINT32 CCCMuxSelect                            :  2;  // Bits 14:13
    UINT32 PiEn                                    :  5;  // Bits 19:15
    UINT32 PiEnOvrd                                :  1;  // Bits 20:20
    UINT32 DdrCaSlwDlyBypass                       :  1;  // Bits 21:21
    UINT32 DdrCtlSlwDlyBypass                      :  1;  // Bits 22:22
    UINT32 DdrClkSlwDlyBypass                      :  1;  // Bits 23:23
    UINT32 Gear1                                   :  1;  // Bits 24:24
    UINT32 TimerXXClk                              :  3;  // Bits 27:25
    UINT32 KeepXXClkOn                             :  1;  // Bits 28:28
    UINT32 Spare                                   :  3;  // Bits 31:29
  } A0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH0CCC_CR_DDRCRPINSUSED_STRUCT;
typedef union {
  struct {
    UINT32 TxEn                                    :  15;  // Bits 14:0
    UINT32 CCCMuxSelect                            :  2;  // Bits 16:15
    UINT32 PiEn                                    :  5;  // Bits 21:17
    UINT32 PiEnOvrd                                :  1;  // Bits 22:22
    UINT32 DdrCaSlwDlyBypass                       :  1;  // Bits 23:23
    UINT32 DdrCtlSlwDlyBypass                      :  1;  // Bits 24:24
    UINT32 DdrClkSlwDlyBypass                      :  1;  // Bits 25:25
    UINT32 Gear1                                   :  1;  // Bits 26:26
    UINT32 TimerXXClk                              :  3;  // Bits 29:27
    UINT32 KeepXXClkOn                             :  1;  // Bits 30:30
    UINT32 SEClk                                   :  1;  // Bits 31:31
  } P0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH2CCC_CR_DDRCRPINSUSED_P0_STRUCT;
typedef union {
  struct {
    UINT32 ClkGateDisable                          :  1;  // Bits 0:0
    UINT32 DefDrvEnLow                             :  2;  // Bits 2:1
    UINT32 RTO                                     :  1;  // Bits 3:3
    UINT32 IntCkOn                                 :  1;  // Bits 4:4
    UINT32 CkeIdlePiGateDisable                    :  1;  // Bits 5:5
    UINT32 CaValidPiGateDisable                    :  1;  // Bits 6:6
    UINT32 CaTxEq                                  :  5;  // Bits 11:7
    UINT32 CtlTxEq                                 :  5;  // Bits 16:12
    UINT32 ClkTxEq                                 :  5;  // Bits 21:17
    UINT32 CtlSRDrv                                :  2;  // Bits 23:22
    UINT32 c3segsel_b_for_cke                      :  1;  // Bits 24:24
    UINT32 RxVref                                  :  6;  // Bits 30:25
    UINT32 BlockTrainRst                           :  1;  // Bits 31:31
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH0CCC_CR_DDRCRCCCCLKCONTROLS_STRUCT;
typedef union {
  struct {
    UINT32 ClkGateDisable                          :  1;  // Bits 0:0
    UINT32 DefDrvEnLow                             :  2;  // Bits 2:1
    UINT32 RTO                                     :  1;  // Bits 3:3
    UINT32 IntCkOn                                 :  1;  // Bits 4:4
    UINT32 CkeIdlePiGateDisable                    :  1;  // Bits 5:5
    UINT32 CaValidPiGateDisable                    :  1;  // Bits 6:6
    UINT32 CaTxEq                                  :  5;  // Bits 11:7
    UINT32 CtlTxEq                                 :  5;  // Bits 16:12
    UINT32 ClkTxEq                                 :  5;  // Bits 21:17
    UINT32 CtlSRDrv                                :  2;  // Bits 23:22
    UINT32 c3segsel_b_for_cke                      :  1;  // Bits 24:24
    UINT32 RxVref                                  :  6;  // Bits 30:25
    UINT32 BlockTrainRst                           :  1;  // Bits 31:31
  } P0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH2CCC_CR_DDRCRCCCCLKCONTROLS_P0_STRUCT;
typedef union {
  struct {
    UINT32 DdrBscanEnable                          :  1;  // Bits 0:0
    UINT32 DataValue                               :  14;  // Bits 14:1
    UINT32 BiasRloadVref                           :  3;  // Bits 17:15
    UINT32 BiasIrefAdj                             :  4;  // Bits 21:18
    UINT32 BiasCasAdj                              :  2;  // Bits 23:22
    UINT32 Spare                                   :  8;  // Bits 31:24
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH0CCC_CR_DDRCRBSCANDATA_STRUCT;
typedef union {
  struct {
    UINT32 DdrBscanEnable                          :  1;  // Bits 0:0
    UINT32 DataValue                               :  15;  // Bits 15:1
    UINT32 BiasRloadVref                           :  3;  // Bits 18:16
    UINT32 BiasIrefAdj                             :  4;  // Bits 22:19
    UINT32 BiasCasAdj                              :  2;  // Bits 24:23
    UINT32 Spare                                   :  7;  // Bits 31:25
  } P0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH2CCC_CR_DDRCRBSCANDATA_P0_STRUCT;
typedef union {
  struct {
    UINT32 EnOnFuncEn                              :  1;  // Bits 0:0
    UINT32 StartOnFuncEn                           :  1;  // Bits 1:1
    UINT32 EnLFSR                                  :  1;  // Bits 2:2
    UINT32 MaskNonDetA                             :  1;  // Bits 3:3
    UINT32 MaskNonDetB                             :  1;  // Bits 4:4
    UINT32 EnCycles                                :  3;  // Bits 7:5
    UINT32 MaskBits                                :  8;  // Bits 15:8
    UINT32 Data                                    :  16;  // Bits 31:16
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH0CCC_CR_DDRCRMISR_STRUCT;
typedef union {
  struct {
    UINT32 EnOnFuncEn                              :  1;  // Bits 0:0
    UINT32 StartOnFuncEn                           :  1;  // Bits 1:1
    UINT32 EnLFSR                                  :  1;  // Bits 2:2
    UINT32 MaskNonDetA                             :  1;  // Bits 3:3
    UINT32 MaskNonDetB                             :  1;  // Bits 4:4
    UINT32 EnCycles                                :  3;  // Bits 7:5
    UINT32 MaskBits                                :  8;  // Bits 15:8
    UINT32 Data                                    :  16;  // Bits 31:16
  } P0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH2CCC_CR_DDRCRMISR_P0_STRUCT;
typedef union {
  struct {
    UINT32 Spare12                                 :  5;  // Bits 4:0
    INT32  CCC34                                   :  5;  // Bits 9:5
    INT32  CCC56                                   :  5;  // Bits 14:10
    INT32  CCC78                                   :  5;  // Bits 19:15
    INT32  CCC910                                  :  5;  // Bits 24:20
    INT32  Spare1112                               :  2;  // Bits 26:25
    UINT32 EnFeedback                              :  3;  // Bits 29:27
    UINT32 PfNrFeedback                            :  2;  // Bits 31:30
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH0CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_STRUCT;
typedef union {
  struct {
    UINT32 CCC12                                   :  5;  // Bits 4:0
    INT32  CCC34                                   :  5;  // Bits 9:5
    INT32  CCC56                                   :  5;  // Bits 14:10
    INT32  CCC78                                   :  5;  // Bits 19:15
    INT32  CCC910                                  :  5;  // Bits 24:20
    UINT32 CCC1112                                 :  5;  // Bits 29:25
    UINT32 PfNrFeedback                            :  2;  // Bits 31:30
  } P0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH2CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_P0_STRUCT;
typedef union {
  struct {
    UINT32 RankEn                                  :  2;  // Bits 1:0
    UINT32 LaneEn                                  :  10;  // Bits 11:2
    UINT32 RankMap                                 :  2;  // Bits 13:12
    UINT32 DccSamples                              :  5;  // Bits 18:14
    UINT32 SaveFullDcc                             :  1;  // Bits 19:19
    UINT32 RORank                                  :  3;  // Bits 22:20
    UINT32 EnRankOvrd                              :  1;  // Bits 23:23
    UINT32 MeasPoint                               :  2;  // Bits 25:24
    UINT32 SkipCRWrite                             :  1;  // Bits 26:26
    UINT32 SkipUpdate                              :  1;  // Bits 27:27
    UINT32 WaitForUpdate                           :  1;  // Bits 28:28
    UINT32 UpdateTcoComp                           :  1;  // Bits 29:29
    UINT32 rsvd                                    :  2;  // Bits 31:30
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH0CCC_CR_DCCFSMCONTROL_STRUCT;
typedef union {
  struct {
    UINT32 RankEn                                  :  2;  // Bits 1:0
    UINT32 LaneEn                                  :  10;  // Bits 11:2
    UINT32 RankMap                                 :  2;  // Bits 13:12
    UINT32 DccSamples                              :  5;  // Bits 18:14
    UINT32 SaveFullDcc                             :  1;  // Bits 19:19
    UINT32 RORank                                  :  3;  // Bits 22:20
    UINT32 EnRankOvrd                              :  1;  // Bits 23:23
    UINT32 MeasPoint                               :  2;  // Bits 25:24
    UINT32 SkipCRWrite                             :  1;  // Bits 26:26
    UINT32 SkipUpdate                              :  1;  // Bits 27:27
    UINT32 WaitForUpdate                           :  1;  // Bits 28:28
    UINT32 UpdateTcoComp                           :  1;  // Bits 29:29
    UINT32 rsvd                                    :  2;  // Bits 31:30
  } P0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH2CCC_CR_DCCFSMCONTROL_P0_STRUCT;
typedef union {
  struct {
    UINT32 DccStepSize                             :  5;  // Bits 4:0
    INT32  CKTargetElse                            :  5;  // Bits 9:5
    INT32  CKTarget56                              :  5;  // Bits 14:10
    INT32  CKTarget78                              :  5;  // Bits 19:15
    UINT32 rsvd2                                   :  1;  // Bits 20:20
    UINT32 TrackExtremeLane                        :  4;  // Bits 24:21
    UINT32 TrackExtremeMax                         :  1;  // Bits 25:25
    UINT32 TrackExtremeRank                        :  1;  // Bits 26:26
    UINT32 LargeChange                             :  2;  // Bits 28:27
    UINT32 Dcc2xStep                               :  1;  // Bits 29:29
    UINT32 rsvd                                    :  2;  // Bits 31:30
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH0CCC_CR_DCCCALCCONTROL_STRUCT;
typedef union {
  struct {
    UINT32 DccStepSize                             :  5;  // Bits 4:0
    INT32  CKTargetElse                            :  5;  // Bits 9:5
    INT32  CKTarget56                              :  5;  // Bits 14:10
    INT32  CKTarget78                              :  5;  // Bits 19:15
    UINT32 rsvd2                                   :  1;  // Bits 20:20
    UINT32 TrackExtremeLane                        :  4;  // Bits 24:21
    UINT32 TrackExtremeMax                         :  1;  // Bits 25:25
    UINT32 TrackExtremeRank                        :  1;  // Bits 26:26
    UINT32 LargeChange                             :  2;  // Bits 28:27
    UINT32 Dcc2xStep                               :  1;  // Bits 29:29
    UINT32 rsvd                                    :  2;  // Bits 31:30
  } P0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH2CCC_CR_DCCCALCCONTROL_P0_STRUCT;

typedef DATA0CH0_CR_DCCFSMSTATUS_STRUCT CH0CCC_CR_DCCFSMSTATUS_STRUCT;

typedef DATA0CH0_CR_DCCFSMSTATUS_STRUCT CH2CCC_CR_DCCFSMSTATUS_P0_STRUCT;

typedef DATA0CH0_CR_DCCLANESTATUS0_STRUCT CH0CCC_CR_DCCLANESTATUS0_STRUCT;

typedef DATA0CH0_CR_DCCLANESTATUS0_STRUCT CH2CCC_CR_DCCLANESTATUS0_P0_STRUCT;

typedef DATA0CH0_CR_DCCLANESTATUS1_STRUCT CH0CCC_CR_DCCLANESTATUS1_STRUCT;

typedef DATA0CH0_CR_DCCLANESTATUS1_STRUCT CH2CCC_CR_DCCLANESTATUS1_P0_STRUCT;
typedef union {
  struct {
    INT32  CCC0                                    :  6;  // Bits 5:0
    INT32  CCC1                                    :  6;  // Bits 11:6
    INT32  CCC2                                    :  6;  // Bits 17:12
    INT32  CCC3                                    :  6;  // Bits 23:18
    INT32  CCC4                                    :  6;  // Bits 29:24
    UINT32 Spare                                   :  2;  // Bits 31:30
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH0CCC_CR_DDRCRPERBITTCO0_STRUCT;
typedef union {
  struct {
    INT32  CCC0                                    :  6;  // Bits 5:0
    INT32  CCC1                                    :  6;  // Bits 11:6
    INT32  CCC2                                    :  6;  // Bits 17:12
    INT32  CCC3                                    :  6;  // Bits 23:18
    INT32  CCC4                                    :  6;  // Bits 29:24
    UINT32 Spare                                   :  2;  // Bits 31:30
  } P0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH2CCC_CR_DDRCRPERBITTCO0_P0_STRUCT;
typedef union {
  struct {
    INT32  CCC5                                    :  6;  // Bits 5:0
    INT32  CCC6                                    :  6;  // Bits 11:6
    INT32  CCC7                                    :  6;  // Bits 17:12
    INT32  CCC8                                    :  6;  // Bits 23:18
    INT32  CCC9                                    :  6;  // Bits 29:24
    UINT32 Spare                                   :  2;  // Bits 31:30
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH0CCC_CR_DDRCRPERBITTCO1_STRUCT;
typedef union {
  struct {
    INT32  CCC5                                    :  6;  // Bits 5:0
    INT32  CCC6                                    :  6;  // Bits 11:6
    INT32  CCC7                                    :  6;  // Bits 17:12
    INT32  CCC8                                    :  6;  // Bits 23:18
    INT32  CCC9                                    :  6;  // Bits 29:24
    UINT32 EnClkRFFeedback                         :  2;  // Bits 31:30
  } P0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH2CCC_CR_DDRCRPERBITTCO1_P0_STRUCT;
typedef union {
  struct {
    INT32  CCC10                                   :  6;  // Bits 5:0
    INT32  CCC11                                   :  6;  // Bits 11:6
    INT32  CCC12                                   :  6;  // Bits 17:12
    UINT32 Spare                                   :  14;  // Bits 31:18
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH0CCC_CR_DDRCRPERBITTCO2_STRUCT;
typedef union {
  struct {
    INT32  CCC10                                   :  6;  // Bits 5:0
    INT32  CCC11                                   :  6;  // Bits 11:6
    INT32  CCC12                                   :  6;  // Bits 17:12
    UINT32 CCC13                                   :  6;  // Bits 23:18
    UINT32 CCC14                                   :  6;  // Bits 29:24
    UINT32 EnClkRFFeedback                         :  2;  // Bits 31:30
  } P0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH2CCC_CR_DDRCRPERBITTCO2_P0_STRUCT;
typedef union {
  struct {
    UINT32 PiCode3                                 :  9;  // Bits 8:0
    UINT32 PiCode4                                 :  9;  // Bits 17:9
    UINT32 Reserved                                :  14;  // Bits 31:18
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH0CCC_CR_DDRCRCCCPICODING1_STRUCT;
typedef union {
  struct {
    UINT32 PiCode3                                 :  9;  // Bits 8:0
    UINT32 PiCode4                                 :  9;  // Bits 17:9
    UINT32 Reserved                                :  14;  // Bits 31:18
  } P0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH2CCC_CR_DDRCRCCCPICODING1_P0_STRUCT;
typedef union {
  struct {
    UINT32 RunTest                                 :  1;  // Bits 0:0
    UINT32 Param                                   :  3;  // Bits 3:1
    UINT32 MinVal                                  :  7;  // Bits 10:4
    UINT32 MaxVal                                  :  7;  // Bits 17:11
    UINT32 MinWidth                                :  6;  // Bits 23:18
    UINT32 CalcCenter                              :  1;  // Bits 24:24
    UINT32 IOLBCycles                              :  4;  // Bits 28:25
    UINT32 MisrRunOvrd                             :  1;  // Bits 29:29
    UINT32 IOLB_CPGCMode                           :  1;  // Bits 30:30
    UINT32 LaneResult                              :  1;  // Bits 31:31
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH0CCC_CR_DDRCRMARGINMODECONTROL_STRUCT;
typedef union {
  struct {
    UINT32 RunTest                                 :  1;  // Bits 0:0
    UINT32 Param                                   :  3;  // Bits 3:1
    UINT32 MinVal                                  :  7;  // Bits 10:4
    UINT32 MaxVal                                  :  7;  // Bits 17:11
    UINT32 MinWidth                                :  6;  // Bits 23:18
    UINT32 CalcCenter                              :  1;  // Bits 24:24
    UINT32 IOLBCycles                              :  4;  // Bits 28:25
    UINT32 MisrRunOvrd                             :  1;  // Bits 29:29
    UINT32 IOLB_CPGCMode                           :  1;  // Bits 30:30
    UINT32 LaneResult                              :  1;  // Bits 31:31
  } P0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH2CCC_CR_DDRCRMARGINMODECONTROL_P0_STRUCT;

typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH0CCC_CR_DDRCRMARGINMODEDEBUGMSB_STRUCT;

typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH2CCC_CR_DDRCRMARGINMODEDEBUGMSB_P0_STRUCT;

typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH0CCC_CR_DDRCRMARGINMODEDEBUGLSB_STRUCT;

typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH2CCC_CR_DDRCRMARGINMODEDEBUGLSB_P0_STRUCT;
typedef union {
  struct {
    UINT32 ExtremeOffset                           :  7;  // Bits 6:0
    UINT32 ExtremeCount                            :  9;  // Bits 15:7
    UINT32 rsvd                                    :  16;  // Bits 31:16
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH0CCC_CR_DCCLANESTATUS2_STRUCT;
typedef union {
  struct {
    UINT32 ExtremeOffset                           :  7;  // Bits 6:0
    UINT32 ExtremeCount                            :  9;  // Bits 15:7
    UINT32 rsvd                                    :  16;  // Bits 31:16
  } P0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} CH2CCC_CR_DCCLANESTATUS2_P0_STRUCT;

typedef CH2CCC_CR_DDRCRCACOMP_P0_STRUCT CH0CCC_CR_DDRCRCACOMP_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCACOMP_P0_STRUCT CH0CCC_CR_DDRCRCLKCOMP_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCTLCOMP_P0_STRUCT CH0CCC_CR_DDRCRCTLCOMP_P0_STRUCT;
typedef CH2CCC_CR_DDRCRVSSHICLKCOMPOFFSET_P0_STRUCT CH0CCC_CR_DDRCRVSSHICLKCOMPOFFSET_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCTLCACOMPOFFSET_P0_STRUCT CH0CCC_CR_DDRCRCTLCACOMPOFFSET_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPIDIVIDER_P0_STRUCT CH0CCC_CR_DDRCRCCCPIDIVIDER_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPICODING0_P0_STRUCT CH0CCC_CR_DDRCRCCCPICODING0_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_P0_STRUCT CH0CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCVOLTAGEUSED_P0_STRUCT CH0CCC_CR_DDRCRCCCVOLTAGEUSED_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPERBITDESKEW0_P0_STRUCT CH0CCC_CR_DDRCRCCCPERBITDESKEW0_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPERBITDESKEW1_P0_STRUCT CH0CCC_CR_DDRCRCCCPERBITDESKEW1_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPERBITDESKEW2_P0_STRUCT CH0CCC_CR_DDRCRCCCPERBITDESKEW2_P0_STRUCT;
typedef CH2CCC_CR_DDRCRPINSUSED_P0_STRUCT CH0CCC_CR_DDRCRPINSUSED_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCCLKCONTROLS_P0_STRUCT CH0CCC_CR_DDRCRCCCCLKCONTROLS_P0_STRUCT;
typedef CH2CCC_CR_DDRCRBSCANDATA_P0_STRUCT CH0CCC_CR_DDRCRBSCANDATA_P0_STRUCT;
typedef CH2CCC_CR_DDRCRMISR_P0_STRUCT CH0CCC_CR_DDRCRMISR_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_P0_STRUCT CH0CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_P0_STRUCT;
typedef CH2CCC_CR_DCCFSMCONTROL_P0_STRUCT CH0CCC_CR_DCCFSMCONTROL_P0_STRUCT;
typedef CH2CCC_CR_DCCCALCCONTROL_P0_STRUCT CH0CCC_CR_DCCCALCCONTROL_P0_STRUCT;
typedef DATA0CH0_CR_DCCFSMSTATUS_STRUCT CH0CCC_CR_DCCFSMSTATUS_P0_STRUCT;
typedef DATA0CH0_CR_DCCLANESTATUS0_STRUCT CH0CCC_CR_DCCLANESTATUS0_P0_STRUCT;
typedef DATA0CH0_CR_DCCLANESTATUS1_STRUCT CH0CCC_CR_DCCLANESTATUS1_P0_STRUCT;
typedef CH2CCC_CR_DDRCRPERBITTCO0_P0_STRUCT CH0CCC_CR_DDRCRPERBITTCO0_P0_STRUCT;
typedef CH2CCC_CR_DDRCRPERBITTCO1_P0_STRUCT CH0CCC_CR_DDRCRPERBITTCO1_P0_STRUCT;
typedef CH2CCC_CR_DDRCRPERBITTCO2_P0_STRUCT CH0CCC_CR_DDRCRPERBITTCO2_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPICODING1_P0_STRUCT CH0CCC_CR_DDRCRCCCPICODING1_P0_STRUCT;
typedef CH2CCC_CR_DDRCRMARGINMODECONTROL_P0_STRUCT CH0CCC_CR_DDRCRMARGINMODECONTROL_P0_STRUCT;
typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH0CCC_CR_DDRCRMARGINMODEDEBUGMSB_P0_STRUCT;
typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH0CCC_CR_DDRCRMARGINMODEDEBUGLSB_P0_STRUCT;
typedef CH2CCC_CR_DCCLANESTATUS2_P0_STRUCT CH0CCC_CR_DCCLANESTATUS2_P0_STRUCT;
typedef CH0CCC_CR_DDRCRCACOMP_STRUCT CH1CCC_CR_DDRCRCACOMP_STRUCT;

typedef CH2CCC_CR_DDRCRCACOMP_P0_STRUCT CH3CCC_CR_DDRCRCACOMP_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCACOMP_STRUCT CH1CCC_CR_DDRCRCLKCOMP_STRUCT;

typedef CH2CCC_CR_DDRCRCACOMP_P0_STRUCT CH3CCC_CR_DDRCRCLKCOMP_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCTLCOMP_STRUCT CH1CCC_CR_DDRCRCTLCOMP_STRUCT;

typedef CH2CCC_CR_DDRCRCTLCOMP_P0_STRUCT CH3CCC_CR_DDRCRCTLCOMP_P0_STRUCT;

typedef CH0CCC_CR_DDRCRVSSHICLKCOMPOFFSET_STRUCT CH1CCC_CR_DDRCRVSSHICLKCOMPOFFSET_STRUCT;

typedef CH2CCC_CR_DDRCRVSSHICLKCOMPOFFSET_P0_STRUCT CH3CCC_CR_DDRCRVSSHICLKCOMPOFFSET_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCTLCACOMPOFFSET_STRUCT CH1CCC_CR_DDRCRCTLCACOMPOFFSET_STRUCT;

typedef CH2CCC_CR_DDRCRCTLCACOMPOFFSET_P0_STRUCT CH3CCC_CR_DDRCRCTLCACOMPOFFSET_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPIDIVIDER_STRUCT CH1CCC_CR_DDRCRCCCPIDIVIDER_STRUCT;

typedef CH2CCC_CR_DDRCRCCCPIDIVIDER_P0_STRUCT CH3CCC_CR_DDRCRCCCPIDIVIDER_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPICODING0_STRUCT CH1CCC_CR_DDRCRCCCPICODING0_STRUCT;

typedef CH2CCC_CR_DDRCRCCCPICODING0_P0_STRUCT CH3CCC_CR_DDRCRCCCPICODING0_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_STRUCT CH1CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_STRUCT;

typedef CH2CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_P0_STRUCT CH3CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCVOLTAGEUSED_STRUCT CH1CCC_CR_DDRCRCCCVOLTAGEUSED_STRUCT;

typedef CH2CCC_CR_DDRCRCCCVOLTAGEUSED_P0_STRUCT CH3CCC_CR_DDRCRCCCVOLTAGEUSED_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEW0_STRUCT CH1CCC_CR_DDRCRCCCPERBITDESKEW0_STRUCT;

typedef CH2CCC_CR_DDRCRCCCPERBITDESKEW0_P0_STRUCT CH3CCC_CR_DDRCRCCCPERBITDESKEW0_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEW1_STRUCT CH1CCC_CR_DDRCRCCCPERBITDESKEW1_STRUCT;

typedef CH2CCC_CR_DDRCRCCCPERBITDESKEW1_P0_STRUCT CH3CCC_CR_DDRCRCCCPERBITDESKEW1_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEW2_STRUCT CH1CCC_CR_DDRCRCCCPERBITDESKEW2_STRUCT;

typedef CH2CCC_CR_DDRCRCCCPERBITDESKEW2_P0_STRUCT CH3CCC_CR_DDRCRCCCPERBITDESKEW2_P0_STRUCT;

typedef CH0CCC_CR_DDRCRPINSUSED_STRUCT CH1CCC_CR_DDRCRPINSUSED_STRUCT;

typedef CH2CCC_CR_DDRCRPINSUSED_P0_STRUCT CH3CCC_CR_DDRCRPINSUSED_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCCLKCONTROLS_STRUCT CH1CCC_CR_DDRCRCCCCLKCONTROLS_STRUCT;

typedef CH2CCC_CR_DDRCRCCCCLKCONTROLS_P0_STRUCT CH3CCC_CR_DDRCRCCCCLKCONTROLS_P0_STRUCT;

typedef CH0CCC_CR_DDRCRBSCANDATA_STRUCT CH1CCC_CR_DDRCRBSCANDATA_STRUCT;

typedef CH2CCC_CR_DDRCRBSCANDATA_P0_STRUCT CH3CCC_CR_DDRCRBSCANDATA_P0_STRUCT;

typedef CH0CCC_CR_DDRCRMISR_STRUCT CH1CCC_CR_DDRCRMISR_STRUCT;

typedef CH2CCC_CR_DDRCRMISR_P0_STRUCT CH3CCC_CR_DDRCRMISR_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_STRUCT CH1CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_STRUCT;

typedef CH2CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_P0_STRUCT CH3CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_P0_STRUCT;

typedef CH0CCC_CR_DCCFSMCONTROL_STRUCT CH1CCC_CR_DCCFSMCONTROL_STRUCT;

typedef CH2CCC_CR_DCCFSMCONTROL_P0_STRUCT CH3CCC_CR_DCCFSMCONTROL_P0_STRUCT;

typedef CH0CCC_CR_DCCCALCCONTROL_STRUCT CH1CCC_CR_DCCCALCCONTROL_STRUCT;

typedef CH2CCC_CR_DCCCALCCONTROL_P0_STRUCT CH3CCC_CR_DCCCALCCONTROL_P0_STRUCT;

typedef DATA0CH0_CR_DCCFSMSTATUS_STRUCT CH1CCC_CR_DCCFSMSTATUS_STRUCT;

typedef DATA0CH0_CR_DCCFSMSTATUS_STRUCT CH3CCC_CR_DCCFSMSTATUS_P0_STRUCT;

typedef DATA0CH0_CR_DCCLANESTATUS0_STRUCT CH1CCC_CR_DCCLANESTATUS0_STRUCT;

typedef DATA0CH0_CR_DCCLANESTATUS0_STRUCT CH3CCC_CR_DCCLANESTATUS0_P0_STRUCT;

typedef DATA0CH0_CR_DCCLANESTATUS1_STRUCT CH1CCC_CR_DCCLANESTATUS1_STRUCT;

typedef DATA0CH0_CR_DCCLANESTATUS1_STRUCT CH3CCC_CR_DCCLANESTATUS1_P0_STRUCT;

typedef CH0CCC_CR_DDRCRPERBITTCO0_STRUCT CH1CCC_CR_DDRCRPERBITTCO0_STRUCT;

typedef CH2CCC_CR_DDRCRPERBITTCO0_P0_STRUCT CH3CCC_CR_DDRCRPERBITTCO0_P0_STRUCT;

typedef CH0CCC_CR_DDRCRPERBITTCO1_STRUCT CH1CCC_CR_DDRCRPERBITTCO1_STRUCT;

typedef CH2CCC_CR_DDRCRPERBITTCO1_P0_STRUCT CH3CCC_CR_DDRCRPERBITTCO1_P0_STRUCT;

typedef CH0CCC_CR_DDRCRPERBITTCO2_STRUCT CH1CCC_CR_DDRCRPERBITTCO2_STRUCT;

typedef CH2CCC_CR_DDRCRPERBITTCO2_P0_STRUCT CH3CCC_CR_DDRCRPERBITTCO2_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPICODING1_STRUCT CH1CCC_CR_DDRCRCCCPICODING1_STRUCT;

typedef CH2CCC_CR_DDRCRCCCPICODING1_P0_STRUCT CH3CCC_CR_DDRCRCCCPICODING1_P0_STRUCT;

typedef CH0CCC_CR_DDRCRMARGINMODECONTROL_STRUCT CH1CCC_CR_DDRCRMARGINMODECONTROL_STRUCT;

typedef CH2CCC_CR_DDRCRMARGINMODECONTROL_P0_STRUCT CH3CCC_CR_DDRCRMARGINMODECONTROL_P0_STRUCT;

typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH1CCC_CR_DDRCRMARGINMODEDEBUGMSB_STRUCT;

typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH3CCC_CR_DDRCRMARGINMODEDEBUGMSB_P0_STRUCT;

typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH1CCC_CR_DDRCRMARGINMODEDEBUGLSB_STRUCT;

typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH3CCC_CR_DDRCRMARGINMODEDEBUGLSB_P0_STRUCT;

typedef CH0CCC_CR_DCCLANESTATUS2_STRUCT CH1CCC_CR_DCCLANESTATUS2_STRUCT;

typedef CH2CCC_CR_DCCLANESTATUS2_P0_STRUCT CH3CCC_CR_DCCLANESTATUS2_P0_STRUCT;

typedef CH2CCC_CR_DDRCRCACOMP_P0_STRUCT CH1CCC_CR_DDRCRCACOMP_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCACOMP_P0_STRUCT CH1CCC_CR_DDRCRCLKCOMP_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCTLCOMP_P0_STRUCT CH1CCC_CR_DDRCRCTLCOMP_P0_STRUCT;
typedef CH2CCC_CR_DDRCRVSSHICLKCOMPOFFSET_P0_STRUCT CH1CCC_CR_DDRCRVSSHICLKCOMPOFFSET_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCTLCACOMPOFFSET_P0_STRUCT CH1CCC_CR_DDRCRCTLCACOMPOFFSET_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPIDIVIDER_P0_STRUCT CH1CCC_CR_DDRCRCCCPIDIVIDER_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPICODING0_P0_STRUCT CH1CCC_CR_DDRCRCCCPICODING0_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_P0_STRUCT CH1CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCVOLTAGEUSED_P0_STRUCT CH1CCC_CR_DDRCRCCCVOLTAGEUSED_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPERBITDESKEW0_P0_STRUCT CH1CCC_CR_DDRCRCCCPERBITDESKEW0_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPERBITDESKEW1_P0_STRUCT CH1CCC_CR_DDRCRCCCPERBITDESKEW1_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPERBITDESKEW2_P0_STRUCT CH1CCC_CR_DDRCRCCCPERBITDESKEW2_P0_STRUCT;
typedef CH2CCC_CR_DDRCRPINSUSED_P0_STRUCT CH1CCC_CR_DDRCRPINSUSED_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCCLKCONTROLS_P0_STRUCT CH1CCC_CR_DDRCRCCCCLKCONTROLS_P0_STRUCT;
typedef CH2CCC_CR_DDRCRBSCANDATA_P0_STRUCT CH1CCC_CR_DDRCRBSCANDATA_P0_STRUCT;
typedef CH2CCC_CR_DDRCRMISR_P0_STRUCT CH1CCC_CR_DDRCRMISR_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_P0_STRUCT CH1CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_P0_STRUCT;
typedef CH2CCC_CR_DCCFSMCONTROL_P0_STRUCT CH1CCC_CR_DCCFSMCONTROL_P0_STRUCT;
typedef CH2CCC_CR_DCCCALCCONTROL_P0_STRUCT CH1CCC_CR_DCCCALCCONTROL_P0_STRUCT;
typedef DATA0CH0_CR_DCCFSMSTATUS_STRUCT CH1CCC_CR_DCCFSMSTATUS_P0_STRUCT;
typedef DATA0CH0_CR_DCCLANESTATUS0_STRUCT CH1CCC_CR_DCCLANESTATUS0_P0_STRUCT;
typedef DATA0CH0_CR_DCCLANESTATUS1_STRUCT CH1CCC_CR_DCCLANESTATUS1_P0_STRUCT;
typedef CH2CCC_CR_DDRCRPERBITTCO0_P0_STRUCT CH1CCC_CR_DDRCRPERBITTCO0_P0_STRUCT;
typedef CH2CCC_CR_DDRCRPERBITTCO1_P0_STRUCT CH1CCC_CR_DDRCRPERBITTCO1_P0_STRUCT;
typedef CH2CCC_CR_DDRCRPERBITTCO2_P0_STRUCT CH1CCC_CR_DDRCRPERBITTCO2_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPICODING1_P0_STRUCT CH1CCC_CR_DDRCRCCCPICODING1_P0_STRUCT;
typedef CH2CCC_CR_DDRCRMARGINMODECONTROL_P0_STRUCT CH1CCC_CR_DDRCRMARGINMODECONTROL_P0_STRUCT;
typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH1CCC_CR_DDRCRMARGINMODEDEBUGMSB_P0_STRUCT;
typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH1CCC_CR_DDRCRMARGINMODEDEBUGLSB_P0_STRUCT;
typedef CH2CCC_CR_DCCLANESTATUS2_P0_STRUCT CH1CCC_CR_DCCLANESTATUS2_P0_STRUCT;
typedef CH0CCC_CR_DDRCRCACOMP_STRUCT CH2CCC_CR_DDRCRCACOMP_STRUCT;

typedef CH2CCC_CR_DDRCRCACOMP_P0_STRUCT CH5CCC_CR_DDRCRCACOMP_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCACOMP_STRUCT CH2CCC_CR_DDRCRCLKCOMP_STRUCT;

typedef CH2CCC_CR_DDRCRCACOMP_P0_STRUCT CH5CCC_CR_DDRCRCLKCOMP_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCTLCOMP_STRUCT CH2CCC_CR_DDRCRCTLCOMP_STRUCT;

typedef CH2CCC_CR_DDRCRCTLCOMP_P0_STRUCT CH5CCC_CR_DDRCRCTLCOMP_P0_STRUCT;

typedef CH0CCC_CR_DDRCRVSSHICLKCOMPOFFSET_STRUCT CH2CCC_CR_DDRCRVSSHICLKCOMPOFFSET_STRUCT;

typedef CH2CCC_CR_DDRCRVSSHICLKCOMPOFFSET_P0_STRUCT CH5CCC_CR_DDRCRVSSHICLKCOMPOFFSET_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCTLCACOMPOFFSET_STRUCT CH2CCC_CR_DDRCRCTLCACOMPOFFSET_STRUCT;

typedef CH2CCC_CR_DDRCRCTLCACOMPOFFSET_P0_STRUCT CH5CCC_CR_DDRCRCTLCACOMPOFFSET_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPIDIVIDER_STRUCT CH2CCC_CR_DDRCRCCCPIDIVIDER_STRUCT;

typedef CH2CCC_CR_DDRCRCCCPIDIVIDER_P0_STRUCT CH5CCC_CR_DDRCRCCCPIDIVIDER_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPICODING0_STRUCT CH2CCC_CR_DDRCRCCCPICODING0_STRUCT;

typedef CH2CCC_CR_DDRCRCCCPICODING0_P0_STRUCT CH5CCC_CR_DDRCRCCCPICODING0_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_STRUCT CH2CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_STRUCT;

typedef CH2CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_P0_STRUCT CH5CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCVOLTAGEUSED_STRUCT CH2CCC_CR_DDRCRCCCVOLTAGEUSED_STRUCT;

typedef CH2CCC_CR_DDRCRCCCVOLTAGEUSED_P0_STRUCT CH5CCC_CR_DDRCRCCCVOLTAGEUSED_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEW0_STRUCT CH2CCC_CR_DDRCRCCCPERBITDESKEW0_STRUCT;

typedef CH2CCC_CR_DDRCRCCCPERBITDESKEW0_P0_STRUCT CH5CCC_CR_DDRCRCCCPERBITDESKEW0_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEW1_STRUCT CH2CCC_CR_DDRCRCCCPERBITDESKEW1_STRUCT;

typedef CH2CCC_CR_DDRCRCCCPERBITDESKEW1_P0_STRUCT CH5CCC_CR_DDRCRCCCPERBITDESKEW1_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEW2_STRUCT CH2CCC_CR_DDRCRCCCPERBITDESKEW2_STRUCT;

typedef CH2CCC_CR_DDRCRCCCPERBITDESKEW2_P0_STRUCT CH5CCC_CR_DDRCRCCCPERBITDESKEW2_P0_STRUCT;

typedef CH0CCC_CR_DDRCRPINSUSED_STRUCT CH2CCC_CR_DDRCRPINSUSED_STRUCT;

typedef CH2CCC_CR_DDRCRPINSUSED_P0_STRUCT CH5CCC_CR_DDRCRPINSUSED_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCCLKCONTROLS_STRUCT CH2CCC_CR_DDRCRCCCCLKCONTROLS_STRUCT;

typedef CH2CCC_CR_DDRCRCCCCLKCONTROLS_P0_STRUCT CH5CCC_CR_DDRCRCCCCLKCONTROLS_P0_STRUCT;

typedef CH0CCC_CR_DDRCRBSCANDATA_STRUCT CH2CCC_CR_DDRCRBSCANDATA_STRUCT;

typedef CH2CCC_CR_DDRCRBSCANDATA_P0_STRUCT CH5CCC_CR_DDRCRBSCANDATA_P0_STRUCT;

typedef CH0CCC_CR_DDRCRMISR_STRUCT CH2CCC_CR_DDRCRMISR_STRUCT;

typedef CH2CCC_CR_DDRCRMISR_P0_STRUCT CH5CCC_CR_DDRCRMISR_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_STRUCT CH2CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_STRUCT;

typedef CH2CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_P0_STRUCT CH5CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_P0_STRUCT;

typedef CH0CCC_CR_DCCFSMCONTROL_STRUCT CH2CCC_CR_DCCFSMCONTROL_STRUCT;

typedef CH2CCC_CR_DCCFSMCONTROL_P0_STRUCT CH5CCC_CR_DCCFSMCONTROL_P0_STRUCT;

typedef CH0CCC_CR_DCCCALCCONTROL_STRUCT CH2CCC_CR_DCCCALCCONTROL_STRUCT;

typedef CH2CCC_CR_DCCCALCCONTROL_P0_STRUCT CH5CCC_CR_DCCCALCCONTROL_P0_STRUCT;

typedef DATA0CH0_CR_DCCFSMSTATUS_STRUCT CH2CCC_CR_DCCFSMSTATUS_STRUCT;

typedef DATA0CH0_CR_DCCFSMSTATUS_STRUCT CH5CCC_CR_DCCFSMSTATUS_P0_STRUCT;

typedef DATA0CH0_CR_DCCLANESTATUS0_STRUCT CH2CCC_CR_DCCLANESTATUS0_STRUCT;

typedef DATA0CH0_CR_DCCLANESTATUS0_STRUCT CH5CCC_CR_DCCLANESTATUS0_P0_STRUCT;

typedef DATA0CH0_CR_DCCLANESTATUS1_STRUCT CH2CCC_CR_DCCLANESTATUS1_STRUCT;

typedef DATA0CH0_CR_DCCLANESTATUS1_STRUCT CH5CCC_CR_DCCLANESTATUS1_P0_STRUCT;

typedef CH0CCC_CR_DDRCRPERBITTCO0_STRUCT CH2CCC_CR_DDRCRPERBITTCO0_STRUCT;

typedef CH2CCC_CR_DDRCRPERBITTCO0_P0_STRUCT CH5CCC_CR_DDRCRPERBITTCO0_P0_STRUCT;

typedef CH0CCC_CR_DDRCRPERBITTCO1_STRUCT CH2CCC_CR_DDRCRPERBITTCO1_STRUCT;

typedef CH2CCC_CR_DDRCRPERBITTCO1_P0_STRUCT CH5CCC_CR_DDRCRPERBITTCO1_P0_STRUCT;

typedef CH0CCC_CR_DDRCRPERBITTCO2_STRUCT CH2CCC_CR_DDRCRPERBITTCO2_STRUCT;

typedef CH2CCC_CR_DDRCRPERBITTCO2_P0_STRUCT CH5CCC_CR_DDRCRPERBITTCO2_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPICODING1_STRUCT CH2CCC_CR_DDRCRCCCPICODING1_STRUCT;

typedef CH2CCC_CR_DDRCRCCCPICODING1_P0_STRUCT CH5CCC_CR_DDRCRCCCPICODING1_P0_STRUCT;

typedef CH0CCC_CR_DDRCRMARGINMODECONTROL_STRUCT CH2CCC_CR_DDRCRMARGINMODECONTROL_STRUCT;

typedef CH2CCC_CR_DDRCRMARGINMODECONTROL_P0_STRUCT CH5CCC_CR_DDRCRMARGINMODECONTROL_P0_STRUCT;

typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH2CCC_CR_DDRCRMARGINMODEDEBUGMSB_STRUCT;

typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH5CCC_CR_DDRCRMARGINMODEDEBUGMSB_P0_STRUCT;

typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH2CCC_CR_DDRCRMARGINMODEDEBUGLSB_STRUCT;

typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH5CCC_CR_DDRCRMARGINMODEDEBUGLSB_P0_STRUCT;

typedef CH0CCC_CR_DCCLANESTATUS2_STRUCT CH2CCC_CR_DCCLANESTATUS2_STRUCT;

typedef CH2CCC_CR_DCCLANESTATUS2_P0_STRUCT CH5CCC_CR_DCCLANESTATUS2_P0_STRUCT;

typedef CH2CCC_CR_DDRCRCACOMP_P0_STRUCT CH7CCC_CR_DDRCRCACOMP_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCACOMP_P0_STRUCT CH7CCC_CR_DDRCRCLKCOMP_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCTLCOMP_P0_STRUCT CH7CCC_CR_DDRCRCTLCOMP_P0_STRUCT;
typedef CH2CCC_CR_DDRCRVSSHICLKCOMPOFFSET_P0_STRUCT CH7CCC_CR_DDRCRVSSHICLKCOMPOFFSET_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCTLCACOMPOFFSET_P0_STRUCT CH7CCC_CR_DDRCRCTLCACOMPOFFSET_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPIDIVIDER_P0_STRUCT CH7CCC_CR_DDRCRCCCPIDIVIDER_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPICODING0_P0_STRUCT CH7CCC_CR_DDRCRCCCPICODING0_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_P0_STRUCT CH7CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCVOLTAGEUSED_P0_STRUCT CH7CCC_CR_DDRCRCCCVOLTAGEUSED_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPERBITDESKEW0_P0_STRUCT CH7CCC_CR_DDRCRCCCPERBITDESKEW0_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPERBITDESKEW1_P0_STRUCT CH7CCC_CR_DDRCRCCCPERBITDESKEW1_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPERBITDESKEW2_P0_STRUCT CH7CCC_CR_DDRCRCCCPERBITDESKEW2_P0_STRUCT;
typedef CH2CCC_CR_DDRCRPINSUSED_P0_STRUCT CH7CCC_CR_DDRCRPINSUSED_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCCLKCONTROLS_P0_STRUCT CH7CCC_CR_DDRCRCCCCLKCONTROLS_P0_STRUCT;
typedef CH2CCC_CR_DDRCRBSCANDATA_P0_STRUCT CH7CCC_CR_DDRCRBSCANDATA_P0_STRUCT;
typedef CH2CCC_CR_DDRCRMISR_P0_STRUCT CH7CCC_CR_DDRCRMISR_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_P0_STRUCT CH7CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_P0_STRUCT;
typedef CH2CCC_CR_DCCFSMCONTROL_P0_STRUCT CH7CCC_CR_DCCFSMCONTROL_P0_STRUCT;
typedef CH2CCC_CR_DCCCALCCONTROL_P0_STRUCT CH7CCC_CR_DCCCALCCONTROL_P0_STRUCT;
typedef DATA0CH0_CR_DCCFSMSTATUS_STRUCT CH7CCC_CR_DCCFSMSTATUS_P0_STRUCT;
typedef DATA0CH0_CR_DCCLANESTATUS0_STRUCT CH7CCC_CR_DCCLANESTATUS0_P0_STRUCT;
typedef DATA0CH0_CR_DCCLANESTATUS1_STRUCT CH7CCC_CR_DCCLANESTATUS1_P0_STRUCT;
typedef CH2CCC_CR_DDRCRPERBITTCO0_P0_STRUCT CH7CCC_CR_DDRCRPERBITTCO0_P0_STRUCT;
typedef CH2CCC_CR_DDRCRPERBITTCO1_P0_STRUCT CH7CCC_CR_DDRCRPERBITTCO1_P0_STRUCT;
typedef CH2CCC_CR_DDRCRPERBITTCO2_P0_STRUCT CH7CCC_CR_DDRCRPERBITTCO2_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPICODING1_P0_STRUCT CH7CCC_CR_DDRCRCCCPICODING1_P0_STRUCT;
typedef CH2CCC_CR_DDRCRMARGINMODECONTROL_P0_STRUCT CH7CCC_CR_DDRCRMARGINMODECONTROL_P0_STRUCT;
typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH7CCC_CR_DDRCRMARGINMODEDEBUGMSB_P0_STRUCT;
typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH7CCC_CR_DDRCRMARGINMODEDEBUGLSB_P0_STRUCT;
typedef CH2CCC_CR_DCCLANESTATUS2_P0_STRUCT CH7CCC_CR_DCCLANESTATUS2_P0_STRUCT;
typedef CH0CCC_CR_DDRCRCACOMP_STRUCT CH3CCC_CR_DDRCRCACOMP_STRUCT;

typedef CH2CCC_CR_DDRCRCACOMP_P0_STRUCT CH4CCC_CR_DDRCRCACOMP_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCACOMP_STRUCT CH3CCC_CR_DDRCRCLKCOMP_STRUCT;

typedef CH2CCC_CR_DDRCRCACOMP_P0_STRUCT CH4CCC_CR_DDRCRCLKCOMP_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCTLCOMP_STRUCT CH3CCC_CR_DDRCRCTLCOMP_STRUCT;

typedef CH2CCC_CR_DDRCRCTLCOMP_P0_STRUCT CH4CCC_CR_DDRCRCTLCOMP_P0_STRUCT;

typedef CH0CCC_CR_DDRCRVSSHICLKCOMPOFFSET_STRUCT CH3CCC_CR_DDRCRVSSHICLKCOMPOFFSET_STRUCT;

typedef CH2CCC_CR_DDRCRVSSHICLKCOMPOFFSET_P0_STRUCT CH4CCC_CR_DDRCRVSSHICLKCOMPOFFSET_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCTLCACOMPOFFSET_STRUCT CH3CCC_CR_DDRCRCTLCACOMPOFFSET_STRUCT;

typedef CH2CCC_CR_DDRCRCTLCACOMPOFFSET_P0_STRUCT CH4CCC_CR_DDRCRCTLCACOMPOFFSET_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPIDIVIDER_STRUCT CH3CCC_CR_DDRCRCCCPIDIVIDER_STRUCT;

typedef CH2CCC_CR_DDRCRCCCPIDIVIDER_P0_STRUCT CH4CCC_CR_DDRCRCCCPIDIVIDER_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPICODING0_STRUCT CH3CCC_CR_DDRCRCCCPICODING0_STRUCT;

typedef CH2CCC_CR_DDRCRCCCPICODING0_P0_STRUCT CH4CCC_CR_DDRCRCCCPICODING0_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_STRUCT CH3CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_STRUCT;

typedef CH2CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_P0_STRUCT CH4CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCVOLTAGEUSED_STRUCT CH3CCC_CR_DDRCRCCCVOLTAGEUSED_STRUCT;

typedef CH2CCC_CR_DDRCRCCCVOLTAGEUSED_P0_STRUCT CH4CCC_CR_DDRCRCCCVOLTAGEUSED_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEW0_STRUCT CH3CCC_CR_DDRCRCCCPERBITDESKEW0_STRUCT;

typedef CH2CCC_CR_DDRCRCCCPERBITDESKEW0_P0_STRUCT CH4CCC_CR_DDRCRCCCPERBITDESKEW0_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEW1_STRUCT CH3CCC_CR_DDRCRCCCPERBITDESKEW1_STRUCT;

typedef CH2CCC_CR_DDRCRCCCPERBITDESKEW1_P0_STRUCT CH4CCC_CR_DDRCRCCCPERBITDESKEW1_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEW2_STRUCT CH3CCC_CR_DDRCRCCCPERBITDESKEW2_STRUCT;

typedef CH2CCC_CR_DDRCRCCCPERBITDESKEW2_P0_STRUCT CH4CCC_CR_DDRCRCCCPERBITDESKEW2_P0_STRUCT;

typedef CH0CCC_CR_DDRCRPINSUSED_STRUCT CH3CCC_CR_DDRCRPINSUSED_STRUCT;

typedef CH2CCC_CR_DDRCRPINSUSED_P0_STRUCT CH4CCC_CR_DDRCRPINSUSED_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCCLKCONTROLS_STRUCT CH3CCC_CR_DDRCRCCCCLKCONTROLS_STRUCT;

typedef CH2CCC_CR_DDRCRCCCCLKCONTROLS_P0_STRUCT CH4CCC_CR_DDRCRCCCCLKCONTROLS_P0_STRUCT;

typedef CH0CCC_CR_DDRCRBSCANDATA_STRUCT CH3CCC_CR_DDRCRBSCANDATA_STRUCT;

typedef CH2CCC_CR_DDRCRBSCANDATA_P0_STRUCT CH4CCC_CR_DDRCRBSCANDATA_P0_STRUCT;

typedef CH0CCC_CR_DDRCRMISR_STRUCT CH3CCC_CR_DDRCRMISR_STRUCT;

typedef CH2CCC_CR_DDRCRMISR_P0_STRUCT CH4CCC_CR_DDRCRMISR_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_STRUCT CH3CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_STRUCT;

typedef CH2CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_P0_STRUCT CH4CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_P0_STRUCT;

typedef CH0CCC_CR_DCCFSMCONTROL_STRUCT CH3CCC_CR_DCCFSMCONTROL_STRUCT;

typedef CH2CCC_CR_DCCFSMCONTROL_P0_STRUCT CH4CCC_CR_DCCFSMCONTROL_P0_STRUCT;

typedef CH0CCC_CR_DCCCALCCONTROL_STRUCT CH3CCC_CR_DCCCALCCONTROL_STRUCT;

typedef CH2CCC_CR_DCCCALCCONTROL_P0_STRUCT CH4CCC_CR_DCCCALCCONTROL_P0_STRUCT;

typedef DATA0CH0_CR_DCCFSMSTATUS_STRUCT CH3CCC_CR_DCCFSMSTATUS_STRUCT;

typedef DATA0CH0_CR_DCCFSMSTATUS_STRUCT CH4CCC_CR_DCCFSMSTATUS_P0_STRUCT;

typedef DATA0CH0_CR_DCCLANESTATUS0_STRUCT CH3CCC_CR_DCCLANESTATUS0_STRUCT;

typedef DATA0CH0_CR_DCCLANESTATUS0_STRUCT CH4CCC_CR_DCCLANESTATUS0_P0_STRUCT;

typedef DATA0CH0_CR_DCCLANESTATUS1_STRUCT CH3CCC_CR_DCCLANESTATUS1_STRUCT;

typedef DATA0CH0_CR_DCCLANESTATUS1_STRUCT CH4CCC_CR_DCCLANESTATUS1_P0_STRUCT;

typedef CH0CCC_CR_DDRCRPERBITTCO0_STRUCT CH3CCC_CR_DDRCRPERBITTCO0_STRUCT;

typedef CH2CCC_CR_DDRCRPERBITTCO0_P0_STRUCT CH4CCC_CR_DDRCRPERBITTCO0_P0_STRUCT;

typedef CH0CCC_CR_DDRCRPERBITTCO1_STRUCT CH3CCC_CR_DDRCRPERBITTCO1_STRUCT;

typedef CH2CCC_CR_DDRCRPERBITTCO1_P0_STRUCT CH4CCC_CR_DDRCRPERBITTCO1_P0_STRUCT;

typedef CH0CCC_CR_DDRCRPERBITTCO2_STRUCT CH3CCC_CR_DDRCRPERBITTCO2_STRUCT;

typedef CH2CCC_CR_DDRCRPERBITTCO2_P0_STRUCT CH4CCC_CR_DDRCRPERBITTCO2_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPICODING1_STRUCT CH3CCC_CR_DDRCRCCCPICODING1_STRUCT;

typedef CH2CCC_CR_DDRCRCCCPICODING1_P0_STRUCT CH4CCC_CR_DDRCRCCCPICODING1_P0_STRUCT;

typedef CH0CCC_CR_DDRCRMARGINMODECONTROL_STRUCT CH3CCC_CR_DDRCRMARGINMODECONTROL_STRUCT;

typedef CH2CCC_CR_DDRCRMARGINMODECONTROL_P0_STRUCT CH4CCC_CR_DDRCRMARGINMODECONTROL_P0_STRUCT;

typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH3CCC_CR_DDRCRMARGINMODEDEBUGMSB_STRUCT;

typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH4CCC_CR_DDRCRMARGINMODEDEBUGMSB_P0_STRUCT;

typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH3CCC_CR_DDRCRMARGINMODEDEBUGLSB_STRUCT;

typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH4CCC_CR_DDRCRMARGINMODEDEBUGLSB_P0_STRUCT;

typedef CH0CCC_CR_DCCLANESTATUS2_STRUCT CH3CCC_CR_DCCLANESTATUS2_STRUCT;

typedef CH2CCC_CR_DCCLANESTATUS2_P0_STRUCT CH4CCC_CR_DCCLANESTATUS2_P0_STRUCT;

typedef CH2CCC_CR_DDRCRCACOMP_P0_STRUCT CH6CCC_CR_DDRCRCACOMP_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCACOMP_P0_STRUCT CH6CCC_CR_DDRCRCLKCOMP_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCTLCOMP_P0_STRUCT CH6CCC_CR_DDRCRCTLCOMP_P0_STRUCT;
typedef CH2CCC_CR_DDRCRVSSHICLKCOMPOFFSET_P0_STRUCT CH6CCC_CR_DDRCRVSSHICLKCOMPOFFSET_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCTLCACOMPOFFSET_P0_STRUCT CH6CCC_CR_DDRCRCTLCACOMPOFFSET_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPIDIVIDER_P0_STRUCT CH6CCC_CR_DDRCRCCCPIDIVIDER_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPICODING0_P0_STRUCT CH6CCC_CR_DDRCRCCCPICODING0_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_P0_STRUCT CH6CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCVOLTAGEUSED_P0_STRUCT CH6CCC_CR_DDRCRCCCVOLTAGEUSED_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPERBITDESKEW0_P0_STRUCT CH6CCC_CR_DDRCRCCCPERBITDESKEW0_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPERBITDESKEW1_P0_STRUCT CH6CCC_CR_DDRCRCCCPERBITDESKEW1_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPERBITDESKEW2_P0_STRUCT CH6CCC_CR_DDRCRCCCPERBITDESKEW2_P0_STRUCT;
typedef CH2CCC_CR_DDRCRPINSUSED_P0_STRUCT CH6CCC_CR_DDRCRPINSUSED_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCCLKCONTROLS_P0_STRUCT CH6CCC_CR_DDRCRCCCCLKCONTROLS_P0_STRUCT;
typedef CH2CCC_CR_DDRCRBSCANDATA_P0_STRUCT CH6CCC_CR_DDRCRBSCANDATA_P0_STRUCT;
typedef CH2CCC_CR_DDRCRMISR_P0_STRUCT CH6CCC_CR_DDRCRMISR_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_P0_STRUCT CH6CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_P0_STRUCT;
typedef CH2CCC_CR_DCCFSMCONTROL_P0_STRUCT CH6CCC_CR_DCCFSMCONTROL_P0_STRUCT;
typedef CH2CCC_CR_DCCCALCCONTROL_P0_STRUCT CH6CCC_CR_DCCCALCCONTROL_P0_STRUCT;
typedef DATA0CH0_CR_DCCFSMSTATUS_STRUCT CH6CCC_CR_DCCFSMSTATUS_P0_STRUCT;
typedef DATA0CH0_CR_DCCLANESTATUS0_STRUCT CH6CCC_CR_DCCLANESTATUS0_P0_STRUCT;
typedef DATA0CH0_CR_DCCLANESTATUS1_STRUCT CH6CCC_CR_DCCLANESTATUS1_P0_STRUCT;
typedef CH2CCC_CR_DDRCRPERBITTCO0_P0_STRUCT CH6CCC_CR_DDRCRPERBITTCO0_P0_STRUCT;
typedef CH2CCC_CR_DDRCRPERBITTCO1_P0_STRUCT CH6CCC_CR_DDRCRPERBITTCO1_P0_STRUCT;
typedef CH2CCC_CR_DDRCRPERBITTCO2_P0_STRUCT CH6CCC_CR_DDRCRPERBITTCO2_P0_STRUCT;
typedef CH2CCC_CR_DDRCRCCCPICODING1_P0_STRUCT CH6CCC_CR_DDRCRCCCPICODING1_P0_STRUCT;
typedef CH2CCC_CR_DDRCRMARGINMODECONTROL_P0_STRUCT CH6CCC_CR_DDRCRMARGINMODECONTROL_P0_STRUCT;
typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH6CCC_CR_DDRCRMARGINMODEDEBUGMSB_P0_STRUCT;
typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH6CCC_CR_DDRCRMARGINMODEDEBUGLSB_P0_STRUCT;
typedef CH2CCC_CR_DCCLANESTATUS2_P0_STRUCT CH6CCC_CR_DCCLANESTATUS2_P0_STRUCT;
typedef CH0CCC_CR_DDRCRCACOMP_STRUCT CH4CCC_CR_DDRCRCACOMP_STRUCT;
typedef union {
  struct {
    UINT32 Target                                  :  8;  // Bits 7:0
    UINT32 Panic0                                  :  4;  // Bits 11:8
    UINT32 Panic1                                  :  5;  // Bits 16:12
    UINT32 Spare1                                  :  1;  // Bits 17:17
    UINT32 DisOffset                               :  1;  // Bits 18:18
    UINT32 Spare3                                  :  1;  // Bits 19:19
    UINT32 EnDacPM                                 :  2;  // Bits 21:20
    UINT32 DdrCRForceODTOn                         :  1;  // Bits 22:22
    UINT32 EnVttOdt                                :  1;  // Bits 23:23
    UINT32 WakeUpDelay                             :  3;  // Bits 26:24
    UINT32 UseFLLDuringDVFS                        :  1;  // Bits 27:27
    UINT32 LockTimer                               :  2;  // Bits 29:28
    UINT32 AckOffset                               :  1;  // Bits 30:30
    UINT32 Spare                                   :  1;  // Bits 31:31
  } P0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} DDRVTT0_CR_DDRCRVTTGENCONTROL_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCACOMP_STRUCT CH4CCC_CR_DDRCRCLKCOMP_STRUCT;
typedef union {
  struct {
    UINT32 EnCount                                 :  1;  // Bits 0:0
    UINT32 SelCount                                :  3;  // Bits 3:1
    UINT32 RstCount                                :  1;  // Bits 4:4
    UINT32 Count                                   :  16;  // Bits 20:5
    UINT32 Spare                                   :  11;  // Bits 31:21
  } P0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} DDRVTT0_CR_DDRCRVTTGENSTATUS_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCTLCOMP_STRUCT CH4CCC_CR_DDRCRCTLCOMP_STRUCT;
typedef union {
  struct {
    UINT32 SpareNmosCompOfst                       :  6;  // Bits 5:0
    UINT32 PanicLo0CompOfst                        :  6;  // Bits 11:6
    UINT32 PanicLo1CompOfst                        :  6;  // Bits 17:12
    UINT32 PanicHi0CompOfst                        :  6;  // Bits 23:18
    UINT32 PanicHi1CompOfst                        :  6;  // Bits 29:24
    UINT32 spare                                   :  2;  // Bits 31:30
  } P0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} DDRVTT0_CR_DDRCRVTTCOMPOFFSET_P0_STRUCT;

typedef CH0CCC_CR_DDRCRVSSHICLKCOMPOFFSET_STRUCT CH4CCC_CR_DDRCRVSSHICLKCOMPOFFSET_STRUCT;
typedef union {
  struct {
    UINT32 SparePmosCompOfst                       :  6;  // Bits 5:0
    UINT32 PanicLo0UsePmos                         :  1;  // Bits 6:6
    UINT32 PanicLo1UsePmos                         :  1;  // Bits 7:7
    UINT32 PanicHi0UsePmos                         :  1;  // Bits 8:8
    UINT32 PanicHi1UsePmos                         :  1;  // Bits 9:9
    UINT32 spare                                   :  22;  // Bits 31:10
  } P0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCTLCACOMPOFFSET_STRUCT CH4CCC_CR_DDRCRCTLCACOMPOFFSET_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPIDIVIDER_STRUCT CH4CCC_CR_DDRCRCCCPIDIVIDER_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPICODING0_STRUCT CH4CCC_CR_DDRCRCCCPICODING0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_STRUCT CH4CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_STRUCT;

typedef CH0CCC_CR_DDRCRCCCVOLTAGEUSED_STRUCT CH4CCC_CR_DDRCRCCCVOLTAGEUSED_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEW0_STRUCT CH4CCC_CR_DDRCRCCCPERBITDESKEW0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEW1_STRUCT CH4CCC_CR_DDRCRCCCPERBITDESKEW1_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEW2_STRUCT CH4CCC_CR_DDRCRCCCPERBITDESKEW2_STRUCT;

typedef CH0CCC_CR_DDRCRPINSUSED_STRUCT CH4CCC_CR_DDRCRPINSUSED_STRUCT;

typedef CH0CCC_CR_DDRCRCCCCLKCONTROLS_STRUCT CH4CCC_CR_DDRCRCCCCLKCONTROLS_STRUCT;

typedef CH0CCC_CR_DDRCRBSCANDATA_STRUCT CH4CCC_CR_DDRCRBSCANDATA_STRUCT;

typedef CH0CCC_CR_DDRCRMISR_STRUCT CH4CCC_CR_DDRCRMISR_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_STRUCT CH4CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_STRUCT;

typedef CH0CCC_CR_DCCFSMCONTROL_STRUCT CH4CCC_CR_DCCFSMCONTROL_STRUCT;

typedef CH0CCC_CR_DCCCALCCONTROL_STRUCT CH4CCC_CR_DCCCALCCONTROL_STRUCT;

typedef DATA0CH0_CR_DCCFSMSTATUS_STRUCT CH4CCC_CR_DCCFSMSTATUS_STRUCT;

typedef DATA0CH0_CR_DCCLANESTATUS0_STRUCT CH4CCC_CR_DCCLANESTATUS0_STRUCT;

typedef DATA0CH0_CR_DCCLANESTATUS1_STRUCT CH4CCC_CR_DCCLANESTATUS1_STRUCT;

typedef CH0CCC_CR_DDRCRPERBITTCO0_STRUCT CH4CCC_CR_DDRCRPERBITTCO0_STRUCT;

typedef CH0CCC_CR_DDRCRPERBITTCO1_STRUCT CH4CCC_CR_DDRCRPERBITTCO1_STRUCT;

typedef CH0CCC_CR_DDRCRPERBITTCO2_STRUCT CH4CCC_CR_DDRCRPERBITTCO2_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPICODING1_STRUCT CH4CCC_CR_DDRCRCCCPICODING1_STRUCT;

typedef CH0CCC_CR_DDRCRMARGINMODECONTROL_STRUCT CH4CCC_CR_DDRCRMARGINMODECONTROL_STRUCT;

typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH4CCC_CR_DDRCRMARGINMODEDEBUGMSB_STRUCT;

typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH4CCC_CR_DDRCRMARGINMODEDEBUGLSB_STRUCT;

typedef CH0CCC_CR_DCCLANESTATUS2_STRUCT CH4CCC_CR_DCCLANESTATUS2_STRUCT;

typedef DDRVTT0_CR_DDRCRVTTGENCONTROL_P0_STRUCT DDRVTT1_CR_DDRCRVTTGENCONTROL_P0_STRUCT;
typedef DDRVTT0_CR_DDRCRVTTGENSTATUS_P0_STRUCT DDRVTT1_CR_DDRCRVTTGENSTATUS_P0_STRUCT;
typedef DDRVTT0_CR_DDRCRVTTCOMPOFFSET_P0_STRUCT DDRVTT1_CR_DDRCRVTTCOMPOFFSET_P0_STRUCT;
typedef DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_P0_STRUCT DDRVTT1_CR_DDRCRVTTCOMPOFFSET2_P0_STRUCT;
typedef CH0CCC_CR_DDRCRCACOMP_STRUCT CH5CCC_CR_DDRCRCACOMP_STRUCT;

typedef DDRVTT0_CR_DDRCRVTTGENCONTROL_P0_STRUCT DDRVTT2_CR_DDRCRVTTGENCONTROL_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCACOMP_STRUCT CH5CCC_CR_DDRCRCLKCOMP_STRUCT;

typedef DDRVTT0_CR_DDRCRVTTGENSTATUS_P0_STRUCT DDRVTT2_CR_DDRCRVTTGENSTATUS_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCTLCOMP_STRUCT CH5CCC_CR_DDRCRCTLCOMP_STRUCT;

typedef DDRVTT0_CR_DDRCRVTTCOMPOFFSET_P0_STRUCT DDRVTT2_CR_DDRCRVTTCOMPOFFSET_P0_STRUCT;

typedef CH0CCC_CR_DDRCRVSSHICLKCOMPOFFSET_STRUCT CH5CCC_CR_DDRCRVSSHICLKCOMPOFFSET_STRUCT;

typedef DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_P0_STRUCT DDRVTT2_CR_DDRCRVTTCOMPOFFSET2_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCTLCACOMPOFFSET_STRUCT CH5CCC_CR_DDRCRCTLCACOMPOFFSET_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPIDIVIDER_STRUCT CH5CCC_CR_DDRCRCCCPIDIVIDER_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPICODING0_STRUCT CH5CCC_CR_DDRCRCCCPICODING0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_STRUCT CH5CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_STRUCT;

typedef CH0CCC_CR_DDRCRCCCVOLTAGEUSED_STRUCT CH5CCC_CR_DDRCRCCCVOLTAGEUSED_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEW0_STRUCT CH5CCC_CR_DDRCRCCCPERBITDESKEW0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEW1_STRUCT CH5CCC_CR_DDRCRCCCPERBITDESKEW1_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEW2_STRUCT CH5CCC_CR_DDRCRCCCPERBITDESKEW2_STRUCT;

typedef CH0CCC_CR_DDRCRPINSUSED_STRUCT CH5CCC_CR_DDRCRPINSUSED_STRUCT;

typedef CH0CCC_CR_DDRCRCCCCLKCONTROLS_STRUCT CH5CCC_CR_DDRCRCCCCLKCONTROLS_STRUCT;

typedef CH0CCC_CR_DDRCRBSCANDATA_STRUCT CH5CCC_CR_DDRCRBSCANDATA_STRUCT;

typedef CH0CCC_CR_DDRCRMISR_STRUCT CH5CCC_CR_DDRCRMISR_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_STRUCT CH5CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_STRUCT;

typedef CH0CCC_CR_DCCFSMCONTROL_STRUCT CH5CCC_CR_DCCFSMCONTROL_STRUCT;

typedef CH0CCC_CR_DCCCALCCONTROL_STRUCT CH5CCC_CR_DCCCALCCONTROL_STRUCT;

typedef DATA0CH0_CR_DCCFSMSTATUS_STRUCT CH5CCC_CR_DCCFSMSTATUS_STRUCT;

typedef DATA0CH0_CR_DCCLANESTATUS0_STRUCT CH5CCC_CR_DCCLANESTATUS0_STRUCT;

typedef DATA0CH0_CR_DCCLANESTATUS1_STRUCT CH5CCC_CR_DCCLANESTATUS1_STRUCT;

typedef CH0CCC_CR_DDRCRPERBITTCO0_STRUCT CH5CCC_CR_DDRCRPERBITTCO0_STRUCT;

typedef CH0CCC_CR_DDRCRPERBITTCO1_STRUCT CH5CCC_CR_DDRCRPERBITTCO1_STRUCT;

typedef CH0CCC_CR_DDRCRPERBITTCO2_STRUCT CH5CCC_CR_DDRCRPERBITTCO2_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPICODING1_STRUCT CH5CCC_CR_DDRCRCCCPICODING1_STRUCT;

typedef CH0CCC_CR_DDRCRMARGINMODECONTROL_STRUCT CH5CCC_CR_DDRCRMARGINMODECONTROL_STRUCT;

typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH5CCC_CR_DDRCRMARGINMODEDEBUGMSB_STRUCT;

typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH5CCC_CR_DDRCRMARGINMODEDEBUGLSB_STRUCT;

typedef CH0CCC_CR_DCCLANESTATUS2_STRUCT CH5CCC_CR_DCCLANESTATUS2_STRUCT;

typedef DDRVTT0_CR_DDRCRVTTGENCONTROL_P0_STRUCT DDRVTT3_CR_DDRCRVTTGENCONTROL_P0_STRUCT;
typedef DDRVTT0_CR_DDRCRVTTGENSTATUS_P0_STRUCT DDRVTT3_CR_DDRCRVTTGENSTATUS_P0_STRUCT;
typedef DDRVTT0_CR_DDRCRVTTCOMPOFFSET_P0_STRUCT DDRVTT3_CR_DDRCRVTTCOMPOFFSET_P0_STRUCT;
typedef DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_P0_STRUCT DDRVTT3_CR_DDRCRVTTCOMPOFFSET2_P0_STRUCT;
typedef CH0CCC_CR_DDRCRCACOMP_STRUCT CH6CCC_CR_DDRCRCACOMP_STRUCT;

typedef DDRVTT0_CR_DDRCRVTTGENCONTROL_P0_STRUCT DDRVTT4_CR_DDRCRVTTGENCONTROL_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCACOMP_STRUCT CH6CCC_CR_DDRCRCLKCOMP_STRUCT;

typedef DDRVTT0_CR_DDRCRVTTGENSTATUS_P0_STRUCT DDRVTT4_CR_DDRCRVTTGENSTATUS_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCTLCOMP_STRUCT CH6CCC_CR_DDRCRCTLCOMP_STRUCT;

typedef DDRVTT0_CR_DDRCRVTTCOMPOFFSET_P0_STRUCT DDRVTT4_CR_DDRCRVTTCOMPOFFSET_P0_STRUCT;

typedef CH0CCC_CR_DDRCRVSSHICLKCOMPOFFSET_STRUCT CH6CCC_CR_DDRCRVSSHICLKCOMPOFFSET_STRUCT;

typedef DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_P0_STRUCT DDRVTT4_CR_DDRCRVTTCOMPOFFSET2_P0_STRUCT;

typedef CH0CCC_CR_DDRCRCTLCACOMPOFFSET_STRUCT CH6CCC_CR_DDRCRCTLCACOMPOFFSET_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPIDIVIDER_STRUCT CH6CCC_CR_DDRCRCCCPIDIVIDER_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPICODING0_STRUCT CH6CCC_CR_DDRCRCCCPICODING0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_STRUCT CH6CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_STRUCT;

typedef CH0CCC_CR_DDRCRCCCVOLTAGEUSED_STRUCT CH6CCC_CR_DDRCRCCCVOLTAGEUSED_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEW0_STRUCT CH6CCC_CR_DDRCRCCCPERBITDESKEW0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEW1_STRUCT CH6CCC_CR_DDRCRCCCPERBITDESKEW1_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEW2_STRUCT CH6CCC_CR_DDRCRCCCPERBITDESKEW2_STRUCT;

typedef CH0CCC_CR_DDRCRPINSUSED_STRUCT CH6CCC_CR_DDRCRPINSUSED_STRUCT;

typedef CH0CCC_CR_DDRCRCCCCLKCONTROLS_STRUCT CH6CCC_CR_DDRCRCCCCLKCONTROLS_STRUCT;

typedef CH0CCC_CR_DDRCRBSCANDATA_STRUCT CH6CCC_CR_DDRCRBSCANDATA_STRUCT;

typedef CH0CCC_CR_DDRCRMISR_STRUCT CH6CCC_CR_DDRCRMISR_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_STRUCT CH6CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_STRUCT;

typedef CH0CCC_CR_DCCFSMCONTROL_STRUCT CH6CCC_CR_DCCFSMCONTROL_STRUCT;

typedef CH0CCC_CR_DCCCALCCONTROL_STRUCT CH6CCC_CR_DCCCALCCONTROL_STRUCT;

typedef DATA0CH0_CR_DCCFSMSTATUS_STRUCT CH6CCC_CR_DCCFSMSTATUS_STRUCT;

typedef DATA0CH0_CR_DCCLANESTATUS0_STRUCT CH6CCC_CR_DCCLANESTATUS0_STRUCT;

typedef DATA0CH0_CR_DCCLANESTATUS1_STRUCT CH6CCC_CR_DCCLANESTATUS1_STRUCT;

typedef CH0CCC_CR_DDRCRPERBITTCO0_STRUCT CH6CCC_CR_DDRCRPERBITTCO0_STRUCT;

typedef CH0CCC_CR_DDRCRPERBITTCO1_STRUCT CH6CCC_CR_DDRCRPERBITTCO1_STRUCT;

typedef CH0CCC_CR_DDRCRPERBITTCO2_STRUCT CH6CCC_CR_DDRCRPERBITTCO2_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPICODING1_STRUCT CH6CCC_CR_DDRCRCCCPICODING1_STRUCT;

typedef CH0CCC_CR_DDRCRMARGINMODECONTROL_STRUCT CH6CCC_CR_DDRCRMARGINMODECONTROL_STRUCT;

typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH6CCC_CR_DDRCRMARGINMODEDEBUGMSB_STRUCT;

typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH6CCC_CR_DDRCRMARGINMODEDEBUGLSB_STRUCT;

typedef CH0CCC_CR_DCCLANESTATUS2_STRUCT CH6CCC_CR_DCCLANESTATUS2_STRUCT;

typedef DDRVTT0_CR_DDRCRVTTGENCONTROL_P0_STRUCT DDRVTT5_CR_DDRCRVTTGENCONTROL_P0_STRUCT;
typedef DDRVTT0_CR_DDRCRVTTGENSTATUS_P0_STRUCT DDRVTT5_CR_DDRCRVTTGENSTATUS_P0_STRUCT;
typedef DDRVTT0_CR_DDRCRVTTCOMPOFFSET_P0_STRUCT DDRVTT5_CR_DDRCRVTTCOMPOFFSET_P0_STRUCT;
typedef DDRVTT0_CR_DDRCRVTTCOMPOFFSET2_P0_STRUCT DDRVTT5_CR_DDRCRVTTCOMPOFFSET2_P0_STRUCT;
typedef CH0CCC_CR_DDRCRCACOMP_STRUCT CH7CCC_CR_DDRCRCACOMP_STRUCT;

typedef CH0CCC_CR_DDRCRCACOMP_STRUCT CH7CCC_CR_DDRCRCLKCOMP_STRUCT;

typedef CH0CCC_CR_DDRCRCTLCOMP_STRUCT CH7CCC_CR_DDRCRCTLCOMP_STRUCT;

typedef CH0CCC_CR_DDRCRVSSHICLKCOMPOFFSET_STRUCT CH7CCC_CR_DDRCRVSSHICLKCOMPOFFSET_STRUCT;

typedef CH0CCC_CR_DDRCRCTLCACOMPOFFSET_STRUCT CH7CCC_CR_DDRCRCTLCACOMPOFFSET_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPIDIVIDER_STRUCT CH7CCC_CR_DDRCRCCCPIDIVIDER_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPICODING0_STRUCT CH7CCC_CR_DDRCRCCCPICODING0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_STRUCT CH7CCC_CR_DDRCRCCCPERBITDESKEWPRISENFALL_STRUCT;

typedef CH0CCC_CR_DDRCRCCCVOLTAGEUSED_STRUCT CH7CCC_CR_DDRCRCCCVOLTAGEUSED_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEW0_STRUCT CH7CCC_CR_DDRCRCCCPERBITDESKEW0_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEW1_STRUCT CH7CCC_CR_DDRCRCCCPERBITDESKEW1_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEW2_STRUCT CH7CCC_CR_DDRCRCCCPERBITDESKEW2_STRUCT;

typedef CH0CCC_CR_DDRCRPINSUSED_STRUCT CH7CCC_CR_DDRCRPINSUSED_STRUCT;

typedef CH0CCC_CR_DDRCRCCCCLKCONTROLS_STRUCT CH7CCC_CR_DDRCRCCCCLKCONTROLS_STRUCT;

typedef CH0CCC_CR_DDRCRBSCANDATA_STRUCT CH7CCC_CR_DDRCRBSCANDATA_STRUCT;

typedef CH0CCC_CR_DDRCRMISR_STRUCT CH7CCC_CR_DDRCRMISR_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_STRUCT CH7CCC_CR_DDRCRCCCPERBITDESKEWPFALLNRISE_STRUCT;

typedef CH0CCC_CR_DCCFSMCONTROL_STRUCT CH7CCC_CR_DCCFSMCONTROL_STRUCT;

typedef CH0CCC_CR_DCCCALCCONTROL_STRUCT CH7CCC_CR_DCCCALCCONTROL_STRUCT;

typedef DATA0CH0_CR_DCCFSMSTATUS_STRUCT CH7CCC_CR_DCCFSMSTATUS_STRUCT;

typedef DATA0CH0_CR_DCCLANESTATUS0_STRUCT CH7CCC_CR_DCCLANESTATUS0_STRUCT;

typedef DATA0CH0_CR_DCCLANESTATUS1_STRUCT CH7CCC_CR_DCCLANESTATUS1_STRUCT;

typedef CH0CCC_CR_DDRCRPERBITTCO0_STRUCT CH7CCC_CR_DDRCRPERBITTCO0_STRUCT;

typedef CH0CCC_CR_DDRCRPERBITTCO1_STRUCT CH7CCC_CR_DDRCRPERBITTCO1_STRUCT;

typedef CH0CCC_CR_DDRCRPERBITTCO2_STRUCT CH7CCC_CR_DDRCRPERBITTCO2_STRUCT;

typedef CH0CCC_CR_DDRCRCCCPICODING1_STRUCT CH7CCC_CR_DDRCRCCCPICODING1_STRUCT;

typedef CH0CCC_CR_DDRCRMARGINMODECONTROL_STRUCT CH7CCC_CR_DDRCRMARGINMODECONTROL_STRUCT;

typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH7CCC_CR_DDRCRMARGINMODEDEBUGMSB_STRUCT;

typedef DATA0CH0_CR_DDRCRMARGINMODEDEBUGMSB0_STRUCT CH7CCC_CR_DDRCRMARGINMODEDEBUGLSB_STRUCT;

typedef CH0CCC_CR_DCCLANESTATUS2_STRUCT CH7CCC_CR_DCCLANESTATUS2_STRUCT;
typedef union {
  struct {
    UINT32 ScramEn                                 :  1;  // Bits 0:0
    UINT32 ScramKey                                :  16;  // Bits 16:1
    UINT32 ClockGateAB                             :  2;  // Bits 18:17
    UINT32 ClockGateC                              :  2;  // Bits 20:19
    UINT32 EnableDbiAB                             :  1;  // Bits 21:21
    UINT32 ca_mirrored                             :  4;  // Bits 25:22
    UINT32 dis_cmdanalogen                         :  1;  // Bits 26:26
    UINT32 dis_CmdAnaLogEn_at_IDLE                 :  1;  // Bits 27:27
    UINT32 Write0En                                :  1;  // Bits 28:28
    UINT32 Spare                                   :  1;  // Bits 29:29
    UINT32 EarlyRankRdValidSwitch                  :  1;  // Bits 30:30
    UINT32 forcecompdist                           :  1;  // Bits 31:31
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} DDRSCRAM_CR_DDRSCRAMBLECH0_STRUCT;
typedef union {
  struct {
    UINT32 ScramEn                                 :  1;  // Bits 0:0
    UINT32 ScramKey                                :  16;  // Bits 16:1
    UINT32 ClockGateAB                             :  2;  // Bits 18:17
    UINT32 ClockGateC                              :  2;  // Bits 20:19
    UINT32 EnableDbiAB                             :  1;  // Bits 21:21
    UINT32 ca_mirrored                             :  4;  // Bits 25:22
    UINT32 Spare                                   :  6;  // Bits 31:26
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} DDRSCRAM_CR_DDRSCRAMBLECH1_STRUCT;

typedef DDRSCRAM_CR_DDRSCRAMBLECH1_STRUCT DDRSCRAM_CR_DDRSCRAMBLECH2_STRUCT;

typedef DDRSCRAM_CR_DDRSCRAMBLECH1_STRUCT DDRSCRAM_CR_DDRSCRAMBLECH3_STRUCT;

typedef DDRSCRAM_CR_DDRSCRAMBLECH1_STRUCT DDRSCRAM_CR_DDRSCRAMBLECH4_STRUCT;

typedef DDRSCRAM_CR_DDRSCRAMBLECH1_STRUCT DDRSCRAM_CR_DDRSCRAMBLECH5_STRUCT;

typedef DDRSCRAM_CR_DDRSCRAMBLECH1_STRUCT DDRSCRAM_CR_DDRSCRAMBLECH6_STRUCT;

typedef DDRSCRAM_CR_DDRSCRAMBLECH1_STRUCT DDRSCRAM_CR_DDRSCRAMBLECH7_STRUCT;
typedef union {
  struct {
    UINT32 spare0                                  :  4;  // Bits 3:0
    UINT32 OvrdPeriodicToDvfsComp                  :  1;  // Bits 4:4
    UINT32 ForceCompUpdate                         :  1;  // Bits 5:5
    UINT32 spare1                                  :  2;  // Bits 7:6
    UINT32 Lp5Mode                                 :  1;  // Bits 8:8
    UINT32 Ddr5_Mode                               :  1;  // Bits 9:9
    UINT32 DdrNoChInterleave                       :  1;  // Bits 10:10
    UINT32 LPDDR_Mode                              :  1;  // Bits 11:11
    UINT32 Gear1                                   :  1;  // Bits 12:12
    UINT32 RcvEn_Extension                         :  4;  // Bits 16:13
    UINT32 Ddr4_Mode                               :  1;  // Bits 17:17
    UINT32 ClkGateDisable                          :  1;  // Bits 18:18
    UINT32 DataClkGateDisAtIdle                    :  1;  // Bits 19:19
    UINT32 lp5wck2ckratio                          :  1;  // Bits 20:20
    UINT32 LpDdr4Mode                              :  1;  // Bits 21:21
    UINT32 Channel_Not_Populated                   :  8;  // Bits 29:22
    UINT32 dis_iosf_sb_clk_gate                    :  1;  // Bits 30:30
    UINT32 ForceDeltaDQSUpdate                     :  1;  // Bits 31:31
  } Bits;
  struct {
    UINT32 spare0                                  :  4;  // Bits 3:0
    UINT32 OvrdPeriodicToDvfsComp                  :  1;  // Bits 4:4
    UINT32 ForceCompUpdate                         :  1;  // Bits 5:5
    UINT32 spare1                                  :  1;  // Bits 6:6
    UINT32 Lp5Mode                                 :  1;  // Bits 7:7
    UINT32 ECCPresent                              :  1;  // Bits 8:8
    UINT32 Ddr5_Mode                               :  1;  // Bits 9:9
    UINT32 DdrNoChInterleave                       :  1;  // Bits 10:10
    UINT32 LPDDR_Mode                              :  1;  // Bits 11:11
    UINT32 Gear1                                   :  1;  // Bits 12:12
    UINT32 RcvEn_Extension                         :  4;  // Bits 16:13
    UINT32 Ddr4_Mode                               :  1;  // Bits 17:17
    UINT32 ClkGateDisable                          :  1;  // Bits 18:18
    UINT32 DataClkGateDisAtIdle                    :  1;  // Bits 19:19
    UINT32 lp5wck2ckratio                          :  1;  // Bits 20:20
    UINT32 LpDdr4Mode                              :  1;  // Bits 21:21
    UINT32 Channel_Not_Populated                   :  8;  // Bits 29:22
    UINT32 dis_iosf_sb_clk_gate                    :  1;  // Bits 30:30
    UINT32 ForceDeltaDQSUpdate                     :  1;  // Bits 31:31
  } P0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} DDRSCRAM_CR_DDRMISCCONTROL0_STRUCT;
typedef union {
  struct {
    UINT32 BGGndRefBypass                          :  1;  // Bits 0:0
    UINT32 BGBiasTrim                              :  3;  // Bits 3:1
    UINT32 BGAgshTrim                              :  2;  // Bits 5:4
    UINT32 CsOdtMapping_cs1                        :  2;  // Bits 7:6
    UINT32 CsOdtMapping_cs2                        :  4;  // Bits 11:8
    UINT32 CsOdtMapping_cs3                        :  4;  // Bits 15:12
    UINT32 CsOdtMapping_odt0                       :  4;  // Bits 19:16
    UINT32 CsOdtMapping_odt1                       :  4;  // Bits 23:20
    UINT32 io_train_rst                            :  1;  // Bits 24:24
    UINT32 io_train_rst_quiet_time                 :  1;  // Bits 25:25
    UINT32 io_train_rst_duration                   :  4;  // Bits 29:26
    UINT32 CompAndDeltaDqsUpdateClkGateDisable     :  1;  // Bits 30:30
    UINT32 spare                                   :  1;  // Bits 31:31
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} DDRSCRAM_CR_DDRMISCCONTROL1_STRUCT;
typedef union {
  struct {
    UINT32 CsOdtMapping_cs0                        :  4;  // Bits 3:0
    UINT32 CsOdtMapping_cs1                        :  4;  // Bits 7:4
    UINT32 CsOdtMapping_cs2                        :  4;  // Bits 11:8
    UINT32 CsOdtMapping_cs3                        :  4;  // Bits 15:12
    UINT32 CsOdtMapping_odt0                       :  4;  // Bits 19:16
    UINT32 CsOdtMapping_odt1                       :  4;  // Bits 23:20
    UINT32 lpdeltadqstrainmode                     :  1;  // Bits 24:24
    UINT32 rx_analogen_grace_cnt                   :  7;  // Bits 31:25
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} DDRSCRAM_CR_DDRMISCCONTROL2_STRUCT;
typedef union {
  struct {
    UINT32 tCWL4TxDqFifoWrEn                       :  7;  // Bits 6:0
    UINT32 tCWL4TxDqFifoRdEn                       :  7;  // Bits 13:7
    UINT32 Spare                                   :  4;  // Bits 17:14
    UINT32 RptChDqTxClkOn                          :  1;  // Bits 18:18
    UINT32 RptChDqRxClkOn                          :  1;  // Bits 19:19
    UINT32 RptChRepClkOn                           :  1;  // Bits 20:20
    UINT32 CmdAnlgEnGraceCnt                       :  3;  // Bits 23:21
    UINT32 TxAnlgEnGraceCnt                        :  7;  // Bits 30:24
    UINT32 TxDqFifoRdEnPerRankDelDis               :  1;  // Bits 31:31
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} MCMISCS_WRITECFGCH0_STRUCT;

typedef MCMISCS_WRITECFGCH0_STRUCT MCMISCS_WRITECFGCH1_STRUCT;

typedef MCMISCS_WRITECFGCH0_STRUCT MCMISCS_WRITECFGCH2_STRUCT;

typedef MCMISCS_WRITECFGCH0_STRUCT MCMISCS_WRITECFGCH3_STRUCT;

typedef MCMISCS_WRITECFGCH0_STRUCT MCMISCS_WRITECFGCH4_STRUCT;

typedef MCMISCS_WRITECFGCH0_STRUCT MCMISCS_WRITECFGCH5_STRUCT;

typedef MCMISCS_WRITECFGCH0_STRUCT MCMISCS_WRITECFGCH6_STRUCT;

typedef MCMISCS_WRITECFGCH0_STRUCT MCMISCS_WRITECFGCH7_STRUCT;
typedef union {
  struct {
    UINT32 Spare                                   :  13;  // Bits 12:0
    UINT32 tCL4RcvEn                               :  7;  // Bits 19:13
    UINT32 tCL4RxDqFifoRdEn                        :  7;  // Bits 26:20
    UINT32 RxDqDataValidDclkDel                    :  4;  // Bits 30:27
    UINT32 RxDqDataValidQclkDel                    :  1;  // Bits 31:31
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} MCMISCS_READCFGCH0_STRUCT;

typedef MCMISCS_READCFGCH0_STRUCT MCMISCS_READCFGCH1_STRUCT;

typedef MCMISCS_READCFGCH0_STRUCT MCMISCS_READCFGCH2_STRUCT;

typedef MCMISCS_READCFGCH0_STRUCT MCMISCS_READCFGCH3_STRUCT;

typedef MCMISCS_READCFGCH0_STRUCT MCMISCS_READCFGCH4_STRUCT;

typedef MCMISCS_READCFGCH0_STRUCT MCMISCS_READCFGCH5_STRUCT;

typedef MCMISCS_READCFGCH0_STRUCT MCMISCS_READCFGCH6_STRUCT;

typedef MCMISCS_READCFGCH0_STRUCT MCMISCS_READCFGCH7_STRUCT;
typedef union {
  struct {
    UINT32 TxBurstLen                              :  5;  // Bits 4:0
    UINT32 RxBurstLen                              :  5;  // Bits 9:5
    UINT32 CmdDuration                             :  3;  // Bits 12:10
    UINT32 DataInvertNibble                        :  2;  // Bits 14:13
    UINT32 Run1stComp                              :  1;  // Bits 15:15
    UINT32 Cas2FSWCk                               :  7;  // Bits 22:16
    UINT32 TrainWCkSyncRatio                       :  2;  // Bits 24:23
    UINT32 TrainWCkEn                              :  1;  // Bits 25:25
    UINT32 spare                                   :  6;  // Bits 31:26
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} DDRSCRAM_CR_DDRMISCCONTROL7_STRUCT;
typedef union {
  struct {
    UINT32 ForceAutoTrdy                           :  1;  // Bits 0:0
    UINT32 Spare                                   :  31;  // Bits 31:1
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} MCMISCS_SYNAUTOTRDYSTART_STRUCT;
typedef union {
  struct {
    UINT32 DisableAutoTrdy                         :  1;  // Bits 0:0
    UINT32 Spare                                   :  31;  // Bits 31:1
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} MCMISCS_SYNAUTOTRDYEND_STRUCT;
typedef union {
  struct {
    UINT32 TxDqFifoRdEnRank0ChADel                 :  3;  // Bits 2:0
    UINT32 TxDqFifoRdEnRank1ChADel                 :  3;  // Bits 5:3
    UINT32 TxDqFifoRdEnRank2ChADel                 :  3;  // Bits 8:6
    UINT32 TxDqFifoRdEnRank3ChADel                 :  3;  // Bits 11:9
    UINT32 TxDqFifoRdEnRank0ChBDel                 :  3;  // Bits 14:12
    UINT32 TxDqFifoRdEnRank1ChBDel                 :  3;  // Bits 17:15
    UINT32 TxDqFifoRdEnRank2ChBDel                 :  3;  // Bits 20:18
    UINT32 TxDqFifoRdEnRank3ChBDel                 :  3;  // Bits 23:21
    UINT32 tx_analog_clk_gate_dis_cha              :  1;  // Bits 24:24
    UINT32 tx_analog_clk_gate_dis_chb              :  1;  // Bits 25:25
    UINT32 Spare                                   :  6;  // Bits 31:26
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} MCMISCS_WRITECFGCH01_STRUCT;

typedef MCMISCS_WRITECFGCH01_STRUCT MCMISCS_WRITECFGCH23_STRUCT;

typedef MCMISCS_WRITECFGCH01_STRUCT MCMISCS_WRITECFGCH45_STRUCT;

typedef MCMISCS_WRITECFGCH01_STRUCT MCMISCS_WRITECFGCH67_STRUCT;
typedef union {
  struct {
    UINT32 RcvEnRank0ChADel                        :  3;  // Bits 2:0
    UINT32 RcvEnRank1ChADel                        :  3;  // Bits 5:3
    UINT32 RcvEnRank2ChADel                        :  3;  // Bits 8:6
    UINT32 RcvEnRank3ChADel                        :  3;  // Bits 11:9
    UINT32 RcvEnRank0ChBDel                        :  3;  // Bits 14:12
    UINT32 RcvEnRank1ChBDel                        :  3;  // Bits 17:15
    UINT32 RcvEnRank2ChBDel                        :  3;  // Bits 20:18
    UINT32 RcvEnRank3ChBDel                        :  3;  // Bits 23:21
    UINT32 rx_analog_clk_gate_dis_cha              :  1;  // Bits 24:24
    UINT32 rx_analog_clk_gate_dis_chb              :  1;  // Bits 25:25
    UINT32 Spare                                   :  6;  // Bits 31:26
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} MCMISCS_READCFGCH01_STRUCT;

typedef MCMISCS_READCFGCH01_STRUCT MCMISCS_READCFGCH23_STRUCT;

typedef MCMISCS_READCFGCH01_STRUCT MCMISCS_READCFGCH45_STRUCT;

typedef MCMISCS_READCFGCH01_STRUCT MCMISCS_READCFGCH67_STRUCT;
typedef union {
  struct {
    UINT32 RxDqFifoRdEnRank0ChADel                 :  4;  // Bits 3:0
    UINT32 RxDqFifoRdEnRank1ChADel                 :  4;  // Bits 7:4
    UINT32 RxDqFifoRdEnRank2ChADel                 :  4;  // Bits 11:8
    UINT32 RxDqFifoRdEnRank3ChADel                 :  4;  // Bits 15:12
    UINT32 RxDqFifoRdEnRank0ChBDel                 :  4;  // Bits 19:16
    UINT32 RxDqFifoRdEnRank1ChBDel                 :  4;  // Bits 23:20
    UINT32 RxDqFifoRdEnRank2ChBDel                 :  4;  // Bits 27:24
    UINT32 RxDqFifoRdEnRank3ChBDel                 :  4;  // Bits 31:28
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} MCMISCS_RXDQFIFORDENCH01_STRUCT;

typedef MCMISCS_RXDQFIFORDENCH01_STRUCT MCMISCS_RXDQFIFORDENCH23_STRUCT;

typedef MCMISCS_RXDQFIFORDENCH01_STRUCT MCMISCS_RXDQFIFORDENCH45_STRUCT;

typedef MCMISCS_RXDQFIFORDENCH01_STRUCT MCMISCS_RXDQFIFORDENCH67_STRUCT;
typedef union {
  struct {
    UINT32 EnableSpineGate                         :  1;  // Bits 0:0
    UINT32 SleepCycles                             :  3;  // Bits 3:1
    UINT32 AwakeCycles                             :  2;  // Bits 5:4
    UINT32 EnHiPhase                               :  2;  // Bits 7:6
    UINT32 GraceLimitEntry                         :  3;  // Bits 10:8
    UINT32 rsvd                                    :  21;  // Bits 31:11
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} MCMISCS_SPINEGATING_STRUCT;
typedef union {
  struct {
    UINT32 cas2rdwck                               :  7;  // Bits 6:0
    UINT32 cas2wrwck                               :  7;  // Bits 13:7
    UINT32 tWckHalfRate                            :  3;  // Bits 16:14
    UINT32 tWckPre                                 :  5;  // Bits 21:17
    UINT32 TrainWCkPulse                           :  1;  // Bits 22:22
    UINT32 Lp5Mode                                 :  1;  // Bits 23:23
    UINT32 WCkDiffLowInIdle                        :  1;  // Bits 24:24
    UINT32 TrainWCkBL                              :  4;  // Bits 28:25
    UINT32 TrainWCkMask                            :  3;  // Bits 31:29
  } Bits;
  struct {
    UINT32 cas2rdwck                               :  7;  // Bits 6:0
    UINT32 cas2wrwck                               :  7;  // Bits 13:7
    UINT32 tWckHalfRate                            :  3;  // Bits 16:14
    UINT32 tWckPre                                 :  5;  // Bits 21:17
    UINT32 TrainWCkPulse                           :  1;  // Bits 22:22
    UINT32 Spare                                   :  1;  // Bits 23:23
    UINT32 WCkDiffLowInIdle                        :  1;  // Bits 24:24
    UINT32 TrainWCkBL                              :  4;  // Bits 28:25
    UINT32 TrainWCkMask                            :  3;  // Bits 31:29
  } P0Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} MCMISCS_DDRWCKCONTROL_STRUCT;
typedef union {
  struct {
    UINT32 EnInitComplete                          :  1;  // Bits 0:0
    UINT32 Spare                                   :  31;  // Bits 31:1
  } Bits;
  UINT32 Data;
  UINT16 Data16[2];
  UINT8  Data8[4];
} DDRSCRAM_CR_DDRLASTCR_STRUCT;

#pragma pack(pop)
#endif
