
*** Running vivado
    with args -log decoder.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source decoder.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source decoder.tcl -notrace
Command: synth_design -top decoder -part xc7s100fgga676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Device 21-403] Loading part xc7s100fgga676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19796 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 804.152 ; gain = 183.906
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:1]
INFO: [Synth 8-226] default block is never used [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:779]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:57]
WARNING: [Synth 8-6014] Unused sequential element h1_reg[recievedSequence][0] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:60]
WARNING: [Synth 8-6014] Unused sequential element h1_reg[recievedSequence][1] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:60]
WARNING: [Synth 8-6014] Unused sequential element h1_reg[previousHammingDistance][0] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:60]
WARNING: [Synth 8-6014] Unused sequential element h1_reg[previousHammingDistance][1] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:60]
WARNING: [Synth 8-6014] Unused sequential element h1_reg[previousHammingDistance][2] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:60]
WARNING: [Synth 8-6014] Unused sequential element h1_reg[previousHammingDistance][3] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:60]
WARNING: [Synth 8-6014] Unused sequential element h1_reg[previousHammingDistance][4] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:60]
WARNING: [Synth 8-6014] Unused sequential element h1_reg[previousHammingDistance][5] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:60]
WARNING: [Synth 8-6014] Unused sequential element h1_reg[previousHammingDistance][6] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:60]
WARNING: [Synth 8-6014] Unused sequential element h1_reg[previousHammingDistance][7] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:60]
WARNING: [Synth 8-6014] Unused sequential element h1_reg[step] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:60]
WARNING: [Synth 8-6014] Unused sequential element h1_reg[hammingDistances][finalStates][1] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:60]
WARNING: [Synth 8-6014] Unused sequential element h1_reg[hammingDistances][finalStates][2] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:60]
WARNING: [Synth 8-6014] Unused sequential element h1_reg[hammingDistances][finalStates][3] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:60]
WARNING: [Synth 8-6014] Unused sequential element h1_reg[hammingDistances][finalStates][5] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:60]
WARNING: [Synth 8-6014] Unused sequential element h1_reg[hammingDistances][finalStates][6] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:60]
WARNING: [Synth 8-6014] Unused sequential element h1_reg[hammingDistances][finalStates][7] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:60]
WARNING: [Synth 8-6014] Unused sequential element h2_reg[hammingDistances][finalStates][1] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:63]
WARNING: [Synth 8-6014] Unused sequential element h2_reg[hammingDistances][finalStates][3] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:63]
WARNING: [Synth 8-6014] Unused sequential element h2_reg[hammingDistances][finalStates][5] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:63]
WARNING: [Synth 8-6014] Unused sequential element h2_reg[hammingDistances][finalStates][7] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:63]
WARNING: [Synth 8-6014] Unused sequential element h4_reg[bTransition][0] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:69]
WARNING: [Synth 8-6014] Unused sequential element h4_reg[bTransition][1] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:69]
WARNING: [Synth 8-6014] Unused sequential element h4_reg[dTransition][0] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:69]
WARNING: [Synth 8-6014] Unused sequential element h4_reg[dTransition][1] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:69]
WARNING: [Synth 8-6014] Unused sequential element h4_reg[fTransition][0] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:69]
WARNING: [Synth 8-6014] Unused sequential element h4_reg[fTransition][1] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:69]
WARNING: [Synth 8-6014] Unused sequential element h4_reg[hTransition][0] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:69]
WARNING: [Synth 8-6014] Unused sequential element h4_reg[hTransition][1] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:69]
WARNING: [Synth 8-6014] Unused sequential element h5_reg[bTransition][0] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:72]
WARNING: [Synth 8-6014] Unused sequential element h5_reg[bTransition][1] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:72]
WARNING: [Synth 8-6014] Unused sequential element h5_reg[dTransition][0] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:72]
WARNING: [Synth 8-6014] Unused sequential element h5_reg[dTransition][1] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:72]
WARNING: [Synth 8-6014] Unused sequential element h5_reg[fTransition][0] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:72]
WARNING: [Synth 8-6014] Unused sequential element h5_reg[fTransition][1] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:72]
WARNING: [Synth 8-6014] Unused sequential element h5_reg[hTransition][0] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:72]
WARNING: [Synth 8-6014] Unused sequential element h5_reg[hTransition][1] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:72]
WARNING: [Synth 8-6014] Unused sequential element h6_reg[bTransition][0] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:78]
WARNING: [Synth 8-6014] Unused sequential element h6_reg[bTransition][1] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:78]
WARNING: [Synth 8-6014] Unused sequential element h6_reg[dTransition][0] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:78]
WARNING: [Synth 8-6014] Unused sequential element h6_reg[dTransition][1] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:78]
WARNING: [Synth 8-6014] Unused sequential element h6_reg[fTransition][0] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:78]
WARNING: [Synth 8-6014] Unused sequential element h6_reg[fTransition][1] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:78]
WARNING: [Synth 8-6014] Unused sequential element h6_reg[hTransition][0] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:78]
WARNING: [Synth 8-6014] Unused sequential element h6_reg[hTransition][1] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:78]
WARNING: [Synth 8-6014] Unused sequential element h7_reg[bTransition][0] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:81]
WARNING: [Synth 8-6014] Unused sequential element h7_reg[bTransition][1] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:81]
WARNING: [Synth 8-6014] Unused sequential element h7_reg[dTransition][0] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:81]
WARNING: [Synth 8-6014] Unused sequential element h7_reg[dTransition][1] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:81]
WARNING: [Synth 8-6014] Unused sequential element h7_reg[fTransition][0] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:81]
WARNING: [Synth 8-6014] Unused sequential element h7_reg[fTransition][1] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:81]
WARNING: [Synth 8-6014] Unused sequential element h7_reg[hTransition][0] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:81]
WARNING: [Synth 8-6014] Unused sequential element h7_reg[hTransition][1] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:81]
WARNING: [Synth 8-6014] Unused sequential element temp_states_reg[0] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:658]
WARNING: [Synth 8-6014] Unused sequential element temp_states_reg[1] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:658]
WARNING: [Synth 8-6014] Unused sequential element temp_states_reg[2] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:658]
WARNING: [Synth 8-6014] Unused sequential element temp_states_reg[3] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:658]
WARNING: [Synth 8-6014] Unused sequential element temp_states_reg[4] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:658]
WARNING: [Synth 8-6014] Unused sequential element temp_states_reg[5] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:658]
WARNING: [Synth 8-6014] Unused sequential element temp_states_reg[6] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:658]
WARNING: [Synth 8-6014] Unused sequential element temp_states_reg[7] was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:658]
WARNING: [Synth 8-6014] Unused sequential element lowest_value_reg was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:660]
WARNING: [Synth 8-6014] Unused sequential element returned_path_reg was removed.  [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:672]
WARNING: [Synth 8-3848] Net h1[cTransition][0] in module/entity decoder does not have driver. [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:49]
WARNING: [Synth 8-3848] Net h1[eTransition][0] in module/entity decoder does not have driver. [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:49]
WARNING: [Synth 8-3848] Net h1[gTransition][0] in module/entity decoder does not have driver. [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:49]
WARNING: [Synth 8-3848] Net h1[cTransition][1] in module/entity decoder does not have driver. [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:49]
WARNING: [Synth 8-3848] Net h1[eTransition][1] in module/entity decoder does not have driver. [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:49]
WARNING: [Synth 8-3848] Net h1[gTransition][1] in module/entity decoder does not have driver. [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:49]
WARNING: [Synth 8-3848] Net h2[cTransition][0] in module/entity decoder does not have driver. [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:49]
WARNING: [Synth 8-3848] Net h2[gTransition][0] in module/entity decoder does not have driver. [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:49]
WARNING: [Synth 8-3848] Net h2[cTransition][1] in module/entity decoder does not have driver. [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:49]
WARNING: [Synth 8-3848] Net h2[gTransition][1] in module/entity decoder does not have driver. [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (1#1) [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sources_1/imports/examples/decoder.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 880.043 ; gain = 259.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 880.043 ; gain = 259.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 880.043 ; gain = 259.797
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/constrs_1/new/Constraints_1.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'out' matched to 'port' objects. [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/constrs_1/new/Constraints_1.xdc:52]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/constrs_1/new/Constraints_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/constrs_1/new/Constraints_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/decoder_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/decoder_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1020.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1020.656 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.656 ; gain = 400.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s100fgga676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.656 ; gain = 400.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.656 ; gain = 400.410
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'steps_n_reg' in module 'decoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                         00000001 |                            00001
                 iSTATE0 |                         00000010 |                            00010
                 iSTATE1 |                         00000100 |                            00011
                 iSTATE2 |                         00001000 |                            00100
                 iSTATE3 |                         00010000 |                            00101
                 iSTATE4 |                         00100000 |                            00110
                 iSTATE6 |                         01000000 |                            00111
*
                 iSTATE5 |                         10000000 |                            01000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'steps_n_reg' using encoding 'one-hot' in module 'decoder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1020.656 ; gain = 400.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 76    
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 92    
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   7 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 36    
	   2 Input      5 Bit        Muxes := 207   
	   4 Input      5 Bit        Muxes := 21    
	   3 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 9     
	   6 Input      5 Bit        Muxes := 14    
	   7 Input      5 Bit        Muxes := 14    
	   8 Input      5 Bit        Muxes := 28    
	   2 Input      3 Bit        Muxes := 114   
	   4 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 111   
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 51    
	   4 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 76    
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 92    
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   7 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 36    
	   2 Input      5 Bit        Muxes := 207   
	   4 Input      5 Bit        Muxes := 21    
	   3 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 9     
	   6 Input      5 Bit        Muxes := 14    
	   7 Input      5 Bit        Muxes := 14    
	   8 Input      5 Bit        Muxes := 28    
	   2 Input      3 Bit        Muxes := 114   
	   4 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 111   
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 51    
	   4 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:80)
BRAMs: 240 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "D2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "D2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "D2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "D2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "D2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "D2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'stage_n_reg[3]' (FDRE) to 'stage_n_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage_n_reg[4] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_steps_n_reg[7]) is unused and will be removed from module decoder.
INFO: [Synth 8-3886] merging instance 'h1_reg[hammingDistances][finalStates][4][4]' (FDRE) to 'h1_reg[hammingDistances][finalStates][4][2]'
INFO: [Synth 8-3886] merging instance 'h1_reg[hammingDistances][finalStates][0][4]' (FDRE) to 'h1_reg[hammingDistances][finalStates][4][2]'
INFO: [Synth 8-3886] merging instance 'h1_reg[hammingDistances][finalStates][0][3]' (FDRE) to 'h1_reg[hammingDistances][finalStates][4][2]'
INFO: [Synth 8-3886] merging instance 'h1_reg[hammingDistances][finalStates][4][3]' (FDRE) to 'h1_reg[hammingDistances][finalStates][4][2]'
INFO: [Synth 8-3886] merging instance 'h1_reg[hammingDistances][finalStates][0][2]' (FDRE) to 'h1_reg[hammingDistances][finalStates][4][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\h1_reg[hammingDistances][finalStates][4][2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1020.656 ; gain = 400.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1020.656 ; gain = 400.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1137.930 ; gain = 517.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'h1_reg[hammingDistances][finalStates][4][0]' (FDRE) to 'h1_reg[hammingDistances][finalStates][0][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\counter_for_path_reg[6] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1138.965 ; gain = 518.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1138.965 ; gain = 518.719
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1138.965 ; gain = 518.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1138.965 ; gain = 518.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1138.965 ; gain = 518.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1138.965 ; gain = 518.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1138.965 ; gain = 518.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     1|
|3     |LUT1   |    54|
|4     |LUT2   |    54|
|5     |LUT3   |   122|
|6     |LUT4   |   153|
|7     |LUT5   |   240|
|8     |LUT6   |   453|
|9     |MUXF7  |     5|
|10    |MUXF8  |     1|
|11    |FDRE   |   343|
|12    |FDSE   |     1|
|13    |IBUF   |    17|
|14    |OBUF   |     7|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1452|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1138.965 ; gain = 518.719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 1138.965 ; gain = 378.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1138.965 ; gain = 518.719
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'decoder' is not ideal for floorplanning, since the cellview 'decoder' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1138.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 1138.965 ; gain = 784.035
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1138.965 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.runs/synth_3/decoder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file decoder_utilization_synth.rpt -pb decoder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 27 23:43:38 2022...
