0.6
2019.2
Nov  6 2019
21:57:16
F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.sim/sim_1/behav/xsim/glbl.v,1693895662,verilog,,,,glbl,,,,,,,,
F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sim_1/new/testbench.v,1693895662,verilog,,,,testbench,,,../../../../single_cycle.srcs/sources_1/new/myCPU,,,,,
F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v,1693895662,verilog,,F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/control.v,,confreg,,,../../../../single_cycle.srcs/sources_1/new/myCPU,,,,,
F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/flag_gen.v,1693895662,verilog,,F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc.v,,flag_gen,,,../../../../single_cycle.srcs/sources_1/new/myCPU,,,,,
F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/sim/data_ram.v,1693895662,verilog,,F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v,,data_ram,,,../../../../single_cycle.srcs/sources_1/new/myCPU,,,,,
F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v,1693897207,verilog,,F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/alu.v,,inst_rom,,,../../../../single_cycle.srcs/sources_1/new/myCPU,,,,,
F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/alu.v,1693895662,verilog,,F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v,F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/macro.vh,alu,,,../../../../single_cycle.srcs/sources_1/new/myCPU,,,,,
F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/control.v,1693895662,verilog,,F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/flag_gen.v,F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/macro.vh,control,,,../../../../single_cycle.srcs/sources_1/new/myCPU,,,,,
F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/macro.vh,1693895662,verilog,,,,,,,,,,,,
F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc.v,1693895662,verilog,,F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v,,pc,,,../../../../single_cycle.srcs/sources_1/new/myCPU,,,,,
F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v,1693895662,verilog,,F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/riscv_top.v,,regfile,,,../../../../single_cycle.srcs/sources_1/new/myCPU,,,,,
F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/riscv_top.v,1693895662,verilog,,F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/single_cycle.v,,mycpu,,,../../../../single_cycle.srcs/sources_1/new/myCPU,,,,,
F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v,1693895662,verilog,,F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_E.v,,pipeline_reg_D,,,../../../../single_cycle.srcs/sources_1/new/myCPU,,,,,
F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_E.v,1693895662,verilog,,F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_M.v,,pipeline_reg_E,,,../../../../single_cycle.srcs/sources_1/new/myCPU,,,,,
F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_M.v,1693895662,verilog,,F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_W.v,,pipeline_reg_M,,,../../../../single_cycle.srcs/sources_1/new/myCPU,,,,,
F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_W.v,1693895662,verilog,,F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pred_pc.v,,pipeline_reg_W,,,../../../../single_cycle.srcs/sources_1/new/myCPU,,,,,
F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pred_pc.v,1693895662,verilog,,F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v,,pred_pc,,,../../../../single_cycle.srcs/sources_1/new/myCPU,,,,,
F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/single_cycle.v,1693895662,verilog,,F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sim_1/new/testbench.v,,single_cycle,,,../../../../single_cycle.srcs/sources_1/new/myCPU,,,,,
