Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vitis/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67b58edc916646a08052e64740cff275 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_imageControl3_behav xil_defaultlib.tb_imageControl3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 24 for port 'o_data' [C:/Users/bazoubel/Desktop/TestBench_ImageControl/project_1/project_1.srcs/sources_1/imports/gaussian_1.0/imageControl.v:330]
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 24 for port 'o_data' [C:/Users/bazoubel/Desktop/TestBench_ImageControl/project_1/project_1.srcs/sources_1/imports/gaussian_1.0/imageControl.v:339]
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 24 for port 'o_data' [C:/Users/bazoubel/Desktop/TestBench_ImageControl/project_1/project_1.srcs/sources_1/imports/gaussian_1.0/imageControl.v:348]
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 24 for port 'o_data' [C:/Users/bazoubel/Desktop/TestBench_ImageControl/project_1/project_1.srcs/sources_1/imports/gaussian_1.0/imageControl.v:357]
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 24 for port 'o_data' [C:/Users/bazoubel/Desktop/TestBench_ImageControl/project_1/project_1.srcs/sources_1/imports/gaussian_1.0/imageControl.v:366]
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 24 for port 'o_data' [C:/Users/bazoubel/Desktop/TestBench_ImageControl/project_1/project_1.srcs/sources_1/imports/gaussian_1.0/imageControl.v:375]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lineBuffer
Compiling module xil_defaultlib.imageControl
Compiling module xil_defaultlib.tb_imageControl3
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_imageControl3_behav
