# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# Reading C:/Users/arul2/modelsim.tcl
# do LT24TestProject_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Projects/VHDL/3-2-LT24TestProject {D:/Projects/VHDL/3-2-LT24TestProject/LT24Display.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:37:56 on Apr 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Projects/VHDL/3-2-LT24TestProject" D:/Projects/VHDL/3-2-LT24TestProject/LT24Display.v 
# -- Compiling module LT24Display
# -- Compiling module LT24DisplayInterface
# -- Compiling module ResetSynchroniser
# -- Compiling module LT24InitialData
# 
# Top level modules:
# 	LT24Display
# End time: 12:37:56 on Apr 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Projects/VHDL/3-2-LT24TestProject {D:/Projects/VHDL/3-2-LT24TestProject/LT24Top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:37:56 on Apr 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Projects/VHDL/3-2-LT24TestProject" D:/Projects/VHDL/3-2-LT24TestProject/LT24Top.v 
# -- Compiling module LT24Top
# -- Compiling module UpCounterNbit
# 
# Top level modules:
# 	LT24Top
# End time: 12:37:56 on Apr 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Projects/VHDL/3-2-LT24TestProject/simulation {D:/Projects/VHDL/3-2-LT24TestProject/simulation/LT24Top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:37:56 on Apr 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Projects/VHDL/3-2-LT24TestProject/simulation" D:/Projects/VHDL/3-2-LT24TestProject/simulation/LT24Top_tb.v 
# -- Compiling module LT24Top_tb
# 
# Top level modules:
# 	LT24Top_tb
# End time: 12:37:56 on Apr 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Projects/VHDL/3-2-LT24TestProject/simulation {D:/Projects/VHDL/3-2-LT24TestProject/simulation/LT24FunctionalModel.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:37:56 on Apr 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Projects/VHDL/3-2-LT24TestProject/simulation" D:/Projects/VHDL/3-2-LT24TestProject/simulation/LT24FunctionalModel.v 
# -- Compiling module LT24FunctionalModel
# 
# Top level modules:
# 	LT24FunctionalModel
# End time: 12:37:56 on Apr 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  LT24Top_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" LT24Top_tb 
# Start time: 12:37:57 on Apr 23,2021
# Loading work.LT24Top_tb
# Loading work.LT24Top
# Loading work.LT24Display
# Loading work.ResetSynchroniser
# Loading work.LT24InitialData
# Loading work.LT24DisplayInterface
# Loading work.UpCounterNbit
# Loading work.LT24FunctionalModel
# 
# do D:/Projects/VHDL/3-2-LT24TestProject/../../ELEC5566M-Resources/simulation/load_sim.tcl
# ** Error: Cannot open macro file: D:/Projects/VHDL/3-2-LT24TestProject/../../ELEC5566M-Resources/simulation/load_sim.tcl
# Error in macro ./LT24TestProject_run_msim_rtl_verilog.do line 16
# Cannot open macro file: D:/Projects/VHDL/3-2-LT24TestProject/../../ELEC5566M-Resources/simulation/load_sim.tcl
#     while executing
# "do D:/Projects/VHDL/3-2-LT24TestProject/../../ELEC5566M-Resources/simulation/load_sim.tcl"
# End time: 12:38:08 on Apr 23,2021, Elapsed time: 0:00:11
# Errors: 3, Warnings: 0
