

================================================================
== Vitis HLS Report for 'matrixmul_accel_core'
================================================================
* Date:           Wed Dec  6 15:21:10 2023

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        PROJET_HLS_zynq
* Solution:       trans-inver2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.441 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    22887|    74471| 0.229 ms | 0.745 ms |  22888|  74472|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- read_a1_read_a2        |     1024|     1024|         2|          1|          1|  1024|    yes   |
        |- read_b1_read_b2        |     1024|     1024|         2|          1|          1|  1024|    yes   |
        |- write_res1_write_res2  |     1025|     1025|         3|          1|          1|  1024|    yes   |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 3, States = { 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 14 12 
12 --> 13 
13 --> 11 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8"   --->   Operation 15 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mat_a = alloca i64" [matrix_ti_mul.cpp:139]   --->   Operation 20 'alloca' 'mat_a' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mat_b = alloca i64" [matrix_ti_mul.cpp:140]   --->   Operation 21 'alloca' 'mat_b' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mat_res = alloca i64"   --->   Operation 22 'alloca' 'mat_res' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "%br_ln14 = br void %bb39" [matrix_ti_mul.cpp:14]   --->   Operation 23 'br' 'br_ln14' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.26>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11, void, i11 %add_ln14_1, void %.split7" [matrix_ti_mul.cpp:14]   --->   Operation 24 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i = phi i6, void, i6 %select_ln14_1, void %.split7" [matrix_ti_mul.cpp:14]   --->   Operation 25 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%j = phi i6, void, i6 %add_ln15, void %.split7" [matrix_ti_mul.cpp:15]   --->   Operation 26 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.88ns)   --->   "%icmp_ln14 = icmp_eq  i11 %indvar_flatten, i11" [matrix_ti_mul.cpp:14]   --->   Operation 27 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.63ns)   --->   "%add_ln14_1 = add i11 %indvar_flatten, i11" [matrix_ti_mul.cpp:14]   --->   Operation 28 'add' 'add_ln14_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %.split7, void %bb38.preheader" [matrix_ti_mul.cpp:14]   --->   Operation 29 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.82ns)   --->   "%add_ln14 = add i6, i6 %i" [matrix_ti_mul.cpp:14]   --->   Operation 30 'add' 'add_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.42ns)   --->   "%icmp_ln15 = icmp_eq  i6 %j, i6" [matrix_ti_mul.cpp:15]   --->   Operation 31 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln14)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.18ns)   --->   "%select_ln14 = select i1 %icmp_ln15, i6, i6 %j" [matrix_ti_mul.cpp:14]   --->   Operation 32 'select' 'select_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.18ns)   --->   "%select_ln14_1 = select i1 %icmp_ln15, i6 %add_ln14, i6 %i" [matrix_ti_mul.cpp:14]   --->   Operation 33 'select' 'select_ln14_1' <Predicate = (!icmp_ln14)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i6 %select_ln14_1" [matrix_ti_mul.cpp:18]   --->   Operation 34 'trunc' 'trunc_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln18, i5" [matrix_ti_mul.cpp:14]   --->   Operation 35 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i6 %select_ln14" [matrix_ti_mul.cpp:18]   --->   Operation 36 'zext' 'zext_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln18 = add i10 %zext_ln18, i10 %tmp_cast" [matrix_ti_mul.cpp:18]   --->   Operation 37 'add' 'add_ln18' <Predicate = (!icmp_ln14)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i6 %select_ln14" [matrix_ti_mul.cpp:17]   --->   Operation 38 'trunc' 'trunc_ln17' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln18, i5 %trunc_ln17"   --->   Operation 39 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i10 %add_ln"   --->   Operation 40 'zext' 'zext_ln538' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64, i64 %zext_ln538"   --->   Operation 41 'getelementptr' 'input_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%converter = load i11 %input_addr"   --->   Operation 42 'load' 'converter' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 43 [1/1] (1.82ns)   --->   "%add_ln15 = add i6, i6 %select_ln14" [matrix_ti_mul.cpp:15]   --->   Operation 43 'add' 'add_ln15' <Predicate = (!icmp_ln14)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @read_a1_read_a2_str"   --->   Operation 44 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i10 %add_ln18" [matrix_ti_mul.cpp:18]   --->   Operation 46 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%mat_a_addr = getelementptr i32 %mat_a, i64, i64 %zext_ln18_1" [matrix_ti_mul.cpp:18]   --->   Operation 47 'getelementptr' 'mat_a_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [matrix_ti_mul.cpp:15]   --->   Operation 48 'specpipeline' 'specpipeline_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [matrix_ti_mul.cpp:15]   --->   Operation 49 'specloopname' 'specloopname_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 50 [1/2] (3.25ns)   --->   "%converter = load i11 %input_addr"   --->   Operation 50 'load' 'converter' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i32 %converter" [matrix_ti_mul.cpp:18]   --->   Operation 51 'bitcast' 'bitcast_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i10 %mat_a_addr" [matrix_ti_mul.cpp:18]   --->   Operation 52 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb39"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 54 [1/1] (1.76ns)   --->   "%br_ln24 = br void %bb38" [matrix_ti_mul.cpp:24]   --->   Operation 54 'br' 'br_ln24' <Predicate = true> <Delay = 1.76>

State 5 <SV = 3> <Delay = 6.26>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i11 %add_ln24_1, void %.preheader, i11, void %bb38.preheader" [matrix_ti_mul.cpp:24]   --->   Operation 55 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%i_1 = phi i6 %select_ln24_1, void %.preheader, i6, void %bb38.preheader" [matrix_ti_mul.cpp:24]   --->   Operation 56 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%j_30 = phi i6 %add_ln25, void %.preheader, i6, void %bb38.preheader" [matrix_ti_mul.cpp:25]   --->   Operation 57 'phi' 'j_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.88ns)   --->   "%icmp_ln24 = icmp_eq  i11 %indvar_flatten6, i11" [matrix_ti_mul.cpp:24]   --->   Operation 58 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (1.63ns)   --->   "%add_ln24_1 = add i11 %indvar_flatten6, i11" [matrix_ti_mul.cpp:24]   --->   Operation 59 'add' 'add_ln24_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %.preheader, void %_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit" [matrix_ti_mul.cpp:24]   --->   Operation 60 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.82ns)   --->   "%add_ln24 = add i6, i6 %i_1" [matrix_ti_mul.cpp:24]   --->   Operation 61 'add' 'add_ln24' <Predicate = (!icmp_ln24)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (1.42ns)   --->   "%icmp_ln25 = icmp_eq  i6 %j_30, i6" [matrix_ti_mul.cpp:25]   --->   Operation 62 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln24)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (1.18ns)   --->   "%select_ln24 = select i1 %icmp_ln25, i6, i6 %j_30" [matrix_ti_mul.cpp:24]   --->   Operation 63 'select' 'select_ln24' <Predicate = (!icmp_ln24)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (1.18ns)   --->   "%select_ln24_1 = select i1 %icmp_ln25, i6 %add_ln24, i6 %i_1" [matrix_ti_mul.cpp:24]   --->   Operation 64 'select' 'select_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i6 %select_ln24_1" [matrix_ti_mul.cpp:28]   --->   Operation 65 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_73_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln28, i5" [matrix_ti_mul.cpp:24]   --->   Operation 66 'bitconcatenate' 'tmp_73_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i6 %select_ln24" [matrix_ti_mul.cpp:28]   --->   Operation 67 'zext' 'zext_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 %zext_ln28, i10 %tmp_73_cast" [matrix_ti_mul.cpp:28]   --->   Operation 68 'add' 'add_ln28' <Predicate = (!icmp_ln24)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i6 %select_ln24" [matrix_ti_mul.cpp:27]   --->   Operation 69 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i5.i5, i1, i5 %trunc_ln28, i5 %trunc_ln27"   --->   Operation 70 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln538_1 = zext i11 %or_ln"   --->   Operation 71 'zext' 'zext_ln538_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr i32 %input_r, i64, i64 %zext_ln538_1"   --->   Operation 72 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (3.25ns)   --->   "%converter_1 = load i11 %input_addr_1"   --->   Operation 73 'load' 'converter_1' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 74 [1/1] (1.82ns)   --->   "%add_ln25 = add i6, i6 %select_ln24" [matrix_ti_mul.cpp:25]   --->   Operation 74 'add' 'add_ln25' <Predicate = (!icmp_ln24)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 4> <Delay = 6.50>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @read_b1_read_b2_str"   --->   Operation 75 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 76 'speclooptripcount' 'empty_44' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i10 %add_ln28" [matrix_ti_mul.cpp:28]   --->   Operation 77 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%mat_b_addr = getelementptr i32 %mat_b, i64, i64 %zext_ln28_1" [matrix_ti_mul.cpp:28]   --->   Operation 78 'getelementptr' 'mat_b_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [matrix_ti_mul.cpp:25]   --->   Operation 79 'specpipeline' 'specpipeline_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [matrix_ti_mul.cpp:25]   --->   Operation 80 'specloopname' 'specloopname_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 81 [1/2] (3.25ns)   --->   "%converter_1 = load i11 %input_addr_1"   --->   Operation 81 'load' 'converter_1' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %converter_1" [matrix_ti_mul.cpp:28]   --->   Operation 82 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %bitcast_ln28, i10 %mat_b_addr" [matrix_ti_mul.cpp:28]   --->   Operation 83 'store' 'store_ln28' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb38"   --->   Operation 84 'br' 'br_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 85 [2/2] (0.00ns)   --->   "%call_ln146 = call void @inversion_matrix, i32 %mat_a" [matrix_ti_mul.cpp:146]   --->   Operation 85 'call' 'call_ln146' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 86 [2/2] (0.00ns)   --->   "%call_ln147 = call void @transMatrix, i32 %mat_b" [matrix_ti_mul.cpp:147]   --->   Operation 86 'call' 'call_ln147' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln146 = call void @inversion_matrix, i32 %mat_a" [matrix_ti_mul.cpp:146]   --->   Operation 87 'call' 'call_ln146' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 88 [1/2] (0.00ns)   --->   "%call_ln147 = call void @transMatrix, i32 %mat_b" [matrix_ti_mul.cpp:147]   --->   Operation 88 'call' 'call_ln147' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 89 [2/2] (0.00ns)   --->   "%call_ln150 = call void @matrixmul, i32 %mat_a, i32 %mat_b, i32 %mat_res, void %call_ln147, void %call_ln146, void %call_ln146" [matrix_ti_mul.cpp:150]   --->   Operation 89 'call' 'call_ln150' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 1.76>
ST_10 : Operation 90 [1/2] (0.00ns)   --->   "%call_ln150 = call void @matrixmul, i32 %mat_a, i32 %mat_b, i32 %mat_res, void %call_ln147, void %call_ln146, void %call_ln146" [matrix_ti_mul.cpp:150]   --->   Operation 90 'call' 'call_ln150' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 91 [1/1] (1.76ns)   --->   "%br_ln41 = br void %bb" [matrix_ti_mul.cpp:41]   --->   Operation 91 'br' 'br_ln41' <Predicate = true> <Delay = 1.76>

State 11 <SV = 8> <Delay = 4.43>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i11, void %_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit, i11 %add_ln41_1, void %.split" [matrix_ti_mul.cpp:41]   --->   Operation 92 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%i_2 = phi i6, void %_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit, i6 %select_ln41_1, void %.split" [matrix_ti_mul.cpp:41]   --->   Operation 93 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%j_31 = phi i6, void %_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit, i6 %add_ln42, void %.split" [matrix_ti_mul.cpp:42]   --->   Operation 94 'phi' 'j_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (1.88ns)   --->   "%icmp_ln41 = icmp_eq  i11 %indvar_flatten13, i11" [matrix_ti_mul.cpp:41]   --->   Operation 95 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (1.63ns)   --->   "%add_ln41_1 = add i11 %indvar_flatten13, i11" [matrix_ti_mul.cpp:41]   --->   Operation 96 'add' 'add_ln41_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %.split, void %_Z13write_outputsPA32_fP7ap_uintILi32EE.exit" [matrix_ti_mul.cpp:41]   --->   Operation 97 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (1.82ns)   --->   "%add_ln41 = add i6, i6 %i_2" [matrix_ti_mul.cpp:41]   --->   Operation 98 'add' 'add_ln41' <Predicate = (!icmp_ln41)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [1/1] (1.42ns)   --->   "%icmp_ln42 = icmp_eq  i6 %j_31, i6" [matrix_ti_mul.cpp:42]   --->   Operation 99 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln41)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (1.18ns)   --->   "%select_ln41 = select i1 %icmp_ln42, i6, i6 %j_31" [matrix_ti_mul.cpp:41]   --->   Operation 100 'select' 'select_ln41' <Predicate = (!icmp_ln41)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 101 [1/1] (1.18ns)   --->   "%select_ln41_1 = select i1 %icmp_ln42, i6 %add_ln41, i6 %i_2" [matrix_ti_mul.cpp:41]   --->   Operation 101 'select' 'select_ln41_1' <Predicate = (!icmp_ln41)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i6 %select_ln41_1" [matrix_ti_mul.cpp:45]   --->   Operation 102 'trunc' 'trunc_ln45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i6 %select_ln41" [matrix_ti_mul.cpp:46]   --->   Operation 103 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (1.82ns)   --->   "%add_ln42 = add i6, i6 %select_ln41" [matrix_ti_mul.cpp:42]   --->   Operation 104 'add' 'add_ln42' <Predicate = (!icmp_ln41)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 4.98>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_74_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln45, i5" [matrix_ti_mul.cpp:41]   --->   Operation 105 'bitconcatenate' 'tmp_74_cast' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i6 %select_ln41" [matrix_ti_mul.cpp:45]   --->   Operation 106 'zext' 'zext_ln45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (1.73ns)   --->   "%add_ln45 = add i10 %zext_ln45, i10 %tmp_74_cast" [matrix_ti_mul.cpp:45]   --->   Operation 107 'add' 'add_ln45' <Predicate = (!icmp_ln41)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i10 %add_ln45" [matrix_ti_mul.cpp:45]   --->   Operation 108 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%mat_res_addr = getelementptr i32 %mat_res, i64, i64 %zext_ln45_1" [matrix_ti_mul.cpp:45]   --->   Operation 109 'getelementptr' 'mat_res_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 110 [2/2] (3.25ns)   --->   "%converter_2 = load i10 %mat_res_addr" [matrix_ti_mul.cpp:45]   --->   Operation 110 'load' 'converter_2' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 13 <SV = 10> <Delay = 6.50>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @write_res1_write_res2_str"   --->   Operation 111 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 112 'speclooptripcount' 'empty_45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [matrix_ti_mul.cpp:42]   --->   Operation 113 'specpipeline' 'specpipeline_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [matrix_ti_mul.cpp:42]   --->   Operation 114 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 115 [1/2] (3.25ns)   --->   "%converter_2 = load i10 %mat_res_addr" [matrix_ti_mul.cpp:45]   --->   Operation 115 'load' 'converter_2' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln46 = bitcast i32 %converter_2" [matrix_ti_mul.cpp:46]   --->   Operation 116 'bitcast' 'bitcast_ln46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%add_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln45, i5 %trunc_ln46"   --->   Operation 117 'bitconcatenate' 'add_ln1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i10 %add_ln1"   --->   Operation 118 'zext' 'zext_ln324' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64, i64 %zext_ln324"   --->   Operation 119 'getelementptr' 'output_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln324 = store i32 %bitcast_ln46, i10 %output_addr"   --->   Operation 120 'store' 'store_ln324' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 121 'br' 'br_ln0' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%ret_ln153 = ret" [matrix_ti_mul.cpp:153]   --->   Operation 122 'ret' 'ret_ln153' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', matrix_ti_mul.cpp:14) with incoming values : ('add_ln14_1', matrix_ti_mul.cpp:14) [13]  (1.77 ns)

 <State 2>: 6.27ns
The critical path consists of the following:
	'phi' operation ('i', matrix_ti_mul.cpp:14) with incoming values : ('select_ln14_1', matrix_ti_mul.cpp:14) [14]  (0 ns)
	'add' operation ('add_ln14', matrix_ti_mul.cpp:14) [20]  (1.83 ns)
	'select' operation ('select_ln14_1', matrix_ti_mul.cpp:14) [25]  (1.19 ns)
	'getelementptr' operation ('input_addr') [37]  (0 ns)
	'load' operation ('converter') on array 'input_r' [38]  (3.25 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('converter') on array 'input_r' [38]  (3.25 ns)
	'store' operation ('store_ln18', matrix_ti_mul.cpp:18) of variable 'bitcast_ln18', matrix_ti_mul.cpp:18 on array 'mat_a', matrix_ti_mul.cpp:139 [40]  (3.25 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten6', matrix_ti_mul.cpp:24) with incoming values : ('add_ln24_1', matrix_ti_mul.cpp:24) [46]  (1.77 ns)

 <State 5>: 6.27ns
The critical path consists of the following:
	'phi' operation ('i', matrix_ti_mul.cpp:24) with incoming values : ('select_ln24_1', matrix_ti_mul.cpp:24) [47]  (0 ns)
	'add' operation ('add_ln24', matrix_ti_mul.cpp:24) [53]  (1.83 ns)
	'select' operation ('select_ln24_1', matrix_ti_mul.cpp:24) [58]  (1.19 ns)
	'getelementptr' operation ('input_addr_1') [70]  (0 ns)
	'load' operation ('converter') on array 'input_r' [71]  (3.25 ns)

 <State 6>: 6.51ns
The critical path consists of the following:
	'load' operation ('converter') on array 'input_r' [71]  (3.25 ns)
	'store' operation ('store_ln28', matrix_ti_mul.cpp:28) of variable 'bitcast_ln28', matrix_ti_mul.cpp:28 on array 'mat_b', matrix_ti_mul.cpp:140 [73]  (3.25 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten13', matrix_ti_mul.cpp:41) with incoming values : ('add_ln41_1', matrix_ti_mul.cpp:41) [82]  (1.77 ns)

 <State 11>: 4.44ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:42) with incoming values : ('add_ln42', matrix_ti_mul.cpp:42) [84]  (0 ns)
	'icmp' operation ('icmp_ln42', matrix_ti_mul.cpp:42) [92]  (1.43 ns)
	'select' operation ('select_ln41', matrix_ti_mul.cpp:41) [93]  (1.19 ns)
	'add' operation ('add_ln42', matrix_ti_mul.cpp:42) [110]  (1.83 ns)

 <State 12>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln45', matrix_ti_mul.cpp:45) [98]  (1.73 ns)
	'getelementptr' operation ('mat_res_addr', matrix_ti_mul.cpp:45) [100]  (0 ns)
	'load' operation ('converter', matrix_ti_mul.cpp:45) on array 'mat_res' [103]  (3.25 ns)

 <State 13>: 6.51ns
The critical path consists of the following:
	'load' operation ('converter', matrix_ti_mul.cpp:45) on array 'mat_res' [103]  (3.25 ns)
	'store' operation ('store_ln324') of variable 'bitcast_ln46', matrix_ti_mul.cpp:46 on array 'output_r' [109]  (3.25 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
