/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [36:0] _00_;
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [29:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire [34:0] celloutsig_0_3z;
  wire celloutsig_0_49z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire [11:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_57z = celloutsig_0_51z ? celloutsig_0_23z : celloutsig_0_49z;
  assign celloutsig_0_58z = celloutsig_0_56z ? celloutsig_0_19z : celloutsig_0_2z;
  assign celloutsig_0_32z = ~((celloutsig_0_7z | celloutsig_0_28z[0]) & (celloutsig_0_11z[1] | celloutsig_0_25z));
  assign celloutsig_0_35z = ~((celloutsig_0_17z | celloutsig_0_6z) & (celloutsig_0_16z | celloutsig_0_16z));
  assign celloutsig_1_3z = ~((celloutsig_1_2z[2] | celloutsig_1_1z) & (celloutsig_1_0z | in_data[165]));
  assign celloutsig_0_19z = ~((celloutsig_0_12z[4] | celloutsig_0_7z) & (celloutsig_0_3z[11] | celloutsig_0_0z));
  assign celloutsig_0_23z = ~((celloutsig_0_18z | celloutsig_0_13z) & (celloutsig_0_22z[8] | celloutsig_0_4z[5]));
  assign celloutsig_0_0z = in_data[86] | ~(in_data[78]);
  assign celloutsig_0_49z = in_data[95] | ~(celloutsig_0_35z);
  assign celloutsig_0_51z = celloutsig_0_29z | ~(celloutsig_0_25z);
  assign celloutsig_1_0z = in_data[136] | ~(in_data[129]);
  assign celloutsig_1_19z = celloutsig_1_2z[0] | ~(celloutsig_1_8z[9]);
  assign celloutsig_0_9z = celloutsig_0_7z | ~(celloutsig_0_0z);
  assign celloutsig_0_13z = celloutsig_0_9z | ~(celloutsig_0_5z[2]);
  assign celloutsig_0_16z = celloutsig_0_0z | ~(celloutsig_0_4z[3]);
  assign celloutsig_0_24z = celloutsig_0_10z[9] | ~(celloutsig_0_16z);
  assign celloutsig_0_2z = in_data[50] | ~(celloutsig_0_0z);
  assign celloutsig_1_2z = { in_data[149:147], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } + in_data[128:122];
  assign celloutsig_0_11z = { celloutsig_0_5z[2:1], celloutsig_0_7z } + { celloutsig_0_3z[17:16], celloutsig_0_7z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 37'h0000000000;
    else _00_ <= { in_data[38:4], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_4z = { celloutsig_1_2z[5], celloutsig_1_3z, celloutsig_1_2z } <= { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_8z = { celloutsig_0_4z[4:0], celloutsig_0_0z } <= { celloutsig_0_3z[24:21], celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_20z = in_data[85:82] <= celloutsig_0_5z[4:1];
  assign celloutsig_0_29z = { in_data[53:36], celloutsig_0_28z, celloutsig_0_18z, celloutsig_0_24z } <= { _00_[25:7], celloutsig_0_13z, celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_17z };
  assign celloutsig_0_12z = { celloutsig_0_3z[8], celloutsig_0_11z, celloutsig_0_5z } % { 1'h1, celloutsig_0_5z[1:0], celloutsig_0_4z };
  assign celloutsig_0_28z = { celloutsig_0_4z[0], celloutsig_0_21z, celloutsig_0_0z } % { 1'h1, celloutsig_0_4z[2], celloutsig_0_19z };
  assign celloutsig_0_56z = celloutsig_0_29z & celloutsig_0_32z;
  assign celloutsig_1_1z = celloutsig_1_0z & in_data[156];
  assign celloutsig_0_6z = celloutsig_0_2z & in_data[15];
  assign celloutsig_0_7z = celloutsig_0_0z & celloutsig_0_4z[3];
  assign celloutsig_1_18z = in_data[176] & celloutsig_1_4z;
  assign celloutsig_0_17z = celloutsig_0_5z[4] & celloutsig_0_4z[5];
  assign celloutsig_0_18z = celloutsig_0_12z[5] & in_data[93];
  assign celloutsig_0_21z = celloutsig_0_18z & celloutsig_0_14z[22];
  assign celloutsig_0_25z = celloutsig_0_20z & celloutsig_0_19z;
  assign celloutsig_0_3z = { _00_[33:0], celloutsig_0_2z } << { in_data[62:29], celloutsig_0_2z };
  assign celloutsig_0_4z = celloutsig_0_3z[21:16] << { celloutsig_0_3z[25:21], celloutsig_0_2z };
  assign celloutsig_0_5z = _00_[5:1] << { celloutsig_0_3z[32:31], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_10z = in_data[90:81] << in_data[32:23];
  assign celloutsig_0_22z = { in_data[46:41], celloutsig_0_11z, celloutsig_0_19z } << celloutsig_0_3z[33:24];
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z } ^ in_data[163:151];
  assign celloutsig_1_8z = in_data[121:110] ^ { celloutsig_1_5z[10:0], celloutsig_1_1z };
  assign celloutsig_0_14z = { celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_6z } ^ { in_data[24:2], celloutsig_0_4z, celloutsig_0_9z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z, celloutsig_0_58z };
endmodule
