0.6
2016.4
Dec 14 2016
22:45:39
/home/cc/eecs151/sp18/class/eecs151-aaq/fpga_labs_sp18/lab4/lab4/lab4.sim/sim_1/behav/glbl.v,1481753704,verilog,,,,glbl,,,,,,,,
/home/cc/eecs151/sp18/class/eecs151-aaq/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/sync_testbench.v,1519173318,verilog,,,,sync_testbench,,,../../../lab4.srcs/sources_1/new,,,,,
/home/cc/eecs151/sp18/class/eecs151-aaq/fpga_labs_sp18/lab4/lab4/lab4.srcs/sources_1/new/synchronizer.v,1519259424,verilog,,,,synchronizer,,,../../../lab4.srcs/sources_1/new,,,,,
