Simulator report for CPU
Sat Jan 02 13:54:22 2021
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |CPU|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 875 nodes    ;
; Simulation Coverage         ;      72.48 % ;
; Total Number of Transitions ; 6046         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone      ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; CPU.vwf    ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------------------------------------+
; |CPU|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      72.48 % ;
; Total nodes checked                                 ; 875          ;
; Total output ports checked                          ; 912          ;
; Total output ports with complete 1/0-value coverage ; 661          ;
; Total output ports with no 1/0-value coverage       ; 195          ;
; Total output ports with no 1-value coverage         ; 198          ;
; Total output ports with no 0-value coverage         ; 248          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                          ; Output Port Name                                                                                    ; Output Port Type ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+
; |CPU|Cf                                                                                            ; |CPU|Cf                                                                                             ; pin_out          ;
; |CPU|sm                                                                                            ; |CPU|sm                                                                                             ; pin_out          ;
; |CPU|clk                                                                                           ; |CPU|clk                                                                                            ; out              ;
; |CPU|ir_out[7]                                                                                     ; |CPU|ir_out[7]                                                                                      ; pin_out          ;
; |CPU|ir_out[6]                                                                                     ; |CPU|ir_out[6]                                                                                      ; pin_out          ;
; |CPU|ir_out[5]                                                                                     ; |CPU|ir_out[5]                                                                                      ; pin_out          ;
; |CPU|ir_out[4]                                                                                     ; |CPU|ir_out[4]                                                                                      ; pin_out          ;
; |CPU|ir_out[3]                                                                                     ; |CPU|ir_out[3]                                                                                      ; pin_out          ;
; |CPU|ir_out[2]                                                                                     ; |CPU|ir_out[2]                                                                                      ; pin_out          ;
; |CPU|ir_out[1]                                                                                     ; |CPU|ir_out[1]                                                                                      ; pin_out          ;
; |CPU|ir_out[0]                                                                                     ; |CPU|ir_out[0]                                                                                      ; pin_out          ;
; |CPU|gdfx_temp0[7]                                                                                 ; |CPU|gdfx_temp0[7]                                                                                  ; out0             ;
; |CPU|gdfx_temp0[6]                                                                                 ; |CPU|gdfx_temp0[6]                                                                                  ; out0             ;
; |CPU|gdfx_temp0[5]                                                                                 ; |CPU|gdfx_temp0[5]                                                                                  ; out0             ;
; |CPU|gdfx_temp0[4]                                                                                 ; |CPU|gdfx_temp0[4]                                                                                  ; out0             ;
; |CPU|gdfx_temp0[3]                                                                                 ; |CPU|gdfx_temp0[3]                                                                                  ; out0             ;
; |CPU|gdfx_temp0[2]                                                                                 ; |CPU|gdfx_temp0[2]                                                                                  ; out0             ;
; |CPU|gdfx_temp0[1]                                                                                 ; |CPU|gdfx_temp0[1]                                                                                  ; out0             ;
; |CPU|gdfx_temp0[0]                                                                                 ; |CPU|gdfx_temp0[0]                                                                                  ; out0             ;
; |CPU|PC_out[3]                                                                                     ; |CPU|PC_out[3]                                                                                      ; pin_out          ;
; |CPU|PC_out[2]                                                                                     ; |CPU|PC_out[2]                                                                                      ; pin_out          ;
; |CPU|PC_out[1]                                                                                     ; |CPU|PC_out[1]                                                                                      ; pin_out          ;
; |CPU|PC_out[0]                                                                                     ; |CPU|PC_out[0]                                                                                      ; pin_out          ;
; |CPU|ldpc                                                                                          ; |CPU|ldpc                                                                                           ; pin_out          ;
; |CPU|inpc                                                                                          ; |CPU|inpc                                                                                           ; pin_out          ;
; |CPU|data_s[7]                                                                                     ; |CPU|data_s[7]                                                                                      ; pin_out          ;
; |CPU|data_s[6]                                                                                     ; |CPU|data_s[6]                                                                                      ; pin_out          ;
; |CPU|data_s[5]                                                                                     ; |CPU|data_s[5]                                                                                      ; pin_out          ;
; |CPU|data_s[4]                                                                                     ; |CPU|data_s[4]                                                                                      ; pin_out          ;
; |CPU|data_s[3]                                                                                     ; |CPU|data_s[3]                                                                                      ; pin_out          ;
; |CPU|data_s[2]                                                                                     ; |CPU|data_s[2]                                                                                      ; pin_out          ;
; |CPU|data_s[1]                                                                                     ; |CPU|data_s[1]                                                                                      ; pin_out          ;
; |CPU|data_s[0]                                                                                     ; |CPU|data_s[0]                                                                                      ; pin_out          ;
; |CPU|data_d[7]                                                                                     ; |CPU|data_d[7]                                                                                      ; pin_out          ;
; |CPU|data_d[6]                                                                                     ; |CPU|data_d[6]                                                                                      ; pin_out          ;
; |CPU|data_d[5]                                                                                     ; |CPU|data_d[5]                                                                                      ; pin_out          ;
; |CPU|data_d[3]                                                                                     ; |CPU|data_d[3]                                                                                      ; pin_out          ;
; |CPU|inst15[3]                                                                                     ; |CPU|inst15[3]                                                                                      ; out              ;
; |CPU|inst15[2]                                                                                     ; |CPU|inst15[2]                                                                                      ; out              ;
; |CPU|inst15[1]                                                                                     ; |CPU|inst15[1]                                                                                      ; out              ;
; |CPU|inst15[0]                                                                                     ; |CPU|inst15[0]                                                                                      ; out              ;
; |CPU|IN[3]                                                                                         ; |CPU|IN[3]                                                                                          ; out              ;
; |CPU|IN[4]                                                                                         ; |CPU|IN[4]                                                                                          ; out              ;
; |CPU|IN[5]                                                                                         ; |CPU|IN[5]                                                                                          ; out              ;
; |CPU|IN[6]                                                                                         ; |CPU|IN[6]                                                                                          ; out              ;
; |CPU|IN[7]                                                                                         ; |CPU|IN[7]                                                                                          ; out              ;
; |CPU|Zf                                                                                            ; |CPU|Zf                                                                                             ; pin_out          ;
; |CPU|jmp                                                                                           ; |CPU|jmp                                                                                            ; pin_out          ;
; |CPU|DataBus[7]                                                                                    ; |CPU|DataBus[7]                                                                                     ; pin_out          ;
; |CPU|DataBus[6]                                                                                    ; |CPU|DataBus[6]                                                                                     ; pin_out          ;
; |CPU|DataBus[5]                                                                                    ; |CPU|DataBus[5]                                                                                     ; pin_out          ;
; |CPU|DataBus[4]                                                                                    ; |CPU|DataBus[4]                                                                                     ; pin_out          ;
; |CPU|DataBus[3]                                                                                    ; |CPU|DataBus[3]                                                                                     ; pin_out          ;
; |CPU|DataBus[2]                                                                                    ; |CPU|DataBus[2]                                                                                     ; pin_out          ;
; |CPU|DataBus[1]                                                                                    ; |CPU|DataBus[1]                                                                                     ; pin_out          ;
; |CPU|DataBus[0]                                                                                    ; |CPU|DataBus[0]                                                                                     ; pin_out          ;
; |CPU|alu:inst1|process_0~0                                                                         ; |CPU|alu:inst1|process_0~0                                                                          ; out0             ;
; |CPU|alu:inst1|process_0~1                                                                         ; |CPU|alu:inst1|process_0~1                                                                          ; out0             ;
; |CPU|alu:inst1|process_0~2                                                                         ; |CPU|alu:inst1|process_0~2                                                                          ; out0             ;
; |CPU|alu:inst1|process_0~3                                                                         ; |CPU|alu:inst1|process_0~3                                                                          ; out0             ;
; |CPU|alu:inst1|process_0~4                                                                         ; |CPU|alu:inst1|process_0~4                                                                          ; out0             ;
; |CPU|alu:inst1|outbus~3                                                                            ; |CPU|alu:inst1|outbus~3                                                                             ; out0             ;
; |CPU|alu:inst1|outbus~5                                                                            ; |CPU|alu:inst1|outbus~5                                                                             ; out0             ;
; |CPU|alu:inst1|outbus~6                                                                            ; |CPU|alu:inst1|outbus~6                                                                             ; out0             ;
; |CPU|alu:inst1|outbus~7                                                                            ; |CPU|alu:inst1|outbus~7                                                                             ; out0             ;
; |CPU|alu:inst1|process_0~5                                                                         ; |CPU|alu:inst1|process_0~5                                                                          ; out0             ;
; |CPU|alu:inst1|process_0~6                                                                         ; |CPU|alu:inst1|process_0~6                                                                          ; out0             ;
; |CPU|alu:inst1|outbus~8                                                                            ; |CPU|alu:inst1|outbus~8                                                                             ; out              ;
; |CPU|alu:inst1|outbus~9                                                                            ; |CPU|alu:inst1|outbus~9                                                                             ; out              ;
; |CPU|alu:inst1|outbus~10                                                                           ; |CPU|alu:inst1|outbus~10                                                                            ; out              ;
; |CPU|alu:inst1|outbus~11                                                                           ; |CPU|alu:inst1|outbus~11                                                                            ; out              ;
; |CPU|alu:inst1|outbus~12                                                                           ; |CPU|alu:inst1|outbus~12                                                                            ; out              ;
; |CPU|alu:inst1|outbus~13                                                                           ; |CPU|alu:inst1|outbus~13                                                                            ; out              ;
; |CPU|alu:inst1|outbus~14                                                                           ; |CPU|alu:inst1|outbus~14                                                                            ; out              ;
; |CPU|alu:inst1|outbus~15                                                                           ; |CPU|alu:inst1|outbus~15                                                                            ; out              ;
; |CPU|alu:inst1|outbus~16                                                                           ; |CPU|alu:inst1|outbus~16                                                                            ; out              ;
; |CPU|alu:inst1|outbus~17                                                                           ; |CPU|alu:inst1|outbus~17                                                                            ; out              ;
; |CPU|alu:inst1|outbus~18                                                                           ; |CPU|alu:inst1|outbus~18                                                                            ; out              ;
; |CPU|alu:inst1|outbus~19                                                                           ; |CPU|alu:inst1|outbus~19                                                                            ; out              ;
; |CPU|alu:inst1|outbus~20                                                                           ; |CPU|alu:inst1|outbus~20                                                                            ; out              ;
; |CPU|alu:inst1|outbus~21                                                                           ; |CPU|alu:inst1|outbus~21                                                                            ; out              ;
; |CPU|alu:inst1|outbus~22                                                                           ; |CPU|alu:inst1|outbus~22                                                                            ; out              ;
; |CPU|alu:inst1|outbus~23                                                                           ; |CPU|alu:inst1|outbus~23                                                                            ; out              ;
; |CPU|alu:inst1|outbus~24                                                                           ; |CPU|alu:inst1|outbus~24                                                                            ; out              ;
; |CPU|alu:inst1|outbus~25                                                                           ; |CPU|alu:inst1|outbus~25                                                                            ; out              ;
; |CPU|alu:inst1|outbus~26                                                                           ; |CPU|alu:inst1|outbus~26                                                                            ; out              ;
; |CPU|alu:inst1|outbus~27                                                                           ; |CPU|alu:inst1|outbus~27                                                                            ; out              ;
; |CPU|alu:inst1|outbus~28                                                                           ; |CPU|alu:inst1|outbus~28                                                                            ; out              ;
; |CPU|alu:inst1|outbus~29                                                                           ; |CPU|alu:inst1|outbus~29                                                                            ; out              ;
; |CPU|alu:inst1|outbus~30                                                                           ; |CPU|alu:inst1|outbus~30                                                                            ; out              ;
; |CPU|alu:inst1|outbus~31                                                                           ; |CPU|alu:inst1|outbus~31                                                                            ; out              ;
; |CPU|alu:inst1|outbus~32                                                                           ; |CPU|alu:inst1|outbus~32                                                                            ; out              ;
; |CPU|alu:inst1|outbus~33                                                                           ; |CPU|alu:inst1|outbus~33                                                                            ; out              ;
; |CPU|alu:inst1|outbus~34                                                                           ; |CPU|alu:inst1|outbus~34                                                                            ; out              ;
; |CPU|alu:inst1|outbus~35                                                                           ; |CPU|alu:inst1|outbus~35                                                                            ; out              ;
; |CPU|alu:inst1|outbus~36                                                                           ; |CPU|alu:inst1|outbus~36                                                                            ; out              ;
; |CPU|alu:inst1|outbus~37                                                                           ; |CPU|alu:inst1|outbus~37                                                                            ; out              ;
; |CPU|alu:inst1|outbus~38                                                                           ; |CPU|alu:inst1|outbus~38                                                                            ; out              ;
; |CPU|alu:inst1|outbus~39                                                                           ; |CPU|alu:inst1|outbus~39                                                                            ; out              ;
; |CPU|alu:inst1|outbus~40                                                                           ; |CPU|alu:inst1|outbus~40                                                                            ; out              ;
; |CPU|alu:inst1|outbus~41                                                                           ; |CPU|alu:inst1|outbus~41                                                                            ; out              ;
; |CPU|alu:inst1|outbus~42                                                                           ; |CPU|alu:inst1|outbus~42                                                                            ; out              ;
; |CPU|alu:inst1|outbus~43                                                                           ; |CPU|alu:inst1|outbus~43                                                                            ; out              ;
; |CPU|alu:inst1|outbus~44                                                                           ; |CPU|alu:inst1|outbus~44                                                                            ; out              ;
; |CPU|alu:inst1|outbus~45                                                                           ; |CPU|alu:inst1|outbus~45                                                                            ; out              ;
; |CPU|alu:inst1|outbus~46                                                                           ; |CPU|alu:inst1|outbus~46                                                                            ; out              ;
; |CPU|alu:inst1|outbus~47                                                                           ; |CPU|alu:inst1|outbus~47                                                                            ; out              ;
; |CPU|alu:inst1|outbus~48                                                                           ; |CPU|alu:inst1|outbus~48                                                                            ; out              ;
; |CPU|alu:inst1|outbus~49                                                                           ; |CPU|alu:inst1|outbus~49                                                                            ; out              ;
; |CPU|alu:inst1|outbus~50                                                                           ; |CPU|alu:inst1|outbus~50                                                                            ; out              ;
; |CPU|alu:inst1|outbus~51                                                                           ; |CPU|alu:inst1|outbus~51                                                                            ; out              ;
; |CPU|alu:inst1|outbus~52                                                                           ; |CPU|alu:inst1|outbus~52                                                                            ; out              ;
; |CPU|alu:inst1|outbus~53                                                                           ; |CPU|alu:inst1|outbus~53                                                                            ; out              ;
; |CPU|alu:inst1|outbus~54                                                                           ; |CPU|alu:inst1|outbus~54                                                                            ; out              ;
; |CPU|alu:inst1|outbus~55                                                                           ; |CPU|alu:inst1|outbus~55                                                                            ; out              ;
; |CPU|alu:inst1|outbus[7]                                                                           ; |CPU|alu:inst1|outbus[7]                                                                            ; out              ;
; |CPU|alu:inst1|outbus[6]                                                                           ; |CPU|alu:inst1|outbus[6]                                                                            ; out              ;
; |CPU|alu:inst1|outbus[5]                                                                           ; |CPU|alu:inst1|outbus[5]                                                                            ; out              ;
; |CPU|alu:inst1|outbus[4]                                                                           ; |CPU|alu:inst1|outbus[4]                                                                            ; out              ;
; |CPU|alu:inst1|outbus[3]                                                                           ; |CPU|alu:inst1|outbus[3]                                                                            ; out              ;
; |CPU|alu:inst1|outbus[2]                                                                           ; |CPU|alu:inst1|outbus[2]                                                                            ; out              ;
; |CPU|alu:inst1|outbus[1]                                                                           ; |CPU|alu:inst1|outbus[1]                                                                            ; out              ;
; |CPU|alu:inst1|outbus[0]                                                                           ; |CPU|alu:inst1|outbus[0]                                                                            ; out              ;
; |CPU|alu:inst1|result~0                                                                            ; |CPU|alu:inst1|result~0                                                                             ; out              ;
; |CPU|alu:inst1|result~1                                                                            ; |CPU|alu:inst1|result~1                                                                             ; out              ;
; |CPU|alu:inst1|result~2                                                                            ; |CPU|alu:inst1|result~2                                                                             ; out              ;
; |CPU|alu:inst1|result[8]                                                                           ; |CPU|alu:inst1|result[8]                                                                            ; out              ;
; |CPU|alu:inst1|result[7]                                                                           ; |CPU|alu:inst1|result[7]                                                                            ; out              ;
; |CPU|alu:inst1|result[6]                                                                           ; |CPU|alu:inst1|result[6]                                                                            ; out              ;
; |CPU|alu:inst1|result[5]                                                                           ; |CPU|alu:inst1|result[5]                                                                            ; out              ;
; |CPU|alu:inst1|Cf~0                                                                                ; |CPU|alu:inst1|Cf~0                                                                                 ; out              ;
; |CPU|alu:inst1|Cf                                                                                  ; |CPU|alu:inst1|Cf                                                                                   ; out              ;
; |CPU|alu:inst1|Zf~0                                                                                ; |CPU|alu:inst1|Zf~0                                                                                 ; out              ;
; |CPU|alu:inst1|Zf                                                                                  ; |CPU|alu:inst1|Zf                                                                                   ; out              ;
; |CPU|general_registers:inst19|process_0~0                                                          ; |CPU|general_registers:inst19|process_0~0                                                           ; out0             ;
; |CPU|general_registers:inst19|process_0~2                                                          ; |CPU|general_registers:inst19|process_0~2                                                           ; out0             ;
; |CPU|general_registers:inst19|process_0~3                                                          ; |CPU|general_registers:inst19|process_0~3                                                           ; out0             ;
; |CPU|general_registers:inst19|s~1                                                                  ; |CPU|general_registers:inst19|s~1                                                                   ; out              ;
; |CPU|general_registers:inst19|s~2                                                                  ; |CPU|general_registers:inst19|s~2                                                                   ; out              ;
; |CPU|general_registers:inst19|s[7]                                                                 ; |CPU|general_registers:inst19|s[7]                                                                  ; out              ;
; |CPU|general_registers:inst19|s[6]                                                                 ; |CPU|general_registers:inst19|s[6]                                                                  ; out              ;
; |CPU|general_registers:inst19|s[5]                                                                 ; |CPU|general_registers:inst19|s[5]                                                                  ; out              ;
; |CPU|general_registers:inst19|s[4]                                                                 ; |CPU|general_registers:inst19|s[4]                                                                  ; out              ;
; |CPU|general_registers:inst19|s[3]                                                                 ; |CPU|general_registers:inst19|s[3]                                                                  ; out              ;
; |CPU|general_registers:inst19|s[2]                                                                 ; |CPU|general_registers:inst19|s[2]                                                                  ; out              ;
; |CPU|general_registers:inst19|s[1]                                                                 ; |CPU|general_registers:inst19|s[1]                                                                  ; out              ;
; |CPU|general_registers:inst19|s[0]                                                                 ; |CPU|general_registers:inst19|s[0]                                                                  ; out              ;
; |CPU|general_registers:inst19|d[7]                                                                 ; |CPU|general_registers:inst19|d[7]                                                                  ; out              ;
; |CPU|general_registers:inst19|d[6]                                                                 ; |CPU|general_registers:inst19|d[6]                                                                  ; out              ;
; |CPU|general_registers:inst19|d[5]                                                                 ; |CPU|general_registers:inst19|d[5]                                                                  ; out              ;
; |CPU|general_registers:inst19|d[3]                                                                 ; |CPU|general_registers:inst19|d[3]                                                                  ; out              ;
; |CPU|general_registers:inst19|a[3]                                                                 ; |CPU|general_registers:inst19|a[3]                                                                  ; regout           ;
; |CPU|general_registers:inst19|a[5]                                                                 ; |CPU|general_registers:inst19|a[5]                                                                  ; regout           ;
; |CPU|general_registers:inst19|a[6]                                                                 ; |CPU|general_registers:inst19|a[6]                                                                  ; regout           ;
; |CPU|general_registers:inst19|a[7]                                                                 ; |CPU|general_registers:inst19|a[7]                                                                  ; regout           ;
; |CPU|program_counter:inst7|adress[0]~0                                                             ; |CPU|program_counter:inst7|adress[0]~0                                                              ; out              ;
; |CPU|program_counter:inst7|process_0~0                                                             ; |CPU|program_counter:inst7|process_0~0                                                              ; out0             ;
; |CPU|program_counter:inst7|process_0~1                                                             ; |CPU|program_counter:inst7|process_0~1                                                              ; out0             ;
; |CPU|program_counter:inst7|adress[3]~5                                                             ; |CPU|program_counter:inst7|adress[3]~5                                                              ; out              ;
; |CPU|program_counter:inst7|adress[2]~6                                                             ; |CPU|program_counter:inst7|adress[2]~6                                                              ; out              ;
; |CPU|program_counter:inst7|adress[1]~7                                                             ; |CPU|program_counter:inst7|adress[1]~7                                                              ; out              ;
; |CPU|program_counter:inst7|adress[0]                                                               ; |CPU|program_counter:inst7|adress[0]                                                                ; regout           ;
; |CPU|program_counter:inst7|adress[0]~8                                                             ; |CPU|program_counter:inst7|adress[0]~8                                                              ; out              ;
; |CPU|program_counter:inst7|adress[1]                                                               ; |CPU|program_counter:inst7|adress[1]                                                                ; regout           ;
; |CPU|program_counter:inst7|adress[1]~9                                                             ; |CPU|program_counter:inst7|adress[1]~9                                                              ; out              ;
; |CPU|program_counter:inst7|adress[2]                                                               ; |CPU|program_counter:inst7|adress[2]                                                                ; regout           ;
; |CPU|program_counter:inst7|adress[2]~10                                                            ; |CPU|program_counter:inst7|adress[2]~10                                                             ; out              ;
; |CPU|program_counter:inst7|adress[3]                                                               ; |CPU|program_counter:inst7|adress[3]                                                                ; regout           ;
; |CPU|program_counter:inst7|adress[3]~11                                                            ; |CPU|program_counter:inst7|adress[3]~11                                                             ; out              ;
; |CPU|mux_8_3_1:inst6|outputs~2                                                                     ; |CPU|mux_8_3_1:inst6|outputs~2                                                                      ; out              ;
; |CPU|mux_8_3_1:inst6|outputs~9                                                                     ; |CPU|mux_8_3_1:inst6|outputs~9                                                                      ; out              ;
; |CPU|mux_8_3_1:inst6|outputs~10                                                                    ; |CPU|mux_8_3_1:inst6|outputs~10                                                                     ; out              ;
; |CPU|mux_8_3_1:inst6|outputs[5]                                                                    ; |CPU|mux_8_3_1:inst6|outputs[5]                                                                     ; out              ;
; |CPU|mux_8_3_1:inst6|outputs[3]                                                                    ; |CPU|mux_8_3_1:inst6|outputs[3]                                                                     ; out              ;
; |CPU|mux_8_3_1:inst6|outputs[2]                                                                    ; |CPU|mux_8_3_1:inst6|outputs[2]                                                                     ; out              ;
; |CPU|mux_8_3_1:inst6|outputs[1]                                                                    ; |CPU|mux_8_3_1:inst6|outputs[1]                                                                     ; out              ;
; |CPU|mux_8_3_1:inst6|outputs[0]                                                                    ; |CPU|mux_8_3_1:inst6|outputs[0]                                                                     ; out              ;
; |CPU|lpm_ram_io:inst4|_~1                                                                          ; |CPU|lpm_ram_io:inst4|_~1                                                                           ; out0             ;
; |CPU|lpm_ram_io:inst4|datatri[7]                                                                   ; |CPU|lpm_ram_io:inst4|datatri[7]                                                                    ; out              ;
; |CPU|lpm_ram_io:inst4|datatri[6]                                                                   ; |CPU|lpm_ram_io:inst4|datatri[6]                                                                    ; out              ;
; |CPU|lpm_ram_io:inst4|datatri[5]                                                                   ; |CPU|lpm_ram_io:inst4|datatri[5]                                                                    ; out              ;
; |CPU|lpm_ram_io:inst4|datatri[4]                                                                   ; |CPU|lpm_ram_io:inst4|datatri[4]                                                                    ; out              ;
; |CPU|lpm_ram_io:inst4|datatri[3]                                                                   ; |CPU|lpm_ram_io:inst4|datatri[3]                                                                    ; out              ;
; |CPU|lpm_ram_io:inst4|datatri[2]                                                                   ; |CPU|lpm_ram_io:inst4|datatri[2]                                                                    ; out              ;
; |CPU|lpm_ram_io:inst4|datatri[1]                                                                   ; |CPU|lpm_ram_io:inst4|datatri[1]                                                                    ; out              ;
; |CPU|lpm_ram_io:inst4|datatri[0]                                                                   ; |CPU|lpm_ram_io:inst4|datatri[0]                                                                    ; out              ;
; |CPU|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a0 ; |CPU|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|q_a[0]        ; portadataout0    ;
; |CPU|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a1 ; |CPU|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|q_a[1]        ; portadataout0    ;
; |CPU|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a2 ; |CPU|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|q_a[2]        ; portadataout0    ;
; |CPU|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a3 ; |CPU|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|q_a[3]        ; portadataout0    ;
; |CPU|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a4 ; |CPU|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|q_a[4]        ; portadataout0    ;
; |CPU|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a5 ; |CPU|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|q_a[5]        ; portadataout0    ;
; |CPU|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a6 ; |CPU|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|q_a[6]        ; portadataout0    ;
; |CPU|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7 ; |CPU|lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|q_a[7]        ; portadataout0    ;
; |CPU|instruction_register:inst|i[0]                                                                ; |CPU|instruction_register:inst|i[0]                                                                 ; regout           ;
; |CPU|instruction_register:inst|i[1]                                                                ; |CPU|instruction_register:inst|i[1]                                                                 ; regout           ;
; |CPU|instruction_register:inst|i[2]                                                                ; |CPU|instruction_register:inst|i[2]                                                                 ; regout           ;
; |CPU|instruction_register:inst|i[3]                                                                ; |CPU|instruction_register:inst|i[3]                                                                 ; regout           ;
; |CPU|instruction_register:inst|i[4]                                                                ; |CPU|instruction_register:inst|i[4]                                                                 ; regout           ;
; |CPU|instruction_register:inst|i[5]                                                                ; |CPU|instruction_register:inst|i[5]                                                                 ; regout           ;
; |CPU|instruction_register:inst|i[6]                                                                ; |CPU|instruction_register:inst|i[6]                                                                 ; regout           ;
; |CPU|instruction_register:inst|i[7]                                                                ; |CPU|instruction_register:inst|i[7]                                                                 ; regout           ;
; |CPU|cmddecoder:inst2|R1~0                                                                         ; |CPU|cmddecoder:inst2|R1~0                                                                          ; out0             ;
; |CPU|cmddecoder:inst2|R1~1                                                                         ; |CPU|cmddecoder:inst2|R1~1                                                                          ; out0             ;
; |CPU|cmddecoder:inst2|R2~0                                                                         ; |CPU|cmddecoder:inst2|R2~0                                                                          ; out0             ;
; |CPU|cmddecoder:inst2|R2~1                                                                         ; |CPU|cmddecoder:inst2|R2~1                                                                          ; out0             ;
; |CPU|cmddecoder:inst2|mov1~0                                                                       ; |CPU|cmddecoder:inst2|mov1~0                                                                        ; out0             ;
; |CPU|cmddecoder:inst2|mov1~1                                                                       ; |CPU|cmddecoder:inst2|mov1~1                                                                        ; out0             ;
; |CPU|cmddecoder:inst2|mov1~2                                                                       ; |CPU|cmddecoder:inst2|mov1~2                                                                        ; out0             ;
; |CPU|cmddecoder:inst2|mov1~3                                                                       ; |CPU|cmddecoder:inst2|mov1~3                                                                        ; out0             ;
; |CPU|cmddecoder:inst2|mov1~4                                                                       ; |CPU|cmddecoder:inst2|mov1~4                                                                        ; out0             ;
; |CPU|cmddecoder:inst2|mov1                                                                         ; |CPU|cmddecoder:inst2|mov1                                                                          ; out0             ;
; |CPU|cmddecoder:inst2|mov2~0                                                                       ; |CPU|cmddecoder:inst2|mov2~0                                                                        ; out0             ;
; |CPU|cmddecoder:inst2|mov2~1                                                                       ; |CPU|cmddecoder:inst2|mov2~1                                                                        ; out0             ;
; |CPU|cmddecoder:inst2|mov2~2                                                                       ; |CPU|cmddecoder:inst2|mov2~2                                                                        ; out0             ;
; |CPU|cmddecoder:inst2|mov2                                                                         ; |CPU|cmddecoder:inst2|mov2                                                                          ; out0             ;
; |CPU|cmddecoder:inst2|mov3~0                                                                       ; |CPU|cmddecoder:inst2|mov3~0                                                                        ; out0             ;
; |CPU|cmddecoder:inst2|mov3~1                                                                       ; |CPU|cmddecoder:inst2|mov3~1                                                                        ; out0             ;
; |CPU|cmddecoder:inst2|mov3                                                                         ; |CPU|cmddecoder:inst2|mov3                                                                          ; out0             ;
; |CPU|cmddecoder:inst2|add~0                                                                        ; |CPU|cmddecoder:inst2|add~0                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|add~1                                                                        ; |CPU|cmddecoder:inst2|add~1                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|add~2                                                                        ; |CPU|cmddecoder:inst2|add~2                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|add~3                                                                        ; |CPU|cmddecoder:inst2|add~3                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|add~4                                                                        ; |CPU|cmddecoder:inst2|add~4                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|add                                                                          ; |CPU|cmddecoder:inst2|add                                                                           ; out0             ;
; |CPU|cmddecoder:inst2|sub~0                                                                        ; |CPU|cmddecoder:inst2|sub~0                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|sub~1                                                                        ; |CPU|cmddecoder:inst2|sub~1                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|sub~2                                                                        ; |CPU|cmddecoder:inst2|sub~2                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|sub~3                                                                        ; |CPU|cmddecoder:inst2|sub~3                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|sub~4                                                                        ; |CPU|cmddecoder:inst2|sub~4                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|sub                                                                          ; |CPU|cmddecoder:inst2|sub                                                                           ; out0             ;
; |CPU|cmddecoder:inst2|or1~0                                                                        ; |CPU|cmddecoder:inst2|or1~0                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|or1~1                                                                        ; |CPU|cmddecoder:inst2|or1~1                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|or1~2                                                                        ; |CPU|cmddecoder:inst2|or1~2                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|or1~3                                                                        ; |CPU|cmddecoder:inst2|or1~3                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|or1                                                                          ; |CPU|cmddecoder:inst2|or1                                                                           ; out0             ;
; |CPU|cmddecoder:inst2|not1~0                                                                       ; |CPU|cmddecoder:inst2|not1~0                                                                        ; out0             ;
; |CPU|cmddecoder:inst2|not1~1                                                                       ; |CPU|cmddecoder:inst2|not1~1                                                                        ; out0             ;
; |CPU|cmddecoder:inst2|not1~2                                                                       ; |CPU|cmddecoder:inst2|not1~2                                                                        ; out0             ;
; |CPU|cmddecoder:inst2|not1                                                                         ; |CPU|cmddecoder:inst2|not1                                                                          ; out0             ;
; |CPU|cmddecoder:inst2|rsr~0                                                                        ; |CPU|cmddecoder:inst2|rsr~0                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|rsr~1                                                                        ; |CPU|cmddecoder:inst2|rsr~1                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|rsr~2                                                                        ; |CPU|cmddecoder:inst2|rsr~2                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|rsr~3                                                                        ; |CPU|cmddecoder:inst2|rsr~3                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|rsr                                                                          ; |CPU|cmddecoder:inst2|rsr                                                                           ; out0             ;
; |CPU|cmddecoder:inst2|rsl~0                                                                        ; |CPU|cmddecoder:inst2|rsl~0                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|rsl~1                                                                        ; |CPU|cmddecoder:inst2|rsl~1                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|rsl                                                                          ; |CPU|cmddecoder:inst2|rsl                                                                           ; out0             ;
; |CPU|cmddecoder:inst2|jmp~0                                                                        ; |CPU|cmddecoder:inst2|jmp~0                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|jmp~1                                                                        ; |CPU|cmddecoder:inst2|jmp~1                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|jmp~2                                                                        ; |CPU|cmddecoder:inst2|jmp~2                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|jmp~3                                                                        ; |CPU|cmddecoder:inst2|jmp~3                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|jmp~4                                                                        ; |CPU|cmddecoder:inst2|jmp~4                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|jmp~5                                                                        ; |CPU|cmddecoder:inst2|jmp~5                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|jmp~6                                                                        ; |CPU|cmddecoder:inst2|jmp~6                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|jmp                                                                          ; |CPU|cmddecoder:inst2|jmp                                                                           ; out0             ;
; |CPU|cmddecoder:inst2|jz~0                                                                         ; |CPU|cmddecoder:inst2|jz~0                                                                          ; out0             ;
; |CPU|cmddecoder:inst2|jz                                                                           ; |CPU|cmddecoder:inst2|jz                                                                            ; out0             ;
; |CPU|cmddecoder:inst2|jc~0                                                                         ; |CPU|cmddecoder:inst2|jc~0                                                                          ; out0             ;
; |CPU|cmddecoder:inst2|in1~0                                                                        ; |CPU|cmddecoder:inst2|in1~0                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|in1~1                                                                        ; |CPU|cmddecoder:inst2|in1~1                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|in1                                                                          ; |CPU|cmddecoder:inst2|in1                                                                           ; out0             ;
; |CPU|cmddecoder:inst2|out1~0                                                                       ; |CPU|cmddecoder:inst2|out1~0                                                                        ; out0             ;
; |CPU|cmddecoder:inst2|out1~1                                                                       ; |CPU|cmddecoder:inst2|out1~1                                                                        ; out0             ;
; |CPU|cmddecoder:inst2|out1                                                                         ; |CPU|cmddecoder:inst2|out1                                                                          ; out0             ;
; |CPU|cmddecoder:inst2|nop~0                                                                        ; |CPU|cmddecoder:inst2|nop~0                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|nop~1                                                                        ; |CPU|cmddecoder:inst2|nop~1                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|nop~2                                                                        ; |CPU|cmddecoder:inst2|nop~2                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|nop~3                                                                        ; |CPU|cmddecoder:inst2|nop~3                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|nop~4                                                                        ; |CPU|cmddecoder:inst2|nop~4                                                                         ; out0             ;
; |CPU|cmddecoder:inst2|nop                                                                          ; |CPU|cmddecoder:inst2|nop                                                                           ; out0             ;
; |CPU|cmddecoder:inst2|halt~0                                                                       ; |CPU|cmddecoder:inst2|halt~0                                                                        ; out0             ;
; |CPU|cmddecoder:inst2|halt~1                                                                       ; |CPU|cmddecoder:inst2|halt~1                                                                        ; out0             ;
; |CPU|cmddecoder:inst2|halt~2                                                                       ; |CPU|cmddecoder:inst2|halt~2                                                                        ; out0             ;
; |CPU|cmddecoder:inst2|halt~3                                                                       ; |CPU|cmddecoder:inst2|halt~3                                                                        ; out0             ;
; |CPU|sm:inst12|sm                                                                                  ; |CPU|sm:inst12|sm                                                                                   ; regout           ;
; |CPU|signal_generate:inst11|ldpc                                                                   ; |CPU|signal_generate:inst11|ldpc                                                                    ; out0             ;
; |CPU|signal_generate:inst11|inpc~0                                                                 ; |CPU|signal_generate:inst11|inpc~0                                                                  ; out0             ;
; |CPU|signal_generate:inst11|inpc~2                                                                 ; |CPU|signal_generate:inst11|inpc~2                                                                  ; out0             ;
; |CPU|signal_generate:inst11|inpc~3                                                                 ; |CPU|signal_generate:inst11|inpc~3                                                                  ; out0             ;
; |CPU|signal_generate:inst11|inpc                                                                   ; |CPU|signal_generate:inst11|inpc                                                                    ; out0             ;
; |CPU|signal_generate:inst11|we~0                                                                   ; |CPU|signal_generate:inst11|we~0                                                                    ; out0             ;
; |CPU|signal_generate:inst11|we~1                                                                   ; |CPU|signal_generate:inst11|we~1                                                                    ; out0             ;
; |CPU|signal_generate:inst11|we~2                                                                   ; |CPU|signal_generate:inst11|we~2                                                                    ; out0             ;
; |CPU|signal_generate:inst11|we~3                                                                   ; |CPU|signal_generate:inst11|we~3                                                                    ; out0             ;
; |CPU|signal_generate:inst11|we~4                                                                   ; |CPU|signal_generate:inst11|we~4                                                                    ; out0             ;
; |CPU|signal_generate:inst11|we~5                                                                   ; |CPU|signal_generate:inst11|we~5                                                                    ; out0             ;
; |CPU|signal_generate:inst11|we~6                                                                   ; |CPU|signal_generate:inst11|we~6                                                                    ; out0             ;
; |CPU|signal_generate:inst11|we~7                                                                   ; |CPU|signal_generate:inst11|we~7                                                                    ; out0             ;
; |CPU|signal_generate:inst11|we                                                                     ; |CPU|signal_generate:inst11|we                                                                      ; out0             ;
; |CPU|signal_generate:inst11|madd[0]                                                                ; |CPU|signal_generate:inst11|madd[0]                                                                 ; out0             ;
; |CPU|signal_generate:inst11|process_0~1                                                            ; |CPU|signal_generate:inst11|process_0~1                                                             ; out0             ;
; |CPU|signal_generate:inst11|madd[1]                                                                ; |CPU|signal_generate:inst11|madd[1]                                                                 ; out              ;
; |CPU|signal_generate:inst11|dl~0                                                                   ; |CPU|signal_generate:inst11|dl~0                                                                    ; out0             ;
; |CPU|signal_generate:inst11|dl~1                                                                   ; |CPU|signal_generate:inst11|dl~1                                                                    ; out0             ;
; |CPU|signal_generate:inst11|dl~3                                                                   ; |CPU|signal_generate:inst11|dl~3                                                                    ; out0             ;
; |CPU|signal_generate:inst11|dl                                                                     ; |CPU|signal_generate:inst11|dl                                                                      ; out0             ;
; |CPU|signal_generate:inst11|process_0~2                                                            ; |CPU|signal_generate:inst11|process_0~2                                                             ; out0             ;
; |CPU|signal_generate:inst11|process_0~3                                                            ; |CPU|signal_generate:inst11|process_0~3                                                             ; out0             ;
; |CPU|signal_generate:inst11|process_0~4                                                            ; |CPU|signal_generate:inst11|process_0~4                                                             ; out0             ;
; |CPU|signal_generate:inst11|process_0~5                                                            ; |CPU|signal_generate:inst11|process_0~5                                                             ; out0             ;
; |CPU|signal_generate:inst11|fbus~0                                                                 ; |CPU|signal_generate:inst11|fbus~0                                                                  ; out0             ;
; |CPU|signal_generate:inst11|fbus~1                                                                 ; |CPU|signal_generate:inst11|fbus~1                                                                  ; out0             ;
; |CPU|signal_generate:inst11|fbus~2                                                                 ; |CPU|signal_generate:inst11|fbus~2                                                                  ; out0             ;
; |CPU|signal_generate:inst11|fbus~3                                                                 ; |CPU|signal_generate:inst11|fbus~3                                                                  ; out0             ;
; |CPU|signal_generate:inst11|fbus~4                                                                 ; |CPU|signal_generate:inst11|fbus~4                                                                  ; out0             ;
; |CPU|signal_generate:inst11|fbus                                                                   ; |CPU|signal_generate:inst11|fbus                                                                    ; out0             ;
; |CPU|signal_generate:inst11|Cf_en~0                                                                ; |CPU|signal_generate:inst11|Cf_en~0                                                                 ; out0             ;
; |CPU|signal_generate:inst11|Zf_en                                                                  ; |CPU|signal_generate:inst11|Zf_en                                                                   ; out0             ;
; |CPU|signal_generate:inst11|Cf_en~2                                                                ; |CPU|signal_generate:inst11|Cf_en~2                                                                 ; out0             ;
; |CPU|signal_generate:inst11|Cf_en                                                                  ; |CPU|signal_generate:inst11|Cf_en                                                                   ; out0             ;
; |CPU|rslogic:inst10|Cf~0                                                                           ; |CPU|rslogic:inst10|Cf~0                                                                            ; out              ;
; |CPU|rslogic:inst10|Cf~1                                                                           ; |CPU|rslogic:inst10|Cf~1                                                                            ; out              ;
; |CPU|rslogic:inst10|Cf                                                                             ; |CPU|rslogic:inst10|Cf                                                                              ; out              ;
; |CPU|rslogic:inst10|outbus2[7]~0                                                                   ; |CPU|rslogic:inst10|outbus2[7]~0                                                                    ; out              ;
; |CPU|rslogic:inst10|outbus2[6]~1                                                                   ; |CPU|rslogic:inst10|outbus2[6]~1                                                                    ; out              ;
; |CPU|rslogic:inst10|outbus2[5]~2                                                                   ; |CPU|rslogic:inst10|outbus2[5]~2                                                                    ; out              ;
; |CPU|rslogic:inst10|outbus2[4]~3                                                                   ; |CPU|rslogic:inst10|outbus2[4]~3                                                                    ; out              ;
; |CPU|rslogic:inst10|outbus2[3]~4                                                                   ; |CPU|rslogic:inst10|outbus2[3]~4                                                                    ; out              ;
; |CPU|rslogic:inst10|outbus2[2]~5                                                                   ; |CPU|rslogic:inst10|outbus2[2]~5                                                                    ; out              ;
; |CPU|rslogic:inst10|outbus2[1]~6                                                                   ; |CPU|rslogic:inst10|outbus2[1]~6                                                                    ; out              ;
; |CPU|rslogic:inst10|outbus2[0]~7                                                                   ; |CPU|rslogic:inst10|outbus2[0]~7                                                                    ; out              ;
; |CPU|rslogic:inst10|outbus2[0]~8                                                                   ; |CPU|rslogic:inst10|outbus2[0]~8                                                                    ; out              ;
; |CPU|rslogic:inst10|outbus2[0]                                                                     ; |CPU|rslogic:inst10|outbus2[0]                                                                      ; out              ;
; |CPU|rslogic:inst10|outbus2[1]~10                                                                  ; |CPU|rslogic:inst10|outbus2[1]~10                                                                   ; out              ;
; |CPU|rslogic:inst10|outbus2[1]                                                                     ; |CPU|rslogic:inst10|outbus2[1]                                                                      ; out              ;
; |CPU|rslogic:inst10|outbus2[2]~12                                                                  ; |CPU|rslogic:inst10|outbus2[2]~12                                                                   ; out              ;
; |CPU|rslogic:inst10|outbus2[2]                                                                     ; |CPU|rslogic:inst10|outbus2[2]                                                                      ; out              ;
; |CPU|rslogic:inst10|outbus2[3]~14                                                                  ; |CPU|rslogic:inst10|outbus2[3]~14                                                                   ; out              ;
; |CPU|rslogic:inst10|outbus2[3]                                                                     ; |CPU|rslogic:inst10|outbus2[3]                                                                      ; out              ;
; |CPU|rslogic:inst10|outbus2[4]~16                                                                  ; |CPU|rslogic:inst10|outbus2[4]~16                                                                   ; out              ;
; |CPU|rslogic:inst10|outbus2[4]                                                                     ; |CPU|rslogic:inst10|outbus2[4]                                                                      ; out              ;
; |CPU|rslogic:inst10|outbus2[5]~18                                                                  ; |CPU|rslogic:inst10|outbus2[5]~18                                                                   ; out              ;
; |CPU|rslogic:inst10|outbus2[5]                                                                     ; |CPU|rslogic:inst10|outbus2[5]                                                                      ; out              ;
; |CPU|rslogic:inst10|outbus2[6]~20                                                                  ; |CPU|rslogic:inst10|outbus2[6]~20                                                                   ; out              ;
; |CPU|rslogic:inst10|outbus2[6]                                                                     ; |CPU|rslogic:inst10|outbus2[6]                                                                      ; out              ;
; |CPU|rslogic:inst10|outbus2[7]~22                                                                  ; |CPU|rslogic:inst10|outbus2[7]~22                                                                   ; out0             ;
; |CPU|rslogic:inst10|outbus2[7]~23                                                                  ; |CPU|rslogic:inst10|outbus2[7]~23                                                                   ; out              ;
; |CPU|rslogic:inst10|outbus2[7]~24                                                                  ; |CPU|rslogic:inst10|outbus2[7]~24                                                                   ; out0             ;
; |CPU|rslogic:inst10|outbus2[7]                                                                     ; |CPU|rslogic:inst10|outbus2[7]                                                                      ; out              ;
; |CPU|twoin_xor:inst14|c                                                                            ; |CPU|twoin_xor:inst14|c                                                                             ; out0             ;
; |CPU|alu:inst1|Equal0~0                                                                            ; |CPU|alu:inst1|Equal0~0                                                                             ; out0             ;
; |CPU|alu:inst1|Equal1~0                                                                            ; |CPU|alu:inst1|Equal1~0                                                                             ; out0             ;
; |CPU|alu:inst1|Equal2~0                                                                            ; |CPU|alu:inst1|Equal2~0                                                                             ; out0             ;
; |CPU|alu:inst1|Equal3~0                                                                            ; |CPU|alu:inst1|Equal3~0                                                                             ; out0             ;
; |CPU|alu:inst1|Equal4~0                                                                            ; |CPU|alu:inst1|Equal4~0                                                                             ; out0             ;
; |CPU|alu:inst1|Equal5~0                                                                            ; |CPU|alu:inst1|Equal5~0                                                                             ; out0             ;
; |CPU|alu:inst1|Equal6~0                                                                            ; |CPU|alu:inst1|Equal6~0                                                                             ; out0             ;
; |CPU|general_registers:inst19|Equal1~0                                                             ; |CPU|general_registers:inst19|Equal1~0                                                              ; out0             ;
; |CPU|general_registers:inst19|Equal2~0                                                             ; |CPU|general_registers:inst19|Equal2~0                                                              ; out0             ;
; |CPU|general_registers:inst19|Equal3~0                                                             ; |CPU|general_registers:inst19|Equal3~0                                                              ; out0             ;
; |CPU|general_registers:inst19|Equal4~0                                                             ; |CPU|general_registers:inst19|Equal4~0                                                              ; out0             ;
; |CPU|mux_8_3_1:inst6|Equal0~0                                                                      ; |CPU|mux_8_3_1:inst6|Equal0~0                                                                       ; out0             ;
; |CPU|mux_8_3_1:inst6|Equal1~0                                                                      ; |CPU|mux_8_3_1:inst6|Equal1~0                                                                       ; out0             ;
; |CPU|mux_8_3_1:inst6|Equal2~0                                                                      ; |CPU|mux_8_3_1:inst6|Equal2~0                                                                       ; out0             ;
; |CPU|signal_generate:inst11|Equal0~0                                                               ; |CPU|signal_generate:inst11|Equal0~0                                                                ; out0             ;
; |CPU|signal_generate:inst11|Equal1~0                                                               ; |CPU|signal_generate:inst11|Equal1~0                                                                ; out0             ;
; |CPU|signal_generate:inst11|Equal2~0                                                               ; |CPU|signal_generate:inst11|Equal2~0                                                                ; out0             ;
; |CPU|signal_generate:inst11|Equal3~0                                                               ; |CPU|signal_generate:inst11|Equal3~0                                                                ; out0             ;
; |CPU|signal_generate:inst11|Equal4~0                                                               ; |CPU|signal_generate:inst11|Equal4~0                                                                ; out0             ;
; |CPU|signal_generate:inst11|Equal5~0                                                               ; |CPU|signal_generate:inst11|Equal5~0                                                                ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|result_node[0]                                         ; |CPU|program_counter:inst7|lpm_add_sub:Add0|result_node[0]                                          ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|result_node[1]                                         ; |CPU|program_counter:inst7|lpm_add_sub:Add0|result_node[1]                                          ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|result_node[2]                                         ; |CPU|program_counter:inst7|lpm_add_sub:Add0|result_node[2]                                          ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|result_node[3]                                         ; |CPU|program_counter:inst7|lpm_add_sub:Add0|result_node[3]                                          ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|result_node[4]                                         ; |CPU|program_counter:inst7|lpm_add_sub:Add0|result_node[4]                                          ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                      ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                        ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~0                                      ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~0                                       ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~3                                      ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~3                                       ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~5                      ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~5                       ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~6                      ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~6                       ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~7                      ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~7                       ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]                        ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]                         ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                        ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                         ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                        ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                         ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                        ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                         ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~15                                     ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~15                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~16                                     ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~16                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~17                                     ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~17                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~22                                     ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~22                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~23                                     ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~23                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~24                                     ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~24                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~29                                     ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~29                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~30                                     ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~30                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~31                                     ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~31                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]     ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]      ; sout             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]     ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT ; cout             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]     ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; sout             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; sout             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; sout             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]     ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]     ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]      ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|result_node[1]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add3|result_node[1]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|result_node[2]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add3|result_node[2]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|result_node[3]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add3|result_node[3]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|result_node[4]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add3|result_node[4]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|result_node[5]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add3|result_node[5]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|result_node[6]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add3|result_node[6]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|result_node[7]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add3|result_node[7]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|result_node[8]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add3|result_node[8]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|result_node[9]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add3|result_node[9]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[8]                                        ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[8]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[7]                                        ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[7]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[6]                                        ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[6]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[5]                                        ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[5]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[4]                                        ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[4]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[3]                                        ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[3]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[2]                                        ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[2]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[1]                                        ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[1]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[8]~2                                  ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[8]~2                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[7]~3                                  ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[7]~3                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[6]~4                                  ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[6]~4                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[5]~5                                  ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[5]~5                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[4]~6                                  ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[4]~6                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[3]~7                                  ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[3]~7                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[2]~8                                  ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[2]~8                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[1]~9                                  ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[1]~9                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[9]                                    ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[9]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[8]                                    ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[8]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[7]                                    ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[7]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[6]                                    ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[6]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[5]                                    ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[5]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[4]                                    ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[4]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[3]                                    ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[3]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[2]                                    ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[2]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[1]                                    ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[1]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~5                                                  ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~5                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~6                                                  ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~6                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~7                                                  ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~7                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~8                                                  ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~8                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~9                                                  ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~9                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~10                                                 ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~10                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~11                                                 ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~11                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~12                                                 ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~12                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~15                                                 ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~15                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~16                                                 ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~16                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~22                                                 ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~22                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~23                                                 ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~23                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~24                                                 ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~24                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~25                                                 ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~25                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~31                                                 ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~31                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~32                                                 ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~32                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~33                                                 ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~33                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~34                                                 ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~34                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]                 ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]                 ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]                 ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]                 ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]                 ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]                 ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]                 ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]                 ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]                 ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                 ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                 ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                 ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|result_node[1]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add2|result_node[1]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|result_node[2]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add2|result_node[2]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|result_node[3]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add2|result_node[3]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|result_node[4]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add2|result_node[4]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|result_node[5]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add2|result_node[5]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|result_node[6]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add2|result_node[6]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|result_node[7]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add2|result_node[7]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|result_node[8]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add2|result_node[8]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|datab_node[8]                                        ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|datab_node[8]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|datab_node[7]                                        ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|datab_node[7]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|datab_node[6]                                        ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|datab_node[6]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|datab_node[5]                                        ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|datab_node[5]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|datab_node[4]                                        ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|datab_node[4]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|datab_node[3]                                        ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|datab_node[3]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|datab_node[2]                                        ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|datab_node[2]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|datab_node[1]                                        ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|datab_node[1]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[8]~1                                  ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[8]~1                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[7]~2                                  ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[7]~2                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[6]~3                                  ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[6]~3                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[5]~4                                  ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[5]~4                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[4]~5                                  ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[4]~5                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[3]~6                                  ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[3]~6                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[2]~7                                  ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[2]~7                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[1]~8                                  ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[1]~8                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[8]                                    ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[8]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[7]                                    ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[7]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[6]                                    ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[6]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[5]                                    ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[5]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[4]                                    ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[4]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[3]                                    ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[3]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[2]                                    ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[2]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[1]                                    ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[1]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~4                                                  ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~4                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~5                                                  ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~5                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~6                                                  ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~6                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~7                                                  ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~7                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~8                                                  ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~8                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~9                                                  ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~9                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~10                                                 ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~10                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~11                                                 ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~11                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~13                                                 ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~13                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~14                                                 ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~14                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~20                                                 ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~20                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~21                                                 ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~21                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~22                                                 ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~22                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~28                                                 ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~28                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~29                                                 ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~29                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~30                                                 ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~30                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]                 ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]                 ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]                 ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]                 ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]                 ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]                 ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]                 ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                 ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                 ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                 ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|result_node[0]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add1|result_node[0]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|result_node[1]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add1|result_node[1]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|result_node[2]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add1|result_node[2]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|result_node[3]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add1|result_node[3]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|result_node[4]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add1|result_node[4]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|result_node[5]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add1|result_node[5]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|result_node[6]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add1|result_node[6]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|result_node[7]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add1|result_node[7]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|result_node[8]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add1|result_node[8]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]~0                                  ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]~0                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]                                    ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~0                                                  ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~0                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~3                                                  ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~3                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|datab_node[7]                                        ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|datab_node[7]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|datab_node[6]                                        ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|datab_node[6]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|datab_node[5]                                        ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|datab_node[5]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|datab_node[3]                                        ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|datab_node[3]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[7]~2                                  ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[7]~2                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[6]~3                                  ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[6]~3                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[5]~4                                  ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[5]~4                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[4]~5                                  ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[4]~5                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]~6                                  ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]~6                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]~7                                  ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]~7                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]~8                                  ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]~8                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[8]                                    ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[8]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[7]                                    ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[7]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[6]                                    ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[6]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[5]                                    ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[5]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[4]                                    ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[4]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]                                    ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]                                    ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]                                    ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~5                                                  ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~5                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~6                                                  ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~6                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~7                                                  ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~7                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~8                                                  ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~8                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~9                                                  ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~9                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~10                                                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~10                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~11                                                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~11                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~13                                                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~13                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~14                                                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~14                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~15                                                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~15                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~17                                                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~17                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~21                                                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~21                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~22                                                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~22                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~23                                                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~23                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~24                                                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~24                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~25                                                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~25                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~26                                                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~26                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~27                                                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~27                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~29                                                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~29                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~30                                                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~30                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~31                                                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~31                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~32                                                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~32                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~33                                                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~33                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~34                                                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~34                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~35                                                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~35                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]                 ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|result_node[0]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add0|result_node[0]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|result_node[1]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add0|result_node[1]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|result_node[2]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add0|result_node[2]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|result_node[3]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add0|result_node[3]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|result_node[4]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add0|result_node[4]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|result_node[5]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add0|result_node[5]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|result_node[6]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add0|result_node[6]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|result_node[7]                                                     ; |CPU|alu:inst1|lpm_add_sub:Add0|result_node[7]                                                      ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                                  ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                                    ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~0                                                  ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~0                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~3                                                  ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~3                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|datab_node[7]                                        ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|datab_node[7]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|datab_node[6]                                        ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|datab_node[6]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|datab_node[5]                                        ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|datab_node[5]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|datab_node[3]                                        ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|datab_node[3]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]~1                                  ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]~1                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]~2                                  ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]~2                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~3                                  ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~3                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]~4                                  ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]~4                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~5                                  ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~5                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~6                                  ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~6                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~7                                  ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~7                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                                    ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                                    ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]                                    ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]                                    ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                                    ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                                    ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                                    ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~4                                                  ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~4                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~5                                                  ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~5                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~6                                                  ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~6                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~7                                                  ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~7                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~8                                                  ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~8                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~9                                                  ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~9                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~10                                                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~10                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~11                                                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~11                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~12                                                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~12                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~13                                                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~13                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~15                                                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~15                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~18                                                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~18                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~19                                                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~19                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~20                                                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~20                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~21                                                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~21                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~22                                                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~22                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~23                                                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~23                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~24                                                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~24                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~25                                                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~25                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~26                                                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~26                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~27                                                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~27                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~28                                                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~28                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~29                                                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~29                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~30                                                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~30                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~31                                                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~31                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]                  ; sout             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]                 ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]                  ; sout             ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                      ; Output Port Name                                                                                    ; Output Port Type ;
+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+
; |CPU|PC_out[7]                                                                                 ; |CPU|PC_out[7]                                                                                      ; pin_out          ;
; |CPU|PC_out[6]                                                                                 ; |CPU|PC_out[6]                                                                                      ; pin_out          ;
; |CPU|inst15[7]                                                                                 ; |CPU|inst15[7]                                                                                      ; out              ;
; |CPU|inst15[6]                                                                                 ; |CPU|inst15[6]                                                                                      ; out              ;
; |CPU|inst15[5]                                                                                 ; |CPU|inst15[5]                                                                                      ; out              ;
; |CPU|IN[0]                                                                                     ; |CPU|IN[0]                                                                                          ; out              ;
; |CPU|IN[1]                                                                                     ; |CPU|IN[1]                                                                                          ; out              ;
; |CPU|alu:inst1|result~3                                                                        ; |CPU|alu:inst1|result~3                                                                             ; out              ;
; |CPU|alu:inst1|result~4                                                                        ; |CPU|alu:inst1|result~4                                                                             ; out              ;
; |CPU|alu:inst1|result~5                                                                        ; |CPU|alu:inst1|result~5                                                                             ; out              ;
; |CPU|alu:inst1|result~6                                                                        ; |CPU|alu:inst1|result~6                                                                             ; out              ;
; |CPU|alu:inst1|result~7                                                                        ; |CPU|alu:inst1|result~7                                                                             ; out              ;
; |CPU|alu:inst1|result~8                                                                        ; |CPU|alu:inst1|result~8                                                                             ; out              ;
; |CPU|alu:inst1|result[4]                                                                       ; |CPU|alu:inst1|result[4]                                                                            ; out              ;
; |CPU|alu:inst1|result[3]                                                                       ; |CPU|alu:inst1|result[3]                                                                            ; out              ;
; |CPU|alu:inst1|result[2]                                                                       ; |CPU|alu:inst1|result[2]                                                                            ; out              ;
; |CPU|alu:inst1|result[1]                                                                       ; |CPU|alu:inst1|result[1]                                                                            ; out              ;
; |CPU|alu:inst1|result[0]                                                                       ; |CPU|alu:inst1|result[0]                                                                            ; out              ;
; |CPU|Zf_dff:inst17|Zf                                                                          ; |CPU|Zf_dff:inst17|Zf                                                                               ; regout           ;
; |CPU|general_registers:inst19|process_0~1                                                      ; |CPU|general_registers:inst19|process_0~1                                                           ; out0             ;
; |CPU|general_registers:inst19|b[0]                                                             ; |CPU|general_registers:inst19|b[0]                                                                  ; regout           ;
; |CPU|general_registers:inst19|c[0]                                                             ; |CPU|general_registers:inst19|c[0]                                                                  ; regout           ;
; |CPU|general_registers:inst19|s~0                                                              ; |CPU|general_registers:inst19|s~0                                                                   ; out              ;
; |CPU|general_registers:inst19|s~3                                                              ; |CPU|general_registers:inst19|s~3                                                                   ; out              ;
; |CPU|general_registers:inst19|s~4                                                              ; |CPU|general_registers:inst19|s~4                                                                   ; out              ;
; |CPU|general_registers:inst19|s~5                                                              ; |CPU|general_registers:inst19|s~5                                                                   ; out              ;
; |CPU|general_registers:inst19|s~6                                                              ; |CPU|general_registers:inst19|s~6                                                                   ; out              ;
; |CPU|general_registers:inst19|s~7                                                              ; |CPU|general_registers:inst19|s~7                                                                   ; out              ;
; |CPU|general_registers:inst19|d~0                                                              ; |CPU|general_registers:inst19|d~0                                                                   ; out              ;
; |CPU|general_registers:inst19|d~1                                                              ; |CPU|general_registers:inst19|d~1                                                                   ; out              ;
; |CPU|general_registers:inst19|d~2                                                              ; |CPU|general_registers:inst19|d~2                                                                   ; out              ;
; |CPU|general_registers:inst19|d~3                                                              ; |CPU|general_registers:inst19|d~3                                                                   ; out              ;
; |CPU|general_registers:inst19|d~4                                                              ; |CPU|general_registers:inst19|d~4                                                                   ; out              ;
; |CPU|general_registers:inst19|d~5                                                              ; |CPU|general_registers:inst19|d~5                                                                   ; out              ;
; |CPU|general_registers:inst19|d~6                                                              ; |CPU|general_registers:inst19|d~6                                                                   ; out              ;
; |CPU|general_registers:inst19|d~7                                                              ; |CPU|general_registers:inst19|d~7                                                                   ; out              ;
; |CPU|general_registers:inst19|c[7]                                                             ; |CPU|general_registers:inst19|c[7]                                                                  ; regout           ;
; |CPU|general_registers:inst19|c[6]                                                             ; |CPU|general_registers:inst19|c[6]                                                                  ; regout           ;
; |CPU|general_registers:inst19|c[5]                                                             ; |CPU|general_registers:inst19|c[5]                                                                  ; regout           ;
; |CPU|general_registers:inst19|c[4]                                                             ; |CPU|general_registers:inst19|c[4]                                                                  ; regout           ;
; |CPU|general_registers:inst19|c[3]                                                             ; |CPU|general_registers:inst19|c[3]                                                                  ; regout           ;
; |CPU|general_registers:inst19|c[2]                                                             ; |CPU|general_registers:inst19|c[2]                                                                  ; regout           ;
; |CPU|general_registers:inst19|c[1]                                                             ; |CPU|general_registers:inst19|c[1]                                                                  ; regout           ;
; |CPU|general_registers:inst19|b[1]                                                             ; |CPU|general_registers:inst19|b[1]                                                                  ; regout           ;
; |CPU|general_registers:inst19|b[2]                                                             ; |CPU|general_registers:inst19|b[2]                                                                  ; regout           ;
; |CPU|general_registers:inst19|b[3]                                                             ; |CPU|general_registers:inst19|b[3]                                                                  ; regout           ;
; |CPU|general_registers:inst19|b[4]                                                             ; |CPU|general_registers:inst19|b[4]                                                                  ; regout           ;
; |CPU|general_registers:inst19|b[5]                                                             ; |CPU|general_registers:inst19|b[5]                                                                  ; regout           ;
; |CPU|general_registers:inst19|b[6]                                                             ; |CPU|general_registers:inst19|b[6]                                                                  ; regout           ;
; |CPU|general_registers:inst19|b[7]                                                             ; |CPU|general_registers:inst19|b[7]                                                                  ; regout           ;
; |CPU|program_counter:inst7|adress[7]~1                                                         ; |CPU|program_counter:inst7|adress[7]~1                                                              ; out              ;
; |CPU|program_counter:inst7|adress[6]~2                                                         ; |CPU|program_counter:inst7|adress[6]~2                                                              ; out              ;
; |CPU|program_counter:inst7|adress[6]                                                           ; |CPU|program_counter:inst7|adress[6]                                                                ; regout           ;
; |CPU|program_counter:inst7|adress[6]~14                                                        ; |CPU|program_counter:inst7|adress[6]~14                                                             ; out              ;
; |CPU|program_counter:inst7|adress[7]                                                           ; |CPU|program_counter:inst7|adress[7]                                                                ; regout           ;
; |CPU|program_counter:inst7|adress[7]~15                                                        ; |CPU|program_counter:inst7|adress[7]~15                                                             ; out              ;
; |CPU|mux_8_3_1:inst6|outputs~0                                                                 ; |CPU|mux_8_3_1:inst6|outputs~0                                                                      ; out              ;
; |CPU|mux_8_3_1:inst6|outputs~1                                                                 ; |CPU|mux_8_3_1:inst6|outputs~1                                                                      ; out              ;
; |CPU|mux_8_3_1:inst6|outputs~3                                                                 ; |CPU|mux_8_3_1:inst6|outputs~3                                                                      ; out              ;
; |CPU|mux_8_3_1:inst6|outputs~4                                                                 ; |CPU|mux_8_3_1:inst6|outputs~4                                                                      ; out              ;
; |CPU|mux_8_3_1:inst6|outputs~5                                                                 ; |CPU|mux_8_3_1:inst6|outputs~5                                                                      ; out              ;
; |CPU|mux_8_3_1:inst6|outputs~6                                                                 ; |CPU|mux_8_3_1:inst6|outputs~6                                                                      ; out              ;
; |CPU|mux_8_3_1:inst6|outputs~7                                                                 ; |CPU|mux_8_3_1:inst6|outputs~7                                                                      ; out              ;
; |CPU|mux_8_3_1:inst6|outputs~8                                                                 ; |CPU|mux_8_3_1:inst6|outputs~8                                                                      ; out              ;
; |CPU|mux_8_3_1:inst6|outputs~11                                                                ; |CPU|mux_8_3_1:inst6|outputs~11                                                                     ; out              ;
; |CPU|mux_8_3_1:inst6|outputs~12                                                                ; |CPU|mux_8_3_1:inst6|outputs~12                                                                     ; out              ;
; |CPU|mux_8_3_1:inst6|outputs~13                                                                ; |CPU|mux_8_3_1:inst6|outputs~13                                                                     ; out              ;
; |CPU|mux_8_3_1:inst6|outputs~14                                                                ; |CPU|mux_8_3_1:inst6|outputs~14                                                                     ; out              ;
; |CPU|mux_8_3_1:inst6|outputs~15                                                                ; |CPU|mux_8_3_1:inst6|outputs~15                                                                     ; out              ;
; |CPU|mux_8_3_1:inst6|outputs[7]                                                                ; |CPU|mux_8_3_1:inst6|outputs[7]                                                                     ; out              ;
; |CPU|mux_8_3_1:inst6|outputs[6]                                                                ; |CPU|mux_8_3_1:inst6|outputs[6]                                                                     ; out              ;
; |CPU|cmddecoder:inst2|jc~1                                                                     ; |CPU|cmddecoder:inst2|jc~1                                                                          ; out0             ;
; |CPU|cmddecoder:inst2|jc                                                                       ; |CPU|cmddecoder:inst2|jc                                                                            ; out0             ;
; |CPU|signal_generate:inst11|ldpc~0                                                             ; |CPU|signal_generate:inst11|ldpc~0                                                                  ; out0             ;
; |CPU|signal_generate:inst11|ldpc~1                                                             ; |CPU|signal_generate:inst11|ldpc~1                                                                  ; out0             ;
; |CPU|signal_generate:inst11|ldpc~2                                                             ; |CPU|signal_generate:inst11|ldpc~2                                                                  ; out0             ;
; |CPU|signal_generate:inst11|inpc~1                                                             ; |CPU|signal_generate:inst11|inpc~1                                                                  ; out0             ;
; |CPU|signal_generate:inst11|dl~2                                                               ; |CPU|signal_generate:inst11|dl~2                                                                    ; out0             ;
; |CPU|general_registers:inst19|Equal0~0                                                         ; |CPU|general_registers:inst19|Equal0~0                                                              ; out0             ;
; |CPU|general_registers:inst19|Equal5~0                                                         ; |CPU|general_registers:inst19|Equal5~0                                                              ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|result_node[6]                                     ; |CPU|program_counter:inst7|lpm_add_sub:Add0|result_node[6]                                          ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|result_node[7]                                     ; |CPU|program_counter:inst7|lpm_add_sub:Add0|result_node[7]                                          ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[7]~1                      ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[7]~1                           ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[7]                        ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[7]                             ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[6]                        ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[6]                             ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[5]                        ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[5]                             ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[4]                        ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[4]                             ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]~1                  ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]~1                       ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]~2                  ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]~2                       ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                    ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                         ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                    ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                         ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~5                                       ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~6                                       ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~7                                  ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~7                                       ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~8                                  ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~8                                       ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~9                                  ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~9                                       ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~10                                 ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~10                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~11                                 ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~11                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~12                                 ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~12                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~18                                 ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~18                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~19                                 ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~19                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~20                                 ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~20                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~21                                 ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~21                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~25                                 ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~25                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~26                                 ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~26                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~27                                 ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~27                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~28                                 ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~28                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]      ; sout             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT ; cout             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]      ; sout             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT ; cout             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[0]~0                                  ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[0]~0                                       ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[0]                                    ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[0]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[0]~0                              ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[0]~0                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[0]                                ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[0]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~0                                              ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~0                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~1                                              ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~1                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~2                                              ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~2                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~3                                              ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~3                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[9]~1                                  ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[9]~1                                       ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[9]                                    ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[9]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[9]~1                              ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[9]~1                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~4                                              ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~4                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~13                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~13                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~14                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~14                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~17                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~17                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~18                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~18                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~19                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~19                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~20                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~20                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~21                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~21                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~26                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~26                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~27                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~27                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~28                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~28                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~29                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~29                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~30                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~30                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~35                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~35                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~36                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~36                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~37                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~37                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~38                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~38                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~39                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~39                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|datab_node[0]~0                                  ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|datab_node[0]~0                                       ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|datab_node[0]                                    ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|datab_node[0]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[0]~0                              ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[0]~0                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[0]                                ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[0]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~0                                              ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~0                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~1                                              ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~1                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~2                                              ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~2                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~3                                              ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~3                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|datab_node[8]~1                                  ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|datab_node[8]~1                                       ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~12                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~12                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~15                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~15                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~16                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~16                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~17                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~17                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~18                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~18                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~19                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~19                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~23                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~23                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~24                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~24                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~25                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~25                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~26                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~26                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~27                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~27                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~31                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~31                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~32                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~32                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~33                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~33                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~34                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~34                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~35                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~35                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                                  ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                                       ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~2                                              ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~2                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|datab_node[8]~1                                  ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|datab_node[8]~1                                       ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|datab_node[8]                                    ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|datab_node[8]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[8]~1                              ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[8]~1                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~4                                              ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~4                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~12                                             ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~12                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~20                                             ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~20                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~28                                             ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~28                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                                  ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                                       ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~2                                              ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~2                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|datab_node[7]~1                                  ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|datab_node[7]~1                                       ; out0             ;
+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                      ; Output Port Name                                                                                    ; Output Port Type ;
+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+
; |CPU|PC_out[7]                                                                                 ; |CPU|PC_out[7]                                                                                      ; pin_out          ;
; |CPU|PC_out[6]                                                                                 ; |CPU|PC_out[6]                                                                                      ; pin_out          ;
; |CPU|PC_out[5]                                                                                 ; |CPU|PC_out[5]                                                                                      ; pin_out          ;
; |CPU|PC_out[4]                                                                                 ; |CPU|PC_out[4]                                                                                      ; pin_out          ;
; |CPU|data_d[4]                                                                                 ; |CPU|data_d[4]                                                                                      ; pin_out          ;
; |CPU|data_d[2]                                                                                 ; |CPU|data_d[2]                                                                                      ; pin_out          ;
; |CPU|data_d[1]                                                                                 ; |CPU|data_d[1]                                                                                      ; pin_out          ;
; |CPU|data_d[0]                                                                                 ; |CPU|data_d[0]                                                                                      ; pin_out          ;
; |CPU|inst15[4]                                                                                 ; |CPU|inst15[4]                                                                                      ; out              ;
; |CPU|IN[0]                                                                                     ; |CPU|IN[0]                                                                                          ; out              ;
; |CPU|IN[1]                                                                                     ; |CPU|IN[1]                                                                                          ; out              ;
; |CPU|IN[2]                                                                                     ; |CPU|IN[2]                                                                                          ; out              ;
; |CPU|Cf_dff:inst16|Cf                                                                          ; |CPU|Cf_dff:inst16|Cf                                                                               ; regout           ;
; |CPU|alu:inst1|outbus~0                                                                        ; |CPU|alu:inst1|outbus~0                                                                             ; out0             ;
; |CPU|alu:inst1|outbus~1                                                                        ; |CPU|alu:inst1|outbus~1                                                                             ; out0             ;
; |CPU|alu:inst1|outbus~2                                                                        ; |CPU|alu:inst1|outbus~2                                                                             ; out0             ;
; |CPU|alu:inst1|outbus~4                                                                        ; |CPU|alu:inst1|outbus~4                                                                             ; out0             ;
; |CPU|alu:inst1|result~3                                                                        ; |CPU|alu:inst1|result~3                                                                             ; out              ;
; |CPU|alu:inst1|result~4                                                                        ; |CPU|alu:inst1|result~4                                                                             ; out              ;
; |CPU|alu:inst1|result~5                                                                        ; |CPU|alu:inst1|result~5                                                                             ; out              ;
; |CPU|alu:inst1|result~6                                                                        ; |CPU|alu:inst1|result~6                                                                             ; out              ;
; |CPU|alu:inst1|result~7                                                                        ; |CPU|alu:inst1|result~7                                                                             ; out              ;
; |CPU|alu:inst1|result~8                                                                        ; |CPU|alu:inst1|result~8                                                                             ; out              ;
; |CPU|alu:inst1|result[4]                                                                       ; |CPU|alu:inst1|result[4]                                                                            ; out              ;
; |CPU|alu:inst1|result[3]                                                                       ; |CPU|alu:inst1|result[3]                                                                            ; out              ;
; |CPU|alu:inst1|result[2]                                                                       ; |CPU|alu:inst1|result[2]                                                                            ; out              ;
; |CPU|alu:inst1|result[1]                                                                       ; |CPU|alu:inst1|result[1]                                                                            ; out              ;
; |CPU|alu:inst1|result[0]                                                                       ; |CPU|alu:inst1|result[0]                                                                            ; out              ;
; |CPU|Zf_dff:inst17|Zf                                                                          ; |CPU|Zf_dff:inst17|Zf                                                                               ; regout           ;
; |CPU|general_registers:inst19|process_0~1                                                      ; |CPU|general_registers:inst19|process_0~1                                                           ; out0             ;
; |CPU|general_registers:inst19|b[0]                                                             ; |CPU|general_registers:inst19|b[0]                                                                  ; regout           ;
; |CPU|general_registers:inst19|c[0]                                                             ; |CPU|general_registers:inst19|c[0]                                                                  ; regout           ;
; |CPU|general_registers:inst19|s~0                                                              ; |CPU|general_registers:inst19|s~0                                                                   ; out              ;
; |CPU|general_registers:inst19|s~3                                                              ; |CPU|general_registers:inst19|s~3                                                                   ; out              ;
; |CPU|general_registers:inst19|s~4                                                              ; |CPU|general_registers:inst19|s~4                                                                   ; out              ;
; |CPU|general_registers:inst19|s~5                                                              ; |CPU|general_registers:inst19|s~5                                                                   ; out              ;
; |CPU|general_registers:inst19|s~6                                                              ; |CPU|general_registers:inst19|s~6                                                                   ; out              ;
; |CPU|general_registers:inst19|s~7                                                              ; |CPU|general_registers:inst19|s~7                                                                   ; out              ;
; |CPU|general_registers:inst19|d~0                                                              ; |CPU|general_registers:inst19|d~0                                                                   ; out              ;
; |CPU|general_registers:inst19|d~1                                                              ; |CPU|general_registers:inst19|d~1                                                                   ; out              ;
; |CPU|general_registers:inst19|d~2                                                              ; |CPU|general_registers:inst19|d~2                                                                   ; out              ;
; |CPU|general_registers:inst19|d~3                                                              ; |CPU|general_registers:inst19|d~3                                                                   ; out              ;
; |CPU|general_registers:inst19|d~4                                                              ; |CPU|general_registers:inst19|d~4                                                                   ; out              ;
; |CPU|general_registers:inst19|d~5                                                              ; |CPU|general_registers:inst19|d~5                                                                   ; out              ;
; |CPU|general_registers:inst19|d~6                                                              ; |CPU|general_registers:inst19|d~6                                                                   ; out              ;
; |CPU|general_registers:inst19|d~7                                                              ; |CPU|general_registers:inst19|d~7                                                                   ; out              ;
; |CPU|general_registers:inst19|d[4]                                                             ; |CPU|general_registers:inst19|d[4]                                                                  ; out              ;
; |CPU|general_registers:inst19|d[2]                                                             ; |CPU|general_registers:inst19|d[2]                                                                  ; out              ;
; |CPU|general_registers:inst19|d[1]                                                             ; |CPU|general_registers:inst19|d[1]                                                                  ; out              ;
; |CPU|general_registers:inst19|d[0]                                                             ; |CPU|general_registers:inst19|d[0]                                                                  ; out              ;
; |CPU|general_registers:inst19|a[0]                                                             ; |CPU|general_registers:inst19|a[0]                                                                  ; regout           ;
; |CPU|general_registers:inst19|c[7]                                                             ; |CPU|general_registers:inst19|c[7]                                                                  ; regout           ;
; |CPU|general_registers:inst19|c[6]                                                             ; |CPU|general_registers:inst19|c[6]                                                                  ; regout           ;
; |CPU|general_registers:inst19|c[5]                                                             ; |CPU|general_registers:inst19|c[5]                                                                  ; regout           ;
; |CPU|general_registers:inst19|c[4]                                                             ; |CPU|general_registers:inst19|c[4]                                                                  ; regout           ;
; |CPU|general_registers:inst19|c[3]                                                             ; |CPU|general_registers:inst19|c[3]                                                                  ; regout           ;
; |CPU|general_registers:inst19|c[2]                                                             ; |CPU|general_registers:inst19|c[2]                                                                  ; regout           ;
; |CPU|general_registers:inst19|c[1]                                                             ; |CPU|general_registers:inst19|c[1]                                                                  ; regout           ;
; |CPU|general_registers:inst19|b[1]                                                             ; |CPU|general_registers:inst19|b[1]                                                                  ; regout           ;
; |CPU|general_registers:inst19|b[2]                                                             ; |CPU|general_registers:inst19|b[2]                                                                  ; regout           ;
; |CPU|general_registers:inst19|b[3]                                                             ; |CPU|general_registers:inst19|b[3]                                                                  ; regout           ;
; |CPU|general_registers:inst19|b[4]                                                             ; |CPU|general_registers:inst19|b[4]                                                                  ; regout           ;
; |CPU|general_registers:inst19|b[5]                                                             ; |CPU|general_registers:inst19|b[5]                                                                  ; regout           ;
; |CPU|general_registers:inst19|b[6]                                                             ; |CPU|general_registers:inst19|b[6]                                                                  ; regout           ;
; |CPU|general_registers:inst19|b[7]                                                             ; |CPU|general_registers:inst19|b[7]                                                                  ; regout           ;
; |CPU|general_registers:inst19|a[1]                                                             ; |CPU|general_registers:inst19|a[1]                                                                  ; regout           ;
; |CPU|general_registers:inst19|a[2]                                                             ; |CPU|general_registers:inst19|a[2]                                                                  ; regout           ;
; |CPU|general_registers:inst19|a[4]                                                             ; |CPU|general_registers:inst19|a[4]                                                                  ; regout           ;
; |CPU|program_counter:inst7|adress[7]~1                                                         ; |CPU|program_counter:inst7|adress[7]~1                                                              ; out              ;
; |CPU|program_counter:inst7|adress[6]~2                                                         ; |CPU|program_counter:inst7|adress[6]~2                                                              ; out              ;
; |CPU|program_counter:inst7|adress[5]~3                                                         ; |CPU|program_counter:inst7|adress[5]~3                                                              ; out              ;
; |CPU|program_counter:inst7|adress[4]~4                                                         ; |CPU|program_counter:inst7|adress[4]~4                                                              ; out              ;
; |CPU|program_counter:inst7|adress[4]                                                           ; |CPU|program_counter:inst7|adress[4]                                                                ; regout           ;
; |CPU|program_counter:inst7|adress[4]~12                                                        ; |CPU|program_counter:inst7|adress[4]~12                                                             ; out              ;
; |CPU|program_counter:inst7|adress[5]                                                           ; |CPU|program_counter:inst7|adress[5]                                                                ; regout           ;
; |CPU|program_counter:inst7|adress[5]~13                                                        ; |CPU|program_counter:inst7|adress[5]~13                                                             ; out              ;
; |CPU|program_counter:inst7|adress[6]                                                           ; |CPU|program_counter:inst7|adress[6]                                                                ; regout           ;
; |CPU|program_counter:inst7|adress[6]~14                                                        ; |CPU|program_counter:inst7|adress[6]~14                                                             ; out              ;
; |CPU|program_counter:inst7|adress[7]                                                           ; |CPU|program_counter:inst7|adress[7]                                                                ; regout           ;
; |CPU|program_counter:inst7|adress[7]~15                                                        ; |CPU|program_counter:inst7|adress[7]~15                                                             ; out              ;
; |CPU|mux_8_3_1:inst6|outputs~0                                                                 ; |CPU|mux_8_3_1:inst6|outputs~0                                                                      ; out              ;
; |CPU|mux_8_3_1:inst6|outputs~1                                                                 ; |CPU|mux_8_3_1:inst6|outputs~1                                                                      ; out              ;
; |CPU|mux_8_3_1:inst6|outputs~3                                                                 ; |CPU|mux_8_3_1:inst6|outputs~3                                                                      ; out              ;
; |CPU|mux_8_3_1:inst6|outputs~4                                                                 ; |CPU|mux_8_3_1:inst6|outputs~4                                                                      ; out              ;
; |CPU|mux_8_3_1:inst6|outputs~5                                                                 ; |CPU|mux_8_3_1:inst6|outputs~5                                                                      ; out              ;
; |CPU|mux_8_3_1:inst6|outputs~6                                                                 ; |CPU|mux_8_3_1:inst6|outputs~6                                                                      ; out              ;
; |CPU|mux_8_3_1:inst6|outputs~7                                                                 ; |CPU|mux_8_3_1:inst6|outputs~7                                                                      ; out              ;
; |CPU|mux_8_3_1:inst6|outputs~8                                                                 ; |CPU|mux_8_3_1:inst6|outputs~8                                                                      ; out              ;
; |CPU|mux_8_3_1:inst6|outputs~11                                                                ; |CPU|mux_8_3_1:inst6|outputs~11                                                                     ; out              ;
; |CPU|mux_8_3_1:inst6|outputs~12                                                                ; |CPU|mux_8_3_1:inst6|outputs~12                                                                     ; out              ;
; |CPU|mux_8_3_1:inst6|outputs~13                                                                ; |CPU|mux_8_3_1:inst6|outputs~13                                                                     ; out              ;
; |CPU|mux_8_3_1:inst6|outputs~14                                                                ; |CPU|mux_8_3_1:inst6|outputs~14                                                                     ; out              ;
; |CPU|mux_8_3_1:inst6|outputs~15                                                                ; |CPU|mux_8_3_1:inst6|outputs~15                                                                     ; out              ;
; |CPU|mux_8_3_1:inst6|outputs[7]                                                                ; |CPU|mux_8_3_1:inst6|outputs[7]                                                                     ; out              ;
; |CPU|mux_8_3_1:inst6|outputs[6]                                                                ; |CPU|mux_8_3_1:inst6|outputs[6]                                                                     ; out              ;
; |CPU|mux_8_3_1:inst6|outputs[4]                                                                ; |CPU|mux_8_3_1:inst6|outputs[4]                                                                     ; out              ;
; |CPU|cmddecoder:inst2|jc~1                                                                     ; |CPU|cmddecoder:inst2|jc~1                                                                          ; out0             ;
; |CPU|cmddecoder:inst2|jc                                                                       ; |CPU|cmddecoder:inst2|jc                                                                            ; out0             ;
; |CPU|cmddecoder:inst2|halt~4                                                                   ; |CPU|cmddecoder:inst2|halt~4                                                                        ; out0             ;
; |CPU|cmddecoder:inst2|halt                                                                     ; |CPU|cmddecoder:inst2|halt                                                                          ; out0             ;
; |CPU|signal_generate:inst11|ldpc~0                                                             ; |CPU|signal_generate:inst11|ldpc~0                                                                  ; out0             ;
; |CPU|signal_generate:inst11|ldpc~1                                                             ; |CPU|signal_generate:inst11|ldpc~1                                                                  ; out0             ;
; |CPU|signal_generate:inst11|ldpc~2                                                             ; |CPU|signal_generate:inst11|ldpc~2                                                                  ; out0             ;
; |CPU|signal_generate:inst11|inpc~1                                                             ; |CPU|signal_generate:inst11|inpc~1                                                                  ; out0             ;
; |CPU|signal_generate:inst11|dl~2                                                               ; |CPU|signal_generate:inst11|dl~2                                                                    ; out0             ;
; |CPU|general_registers:inst19|Equal0~0                                                         ; |CPU|general_registers:inst19|Equal0~0                                                              ; out0             ;
; |CPU|general_registers:inst19|Equal5~0                                                         ; |CPU|general_registers:inst19|Equal5~0                                                              ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|result_node[5]                                     ; |CPU|program_counter:inst7|lpm_add_sub:Add0|result_node[5]                                          ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|result_node[6]                                     ; |CPU|program_counter:inst7|lpm_add_sub:Add0|result_node[6]                                          ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|result_node[7]                                     ; |CPU|program_counter:inst7|lpm_add_sub:Add0|result_node[7]                                          ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[7]~1                      ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[7]~1                           ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[7]                        ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[7]                             ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[6]                        ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[6]                             ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[5]                        ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[5]                             ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[4]                        ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[4]                             ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]~1                  ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]~1                       ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]~2                  ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]~2                       ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~3                  ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~3                       ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]~4                  ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]~4                       ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                    ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                         ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                    ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                         ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]                    ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]                         ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~5                                       ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~6                                       ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~7                                  ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~7                                       ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~8                                  ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~8                                       ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~9                                  ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~9                                       ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~10                                 ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~10                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~11                                 ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~11                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~12                                 ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~12                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~13                                 ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~13                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~14                                 ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~14                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~18                                 ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~18                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~19                                 ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~19                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~20                                 ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~20                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~21                                 ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~21                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~25                                 ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~25                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~26                                 ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~26                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~27                                 ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~27                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~28                                 ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|_~28                                      ; out0             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]      ; sout             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT ; cout             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]      ; sout             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT ; cout             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]      ; sout             ;
; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; |CPU|program_counter:inst7|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[0]~0                                  ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[0]~0                                       ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[0]                                    ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[0]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[0]~0                              ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[0]~0                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[0]                                ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[0]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~0                                              ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~0                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~1                                              ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~1                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~2                                              ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~2                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~3                                              ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~3                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[9]~1                                  ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[9]~1                                       ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[9]                                    ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|datab_node[9]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[9]~1                              ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|unreg_res_node[9]~1                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~4                                              ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~4                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~13                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~13                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~14                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~14                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~17                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~17                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~18                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~18                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~19                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~19                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~20                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~20                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~21                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~21                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~26                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~26                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~27                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~27                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~28                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~28                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~29                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~29                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~30                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~30                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~35                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~35                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~36                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~36                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~37                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~37                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~38                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~38                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~39                                             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|_~39                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]             ; |CPU|alu:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|datab_node[0]~0                                  ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|datab_node[0]~0                                       ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|datab_node[0]                                    ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|datab_node[0]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[0]~0                              ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[0]~0                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[0]                                ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|unreg_res_node[0]                                     ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~0                                              ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~0                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~1                                              ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~1                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~2                                              ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~2                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~3                                              ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~3                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|datab_node[8]~1                                  ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|datab_node[8]~1                                       ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~12                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~12                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~15                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~15                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~16                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~16                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~17                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~17                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~18                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~18                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~19                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~19                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~23                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~23                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~24                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~24                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~25                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~25                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~26                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~26                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~27                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~27                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~31                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~31                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~32                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~32                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~33                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~33                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~34                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~34                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~35                                             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|_~35                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]             ; |CPU|alu:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT             ; cout             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                                  ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                                       ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|datab_node[0]                                    ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|datab_node[0]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~1                                              ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~1                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~2                                              ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~2                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|datab_node[8]~1                                  ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|datab_node[8]~1                                       ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|datab_node[8]                                    ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|datab_node[8]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|datab_node[4]                                    ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|datab_node[4]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|datab_node[2]                                    ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|datab_node[2]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|datab_node[1]                                    ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|datab_node[1]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[8]~1                              ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|unreg_res_node[8]~1                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~4                                              ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~4                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~12                                             ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~12                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~16                                             ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~16                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~18                                             ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~18                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~19                                             ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~19                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~20                                             ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~20                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~28                                             ; |CPU|alu:inst1|lpm_add_sub:Add1|addcore:adder|_~28                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                                  ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                                       ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|datab_node[0]                                    ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|datab_node[0]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~1                                              ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~1                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~2                                              ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~2                                                   ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|datab_node[7]~1                                  ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|datab_node[7]~1                                       ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|datab_node[4]                                    ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|datab_node[4]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|datab_node[2]                                    ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|datab_node[2]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|datab_node[1]                                    ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|datab_node[1]                                         ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~14                                             ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~14                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~16                                             ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~16                                                  ; out0             ;
; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~17                                             ; |CPU|alu:inst1|lpm_add_sub:Add0|addcore:adder|_~17                                                  ; out0             ;
+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Jan 02 13:54:22 2021
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off CPU -c CPU
Info: Using vector source file "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/CPU.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      72.48 %
Info: Number of transitions in simulation is 6046
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 166 megabytes
    Info: Processing ended: Sat Jan 02 13:54:22 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


