Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: Sistema.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Sistema.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Sistema"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Sistema
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/Sistema is now defined in a different file.  It was defined in "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/Sistema.vhd", and is now defined in "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/Sistema.vhd".
WARNING:HDLParsers:3607 - Unit work/Sistema/Behavioral is now defined in a different file.  It was defined in "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/Sistema.vhd", and is now defined in "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/Sistema.vhd".
WARNING:HDLParsers:3607 - Unit work/Antirebote is now defined in a different file.  It was defined in "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/Antirebote.vhd", and is now defined in "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/Antirebote.vhd".
WARNING:HDLParsers:3607 - Unit work/Antirebote/Behavioral is now defined in a different file.  It was defined in "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/Antirebote.vhd", and is now defined in "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/Antirebote.vhd".
WARNING:HDLParsers:3607 - Unit work/Blinker is now defined in a different file.  It was defined in "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/Blinker.vhd", and is now defined in "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/Blinker.vhd".
WARNING:HDLParsers:3607 - Unit work/Blinker/Behavioral is now defined in a different file.  It was defined in "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/Blinker.vhd", and is now defined in "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/Blinker.vhd".
WARNING:HDLParsers:3607 - Unit work/Buffer_LCD is now defined in a different file.  It was defined in "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/Buffer_LCD.vhd", and is now defined in "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/Buffer_LCD.vhd".
WARNING:HDLParsers:3607 - Unit work/Buffer_LCD/Behavioral is now defined in a different file.  It was defined in "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/Buffer_LCD.vhd", and is now defined in "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/Buffer_LCD.vhd".
WARNING:HDLParsers:3607 - Unit work/divisor_de_frec is now defined in a different file.  It was defined in "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/divisor_de_frec.vhd", and is now defined in "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/divisor_de_frec.vhd".
WARNING:HDLParsers:3607 - Unit work/divisor_de_frec/Behavioral is now defined in a different file.  It was defined in "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/divisor_de_frec.vhd", and is now defined in "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/divisor_de_frec.vhd".
WARNING:HDLParsers:3607 - Unit work/InterruptMEF is now defined in a different file.  It was defined in "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/InterruptMEF.vhd", and is now defined in "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/InterruptMEF.vhd".
WARNING:HDLParsers:3607 - Unit work/InterruptMEF/Behavioral is now defined in a different file.  It was defined in "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/InterruptMEF.vhd", and is now defined in "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/InterruptMEF.vhd".
WARNING:HDLParsers:3607 - Unit work/kcpsm3 is now defined in a different file.  It was defined in "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd", and is now defined in "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd".
WARNING:HDLParsers:3607 - Unit work/kcpsm3/low_level_definition is now defined in a different file.  It was defined in "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd", and is now defined in "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd".
WARNING:HDLParsers:3607 - Unit work/Salida_LCD is now defined in a different file.  It was defined in "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/Salida_LCD.vhd", and is now defined in "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/Salida_LCD.vhd".
WARNING:HDLParsers:3607 - Unit work/Salida_LCD/Behavioral is now defined in a different file.  It was defined in "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/Salida_LCD.vhd", and is now defined in "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/Salida_LCD.vhd".
WARNING:HDLParsers:3607 - Unit work/Salida_LCD_O is now defined in a different file.  It was defined in "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/Salida_LCD_O.vhd", and is now defined in "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/Salida_LCD_O.vhd".
WARNING:HDLParsers:3607 - Unit work/Salida_LCD_O/Behavioral is now defined in a different file.  It was defined in "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/Salida_LCD_O.vhd", and is now defined in "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/Salida_LCD_O.vhd".
WARNING:HDLParsers:3607 - Unit work/uart_rx is now defined in a different file.  It was defined in "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/uart_rx.vhd", and is now defined in "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/uart_rx.vhd".
WARNING:HDLParsers:3607 - Unit work/uart_rx/macro_level_definition is now defined in a different file.  It was defined in "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/uart_rx.vhd", and is now defined in "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/uart_rx.vhd".
WARNING:HDLParsers:3607 - Unit work/bbfifo_16x8 is now defined in a different file.  It was defined in "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/bbfifo_16x8.vhd", and is now defined in "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/bbfifo_16x8.vhd".
WARNING:HDLParsers:3607 - Unit work/bbfifo_16x8/low_level_definition is now defined in a different file.  It was defined in "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/bbfifo_16x8.vhd", and is now defined in "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/bbfifo_16x8.vhd".
WARNING:HDLParsers:3607 - Unit work/kcuart_rx is now defined in a different file.  It was defined in "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/kcuart_rx.vhd", and is now defined in "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcuart_rx.vhd".
WARNING:HDLParsers:3607 - Unit work/kcuart_rx/low_level_definition is now defined in a different file.  It was defined in "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/kcuart_rx.vhd", and is now defined in "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcuart_rx.vhd".
Compiling vhdl file "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcuart_rx.vhd" in Library work.
Architecture low_level_definition of Entity kcuart_rx is up to date.
Compiling vhdl file "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/bbfifo_16x8.vhd" in Library work.
Architecture low_level_definition of Entity bbfifo_16x8 is up to date.
Compiling vhdl file "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/Antirebote.vhd" in Library work.
Architecture behavioral of Entity antirebote is up to date.
Compiling vhdl file "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/Blinker.vhd" in Library work.
Architecture behavioral of Entity blinker is up to date.
Compiling vhdl file "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/divisor_de_frec.vhd" in Library work.
Architecture behavioral of Entity divisor_de_frec is up to date.
Compiling vhdl file "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/uart_rx.vhd" in Library work.
Architecture macro_level_definition of Entity uart_rx is up to date.
Compiling vhdl file "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/InterruptMEF.vhd" in Library work.
Architecture behavioral of Entity interruptmef is up to date.
Compiling vhdl file "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" in Library work.
Architecture low_level_definition of Entity kcpsm3 is up to date.
Compiling vhdl file "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/Salida_LCD.vhd" in Library work.
Architecture behavioral of Entity salida_lcd is up to date.
Compiling vhdl file "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/Salida_LCD_O.vhd" in Library work.
Architecture behavioral of Entity salida_lcd_o is up to date.
Compiling vhdl file "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/Buffer_LCD.vhd" in Library work.
Architecture behavioral of Entity buffer_lcd is up to date.
Compiling vhdl file "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/Sistema.vhd" in Library work.
Architecture behavioral of Entity sistema is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Sistema> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Antirebote> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Blinker> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <divisor_de_frec> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <uart_rx> in library <work> (architecture <macro_level_definition>).

Analyzing hierarchy for entity <InterruptMEF> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <kcpsm3> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <memoria> in library <work> (architecture <mix>).

Analyzing hierarchy for entity <Salida_LCD> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Salida_LCD_O> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Buffer_LCD> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <kcuart_rx> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <bbfifo_16x8> in library <work> (architecture <low_level_definition>).

WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 289: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 1200: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 452: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 483: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 606: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 614: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 381: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 423: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 525: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 597: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 682: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 1109: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 1136: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 1220: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 1269: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcuart_rx.vhd" line 254: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/bbfifo_16x8.vhd" line 257: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 332: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 371: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 403: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 413: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 432: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 442: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 468: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 493: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 554: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 587: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 794: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 871: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 886: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 937: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 956: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 1244: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 1301: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 1311: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 1327: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 1415: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 1448: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcuart_rx.vhd" line 236: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/bbfifo_16x8.vhd" line 158: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/bbfifo_16x8.vhd" line 239: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 828: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 1368: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd" line 906: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INITP_00> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INITP_01> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INITP_02> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INITP_03> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INITP_04> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INITP_05> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INITP_06> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INITP_07> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_00> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_01> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_02> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_03> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_04> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_05> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_06> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_07> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_08> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_09> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_0A> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_0B> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_0C> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_0D> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_0E> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_0F> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_10> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_11> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_12> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_13> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_14> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_15> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_16> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_17> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_18> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_19> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_1A> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_1B> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_1C> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_1D> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_1E> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_1F> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_20> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_21> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_22> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_23> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_24> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_25> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_26> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_27> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_28> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_29> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_2A> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_2B> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_2C> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_2D> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_2E> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_2F> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_30> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_31> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_32> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_33> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_34> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_35> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_36> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_37> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_38> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_39> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_3A> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_3B> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_3C> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_3D> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_3E> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd" line 235: generic/parameter on instance <INIT_3F> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2591 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcuart_rx.vhd" line 141: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Sistema> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/Sistema.vhd" line 184: Unconnected output port 'buffer_full' of component 'uart_rx'.
WARNING:Xst:753 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/Sistema.vhd" line 184: Unconnected output port 'buffer_half_full' of component 'uart_rx'.
WARNING:Xst:753 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/Sistema.vhd" line 241: Unconnected output port 'reset' of component 'memoria'.
Entity <Sistema> analyzed. Unit <Sistema> generated.

Analyzing Entity <Antirebote> in library <work> (Architecture <behavioral>).
Entity <Antirebote> analyzed. Unit <Antirebote> generated.

Analyzing Entity <Blinker> in library <work> (Architecture <behavioral>).
Entity <Blinker> analyzed. Unit <Blinker> generated.

Analyzing Entity <divisor_de_frec> in library <work> (Architecture <behavioral>).
Entity <divisor_de_frec> analyzed. Unit <divisor_de_frec> generated.

Analyzing Entity <uart_rx> in library <work> (Architecture <macro_level_definition>).
Entity <uart_rx> analyzed. Unit <uart_rx> generated.

Analyzing Entity <kcuart_rx> in library <work> (Architecture <low_level_definition>).
    Set user-defined property "INIT =  0" for instance <sync_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <stop_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[0].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[0].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[1].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[1].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[2].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[2].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[3].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[3].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[4].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[4].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[5].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[5].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[6].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[6].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[7].msb.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[7].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <start_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <start_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <edge_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <edge_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0040" for instance <valid_lut> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  54" for instance <purge_lut> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <purge_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[0].lsb.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[0].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[1].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[1].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[2].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[2].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[3].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[3].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[4].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[4].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[5].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[5].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[6].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[6].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[7].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[7].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[8].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[8].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  8" for instance <strobe_lut> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <strobe_reg> in unit <kcuart_rx>.
Entity <kcuart_rx> analyzed. Unit <kcuart_rx> generated.

Analyzing Entity <bbfifo_16x8> in library <work> (Architecture <low_level_definition>).
    Set user-defined property "INIT =  0000" for instance <data_width_loop[0].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[1].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[2].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[3].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[4].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[5].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[6].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[7].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[0].register_bit> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  6606" for instance <count_width_loop[0].count_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[1].register_bit> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  6606" for instance <count_width_loop[1].count_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[2].register_bit> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  6606" for instance <count_width_loop[2].count_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[3].register_bit> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  6606" for instance <count_width_loop[3].count_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0001" for instance <zero_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  8000" for instance <full_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  BFA0" for instance <dp_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0" for instance <dp_flop> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  C4" for instance <valid_lut> in unit <bbfifo_16x8>.
Entity <bbfifo_16x8> analyzed. Unit <bbfifo_16x8> generated.

Analyzing Entity <InterruptMEF> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/InterruptMEF.vhd" line 72: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <reg>
Entity <InterruptMEF> analyzed. Unit <InterruptMEF> generated.

Analyzing Entity <kcpsm3> in library <work> (Architecture <low_level_definition>).
    Set user-defined property "INIT =  1" for instance <t_state_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <toggle_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  1" for instance <reset_flop1> in unit <kcpsm3>.
    Set user-defined property "INIT =  1" for instance <reset_flop2> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <int_capture_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0080" for instance <int_pulse_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <int_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <ack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shadow_carry_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shadow_zero_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  EAAA" for instance <int_update_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  04" for instance <int_value_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <int_enable_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  7400" for instance <move_group_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  5A3C" for instance <condition_met_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  2F" for instance <normal_count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  1000" for instance <call_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  5400" for instance <push_pop_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  D" for instance <valid_move_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  41FC" for instance <flag_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <flag_write_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  8" for instance <flag_enable_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0001" for instance <low_zero_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0001" for instance <high_zero_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  3F" for instance <sel_shadow_zero_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <zero_flag_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6996" for instance <low_parity_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  6996" for instance <high_parity_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  F3FF" for instance <sel_parity_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  F3" for instance <sel_arith_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  C" for instance <sel_shift_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  3" for instance <sel_shadow_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <carry_flag_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[0].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[0].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[0].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[1].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[1].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[1].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[2].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[2].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[2].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[3].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[3].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[3].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[4].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[4].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[4].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[5].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[5].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[5].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[6].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[6].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[6].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[7].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[7].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[7].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[8].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[8].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[8].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[9].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[9].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[9].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0145" for instance <register_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <register_write_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  8" for instance <register_enable_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[0].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[0].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[1].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[1].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[2].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[2].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[3].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[3].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[4].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[4].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[5].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[5].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[6].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[6].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[7].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[7].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0400" for instance <memory_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <memory_write_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  8000" for instance <memory_enable_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[0].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[0].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[1].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[1].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[2].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[2].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[3].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[3].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[4].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[4].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[5].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[5].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[6].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[6].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[7].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[7].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  FFE2" for instance <sel_logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[0].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[0].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[1].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[1].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[2].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[2].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[3].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[3].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[4].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[4].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[5].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[5].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[6].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[6].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[7].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[7].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <high_shift_in_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <low_shift_in_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pipeline_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[0].lsb_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[0].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[1].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[1].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[2].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[2].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[3].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[3].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[4].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[4].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[5].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[5].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[6].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[6].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[7].msb_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[7].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  1F" for instance <sel_arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  6C" for instance <arith_loop[0].lsb_arith.arith_carry_in_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[0].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[0].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[1].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[1].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[2].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[2].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[3].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[3].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[4].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[4].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[5].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[5].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[6].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[6].arith_flop> in unit <kcpsm3>.
WARNING:Xst:1961 - The length of the hex value for the attribute INIT on instance arith_loop[7].msb_arith.arith_carry_out_lut should be 2 bits long. The current value set is 4 bits long.  Value has been truncated
    Set user-defined property "INIT =  2" for instance <arith_loop[7].msb_arith.arith_carry_out_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[7].msb_arith.arith_carry_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[7].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[7].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0002" for instance <input_fetch_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <sel_group_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[0].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[0].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[1].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[1].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[2].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[2].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[3].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[3].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[4].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[4].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[5].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[5].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[6].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[6].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[7].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[7].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0010" for instance <io_decode_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  4000" for instance <write_active_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <write_strobe_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0100" for instance <read_active_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <read_strobe_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[0].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[0].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[1].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[1].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[2].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[2].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[3].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[3].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[4].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[4].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[5].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[5].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[6].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[6].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[7].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[7].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[8].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[8].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[9].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[9].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[0].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  6555" for instance <stack_count_loop[0].lsb_stack_count.count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[1].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <stack_count_loop[1].mid_stack_count.count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[2].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <stack_count_loop[2].mid_stack_count.count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[3].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <stack_count_loop[3].mid_stack_count.count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[4].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <stack_count_loop[4].msb_stack_count.count_lut> in unit <kcpsm3>.
Entity <kcpsm3> analyzed. Unit <kcpsm3> generated.

Analyzing Entity <memoria> in library <work> (Architecture <mix>).
    Set user-defined property "INITP_00 =  A3E028FAA3C0B8A38B72DCB72D2CCCB3332CCCCB33333333FC3FF0FFC3FF0F38" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INITP_01 =  00000000003DD3F734003E37E37E3E374378D0D8DDD02C2C37F3333CFFF3A3EA" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INITP_07 =  C000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_00 =  009D0510FCC0008840A7C0010021009D0510FCC00088C001F6600005C6010603" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_01 =  C0010044009D0510FCC0008840A7C001003B009D0510FCC0008840A7C0010032" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_02 =  056F00770564007705690077056E0077056500770574007705650077054440A7" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_03 =  05620077057500770553A000007705610077056A0077056100770542A0000077" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_04 =  0128A000544CC001000BA000007705530077054400770546A000007705650077" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_05 =  C440E401A000545AC30100540314A0005455C201004F0219A0005450C101004B" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_06 =  040604071450004B0064C408A4F01450A000005EC440A4F8A000C440E401004B" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_07 =  040704071450004B005EC440C40CA4F01450A000C44004F0004F006404060406" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_08 =  004F0064005400640059006404300059A000C44004F0004F005EC44004060406" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_09 =  A50F50A3251000540054006805010068050C0068050600680528004F00640420" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_0A =  50A74D0854B2480854A74D10AD181D704700A0000068C5C0A50FA0000068C580" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_0B =  4808A718470054A746020005C601060354B24708A718470054BB4601C6010601" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_0C =  000CC601060154EA4D1040A7000CC601060140A70005C601060354BB471050C7" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_0D =  080854E14B04AB04AE0F1B70A7071E70470040EA0013C601060254EA4D0840EA" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_0E =  00000000000000000000800150D1470250CB4701080040EA000554E54E08001A" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_3F =  40D7000000000000000000000000000000000000000000000000000000000000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_A =  000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "INIT_B =  00000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "SRVAL_A =  000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "SRVAL_B =  00000" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <I18.bram> in unit <memoria>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <I18.bram> in unit <memoria>.
Entity <memoria> analyzed. Unit <memoria> generated.

Analyzing Entity <Salida_LCD> in library <work> (Architecture <behavioral>).
Entity <Salida_LCD> analyzed. Unit <Salida_LCD> generated.

Analyzing Entity <Salida_LCD_O> in library <work> (Architecture <behavioral>).
Entity <Salida_LCD_O> analyzed. Unit <Salida_LCD_O> generated.

Analyzing Entity <Buffer_LCD> in library <work> (Architecture <behavioral>).
Entity <Buffer_LCD> analyzed. Unit <Buffer_LCD> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Antirebote>.
    Related source file is "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/Antirebote.vhd".
    Found finite state machine <FSM_0> for signal <actual>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit up counter for signal <cuenta>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
Unit <Antirebote> synthesized.


Synthesizing Unit <Blinker>.
    Related source file is "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/Blinker.vhd".
    Found 8-bit register for signal <Led>.
    Found 32-bit register for signal <cuenta>.
    Found 32-bit adder for signal <cuenta$share0000> created at line 64.
    Found 1-bit register for signal <frec>.
    Found 2-bit register for signal <latch1>.
    Summary:
	inferred  43 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Blinker> synthesized.


Synthesizing Unit <divisor_de_frec>.
    Related source file is "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/divisor_de_frec.vhd".
    Found 1-bit register for signal <clk_4800>.
    Found 11-bit up counter for signal <cuenta>.
    Found 16-bit comparator less for signal <cuenta$cmp_lt0000> created at line 26.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <divisor_de_frec> synthesized.


Synthesizing Unit <InterruptMEF>.
    Related source file is "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/InterruptMEF.vhd".
    Found finite state machine <FSM_1> for signal <actual>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s1                                             |
    | Power Up State     | s1                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <Output>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <int>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit register for signal <latch>.
    Found 8-bit register for signal <reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  16 D-type flip-flop(s).
Unit <InterruptMEF> synthesized.


Synthesizing Unit <Salida_LCD>.
    Related source file is "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/Salida_LCD.vhd".
    Found 8-bit register for signal <Sal>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Salida_LCD> synthesized.


Synthesizing Unit <Salida_LCD_O>.
    Related source file is "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/Salida_LCD_O.vhd".
Unit <Salida_LCD_O> synthesized.


Synthesizing Unit <Buffer_LCD>.
    Related source file is "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/Buffer_LCD.vhd".
WARNING:Xst:647 - Input <EntBuff<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit tristate buffer for signal <LCD_IO>.
    Summary:
	inferred   4 Tristate(s).
Unit <Buffer_LCD> synthesized.


Synthesizing Unit <kcpsm3>.
    Related source file is "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcpsm3.vhd".
Unit <kcpsm3> synthesized.


Synthesizing Unit <memoria>.
    Related source file is "E:/Agus/Facultad/DDA/DDA_TP2_Ejer3/TP2DDA_eje3/aplicacion.vhd".
WARNING:Xst:1305 - Output <reset> is never assigned. Tied to value 0.
Unit <memoria> synthesized.


Synthesizing Unit <kcuart_rx>.
    Related source file is "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/kcuart_rx.vhd".
Unit <kcuart_rx> synthesized.


Synthesizing Unit <bbfifo_16x8>.
    Related source file is "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/bbfifo_16x8.vhd".
Unit <bbfifo_16x8> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/uart_rx.vhd".
Unit <uart_rx> synthesized.


Synthesizing Unit <Sistema>.
    Related source file is "D:/documentos/GitHub/DDA_TP2_Ejer3/TP2DDA_eje3/Sistema.vhd".
WARNING:Xst:653 - Signal <read_buf> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <portID<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <portID<5:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Sistema> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 2
 11-bit up counter                                     : 1
 16-bit up counter                                     : 1
# Registers                                            : 8
 1-bit register                                        : 2
 2-bit register                                        : 1
 32-bit register                                       : 1
 8-bit register                                        : 4
# Latches                                              : 2
 1-bit latch                                           : 1
 8-bit latch                                           : 1
# Comparators                                          : 1
 16-bit comparator less                                : 1
# Tristates                                            : 1
 4-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <GestorDeInterrup/actual/FSM> on signal <actual[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 s1    | 0000001
 s2    | 0000100
 s3    | 0001000
 s4    | 0010000
 s5    | 0000010
 s6    | 0100000
 s7    | 1000000
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Anti_Rebote/actual/FSM> on signal <actual[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s0    | 000
 s1    | 001
 s2    | 011
 s3    | 010
 s4    | 110
 s5    | 111
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 2
 11-bit up counter                                     : 1
 16-bit up counter                                     : 1
# Registers                                            : 173
 Flip-Flops                                            : 173
# Latches                                              : 2
 1-bit latch                                           : 1
 8-bit latch                                           : 1
# Comparators                                          : 1
 16-bit comparator less                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Sistema> ...

Optimizing unit <Blinker> ...

Optimizing unit <Salida_LCD> ...

Optimizing unit <kcpsm3> ...

Optimizing unit <kcuart_rx> ...

Optimizing unit <bbfifo_16x8> ...

Optimizing unit <InterruptMEF> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Sistema, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 210
 Flip-Flops                                            : 210

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Sistema.ngr
Top Level Output File Name         : Sistema
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 545
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 51
#      LUT2                        : 61
#      LUT3                        : 106
#      LUT4                        : 81
#      MUXCY                       : 114
#      MUXF5                       : 19
#      VCC                         : 1
#      XORCY                       : 100
# FlipFlops/Latches                : 219
#      FD                          : 27
#      FDC                         : 20
#      FDCE                        : 66
#      FDE                         : 41
#      FDP                         : 1
#      FDR                         : 31
#      FDRE                        : 12
#      FDRSE                       : 10
#      FDS                         : 2
#      LD                          : 9
# RAMS                             : 27
#      RAM16X1D                    : 8
#      RAM32X1S                    : 10
#      RAM64X1S                    : 8
#      RAMB16_S9_S18               : 1
# Shift Registers                  : 27
#      SRL16E                      : 27
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 4
#      OBUF                        : 14
#      OBUFT                       : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      219  out of   4656     4%  
 Number of Slice Flip Flops:            219  out of   9312     2%  
 Number of 4 input LUTs:                405  out of   9312     4%  
    Number used as logic:               310
    Number used as Shift registers:      27
    Number used as RAMs:                 68
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    232     9%  
 Number of BRAMs:                         1  out of     20     5%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------+-----------------------------------+-------+
Clock Signal                                                     | Clock buffer(FF name)             | Load  |
-----------------------------------------------------------------+-----------------------------------+-------+
clk                                                              | BUFGP                             | 264   |
GestorDeInterrup/Output_or0000(GestorDeInterrup/Output_or00001:O)| NONE(*)(GestorDeInterrup/Output_7)| 8     |
GestorDeInterrup/int_or0000(GestorDeInterrup/int_or0000:O)       | NONE(*)(GestorDeInterrup/int)     | 1     |
-----------------------------------------------------------------+-----------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Reset                              | IBUF                   | 87    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.959ns (Maximum Frequency: 100.415MHz)
   Minimum input arrival time before clock: 4.827ns
   Maximum output required time after clock: 5.776ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.959ns (frequency: 100.415MHz)
  Total number of paths / destination ports: 7544 / 654
-------------------------------------------------------------------------
Delay:               9.959ns (Levels of Logic = 13)
  Source:            mem/I18.bram (RAM)
  Destination:       picoblaze/pc_loop[9].register_bit (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: mem/I18.bram to picoblaze/pc_loop[9].register_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S9_S18:CLKB->DOB14   27   2.800   1.436  mem/I18.bram (instruccion<14>)
     LUT4:I0->O            1   0.704   0.455  picoblaze/move_group_lut (picoblaze/move_group)
     LUT3:I2->O           11   0.704   1.108  picoblaze/normal_count_lut (picoblaze/normal_count)
     LUT3:I0->O            1   0.704   0.000  picoblaze/pc_loop[0].value_select_mux (picoblaze/pc_value<0>)
     MUXCY:S->O            1   0.464   0.000  picoblaze/pc_loop[0].pc_lsb_carry.pc_value_muxcy (picoblaze/pc_value_carry<0>)
     MUXCY:CI->O           1   0.059   0.000  picoblaze/pc_loop[1].pc_mid_carry.pc_value_muxcy (picoblaze/pc_value_carry<1>)
     MUXCY:CI->O           1   0.059   0.000  picoblaze/pc_loop[2].pc_mid_carry.pc_value_muxcy (picoblaze/pc_value_carry<2>)
     MUXCY:CI->O           1   0.059   0.000  picoblaze/pc_loop[3].pc_mid_carry.pc_value_muxcy (picoblaze/pc_value_carry<3>)
     MUXCY:CI->O           1   0.059   0.000  picoblaze/pc_loop[4].pc_mid_carry.pc_value_muxcy (picoblaze/pc_value_carry<4>)
     MUXCY:CI->O           1   0.059   0.000  picoblaze/pc_loop[5].pc_mid_carry.pc_value_muxcy (picoblaze/pc_value_carry<5>)
     MUXCY:CI->O           1   0.059   0.000  picoblaze/pc_loop[6].pc_mid_carry.pc_value_muxcy (picoblaze/pc_value_carry<6>)
     MUXCY:CI->O           1   0.059   0.000  picoblaze/pc_loop[7].pc_mid_carry.pc_value_muxcy (picoblaze/pc_value_carry<7>)
     MUXCY:CI->O           0   0.059   0.000  picoblaze/pc_loop[8].pc_mid_carry.pc_value_muxcy (picoblaze/pc_value_carry<8>)
     XORCY:CI->O           1   0.804   0.000  picoblaze/pc_loop[9].pc_msb_carry.pc_value_xor (picoblaze/inc_pc_value<9>)
     FDRSE:D                   0.308          picoblaze/pc_loop[9].register_bit
    ----------------------------------------
    Total                      9.959ns (6.960ns logic, 2.999ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 44 / 36
-------------------------------------------------------------------------
Offset:              4.827ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Div_frec/clk_4800 (FF)
  Destination Clock: clk rising

  Data Path: Reset to Div_frec/clk_4800
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            95   1.218   1.282  Reset_IBUF (Reset_IBUF)
     INV:I->O             18   0.704   1.068  GestorDeInterrup/Reset_inv1_INV_0 (Blink/reset_inv)
     FDE:CE                    0.555          Blink/Led_0
    ----------------------------------------
    Total                      4.827ns (2.477ns logic, 2.350ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 24 / 15
-------------------------------------------------------------------------
Offset:              5.776ns (Levels of Logic = 2)
  Source:            sal_LCD/Sal_1 (FF)
  Destination:       LCD_IO<3> (PAD)
  Source Clock:      clk rising

  Data Path: sal_LCD/Sal_1 to LCD_IO<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.622  sal_LCD/Sal_1 (sal_LCD/Sal_1)
     LUT2:I0->O            4   0.704   0.587  Buff_LCD/LCD_IO_and0000_inv1 (Buff_LCD/LCD_IO_and0000_inv)
     OBUFT:T->O                3.272          LCD_IO_3_OBUFT (LCD_IO<3>)
    ----------------------------------------
    Total                      5.776ns (4.567ns logic, 1.209ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.39 secs
 
--> 

Total memory usage is 317048 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  153 (   0 filtered)
Number of infos    :    4 (   0 filtered)

