
SPI_Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005bf0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000016c  08005d90  08005d90  00006d90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005efc  08005efc  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005efc  08005efc  00006efc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f04  08005f04  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f04  08005f04  00006f04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005f08  08005f08  00006f08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005f0c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000042c4  20000068  08005f74  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000432c  08005f74  0000732c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bfe1  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000045b8  00000000  00000000  00023079  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001848  00000000  00000000  00027638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012d1  00000000  00000000  00028e80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b512  00000000  00000000  0002a151  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f647  00000000  00000000  00045663  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d8b5  00000000  00000000  00064caa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010255f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006be4  00000000  00000000  001025a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  00109188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005d78 	.word	0x08005d78

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08005d78 	.word	0x08005d78

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <vApplicationGetIdleTaskMemory>:

/* GetIdleTaskMemory 함수들 (생략 가능하나 유지) */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	4a07      	ldr	r2, [pc, #28]	@ (80005d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	4a06      	ldr	r2, [pc, #24]	@ (80005dc <vApplicationGetIdleTaskMemory+0x30>)
 80005c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	2280      	movs	r2, #128	@ 0x80
 80005c8:	601a      	str	r2, [r3, #0]
}
 80005ca:	bf00      	nop
 80005cc:	3714      	adds	r7, #20
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	20000084 	.word	0x20000084
 80005dc:	20000124 	.word	0x20000124

080005e0 <MX_FREERTOS_Init>:

void MX_FREERTOS_Init(void) {}
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
 80005e4:	bf00      	nop
 80005e6:	46bd      	mov	sp, r7
 80005e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ec:	4770      	bx	lr

080005ee <StartDefaultTask>:

/* 다른 태스크들은 현재 사용 안 함 */
void StartDefaultTask(void const * argument) { for(;;) { osDelay(1); } }
 80005ee:	b580      	push	{r7, lr}
 80005f0:	b082      	sub	sp, #8
 80005f2:	af00      	add	r7, sp, #0
 80005f4:	6078      	str	r0, [r7, #4]
 80005f6:	2001      	movs	r0, #1
 80005f8:	f002 ffe7 	bl	80035ca <osDelay>
 80005fc:	e7fb      	b.n	80005f6 <StartDefaultTask+0x8>

080005fe <Listener>:
void Listener(void const * argument) { for(;;) { osDelay(1000); } }
 80005fe:	b580      	push	{r7, lr}
 8000600:	b082      	sub	sp, #8
 8000602:	af00      	add	r7, sp, #0
 8000604:	6078      	str	r0, [r7, #4]
 8000606:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800060a:	f002 ffde 	bl	80035ca <osDelay>
 800060e:	e7fa      	b.n	8000606 <Listener+0x8>

08000610 <Controller>:
void Controller(void const * argument) { for(;;) { osDelay(1000); } }
 8000610:	b580      	push	{r7, lr}
 8000612:	b082      	sub	sp, #8
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
 8000618:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800061c:	f002 ffd5 	bl	80035ca <osDelay>
 8000620:	e7fa      	b.n	8000618 <Controller+0x8>
	...

08000624 <Presenter>:

/**
* @brief Presenter_Task: 폴링 방식으로 32비트 데이터 검증
*/
void Presenter(void const * argument)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
  /* 초기화 */
  Model_SPITest_Init(&g_spi_test_model);
 800062c:	4814      	ldr	r0, [pc, #80]	@ (8000680 <Presenter+0x5c>)
 800062e:	f000 fce7 	bl	8001000 <Model_SPITest_Init>
  Listener_SPITest_Init();
 8000632:	f000 fca7 	bl	8000f84 <Listener_SPITest_Init>

  osDelay(500);
 8000636:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800063a:	f002 ffc6 	bl	80035ca <osDelay>
  printf("finish___");
 800063e:	4811      	ldr	r0, [pc, #68]	@ (8000684 <Presenter+0x60>)
 8000640:	f004 fc72 	bl	8004f28 <iprintf>
  printf("\r\n--- SPI Polling Mode (8-bit Fix) ---\r\n");
 8000644:	4810      	ldr	r0, [pc, #64]	@ (8000688 <Presenter+0x64>)
 8000646:	f004 fcd7 	bl	8004ff8 <puts>

  for(;;)
  {
    /* 1. SPI 데이터 요청 (여기서 CS Low -> 32clk -> CS High 발생) */
    Listener_SPITest_RequestData();
 800064a:	f000 fca7 	bl	8000f9c <Listener_SPITest_RequestData>

    /* 2. 모델 업데이트 */
    Presenter_SPITest_SyncData(&g_spi_test_model);
 800064e:	480c      	ldr	r0, [pc, #48]	@ (8000680 <Presenter+0x5c>)
 8000650:	f000 fce4 	bl	800101c <Presenter_SPITest_SyncData>

    /* 3. PC 터미널로 출력 */
    // Raw 값이 0x00000000이 아닌 값이 나와야 성공!
    printf("[SPI] Raw: 0x%08lX | X: %lu | Y: %lu\r\n",
 8000654:	4b0a      	ldr	r3, [pc, #40]	@ (8000680 <Presenter+0x5c>)
 8000656:	6819      	ldr	r1, [r3, #0]
           g_spi_test_model.rx_packet.raw,
           g_spi_test_model.rx_packet.fields.x_pos,
 8000658:	4b09      	ldr	r3, [pc, #36]	@ (8000680 <Presenter+0x5c>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	f3c3 230b 	ubfx	r3, r3, #8, #12
 8000660:	b29b      	uxth	r3, r3
    printf("[SPI] Raw: 0x%08lX | X: %lu | Y: %lu\r\n",
 8000662:	461a      	mov	r2, r3
           g_spi_test_model.rx_packet.fields.y_pos);
 8000664:	4b06      	ldr	r3, [pc, #24]	@ (8000680 <Presenter+0x5c>)
 8000666:	885b      	ldrh	r3, [r3, #2]
 8000668:	f3c3 130b 	ubfx	r3, r3, #4, #12
 800066c:	b29b      	uxth	r3, r3
    printf("[SPI] Raw: 0x%08lX | X: %lu | Y: %lu\r\n",
 800066e:	4807      	ldr	r0, [pc, #28]	@ (800068c <Presenter+0x68>)
 8000670:	f004 fc5a 	bl	8004f28 <iprintf>

    osDelay(200); // 0.2초마다 반복
 8000674:	20c8      	movs	r0, #200	@ 0xc8
 8000676:	f002 ffa8 	bl	80035ca <osDelay>
    Listener_SPITest_RequestData();
 800067a:	bf00      	nop
 800067c:	e7e5      	b.n	800064a <Presenter+0x26>
 800067e:	bf00      	nop
 8000680:	20000388 	.word	0x20000388
 8000684:	08005d90 	.word	0x08005d90
 8000688:	08005d9c 	.word	0x08005d9c
 800068c:	08005dc4 	.word	0x08005dc4

08000690 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b08a      	sub	sp, #40	@ 0x28
 8000694:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000696:	f107 0314 	add.w	r3, r7, #20
 800069a:	2200      	movs	r2, #0
 800069c:	601a      	str	r2, [r3, #0]
 800069e:	605a      	str	r2, [r3, #4]
 80006a0:	609a      	str	r2, [r3, #8]
 80006a2:	60da      	str	r2, [r3, #12]
 80006a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006a6:	2300      	movs	r3, #0
 80006a8:	613b      	str	r3, [r7, #16]
 80006aa:	4b2e      	ldr	r3, [pc, #184]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ae:	4a2d      	ldr	r2, [pc, #180]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80006b6:	4b2b      	ldr	r3, [pc, #172]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006be:	613b      	str	r3, [r7, #16]
 80006c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006c2:	2300      	movs	r3, #0
 80006c4:	60fb      	str	r3, [r7, #12]
 80006c6:	4b27      	ldr	r3, [pc, #156]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ca:	4a26      	ldr	r2, [pc, #152]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006cc:	f043 0301 	orr.w	r3, r3, #1
 80006d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006d2:	4b24      	ldr	r3, [pc, #144]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d6:	f003 0301 	and.w	r3, r3, #1
 80006da:	60fb      	str	r3, [r7, #12]
 80006dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006de:	2300      	movs	r3, #0
 80006e0:	60bb      	str	r3, [r7, #8]
 80006e2:	4b20      	ldr	r3, [pc, #128]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e6:	4a1f      	ldr	r2, [pc, #124]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006e8:	f043 0304 	orr.w	r3, r3, #4
 80006ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ee:	4b1d      	ldr	r3, [pc, #116]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f2:	f003 0304 	and.w	r3, r3, #4
 80006f6:	60bb      	str	r3, [r7, #8]
 80006f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006fa:	2300      	movs	r3, #0
 80006fc:	607b      	str	r3, [r7, #4]
 80006fe:	4b19      	ldr	r3, [pc, #100]	@ (8000764 <MX_GPIO_Init+0xd4>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000702:	4a18      	ldr	r2, [pc, #96]	@ (8000764 <MX_GPIO_Init+0xd4>)
 8000704:	f043 0302 	orr.w	r3, r3, #2
 8000708:	6313      	str	r3, [r2, #48]	@ 0x30
 800070a:	4b16      	ldr	r3, [pc, #88]	@ (8000764 <MX_GPIO_Init+0xd4>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070e:	f003 0302 	and.w	r3, r3, #2
 8000712:	607b      	str	r3, [r7, #4]
 8000714:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 8000716:	2201      	movs	r2, #1
 8000718:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800071c:	4812      	ldr	r0, [pc, #72]	@ (8000768 <MX_GPIO_Init+0xd8>)
 800071e:	f000 ff39 	bl	8001594 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000722:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000726:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000728:	2301      	movs	r3, #1
 800072a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072c:	2300      	movs	r3, #0
 800072e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000730:	2300      	movs	r3, #0
 8000732:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000734:	f107 0314 	add.w	r3, r7, #20
 8000738:	4619      	mov	r1, r3
 800073a:	480b      	ldr	r0, [pc, #44]	@ (8000768 <MX_GPIO_Init+0xd8>)
 800073c:	f000 fda6 	bl	800128c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000740:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000744:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000746:	2300      	movs	r3, #0
 8000748:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800074a:	2300      	movs	r3, #0
 800074c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800074e:	f107 0314 	add.w	r3, r7, #20
 8000752:	4619      	mov	r1, r3
 8000754:	4804      	ldr	r0, [pc, #16]	@ (8000768 <MX_GPIO_Init+0xd8>)
 8000756:	f000 fd99 	bl	800128c <HAL_GPIO_Init>

}
 800075a:	bf00      	nop
 800075c:	3728      	adds	r7, #40	@ 0x28
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	40023800 	.word	0x40023800
 8000768:	40020800 	.word	0x40020800

0800076c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000770:	4b12      	ldr	r3, [pc, #72]	@ (80007bc <MX_I2C1_Init+0x50>)
 8000772:	4a13      	ldr	r2, [pc, #76]	@ (80007c0 <MX_I2C1_Init+0x54>)
 8000774:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000776:	4b11      	ldr	r3, [pc, #68]	@ (80007bc <MX_I2C1_Init+0x50>)
 8000778:	4a12      	ldr	r2, [pc, #72]	@ (80007c4 <MX_I2C1_Init+0x58>)
 800077a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800077c:	4b0f      	ldr	r3, [pc, #60]	@ (80007bc <MX_I2C1_Init+0x50>)
 800077e:	2200      	movs	r2, #0
 8000780:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000782:	4b0e      	ldr	r3, [pc, #56]	@ (80007bc <MX_I2C1_Init+0x50>)
 8000784:	2200      	movs	r2, #0
 8000786:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000788:	4b0c      	ldr	r3, [pc, #48]	@ (80007bc <MX_I2C1_Init+0x50>)
 800078a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800078e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000790:	4b0a      	ldr	r3, [pc, #40]	@ (80007bc <MX_I2C1_Init+0x50>)
 8000792:	2200      	movs	r2, #0
 8000794:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000796:	4b09      	ldr	r3, [pc, #36]	@ (80007bc <MX_I2C1_Init+0x50>)
 8000798:	2200      	movs	r2, #0
 800079a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800079c:	4b07      	ldr	r3, [pc, #28]	@ (80007bc <MX_I2C1_Init+0x50>)
 800079e:	2200      	movs	r2, #0
 80007a0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007a2:	4b06      	ldr	r3, [pc, #24]	@ (80007bc <MX_I2C1_Init+0x50>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007a8:	4804      	ldr	r0, [pc, #16]	@ (80007bc <MX_I2C1_Init+0x50>)
 80007aa:	f000 ff0d 	bl	80015c8 <HAL_I2C_Init>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d001      	beq.n	80007b8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80007b4:	f000 f946 	bl	8000a44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007b8:	bf00      	nop
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	20000324 	.word	0x20000324
 80007c0:	40005400 	.word	0x40005400
 80007c4:	000186a0 	.word	0x000186a0

080007c8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b08a      	sub	sp, #40	@ 0x28
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d0:	f107 0314 	add.w	r3, r7, #20
 80007d4:	2200      	movs	r2, #0
 80007d6:	601a      	str	r2, [r3, #0]
 80007d8:	605a      	str	r2, [r3, #4]
 80007da:	609a      	str	r2, [r3, #8]
 80007dc:	60da      	str	r2, [r3, #12]
 80007de:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	4a19      	ldr	r2, [pc, #100]	@ (800084c <HAL_I2C_MspInit+0x84>)
 80007e6:	4293      	cmp	r3, r2
 80007e8:	d12c      	bne.n	8000844 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ea:	2300      	movs	r3, #0
 80007ec:	613b      	str	r3, [r7, #16]
 80007ee:	4b18      	ldr	r3, [pc, #96]	@ (8000850 <HAL_I2C_MspInit+0x88>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f2:	4a17      	ldr	r2, [pc, #92]	@ (8000850 <HAL_I2C_MspInit+0x88>)
 80007f4:	f043 0302 	orr.w	r3, r3, #2
 80007f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007fa:	4b15      	ldr	r3, [pc, #84]	@ (8000850 <HAL_I2C_MspInit+0x88>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fe:	f003 0302 	and.w	r3, r3, #2
 8000802:	613b      	str	r3, [r7, #16]
 8000804:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000806:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800080a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800080c:	2312      	movs	r3, #18
 800080e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000810:	2300      	movs	r3, #0
 8000812:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000814:	2303      	movs	r3, #3
 8000816:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000818:	2304      	movs	r3, #4
 800081a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800081c:	f107 0314 	add.w	r3, r7, #20
 8000820:	4619      	mov	r1, r3
 8000822:	480c      	ldr	r0, [pc, #48]	@ (8000854 <HAL_I2C_MspInit+0x8c>)
 8000824:	f000 fd32 	bl	800128c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000828:	2300      	movs	r3, #0
 800082a:	60fb      	str	r3, [r7, #12]
 800082c:	4b08      	ldr	r3, [pc, #32]	@ (8000850 <HAL_I2C_MspInit+0x88>)
 800082e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000830:	4a07      	ldr	r2, [pc, #28]	@ (8000850 <HAL_I2C_MspInit+0x88>)
 8000832:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000836:	6413      	str	r3, [r2, #64]	@ 0x40
 8000838:	4b05      	ldr	r3, [pc, #20]	@ (8000850 <HAL_I2C_MspInit+0x88>)
 800083a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800083c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000840:	60fb      	str	r3, [r7, #12]
 8000842:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000844:	bf00      	nop
 8000846:	3728      	adds	r7, #40	@ 0x28
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	40005400 	.word	0x40005400
 8000850:	40023800 	.word	0x40023800
 8000854:	40020400 	.word	0x40020400

08000858 <_write>:
/* USER CODE BEGIN 0 */
/**
  * @brief printf 리다이렉션: usart.c 수정 없이 UART2로 출력
  */
int _write(int file, char *ptr, int len)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b084      	sub	sp, #16
 800085c:	af00      	add	r7, sp, #0
 800085e:	60f8      	str	r0, [r7, #12]
 8000860:	60b9      	str	r1, [r7, #8]
 8000862:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, 10);
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	b29a      	uxth	r2, r3
 8000868:	230a      	movs	r3, #10
 800086a:	68b9      	ldr	r1, [r7, #8]
 800086c:	4803      	ldr	r0, [pc, #12]	@ (800087c <_write+0x24>)
 800086e:	f002 fa85 	bl	8002d7c <HAL_UART_Transmit>
    return len;
 8000872:	687b      	ldr	r3, [r7, #4]
}
 8000874:	4618      	mov	r0, r3
 8000876:	3710      	adds	r7, #16
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}
 800087c:	2000043c 	.word	0x2000043c

08000880 <main>:
    }
}
/* USER CODE END 0 */

int main(void)
{
 8000880:	b5b0      	push	{r4, r5, r7, lr}
 8000882:	b0a0      	sub	sp, #128	@ 0x80
 8000884:	af00      	add	r7, sp, #0
  HAL_Init();
 8000886:	f000 fbf1 	bl	800106c <HAL_Init>
  SystemClock_Config();
 800088a:	f000 f87d 	bl	8000988 <SystemClock_Config>

  /* 하드웨어 초기화 */
  MX_GPIO_Init();
 800088e:	f7ff feff 	bl	8000690 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000892:	f7ff ff6b 	bl	800076c <MX_I2C1_Init>
  MX_SPI1_Init();
 8000896:	f000 f8db 	bl	8000a50 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 800089a:	f000 fad7 	bl	8000e4c <MX_USART2_UART_Init>

  /* USER CODE BEGIN 2 */
  SPI_Init();
 800089e:	f000 fbd3 	bl	8001048 <SPI_Init>
  /* USER CODE END 2 */

  /* USER CODE BEGIN RTOS_QUEUES */
  osMessageQDef(fpga_queue, 5, uint32_t);
 80008a2:	4b2f      	ldr	r3, [pc, #188]	@ (8000960 <main+0xe0>)
 80008a4:	f107 0470 	add.w	r4, r7, #112	@ 0x70
 80008a8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80008aa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  g_queue_fpga_data = osMessageCreate(osMessageQ(fpga_queue), NULL);
 80008ae:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80008b2:	2100      	movs	r1, #0
 80008b4:	4618      	mov	r0, r3
 80008b6:	f002 fe9c 	bl	80035f2 <osMessageCreate>
 80008ba:	4603      	mov	r3, r0
 80008bc:	4a29      	ldr	r2, [pc, #164]	@ (8000964 <main+0xe4>)
 80008be:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* 태스크 생성 */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80008c0:	4b29      	ldr	r3, [pc, #164]	@ (8000968 <main+0xe8>)
 80008c2:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 80008c6:	461d      	mov	r5, r3
 80008c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008cc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80008d0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80008d4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80008d8:	2100      	movs	r1, #0
 80008da:	4618      	mov	r0, r3
 80008dc:	f002 fe29 	bl	8003532 <osThreadCreate>
 80008e0:	4603      	mov	r3, r0
 80008e2:	4a22      	ldr	r2, [pc, #136]	@ (800096c <main+0xec>)
 80008e4:	6013      	str	r3, [r2, #0]

  osThreadDef(Listener_Task, Listener, osPriorityNormal, 0, 128);
 80008e6:	4b22      	ldr	r3, [pc, #136]	@ (8000970 <main+0xf0>)
 80008e8:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 80008ec:	461d      	mov	r5, r3
 80008ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008f2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80008f6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Listener_TaskHandle = osThreadCreate(osThread(Listener_Task), NULL);
 80008fa:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80008fe:	2100      	movs	r1, #0
 8000900:	4618      	mov	r0, r3
 8000902:	f002 fe16 	bl	8003532 <osThreadCreate>
 8000906:	4603      	mov	r3, r0
 8000908:	4a1a      	ldr	r2, [pc, #104]	@ (8000974 <main+0xf4>)
 800090a:	6013      	str	r3, [r2, #0]

  osThreadDef(Controller_Task, Controller, osPriorityNormal, 0, 128);
 800090c:	4b1a      	ldr	r3, [pc, #104]	@ (8000978 <main+0xf8>)
 800090e:	f107 041c 	add.w	r4, r7, #28
 8000912:	461d      	mov	r5, r3
 8000914:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000916:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000918:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800091c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Controller_TaskHandle = osThreadCreate(osThread(Controller_Task), NULL);
 8000920:	f107 031c 	add.w	r3, r7, #28
 8000924:	2100      	movs	r1, #0
 8000926:	4618      	mov	r0, r3
 8000928:	f002 fe03 	bl	8003532 <osThreadCreate>
 800092c:	4603      	mov	r3, r0
 800092e:	4a13      	ldr	r2, [pc, #76]	@ (800097c <main+0xfc>)
 8000930:	6013      	str	r3, [r2, #0]

  osThreadDef(Presenter_Task, Presenter, osPriorityNormal, 0, 512);
 8000932:	4b13      	ldr	r3, [pc, #76]	@ (8000980 <main+0x100>)
 8000934:	463c      	mov	r4, r7
 8000936:	461d      	mov	r5, r3
 8000938:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800093a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800093c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000940:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Presenter_TaskHandle = osThreadCreate(osThread(Presenter_Task), NULL);
 8000944:	463b      	mov	r3, r7
 8000946:	2100      	movs	r1, #0
 8000948:	4618      	mov	r0, r3
 800094a:	f002 fdf2 	bl	8003532 <osThreadCreate>
 800094e:	4603      	mov	r3, r0
 8000950:	4a0c      	ldr	r2, [pc, #48]	@ (8000984 <main+0x104>)
 8000952:	6013      	str	r3, [r2, #0]

  MX_FREERTOS_Init();
 8000954:	f7ff fe44 	bl	80005e0 <MX_FREERTOS_Init>
  osKernelStart();
 8000958:	f002 fde4 	bl	8003524 <osKernelStart>

  while (1) {}
 800095c:	bf00      	nop
 800095e:	e7fd      	b.n	800095c <main+0xdc>
 8000960:	08005dec 	.word	0x08005dec
 8000964:	20000394 	.word	0x20000394
 8000968:	08005e08 	.word	0x08005e08
 800096c:	20000378 	.word	0x20000378
 8000970:	08005e34 	.word	0x08005e34
 8000974:	2000037c 	.word	0x2000037c
 8000978:	08005e60 	.word	0x08005e60
 800097c:	20000380 	.word	0x20000380
 8000980:	08005e8c 	.word	0x08005e8c
 8000984:	20000384 	.word	0x20000384

08000988 <SystemClock_Config>:
}

void SystemClock_Config(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b094      	sub	sp, #80	@ 0x50
 800098c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800098e:	f107 0320 	add.w	r3, r7, #32
 8000992:	2230      	movs	r2, #48	@ 0x30
 8000994:	2100      	movs	r1, #0
 8000996:	4618      	mov	r0, r3
 8000998:	f004 fc0e 	bl	80051b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800099c:	f107 030c 	add.w	r3, r7, #12
 80009a0:	2200      	movs	r2, #0
 80009a2:	601a      	str	r2, [r3, #0]
 80009a4:	605a      	str	r2, [r3, #4]
 80009a6:	609a      	str	r2, [r3, #8]
 80009a8:	60da      	str	r2, [r3, #12]
 80009aa:	611a      	str	r2, [r3, #16]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009ac:	2300      	movs	r3, #0
 80009ae:	60bb      	str	r3, [r7, #8]
 80009b0:	4b22      	ldr	r3, [pc, #136]	@ (8000a3c <SystemClock_Config+0xb4>)
 80009b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009b4:	4a21      	ldr	r2, [pc, #132]	@ (8000a3c <SystemClock_Config+0xb4>)
 80009b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80009bc:	4b1f      	ldr	r3, [pc, #124]	@ (8000a3c <SystemClock_Config+0xb4>)
 80009be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009c4:	60bb      	str	r3, [r7, #8]
 80009c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009c8:	2300      	movs	r3, #0
 80009ca:	607b      	str	r3, [r7, #4]
 80009cc:	4b1c      	ldr	r3, [pc, #112]	@ (8000a40 <SystemClock_Config+0xb8>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	4a1b      	ldr	r2, [pc, #108]	@ (8000a40 <SystemClock_Config+0xb8>)
 80009d2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80009d6:	6013      	str	r3, [r2, #0]
 80009d8:	4b19      	ldr	r3, [pc, #100]	@ (8000a40 <SystemClock_Config+0xb8>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80009e0:	607b      	str	r3, [r7, #4]
 80009e2:	687b      	ldr	r3, [r7, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009e4:	2301      	movs	r3, #1
 80009e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009e8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80009ec:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009ee:	2302      	movs	r3, #2
 80009f0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009f2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80009f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80009f8:	2304      	movs	r3, #4
 80009fa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80009fc:	2364      	movs	r3, #100	@ 0x64
 80009fe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a00:	2302      	movs	r3, #2
 8000a02:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000a04:	2304      	movs	r3, #4
 8000a06:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000a08:	f107 0320 	add.w	r3, r7, #32
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f000 ff1f 	bl	8001850 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 8000a12:	230f      	movs	r3, #15
 8000a14:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a16:	2302      	movs	r3, #2
 8000a18:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a1e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a22:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a24:	2300      	movs	r3, #0
 8000a26:	61fb      	str	r3, [r7, #28]
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3);
 8000a28:	f107 030c 	add.w	r3, r7, #12
 8000a2c:	2103      	movs	r1, #3
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f001 f986 	bl	8001d40 <HAL_RCC_ClockConfig>
}
 8000a34:	bf00      	nop
 8000a36:	3750      	adds	r7, #80	@ 0x50
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	40023800 	.word	0x40023800
 8000a40:	40007000 	.word	0x40007000

08000a44 <Error_Handler>:

void Error_Handler(void) { __disable_irq(); while (1) {} }
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a48:	b672      	cpsid	i
}
 8000a4a:	bf00      	nop
 8000a4c:	bf00      	nop
 8000a4e:	e7fd      	b.n	8000a4c <Error_Handler+0x8>

08000a50 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
  hspi1.Instance = SPI1;
 8000a54:	4b17      	ldr	r3, [pc, #92]	@ (8000ab4 <MX_SPI1_Init+0x64>)
 8000a56:	4a18      	ldr	r2, [pc, #96]	@ (8000ab8 <MX_SPI1_Init+0x68>)
 8000a58:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000a5a:	4b16      	ldr	r3, [pc, #88]	@ (8000ab4 <MX_SPI1_Init+0x64>)
 8000a5c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000a60:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000a62:	4b14      	ldr	r3, [pc, #80]	@ (8000ab4 <MX_SPI1_Init+0x64>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	609a      	str	r2, [r3, #8]

  /* [수정 포인트] 반드시 8BIT로 설정해야 4번 보내서 32비트를 맞출 수 있습니다. */
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a68:	4b12      	ldr	r3, [pc, #72]	@ (8000ab4 <MX_SPI1_Init+0x64>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	60da      	str	r2, [r3, #12]
  // hspi1.Init.DataSize = SPI_DATASIZE_16BIT; (삭제 또는 주석)

  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a6e:	4b11      	ldr	r3, [pc, #68]	@ (8000ab4 <MX_SPI1_Init+0x64>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a74:	4b0f      	ldr	r3, [pc, #60]	@ (8000ab4 <MX_SPI1_Init+0x64>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000a7a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab4 <MX_SPI1_Init+0x64>)
 8000a7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a80:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000a82:	4b0c      	ldr	r3, [pc, #48]	@ (8000ab4 <MX_SPI1_Init+0x64>)
 8000a84:	2218      	movs	r2, #24
 8000a86:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a88:	4b0a      	ldr	r3, [pc, #40]	@ (8000ab4 <MX_SPI1_Init+0x64>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a8e:	4b09      	ldr	r3, [pc, #36]	@ (8000ab4 <MX_SPI1_Init+0x64>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a94:	4b07      	ldr	r3, [pc, #28]	@ (8000ab4 <MX_SPI1_Init+0x64>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000a9a:	4b06      	ldr	r3, [pc, #24]	@ (8000ab4 <MX_SPI1_Init+0x64>)
 8000a9c:	220a      	movs	r2, #10
 8000a9e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000aa0:	4804      	ldr	r0, [pc, #16]	@ (8000ab4 <MX_SPI1_Init+0x64>)
 8000aa2:	f001 fb9f 	bl	80021e4 <HAL_SPI_Init>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d001      	beq.n	8000ab0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000aac:	f7ff ffca 	bl	8000a44 <Error_Handler>
  }
}
 8000ab0:	bf00      	nop
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	20000398 	.word	0x20000398
 8000ab8:	40013000 	.word	0x40013000

08000abc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b08a      	sub	sp, #40	@ 0x28
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac4:	f107 0314 	add.w	r3, r7, #20
 8000ac8:	2200      	movs	r2, #0
 8000aca:	601a      	str	r2, [r3, #0]
 8000acc:	605a      	str	r2, [r3, #4]
 8000ace:	609a      	str	r2, [r3, #8]
 8000ad0:	60da      	str	r2, [r3, #12]
 8000ad2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	4a19      	ldr	r2, [pc, #100]	@ (8000b40 <HAL_SPI_MspInit+0x84>)
 8000ada:	4293      	cmp	r3, r2
 8000adc:	d12b      	bne.n	8000b36 <HAL_SPI_MspInit+0x7a>
  {
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000ade:	2300      	movs	r3, #0
 8000ae0:	613b      	str	r3, [r7, #16]
 8000ae2:	4b18      	ldr	r3, [pc, #96]	@ (8000b44 <HAL_SPI_MspInit+0x88>)
 8000ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ae6:	4a17      	ldr	r2, [pc, #92]	@ (8000b44 <HAL_SPI_MspInit+0x88>)
 8000ae8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000aec:	6453      	str	r3, [r2, #68]	@ 0x44
 8000aee:	4b15      	ldr	r3, [pc, #84]	@ (8000b44 <HAL_SPI_MspInit+0x88>)
 8000af0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000af2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000af6:	613b      	str	r3, [r7, #16]
 8000af8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000afa:	2300      	movs	r3, #0
 8000afc:	60fb      	str	r3, [r7, #12]
 8000afe:	4b11      	ldr	r3, [pc, #68]	@ (8000b44 <HAL_SPI_MspInit+0x88>)
 8000b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b02:	4a10      	ldr	r2, [pc, #64]	@ (8000b44 <HAL_SPI_MspInit+0x88>)
 8000b04:	f043 0301 	orr.w	r3, r3, #1
 8000b08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b0a:	4b0e      	ldr	r3, [pc, #56]	@ (8000b44 <HAL_SPI_MspInit+0x88>)
 8000b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0e:	f003 0301 	and.w	r3, r3, #1
 8000b12:	60fb      	str	r3, [r7, #12]
 8000b14:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000b16:	23e0      	movs	r3, #224	@ 0xe0
 8000b18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b1a:	2302      	movs	r3, #2
 8000b1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b22:	2303      	movs	r3, #3
 8000b24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b26:	2305      	movs	r3, #5
 8000b28:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b2a:	f107 0314 	add.w	r3, r7, #20
 8000b2e:	4619      	mov	r1, r3
 8000b30:	4805      	ldr	r0, [pc, #20]	@ (8000b48 <HAL_SPI_MspInit+0x8c>)
 8000b32:	f000 fbab 	bl	800128c <HAL_GPIO_Init>
  }
}
 8000b36:	bf00      	nop
 8000b38:	3728      	adds	r7, #40	@ 0x28
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	40013000 	.word	0x40013000
 8000b44:	40023800 	.word	0x40023800
 8000b48:	40020000 	.word	0x40020000

08000b4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b082      	sub	sp, #8
 8000b50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b52:	2300      	movs	r3, #0
 8000b54:	607b      	str	r3, [r7, #4]
 8000b56:	4b12      	ldr	r3, [pc, #72]	@ (8000ba0 <HAL_MspInit+0x54>)
 8000b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b5a:	4a11      	ldr	r2, [pc, #68]	@ (8000ba0 <HAL_MspInit+0x54>)
 8000b5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b60:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b62:	4b0f      	ldr	r3, [pc, #60]	@ (8000ba0 <HAL_MspInit+0x54>)
 8000b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b6a:	607b      	str	r3, [r7, #4]
 8000b6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b6e:	2300      	movs	r3, #0
 8000b70:	603b      	str	r3, [r7, #0]
 8000b72:	4b0b      	ldr	r3, [pc, #44]	@ (8000ba0 <HAL_MspInit+0x54>)
 8000b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b76:	4a0a      	ldr	r2, [pc, #40]	@ (8000ba0 <HAL_MspInit+0x54>)
 8000b78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b7e:	4b08      	ldr	r3, [pc, #32]	@ (8000ba0 <HAL_MspInit+0x54>)
 8000b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b86:	603b      	str	r3, [r7, #0]
 8000b88:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	210f      	movs	r1, #15
 8000b8e:	f06f 0001 	mvn.w	r0, #1
 8000b92:	f000 fb51 	bl	8001238 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b96:	bf00      	nop
 8000b98:	3708      	adds	r7, #8
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	40023800 	.word	0x40023800

08000ba4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b08c      	sub	sp, #48	@ 0x30
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000bac:	2300      	movs	r3, #0
 8000bae:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	60bb      	str	r3, [r7, #8]
 8000bb8:	4b2e      	ldr	r3, [pc, #184]	@ (8000c74 <HAL_InitTick+0xd0>)
 8000bba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bbc:	4a2d      	ldr	r2, [pc, #180]	@ (8000c74 <HAL_InitTick+0xd0>)
 8000bbe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000bc2:	6453      	str	r3, [r2, #68]	@ 0x44
 8000bc4:	4b2b      	ldr	r3, [pc, #172]	@ (8000c74 <HAL_InitTick+0xd0>)
 8000bc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bc8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000bcc:	60bb      	str	r3, [r7, #8]
 8000bce:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000bd0:	f107 020c 	add.w	r2, r7, #12
 8000bd4:	f107 0310 	add.w	r3, r7, #16
 8000bd8:	4611      	mov	r1, r2
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f001 fad0 	bl	8002180 <HAL_RCC_GetClockConfig>

  /* Compute TIM11 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000be0:	f001 faba 	bl	8002158 <HAL_RCC_GetPCLK2Freq>
 8000be4:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000be6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000be8:	4a23      	ldr	r2, [pc, #140]	@ (8000c78 <HAL_InitTick+0xd4>)
 8000bea:	fba2 2303 	umull	r2, r3, r2, r3
 8000bee:	0c9b      	lsrs	r3, r3, #18
 8000bf0:	3b01      	subs	r3, #1
 8000bf2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8000bf4:	4b21      	ldr	r3, [pc, #132]	@ (8000c7c <HAL_InitTick+0xd8>)
 8000bf6:	4a22      	ldr	r2, [pc, #136]	@ (8000c80 <HAL_InitTick+0xdc>)
 8000bf8:	601a      	str	r2, [r3, #0]
   * Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 8000bfa:	4b20      	ldr	r3, [pc, #128]	@ (8000c7c <HAL_InitTick+0xd8>)
 8000bfc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000c00:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 8000c02:	4a1e      	ldr	r2, [pc, #120]	@ (8000c7c <HAL_InitTick+0xd8>)
 8000c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c06:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 8000c08:	4b1c      	ldr	r3, [pc, #112]	@ (8000c7c <HAL_InitTick+0xd8>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c0e:	4b1b      	ldr	r3, [pc, #108]	@ (8000c7c <HAL_InitTick+0xd8>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	609a      	str	r2, [r3, #8]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c14:	4b19      	ldr	r3, [pc, #100]	@ (8000c7c <HAL_InitTick+0xd8>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim11);
 8000c1a:	4818      	ldr	r0, [pc, #96]	@ (8000c7c <HAL_InitTick+0xd8>)
 8000c1c:	f001 fdf0 	bl	8002800 <HAL_TIM_Base_Init>
 8000c20:	4603      	mov	r3, r0
 8000c22:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000c26:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d11b      	bne.n	8000c66 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim11);
 8000c2e:	4813      	ldr	r0, [pc, #76]	@ (8000c7c <HAL_InitTick+0xd8>)
 8000c30:	f001 fe36 	bl	80028a0 <HAL_TIM_Base_Start_IT>
 8000c34:	4603      	mov	r3, r0
 8000c36:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000c3a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d111      	bne.n	8000c66 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM11 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8000c42:	201a      	movs	r0, #26
 8000c44:	f000 fb14 	bl	8001270 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	2b0f      	cmp	r3, #15
 8000c4c:	d808      	bhi.n	8000c60 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority, 0U);
 8000c4e:	2200      	movs	r2, #0
 8000c50:	6879      	ldr	r1, [r7, #4]
 8000c52:	201a      	movs	r0, #26
 8000c54:	f000 faf0 	bl	8001238 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c58:	4a0a      	ldr	r2, [pc, #40]	@ (8000c84 <HAL_InitTick+0xe0>)
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	6013      	str	r3, [r2, #0]
 8000c5e:	e002      	b.n	8000c66 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000c60:	2301      	movs	r3, #1
 8000c62:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000c66:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	3730      	adds	r7, #48	@ 0x30
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	40023800 	.word	0x40023800
 8000c78:	431bde83 	.word	0x431bde83
 8000c7c:	200003f0 	.word	0x200003f0
 8000c80:	40014800 	.word	0x40014800
 8000c84:	20000004 	.word	0x20000004

08000c88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c8c:	bf00      	nop
 8000c8e:	e7fd      	b.n	8000c8c <NMI_Handler+0x4>

08000c90 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c94:	bf00      	nop
 8000c96:	e7fd      	b.n	8000c94 <HardFault_Handler+0x4>

08000c98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c9c:	bf00      	nop
 8000c9e:	e7fd      	b.n	8000c9c <MemManage_Handler+0x4>

08000ca0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ca4:	bf00      	nop
 8000ca6:	e7fd      	b.n	8000ca4 <BusFault_Handler+0x4>

08000ca8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cac:	bf00      	nop
 8000cae:	e7fd      	b.n	8000cac <UsageFault_Handler+0x4>

08000cb0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cb4:	bf00      	nop
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr
	...

08000cc0 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8000cc4:	4802      	ldr	r0, [pc, #8]	@ (8000cd0 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8000cc6:	f001 fe4d 	bl	8002964 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8000cca:	bf00      	nop
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	200003f0 	.word	0x200003f0

08000cd4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b086      	sub	sp, #24
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	60f8      	str	r0, [r7, #12]
 8000cdc:	60b9      	str	r1, [r7, #8]
 8000cde:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	617b      	str	r3, [r7, #20]
 8000ce4:	e00a      	b.n	8000cfc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ce6:	f3af 8000 	nop.w
 8000cea:	4601      	mov	r1, r0
 8000cec:	68bb      	ldr	r3, [r7, #8]
 8000cee:	1c5a      	adds	r2, r3, #1
 8000cf0:	60ba      	str	r2, [r7, #8]
 8000cf2:	b2ca      	uxtb	r2, r1
 8000cf4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cf6:	697b      	ldr	r3, [r7, #20]
 8000cf8:	3301      	adds	r3, #1
 8000cfa:	617b      	str	r3, [r7, #20]
 8000cfc:	697a      	ldr	r2, [r7, #20]
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	429a      	cmp	r2, r3
 8000d02:	dbf0      	blt.n	8000ce6 <_read+0x12>
  }

  return len;
 8000d04:	687b      	ldr	r3, [r7, #4]
}
 8000d06:	4618      	mov	r0, r3
 8000d08:	3718      	adds	r7, #24
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}

08000d0e <_close>:
  }
  return len;
}

int _close(int file)
{
 8000d0e:	b480      	push	{r7}
 8000d10:	b083      	sub	sp, #12
 8000d12:	af00      	add	r7, sp, #0
 8000d14:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d16:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	370c      	adds	r7, #12
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr

08000d26 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d26:	b480      	push	{r7}
 8000d28:	b083      	sub	sp, #12
 8000d2a:	af00      	add	r7, sp, #0
 8000d2c:	6078      	str	r0, [r7, #4]
 8000d2e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d36:	605a      	str	r2, [r3, #4]
  return 0;
 8000d38:	2300      	movs	r3, #0
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	370c      	adds	r7, #12
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr

08000d46 <_isatty>:

int _isatty(int file)
{
 8000d46:	b480      	push	{r7}
 8000d48:	b083      	sub	sp, #12
 8000d4a:	af00      	add	r7, sp, #0
 8000d4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d4e:	2301      	movs	r3, #1
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	370c      	adds	r7, #12
 8000d54:	46bd      	mov	sp, r7
 8000d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5a:	4770      	bx	lr

08000d5c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b085      	sub	sp, #20
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	60f8      	str	r0, [r7, #12]
 8000d64:	60b9      	str	r1, [r7, #8]
 8000d66:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d68:	2300      	movs	r3, #0
}
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	3714      	adds	r7, #20
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
	...

08000d78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b086      	sub	sp, #24
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d80:	4a14      	ldr	r2, [pc, #80]	@ (8000dd4 <_sbrk+0x5c>)
 8000d82:	4b15      	ldr	r3, [pc, #84]	@ (8000dd8 <_sbrk+0x60>)
 8000d84:	1ad3      	subs	r3, r2, r3
 8000d86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d88:	697b      	ldr	r3, [r7, #20]
 8000d8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d8c:	4b13      	ldr	r3, [pc, #76]	@ (8000ddc <_sbrk+0x64>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d102      	bne.n	8000d9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d94:	4b11      	ldr	r3, [pc, #68]	@ (8000ddc <_sbrk+0x64>)
 8000d96:	4a12      	ldr	r2, [pc, #72]	@ (8000de0 <_sbrk+0x68>)
 8000d98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d9a:	4b10      	ldr	r3, [pc, #64]	@ (8000ddc <_sbrk+0x64>)
 8000d9c:	681a      	ldr	r2, [r3, #0]
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	4413      	add	r3, r2
 8000da2:	693a      	ldr	r2, [r7, #16]
 8000da4:	429a      	cmp	r2, r3
 8000da6:	d207      	bcs.n	8000db8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000da8:	f004 fab2 	bl	8005310 <__errno>
 8000dac:	4603      	mov	r3, r0
 8000dae:	220c      	movs	r2, #12
 8000db0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000db2:	f04f 33ff 	mov.w	r3, #4294967295
 8000db6:	e009      	b.n	8000dcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000db8:	4b08      	ldr	r3, [pc, #32]	@ (8000ddc <_sbrk+0x64>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dbe:	4b07      	ldr	r3, [pc, #28]	@ (8000ddc <_sbrk+0x64>)
 8000dc0:	681a      	ldr	r2, [r3, #0]
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	4413      	add	r3, r2
 8000dc6:	4a05      	ldr	r2, [pc, #20]	@ (8000ddc <_sbrk+0x64>)
 8000dc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dca:	68fb      	ldr	r3, [r7, #12]
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3718      	adds	r7, #24
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	20020000 	.word	0x20020000
 8000dd8:	00000400 	.word	0x00000400
 8000ddc:	20000438 	.word	0x20000438
 8000de0:	20004330 	.word	0x20004330

08000de4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000de8:	4b06      	ldr	r3, [pc, #24]	@ (8000e04 <SystemInit+0x20>)
 8000dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000dee:	4a05      	ldr	r2, [pc, #20]	@ (8000e04 <SystemInit+0x20>)
 8000df0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000df4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000df8:	bf00      	nop
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop
 8000e04:	e000ed00 	.word	0xe000ed00

08000e08 <HAL_TIM_Base_MspInit>:
  HAL_TIM_MspPostInit(&htim3);

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	b085      	sub	sp, #20
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4a0b      	ldr	r2, [pc, #44]	@ (8000e44 <HAL_TIM_Base_MspInit+0x3c>)
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d10d      	bne.n	8000e36 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	60fb      	str	r3, [r7, #12]
 8000e1e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e48 <HAL_TIM_Base_MspInit+0x40>)
 8000e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e22:	4a09      	ldr	r2, [pc, #36]	@ (8000e48 <HAL_TIM_Base_MspInit+0x40>)
 8000e24:	f043 0302 	orr.w	r3, r3, #2
 8000e28:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e2a:	4b07      	ldr	r3, [pc, #28]	@ (8000e48 <HAL_TIM_Base_MspInit+0x40>)
 8000e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e2e:	f003 0302 	and.w	r3, r3, #2
 8000e32:	60fb      	str	r3, [r7, #12]
 8000e34:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000e36:	bf00      	nop
 8000e38:	3714      	adds	r7, #20
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	40000400 	.word	0x40000400
 8000e48:	40023800 	.word	0x40023800

08000e4c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e50:	4b11      	ldr	r3, [pc, #68]	@ (8000e98 <MX_USART2_UART_Init+0x4c>)
 8000e52:	4a12      	ldr	r2, [pc, #72]	@ (8000e9c <MX_USART2_UART_Init+0x50>)
 8000e54:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e56:	4b10      	ldr	r3, [pc, #64]	@ (8000e98 <MX_USART2_UART_Init+0x4c>)
 8000e58:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e5c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e98 <MX_USART2_UART_Init+0x4c>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e64:	4b0c      	ldr	r3, [pc, #48]	@ (8000e98 <MX_USART2_UART_Init+0x4c>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e6a:	4b0b      	ldr	r3, [pc, #44]	@ (8000e98 <MX_USART2_UART_Init+0x4c>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e70:	4b09      	ldr	r3, [pc, #36]	@ (8000e98 <MX_USART2_UART_Init+0x4c>)
 8000e72:	220c      	movs	r2, #12
 8000e74:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e76:	4b08      	ldr	r3, [pc, #32]	@ (8000e98 <MX_USART2_UART_Init+0x4c>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e7c:	4b06      	ldr	r3, [pc, #24]	@ (8000e98 <MX_USART2_UART_Init+0x4c>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e82:	4805      	ldr	r0, [pc, #20]	@ (8000e98 <MX_USART2_UART_Init+0x4c>)
 8000e84:	f001 ff2a 	bl	8002cdc <HAL_UART_Init>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d001      	beq.n	8000e92 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000e8e:	f7ff fdd9 	bl	8000a44 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e92:	bf00      	nop
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	2000043c 	.word	0x2000043c
 8000e9c:	40004400 	.word	0x40004400

08000ea0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b08a      	sub	sp, #40	@ 0x28
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea8:	f107 0314 	add.w	r3, r7, #20
 8000eac:	2200      	movs	r2, #0
 8000eae:	601a      	str	r2, [r3, #0]
 8000eb0:	605a      	str	r2, [r3, #4]
 8000eb2:	609a      	str	r2, [r3, #8]
 8000eb4:	60da      	str	r2, [r3, #12]
 8000eb6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4a19      	ldr	r2, [pc, #100]	@ (8000f24 <HAL_UART_MspInit+0x84>)
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	d12b      	bne.n	8000f1a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	613b      	str	r3, [r7, #16]
 8000ec6:	4b18      	ldr	r3, [pc, #96]	@ (8000f28 <HAL_UART_MspInit+0x88>)
 8000ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eca:	4a17      	ldr	r2, [pc, #92]	@ (8000f28 <HAL_UART_MspInit+0x88>)
 8000ecc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ed0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ed2:	4b15      	ldr	r3, [pc, #84]	@ (8000f28 <HAL_UART_MspInit+0x88>)
 8000ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ed6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000eda:	613b      	str	r3, [r7, #16]
 8000edc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ede:	2300      	movs	r3, #0
 8000ee0:	60fb      	str	r3, [r7, #12]
 8000ee2:	4b11      	ldr	r3, [pc, #68]	@ (8000f28 <HAL_UART_MspInit+0x88>)
 8000ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ee6:	4a10      	ldr	r2, [pc, #64]	@ (8000f28 <HAL_UART_MspInit+0x88>)
 8000ee8:	f043 0301 	orr.w	r3, r3, #1
 8000eec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eee:	4b0e      	ldr	r3, [pc, #56]	@ (8000f28 <HAL_UART_MspInit+0x88>)
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef2:	f003 0301 	and.w	r3, r3, #1
 8000ef6:	60fb      	str	r3, [r7, #12]
 8000ef8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000efa:	230c      	movs	r3, #12
 8000efc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000efe:	2302      	movs	r3, #2
 8000f00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f02:	2300      	movs	r3, #0
 8000f04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f06:	2303      	movs	r3, #3
 8000f08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f0a:	2307      	movs	r3, #7
 8000f0c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f0e:	f107 0314 	add.w	r3, r7, #20
 8000f12:	4619      	mov	r1, r3
 8000f14:	4805      	ldr	r0, [pc, #20]	@ (8000f2c <HAL_UART_MspInit+0x8c>)
 8000f16:	f000 f9b9 	bl	800128c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000f1a:	bf00      	nop
 8000f1c:	3728      	adds	r7, #40	@ 0x28
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	40004400 	.word	0x40004400
 8000f28:	40023800 	.word	0x40023800
 8000f2c:	40020000 	.word	0x40020000

08000f30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000f30:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f68 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000f34:	f7ff ff56 	bl	8000de4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f38:	480c      	ldr	r0, [pc, #48]	@ (8000f6c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f3a:	490d      	ldr	r1, [pc, #52]	@ (8000f70 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f3c:	4a0d      	ldr	r2, [pc, #52]	@ (8000f74 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f40:	e002      	b.n	8000f48 <LoopCopyDataInit>

08000f42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f46:	3304      	adds	r3, #4

08000f48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f4c:	d3f9      	bcc.n	8000f42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f4e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f78 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f50:	4c0a      	ldr	r4, [pc, #40]	@ (8000f7c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f54:	e001      	b.n	8000f5a <LoopFillZerobss>

08000f56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f58:	3204      	adds	r2, #4

08000f5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f5c:	d3fb      	bcc.n	8000f56 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f5e:	f004 f9dd 	bl	800531c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f62:	f7ff fc8d 	bl	8000880 <main>
  bx  lr    
 8000f66:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000f68:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f70:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000f74:	08005f0c 	.word	0x08005f0c
  ldr r2, =_sbss
 8000f78:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000f7c:	2000432c 	.word	0x2000432c

08000f80 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f80:	e7fe      	b.n	8000f80 <ADC_IRQHandler>
	...

08000f84 <Listener_SPITest_Init>:
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
 8000f88:	2201      	movs	r2, #1
 8000f8a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f8e:	4802      	ldr	r0, [pc, #8]	@ (8000f98 <Listener_SPITest_Init+0x14>)
 8000f90:	f000 fb00 	bl	8001594 <HAL_GPIO_WritePin>
 8000f94:	bf00      	nop
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	40020800 	.word	0x40020800

08000f9c <Listener_SPITest_RequestData>:
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b084      	sub	sp, #16
 8000fa0:	af02      	add	r7, sp, #8
 8000fa2:	23aa      	movs	r3, #170	@ 0xaa
 8000fa4:	607b      	str	r3, [r7, #4]
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	603b      	str	r3, [r7, #0]
 8000faa:	2200      	movs	r2, #0
 8000fac:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000fb0:	4810      	ldr	r0, [pc, #64]	@ (8000ff4 <Listener_SPITest_RequestData+0x58>)
 8000fb2:	f000 faef 	bl	8001594 <HAL_GPIO_WritePin>
 8000fb6:	463a      	mov	r2, r7
 8000fb8:	1d39      	adds	r1, r7, #4
 8000fba:	2364      	movs	r3, #100	@ 0x64
 8000fbc:	9300      	str	r3, [sp, #0]
 8000fbe:	2304      	movs	r3, #4
 8000fc0:	480d      	ldr	r0, [pc, #52]	@ (8000ff8 <Listener_SPITest_RequestData+0x5c>)
 8000fc2:	f001 f998 	bl	80022f6 <HAL_SPI_TransmitReceive>
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000fcc:	4809      	ldr	r0, [pc, #36]	@ (8000ff4 <Listener_SPITest_RequestData+0x58>)
 8000fce:	f000 fae1 	bl	8001594 <HAL_GPIO_WritePin>
 8000fd2:	783b      	ldrb	r3, [r7, #0]
 8000fd4:	061a      	lsls	r2, r3, #24
 8000fd6:	787b      	ldrb	r3, [r7, #1]
 8000fd8:	041b      	lsls	r3, r3, #16
 8000fda:	431a      	orrs	r2, r3
 8000fdc:	78bb      	ldrb	r3, [r7, #2]
 8000fde:	021b      	lsls	r3, r3, #8
 8000fe0:	4313      	orrs	r3, r2
 8000fe2:	78fa      	ldrb	r2, [r7, #3]
 8000fe4:	4313      	orrs	r3, r2
 8000fe6:	461a      	mov	r2, r3
 8000fe8:	4b04      	ldr	r3, [pc, #16]	@ (8000ffc <Listener_SPITest_RequestData+0x60>)
 8000fea:	601a      	str	r2, [r3, #0]
 8000fec:	bf00      	nop
 8000fee:	3708      	adds	r7, #8
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	40020800 	.word	0x40020800
 8000ff8:	20000398 	.word	0x20000398
 8000ffc:	20000484 	.word	0x20000484

08001000 <Model_SPITest_Init>:
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	220c      	movs	r2, #12
 800100a:	2100      	movs	r1, #0
 800100c:	6878      	ldr	r0, [r7, #4]
 800100e:	f004 f8d3 	bl	80051b8 <memset>
 8001012:	bf00      	nop
 8001014:	3708      	adds	r7, #8
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
	...

0800101c <Presenter_SPITest_SyncData>:
 800101c:	b480      	push	{r7}
 800101e:	b083      	sub	sp, #12
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
 8001024:	4b07      	ldr	r3, [pc, #28]	@ (8001044 <Presenter_SPITest_SyncData+0x28>)
 8001026:	681a      	ldr	r2, [r3, #0]
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	601a      	str	r2, [r3, #0]
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	1c5a      	adds	r2, r3, #1
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	605a      	str	r2, [r3, #4]
 8001036:	bf00      	nop
 8001038:	370c      	adds	r7, #12
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop
 8001044:	20000484 	.word	0x20000484

08001048 <SPI_Init>:

// CS 핀 설정 (사용하시는 보드 핀번호 확인 필수: PA4 기준)
#define SPI_CS_PORT GPIOA
#define SPI_CS_PIN  GPIO_PIN_4

void SPI_Init(void) {
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
    // 시작 시 CS를 High로 설정하여 통신 대기 상태로 만듦
    SPI_CS_High();
 800104c:	f000 f802 	bl	8001054 <SPI_CS_High>
}
 8001050:	bf00      	nop
 8001052:	bd80      	pop	{r7, pc}

08001054 <SPI_CS_High>:

void SPI_CS_Low(void) {
    HAL_GPIO_WritePin(SPI_CS_PORT, SPI_CS_PIN, GPIO_PIN_RESET);
}

void SPI_CS_High(void) {
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SPI_CS_PORT, SPI_CS_PIN, GPIO_PIN_SET);
 8001058:	2201      	movs	r2, #1
 800105a:	2110      	movs	r1, #16
 800105c:	4802      	ldr	r0, [pc, #8]	@ (8001068 <SPI_CS_High+0x14>)
 800105e:	f000 fa99 	bl	8001594 <HAL_GPIO_WritePin>
}
 8001062:	bf00      	nop
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	40020000 	.word	0x40020000

0800106c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001070:	4b0e      	ldr	r3, [pc, #56]	@ (80010ac <HAL_Init+0x40>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a0d      	ldr	r2, [pc, #52]	@ (80010ac <HAL_Init+0x40>)
 8001076:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800107a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800107c:	4b0b      	ldr	r3, [pc, #44]	@ (80010ac <HAL_Init+0x40>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	4a0a      	ldr	r2, [pc, #40]	@ (80010ac <HAL_Init+0x40>)
 8001082:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001086:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001088:	4b08      	ldr	r3, [pc, #32]	@ (80010ac <HAL_Init+0x40>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	4a07      	ldr	r2, [pc, #28]	@ (80010ac <HAL_Init+0x40>)
 800108e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001092:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001094:	2003      	movs	r0, #3
 8001096:	f000 f8c4 	bl	8001222 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800109a:	200f      	movs	r0, #15
 800109c:	f7ff fd82 	bl	8000ba4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010a0:	f7ff fd54 	bl	8000b4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010a4:	2300      	movs	r3, #0
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	40023c00 	.word	0x40023c00

080010b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  return uwTick;
 80010b4:	4b03      	ldr	r3, [pc, #12]	@ (80010c4 <HAL_GetTick+0x14>)
 80010b6:	681b      	ldr	r3, [r3, #0]
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr
 80010c2:	bf00      	nop
 80010c4:	20000488 	.word	0x20000488

080010c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b085      	sub	sp, #20
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	f003 0307 	and.w	r3, r3, #7
 80010d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010d8:	4b0c      	ldr	r3, [pc, #48]	@ (800110c <__NVIC_SetPriorityGrouping+0x44>)
 80010da:	68db      	ldr	r3, [r3, #12]
 80010dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010de:	68ba      	ldr	r2, [r7, #8]
 80010e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80010e4:	4013      	ands	r3, r2
 80010e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010ec:	68bb      	ldr	r3, [r7, #8]
 80010ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80010f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010fa:	4a04      	ldr	r2, [pc, #16]	@ (800110c <__NVIC_SetPriorityGrouping+0x44>)
 80010fc:	68bb      	ldr	r3, [r7, #8]
 80010fe:	60d3      	str	r3, [r2, #12]
}
 8001100:	bf00      	nop
 8001102:	3714      	adds	r7, #20
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr
 800110c:	e000ed00 	.word	0xe000ed00

08001110 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001114:	4b04      	ldr	r3, [pc, #16]	@ (8001128 <__NVIC_GetPriorityGrouping+0x18>)
 8001116:	68db      	ldr	r3, [r3, #12]
 8001118:	0a1b      	lsrs	r3, r3, #8
 800111a:	f003 0307 	and.w	r3, r3, #7
}
 800111e:	4618      	mov	r0, r3
 8001120:	46bd      	mov	sp, r7
 8001122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001126:	4770      	bx	lr
 8001128:	e000ed00 	.word	0xe000ed00

0800112c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800112c:	b480      	push	{r7}
 800112e:	b083      	sub	sp, #12
 8001130:	af00      	add	r7, sp, #0
 8001132:	4603      	mov	r3, r0
 8001134:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800113a:	2b00      	cmp	r3, #0
 800113c:	db0b      	blt.n	8001156 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800113e:	79fb      	ldrb	r3, [r7, #7]
 8001140:	f003 021f 	and.w	r2, r3, #31
 8001144:	4907      	ldr	r1, [pc, #28]	@ (8001164 <__NVIC_EnableIRQ+0x38>)
 8001146:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800114a:	095b      	lsrs	r3, r3, #5
 800114c:	2001      	movs	r0, #1
 800114e:	fa00 f202 	lsl.w	r2, r0, r2
 8001152:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001156:	bf00      	nop
 8001158:	370c      	adds	r7, #12
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop
 8001164:	e000e100 	.word	0xe000e100

08001168 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	4603      	mov	r3, r0
 8001170:	6039      	str	r1, [r7, #0]
 8001172:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001174:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001178:	2b00      	cmp	r3, #0
 800117a:	db0a      	blt.n	8001192 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	b2da      	uxtb	r2, r3
 8001180:	490c      	ldr	r1, [pc, #48]	@ (80011b4 <__NVIC_SetPriority+0x4c>)
 8001182:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001186:	0112      	lsls	r2, r2, #4
 8001188:	b2d2      	uxtb	r2, r2
 800118a:	440b      	add	r3, r1
 800118c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001190:	e00a      	b.n	80011a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	b2da      	uxtb	r2, r3
 8001196:	4908      	ldr	r1, [pc, #32]	@ (80011b8 <__NVIC_SetPriority+0x50>)
 8001198:	79fb      	ldrb	r3, [r7, #7]
 800119a:	f003 030f 	and.w	r3, r3, #15
 800119e:	3b04      	subs	r3, #4
 80011a0:	0112      	lsls	r2, r2, #4
 80011a2:	b2d2      	uxtb	r2, r2
 80011a4:	440b      	add	r3, r1
 80011a6:	761a      	strb	r2, [r3, #24]
}
 80011a8:	bf00      	nop
 80011aa:	370c      	adds	r7, #12
 80011ac:	46bd      	mov	sp, r7
 80011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b2:	4770      	bx	lr
 80011b4:	e000e100 	.word	0xe000e100
 80011b8:	e000ed00 	.word	0xe000ed00

080011bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011bc:	b480      	push	{r7}
 80011be:	b089      	sub	sp, #36	@ 0x24
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	60f8      	str	r0, [r7, #12]
 80011c4:	60b9      	str	r1, [r7, #8]
 80011c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	f003 0307 	and.w	r3, r3, #7
 80011ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011d0:	69fb      	ldr	r3, [r7, #28]
 80011d2:	f1c3 0307 	rsb	r3, r3, #7
 80011d6:	2b04      	cmp	r3, #4
 80011d8:	bf28      	it	cs
 80011da:	2304      	movcs	r3, #4
 80011dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	3304      	adds	r3, #4
 80011e2:	2b06      	cmp	r3, #6
 80011e4:	d902      	bls.n	80011ec <NVIC_EncodePriority+0x30>
 80011e6:	69fb      	ldr	r3, [r7, #28]
 80011e8:	3b03      	subs	r3, #3
 80011ea:	e000      	b.n	80011ee <NVIC_EncodePriority+0x32>
 80011ec:	2300      	movs	r3, #0
 80011ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011f0:	f04f 32ff 	mov.w	r2, #4294967295
 80011f4:	69bb      	ldr	r3, [r7, #24]
 80011f6:	fa02 f303 	lsl.w	r3, r2, r3
 80011fa:	43da      	mvns	r2, r3
 80011fc:	68bb      	ldr	r3, [r7, #8]
 80011fe:	401a      	ands	r2, r3
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001204:	f04f 31ff 	mov.w	r1, #4294967295
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	fa01 f303 	lsl.w	r3, r1, r3
 800120e:	43d9      	mvns	r1, r3
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001214:	4313      	orrs	r3, r2
         );
}
 8001216:	4618      	mov	r0, r3
 8001218:	3724      	adds	r7, #36	@ 0x24
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr

08001222 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001222:	b580      	push	{r7, lr}
 8001224:	b082      	sub	sp, #8
 8001226:	af00      	add	r7, sp, #0
 8001228:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f7ff ff4c 	bl	80010c8 <__NVIC_SetPriorityGrouping>
}
 8001230:	bf00      	nop
 8001232:	3708      	adds	r7, #8
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}

08001238 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001238:	b580      	push	{r7, lr}
 800123a:	b086      	sub	sp, #24
 800123c:	af00      	add	r7, sp, #0
 800123e:	4603      	mov	r3, r0
 8001240:	60b9      	str	r1, [r7, #8]
 8001242:	607a      	str	r2, [r7, #4]
 8001244:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001246:	2300      	movs	r3, #0
 8001248:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800124a:	f7ff ff61 	bl	8001110 <__NVIC_GetPriorityGrouping>
 800124e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001250:	687a      	ldr	r2, [r7, #4]
 8001252:	68b9      	ldr	r1, [r7, #8]
 8001254:	6978      	ldr	r0, [r7, #20]
 8001256:	f7ff ffb1 	bl	80011bc <NVIC_EncodePriority>
 800125a:	4602      	mov	r2, r0
 800125c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001260:	4611      	mov	r1, r2
 8001262:	4618      	mov	r0, r3
 8001264:	f7ff ff80 	bl	8001168 <__NVIC_SetPriority>
}
 8001268:	bf00      	nop
 800126a:	3718      	adds	r7, #24
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}

08001270 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	4603      	mov	r3, r0
 8001278:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800127a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff ff54 	bl	800112c <__NVIC_EnableIRQ>
}
 8001284:	bf00      	nop
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}

0800128c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800128c:	b480      	push	{r7}
 800128e:	b089      	sub	sp, #36	@ 0x24
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001296:	2300      	movs	r3, #0
 8001298:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800129a:	2300      	movs	r3, #0
 800129c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800129e:	2300      	movs	r3, #0
 80012a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012a2:	2300      	movs	r3, #0
 80012a4:	61fb      	str	r3, [r7, #28]
 80012a6:	e159      	b.n	800155c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80012a8:	2201      	movs	r2, #1
 80012aa:	69fb      	ldr	r3, [r7, #28]
 80012ac:	fa02 f303 	lsl.w	r3, r2, r3
 80012b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	697a      	ldr	r2, [r7, #20]
 80012b8:	4013      	ands	r3, r2
 80012ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80012bc:	693a      	ldr	r2, [r7, #16]
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	429a      	cmp	r2, r3
 80012c2:	f040 8148 	bne.w	8001556 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	f003 0303 	and.w	r3, r3, #3
 80012ce:	2b01      	cmp	r3, #1
 80012d0:	d005      	beq.n	80012de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012da:	2b02      	cmp	r3, #2
 80012dc:	d130      	bne.n	8001340 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	689b      	ldr	r3, [r3, #8]
 80012e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80012e4:	69fb      	ldr	r3, [r7, #28]
 80012e6:	005b      	lsls	r3, r3, #1
 80012e8:	2203      	movs	r2, #3
 80012ea:	fa02 f303 	lsl.w	r3, r2, r3
 80012ee:	43db      	mvns	r3, r3
 80012f0:	69ba      	ldr	r2, [r7, #24]
 80012f2:	4013      	ands	r3, r2
 80012f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	68da      	ldr	r2, [r3, #12]
 80012fa:	69fb      	ldr	r3, [r7, #28]
 80012fc:	005b      	lsls	r3, r3, #1
 80012fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001302:	69ba      	ldr	r2, [r7, #24]
 8001304:	4313      	orrs	r3, r2
 8001306:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	69ba      	ldr	r2, [r7, #24]
 800130c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001314:	2201      	movs	r2, #1
 8001316:	69fb      	ldr	r3, [r7, #28]
 8001318:	fa02 f303 	lsl.w	r3, r2, r3
 800131c:	43db      	mvns	r3, r3
 800131e:	69ba      	ldr	r2, [r7, #24]
 8001320:	4013      	ands	r3, r2
 8001322:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	091b      	lsrs	r3, r3, #4
 800132a:	f003 0201 	and.w	r2, r3, #1
 800132e:	69fb      	ldr	r3, [r7, #28]
 8001330:	fa02 f303 	lsl.w	r3, r2, r3
 8001334:	69ba      	ldr	r2, [r7, #24]
 8001336:	4313      	orrs	r3, r2
 8001338:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	69ba      	ldr	r2, [r7, #24]
 800133e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	f003 0303 	and.w	r3, r3, #3
 8001348:	2b03      	cmp	r3, #3
 800134a:	d017      	beq.n	800137c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001352:	69fb      	ldr	r3, [r7, #28]
 8001354:	005b      	lsls	r3, r3, #1
 8001356:	2203      	movs	r2, #3
 8001358:	fa02 f303 	lsl.w	r3, r2, r3
 800135c:	43db      	mvns	r3, r3
 800135e:	69ba      	ldr	r2, [r7, #24]
 8001360:	4013      	ands	r3, r2
 8001362:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	689a      	ldr	r2, [r3, #8]
 8001368:	69fb      	ldr	r3, [r7, #28]
 800136a:	005b      	lsls	r3, r3, #1
 800136c:	fa02 f303 	lsl.w	r3, r2, r3
 8001370:	69ba      	ldr	r2, [r7, #24]
 8001372:	4313      	orrs	r3, r2
 8001374:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	69ba      	ldr	r2, [r7, #24]
 800137a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	f003 0303 	and.w	r3, r3, #3
 8001384:	2b02      	cmp	r3, #2
 8001386:	d123      	bne.n	80013d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001388:	69fb      	ldr	r3, [r7, #28]
 800138a:	08da      	lsrs	r2, r3, #3
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	3208      	adds	r2, #8
 8001390:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001394:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001396:	69fb      	ldr	r3, [r7, #28]
 8001398:	f003 0307 	and.w	r3, r3, #7
 800139c:	009b      	lsls	r3, r3, #2
 800139e:	220f      	movs	r2, #15
 80013a0:	fa02 f303 	lsl.w	r3, r2, r3
 80013a4:	43db      	mvns	r3, r3
 80013a6:	69ba      	ldr	r2, [r7, #24]
 80013a8:	4013      	ands	r3, r2
 80013aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	691a      	ldr	r2, [r3, #16]
 80013b0:	69fb      	ldr	r3, [r7, #28]
 80013b2:	f003 0307 	and.w	r3, r3, #7
 80013b6:	009b      	lsls	r3, r3, #2
 80013b8:	fa02 f303 	lsl.w	r3, r2, r3
 80013bc:	69ba      	ldr	r2, [r7, #24]
 80013be:	4313      	orrs	r3, r2
 80013c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80013c2:	69fb      	ldr	r3, [r7, #28]
 80013c4:	08da      	lsrs	r2, r3, #3
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	3208      	adds	r2, #8
 80013ca:	69b9      	ldr	r1, [r7, #24]
 80013cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013d6:	69fb      	ldr	r3, [r7, #28]
 80013d8:	005b      	lsls	r3, r3, #1
 80013da:	2203      	movs	r2, #3
 80013dc:	fa02 f303 	lsl.w	r3, r2, r3
 80013e0:	43db      	mvns	r3, r3
 80013e2:	69ba      	ldr	r2, [r7, #24]
 80013e4:	4013      	ands	r3, r2
 80013e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	f003 0203 	and.w	r2, r3, #3
 80013f0:	69fb      	ldr	r3, [r7, #28]
 80013f2:	005b      	lsls	r3, r3, #1
 80013f4:	fa02 f303 	lsl.w	r3, r2, r3
 80013f8:	69ba      	ldr	r2, [r7, #24]
 80013fa:	4313      	orrs	r3, r2
 80013fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	69ba      	ldr	r2, [r7, #24]
 8001402:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800140c:	2b00      	cmp	r3, #0
 800140e:	f000 80a2 	beq.w	8001556 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001412:	2300      	movs	r3, #0
 8001414:	60fb      	str	r3, [r7, #12]
 8001416:	4b57      	ldr	r3, [pc, #348]	@ (8001574 <HAL_GPIO_Init+0x2e8>)
 8001418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800141a:	4a56      	ldr	r2, [pc, #344]	@ (8001574 <HAL_GPIO_Init+0x2e8>)
 800141c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001420:	6453      	str	r3, [r2, #68]	@ 0x44
 8001422:	4b54      	ldr	r3, [pc, #336]	@ (8001574 <HAL_GPIO_Init+0x2e8>)
 8001424:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001426:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800142a:	60fb      	str	r3, [r7, #12]
 800142c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800142e:	4a52      	ldr	r2, [pc, #328]	@ (8001578 <HAL_GPIO_Init+0x2ec>)
 8001430:	69fb      	ldr	r3, [r7, #28]
 8001432:	089b      	lsrs	r3, r3, #2
 8001434:	3302      	adds	r3, #2
 8001436:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800143a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800143c:	69fb      	ldr	r3, [r7, #28]
 800143e:	f003 0303 	and.w	r3, r3, #3
 8001442:	009b      	lsls	r3, r3, #2
 8001444:	220f      	movs	r2, #15
 8001446:	fa02 f303 	lsl.w	r3, r2, r3
 800144a:	43db      	mvns	r3, r3
 800144c:	69ba      	ldr	r2, [r7, #24]
 800144e:	4013      	ands	r3, r2
 8001450:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	4a49      	ldr	r2, [pc, #292]	@ (800157c <HAL_GPIO_Init+0x2f0>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d019      	beq.n	800148e <HAL_GPIO_Init+0x202>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4a48      	ldr	r2, [pc, #288]	@ (8001580 <HAL_GPIO_Init+0x2f4>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d013      	beq.n	800148a <HAL_GPIO_Init+0x1fe>
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	4a47      	ldr	r2, [pc, #284]	@ (8001584 <HAL_GPIO_Init+0x2f8>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d00d      	beq.n	8001486 <HAL_GPIO_Init+0x1fa>
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	4a46      	ldr	r2, [pc, #280]	@ (8001588 <HAL_GPIO_Init+0x2fc>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d007      	beq.n	8001482 <HAL_GPIO_Init+0x1f6>
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	4a45      	ldr	r2, [pc, #276]	@ (800158c <HAL_GPIO_Init+0x300>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d101      	bne.n	800147e <HAL_GPIO_Init+0x1f2>
 800147a:	2304      	movs	r3, #4
 800147c:	e008      	b.n	8001490 <HAL_GPIO_Init+0x204>
 800147e:	2307      	movs	r3, #7
 8001480:	e006      	b.n	8001490 <HAL_GPIO_Init+0x204>
 8001482:	2303      	movs	r3, #3
 8001484:	e004      	b.n	8001490 <HAL_GPIO_Init+0x204>
 8001486:	2302      	movs	r3, #2
 8001488:	e002      	b.n	8001490 <HAL_GPIO_Init+0x204>
 800148a:	2301      	movs	r3, #1
 800148c:	e000      	b.n	8001490 <HAL_GPIO_Init+0x204>
 800148e:	2300      	movs	r3, #0
 8001490:	69fa      	ldr	r2, [r7, #28]
 8001492:	f002 0203 	and.w	r2, r2, #3
 8001496:	0092      	lsls	r2, r2, #2
 8001498:	4093      	lsls	r3, r2
 800149a:	69ba      	ldr	r2, [r7, #24]
 800149c:	4313      	orrs	r3, r2
 800149e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014a0:	4935      	ldr	r1, [pc, #212]	@ (8001578 <HAL_GPIO_Init+0x2ec>)
 80014a2:	69fb      	ldr	r3, [r7, #28]
 80014a4:	089b      	lsrs	r3, r3, #2
 80014a6:	3302      	adds	r3, #2
 80014a8:	69ba      	ldr	r2, [r7, #24]
 80014aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014ae:	4b38      	ldr	r3, [pc, #224]	@ (8001590 <HAL_GPIO_Init+0x304>)
 80014b0:	689b      	ldr	r3, [r3, #8]
 80014b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014b4:	693b      	ldr	r3, [r7, #16]
 80014b6:	43db      	mvns	r3, r3
 80014b8:	69ba      	ldr	r2, [r7, #24]
 80014ba:	4013      	ands	r3, r2
 80014bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d003      	beq.n	80014d2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80014ca:	69ba      	ldr	r2, [r7, #24]
 80014cc:	693b      	ldr	r3, [r7, #16]
 80014ce:	4313      	orrs	r3, r2
 80014d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80014d2:	4a2f      	ldr	r2, [pc, #188]	@ (8001590 <HAL_GPIO_Init+0x304>)
 80014d4:	69bb      	ldr	r3, [r7, #24]
 80014d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80014d8:	4b2d      	ldr	r3, [pc, #180]	@ (8001590 <HAL_GPIO_Init+0x304>)
 80014da:	68db      	ldr	r3, [r3, #12]
 80014dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	43db      	mvns	r3, r3
 80014e2:	69ba      	ldr	r2, [r7, #24]
 80014e4:	4013      	ands	r3, r2
 80014e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d003      	beq.n	80014fc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80014f4:	69ba      	ldr	r2, [r7, #24]
 80014f6:	693b      	ldr	r3, [r7, #16]
 80014f8:	4313      	orrs	r3, r2
 80014fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80014fc:	4a24      	ldr	r2, [pc, #144]	@ (8001590 <HAL_GPIO_Init+0x304>)
 80014fe:	69bb      	ldr	r3, [r7, #24]
 8001500:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001502:	4b23      	ldr	r3, [pc, #140]	@ (8001590 <HAL_GPIO_Init+0x304>)
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001508:	693b      	ldr	r3, [r7, #16]
 800150a:	43db      	mvns	r3, r3
 800150c:	69ba      	ldr	r2, [r7, #24]
 800150e:	4013      	ands	r3, r2
 8001510:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800151a:	2b00      	cmp	r3, #0
 800151c:	d003      	beq.n	8001526 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800151e:	69ba      	ldr	r2, [r7, #24]
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	4313      	orrs	r3, r2
 8001524:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001526:	4a1a      	ldr	r2, [pc, #104]	@ (8001590 <HAL_GPIO_Init+0x304>)
 8001528:	69bb      	ldr	r3, [r7, #24]
 800152a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800152c:	4b18      	ldr	r3, [pc, #96]	@ (8001590 <HAL_GPIO_Init+0x304>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	43db      	mvns	r3, r3
 8001536:	69ba      	ldr	r2, [r7, #24]
 8001538:	4013      	ands	r3, r2
 800153a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001544:	2b00      	cmp	r3, #0
 8001546:	d003      	beq.n	8001550 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001548:	69ba      	ldr	r2, [r7, #24]
 800154a:	693b      	ldr	r3, [r7, #16]
 800154c:	4313      	orrs	r3, r2
 800154e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001550:	4a0f      	ldr	r2, [pc, #60]	@ (8001590 <HAL_GPIO_Init+0x304>)
 8001552:	69bb      	ldr	r3, [r7, #24]
 8001554:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001556:	69fb      	ldr	r3, [r7, #28]
 8001558:	3301      	adds	r3, #1
 800155a:	61fb      	str	r3, [r7, #28]
 800155c:	69fb      	ldr	r3, [r7, #28]
 800155e:	2b0f      	cmp	r3, #15
 8001560:	f67f aea2 	bls.w	80012a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001564:	bf00      	nop
 8001566:	bf00      	nop
 8001568:	3724      	adds	r7, #36	@ 0x24
 800156a:	46bd      	mov	sp, r7
 800156c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001570:	4770      	bx	lr
 8001572:	bf00      	nop
 8001574:	40023800 	.word	0x40023800
 8001578:	40013800 	.word	0x40013800
 800157c:	40020000 	.word	0x40020000
 8001580:	40020400 	.word	0x40020400
 8001584:	40020800 	.word	0x40020800
 8001588:	40020c00 	.word	0x40020c00
 800158c:	40021000 	.word	0x40021000
 8001590:	40013c00 	.word	0x40013c00

08001594 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
 800159c:	460b      	mov	r3, r1
 800159e:	807b      	strh	r3, [r7, #2]
 80015a0:	4613      	mov	r3, r2
 80015a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80015a4:	787b      	ldrb	r3, [r7, #1]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d003      	beq.n	80015b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015aa:	887a      	ldrh	r2, [r7, #2]
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80015b0:	e003      	b.n	80015ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80015b2:	887b      	ldrh	r3, [r7, #2]
 80015b4:	041a      	lsls	r2, r3, #16
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	619a      	str	r2, [r3, #24]
}
 80015ba:	bf00      	nop
 80015bc:	370c      	adds	r7, #12
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr
	...

080015c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b084      	sub	sp, #16
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d101      	bne.n	80015da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	e12b      	b.n	8001832 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80015e0:	b2db      	uxtb	r3, r3
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d106      	bne.n	80015f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	2200      	movs	r2, #0
 80015ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80015ee:	6878      	ldr	r0, [r7, #4]
 80015f0:	f7ff f8ea 	bl	80007c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2224      	movs	r2, #36	@ 0x24
 80015f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f022 0201 	bic.w	r2, r2, #1
 800160a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	681a      	ldr	r2, [r3, #0]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800161a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800162a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800162c:	f000 fd80 	bl	8002130 <HAL_RCC_GetPCLK1Freq>
 8001630:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	4a81      	ldr	r2, [pc, #516]	@ (800183c <HAL_I2C_Init+0x274>)
 8001638:	4293      	cmp	r3, r2
 800163a:	d807      	bhi.n	800164c <HAL_I2C_Init+0x84>
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	4a80      	ldr	r2, [pc, #512]	@ (8001840 <HAL_I2C_Init+0x278>)
 8001640:	4293      	cmp	r3, r2
 8001642:	bf94      	ite	ls
 8001644:	2301      	movls	r3, #1
 8001646:	2300      	movhi	r3, #0
 8001648:	b2db      	uxtb	r3, r3
 800164a:	e006      	b.n	800165a <HAL_I2C_Init+0x92>
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	4a7d      	ldr	r2, [pc, #500]	@ (8001844 <HAL_I2C_Init+0x27c>)
 8001650:	4293      	cmp	r3, r2
 8001652:	bf94      	ite	ls
 8001654:	2301      	movls	r3, #1
 8001656:	2300      	movhi	r3, #0
 8001658:	b2db      	uxtb	r3, r3
 800165a:	2b00      	cmp	r3, #0
 800165c:	d001      	beq.n	8001662 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e0e7      	b.n	8001832 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	4a78      	ldr	r2, [pc, #480]	@ (8001848 <HAL_I2C_Init+0x280>)
 8001666:	fba2 2303 	umull	r2, r3, r2, r3
 800166a:	0c9b      	lsrs	r3, r3, #18
 800166c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	68ba      	ldr	r2, [r7, #8]
 800167e:	430a      	orrs	r2, r1
 8001680:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	6a1b      	ldr	r3, [r3, #32]
 8001688:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	4a6a      	ldr	r2, [pc, #424]	@ (800183c <HAL_I2C_Init+0x274>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d802      	bhi.n	800169c <HAL_I2C_Init+0xd4>
 8001696:	68bb      	ldr	r3, [r7, #8]
 8001698:	3301      	adds	r3, #1
 800169a:	e009      	b.n	80016b0 <HAL_I2C_Init+0xe8>
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80016a2:	fb02 f303 	mul.w	r3, r2, r3
 80016a6:	4a69      	ldr	r2, [pc, #420]	@ (800184c <HAL_I2C_Init+0x284>)
 80016a8:	fba2 2303 	umull	r2, r3, r2, r3
 80016ac:	099b      	lsrs	r3, r3, #6
 80016ae:	3301      	adds	r3, #1
 80016b0:	687a      	ldr	r2, [r7, #4]
 80016b2:	6812      	ldr	r2, [r2, #0]
 80016b4:	430b      	orrs	r3, r1
 80016b6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	69db      	ldr	r3, [r3, #28]
 80016be:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80016c2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	495c      	ldr	r1, [pc, #368]	@ (800183c <HAL_I2C_Init+0x274>)
 80016cc:	428b      	cmp	r3, r1
 80016ce:	d819      	bhi.n	8001704 <HAL_I2C_Init+0x13c>
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	1e59      	subs	r1, r3, #1
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	005b      	lsls	r3, r3, #1
 80016da:	fbb1 f3f3 	udiv	r3, r1, r3
 80016de:	1c59      	adds	r1, r3, #1
 80016e0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80016e4:	400b      	ands	r3, r1
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d00a      	beq.n	8001700 <HAL_I2C_Init+0x138>
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	1e59      	subs	r1, r3, #1
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	005b      	lsls	r3, r3, #1
 80016f4:	fbb1 f3f3 	udiv	r3, r1, r3
 80016f8:	3301      	adds	r3, #1
 80016fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016fe:	e051      	b.n	80017a4 <HAL_I2C_Init+0x1dc>
 8001700:	2304      	movs	r3, #4
 8001702:	e04f      	b.n	80017a4 <HAL_I2C_Init+0x1dc>
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	689b      	ldr	r3, [r3, #8]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d111      	bne.n	8001730 <HAL_I2C_Init+0x168>
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	1e58      	subs	r0, r3, #1
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6859      	ldr	r1, [r3, #4]
 8001714:	460b      	mov	r3, r1
 8001716:	005b      	lsls	r3, r3, #1
 8001718:	440b      	add	r3, r1
 800171a:	fbb0 f3f3 	udiv	r3, r0, r3
 800171e:	3301      	adds	r3, #1
 8001720:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001724:	2b00      	cmp	r3, #0
 8001726:	bf0c      	ite	eq
 8001728:	2301      	moveq	r3, #1
 800172a:	2300      	movne	r3, #0
 800172c:	b2db      	uxtb	r3, r3
 800172e:	e012      	b.n	8001756 <HAL_I2C_Init+0x18e>
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	1e58      	subs	r0, r3, #1
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6859      	ldr	r1, [r3, #4]
 8001738:	460b      	mov	r3, r1
 800173a:	009b      	lsls	r3, r3, #2
 800173c:	440b      	add	r3, r1
 800173e:	0099      	lsls	r1, r3, #2
 8001740:	440b      	add	r3, r1
 8001742:	fbb0 f3f3 	udiv	r3, r0, r3
 8001746:	3301      	adds	r3, #1
 8001748:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800174c:	2b00      	cmp	r3, #0
 800174e:	bf0c      	ite	eq
 8001750:	2301      	moveq	r3, #1
 8001752:	2300      	movne	r3, #0
 8001754:	b2db      	uxtb	r3, r3
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <HAL_I2C_Init+0x196>
 800175a:	2301      	movs	r3, #1
 800175c:	e022      	b.n	80017a4 <HAL_I2C_Init+0x1dc>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	689b      	ldr	r3, [r3, #8]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d10e      	bne.n	8001784 <HAL_I2C_Init+0x1bc>
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	1e58      	subs	r0, r3, #1
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6859      	ldr	r1, [r3, #4]
 800176e:	460b      	mov	r3, r1
 8001770:	005b      	lsls	r3, r3, #1
 8001772:	440b      	add	r3, r1
 8001774:	fbb0 f3f3 	udiv	r3, r0, r3
 8001778:	3301      	adds	r3, #1
 800177a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800177e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001782:	e00f      	b.n	80017a4 <HAL_I2C_Init+0x1dc>
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	1e58      	subs	r0, r3, #1
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6859      	ldr	r1, [r3, #4]
 800178c:	460b      	mov	r3, r1
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	440b      	add	r3, r1
 8001792:	0099      	lsls	r1, r3, #2
 8001794:	440b      	add	r3, r1
 8001796:	fbb0 f3f3 	udiv	r3, r0, r3
 800179a:	3301      	adds	r3, #1
 800179c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017a0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80017a4:	6879      	ldr	r1, [r7, #4]
 80017a6:	6809      	ldr	r1, [r1, #0]
 80017a8:	4313      	orrs	r3, r2
 80017aa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	69da      	ldr	r2, [r3, #28]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6a1b      	ldr	r3, [r3, #32]
 80017be:	431a      	orrs	r2, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	430a      	orrs	r2, r1
 80017c6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	689b      	ldr	r3, [r3, #8]
 80017ce:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80017d2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80017d6:	687a      	ldr	r2, [r7, #4]
 80017d8:	6911      	ldr	r1, [r2, #16]
 80017da:	687a      	ldr	r2, [r7, #4]
 80017dc:	68d2      	ldr	r2, [r2, #12]
 80017de:	4311      	orrs	r1, r2
 80017e0:	687a      	ldr	r2, [r7, #4]
 80017e2:	6812      	ldr	r2, [r2, #0]
 80017e4:	430b      	orrs	r3, r1
 80017e6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	68db      	ldr	r3, [r3, #12]
 80017ee:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	695a      	ldr	r2, [r3, #20]
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	699b      	ldr	r3, [r3, #24]
 80017fa:	431a      	orrs	r2, r3
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	430a      	orrs	r2, r1
 8001802:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	681a      	ldr	r2, [r3, #0]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f042 0201 	orr.w	r2, r2, #1
 8001812:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	2200      	movs	r2, #0
 8001818:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2220      	movs	r2, #32
 800181e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2200      	movs	r2, #0
 8001826:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2200      	movs	r2, #0
 800182c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001830:	2300      	movs	r3, #0
}
 8001832:	4618      	mov	r0, r3
 8001834:	3710      	adds	r7, #16
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	000186a0 	.word	0x000186a0
 8001840:	001e847f 	.word	0x001e847f
 8001844:	003d08ff 	.word	0x003d08ff
 8001848:	431bde83 	.word	0x431bde83
 800184c:	10624dd3 	.word	0x10624dd3

08001850 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b086      	sub	sp, #24
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d101      	bne.n	8001862 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800185e:	2301      	movs	r3, #1
 8001860:	e267      	b.n	8001d32 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f003 0301 	and.w	r3, r3, #1
 800186a:	2b00      	cmp	r3, #0
 800186c:	d075      	beq.n	800195a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800186e:	4b88      	ldr	r3, [pc, #544]	@ (8001a90 <HAL_RCC_OscConfig+0x240>)
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	f003 030c 	and.w	r3, r3, #12
 8001876:	2b04      	cmp	r3, #4
 8001878:	d00c      	beq.n	8001894 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800187a:	4b85      	ldr	r3, [pc, #532]	@ (8001a90 <HAL_RCC_OscConfig+0x240>)
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001882:	2b08      	cmp	r3, #8
 8001884:	d112      	bne.n	80018ac <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001886:	4b82      	ldr	r3, [pc, #520]	@ (8001a90 <HAL_RCC_OscConfig+0x240>)
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800188e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001892:	d10b      	bne.n	80018ac <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001894:	4b7e      	ldr	r3, [pc, #504]	@ (8001a90 <HAL_RCC_OscConfig+0x240>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800189c:	2b00      	cmp	r3, #0
 800189e:	d05b      	beq.n	8001958 <HAL_RCC_OscConfig+0x108>
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d157      	bne.n	8001958 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80018a8:	2301      	movs	r3, #1
 80018aa:	e242      	b.n	8001d32 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80018b4:	d106      	bne.n	80018c4 <HAL_RCC_OscConfig+0x74>
 80018b6:	4b76      	ldr	r3, [pc, #472]	@ (8001a90 <HAL_RCC_OscConfig+0x240>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4a75      	ldr	r2, [pc, #468]	@ (8001a90 <HAL_RCC_OscConfig+0x240>)
 80018bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018c0:	6013      	str	r3, [r2, #0]
 80018c2:	e01d      	b.n	8001900 <HAL_RCC_OscConfig+0xb0>
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80018cc:	d10c      	bne.n	80018e8 <HAL_RCC_OscConfig+0x98>
 80018ce:	4b70      	ldr	r3, [pc, #448]	@ (8001a90 <HAL_RCC_OscConfig+0x240>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4a6f      	ldr	r2, [pc, #444]	@ (8001a90 <HAL_RCC_OscConfig+0x240>)
 80018d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018d8:	6013      	str	r3, [r2, #0]
 80018da:	4b6d      	ldr	r3, [pc, #436]	@ (8001a90 <HAL_RCC_OscConfig+0x240>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a6c      	ldr	r2, [pc, #432]	@ (8001a90 <HAL_RCC_OscConfig+0x240>)
 80018e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018e4:	6013      	str	r3, [r2, #0]
 80018e6:	e00b      	b.n	8001900 <HAL_RCC_OscConfig+0xb0>
 80018e8:	4b69      	ldr	r3, [pc, #420]	@ (8001a90 <HAL_RCC_OscConfig+0x240>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a68      	ldr	r2, [pc, #416]	@ (8001a90 <HAL_RCC_OscConfig+0x240>)
 80018ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018f2:	6013      	str	r3, [r2, #0]
 80018f4:	4b66      	ldr	r3, [pc, #408]	@ (8001a90 <HAL_RCC_OscConfig+0x240>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a65      	ldr	r2, [pc, #404]	@ (8001a90 <HAL_RCC_OscConfig+0x240>)
 80018fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d013      	beq.n	8001930 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001908:	f7ff fbd2 	bl	80010b0 <HAL_GetTick>
 800190c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800190e:	e008      	b.n	8001922 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001910:	f7ff fbce 	bl	80010b0 <HAL_GetTick>
 8001914:	4602      	mov	r2, r0
 8001916:	693b      	ldr	r3, [r7, #16]
 8001918:	1ad3      	subs	r3, r2, r3
 800191a:	2b64      	cmp	r3, #100	@ 0x64
 800191c:	d901      	bls.n	8001922 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800191e:	2303      	movs	r3, #3
 8001920:	e207      	b.n	8001d32 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001922:	4b5b      	ldr	r3, [pc, #364]	@ (8001a90 <HAL_RCC_OscConfig+0x240>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800192a:	2b00      	cmp	r3, #0
 800192c:	d0f0      	beq.n	8001910 <HAL_RCC_OscConfig+0xc0>
 800192e:	e014      	b.n	800195a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001930:	f7ff fbbe 	bl	80010b0 <HAL_GetTick>
 8001934:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001936:	e008      	b.n	800194a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001938:	f7ff fbba 	bl	80010b0 <HAL_GetTick>
 800193c:	4602      	mov	r2, r0
 800193e:	693b      	ldr	r3, [r7, #16]
 8001940:	1ad3      	subs	r3, r2, r3
 8001942:	2b64      	cmp	r3, #100	@ 0x64
 8001944:	d901      	bls.n	800194a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001946:	2303      	movs	r3, #3
 8001948:	e1f3      	b.n	8001d32 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800194a:	4b51      	ldr	r3, [pc, #324]	@ (8001a90 <HAL_RCC_OscConfig+0x240>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001952:	2b00      	cmp	r3, #0
 8001954:	d1f0      	bne.n	8001938 <HAL_RCC_OscConfig+0xe8>
 8001956:	e000      	b.n	800195a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001958:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f003 0302 	and.w	r3, r3, #2
 8001962:	2b00      	cmp	r3, #0
 8001964:	d063      	beq.n	8001a2e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001966:	4b4a      	ldr	r3, [pc, #296]	@ (8001a90 <HAL_RCC_OscConfig+0x240>)
 8001968:	689b      	ldr	r3, [r3, #8]
 800196a:	f003 030c 	and.w	r3, r3, #12
 800196e:	2b00      	cmp	r3, #0
 8001970:	d00b      	beq.n	800198a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001972:	4b47      	ldr	r3, [pc, #284]	@ (8001a90 <HAL_RCC_OscConfig+0x240>)
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800197a:	2b08      	cmp	r3, #8
 800197c:	d11c      	bne.n	80019b8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800197e:	4b44      	ldr	r3, [pc, #272]	@ (8001a90 <HAL_RCC_OscConfig+0x240>)
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001986:	2b00      	cmp	r3, #0
 8001988:	d116      	bne.n	80019b8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800198a:	4b41      	ldr	r3, [pc, #260]	@ (8001a90 <HAL_RCC_OscConfig+0x240>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f003 0302 	and.w	r3, r3, #2
 8001992:	2b00      	cmp	r3, #0
 8001994:	d005      	beq.n	80019a2 <HAL_RCC_OscConfig+0x152>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	68db      	ldr	r3, [r3, #12]
 800199a:	2b01      	cmp	r3, #1
 800199c:	d001      	beq.n	80019a2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800199e:	2301      	movs	r3, #1
 80019a0:	e1c7      	b.n	8001d32 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019a2:	4b3b      	ldr	r3, [pc, #236]	@ (8001a90 <HAL_RCC_OscConfig+0x240>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	691b      	ldr	r3, [r3, #16]
 80019ae:	00db      	lsls	r3, r3, #3
 80019b0:	4937      	ldr	r1, [pc, #220]	@ (8001a90 <HAL_RCC_OscConfig+0x240>)
 80019b2:	4313      	orrs	r3, r2
 80019b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019b6:	e03a      	b.n	8001a2e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	68db      	ldr	r3, [r3, #12]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d020      	beq.n	8001a02 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019c0:	4b34      	ldr	r3, [pc, #208]	@ (8001a94 <HAL_RCC_OscConfig+0x244>)
 80019c2:	2201      	movs	r2, #1
 80019c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019c6:	f7ff fb73 	bl	80010b0 <HAL_GetTick>
 80019ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019cc:	e008      	b.n	80019e0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019ce:	f7ff fb6f 	bl	80010b0 <HAL_GetTick>
 80019d2:	4602      	mov	r2, r0
 80019d4:	693b      	ldr	r3, [r7, #16]
 80019d6:	1ad3      	subs	r3, r2, r3
 80019d8:	2b02      	cmp	r3, #2
 80019da:	d901      	bls.n	80019e0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80019dc:	2303      	movs	r3, #3
 80019de:	e1a8      	b.n	8001d32 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019e0:	4b2b      	ldr	r3, [pc, #172]	@ (8001a90 <HAL_RCC_OscConfig+0x240>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f003 0302 	and.w	r3, r3, #2
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d0f0      	beq.n	80019ce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019ec:	4b28      	ldr	r3, [pc, #160]	@ (8001a90 <HAL_RCC_OscConfig+0x240>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	691b      	ldr	r3, [r3, #16]
 80019f8:	00db      	lsls	r3, r3, #3
 80019fa:	4925      	ldr	r1, [pc, #148]	@ (8001a90 <HAL_RCC_OscConfig+0x240>)
 80019fc:	4313      	orrs	r3, r2
 80019fe:	600b      	str	r3, [r1, #0]
 8001a00:	e015      	b.n	8001a2e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a02:	4b24      	ldr	r3, [pc, #144]	@ (8001a94 <HAL_RCC_OscConfig+0x244>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a08:	f7ff fb52 	bl	80010b0 <HAL_GetTick>
 8001a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a0e:	e008      	b.n	8001a22 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a10:	f7ff fb4e 	bl	80010b0 <HAL_GetTick>
 8001a14:	4602      	mov	r2, r0
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	2b02      	cmp	r3, #2
 8001a1c:	d901      	bls.n	8001a22 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	e187      	b.n	8001d32 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a22:	4b1b      	ldr	r3, [pc, #108]	@ (8001a90 <HAL_RCC_OscConfig+0x240>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f003 0302 	and.w	r3, r3, #2
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d1f0      	bne.n	8001a10 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f003 0308 	and.w	r3, r3, #8
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d036      	beq.n	8001aa8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	695b      	ldr	r3, [r3, #20]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d016      	beq.n	8001a70 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a42:	4b15      	ldr	r3, [pc, #84]	@ (8001a98 <HAL_RCC_OscConfig+0x248>)
 8001a44:	2201      	movs	r2, #1
 8001a46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a48:	f7ff fb32 	bl	80010b0 <HAL_GetTick>
 8001a4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a4e:	e008      	b.n	8001a62 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a50:	f7ff fb2e 	bl	80010b0 <HAL_GetTick>
 8001a54:	4602      	mov	r2, r0
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	1ad3      	subs	r3, r2, r3
 8001a5a:	2b02      	cmp	r3, #2
 8001a5c:	d901      	bls.n	8001a62 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001a5e:	2303      	movs	r3, #3
 8001a60:	e167      	b.n	8001d32 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a62:	4b0b      	ldr	r3, [pc, #44]	@ (8001a90 <HAL_RCC_OscConfig+0x240>)
 8001a64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a66:	f003 0302 	and.w	r3, r3, #2
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d0f0      	beq.n	8001a50 <HAL_RCC_OscConfig+0x200>
 8001a6e:	e01b      	b.n	8001aa8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a70:	4b09      	ldr	r3, [pc, #36]	@ (8001a98 <HAL_RCC_OscConfig+0x248>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a76:	f7ff fb1b 	bl	80010b0 <HAL_GetTick>
 8001a7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a7c:	e00e      	b.n	8001a9c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a7e:	f7ff fb17 	bl	80010b0 <HAL_GetTick>
 8001a82:	4602      	mov	r2, r0
 8001a84:	693b      	ldr	r3, [r7, #16]
 8001a86:	1ad3      	subs	r3, r2, r3
 8001a88:	2b02      	cmp	r3, #2
 8001a8a:	d907      	bls.n	8001a9c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001a8c:	2303      	movs	r3, #3
 8001a8e:	e150      	b.n	8001d32 <HAL_RCC_OscConfig+0x4e2>
 8001a90:	40023800 	.word	0x40023800
 8001a94:	42470000 	.word	0x42470000
 8001a98:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a9c:	4b88      	ldr	r3, [pc, #544]	@ (8001cc0 <HAL_RCC_OscConfig+0x470>)
 8001a9e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001aa0:	f003 0302 	and.w	r3, r3, #2
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d1ea      	bne.n	8001a7e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f003 0304 	and.w	r3, r3, #4
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	f000 8097 	beq.w	8001be4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001aba:	4b81      	ldr	r3, [pc, #516]	@ (8001cc0 <HAL_RCC_OscConfig+0x470>)
 8001abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001abe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d10f      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	60bb      	str	r3, [r7, #8]
 8001aca:	4b7d      	ldr	r3, [pc, #500]	@ (8001cc0 <HAL_RCC_OscConfig+0x470>)
 8001acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ace:	4a7c      	ldr	r2, [pc, #496]	@ (8001cc0 <HAL_RCC_OscConfig+0x470>)
 8001ad0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ad4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ad6:	4b7a      	ldr	r3, [pc, #488]	@ (8001cc0 <HAL_RCC_OscConfig+0x470>)
 8001ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ada:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ade:	60bb      	str	r3, [r7, #8]
 8001ae0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ae6:	4b77      	ldr	r3, [pc, #476]	@ (8001cc4 <HAL_RCC_OscConfig+0x474>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d118      	bne.n	8001b24 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001af2:	4b74      	ldr	r3, [pc, #464]	@ (8001cc4 <HAL_RCC_OscConfig+0x474>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4a73      	ldr	r2, [pc, #460]	@ (8001cc4 <HAL_RCC_OscConfig+0x474>)
 8001af8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001afc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001afe:	f7ff fad7 	bl	80010b0 <HAL_GetTick>
 8001b02:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b04:	e008      	b.n	8001b18 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b06:	f7ff fad3 	bl	80010b0 <HAL_GetTick>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	693b      	ldr	r3, [r7, #16]
 8001b0e:	1ad3      	subs	r3, r2, r3
 8001b10:	2b02      	cmp	r3, #2
 8001b12:	d901      	bls.n	8001b18 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001b14:	2303      	movs	r3, #3
 8001b16:	e10c      	b.n	8001d32 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b18:	4b6a      	ldr	r3, [pc, #424]	@ (8001cc4 <HAL_RCC_OscConfig+0x474>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d0f0      	beq.n	8001b06 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d106      	bne.n	8001b3a <HAL_RCC_OscConfig+0x2ea>
 8001b2c:	4b64      	ldr	r3, [pc, #400]	@ (8001cc0 <HAL_RCC_OscConfig+0x470>)
 8001b2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b30:	4a63      	ldr	r2, [pc, #396]	@ (8001cc0 <HAL_RCC_OscConfig+0x470>)
 8001b32:	f043 0301 	orr.w	r3, r3, #1
 8001b36:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b38:	e01c      	b.n	8001b74 <HAL_RCC_OscConfig+0x324>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	2b05      	cmp	r3, #5
 8001b40:	d10c      	bne.n	8001b5c <HAL_RCC_OscConfig+0x30c>
 8001b42:	4b5f      	ldr	r3, [pc, #380]	@ (8001cc0 <HAL_RCC_OscConfig+0x470>)
 8001b44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b46:	4a5e      	ldr	r2, [pc, #376]	@ (8001cc0 <HAL_RCC_OscConfig+0x470>)
 8001b48:	f043 0304 	orr.w	r3, r3, #4
 8001b4c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b4e:	4b5c      	ldr	r3, [pc, #368]	@ (8001cc0 <HAL_RCC_OscConfig+0x470>)
 8001b50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b52:	4a5b      	ldr	r2, [pc, #364]	@ (8001cc0 <HAL_RCC_OscConfig+0x470>)
 8001b54:	f043 0301 	orr.w	r3, r3, #1
 8001b58:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b5a:	e00b      	b.n	8001b74 <HAL_RCC_OscConfig+0x324>
 8001b5c:	4b58      	ldr	r3, [pc, #352]	@ (8001cc0 <HAL_RCC_OscConfig+0x470>)
 8001b5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b60:	4a57      	ldr	r2, [pc, #348]	@ (8001cc0 <HAL_RCC_OscConfig+0x470>)
 8001b62:	f023 0301 	bic.w	r3, r3, #1
 8001b66:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b68:	4b55      	ldr	r3, [pc, #340]	@ (8001cc0 <HAL_RCC_OscConfig+0x470>)
 8001b6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b6c:	4a54      	ldr	r2, [pc, #336]	@ (8001cc0 <HAL_RCC_OscConfig+0x470>)
 8001b6e:	f023 0304 	bic.w	r3, r3, #4
 8001b72:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d015      	beq.n	8001ba8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b7c:	f7ff fa98 	bl	80010b0 <HAL_GetTick>
 8001b80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b82:	e00a      	b.n	8001b9a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b84:	f7ff fa94 	bl	80010b0 <HAL_GetTick>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	693b      	ldr	r3, [r7, #16]
 8001b8c:	1ad3      	subs	r3, r2, r3
 8001b8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d901      	bls.n	8001b9a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001b96:	2303      	movs	r3, #3
 8001b98:	e0cb      	b.n	8001d32 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b9a:	4b49      	ldr	r3, [pc, #292]	@ (8001cc0 <HAL_RCC_OscConfig+0x470>)
 8001b9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b9e:	f003 0302 	and.w	r3, r3, #2
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d0ee      	beq.n	8001b84 <HAL_RCC_OscConfig+0x334>
 8001ba6:	e014      	b.n	8001bd2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ba8:	f7ff fa82 	bl	80010b0 <HAL_GetTick>
 8001bac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bae:	e00a      	b.n	8001bc6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bb0:	f7ff fa7e 	bl	80010b0 <HAL_GetTick>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	1ad3      	subs	r3, r2, r3
 8001bba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d901      	bls.n	8001bc6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	e0b5      	b.n	8001d32 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bc6:	4b3e      	ldr	r3, [pc, #248]	@ (8001cc0 <HAL_RCC_OscConfig+0x470>)
 8001bc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bca:	f003 0302 	and.w	r3, r3, #2
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d1ee      	bne.n	8001bb0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001bd2:	7dfb      	ldrb	r3, [r7, #23]
 8001bd4:	2b01      	cmp	r3, #1
 8001bd6:	d105      	bne.n	8001be4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bd8:	4b39      	ldr	r3, [pc, #228]	@ (8001cc0 <HAL_RCC_OscConfig+0x470>)
 8001bda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bdc:	4a38      	ldr	r2, [pc, #224]	@ (8001cc0 <HAL_RCC_OscConfig+0x470>)
 8001bde:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001be2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	699b      	ldr	r3, [r3, #24]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	f000 80a1 	beq.w	8001d30 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001bee:	4b34      	ldr	r3, [pc, #208]	@ (8001cc0 <HAL_RCC_OscConfig+0x470>)
 8001bf0:	689b      	ldr	r3, [r3, #8]
 8001bf2:	f003 030c 	and.w	r3, r3, #12
 8001bf6:	2b08      	cmp	r3, #8
 8001bf8:	d05c      	beq.n	8001cb4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	699b      	ldr	r3, [r3, #24]
 8001bfe:	2b02      	cmp	r3, #2
 8001c00:	d141      	bne.n	8001c86 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c02:	4b31      	ldr	r3, [pc, #196]	@ (8001cc8 <HAL_RCC_OscConfig+0x478>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c08:	f7ff fa52 	bl	80010b0 <HAL_GetTick>
 8001c0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c0e:	e008      	b.n	8001c22 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c10:	f7ff fa4e 	bl	80010b0 <HAL_GetTick>
 8001c14:	4602      	mov	r2, r0
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	1ad3      	subs	r3, r2, r3
 8001c1a:	2b02      	cmp	r3, #2
 8001c1c:	d901      	bls.n	8001c22 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	e087      	b.n	8001d32 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c22:	4b27      	ldr	r3, [pc, #156]	@ (8001cc0 <HAL_RCC_OscConfig+0x470>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d1f0      	bne.n	8001c10 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	69da      	ldr	r2, [r3, #28]
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6a1b      	ldr	r3, [r3, #32]
 8001c36:	431a      	orrs	r2, r3
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c3c:	019b      	lsls	r3, r3, #6
 8001c3e:	431a      	orrs	r2, r3
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c44:	085b      	lsrs	r3, r3, #1
 8001c46:	3b01      	subs	r3, #1
 8001c48:	041b      	lsls	r3, r3, #16
 8001c4a:	431a      	orrs	r2, r3
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c50:	061b      	lsls	r3, r3, #24
 8001c52:	491b      	ldr	r1, [pc, #108]	@ (8001cc0 <HAL_RCC_OscConfig+0x470>)
 8001c54:	4313      	orrs	r3, r2
 8001c56:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c58:	4b1b      	ldr	r3, [pc, #108]	@ (8001cc8 <HAL_RCC_OscConfig+0x478>)
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c5e:	f7ff fa27 	bl	80010b0 <HAL_GetTick>
 8001c62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c64:	e008      	b.n	8001c78 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c66:	f7ff fa23 	bl	80010b0 <HAL_GetTick>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	1ad3      	subs	r3, r2, r3
 8001c70:	2b02      	cmp	r3, #2
 8001c72:	d901      	bls.n	8001c78 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001c74:	2303      	movs	r3, #3
 8001c76:	e05c      	b.n	8001d32 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c78:	4b11      	ldr	r3, [pc, #68]	@ (8001cc0 <HAL_RCC_OscConfig+0x470>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d0f0      	beq.n	8001c66 <HAL_RCC_OscConfig+0x416>
 8001c84:	e054      	b.n	8001d30 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c86:	4b10      	ldr	r3, [pc, #64]	@ (8001cc8 <HAL_RCC_OscConfig+0x478>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c8c:	f7ff fa10 	bl	80010b0 <HAL_GetTick>
 8001c90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c92:	e008      	b.n	8001ca6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c94:	f7ff fa0c 	bl	80010b0 <HAL_GetTick>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	2b02      	cmp	r3, #2
 8001ca0:	d901      	bls.n	8001ca6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	e045      	b.n	8001d32 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ca6:	4b06      	ldr	r3, [pc, #24]	@ (8001cc0 <HAL_RCC_OscConfig+0x470>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d1f0      	bne.n	8001c94 <HAL_RCC_OscConfig+0x444>
 8001cb2:	e03d      	b.n	8001d30 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	699b      	ldr	r3, [r3, #24]
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d107      	bne.n	8001ccc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	e038      	b.n	8001d32 <HAL_RCC_OscConfig+0x4e2>
 8001cc0:	40023800 	.word	0x40023800
 8001cc4:	40007000 	.word	0x40007000
 8001cc8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001ccc:	4b1b      	ldr	r3, [pc, #108]	@ (8001d3c <HAL_RCC_OscConfig+0x4ec>)
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	699b      	ldr	r3, [r3, #24]
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d028      	beq.n	8001d2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d121      	bne.n	8001d2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cf2:	429a      	cmp	r2, r3
 8001cf4:	d11a      	bne.n	8001d2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001cf6:	68fa      	ldr	r2, [r7, #12]
 8001cf8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	687a      	ldr	r2, [r7, #4]
 8001d00:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001d02:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d111      	bne.n	8001d2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d12:	085b      	lsrs	r3, r3, #1
 8001d14:	3b01      	subs	r3, #1
 8001d16:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	d107      	bne.n	8001d2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d26:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	d001      	beq.n	8001d30 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e000      	b.n	8001d32 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001d30:	2300      	movs	r3, #0
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3718      	adds	r7, #24
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	40023800 	.word	0x40023800

08001d40 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b084      	sub	sp, #16
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
 8001d48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d101      	bne.n	8001d54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d50:	2301      	movs	r3, #1
 8001d52:	e0cc      	b.n	8001eee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d54:	4b68      	ldr	r3, [pc, #416]	@ (8001ef8 <HAL_RCC_ClockConfig+0x1b8>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f003 0307 	and.w	r3, r3, #7
 8001d5c:	683a      	ldr	r2, [r7, #0]
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	d90c      	bls.n	8001d7c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d62:	4b65      	ldr	r3, [pc, #404]	@ (8001ef8 <HAL_RCC_ClockConfig+0x1b8>)
 8001d64:	683a      	ldr	r2, [r7, #0]
 8001d66:	b2d2      	uxtb	r2, r2
 8001d68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d6a:	4b63      	ldr	r3, [pc, #396]	@ (8001ef8 <HAL_RCC_ClockConfig+0x1b8>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 0307 	and.w	r3, r3, #7
 8001d72:	683a      	ldr	r2, [r7, #0]
 8001d74:	429a      	cmp	r2, r3
 8001d76:	d001      	beq.n	8001d7c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	e0b8      	b.n	8001eee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f003 0302 	and.w	r3, r3, #2
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d020      	beq.n	8001dca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f003 0304 	and.w	r3, r3, #4
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d005      	beq.n	8001da0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d94:	4b59      	ldr	r3, [pc, #356]	@ (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001d96:	689b      	ldr	r3, [r3, #8]
 8001d98:	4a58      	ldr	r2, [pc, #352]	@ (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001d9a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001d9e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f003 0308 	and.w	r3, r3, #8
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d005      	beq.n	8001db8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001dac:	4b53      	ldr	r3, [pc, #332]	@ (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	4a52      	ldr	r2, [pc, #328]	@ (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001db2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001db6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001db8:	4b50      	ldr	r3, [pc, #320]	@ (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	494d      	ldr	r1, [pc, #308]	@ (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f003 0301 	and.w	r3, r3, #1
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d044      	beq.n	8001e60 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	2b01      	cmp	r3, #1
 8001ddc:	d107      	bne.n	8001dee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dde:	4b47      	ldr	r3, [pc, #284]	@ (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d119      	bne.n	8001e1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	e07f      	b.n	8001eee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	2b02      	cmp	r3, #2
 8001df4:	d003      	beq.n	8001dfe <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001dfa:	2b03      	cmp	r3, #3
 8001dfc:	d107      	bne.n	8001e0e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dfe:	4b3f      	ldr	r3, [pc, #252]	@ (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d109      	bne.n	8001e1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	e06f      	b.n	8001eee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e0e:	4b3b      	ldr	r3, [pc, #236]	@ (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f003 0302 	and.w	r3, r3, #2
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d101      	bne.n	8001e1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e067      	b.n	8001eee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e1e:	4b37      	ldr	r3, [pc, #220]	@ (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	f023 0203 	bic.w	r2, r3, #3
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	4934      	ldr	r1, [pc, #208]	@ (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e30:	f7ff f93e 	bl	80010b0 <HAL_GetTick>
 8001e34:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e36:	e00a      	b.n	8001e4e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e38:	f7ff f93a 	bl	80010b0 <HAL_GetTick>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d901      	bls.n	8001e4e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	e04f      	b.n	8001eee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e4e:	4b2b      	ldr	r3, [pc, #172]	@ (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	f003 020c 	and.w	r2, r3, #12
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	009b      	lsls	r3, r3, #2
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d1eb      	bne.n	8001e38 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e60:	4b25      	ldr	r3, [pc, #148]	@ (8001ef8 <HAL_RCC_ClockConfig+0x1b8>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f003 0307 	and.w	r3, r3, #7
 8001e68:	683a      	ldr	r2, [r7, #0]
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d20c      	bcs.n	8001e88 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e6e:	4b22      	ldr	r3, [pc, #136]	@ (8001ef8 <HAL_RCC_ClockConfig+0x1b8>)
 8001e70:	683a      	ldr	r2, [r7, #0]
 8001e72:	b2d2      	uxtb	r2, r2
 8001e74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e76:	4b20      	ldr	r3, [pc, #128]	@ (8001ef8 <HAL_RCC_ClockConfig+0x1b8>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f003 0307 	and.w	r3, r3, #7
 8001e7e:	683a      	ldr	r2, [r7, #0]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d001      	beq.n	8001e88 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	e032      	b.n	8001eee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f003 0304 	and.w	r3, r3, #4
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d008      	beq.n	8001ea6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e94:	4b19      	ldr	r3, [pc, #100]	@ (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	4916      	ldr	r1, [pc, #88]	@ (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f003 0308 	and.w	r3, r3, #8
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d009      	beq.n	8001ec6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001eb2:	4b12      	ldr	r3, [pc, #72]	@ (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	691b      	ldr	r3, [r3, #16]
 8001ebe:	00db      	lsls	r3, r3, #3
 8001ec0:	490e      	ldr	r1, [pc, #56]	@ (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001ec6:	f000 f821 	bl	8001f0c <HAL_RCC_GetSysClockFreq>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	4b0b      	ldr	r3, [pc, #44]	@ (8001efc <HAL_RCC_ClockConfig+0x1bc>)
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	091b      	lsrs	r3, r3, #4
 8001ed2:	f003 030f 	and.w	r3, r3, #15
 8001ed6:	490a      	ldr	r1, [pc, #40]	@ (8001f00 <HAL_RCC_ClockConfig+0x1c0>)
 8001ed8:	5ccb      	ldrb	r3, [r1, r3]
 8001eda:	fa22 f303 	lsr.w	r3, r2, r3
 8001ede:	4a09      	ldr	r2, [pc, #36]	@ (8001f04 <HAL_RCC_ClockConfig+0x1c4>)
 8001ee0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001ee2:	4b09      	ldr	r3, [pc, #36]	@ (8001f08 <HAL_RCC_ClockConfig+0x1c8>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f7fe fe5c 	bl	8000ba4 <HAL_InitTick>

  return HAL_OK;
 8001eec:	2300      	movs	r3, #0
}
 8001eee:	4618      	mov	r0, r3
 8001ef0:	3710      	adds	r7, #16
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	40023c00 	.word	0x40023c00
 8001efc:	40023800 	.word	0x40023800
 8001f00:	08005eb0 	.word	0x08005eb0
 8001f04:	20000000 	.word	0x20000000
 8001f08:	20000004 	.word	0x20000004

08001f0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f10:	b094      	sub	sp, #80	@ 0x50
 8001f12:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001f14:	2300      	movs	r3, #0
 8001f16:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001f20:	2300      	movs	r3, #0
 8001f22:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f24:	4b79      	ldr	r3, [pc, #484]	@ (800210c <HAL_RCC_GetSysClockFreq+0x200>)
 8001f26:	689b      	ldr	r3, [r3, #8]
 8001f28:	f003 030c 	and.w	r3, r3, #12
 8001f2c:	2b08      	cmp	r3, #8
 8001f2e:	d00d      	beq.n	8001f4c <HAL_RCC_GetSysClockFreq+0x40>
 8001f30:	2b08      	cmp	r3, #8
 8001f32:	f200 80e1 	bhi.w	80020f8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d002      	beq.n	8001f40 <HAL_RCC_GetSysClockFreq+0x34>
 8001f3a:	2b04      	cmp	r3, #4
 8001f3c:	d003      	beq.n	8001f46 <HAL_RCC_GetSysClockFreq+0x3a>
 8001f3e:	e0db      	b.n	80020f8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001f40:	4b73      	ldr	r3, [pc, #460]	@ (8002110 <HAL_RCC_GetSysClockFreq+0x204>)
 8001f42:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001f44:	e0db      	b.n	80020fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001f46:	4b73      	ldr	r3, [pc, #460]	@ (8002114 <HAL_RCC_GetSysClockFreq+0x208>)
 8001f48:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001f4a:	e0d8      	b.n	80020fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f4c:	4b6f      	ldr	r3, [pc, #444]	@ (800210c <HAL_RCC_GetSysClockFreq+0x200>)
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001f54:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f56:	4b6d      	ldr	r3, [pc, #436]	@ (800210c <HAL_RCC_GetSysClockFreq+0x200>)
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d063      	beq.n	800202a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f62:	4b6a      	ldr	r3, [pc, #424]	@ (800210c <HAL_RCC_GetSysClockFreq+0x200>)
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	099b      	lsrs	r3, r3, #6
 8001f68:	2200      	movs	r2, #0
 8001f6a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001f6c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001f6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f74:	633b      	str	r3, [r7, #48]	@ 0x30
 8001f76:	2300      	movs	r3, #0
 8001f78:	637b      	str	r3, [r7, #52]	@ 0x34
 8001f7a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001f7e:	4622      	mov	r2, r4
 8001f80:	462b      	mov	r3, r5
 8001f82:	f04f 0000 	mov.w	r0, #0
 8001f86:	f04f 0100 	mov.w	r1, #0
 8001f8a:	0159      	lsls	r1, r3, #5
 8001f8c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001f90:	0150      	lsls	r0, r2, #5
 8001f92:	4602      	mov	r2, r0
 8001f94:	460b      	mov	r3, r1
 8001f96:	4621      	mov	r1, r4
 8001f98:	1a51      	subs	r1, r2, r1
 8001f9a:	6139      	str	r1, [r7, #16]
 8001f9c:	4629      	mov	r1, r5
 8001f9e:	eb63 0301 	sbc.w	r3, r3, r1
 8001fa2:	617b      	str	r3, [r7, #20]
 8001fa4:	f04f 0200 	mov.w	r2, #0
 8001fa8:	f04f 0300 	mov.w	r3, #0
 8001fac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001fb0:	4659      	mov	r1, fp
 8001fb2:	018b      	lsls	r3, r1, #6
 8001fb4:	4651      	mov	r1, sl
 8001fb6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001fba:	4651      	mov	r1, sl
 8001fbc:	018a      	lsls	r2, r1, #6
 8001fbe:	4651      	mov	r1, sl
 8001fc0:	ebb2 0801 	subs.w	r8, r2, r1
 8001fc4:	4659      	mov	r1, fp
 8001fc6:	eb63 0901 	sbc.w	r9, r3, r1
 8001fca:	f04f 0200 	mov.w	r2, #0
 8001fce:	f04f 0300 	mov.w	r3, #0
 8001fd2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001fd6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001fda:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001fde:	4690      	mov	r8, r2
 8001fe0:	4699      	mov	r9, r3
 8001fe2:	4623      	mov	r3, r4
 8001fe4:	eb18 0303 	adds.w	r3, r8, r3
 8001fe8:	60bb      	str	r3, [r7, #8]
 8001fea:	462b      	mov	r3, r5
 8001fec:	eb49 0303 	adc.w	r3, r9, r3
 8001ff0:	60fb      	str	r3, [r7, #12]
 8001ff2:	f04f 0200 	mov.w	r2, #0
 8001ff6:	f04f 0300 	mov.w	r3, #0
 8001ffa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001ffe:	4629      	mov	r1, r5
 8002000:	024b      	lsls	r3, r1, #9
 8002002:	4621      	mov	r1, r4
 8002004:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002008:	4621      	mov	r1, r4
 800200a:	024a      	lsls	r2, r1, #9
 800200c:	4610      	mov	r0, r2
 800200e:	4619      	mov	r1, r3
 8002010:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002012:	2200      	movs	r2, #0
 8002014:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002016:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002018:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800201c:	f7fe f930 	bl	8000280 <__aeabi_uldivmod>
 8002020:	4602      	mov	r2, r0
 8002022:	460b      	mov	r3, r1
 8002024:	4613      	mov	r3, r2
 8002026:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002028:	e058      	b.n	80020dc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800202a:	4b38      	ldr	r3, [pc, #224]	@ (800210c <HAL_RCC_GetSysClockFreq+0x200>)
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	099b      	lsrs	r3, r3, #6
 8002030:	2200      	movs	r2, #0
 8002032:	4618      	mov	r0, r3
 8002034:	4611      	mov	r1, r2
 8002036:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800203a:	623b      	str	r3, [r7, #32]
 800203c:	2300      	movs	r3, #0
 800203e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002040:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002044:	4642      	mov	r2, r8
 8002046:	464b      	mov	r3, r9
 8002048:	f04f 0000 	mov.w	r0, #0
 800204c:	f04f 0100 	mov.w	r1, #0
 8002050:	0159      	lsls	r1, r3, #5
 8002052:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002056:	0150      	lsls	r0, r2, #5
 8002058:	4602      	mov	r2, r0
 800205a:	460b      	mov	r3, r1
 800205c:	4641      	mov	r1, r8
 800205e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002062:	4649      	mov	r1, r9
 8002064:	eb63 0b01 	sbc.w	fp, r3, r1
 8002068:	f04f 0200 	mov.w	r2, #0
 800206c:	f04f 0300 	mov.w	r3, #0
 8002070:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002074:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002078:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800207c:	ebb2 040a 	subs.w	r4, r2, sl
 8002080:	eb63 050b 	sbc.w	r5, r3, fp
 8002084:	f04f 0200 	mov.w	r2, #0
 8002088:	f04f 0300 	mov.w	r3, #0
 800208c:	00eb      	lsls	r3, r5, #3
 800208e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002092:	00e2      	lsls	r2, r4, #3
 8002094:	4614      	mov	r4, r2
 8002096:	461d      	mov	r5, r3
 8002098:	4643      	mov	r3, r8
 800209a:	18e3      	adds	r3, r4, r3
 800209c:	603b      	str	r3, [r7, #0]
 800209e:	464b      	mov	r3, r9
 80020a0:	eb45 0303 	adc.w	r3, r5, r3
 80020a4:	607b      	str	r3, [r7, #4]
 80020a6:	f04f 0200 	mov.w	r2, #0
 80020aa:	f04f 0300 	mov.w	r3, #0
 80020ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80020b2:	4629      	mov	r1, r5
 80020b4:	028b      	lsls	r3, r1, #10
 80020b6:	4621      	mov	r1, r4
 80020b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80020bc:	4621      	mov	r1, r4
 80020be:	028a      	lsls	r2, r1, #10
 80020c0:	4610      	mov	r0, r2
 80020c2:	4619      	mov	r1, r3
 80020c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80020c6:	2200      	movs	r2, #0
 80020c8:	61bb      	str	r3, [r7, #24]
 80020ca:	61fa      	str	r2, [r7, #28]
 80020cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80020d0:	f7fe f8d6 	bl	8000280 <__aeabi_uldivmod>
 80020d4:	4602      	mov	r2, r0
 80020d6:	460b      	mov	r3, r1
 80020d8:	4613      	mov	r3, r2
 80020da:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80020dc:	4b0b      	ldr	r3, [pc, #44]	@ (800210c <HAL_RCC_GetSysClockFreq+0x200>)
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	0c1b      	lsrs	r3, r3, #16
 80020e2:	f003 0303 	and.w	r3, r3, #3
 80020e6:	3301      	adds	r3, #1
 80020e8:	005b      	lsls	r3, r3, #1
 80020ea:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80020ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80020ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80020f4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80020f6:	e002      	b.n	80020fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80020f8:	4b05      	ldr	r3, [pc, #20]	@ (8002110 <HAL_RCC_GetSysClockFreq+0x204>)
 80020fa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80020fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80020fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002100:	4618      	mov	r0, r3
 8002102:	3750      	adds	r7, #80	@ 0x50
 8002104:	46bd      	mov	sp, r7
 8002106:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800210a:	bf00      	nop
 800210c:	40023800 	.word	0x40023800
 8002110:	00f42400 	.word	0x00f42400
 8002114:	007a1200 	.word	0x007a1200

08002118 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800211c:	4b03      	ldr	r3, [pc, #12]	@ (800212c <HAL_RCC_GetHCLKFreq+0x14>)
 800211e:	681b      	ldr	r3, [r3, #0]
}
 8002120:	4618      	mov	r0, r3
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
 800212a:	bf00      	nop
 800212c:	20000000 	.word	0x20000000

08002130 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002134:	f7ff fff0 	bl	8002118 <HAL_RCC_GetHCLKFreq>
 8002138:	4602      	mov	r2, r0
 800213a:	4b05      	ldr	r3, [pc, #20]	@ (8002150 <HAL_RCC_GetPCLK1Freq+0x20>)
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	0a9b      	lsrs	r3, r3, #10
 8002140:	f003 0307 	and.w	r3, r3, #7
 8002144:	4903      	ldr	r1, [pc, #12]	@ (8002154 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002146:	5ccb      	ldrb	r3, [r1, r3]
 8002148:	fa22 f303 	lsr.w	r3, r2, r3
}
 800214c:	4618      	mov	r0, r3
 800214e:	bd80      	pop	{r7, pc}
 8002150:	40023800 	.word	0x40023800
 8002154:	08005ec0 	.word	0x08005ec0

08002158 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800215c:	f7ff ffdc 	bl	8002118 <HAL_RCC_GetHCLKFreq>
 8002160:	4602      	mov	r2, r0
 8002162:	4b05      	ldr	r3, [pc, #20]	@ (8002178 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002164:	689b      	ldr	r3, [r3, #8]
 8002166:	0b5b      	lsrs	r3, r3, #13
 8002168:	f003 0307 	and.w	r3, r3, #7
 800216c:	4903      	ldr	r1, [pc, #12]	@ (800217c <HAL_RCC_GetPCLK2Freq+0x24>)
 800216e:	5ccb      	ldrb	r3, [r1, r3]
 8002170:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002174:	4618      	mov	r0, r3
 8002176:	bd80      	pop	{r7, pc}
 8002178:	40023800 	.word	0x40023800
 800217c:	08005ec0 	.word	0x08005ec0

08002180 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
 8002188:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	220f      	movs	r2, #15
 800218e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002190:	4b12      	ldr	r3, [pc, #72]	@ (80021dc <HAL_RCC_GetClockConfig+0x5c>)
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	f003 0203 	and.w	r2, r3, #3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800219c:	4b0f      	ldr	r3, [pc, #60]	@ (80021dc <HAL_RCC_GetClockConfig+0x5c>)
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80021a8:	4b0c      	ldr	r3, [pc, #48]	@ (80021dc <HAL_RCC_GetClockConfig+0x5c>)
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80021b4:	4b09      	ldr	r3, [pc, #36]	@ (80021dc <HAL_RCC_GetClockConfig+0x5c>)
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	08db      	lsrs	r3, r3, #3
 80021ba:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80021c2:	4b07      	ldr	r3, [pc, #28]	@ (80021e0 <HAL_RCC_GetClockConfig+0x60>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f003 0207 	and.w	r2, r3, #7
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	601a      	str	r2, [r3, #0]
}
 80021ce:	bf00      	nop
 80021d0:	370c      	adds	r7, #12
 80021d2:	46bd      	mov	sp, r7
 80021d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d8:	4770      	bx	lr
 80021da:	bf00      	nop
 80021dc:	40023800 	.word	0x40023800
 80021e0:	40023c00 	.word	0x40023c00

080021e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d101      	bne.n	80021f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	e07b      	b.n	80022ee <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d108      	bne.n	8002210 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002206:	d009      	beq.n	800221c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2200      	movs	r2, #0
 800220c:	61da      	str	r2, [r3, #28]
 800220e:	e005      	b.n	800221c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2200      	movs	r2, #0
 8002214:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2200      	movs	r2, #0
 800221a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2200      	movs	r2, #0
 8002220:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002228:	b2db      	uxtb	r3, r3
 800222a:	2b00      	cmp	r3, #0
 800222c:	d106      	bne.n	800223c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2200      	movs	r2, #0
 8002232:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002236:	6878      	ldr	r0, [r7, #4]
 8002238:	f7fe fc40 	bl	8000abc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2202      	movs	r2, #2
 8002240:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002252:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002264:	431a      	orrs	r2, r3
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	68db      	ldr	r3, [r3, #12]
 800226a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800226e:	431a      	orrs	r2, r3
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	691b      	ldr	r3, [r3, #16]
 8002274:	f003 0302 	and.w	r3, r3, #2
 8002278:	431a      	orrs	r2, r3
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	695b      	ldr	r3, [r3, #20]
 800227e:	f003 0301 	and.w	r3, r3, #1
 8002282:	431a      	orrs	r2, r3
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	699b      	ldr	r3, [r3, #24]
 8002288:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800228c:	431a      	orrs	r2, r3
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	69db      	ldr	r3, [r3, #28]
 8002292:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002296:	431a      	orrs	r2, r3
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6a1b      	ldr	r3, [r3, #32]
 800229c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022a0:	ea42 0103 	orr.w	r1, r2, r3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022a8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	430a      	orrs	r2, r1
 80022b2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	699b      	ldr	r3, [r3, #24]
 80022b8:	0c1b      	lsrs	r3, r3, #16
 80022ba:	f003 0104 	and.w	r1, r3, #4
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022c2:	f003 0210 	and.w	r2, r3, #16
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	430a      	orrs	r2, r1
 80022cc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	69da      	ldr	r2, [r3, #28]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80022dc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2200      	movs	r2, #0
 80022e2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2201      	movs	r2, #1
 80022e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80022ec:	2300      	movs	r3, #0
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	3708      	adds	r7, #8
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}

080022f6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80022f6:	b580      	push	{r7, lr}
 80022f8:	b08a      	sub	sp, #40	@ 0x28
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	60f8      	str	r0, [r7, #12]
 80022fe:	60b9      	str	r1, [r7, #8]
 8002300:	607a      	str	r2, [r7, #4]
 8002302:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002304:	2301      	movs	r3, #1
 8002306:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002308:	f7fe fed2 	bl	80010b0 <HAL_GetTick>
 800230c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002314:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800231c:	887b      	ldrh	r3, [r7, #2]
 800231e:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002320:	7ffb      	ldrb	r3, [r7, #31]
 8002322:	2b01      	cmp	r3, #1
 8002324:	d00c      	beq.n	8002340 <HAL_SPI_TransmitReceive+0x4a>
 8002326:	69bb      	ldr	r3, [r7, #24]
 8002328:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800232c:	d106      	bne.n	800233c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	689b      	ldr	r3, [r3, #8]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d102      	bne.n	800233c <HAL_SPI_TransmitReceive+0x46>
 8002336:	7ffb      	ldrb	r3, [r7, #31]
 8002338:	2b04      	cmp	r3, #4
 800233a:	d001      	beq.n	8002340 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800233c:	2302      	movs	r3, #2
 800233e:	e17f      	b.n	8002640 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d005      	beq.n	8002352 <HAL_SPI_TransmitReceive+0x5c>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d002      	beq.n	8002352 <HAL_SPI_TransmitReceive+0x5c>
 800234c:	887b      	ldrh	r3, [r7, #2]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d101      	bne.n	8002356 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	e174      	b.n	8002640 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800235c:	2b01      	cmp	r3, #1
 800235e:	d101      	bne.n	8002364 <HAL_SPI_TransmitReceive+0x6e>
 8002360:	2302      	movs	r3, #2
 8002362:	e16d      	b.n	8002640 <HAL_SPI_TransmitReceive+0x34a>
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	2201      	movs	r2, #1
 8002368:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002372:	b2db      	uxtb	r3, r3
 8002374:	2b04      	cmp	r3, #4
 8002376:	d003      	beq.n	8002380 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	2205      	movs	r2, #5
 800237c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	2200      	movs	r2, #0
 8002384:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	687a      	ldr	r2, [r7, #4]
 800238a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	887a      	ldrh	r2, [r7, #2]
 8002390:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	887a      	ldrh	r2, [r7, #2]
 8002396:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	68ba      	ldr	r2, [r7, #8]
 800239c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	887a      	ldrh	r2, [r7, #2]
 80023a2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	887a      	ldrh	r2, [r7, #2]
 80023a8:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	2200      	movs	r2, #0
 80023ae:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	2200      	movs	r2, #0
 80023b4:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023c0:	2b40      	cmp	r3, #64	@ 0x40
 80023c2:	d007      	beq.n	80023d4 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80023d2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80023dc:	d17e      	bne.n	80024dc <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d002      	beq.n	80023ec <HAL_SPI_TransmitReceive+0xf6>
 80023e6:	8afb      	ldrh	r3, [r7, #22]
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	d16c      	bne.n	80024c6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023f0:	881a      	ldrh	r2, [r3, #0]
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023fc:	1c9a      	adds	r2, r3, #2
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002406:	b29b      	uxth	r3, r3
 8002408:	3b01      	subs	r3, #1
 800240a:	b29a      	uxth	r2, r3
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002410:	e059      	b.n	80024c6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	f003 0302 	and.w	r3, r3, #2
 800241c:	2b02      	cmp	r3, #2
 800241e:	d11b      	bne.n	8002458 <HAL_SPI_TransmitReceive+0x162>
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002424:	b29b      	uxth	r3, r3
 8002426:	2b00      	cmp	r3, #0
 8002428:	d016      	beq.n	8002458 <HAL_SPI_TransmitReceive+0x162>
 800242a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800242c:	2b01      	cmp	r3, #1
 800242e:	d113      	bne.n	8002458 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002434:	881a      	ldrh	r2, [r3, #0]
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002440:	1c9a      	adds	r2, r3, #2
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800244a:	b29b      	uxth	r3, r3
 800244c:	3b01      	subs	r3, #1
 800244e:	b29a      	uxth	r2, r3
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002454:	2300      	movs	r3, #0
 8002456:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	f003 0301 	and.w	r3, r3, #1
 8002462:	2b01      	cmp	r3, #1
 8002464:	d119      	bne.n	800249a <HAL_SPI_TransmitReceive+0x1a4>
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800246a:	b29b      	uxth	r3, r3
 800246c:	2b00      	cmp	r3, #0
 800246e:	d014      	beq.n	800249a <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	68da      	ldr	r2, [r3, #12]
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800247a:	b292      	uxth	r2, r2
 800247c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002482:	1c9a      	adds	r2, r3, #2
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800248c:	b29b      	uxth	r3, r3
 800248e:	3b01      	subs	r3, #1
 8002490:	b29a      	uxth	r2, r3
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002496:	2301      	movs	r3, #1
 8002498:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800249a:	f7fe fe09 	bl	80010b0 <HAL_GetTick>
 800249e:	4602      	mov	r2, r0
 80024a0:	6a3b      	ldr	r3, [r7, #32]
 80024a2:	1ad3      	subs	r3, r2, r3
 80024a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80024a6:	429a      	cmp	r2, r3
 80024a8:	d80d      	bhi.n	80024c6 <HAL_SPI_TransmitReceive+0x1d0>
 80024aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024b0:	d009      	beq.n	80024c6 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	2201      	movs	r2, #1
 80024b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	2200      	movs	r2, #0
 80024be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80024c2:	2303      	movs	r3, #3
 80024c4:	e0bc      	b.n	8002640 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d1a0      	bne.n	8002412 <HAL_SPI_TransmitReceive+0x11c>
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80024d4:	b29b      	uxth	r3, r3
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d19b      	bne.n	8002412 <HAL_SPI_TransmitReceive+0x11c>
 80024da:	e082      	b.n	80025e2 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d002      	beq.n	80024ea <HAL_SPI_TransmitReceive+0x1f4>
 80024e4:	8afb      	ldrh	r3, [r7, #22]
 80024e6:	2b01      	cmp	r3, #1
 80024e8:	d171      	bne.n	80025ce <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	330c      	adds	r3, #12
 80024f4:	7812      	ldrb	r2, [r2, #0]
 80024f6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024fc:	1c5a      	adds	r2, r3, #1
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002506:	b29b      	uxth	r3, r3
 8002508:	3b01      	subs	r3, #1
 800250a:	b29a      	uxth	r2, r3
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002510:	e05d      	b.n	80025ce <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	f003 0302 	and.w	r3, r3, #2
 800251c:	2b02      	cmp	r3, #2
 800251e:	d11c      	bne.n	800255a <HAL_SPI_TransmitReceive+0x264>
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002524:	b29b      	uxth	r3, r3
 8002526:	2b00      	cmp	r3, #0
 8002528:	d017      	beq.n	800255a <HAL_SPI_TransmitReceive+0x264>
 800252a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800252c:	2b01      	cmp	r3, #1
 800252e:	d114      	bne.n	800255a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	330c      	adds	r3, #12
 800253a:	7812      	ldrb	r2, [r2, #0]
 800253c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002542:	1c5a      	adds	r2, r3, #1
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800254c:	b29b      	uxth	r3, r3
 800254e:	3b01      	subs	r3, #1
 8002550:	b29a      	uxth	r2, r3
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002556:	2300      	movs	r3, #0
 8002558:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	f003 0301 	and.w	r3, r3, #1
 8002564:	2b01      	cmp	r3, #1
 8002566:	d119      	bne.n	800259c <HAL_SPI_TransmitReceive+0x2a6>
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800256c:	b29b      	uxth	r3, r3
 800256e:	2b00      	cmp	r3, #0
 8002570:	d014      	beq.n	800259c <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	68da      	ldr	r2, [r3, #12]
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800257c:	b2d2      	uxtb	r2, r2
 800257e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002584:	1c5a      	adds	r2, r3, #1
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800258e:	b29b      	uxth	r3, r3
 8002590:	3b01      	subs	r3, #1
 8002592:	b29a      	uxth	r2, r3
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002598:	2301      	movs	r3, #1
 800259a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800259c:	f7fe fd88 	bl	80010b0 <HAL_GetTick>
 80025a0:	4602      	mov	r2, r0
 80025a2:	6a3b      	ldr	r3, [r7, #32]
 80025a4:	1ad3      	subs	r3, r2, r3
 80025a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80025a8:	429a      	cmp	r2, r3
 80025aa:	d803      	bhi.n	80025b4 <HAL_SPI_TransmitReceive+0x2be>
 80025ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025b2:	d102      	bne.n	80025ba <HAL_SPI_TransmitReceive+0x2c4>
 80025b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d109      	bne.n	80025ce <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	2201      	movs	r2, #1
 80025be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2200      	movs	r2, #0
 80025c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80025ca:	2303      	movs	r3, #3
 80025cc:	e038      	b.n	8002640 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80025d2:	b29b      	uxth	r3, r3
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d19c      	bne.n	8002512 <HAL_SPI_TransmitReceive+0x21c>
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80025dc:	b29b      	uxth	r3, r3
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d197      	bne.n	8002512 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80025e2:	6a3a      	ldr	r2, [r7, #32]
 80025e4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80025e6:	68f8      	ldr	r0, [r7, #12]
 80025e8:	f000 f8b6 	bl	8002758 <SPI_EndRxTxTransaction>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d008      	beq.n	8002604 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	2220      	movs	r2, #32
 80025f6:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	2200      	movs	r2, #0
 80025fc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	e01d      	b.n	8002640 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d10a      	bne.n	8002622 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800260c:	2300      	movs	r3, #0
 800260e:	613b      	str	r3, [r7, #16]
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	68db      	ldr	r3, [r3, #12]
 8002616:	613b      	str	r3, [r7, #16]
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	613b      	str	r3, [r7, #16]
 8002620:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	2201      	movs	r2, #1
 8002626:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	2200      	movs	r2, #0
 800262e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002636:	2b00      	cmp	r3, #0
 8002638:	d001      	beq.n	800263e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800263a:	2301      	movs	r3, #1
 800263c:	e000      	b.n	8002640 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800263e:	2300      	movs	r3, #0
  }
}
 8002640:	4618      	mov	r0, r3
 8002642:	3728      	adds	r7, #40	@ 0x28
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}

08002648 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b088      	sub	sp, #32
 800264c:	af00      	add	r7, sp, #0
 800264e:	60f8      	str	r0, [r7, #12]
 8002650:	60b9      	str	r1, [r7, #8]
 8002652:	603b      	str	r3, [r7, #0]
 8002654:	4613      	mov	r3, r2
 8002656:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002658:	f7fe fd2a 	bl	80010b0 <HAL_GetTick>
 800265c:	4602      	mov	r2, r0
 800265e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002660:	1a9b      	subs	r3, r3, r2
 8002662:	683a      	ldr	r2, [r7, #0]
 8002664:	4413      	add	r3, r2
 8002666:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002668:	f7fe fd22 	bl	80010b0 <HAL_GetTick>
 800266c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800266e:	4b39      	ldr	r3, [pc, #228]	@ (8002754 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	015b      	lsls	r3, r3, #5
 8002674:	0d1b      	lsrs	r3, r3, #20
 8002676:	69fa      	ldr	r2, [r7, #28]
 8002678:	fb02 f303 	mul.w	r3, r2, r3
 800267c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800267e:	e055      	b.n	800272c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002686:	d051      	beq.n	800272c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002688:	f7fe fd12 	bl	80010b0 <HAL_GetTick>
 800268c:	4602      	mov	r2, r0
 800268e:	69bb      	ldr	r3, [r7, #24]
 8002690:	1ad3      	subs	r3, r2, r3
 8002692:	69fa      	ldr	r2, [r7, #28]
 8002694:	429a      	cmp	r2, r3
 8002696:	d902      	bls.n	800269e <SPI_WaitFlagStateUntilTimeout+0x56>
 8002698:	69fb      	ldr	r3, [r7, #28]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d13d      	bne.n	800271a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	685a      	ldr	r2, [r3, #4]
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80026ac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80026b6:	d111      	bne.n	80026dc <SPI_WaitFlagStateUntilTimeout+0x94>
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80026c0:	d004      	beq.n	80026cc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026ca:	d107      	bne.n	80026dc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	681a      	ldr	r2, [r3, #0]
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80026da:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80026e4:	d10f      	bne.n	8002706 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80026f4:	601a      	str	r2, [r3, #0]
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002704:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	2201      	movs	r2, #1
 800270a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	2200      	movs	r2, #0
 8002712:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002716:	2303      	movs	r3, #3
 8002718:	e018      	b.n	800274c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d102      	bne.n	8002726 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8002720:	2300      	movs	r3, #0
 8002722:	61fb      	str	r3, [r7, #28]
 8002724:	e002      	b.n	800272c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	3b01      	subs	r3, #1
 800272a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	689a      	ldr	r2, [r3, #8]
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	4013      	ands	r3, r2
 8002736:	68ba      	ldr	r2, [r7, #8]
 8002738:	429a      	cmp	r2, r3
 800273a:	bf0c      	ite	eq
 800273c:	2301      	moveq	r3, #1
 800273e:	2300      	movne	r3, #0
 8002740:	b2db      	uxtb	r3, r3
 8002742:	461a      	mov	r2, r3
 8002744:	79fb      	ldrb	r3, [r7, #7]
 8002746:	429a      	cmp	r2, r3
 8002748:	d19a      	bne.n	8002680 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800274a:	2300      	movs	r3, #0
}
 800274c:	4618      	mov	r0, r3
 800274e:	3720      	adds	r7, #32
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}
 8002754:	20000000 	.word	0x20000000

08002758 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b088      	sub	sp, #32
 800275c:	af02      	add	r7, sp, #8
 800275e:	60f8      	str	r0, [r7, #12]
 8002760:	60b9      	str	r1, [r7, #8]
 8002762:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	9300      	str	r3, [sp, #0]
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	2201      	movs	r2, #1
 800276c:	2102      	movs	r1, #2
 800276e:	68f8      	ldr	r0, [r7, #12]
 8002770:	f7ff ff6a 	bl	8002648 <SPI_WaitFlagStateUntilTimeout>
 8002774:	4603      	mov	r3, r0
 8002776:	2b00      	cmp	r3, #0
 8002778:	d007      	beq.n	800278a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800277e:	f043 0220 	orr.w	r2, r3, #32
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002786:	2303      	movs	r3, #3
 8002788:	e032      	b.n	80027f0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800278a:	4b1b      	ldr	r3, [pc, #108]	@ (80027f8 <SPI_EndRxTxTransaction+0xa0>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a1b      	ldr	r2, [pc, #108]	@ (80027fc <SPI_EndRxTxTransaction+0xa4>)
 8002790:	fba2 2303 	umull	r2, r3, r2, r3
 8002794:	0d5b      	lsrs	r3, r3, #21
 8002796:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800279a:	fb02 f303 	mul.w	r3, r2, r3
 800279e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80027a8:	d112      	bne.n	80027d0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	9300      	str	r3, [sp, #0]
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	2200      	movs	r2, #0
 80027b2:	2180      	movs	r1, #128	@ 0x80
 80027b4:	68f8      	ldr	r0, [r7, #12]
 80027b6:	f7ff ff47 	bl	8002648 <SPI_WaitFlagStateUntilTimeout>
 80027ba:	4603      	mov	r3, r0
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d016      	beq.n	80027ee <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027c4:	f043 0220 	orr.w	r2, r3, #32
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80027cc:	2303      	movs	r3, #3
 80027ce:	e00f      	b.n	80027f0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d00a      	beq.n	80027ec <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	3b01      	subs	r3, #1
 80027da:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027e6:	2b80      	cmp	r3, #128	@ 0x80
 80027e8:	d0f2      	beq.n	80027d0 <SPI_EndRxTxTransaction+0x78>
 80027ea:	e000      	b.n	80027ee <SPI_EndRxTxTransaction+0x96>
        break;
 80027ec:	bf00      	nop
  }

  return HAL_OK;
 80027ee:	2300      	movs	r3, #0
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3718      	adds	r7, #24
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}
 80027f8:	20000000 	.word	0x20000000
 80027fc:	165e9f81 	.word	0x165e9f81

08002800 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d101      	bne.n	8002812 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	e041      	b.n	8002896 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002818:	b2db      	uxtb	r3, r3
 800281a:	2b00      	cmp	r3, #0
 800281c:	d106      	bne.n	800282c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2200      	movs	r2, #0
 8002822:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002826:	6878      	ldr	r0, [r7, #4]
 8002828:	f7fe faee 	bl	8000e08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2202      	movs	r2, #2
 8002830:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	3304      	adds	r3, #4
 800283c:	4619      	mov	r1, r3
 800283e:	4610      	mov	r0, r2
 8002840:	f000 f9b2 	bl	8002ba8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2201      	movs	r2, #1
 8002848:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2201      	movs	r2, #1
 8002850:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2201      	movs	r2, #1
 8002858:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2201      	movs	r2, #1
 8002860:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2201      	movs	r2, #1
 8002868:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2201      	movs	r2, #1
 8002870:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2201      	movs	r2, #1
 8002878:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2201      	movs	r2, #1
 8002880:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2201      	movs	r2, #1
 8002888:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2201      	movs	r2, #1
 8002890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002894:	2300      	movs	r3, #0
}
 8002896:	4618      	mov	r0, r3
 8002898:	3708      	adds	r7, #8
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}
	...

080028a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b085      	sub	sp, #20
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028ae:	b2db      	uxtb	r3, r3
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d001      	beq.n	80028b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	e044      	b.n	8002942 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2202      	movs	r2, #2
 80028bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	68da      	ldr	r2, [r3, #12]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f042 0201 	orr.w	r2, r2, #1
 80028ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a1e      	ldr	r2, [pc, #120]	@ (8002950 <HAL_TIM_Base_Start_IT+0xb0>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d018      	beq.n	800290c <HAL_TIM_Base_Start_IT+0x6c>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028e2:	d013      	beq.n	800290c <HAL_TIM_Base_Start_IT+0x6c>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a1a      	ldr	r2, [pc, #104]	@ (8002954 <HAL_TIM_Base_Start_IT+0xb4>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d00e      	beq.n	800290c <HAL_TIM_Base_Start_IT+0x6c>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a19      	ldr	r2, [pc, #100]	@ (8002958 <HAL_TIM_Base_Start_IT+0xb8>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d009      	beq.n	800290c <HAL_TIM_Base_Start_IT+0x6c>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a17      	ldr	r2, [pc, #92]	@ (800295c <HAL_TIM_Base_Start_IT+0xbc>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d004      	beq.n	800290c <HAL_TIM_Base_Start_IT+0x6c>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a16      	ldr	r2, [pc, #88]	@ (8002960 <HAL_TIM_Base_Start_IT+0xc0>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d111      	bne.n	8002930 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	f003 0307 	and.w	r3, r3, #7
 8002916:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2b06      	cmp	r3, #6
 800291c:	d010      	beq.n	8002940 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f042 0201 	orr.w	r2, r2, #1
 800292c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800292e:	e007      	b.n	8002940 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f042 0201 	orr.w	r2, r2, #1
 800293e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002940:	2300      	movs	r3, #0
}
 8002942:	4618      	mov	r0, r3
 8002944:	3714      	adds	r7, #20
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr
 800294e:	bf00      	nop
 8002950:	40010000 	.word	0x40010000
 8002954:	40000400 	.word	0x40000400
 8002958:	40000800 	.word	0x40000800
 800295c:	40000c00 	.word	0x40000c00
 8002960:	40014000 	.word	0x40014000

08002964 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b084      	sub	sp, #16
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	68db      	ldr	r3, [r3, #12]
 8002972:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	691b      	ldr	r3, [r3, #16]
 800297a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800297c:	68bb      	ldr	r3, [r7, #8]
 800297e:	f003 0302 	and.w	r3, r3, #2
 8002982:	2b00      	cmp	r3, #0
 8002984:	d020      	beq.n	80029c8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	f003 0302 	and.w	r3, r3, #2
 800298c:	2b00      	cmp	r3, #0
 800298e:	d01b      	beq.n	80029c8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f06f 0202 	mvn.w	r2, #2
 8002998:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2201      	movs	r2, #1
 800299e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	699b      	ldr	r3, [r3, #24]
 80029a6:	f003 0303 	and.w	r3, r3, #3
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d003      	beq.n	80029b6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	f000 f8dc 	bl	8002b6c <HAL_TIM_IC_CaptureCallback>
 80029b4:	e005      	b.n	80029c2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80029b6:	6878      	ldr	r0, [r7, #4]
 80029b8:	f000 f8ce 	bl	8002b58 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029bc:	6878      	ldr	r0, [r7, #4]
 80029be:	f000 f8df 	bl	8002b80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2200      	movs	r2, #0
 80029c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	f003 0304 	and.w	r3, r3, #4
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d020      	beq.n	8002a14 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	f003 0304 	and.w	r3, r3, #4
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d01b      	beq.n	8002a14 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f06f 0204 	mvn.w	r2, #4
 80029e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2202      	movs	r2, #2
 80029ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	699b      	ldr	r3, [r3, #24]
 80029f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d003      	beq.n	8002a02 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	f000 f8b6 	bl	8002b6c <HAL_TIM_IC_CaptureCallback>
 8002a00:	e005      	b.n	8002a0e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a02:	6878      	ldr	r0, [r7, #4]
 8002a04:	f000 f8a8 	bl	8002b58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a08:	6878      	ldr	r0, [r7, #4]
 8002a0a:	f000 f8b9 	bl	8002b80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2200      	movs	r2, #0
 8002a12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	f003 0308 	and.w	r3, r3, #8
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d020      	beq.n	8002a60 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	f003 0308 	and.w	r3, r3, #8
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d01b      	beq.n	8002a60 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f06f 0208 	mvn.w	r2, #8
 8002a30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2204      	movs	r2, #4
 8002a36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	69db      	ldr	r3, [r3, #28]
 8002a3e:	f003 0303 	and.w	r3, r3, #3
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d003      	beq.n	8002a4e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f000 f890 	bl	8002b6c <HAL_TIM_IC_CaptureCallback>
 8002a4c:	e005      	b.n	8002a5a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	f000 f882 	bl	8002b58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a54:	6878      	ldr	r0, [r7, #4]
 8002a56:	f000 f893 	bl	8002b80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	f003 0310 	and.w	r3, r3, #16
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d020      	beq.n	8002aac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	f003 0310 	and.w	r3, r3, #16
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d01b      	beq.n	8002aac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f06f 0210 	mvn.w	r2, #16
 8002a7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2208      	movs	r2, #8
 8002a82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	69db      	ldr	r3, [r3, #28]
 8002a8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d003      	beq.n	8002a9a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f000 f86a 	bl	8002b6c <HAL_TIM_IC_CaptureCallback>
 8002a98:	e005      	b.n	8002aa6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f000 f85c 	bl	8002b58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002aa0:	6878      	ldr	r0, [r7, #4]
 8002aa2:	f000 f86d 	bl	8002b80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	f003 0301 	and.w	r3, r3, #1
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d00c      	beq.n	8002ad0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	f003 0301 	and.w	r3, r3, #1
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d007      	beq.n	8002ad0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f06f 0201 	mvn.w	r2, #1
 8002ac8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f000 f83a 	bl	8002b44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d00c      	beq.n	8002af4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d007      	beq.n	8002af4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002aec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	f000 f8ea 	bl	8002cc8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d00c      	beq.n	8002b18 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d007      	beq.n	8002b18 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002b10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002b12:	6878      	ldr	r0, [r7, #4]
 8002b14:	f000 f83e 	bl	8002b94 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	f003 0320 	and.w	r3, r3, #32
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d00c      	beq.n	8002b3c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	f003 0320 	and.w	r3, r3, #32
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d007      	beq.n	8002b3c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f06f 0220 	mvn.w	r2, #32
 8002b34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f000 f8bc 	bl	8002cb4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002b3c:	bf00      	nop
 8002b3e:	3710      	adds	r7, #16
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002b4c:	bf00      	nop
 8002b4e:	370c      	adds	r7, #12
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr

08002b58 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b60:	bf00      	nop
 8002b62:	370c      	adds	r7, #12
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr

08002b6c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b083      	sub	sp, #12
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b74:	bf00      	nop
 8002b76:	370c      	adds	r7, #12
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr

08002b80 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b88:	bf00      	nop
 8002b8a:	370c      	adds	r7, #12
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b92:	4770      	bx	lr

08002b94 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b083      	sub	sp, #12
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b9c:	bf00      	nop
 8002b9e:	370c      	adds	r7, #12
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba6:	4770      	bx	lr

08002ba8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b085      	sub	sp, #20
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
 8002bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	4a37      	ldr	r2, [pc, #220]	@ (8002c98 <TIM_Base_SetConfig+0xf0>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d00f      	beq.n	8002be0 <TIM_Base_SetConfig+0x38>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002bc6:	d00b      	beq.n	8002be0 <TIM_Base_SetConfig+0x38>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	4a34      	ldr	r2, [pc, #208]	@ (8002c9c <TIM_Base_SetConfig+0xf4>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d007      	beq.n	8002be0 <TIM_Base_SetConfig+0x38>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	4a33      	ldr	r2, [pc, #204]	@ (8002ca0 <TIM_Base_SetConfig+0xf8>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d003      	beq.n	8002be0 <TIM_Base_SetConfig+0x38>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	4a32      	ldr	r2, [pc, #200]	@ (8002ca4 <TIM_Base_SetConfig+0xfc>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d108      	bne.n	8002bf2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002be6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	68fa      	ldr	r2, [r7, #12]
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	4a28      	ldr	r2, [pc, #160]	@ (8002c98 <TIM_Base_SetConfig+0xf0>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d01b      	beq.n	8002c32 <TIM_Base_SetConfig+0x8a>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c00:	d017      	beq.n	8002c32 <TIM_Base_SetConfig+0x8a>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	4a25      	ldr	r2, [pc, #148]	@ (8002c9c <TIM_Base_SetConfig+0xf4>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d013      	beq.n	8002c32 <TIM_Base_SetConfig+0x8a>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	4a24      	ldr	r2, [pc, #144]	@ (8002ca0 <TIM_Base_SetConfig+0xf8>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d00f      	beq.n	8002c32 <TIM_Base_SetConfig+0x8a>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	4a23      	ldr	r2, [pc, #140]	@ (8002ca4 <TIM_Base_SetConfig+0xfc>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d00b      	beq.n	8002c32 <TIM_Base_SetConfig+0x8a>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	4a22      	ldr	r2, [pc, #136]	@ (8002ca8 <TIM_Base_SetConfig+0x100>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d007      	beq.n	8002c32 <TIM_Base_SetConfig+0x8a>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	4a21      	ldr	r2, [pc, #132]	@ (8002cac <TIM_Base_SetConfig+0x104>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d003      	beq.n	8002c32 <TIM_Base_SetConfig+0x8a>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	4a20      	ldr	r2, [pc, #128]	@ (8002cb0 <TIM_Base_SetConfig+0x108>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d108      	bne.n	8002c44 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	68db      	ldr	r3, [r3, #12]
 8002c3e:	68fa      	ldr	r2, [r7, #12]
 8002c40:	4313      	orrs	r3, r2
 8002c42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	695b      	ldr	r3, [r3, #20]
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	689a      	ldr	r2, [r3, #8]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	681a      	ldr	r2, [r3, #0]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a0c      	ldr	r2, [pc, #48]	@ (8002c98 <TIM_Base_SetConfig+0xf0>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d103      	bne.n	8002c72 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	691a      	ldr	r2, [r3, #16]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f043 0204 	orr.w	r2, r3, #4
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2201      	movs	r2, #1
 8002c82:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	68fa      	ldr	r2, [r7, #12]
 8002c88:	601a      	str	r2, [r3, #0]
}
 8002c8a:	bf00      	nop
 8002c8c:	3714      	adds	r7, #20
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr
 8002c96:	bf00      	nop
 8002c98:	40010000 	.word	0x40010000
 8002c9c:	40000400 	.word	0x40000400
 8002ca0:	40000800 	.word	0x40000800
 8002ca4:	40000c00 	.word	0x40000c00
 8002ca8:	40014000 	.word	0x40014000
 8002cac:	40014400 	.word	0x40014400
 8002cb0:	40014800 	.word	0x40014800

08002cb4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b083      	sub	sp, #12
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002cbc:	bf00      	nop
 8002cbe:	370c      	adds	r7, #12
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc6:	4770      	bx	lr

08002cc8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002cd0:	bf00      	nop
 8002cd2:	370c      	adds	r7, #12
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr

08002cdc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b082      	sub	sp, #8
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d101      	bne.n	8002cee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	e042      	b.n	8002d74 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d106      	bne.n	8002d08 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f7fe f8cc 	bl	8000ea0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2224      	movs	r2, #36	@ 0x24
 8002d0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	68da      	ldr	r2, [r3, #12]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002d1e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002d20:	6878      	ldr	r0, [r7, #4]
 8002d22:	f000 f973 	bl	800300c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	691a      	ldr	r2, [r3, #16]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002d34:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	695a      	ldr	r2, [r3, #20]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002d44:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	68da      	ldr	r2, [r3, #12]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002d54:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2200      	movs	r2, #0
 8002d5a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2220      	movs	r2, #32
 8002d60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2220      	movs	r2, #32
 8002d68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002d72:	2300      	movs	r3, #0
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3708      	adds	r7, #8
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}

08002d7c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b08a      	sub	sp, #40	@ 0x28
 8002d80:	af02      	add	r7, sp, #8
 8002d82:	60f8      	str	r0, [r7, #12]
 8002d84:	60b9      	str	r1, [r7, #8]
 8002d86:	603b      	str	r3, [r7, #0]
 8002d88:	4613      	mov	r3, r2
 8002d8a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d96:	b2db      	uxtb	r3, r3
 8002d98:	2b20      	cmp	r3, #32
 8002d9a:	d175      	bne.n	8002e88 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d002      	beq.n	8002da8 <HAL_UART_Transmit+0x2c>
 8002da2:	88fb      	ldrh	r3, [r7, #6]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d101      	bne.n	8002dac <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	e06e      	b.n	8002e8a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2200      	movs	r2, #0
 8002db0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	2221      	movs	r2, #33	@ 0x21
 8002db6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002dba:	f7fe f979 	bl	80010b0 <HAL_GetTick>
 8002dbe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	88fa      	ldrh	r2, [r7, #6]
 8002dc4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	88fa      	ldrh	r2, [r7, #6]
 8002dca:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002dd4:	d108      	bne.n	8002de8 <HAL_UART_Transmit+0x6c>
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	691b      	ldr	r3, [r3, #16]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d104      	bne.n	8002de8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002dde:	2300      	movs	r3, #0
 8002de0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002de2:	68bb      	ldr	r3, [r7, #8]
 8002de4:	61bb      	str	r3, [r7, #24]
 8002de6:	e003      	b.n	8002df0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002dec:	2300      	movs	r3, #0
 8002dee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002df0:	e02e      	b.n	8002e50 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	9300      	str	r3, [sp, #0]
 8002df6:	697b      	ldr	r3, [r7, #20]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	2180      	movs	r1, #128	@ 0x80
 8002dfc:	68f8      	ldr	r0, [r7, #12]
 8002dfe:	f000 f848 	bl	8002e92 <UART_WaitOnFlagUntilTimeout>
 8002e02:	4603      	mov	r3, r0
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d005      	beq.n	8002e14 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	2220      	movs	r2, #32
 8002e0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002e10:	2303      	movs	r3, #3
 8002e12:	e03a      	b.n	8002e8a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002e14:	69fb      	ldr	r3, [r7, #28]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d10b      	bne.n	8002e32 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002e1a:	69bb      	ldr	r3, [r7, #24]
 8002e1c:	881b      	ldrh	r3, [r3, #0]
 8002e1e:	461a      	mov	r2, r3
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e28:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002e2a:	69bb      	ldr	r3, [r7, #24]
 8002e2c:	3302      	adds	r3, #2
 8002e2e:	61bb      	str	r3, [r7, #24]
 8002e30:	e007      	b.n	8002e42 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002e32:	69fb      	ldr	r3, [r7, #28]
 8002e34:	781a      	ldrb	r2, [r3, #0]
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002e3c:	69fb      	ldr	r3, [r7, #28]
 8002e3e:	3301      	adds	r3, #1
 8002e40:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002e46:	b29b      	uxth	r3, r3
 8002e48:	3b01      	subs	r3, #1
 8002e4a:	b29a      	uxth	r2, r3
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002e54:	b29b      	uxth	r3, r3
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d1cb      	bne.n	8002df2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	9300      	str	r3, [sp, #0]
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	2200      	movs	r2, #0
 8002e62:	2140      	movs	r1, #64	@ 0x40
 8002e64:	68f8      	ldr	r0, [r7, #12]
 8002e66:	f000 f814 	bl	8002e92 <UART_WaitOnFlagUntilTimeout>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d005      	beq.n	8002e7c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2220      	movs	r2, #32
 8002e74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002e78:	2303      	movs	r3, #3
 8002e7a:	e006      	b.n	8002e8a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2220      	movs	r2, #32
 8002e80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002e84:	2300      	movs	r3, #0
 8002e86:	e000      	b.n	8002e8a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002e88:	2302      	movs	r3, #2
  }
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3720      	adds	r7, #32
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}

08002e92 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002e92:	b580      	push	{r7, lr}
 8002e94:	b086      	sub	sp, #24
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	60f8      	str	r0, [r7, #12]
 8002e9a:	60b9      	str	r1, [r7, #8]
 8002e9c:	603b      	str	r3, [r7, #0]
 8002e9e:	4613      	mov	r3, r2
 8002ea0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ea2:	e03b      	b.n	8002f1c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ea4:	6a3b      	ldr	r3, [r7, #32]
 8002ea6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eaa:	d037      	beq.n	8002f1c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002eac:	f7fe f900 	bl	80010b0 <HAL_GetTick>
 8002eb0:	4602      	mov	r2, r0
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	1ad3      	subs	r3, r2, r3
 8002eb6:	6a3a      	ldr	r2, [r7, #32]
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d302      	bcc.n	8002ec2 <UART_WaitOnFlagUntilTimeout+0x30>
 8002ebc:	6a3b      	ldr	r3, [r7, #32]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d101      	bne.n	8002ec6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	e03a      	b.n	8002f3c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	68db      	ldr	r3, [r3, #12]
 8002ecc:	f003 0304 	and.w	r3, r3, #4
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d023      	beq.n	8002f1c <UART_WaitOnFlagUntilTimeout+0x8a>
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	2b80      	cmp	r3, #128	@ 0x80
 8002ed8:	d020      	beq.n	8002f1c <UART_WaitOnFlagUntilTimeout+0x8a>
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	2b40      	cmp	r3, #64	@ 0x40
 8002ede:	d01d      	beq.n	8002f1c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f003 0308 	and.w	r3, r3, #8
 8002eea:	2b08      	cmp	r3, #8
 8002eec:	d116      	bne.n	8002f1c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002eee:	2300      	movs	r3, #0
 8002ef0:	617b      	str	r3, [r7, #20]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	617b      	str	r3, [r7, #20]
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	617b      	str	r3, [r7, #20]
 8002f02:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002f04:	68f8      	ldr	r0, [r7, #12]
 8002f06:	f000 f81d 	bl	8002f44 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	2208      	movs	r2, #8
 8002f0e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2200      	movs	r2, #0
 8002f14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e00f      	b.n	8002f3c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	4013      	ands	r3, r2
 8002f26:	68ba      	ldr	r2, [r7, #8]
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	bf0c      	ite	eq
 8002f2c:	2301      	moveq	r3, #1
 8002f2e:	2300      	movne	r3, #0
 8002f30:	b2db      	uxtb	r3, r3
 8002f32:	461a      	mov	r2, r3
 8002f34:	79fb      	ldrb	r3, [r7, #7]
 8002f36:	429a      	cmp	r2, r3
 8002f38:	d0b4      	beq.n	8002ea4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002f3a:	2300      	movs	r3, #0
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	3718      	adds	r7, #24
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}

08002f44 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b095      	sub	sp, #84	@ 0x54
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	330c      	adds	r3, #12
 8002f52:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f56:	e853 3f00 	ldrex	r3, [r3]
 8002f5a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002f5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f5e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002f62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	330c      	adds	r3, #12
 8002f6a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002f6c:	643a      	str	r2, [r7, #64]	@ 0x40
 8002f6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f70:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002f72:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002f74:	e841 2300 	strex	r3, r2, [r1]
 8002f78:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002f7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d1e5      	bne.n	8002f4c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	3314      	adds	r3, #20
 8002f86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f88:	6a3b      	ldr	r3, [r7, #32]
 8002f8a:	e853 3f00 	ldrex	r3, [r3]
 8002f8e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002f90:	69fb      	ldr	r3, [r7, #28]
 8002f92:	f023 0301 	bic.w	r3, r3, #1
 8002f96:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	3314      	adds	r3, #20
 8002f9e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002fa0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002fa2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fa4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002fa6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002fa8:	e841 2300 	strex	r3, r2, [r1]
 8002fac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d1e5      	bne.n	8002f80 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fb8:	2b01      	cmp	r3, #1
 8002fba:	d119      	bne.n	8002ff0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	330c      	adds	r3, #12
 8002fc2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	e853 3f00 	ldrex	r3, [r3]
 8002fca:	60bb      	str	r3, [r7, #8]
   return(result);
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	f023 0310 	bic.w	r3, r3, #16
 8002fd2:	647b      	str	r3, [r7, #68]	@ 0x44
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	330c      	adds	r3, #12
 8002fda:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002fdc:	61ba      	str	r2, [r7, #24]
 8002fde:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fe0:	6979      	ldr	r1, [r7, #20]
 8002fe2:	69ba      	ldr	r2, [r7, #24]
 8002fe4:	e841 2300 	strex	r3, r2, [r1]
 8002fe8:	613b      	str	r3, [r7, #16]
   return(result);
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d1e5      	bne.n	8002fbc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2220      	movs	r2, #32
 8002ff4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002ffe:	bf00      	nop
 8003000:	3754      	adds	r7, #84	@ 0x54
 8003002:	46bd      	mov	sp, r7
 8003004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003008:	4770      	bx	lr
	...

0800300c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800300c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003010:	b0c0      	sub	sp, #256	@ 0x100
 8003012:	af00      	add	r7, sp, #0
 8003014:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	691b      	ldr	r3, [r3, #16]
 8003020:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003028:	68d9      	ldr	r1, [r3, #12]
 800302a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	ea40 0301 	orr.w	r3, r0, r1
 8003034:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003036:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800303a:	689a      	ldr	r2, [r3, #8]
 800303c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003040:	691b      	ldr	r3, [r3, #16]
 8003042:	431a      	orrs	r2, r3
 8003044:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003048:	695b      	ldr	r3, [r3, #20]
 800304a:	431a      	orrs	r2, r3
 800304c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003050:	69db      	ldr	r3, [r3, #28]
 8003052:	4313      	orrs	r3, r2
 8003054:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003058:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	68db      	ldr	r3, [r3, #12]
 8003060:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003064:	f021 010c 	bic.w	r1, r1, #12
 8003068:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003072:	430b      	orrs	r3, r1
 8003074:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003076:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	695b      	ldr	r3, [r3, #20]
 800307e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003082:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003086:	6999      	ldr	r1, [r3, #24]
 8003088:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	ea40 0301 	orr.w	r3, r0, r1
 8003092:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003094:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	4b8f      	ldr	r3, [pc, #572]	@ (80032d8 <UART_SetConfig+0x2cc>)
 800309c:	429a      	cmp	r2, r3
 800309e:	d005      	beq.n	80030ac <UART_SetConfig+0xa0>
 80030a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	4b8d      	ldr	r3, [pc, #564]	@ (80032dc <UART_SetConfig+0x2d0>)
 80030a8:	429a      	cmp	r2, r3
 80030aa:	d104      	bne.n	80030b6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80030ac:	f7ff f854 	bl	8002158 <HAL_RCC_GetPCLK2Freq>
 80030b0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80030b4:	e003      	b.n	80030be <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80030b6:	f7ff f83b 	bl	8002130 <HAL_RCC_GetPCLK1Freq>
 80030ba:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030c2:	69db      	ldr	r3, [r3, #28]
 80030c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80030c8:	f040 810c 	bne.w	80032e4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80030cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80030d0:	2200      	movs	r2, #0
 80030d2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80030d6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80030da:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80030de:	4622      	mov	r2, r4
 80030e0:	462b      	mov	r3, r5
 80030e2:	1891      	adds	r1, r2, r2
 80030e4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80030e6:	415b      	adcs	r3, r3
 80030e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80030ea:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80030ee:	4621      	mov	r1, r4
 80030f0:	eb12 0801 	adds.w	r8, r2, r1
 80030f4:	4629      	mov	r1, r5
 80030f6:	eb43 0901 	adc.w	r9, r3, r1
 80030fa:	f04f 0200 	mov.w	r2, #0
 80030fe:	f04f 0300 	mov.w	r3, #0
 8003102:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003106:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800310a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800310e:	4690      	mov	r8, r2
 8003110:	4699      	mov	r9, r3
 8003112:	4623      	mov	r3, r4
 8003114:	eb18 0303 	adds.w	r3, r8, r3
 8003118:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800311c:	462b      	mov	r3, r5
 800311e:	eb49 0303 	adc.w	r3, r9, r3
 8003122:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003126:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	2200      	movs	r2, #0
 800312e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003132:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003136:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800313a:	460b      	mov	r3, r1
 800313c:	18db      	adds	r3, r3, r3
 800313e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003140:	4613      	mov	r3, r2
 8003142:	eb42 0303 	adc.w	r3, r2, r3
 8003146:	657b      	str	r3, [r7, #84]	@ 0x54
 8003148:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800314c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003150:	f7fd f896 	bl	8000280 <__aeabi_uldivmod>
 8003154:	4602      	mov	r2, r0
 8003156:	460b      	mov	r3, r1
 8003158:	4b61      	ldr	r3, [pc, #388]	@ (80032e0 <UART_SetConfig+0x2d4>)
 800315a:	fba3 2302 	umull	r2, r3, r3, r2
 800315e:	095b      	lsrs	r3, r3, #5
 8003160:	011c      	lsls	r4, r3, #4
 8003162:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003166:	2200      	movs	r2, #0
 8003168:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800316c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003170:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003174:	4642      	mov	r2, r8
 8003176:	464b      	mov	r3, r9
 8003178:	1891      	adds	r1, r2, r2
 800317a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800317c:	415b      	adcs	r3, r3
 800317e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003180:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003184:	4641      	mov	r1, r8
 8003186:	eb12 0a01 	adds.w	sl, r2, r1
 800318a:	4649      	mov	r1, r9
 800318c:	eb43 0b01 	adc.w	fp, r3, r1
 8003190:	f04f 0200 	mov.w	r2, #0
 8003194:	f04f 0300 	mov.w	r3, #0
 8003198:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800319c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80031a0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80031a4:	4692      	mov	sl, r2
 80031a6:	469b      	mov	fp, r3
 80031a8:	4643      	mov	r3, r8
 80031aa:	eb1a 0303 	adds.w	r3, sl, r3
 80031ae:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80031b2:	464b      	mov	r3, r9
 80031b4:	eb4b 0303 	adc.w	r3, fp, r3
 80031b8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80031bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	2200      	movs	r2, #0
 80031c4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80031c8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80031cc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80031d0:	460b      	mov	r3, r1
 80031d2:	18db      	adds	r3, r3, r3
 80031d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80031d6:	4613      	mov	r3, r2
 80031d8:	eb42 0303 	adc.w	r3, r2, r3
 80031dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80031de:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80031e2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80031e6:	f7fd f84b 	bl	8000280 <__aeabi_uldivmod>
 80031ea:	4602      	mov	r2, r0
 80031ec:	460b      	mov	r3, r1
 80031ee:	4611      	mov	r1, r2
 80031f0:	4b3b      	ldr	r3, [pc, #236]	@ (80032e0 <UART_SetConfig+0x2d4>)
 80031f2:	fba3 2301 	umull	r2, r3, r3, r1
 80031f6:	095b      	lsrs	r3, r3, #5
 80031f8:	2264      	movs	r2, #100	@ 0x64
 80031fa:	fb02 f303 	mul.w	r3, r2, r3
 80031fe:	1acb      	subs	r3, r1, r3
 8003200:	00db      	lsls	r3, r3, #3
 8003202:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003206:	4b36      	ldr	r3, [pc, #216]	@ (80032e0 <UART_SetConfig+0x2d4>)
 8003208:	fba3 2302 	umull	r2, r3, r3, r2
 800320c:	095b      	lsrs	r3, r3, #5
 800320e:	005b      	lsls	r3, r3, #1
 8003210:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003214:	441c      	add	r4, r3
 8003216:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800321a:	2200      	movs	r2, #0
 800321c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003220:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003224:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003228:	4642      	mov	r2, r8
 800322a:	464b      	mov	r3, r9
 800322c:	1891      	adds	r1, r2, r2
 800322e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003230:	415b      	adcs	r3, r3
 8003232:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003234:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003238:	4641      	mov	r1, r8
 800323a:	1851      	adds	r1, r2, r1
 800323c:	6339      	str	r1, [r7, #48]	@ 0x30
 800323e:	4649      	mov	r1, r9
 8003240:	414b      	adcs	r3, r1
 8003242:	637b      	str	r3, [r7, #52]	@ 0x34
 8003244:	f04f 0200 	mov.w	r2, #0
 8003248:	f04f 0300 	mov.w	r3, #0
 800324c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003250:	4659      	mov	r1, fp
 8003252:	00cb      	lsls	r3, r1, #3
 8003254:	4651      	mov	r1, sl
 8003256:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800325a:	4651      	mov	r1, sl
 800325c:	00ca      	lsls	r2, r1, #3
 800325e:	4610      	mov	r0, r2
 8003260:	4619      	mov	r1, r3
 8003262:	4603      	mov	r3, r0
 8003264:	4642      	mov	r2, r8
 8003266:	189b      	adds	r3, r3, r2
 8003268:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800326c:	464b      	mov	r3, r9
 800326e:	460a      	mov	r2, r1
 8003270:	eb42 0303 	adc.w	r3, r2, r3
 8003274:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003278:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	2200      	movs	r2, #0
 8003280:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003284:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003288:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800328c:	460b      	mov	r3, r1
 800328e:	18db      	adds	r3, r3, r3
 8003290:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003292:	4613      	mov	r3, r2
 8003294:	eb42 0303 	adc.w	r3, r2, r3
 8003298:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800329a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800329e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80032a2:	f7fc ffed 	bl	8000280 <__aeabi_uldivmod>
 80032a6:	4602      	mov	r2, r0
 80032a8:	460b      	mov	r3, r1
 80032aa:	4b0d      	ldr	r3, [pc, #52]	@ (80032e0 <UART_SetConfig+0x2d4>)
 80032ac:	fba3 1302 	umull	r1, r3, r3, r2
 80032b0:	095b      	lsrs	r3, r3, #5
 80032b2:	2164      	movs	r1, #100	@ 0x64
 80032b4:	fb01 f303 	mul.w	r3, r1, r3
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	00db      	lsls	r3, r3, #3
 80032bc:	3332      	adds	r3, #50	@ 0x32
 80032be:	4a08      	ldr	r2, [pc, #32]	@ (80032e0 <UART_SetConfig+0x2d4>)
 80032c0:	fba2 2303 	umull	r2, r3, r2, r3
 80032c4:	095b      	lsrs	r3, r3, #5
 80032c6:	f003 0207 	and.w	r2, r3, #7
 80032ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4422      	add	r2, r4
 80032d2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80032d4:	e106      	b.n	80034e4 <UART_SetConfig+0x4d8>
 80032d6:	bf00      	nop
 80032d8:	40011000 	.word	0x40011000
 80032dc:	40011400 	.word	0x40011400
 80032e0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80032e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80032e8:	2200      	movs	r2, #0
 80032ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80032ee:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80032f2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80032f6:	4642      	mov	r2, r8
 80032f8:	464b      	mov	r3, r9
 80032fa:	1891      	adds	r1, r2, r2
 80032fc:	6239      	str	r1, [r7, #32]
 80032fe:	415b      	adcs	r3, r3
 8003300:	627b      	str	r3, [r7, #36]	@ 0x24
 8003302:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003306:	4641      	mov	r1, r8
 8003308:	1854      	adds	r4, r2, r1
 800330a:	4649      	mov	r1, r9
 800330c:	eb43 0501 	adc.w	r5, r3, r1
 8003310:	f04f 0200 	mov.w	r2, #0
 8003314:	f04f 0300 	mov.w	r3, #0
 8003318:	00eb      	lsls	r3, r5, #3
 800331a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800331e:	00e2      	lsls	r2, r4, #3
 8003320:	4614      	mov	r4, r2
 8003322:	461d      	mov	r5, r3
 8003324:	4643      	mov	r3, r8
 8003326:	18e3      	adds	r3, r4, r3
 8003328:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800332c:	464b      	mov	r3, r9
 800332e:	eb45 0303 	adc.w	r3, r5, r3
 8003332:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003336:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003342:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003346:	f04f 0200 	mov.w	r2, #0
 800334a:	f04f 0300 	mov.w	r3, #0
 800334e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003352:	4629      	mov	r1, r5
 8003354:	008b      	lsls	r3, r1, #2
 8003356:	4621      	mov	r1, r4
 8003358:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800335c:	4621      	mov	r1, r4
 800335e:	008a      	lsls	r2, r1, #2
 8003360:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003364:	f7fc ff8c 	bl	8000280 <__aeabi_uldivmod>
 8003368:	4602      	mov	r2, r0
 800336a:	460b      	mov	r3, r1
 800336c:	4b60      	ldr	r3, [pc, #384]	@ (80034f0 <UART_SetConfig+0x4e4>)
 800336e:	fba3 2302 	umull	r2, r3, r3, r2
 8003372:	095b      	lsrs	r3, r3, #5
 8003374:	011c      	lsls	r4, r3, #4
 8003376:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800337a:	2200      	movs	r2, #0
 800337c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003380:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003384:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003388:	4642      	mov	r2, r8
 800338a:	464b      	mov	r3, r9
 800338c:	1891      	adds	r1, r2, r2
 800338e:	61b9      	str	r1, [r7, #24]
 8003390:	415b      	adcs	r3, r3
 8003392:	61fb      	str	r3, [r7, #28]
 8003394:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003398:	4641      	mov	r1, r8
 800339a:	1851      	adds	r1, r2, r1
 800339c:	6139      	str	r1, [r7, #16]
 800339e:	4649      	mov	r1, r9
 80033a0:	414b      	adcs	r3, r1
 80033a2:	617b      	str	r3, [r7, #20]
 80033a4:	f04f 0200 	mov.w	r2, #0
 80033a8:	f04f 0300 	mov.w	r3, #0
 80033ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80033b0:	4659      	mov	r1, fp
 80033b2:	00cb      	lsls	r3, r1, #3
 80033b4:	4651      	mov	r1, sl
 80033b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80033ba:	4651      	mov	r1, sl
 80033bc:	00ca      	lsls	r2, r1, #3
 80033be:	4610      	mov	r0, r2
 80033c0:	4619      	mov	r1, r3
 80033c2:	4603      	mov	r3, r0
 80033c4:	4642      	mov	r2, r8
 80033c6:	189b      	adds	r3, r3, r2
 80033c8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80033cc:	464b      	mov	r3, r9
 80033ce:	460a      	mov	r2, r1
 80033d0:	eb42 0303 	adc.w	r3, r2, r3
 80033d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80033d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	2200      	movs	r2, #0
 80033e0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80033e2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80033e4:	f04f 0200 	mov.w	r2, #0
 80033e8:	f04f 0300 	mov.w	r3, #0
 80033ec:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80033f0:	4649      	mov	r1, r9
 80033f2:	008b      	lsls	r3, r1, #2
 80033f4:	4641      	mov	r1, r8
 80033f6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80033fa:	4641      	mov	r1, r8
 80033fc:	008a      	lsls	r2, r1, #2
 80033fe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003402:	f7fc ff3d 	bl	8000280 <__aeabi_uldivmod>
 8003406:	4602      	mov	r2, r0
 8003408:	460b      	mov	r3, r1
 800340a:	4611      	mov	r1, r2
 800340c:	4b38      	ldr	r3, [pc, #224]	@ (80034f0 <UART_SetConfig+0x4e4>)
 800340e:	fba3 2301 	umull	r2, r3, r3, r1
 8003412:	095b      	lsrs	r3, r3, #5
 8003414:	2264      	movs	r2, #100	@ 0x64
 8003416:	fb02 f303 	mul.w	r3, r2, r3
 800341a:	1acb      	subs	r3, r1, r3
 800341c:	011b      	lsls	r3, r3, #4
 800341e:	3332      	adds	r3, #50	@ 0x32
 8003420:	4a33      	ldr	r2, [pc, #204]	@ (80034f0 <UART_SetConfig+0x4e4>)
 8003422:	fba2 2303 	umull	r2, r3, r2, r3
 8003426:	095b      	lsrs	r3, r3, #5
 8003428:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800342c:	441c      	add	r4, r3
 800342e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003432:	2200      	movs	r2, #0
 8003434:	673b      	str	r3, [r7, #112]	@ 0x70
 8003436:	677a      	str	r2, [r7, #116]	@ 0x74
 8003438:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800343c:	4642      	mov	r2, r8
 800343e:	464b      	mov	r3, r9
 8003440:	1891      	adds	r1, r2, r2
 8003442:	60b9      	str	r1, [r7, #8]
 8003444:	415b      	adcs	r3, r3
 8003446:	60fb      	str	r3, [r7, #12]
 8003448:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800344c:	4641      	mov	r1, r8
 800344e:	1851      	adds	r1, r2, r1
 8003450:	6039      	str	r1, [r7, #0]
 8003452:	4649      	mov	r1, r9
 8003454:	414b      	adcs	r3, r1
 8003456:	607b      	str	r3, [r7, #4]
 8003458:	f04f 0200 	mov.w	r2, #0
 800345c:	f04f 0300 	mov.w	r3, #0
 8003460:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003464:	4659      	mov	r1, fp
 8003466:	00cb      	lsls	r3, r1, #3
 8003468:	4651      	mov	r1, sl
 800346a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800346e:	4651      	mov	r1, sl
 8003470:	00ca      	lsls	r2, r1, #3
 8003472:	4610      	mov	r0, r2
 8003474:	4619      	mov	r1, r3
 8003476:	4603      	mov	r3, r0
 8003478:	4642      	mov	r2, r8
 800347a:	189b      	adds	r3, r3, r2
 800347c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800347e:	464b      	mov	r3, r9
 8003480:	460a      	mov	r2, r1
 8003482:	eb42 0303 	adc.w	r3, r2, r3
 8003486:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003488:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	2200      	movs	r2, #0
 8003490:	663b      	str	r3, [r7, #96]	@ 0x60
 8003492:	667a      	str	r2, [r7, #100]	@ 0x64
 8003494:	f04f 0200 	mov.w	r2, #0
 8003498:	f04f 0300 	mov.w	r3, #0
 800349c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80034a0:	4649      	mov	r1, r9
 80034a2:	008b      	lsls	r3, r1, #2
 80034a4:	4641      	mov	r1, r8
 80034a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80034aa:	4641      	mov	r1, r8
 80034ac:	008a      	lsls	r2, r1, #2
 80034ae:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80034b2:	f7fc fee5 	bl	8000280 <__aeabi_uldivmod>
 80034b6:	4602      	mov	r2, r0
 80034b8:	460b      	mov	r3, r1
 80034ba:	4b0d      	ldr	r3, [pc, #52]	@ (80034f0 <UART_SetConfig+0x4e4>)
 80034bc:	fba3 1302 	umull	r1, r3, r3, r2
 80034c0:	095b      	lsrs	r3, r3, #5
 80034c2:	2164      	movs	r1, #100	@ 0x64
 80034c4:	fb01 f303 	mul.w	r3, r1, r3
 80034c8:	1ad3      	subs	r3, r2, r3
 80034ca:	011b      	lsls	r3, r3, #4
 80034cc:	3332      	adds	r3, #50	@ 0x32
 80034ce:	4a08      	ldr	r2, [pc, #32]	@ (80034f0 <UART_SetConfig+0x4e4>)
 80034d0:	fba2 2303 	umull	r2, r3, r2, r3
 80034d4:	095b      	lsrs	r3, r3, #5
 80034d6:	f003 020f 	and.w	r2, r3, #15
 80034da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4422      	add	r2, r4
 80034e2:	609a      	str	r2, [r3, #8]
}
 80034e4:	bf00      	nop
 80034e6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80034ea:	46bd      	mov	sp, r7
 80034ec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80034f0:	51eb851f 	.word	0x51eb851f

080034f4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b085      	sub	sp, #20
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	4603      	mov	r3, r0
 80034fc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80034fe:	2300      	movs	r3, #0
 8003500:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003502:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003506:	2b84      	cmp	r3, #132	@ 0x84
 8003508:	d005      	beq.n	8003516 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800350a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	4413      	add	r3, r2
 8003512:	3303      	adds	r3, #3
 8003514:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003516:	68fb      	ldr	r3, [r7, #12]
}
 8003518:	4618      	mov	r0, r3
 800351a:	3714      	adds	r7, #20
 800351c:	46bd      	mov	sp, r7
 800351e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003522:	4770      	bx	lr

08003524 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003528:	f000 fc66 	bl	8003df8 <vTaskStartScheduler>
  
  return osOK;
 800352c:	2300      	movs	r3, #0
}
 800352e:	4618      	mov	r0, r3
 8003530:	bd80      	pop	{r7, pc}

08003532 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003532:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003534:	b089      	sub	sp, #36	@ 0x24
 8003536:	af04      	add	r7, sp, #16
 8003538:	6078      	str	r0, [r7, #4]
 800353a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	695b      	ldr	r3, [r3, #20]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d020      	beq.n	8003586 <osThreadCreate+0x54>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	699b      	ldr	r3, [r3, #24]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d01c      	beq.n	8003586 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	685c      	ldr	r4, [r3, #4]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	691e      	ldr	r6, [r3, #16]
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800355e:	4618      	mov	r0, r3
 8003560:	f7ff ffc8 	bl	80034f4 <makeFreeRtosPriority>
 8003564:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	695b      	ldr	r3, [r3, #20]
 800356a:	687a      	ldr	r2, [r7, #4]
 800356c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800356e:	9202      	str	r2, [sp, #8]
 8003570:	9301      	str	r3, [sp, #4]
 8003572:	9100      	str	r1, [sp, #0]
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	4632      	mov	r2, r6
 8003578:	4629      	mov	r1, r5
 800357a:	4620      	mov	r0, r4
 800357c:	f000 fa57 	bl	8003a2e <xTaskCreateStatic>
 8003580:	4603      	mov	r3, r0
 8003582:	60fb      	str	r3, [r7, #12]
 8003584:	e01c      	b.n	80035c0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	685c      	ldr	r4, [r3, #4]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003592:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800359a:	4618      	mov	r0, r3
 800359c:	f7ff ffaa 	bl	80034f4 <makeFreeRtosPriority>
 80035a0:	4602      	mov	r2, r0
 80035a2:	f107 030c 	add.w	r3, r7, #12
 80035a6:	9301      	str	r3, [sp, #4]
 80035a8:	9200      	str	r2, [sp, #0]
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	4632      	mov	r2, r6
 80035ae:	4629      	mov	r1, r5
 80035b0:	4620      	mov	r0, r4
 80035b2:	f000 fa9c 	bl	8003aee <xTaskCreate>
 80035b6:	4603      	mov	r3, r0
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d001      	beq.n	80035c0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80035bc:	2300      	movs	r3, #0
 80035be:	e000      	b.n	80035c2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80035c0:	68fb      	ldr	r3, [r7, #12]
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3714      	adds	r7, #20
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080035ca <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80035ca:	b580      	push	{r7, lr}
 80035cc:	b084      	sub	sp, #16
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d001      	beq.n	80035e0 <osDelay+0x16>
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	e000      	b.n	80035e2 <osDelay+0x18>
 80035e0:	2301      	movs	r3, #1
 80035e2:	4618      	mov	r0, r3
 80035e4:	f000 fbd2 	bl	8003d8c <vTaskDelay>
  
  return osOK;
 80035e8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	3710      	adds	r7, #16
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}

080035f2 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 80035f2:	b590      	push	{r4, r7, lr}
 80035f4:	b085      	sub	sp, #20
 80035f6:	af02      	add	r7, sp, #8
 80035f8:	6078      	str	r0, [r7, #4]
 80035fa:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d011      	beq.n	8003628 <osMessageCreate+0x36>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d00d      	beq.n	8003628 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6818      	ldr	r0, [r3, #0]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6859      	ldr	r1, [r3, #4]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	689a      	ldr	r2, [r3, #8]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	2400      	movs	r4, #0
 800361e:	9400      	str	r4, [sp, #0]
 8003620:	f000 f92e 	bl	8003880 <xQueueGenericCreateStatic>
 8003624:	4603      	mov	r3, r0
 8003626:	e008      	b.n	800363a <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6818      	ldr	r0, [r3, #0]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	2200      	movs	r2, #0
 8003632:	4619      	mov	r1, r3
 8003634:	f000 f9a1 	bl	800397a <xQueueGenericCreate>
 8003638:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800363a:	4618      	mov	r0, r3
 800363c:	370c      	adds	r7, #12
 800363e:	46bd      	mov	sp, r7
 8003640:	bd90      	pop	{r4, r7, pc}

08003642 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003642:	b480      	push	{r7}
 8003644:	b083      	sub	sp, #12
 8003646:	af00      	add	r7, sp, #0
 8003648:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	f103 0208 	add.w	r2, r3, #8
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	f04f 32ff 	mov.w	r2, #4294967295
 800365a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	f103 0208 	add.w	r2, r3, #8
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	f103 0208 	add.w	r2, r3, #8
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2200      	movs	r2, #0
 8003674:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003676:	bf00      	nop
 8003678:	370c      	adds	r7, #12
 800367a:	46bd      	mov	sp, r7
 800367c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003680:	4770      	bx	lr

08003682 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003682:	b480      	push	{r7}
 8003684:	b083      	sub	sp, #12
 8003686:	af00      	add	r7, sp, #0
 8003688:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2200      	movs	r2, #0
 800368e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003690:	bf00      	nop
 8003692:	370c      	adds	r7, #12
 8003694:	46bd      	mov	sp, r7
 8003696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369a:	4770      	bx	lr

0800369c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800369c:	b480      	push	{r7}
 800369e:	b085      	sub	sp, #20
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
 80036a4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	68fa      	ldr	r2, [r7, #12]
 80036b0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	689a      	ldr	r2, [r3, #8]
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	683a      	ldr	r2, [r7, #0]
 80036c0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	683a      	ldr	r2, [r7, #0]
 80036c6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	687a      	ldr	r2, [r7, #4]
 80036cc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	1c5a      	adds	r2, r3, #1
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	601a      	str	r2, [r3, #0]
}
 80036d8:	bf00      	nop
 80036da:	3714      	adds	r7, #20
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr

080036e4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80036e4:	b480      	push	{r7}
 80036e6:	b085      	sub	sp, #20
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
 80036ec:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036fa:	d103      	bne.n	8003704 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	691b      	ldr	r3, [r3, #16]
 8003700:	60fb      	str	r3, [r7, #12]
 8003702:	e00c      	b.n	800371e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	3308      	adds	r3, #8
 8003708:	60fb      	str	r3, [r7, #12]
 800370a:	e002      	b.n	8003712 <vListInsert+0x2e>
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	60fb      	str	r3, [r7, #12]
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	68ba      	ldr	r2, [r7, #8]
 800371a:	429a      	cmp	r2, r3
 800371c:	d2f6      	bcs.n	800370c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	685a      	ldr	r2, [r3, #4]
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	683a      	ldr	r2, [r7, #0]
 800372c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	68fa      	ldr	r2, [r7, #12]
 8003732:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	683a      	ldr	r2, [r7, #0]
 8003738:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	687a      	ldr	r2, [r7, #4]
 800373e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	1c5a      	adds	r2, r3, #1
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	601a      	str	r2, [r3, #0]
}
 800374a:	bf00      	nop
 800374c:	3714      	adds	r7, #20
 800374e:	46bd      	mov	sp, r7
 8003750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003754:	4770      	bx	lr

08003756 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003756:	b480      	push	{r7}
 8003758:	b085      	sub	sp, #20
 800375a:	af00      	add	r7, sp, #0
 800375c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	691b      	ldr	r3, [r3, #16]
 8003762:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	687a      	ldr	r2, [r7, #4]
 800376a:	6892      	ldr	r2, [r2, #8]
 800376c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	689b      	ldr	r3, [r3, #8]
 8003772:	687a      	ldr	r2, [r7, #4]
 8003774:	6852      	ldr	r2, [r2, #4]
 8003776:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	687a      	ldr	r2, [r7, #4]
 800377e:	429a      	cmp	r2, r3
 8003780:	d103      	bne.n	800378a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	689a      	ldr	r2, [r3, #8]
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2200      	movs	r2, #0
 800378e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	1e5a      	subs	r2, r3, #1
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
}
 800379e:	4618      	mov	r0, r3
 80037a0:	3714      	adds	r7, #20
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr
	...

080037ac <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d10b      	bne.n	80037d8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80037c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037c4:	f383 8811 	msr	BASEPRI, r3
 80037c8:	f3bf 8f6f 	isb	sy
 80037cc:	f3bf 8f4f 	dsb	sy
 80037d0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80037d2:	bf00      	nop
 80037d4:	bf00      	nop
 80037d6:	e7fd      	b.n	80037d4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80037d8:	f001 f816 	bl	8004808 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681a      	ldr	r2, [r3, #0]
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037e4:	68f9      	ldr	r1, [r7, #12]
 80037e6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80037e8:	fb01 f303 	mul.w	r3, r1, r3
 80037ec:	441a      	add	r2, r3
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	2200      	movs	r2, #0
 80037f6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003808:	3b01      	subs	r3, #1
 800380a:	68f9      	ldr	r1, [r7, #12]
 800380c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800380e:	fb01 f303 	mul.w	r3, r1, r3
 8003812:	441a      	add	r2, r3
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	22ff      	movs	r2, #255	@ 0xff
 800381c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	22ff      	movs	r2, #255	@ 0xff
 8003824:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d114      	bne.n	8003858 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	691b      	ldr	r3, [r3, #16]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d01a      	beq.n	800386c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	3310      	adds	r3, #16
 800383a:	4618      	mov	r0, r3
 800383c:	f000 fd10 	bl	8004260 <xTaskRemoveFromEventList>
 8003840:	4603      	mov	r3, r0
 8003842:	2b00      	cmp	r3, #0
 8003844:	d012      	beq.n	800386c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003846:	4b0d      	ldr	r3, [pc, #52]	@ (800387c <xQueueGenericReset+0xd0>)
 8003848:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800384c:	601a      	str	r2, [r3, #0]
 800384e:	f3bf 8f4f 	dsb	sy
 8003852:	f3bf 8f6f 	isb	sy
 8003856:	e009      	b.n	800386c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	3310      	adds	r3, #16
 800385c:	4618      	mov	r0, r3
 800385e:	f7ff fef0 	bl	8003642 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	3324      	adds	r3, #36	@ 0x24
 8003866:	4618      	mov	r0, r3
 8003868:	f7ff feeb 	bl	8003642 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800386c:	f000 fffe 	bl	800486c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003870:	2301      	movs	r3, #1
}
 8003872:	4618      	mov	r0, r3
 8003874:	3710      	adds	r7, #16
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}
 800387a:	bf00      	nop
 800387c:	e000ed04 	.word	0xe000ed04

08003880 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003880:	b580      	push	{r7, lr}
 8003882:	b08e      	sub	sp, #56	@ 0x38
 8003884:	af02      	add	r7, sp, #8
 8003886:	60f8      	str	r0, [r7, #12]
 8003888:	60b9      	str	r1, [r7, #8]
 800388a:	607a      	str	r2, [r7, #4]
 800388c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d10b      	bne.n	80038ac <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8003894:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003898:	f383 8811 	msr	BASEPRI, r3
 800389c:	f3bf 8f6f 	isb	sy
 80038a0:	f3bf 8f4f 	dsb	sy
 80038a4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80038a6:	bf00      	nop
 80038a8:	bf00      	nop
 80038aa:	e7fd      	b.n	80038a8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d10b      	bne.n	80038ca <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80038b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038b6:	f383 8811 	msr	BASEPRI, r3
 80038ba:	f3bf 8f6f 	isb	sy
 80038be:	f3bf 8f4f 	dsb	sy
 80038c2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80038c4:	bf00      	nop
 80038c6:	bf00      	nop
 80038c8:	e7fd      	b.n	80038c6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d002      	beq.n	80038d6 <xQueueGenericCreateStatic+0x56>
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d001      	beq.n	80038da <xQueueGenericCreateStatic+0x5a>
 80038d6:	2301      	movs	r3, #1
 80038d8:	e000      	b.n	80038dc <xQueueGenericCreateStatic+0x5c>
 80038da:	2300      	movs	r3, #0
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d10b      	bne.n	80038f8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80038e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038e4:	f383 8811 	msr	BASEPRI, r3
 80038e8:	f3bf 8f6f 	isb	sy
 80038ec:	f3bf 8f4f 	dsb	sy
 80038f0:	623b      	str	r3, [r7, #32]
}
 80038f2:	bf00      	nop
 80038f4:	bf00      	nop
 80038f6:	e7fd      	b.n	80038f4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d102      	bne.n	8003904 <xQueueGenericCreateStatic+0x84>
 80038fe:	68bb      	ldr	r3, [r7, #8]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d101      	bne.n	8003908 <xQueueGenericCreateStatic+0x88>
 8003904:	2301      	movs	r3, #1
 8003906:	e000      	b.n	800390a <xQueueGenericCreateStatic+0x8a>
 8003908:	2300      	movs	r3, #0
 800390a:	2b00      	cmp	r3, #0
 800390c:	d10b      	bne.n	8003926 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800390e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003912:	f383 8811 	msr	BASEPRI, r3
 8003916:	f3bf 8f6f 	isb	sy
 800391a:	f3bf 8f4f 	dsb	sy
 800391e:	61fb      	str	r3, [r7, #28]
}
 8003920:	bf00      	nop
 8003922:	bf00      	nop
 8003924:	e7fd      	b.n	8003922 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003926:	2348      	movs	r3, #72	@ 0x48
 8003928:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	2b48      	cmp	r3, #72	@ 0x48
 800392e:	d00b      	beq.n	8003948 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003934:	f383 8811 	msr	BASEPRI, r3
 8003938:	f3bf 8f6f 	isb	sy
 800393c:	f3bf 8f4f 	dsb	sy
 8003940:	61bb      	str	r3, [r7, #24]
}
 8003942:	bf00      	nop
 8003944:	bf00      	nop
 8003946:	e7fd      	b.n	8003944 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003948:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800394e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003950:	2b00      	cmp	r3, #0
 8003952:	d00d      	beq.n	8003970 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003954:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003956:	2201      	movs	r2, #1
 8003958:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800395c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003960:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003962:	9300      	str	r3, [sp, #0]
 8003964:	4613      	mov	r3, r2
 8003966:	687a      	ldr	r2, [r7, #4]
 8003968:	68b9      	ldr	r1, [r7, #8]
 800396a:	68f8      	ldr	r0, [r7, #12]
 800396c:	f000 f840 	bl	80039f0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003970:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8003972:	4618      	mov	r0, r3
 8003974:	3730      	adds	r7, #48	@ 0x30
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}

0800397a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800397a:	b580      	push	{r7, lr}
 800397c:	b08a      	sub	sp, #40	@ 0x28
 800397e:	af02      	add	r7, sp, #8
 8003980:	60f8      	str	r0, [r7, #12]
 8003982:	60b9      	str	r1, [r7, #8]
 8003984:	4613      	mov	r3, r2
 8003986:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d10b      	bne.n	80039a6 <xQueueGenericCreate+0x2c>
	__asm volatile
 800398e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003992:	f383 8811 	msr	BASEPRI, r3
 8003996:	f3bf 8f6f 	isb	sy
 800399a:	f3bf 8f4f 	dsb	sy
 800399e:	613b      	str	r3, [r7, #16]
}
 80039a0:	bf00      	nop
 80039a2:	bf00      	nop
 80039a4:	e7fd      	b.n	80039a2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	68ba      	ldr	r2, [r7, #8]
 80039aa:	fb02 f303 	mul.w	r3, r2, r3
 80039ae:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80039b0:	69fb      	ldr	r3, [r7, #28]
 80039b2:	3348      	adds	r3, #72	@ 0x48
 80039b4:	4618      	mov	r0, r3
 80039b6:	f001 f807 	bl	80049c8 <pvPortMalloc>
 80039ba:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80039bc:	69bb      	ldr	r3, [r7, #24]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d011      	beq.n	80039e6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80039c2:	69bb      	ldr	r3, [r7, #24]
 80039c4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80039c6:	697b      	ldr	r3, [r7, #20]
 80039c8:	3348      	adds	r3, #72	@ 0x48
 80039ca:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80039cc:	69bb      	ldr	r3, [r7, #24]
 80039ce:	2200      	movs	r2, #0
 80039d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80039d4:	79fa      	ldrb	r2, [r7, #7]
 80039d6:	69bb      	ldr	r3, [r7, #24]
 80039d8:	9300      	str	r3, [sp, #0]
 80039da:	4613      	mov	r3, r2
 80039dc:	697a      	ldr	r2, [r7, #20]
 80039de:	68b9      	ldr	r1, [r7, #8]
 80039e0:	68f8      	ldr	r0, [r7, #12]
 80039e2:	f000 f805 	bl	80039f0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80039e6:	69bb      	ldr	r3, [r7, #24]
	}
 80039e8:	4618      	mov	r0, r3
 80039ea:	3720      	adds	r7, #32
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd80      	pop	{r7, pc}

080039f0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b084      	sub	sp, #16
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	60f8      	str	r0, [r7, #12]
 80039f8:	60b9      	str	r1, [r7, #8]
 80039fa:	607a      	str	r2, [r7, #4]
 80039fc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d103      	bne.n	8003a0c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003a04:	69bb      	ldr	r3, [r7, #24]
 8003a06:	69ba      	ldr	r2, [r7, #24]
 8003a08:	601a      	str	r2, [r3, #0]
 8003a0a:	e002      	b.n	8003a12 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003a0c:	69bb      	ldr	r3, [r7, #24]
 8003a0e:	687a      	ldr	r2, [r7, #4]
 8003a10:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003a12:	69bb      	ldr	r3, [r7, #24]
 8003a14:	68fa      	ldr	r2, [r7, #12]
 8003a16:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003a18:	69bb      	ldr	r3, [r7, #24]
 8003a1a:	68ba      	ldr	r2, [r7, #8]
 8003a1c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003a1e:	2101      	movs	r1, #1
 8003a20:	69b8      	ldr	r0, [r7, #24]
 8003a22:	f7ff fec3 	bl	80037ac <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003a26:	bf00      	nop
 8003a28:	3710      	adds	r7, #16
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}

08003a2e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003a2e:	b580      	push	{r7, lr}
 8003a30:	b08e      	sub	sp, #56	@ 0x38
 8003a32:	af04      	add	r7, sp, #16
 8003a34:	60f8      	str	r0, [r7, #12]
 8003a36:	60b9      	str	r1, [r7, #8]
 8003a38:	607a      	str	r2, [r7, #4]
 8003a3a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003a3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d10b      	bne.n	8003a5a <xTaskCreateStatic+0x2c>
	__asm volatile
 8003a42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a46:	f383 8811 	msr	BASEPRI, r3
 8003a4a:	f3bf 8f6f 	isb	sy
 8003a4e:	f3bf 8f4f 	dsb	sy
 8003a52:	623b      	str	r3, [r7, #32]
}
 8003a54:	bf00      	nop
 8003a56:	bf00      	nop
 8003a58:	e7fd      	b.n	8003a56 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003a5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d10b      	bne.n	8003a78 <xTaskCreateStatic+0x4a>
	__asm volatile
 8003a60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a64:	f383 8811 	msr	BASEPRI, r3
 8003a68:	f3bf 8f6f 	isb	sy
 8003a6c:	f3bf 8f4f 	dsb	sy
 8003a70:	61fb      	str	r3, [r7, #28]
}
 8003a72:	bf00      	nop
 8003a74:	bf00      	nop
 8003a76:	e7fd      	b.n	8003a74 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003a78:	23a0      	movs	r3, #160	@ 0xa0
 8003a7a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	2ba0      	cmp	r3, #160	@ 0xa0
 8003a80:	d00b      	beq.n	8003a9a <xTaskCreateStatic+0x6c>
	__asm volatile
 8003a82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a86:	f383 8811 	msr	BASEPRI, r3
 8003a8a:	f3bf 8f6f 	isb	sy
 8003a8e:	f3bf 8f4f 	dsb	sy
 8003a92:	61bb      	str	r3, [r7, #24]
}
 8003a94:	bf00      	nop
 8003a96:	bf00      	nop
 8003a98:	e7fd      	b.n	8003a96 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003a9a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003a9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d01e      	beq.n	8003ae0 <xTaskCreateStatic+0xb2>
 8003aa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d01b      	beq.n	8003ae0 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003aa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003aaa:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003ab0:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab4:	2202      	movs	r2, #2
 8003ab6:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003aba:	2300      	movs	r3, #0
 8003abc:	9303      	str	r3, [sp, #12]
 8003abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ac0:	9302      	str	r3, [sp, #8]
 8003ac2:	f107 0314 	add.w	r3, r7, #20
 8003ac6:	9301      	str	r3, [sp, #4]
 8003ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aca:	9300      	str	r3, [sp, #0]
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	687a      	ldr	r2, [r7, #4]
 8003ad0:	68b9      	ldr	r1, [r7, #8]
 8003ad2:	68f8      	ldr	r0, [r7, #12]
 8003ad4:	f000 f850 	bl	8003b78 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003ad8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003ada:	f000 f8ed 	bl	8003cb8 <prvAddNewTaskToReadyList>
 8003ade:	e001      	b.n	8003ae4 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003ae4:	697b      	ldr	r3, [r7, #20]
	}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3728      	adds	r7, #40	@ 0x28
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}

08003aee <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003aee:	b580      	push	{r7, lr}
 8003af0:	b08c      	sub	sp, #48	@ 0x30
 8003af2:	af04      	add	r7, sp, #16
 8003af4:	60f8      	str	r0, [r7, #12]
 8003af6:	60b9      	str	r1, [r7, #8]
 8003af8:	603b      	str	r3, [r7, #0]
 8003afa:	4613      	mov	r3, r2
 8003afc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003afe:	88fb      	ldrh	r3, [r7, #6]
 8003b00:	009b      	lsls	r3, r3, #2
 8003b02:	4618      	mov	r0, r3
 8003b04:	f000 ff60 	bl	80049c8 <pvPortMalloc>
 8003b08:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d00e      	beq.n	8003b2e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003b10:	20a0      	movs	r0, #160	@ 0xa0
 8003b12:	f000 ff59 	bl	80049c8 <pvPortMalloc>
 8003b16:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d003      	beq.n	8003b26 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003b1e:	69fb      	ldr	r3, [r7, #28]
 8003b20:	697a      	ldr	r2, [r7, #20]
 8003b22:	631a      	str	r2, [r3, #48]	@ 0x30
 8003b24:	e005      	b.n	8003b32 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003b26:	6978      	ldr	r0, [r7, #20]
 8003b28:	f001 f81c 	bl	8004b64 <vPortFree>
 8003b2c:	e001      	b.n	8003b32 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003b32:	69fb      	ldr	r3, [r7, #28]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d017      	beq.n	8003b68 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003b38:	69fb      	ldr	r3, [r7, #28]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003b40:	88fa      	ldrh	r2, [r7, #6]
 8003b42:	2300      	movs	r3, #0
 8003b44:	9303      	str	r3, [sp, #12]
 8003b46:	69fb      	ldr	r3, [r7, #28]
 8003b48:	9302      	str	r3, [sp, #8]
 8003b4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b4c:	9301      	str	r3, [sp, #4]
 8003b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b50:	9300      	str	r3, [sp, #0]
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	68b9      	ldr	r1, [r7, #8]
 8003b56:	68f8      	ldr	r0, [r7, #12]
 8003b58:	f000 f80e 	bl	8003b78 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003b5c:	69f8      	ldr	r0, [r7, #28]
 8003b5e:	f000 f8ab 	bl	8003cb8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003b62:	2301      	movs	r3, #1
 8003b64:	61bb      	str	r3, [r7, #24]
 8003b66:	e002      	b.n	8003b6e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003b68:	f04f 33ff 	mov.w	r3, #4294967295
 8003b6c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003b6e:	69bb      	ldr	r3, [r7, #24]
	}
 8003b70:	4618      	mov	r0, r3
 8003b72:	3720      	adds	r7, #32
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}

08003b78 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b088      	sub	sp, #32
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	60f8      	str	r0, [r7, #12]
 8003b80:	60b9      	str	r1, [r7, #8]
 8003b82:	607a      	str	r2, [r7, #4]
 8003b84:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003b90:	3b01      	subs	r3, #1
 8003b92:	009b      	lsls	r3, r3, #2
 8003b94:	4413      	add	r3, r2
 8003b96:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003b98:	69bb      	ldr	r3, [r7, #24]
 8003b9a:	f023 0307 	bic.w	r3, r3, #7
 8003b9e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003ba0:	69bb      	ldr	r3, [r7, #24]
 8003ba2:	f003 0307 	and.w	r3, r3, #7
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d00b      	beq.n	8003bc2 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8003baa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bae:	f383 8811 	msr	BASEPRI, r3
 8003bb2:	f3bf 8f6f 	isb	sy
 8003bb6:	f3bf 8f4f 	dsb	sy
 8003bba:	617b      	str	r3, [r7, #20]
}
 8003bbc:	bf00      	nop
 8003bbe:	bf00      	nop
 8003bc0:	e7fd      	b.n	8003bbe <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d01f      	beq.n	8003c08 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003bc8:	2300      	movs	r3, #0
 8003bca:	61fb      	str	r3, [r7, #28]
 8003bcc:	e012      	b.n	8003bf4 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003bce:	68ba      	ldr	r2, [r7, #8]
 8003bd0:	69fb      	ldr	r3, [r7, #28]
 8003bd2:	4413      	add	r3, r2
 8003bd4:	7819      	ldrb	r1, [r3, #0]
 8003bd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003bd8:	69fb      	ldr	r3, [r7, #28]
 8003bda:	4413      	add	r3, r2
 8003bdc:	3334      	adds	r3, #52	@ 0x34
 8003bde:	460a      	mov	r2, r1
 8003be0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003be2:	68ba      	ldr	r2, [r7, #8]
 8003be4:	69fb      	ldr	r3, [r7, #28]
 8003be6:	4413      	add	r3, r2
 8003be8:	781b      	ldrb	r3, [r3, #0]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d006      	beq.n	8003bfc <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003bee:	69fb      	ldr	r3, [r7, #28]
 8003bf0:	3301      	adds	r3, #1
 8003bf2:	61fb      	str	r3, [r7, #28]
 8003bf4:	69fb      	ldr	r3, [r7, #28]
 8003bf6:	2b0f      	cmp	r3, #15
 8003bf8:	d9e9      	bls.n	8003bce <prvInitialiseNewTask+0x56>
 8003bfa:	e000      	b.n	8003bfe <prvInitialiseNewTask+0x86>
			{
				break;
 8003bfc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003bfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c00:	2200      	movs	r2, #0
 8003c02:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003c06:	e003      	b.n	8003c10 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003c08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c12:	2b06      	cmp	r3, #6
 8003c14:	d901      	bls.n	8003c1a <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003c16:	2306      	movs	r3, #6
 8003c18:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c1c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c1e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003c20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c22:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c24:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c28:	2200      	movs	r2, #0
 8003c2a:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003c2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c2e:	3304      	adds	r3, #4
 8003c30:	4618      	mov	r0, r3
 8003c32:	f7ff fd26 	bl	8003682 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c38:	3318      	adds	r3, #24
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f7ff fd21 	bl	8003682 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c44:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c48:	f1c3 0207 	rsb	r2, r3, #7
 8003c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c4e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003c50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c54:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c58:	2200      	movs	r2, #0
 8003c5a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c60:	2200      	movs	r2, #0
 8003c62:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c68:	334c      	adds	r3, #76	@ 0x4c
 8003c6a:	224c      	movs	r2, #76	@ 0x4c
 8003c6c:	2100      	movs	r1, #0
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f001 faa2 	bl	80051b8 <memset>
 8003c74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c76:	4a0d      	ldr	r2, [pc, #52]	@ (8003cac <prvInitialiseNewTask+0x134>)
 8003c78:	651a      	str	r2, [r3, #80]	@ 0x50
 8003c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c7c:	4a0c      	ldr	r2, [pc, #48]	@ (8003cb0 <prvInitialiseNewTask+0x138>)
 8003c7e:	655a      	str	r2, [r3, #84]	@ 0x54
 8003c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c82:	4a0c      	ldr	r2, [pc, #48]	@ (8003cb4 <prvInitialiseNewTask+0x13c>)
 8003c84:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003c86:	683a      	ldr	r2, [r7, #0]
 8003c88:	68f9      	ldr	r1, [r7, #12]
 8003c8a:	69b8      	ldr	r0, [r7, #24]
 8003c8c:	f000 fc8e 	bl	80045ac <pxPortInitialiseStack>
 8003c90:	4602      	mov	r2, r0
 8003c92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c94:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003c96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d002      	beq.n	8003ca2 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003c9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ca0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003ca2:	bf00      	nop
 8003ca4:	3720      	adds	r7, #32
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}
 8003caa:	bf00      	nop
 8003cac:	200041e0 	.word	0x200041e0
 8003cb0:	20004248 	.word	0x20004248
 8003cb4:	200042b0 	.word	0x200042b0

08003cb8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b082      	sub	sp, #8
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003cc0:	f000 fda2 	bl	8004808 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003cc4:	4b2a      	ldr	r3, [pc, #168]	@ (8003d70 <prvAddNewTaskToReadyList+0xb8>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	3301      	adds	r3, #1
 8003cca:	4a29      	ldr	r2, [pc, #164]	@ (8003d70 <prvAddNewTaskToReadyList+0xb8>)
 8003ccc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003cce:	4b29      	ldr	r3, [pc, #164]	@ (8003d74 <prvAddNewTaskToReadyList+0xbc>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d109      	bne.n	8003cea <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003cd6:	4a27      	ldr	r2, [pc, #156]	@ (8003d74 <prvAddNewTaskToReadyList+0xbc>)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003cdc:	4b24      	ldr	r3, [pc, #144]	@ (8003d70 <prvAddNewTaskToReadyList+0xb8>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d110      	bne.n	8003d06 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003ce4:	f000 fb38 	bl	8004358 <prvInitialiseTaskLists>
 8003ce8:	e00d      	b.n	8003d06 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003cea:	4b23      	ldr	r3, [pc, #140]	@ (8003d78 <prvAddNewTaskToReadyList+0xc0>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d109      	bne.n	8003d06 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003cf2:	4b20      	ldr	r3, [pc, #128]	@ (8003d74 <prvAddNewTaskToReadyList+0xbc>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	d802      	bhi.n	8003d06 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003d00:	4a1c      	ldr	r2, [pc, #112]	@ (8003d74 <prvAddNewTaskToReadyList+0xbc>)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003d06:	4b1d      	ldr	r3, [pc, #116]	@ (8003d7c <prvAddNewTaskToReadyList+0xc4>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	3301      	adds	r3, #1
 8003d0c:	4a1b      	ldr	r2, [pc, #108]	@ (8003d7c <prvAddNewTaskToReadyList+0xc4>)
 8003d0e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d14:	2201      	movs	r2, #1
 8003d16:	409a      	lsls	r2, r3
 8003d18:	4b19      	ldr	r3, [pc, #100]	@ (8003d80 <prvAddNewTaskToReadyList+0xc8>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	4a18      	ldr	r2, [pc, #96]	@ (8003d80 <prvAddNewTaskToReadyList+0xc8>)
 8003d20:	6013      	str	r3, [r2, #0]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d26:	4613      	mov	r3, r2
 8003d28:	009b      	lsls	r3, r3, #2
 8003d2a:	4413      	add	r3, r2
 8003d2c:	009b      	lsls	r3, r3, #2
 8003d2e:	4a15      	ldr	r2, [pc, #84]	@ (8003d84 <prvAddNewTaskToReadyList+0xcc>)
 8003d30:	441a      	add	r2, r3
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	3304      	adds	r3, #4
 8003d36:	4619      	mov	r1, r3
 8003d38:	4610      	mov	r0, r2
 8003d3a:	f7ff fcaf 	bl	800369c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003d3e:	f000 fd95 	bl	800486c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003d42:	4b0d      	ldr	r3, [pc, #52]	@ (8003d78 <prvAddNewTaskToReadyList+0xc0>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d00e      	beq.n	8003d68 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003d4a:	4b0a      	ldr	r3, [pc, #40]	@ (8003d74 <prvAddNewTaskToReadyList+0xbc>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d54:	429a      	cmp	r2, r3
 8003d56:	d207      	bcs.n	8003d68 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003d58:	4b0b      	ldr	r3, [pc, #44]	@ (8003d88 <prvAddNewTaskToReadyList+0xd0>)
 8003d5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d5e:	601a      	str	r2, [r3, #0]
 8003d60:	f3bf 8f4f 	dsb	sy
 8003d64:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003d68:	bf00      	nop
 8003d6a:	3708      	adds	r7, #8
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	2000058c 	.word	0x2000058c
 8003d74:	2000048c 	.word	0x2000048c
 8003d78:	20000598 	.word	0x20000598
 8003d7c:	200005a8 	.word	0x200005a8
 8003d80:	20000594 	.word	0x20000594
 8003d84:	20000490 	.word	0x20000490
 8003d88:	e000ed04 	.word	0xe000ed04

08003d8c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b084      	sub	sp, #16
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003d94:	2300      	movs	r3, #0
 8003d96:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d018      	beq.n	8003dd0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003d9e:	4b14      	ldr	r3, [pc, #80]	@ (8003df0 <vTaskDelay+0x64>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d00b      	beq.n	8003dbe <vTaskDelay+0x32>
	__asm volatile
 8003da6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003daa:	f383 8811 	msr	BASEPRI, r3
 8003dae:	f3bf 8f6f 	isb	sy
 8003db2:	f3bf 8f4f 	dsb	sy
 8003db6:	60bb      	str	r3, [r7, #8]
}
 8003db8:	bf00      	nop
 8003dba:	bf00      	nop
 8003dbc:	e7fd      	b.n	8003dba <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003dbe:	f000 f885 	bl	8003ecc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003dc2:	2100      	movs	r1, #0
 8003dc4:	6878      	ldr	r0, [r7, #4]
 8003dc6:	f000 fb8b 	bl	80044e0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003dca:	f000 f88d 	bl	8003ee8 <xTaskResumeAll>
 8003dce:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d107      	bne.n	8003de6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003dd6:	4b07      	ldr	r3, [pc, #28]	@ (8003df4 <vTaskDelay+0x68>)
 8003dd8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ddc:	601a      	str	r2, [r3, #0]
 8003dde:	f3bf 8f4f 	dsb	sy
 8003de2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003de6:	bf00      	nop
 8003de8:	3710      	adds	r7, #16
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	bf00      	nop
 8003df0:	200005b4 	.word	0x200005b4
 8003df4:	e000ed04 	.word	0xe000ed04

08003df8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b08a      	sub	sp, #40	@ 0x28
 8003dfc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003e02:	2300      	movs	r3, #0
 8003e04:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003e06:	463a      	mov	r2, r7
 8003e08:	1d39      	adds	r1, r7, #4
 8003e0a:	f107 0308 	add.w	r3, r7, #8
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f7fc fbcc 	bl	80005ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003e14:	6839      	ldr	r1, [r7, #0]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	68ba      	ldr	r2, [r7, #8]
 8003e1a:	9202      	str	r2, [sp, #8]
 8003e1c:	9301      	str	r3, [sp, #4]
 8003e1e:	2300      	movs	r3, #0
 8003e20:	9300      	str	r3, [sp, #0]
 8003e22:	2300      	movs	r3, #0
 8003e24:	460a      	mov	r2, r1
 8003e26:	4921      	ldr	r1, [pc, #132]	@ (8003eac <vTaskStartScheduler+0xb4>)
 8003e28:	4821      	ldr	r0, [pc, #132]	@ (8003eb0 <vTaskStartScheduler+0xb8>)
 8003e2a:	f7ff fe00 	bl	8003a2e <xTaskCreateStatic>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	4a20      	ldr	r2, [pc, #128]	@ (8003eb4 <vTaskStartScheduler+0xbc>)
 8003e32:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003e34:	4b1f      	ldr	r3, [pc, #124]	@ (8003eb4 <vTaskStartScheduler+0xbc>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d002      	beq.n	8003e42 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	617b      	str	r3, [r7, #20]
 8003e40:	e001      	b.n	8003e46 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003e42:	2300      	movs	r3, #0
 8003e44:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	d11b      	bne.n	8003e84 <vTaskStartScheduler+0x8c>
	__asm volatile
 8003e4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e50:	f383 8811 	msr	BASEPRI, r3
 8003e54:	f3bf 8f6f 	isb	sy
 8003e58:	f3bf 8f4f 	dsb	sy
 8003e5c:	613b      	str	r3, [r7, #16]
}
 8003e5e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003e60:	4b15      	ldr	r3, [pc, #84]	@ (8003eb8 <vTaskStartScheduler+0xc0>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	334c      	adds	r3, #76	@ 0x4c
 8003e66:	4a15      	ldr	r2, [pc, #84]	@ (8003ebc <vTaskStartScheduler+0xc4>)
 8003e68:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003e6a:	4b15      	ldr	r3, [pc, #84]	@ (8003ec0 <vTaskStartScheduler+0xc8>)
 8003e6c:	f04f 32ff 	mov.w	r2, #4294967295
 8003e70:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003e72:	4b14      	ldr	r3, [pc, #80]	@ (8003ec4 <vTaskStartScheduler+0xcc>)
 8003e74:	2201      	movs	r2, #1
 8003e76:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003e78:	4b13      	ldr	r3, [pc, #76]	@ (8003ec8 <vTaskStartScheduler+0xd0>)
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003e7e:	f000 fc1f 	bl	80046c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003e82:	e00f      	b.n	8003ea4 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e8a:	d10b      	bne.n	8003ea4 <vTaskStartScheduler+0xac>
	__asm volatile
 8003e8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e90:	f383 8811 	msr	BASEPRI, r3
 8003e94:	f3bf 8f6f 	isb	sy
 8003e98:	f3bf 8f4f 	dsb	sy
 8003e9c:	60fb      	str	r3, [r7, #12]
}
 8003e9e:	bf00      	nop
 8003ea0:	bf00      	nop
 8003ea2:	e7fd      	b.n	8003ea0 <vTaskStartScheduler+0xa8>
}
 8003ea4:	bf00      	nop
 8003ea6:	3718      	adds	r7, #24
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}
 8003eac:	08005ea8 	.word	0x08005ea8
 8003eb0:	08004329 	.word	0x08004329
 8003eb4:	200005b0 	.word	0x200005b0
 8003eb8:	2000048c 	.word	0x2000048c
 8003ebc:	20000018 	.word	0x20000018
 8003ec0:	200005ac 	.word	0x200005ac
 8003ec4:	20000598 	.word	0x20000598
 8003ec8:	20000590 	.word	0x20000590

08003ecc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003ecc:	b480      	push	{r7}
 8003ece:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003ed0:	4b04      	ldr	r3, [pc, #16]	@ (8003ee4 <vTaskSuspendAll+0x18>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	3301      	adds	r3, #1
 8003ed6:	4a03      	ldr	r2, [pc, #12]	@ (8003ee4 <vTaskSuspendAll+0x18>)
 8003ed8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003eda:	bf00      	nop
 8003edc:	46bd      	mov	sp, r7
 8003ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee2:	4770      	bx	lr
 8003ee4:	200005b4 	.word	0x200005b4

08003ee8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b084      	sub	sp, #16
 8003eec:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003ef6:	4b42      	ldr	r3, [pc, #264]	@ (8004000 <xTaskResumeAll+0x118>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d10b      	bne.n	8003f16 <xTaskResumeAll+0x2e>
	__asm volatile
 8003efe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f02:	f383 8811 	msr	BASEPRI, r3
 8003f06:	f3bf 8f6f 	isb	sy
 8003f0a:	f3bf 8f4f 	dsb	sy
 8003f0e:	603b      	str	r3, [r7, #0]
}
 8003f10:	bf00      	nop
 8003f12:	bf00      	nop
 8003f14:	e7fd      	b.n	8003f12 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003f16:	f000 fc77 	bl	8004808 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003f1a:	4b39      	ldr	r3, [pc, #228]	@ (8004000 <xTaskResumeAll+0x118>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	3b01      	subs	r3, #1
 8003f20:	4a37      	ldr	r2, [pc, #220]	@ (8004000 <xTaskResumeAll+0x118>)
 8003f22:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f24:	4b36      	ldr	r3, [pc, #216]	@ (8004000 <xTaskResumeAll+0x118>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d161      	bne.n	8003ff0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003f2c:	4b35      	ldr	r3, [pc, #212]	@ (8004004 <xTaskResumeAll+0x11c>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d05d      	beq.n	8003ff0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003f34:	e02e      	b.n	8003f94 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f36:	4b34      	ldr	r3, [pc, #208]	@ (8004008 <xTaskResumeAll+0x120>)
 8003f38:	68db      	ldr	r3, [r3, #12]
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	3318      	adds	r3, #24
 8003f42:	4618      	mov	r0, r3
 8003f44:	f7ff fc07 	bl	8003756 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	3304      	adds	r3, #4
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	f7ff fc02 	bl	8003756 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f56:	2201      	movs	r2, #1
 8003f58:	409a      	lsls	r2, r3
 8003f5a:	4b2c      	ldr	r3, [pc, #176]	@ (800400c <xTaskResumeAll+0x124>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	4a2a      	ldr	r2, [pc, #168]	@ (800400c <xTaskResumeAll+0x124>)
 8003f62:	6013      	str	r3, [r2, #0]
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f68:	4613      	mov	r3, r2
 8003f6a:	009b      	lsls	r3, r3, #2
 8003f6c:	4413      	add	r3, r2
 8003f6e:	009b      	lsls	r3, r3, #2
 8003f70:	4a27      	ldr	r2, [pc, #156]	@ (8004010 <xTaskResumeAll+0x128>)
 8003f72:	441a      	add	r2, r3
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	3304      	adds	r3, #4
 8003f78:	4619      	mov	r1, r3
 8003f7a:	4610      	mov	r0, r2
 8003f7c:	f7ff fb8e 	bl	800369c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f84:	4b23      	ldr	r3, [pc, #140]	@ (8004014 <xTaskResumeAll+0x12c>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f8a:	429a      	cmp	r2, r3
 8003f8c:	d302      	bcc.n	8003f94 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003f8e:	4b22      	ldr	r3, [pc, #136]	@ (8004018 <xTaskResumeAll+0x130>)
 8003f90:	2201      	movs	r2, #1
 8003f92:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003f94:	4b1c      	ldr	r3, [pc, #112]	@ (8004008 <xTaskResumeAll+0x120>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d1cc      	bne.n	8003f36 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d001      	beq.n	8003fa6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003fa2:	f000 fa7d 	bl	80044a0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003fa6:	4b1d      	ldr	r3, [pc, #116]	@ (800401c <xTaskResumeAll+0x134>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d010      	beq.n	8003fd4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003fb2:	f000 f837 	bl	8004024 <xTaskIncrementTick>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d002      	beq.n	8003fc2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003fbc:	4b16      	ldr	r3, [pc, #88]	@ (8004018 <xTaskResumeAll+0x130>)
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	3b01      	subs	r3, #1
 8003fc6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d1f1      	bne.n	8003fb2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8003fce:	4b13      	ldr	r3, [pc, #76]	@ (800401c <xTaskResumeAll+0x134>)
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003fd4:	4b10      	ldr	r3, [pc, #64]	@ (8004018 <xTaskResumeAll+0x130>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d009      	beq.n	8003ff0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003fe0:	4b0f      	ldr	r3, [pc, #60]	@ (8004020 <xTaskResumeAll+0x138>)
 8003fe2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003fe6:	601a      	str	r2, [r3, #0]
 8003fe8:	f3bf 8f4f 	dsb	sy
 8003fec:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003ff0:	f000 fc3c 	bl	800486c <vPortExitCritical>

	return xAlreadyYielded;
 8003ff4:	68bb      	ldr	r3, [r7, #8]
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3710      	adds	r7, #16
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}
 8003ffe:	bf00      	nop
 8004000:	200005b4 	.word	0x200005b4
 8004004:	2000058c 	.word	0x2000058c
 8004008:	2000054c 	.word	0x2000054c
 800400c:	20000594 	.word	0x20000594
 8004010:	20000490 	.word	0x20000490
 8004014:	2000048c 	.word	0x2000048c
 8004018:	200005a0 	.word	0x200005a0
 800401c:	2000059c 	.word	0x2000059c
 8004020:	e000ed04 	.word	0xe000ed04

08004024 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b086      	sub	sp, #24
 8004028:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800402a:	2300      	movs	r3, #0
 800402c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800402e:	4b4f      	ldr	r3, [pc, #316]	@ (800416c <xTaskIncrementTick+0x148>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	2b00      	cmp	r3, #0
 8004034:	f040 808f 	bne.w	8004156 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004038:	4b4d      	ldr	r3, [pc, #308]	@ (8004170 <xTaskIncrementTick+0x14c>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	3301      	adds	r3, #1
 800403e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004040:	4a4b      	ldr	r2, [pc, #300]	@ (8004170 <xTaskIncrementTick+0x14c>)
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004046:	693b      	ldr	r3, [r7, #16]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d121      	bne.n	8004090 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800404c:	4b49      	ldr	r3, [pc, #292]	@ (8004174 <xTaskIncrementTick+0x150>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d00b      	beq.n	800406e <xTaskIncrementTick+0x4a>
	__asm volatile
 8004056:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800405a:	f383 8811 	msr	BASEPRI, r3
 800405e:	f3bf 8f6f 	isb	sy
 8004062:	f3bf 8f4f 	dsb	sy
 8004066:	603b      	str	r3, [r7, #0]
}
 8004068:	bf00      	nop
 800406a:	bf00      	nop
 800406c:	e7fd      	b.n	800406a <xTaskIncrementTick+0x46>
 800406e:	4b41      	ldr	r3, [pc, #260]	@ (8004174 <xTaskIncrementTick+0x150>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	60fb      	str	r3, [r7, #12]
 8004074:	4b40      	ldr	r3, [pc, #256]	@ (8004178 <xTaskIncrementTick+0x154>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a3e      	ldr	r2, [pc, #248]	@ (8004174 <xTaskIncrementTick+0x150>)
 800407a:	6013      	str	r3, [r2, #0]
 800407c:	4a3e      	ldr	r2, [pc, #248]	@ (8004178 <xTaskIncrementTick+0x154>)
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	6013      	str	r3, [r2, #0]
 8004082:	4b3e      	ldr	r3, [pc, #248]	@ (800417c <xTaskIncrementTick+0x158>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	3301      	adds	r3, #1
 8004088:	4a3c      	ldr	r2, [pc, #240]	@ (800417c <xTaskIncrementTick+0x158>)
 800408a:	6013      	str	r3, [r2, #0]
 800408c:	f000 fa08 	bl	80044a0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004090:	4b3b      	ldr	r3, [pc, #236]	@ (8004180 <xTaskIncrementTick+0x15c>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	693a      	ldr	r2, [r7, #16]
 8004096:	429a      	cmp	r2, r3
 8004098:	d348      	bcc.n	800412c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800409a:	4b36      	ldr	r3, [pc, #216]	@ (8004174 <xTaskIncrementTick+0x150>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d104      	bne.n	80040ae <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80040a4:	4b36      	ldr	r3, [pc, #216]	@ (8004180 <xTaskIncrementTick+0x15c>)
 80040a6:	f04f 32ff 	mov.w	r2, #4294967295
 80040aa:	601a      	str	r2, [r3, #0]
					break;
 80040ac:	e03e      	b.n	800412c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80040ae:	4b31      	ldr	r3, [pc, #196]	@ (8004174 <xTaskIncrementTick+0x150>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	68db      	ldr	r3, [r3, #12]
 80040b4:	68db      	ldr	r3, [r3, #12]
 80040b6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80040b8:	68bb      	ldr	r3, [r7, #8]
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80040be:	693a      	ldr	r2, [r7, #16]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	429a      	cmp	r2, r3
 80040c4:	d203      	bcs.n	80040ce <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80040c6:	4a2e      	ldr	r2, [pc, #184]	@ (8004180 <xTaskIncrementTick+0x15c>)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80040cc:	e02e      	b.n	800412c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	3304      	adds	r3, #4
 80040d2:	4618      	mov	r0, r3
 80040d4:	f7ff fb3f 	bl	8003756 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d004      	beq.n	80040ea <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80040e0:	68bb      	ldr	r3, [r7, #8]
 80040e2:	3318      	adds	r3, #24
 80040e4:	4618      	mov	r0, r3
 80040e6:	f7ff fb36 	bl	8003756 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ee:	2201      	movs	r2, #1
 80040f0:	409a      	lsls	r2, r3
 80040f2:	4b24      	ldr	r3, [pc, #144]	@ (8004184 <xTaskIncrementTick+0x160>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4313      	orrs	r3, r2
 80040f8:	4a22      	ldr	r2, [pc, #136]	@ (8004184 <xTaskIncrementTick+0x160>)
 80040fa:	6013      	str	r3, [r2, #0]
 80040fc:	68bb      	ldr	r3, [r7, #8]
 80040fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004100:	4613      	mov	r3, r2
 8004102:	009b      	lsls	r3, r3, #2
 8004104:	4413      	add	r3, r2
 8004106:	009b      	lsls	r3, r3, #2
 8004108:	4a1f      	ldr	r2, [pc, #124]	@ (8004188 <xTaskIncrementTick+0x164>)
 800410a:	441a      	add	r2, r3
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	3304      	adds	r3, #4
 8004110:	4619      	mov	r1, r3
 8004112:	4610      	mov	r0, r2
 8004114:	f7ff fac2 	bl	800369c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800411c:	4b1b      	ldr	r3, [pc, #108]	@ (800418c <xTaskIncrementTick+0x168>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004122:	429a      	cmp	r2, r3
 8004124:	d3b9      	bcc.n	800409a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004126:	2301      	movs	r3, #1
 8004128:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800412a:	e7b6      	b.n	800409a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800412c:	4b17      	ldr	r3, [pc, #92]	@ (800418c <xTaskIncrementTick+0x168>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004132:	4915      	ldr	r1, [pc, #84]	@ (8004188 <xTaskIncrementTick+0x164>)
 8004134:	4613      	mov	r3, r2
 8004136:	009b      	lsls	r3, r3, #2
 8004138:	4413      	add	r3, r2
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	440b      	add	r3, r1
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	2b01      	cmp	r3, #1
 8004142:	d901      	bls.n	8004148 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8004144:	2301      	movs	r3, #1
 8004146:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004148:	4b11      	ldr	r3, [pc, #68]	@ (8004190 <xTaskIncrementTick+0x16c>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d007      	beq.n	8004160 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8004150:	2301      	movs	r3, #1
 8004152:	617b      	str	r3, [r7, #20]
 8004154:	e004      	b.n	8004160 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004156:	4b0f      	ldr	r3, [pc, #60]	@ (8004194 <xTaskIncrementTick+0x170>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	3301      	adds	r3, #1
 800415c:	4a0d      	ldr	r2, [pc, #52]	@ (8004194 <xTaskIncrementTick+0x170>)
 800415e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004160:	697b      	ldr	r3, [r7, #20]
}
 8004162:	4618      	mov	r0, r3
 8004164:	3718      	adds	r7, #24
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}
 800416a:	bf00      	nop
 800416c:	200005b4 	.word	0x200005b4
 8004170:	20000590 	.word	0x20000590
 8004174:	20000544 	.word	0x20000544
 8004178:	20000548 	.word	0x20000548
 800417c:	200005a4 	.word	0x200005a4
 8004180:	200005ac 	.word	0x200005ac
 8004184:	20000594 	.word	0x20000594
 8004188:	20000490 	.word	0x20000490
 800418c:	2000048c 	.word	0x2000048c
 8004190:	200005a0 	.word	0x200005a0
 8004194:	2000059c 	.word	0x2000059c

08004198 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004198:	b480      	push	{r7}
 800419a:	b087      	sub	sp, #28
 800419c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800419e:	4b2a      	ldr	r3, [pc, #168]	@ (8004248 <vTaskSwitchContext+0xb0>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d003      	beq.n	80041ae <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80041a6:	4b29      	ldr	r3, [pc, #164]	@ (800424c <vTaskSwitchContext+0xb4>)
 80041a8:	2201      	movs	r2, #1
 80041aa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80041ac:	e045      	b.n	800423a <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80041ae:	4b27      	ldr	r3, [pc, #156]	@ (800424c <vTaskSwitchContext+0xb4>)
 80041b0:	2200      	movs	r2, #0
 80041b2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80041b4:	4b26      	ldr	r3, [pc, #152]	@ (8004250 <vTaskSwitchContext+0xb8>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	fab3 f383 	clz	r3, r3
 80041c0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80041c2:	7afb      	ldrb	r3, [r7, #11]
 80041c4:	f1c3 031f 	rsb	r3, r3, #31
 80041c8:	617b      	str	r3, [r7, #20]
 80041ca:	4922      	ldr	r1, [pc, #136]	@ (8004254 <vTaskSwitchContext+0xbc>)
 80041cc:	697a      	ldr	r2, [r7, #20]
 80041ce:	4613      	mov	r3, r2
 80041d0:	009b      	lsls	r3, r3, #2
 80041d2:	4413      	add	r3, r2
 80041d4:	009b      	lsls	r3, r3, #2
 80041d6:	440b      	add	r3, r1
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d10b      	bne.n	80041f6 <vTaskSwitchContext+0x5e>
	__asm volatile
 80041de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041e2:	f383 8811 	msr	BASEPRI, r3
 80041e6:	f3bf 8f6f 	isb	sy
 80041ea:	f3bf 8f4f 	dsb	sy
 80041ee:	607b      	str	r3, [r7, #4]
}
 80041f0:	bf00      	nop
 80041f2:	bf00      	nop
 80041f4:	e7fd      	b.n	80041f2 <vTaskSwitchContext+0x5a>
 80041f6:	697a      	ldr	r2, [r7, #20]
 80041f8:	4613      	mov	r3, r2
 80041fa:	009b      	lsls	r3, r3, #2
 80041fc:	4413      	add	r3, r2
 80041fe:	009b      	lsls	r3, r3, #2
 8004200:	4a14      	ldr	r2, [pc, #80]	@ (8004254 <vTaskSwitchContext+0xbc>)
 8004202:	4413      	add	r3, r2
 8004204:	613b      	str	r3, [r7, #16]
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	685a      	ldr	r2, [r3, #4]
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	605a      	str	r2, [r3, #4]
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	685a      	ldr	r2, [r3, #4]
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	3308      	adds	r3, #8
 8004218:	429a      	cmp	r2, r3
 800421a:	d104      	bne.n	8004226 <vTaskSwitchContext+0x8e>
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	685a      	ldr	r2, [r3, #4]
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	605a      	str	r2, [r3, #4]
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	68db      	ldr	r3, [r3, #12]
 800422c:	4a0a      	ldr	r2, [pc, #40]	@ (8004258 <vTaskSwitchContext+0xc0>)
 800422e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004230:	4b09      	ldr	r3, [pc, #36]	@ (8004258 <vTaskSwitchContext+0xc0>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	334c      	adds	r3, #76	@ 0x4c
 8004236:	4a09      	ldr	r2, [pc, #36]	@ (800425c <vTaskSwitchContext+0xc4>)
 8004238:	6013      	str	r3, [r2, #0]
}
 800423a:	bf00      	nop
 800423c:	371c      	adds	r7, #28
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr
 8004246:	bf00      	nop
 8004248:	200005b4 	.word	0x200005b4
 800424c:	200005a0 	.word	0x200005a0
 8004250:	20000594 	.word	0x20000594
 8004254:	20000490 	.word	0x20000490
 8004258:	2000048c 	.word	0x2000048c
 800425c:	20000018 	.word	0x20000018

08004260 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b086      	sub	sp, #24
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	68db      	ldr	r3, [r3, #12]
 800426c:	68db      	ldr	r3, [r3, #12]
 800426e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d10b      	bne.n	800428e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8004276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800427a:	f383 8811 	msr	BASEPRI, r3
 800427e:	f3bf 8f6f 	isb	sy
 8004282:	f3bf 8f4f 	dsb	sy
 8004286:	60fb      	str	r3, [r7, #12]
}
 8004288:	bf00      	nop
 800428a:	bf00      	nop
 800428c:	e7fd      	b.n	800428a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	3318      	adds	r3, #24
 8004292:	4618      	mov	r0, r3
 8004294:	f7ff fa5f 	bl	8003756 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004298:	4b1d      	ldr	r3, [pc, #116]	@ (8004310 <xTaskRemoveFromEventList+0xb0>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d11c      	bne.n	80042da <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80042a0:	693b      	ldr	r3, [r7, #16]
 80042a2:	3304      	adds	r3, #4
 80042a4:	4618      	mov	r0, r3
 80042a6:	f7ff fa56 	bl	8003756 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ae:	2201      	movs	r2, #1
 80042b0:	409a      	lsls	r2, r3
 80042b2:	4b18      	ldr	r3, [pc, #96]	@ (8004314 <xTaskRemoveFromEventList+0xb4>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4313      	orrs	r3, r2
 80042b8:	4a16      	ldr	r2, [pc, #88]	@ (8004314 <xTaskRemoveFromEventList+0xb4>)
 80042ba:	6013      	str	r3, [r2, #0]
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042c0:	4613      	mov	r3, r2
 80042c2:	009b      	lsls	r3, r3, #2
 80042c4:	4413      	add	r3, r2
 80042c6:	009b      	lsls	r3, r3, #2
 80042c8:	4a13      	ldr	r2, [pc, #76]	@ (8004318 <xTaskRemoveFromEventList+0xb8>)
 80042ca:	441a      	add	r2, r3
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	3304      	adds	r3, #4
 80042d0:	4619      	mov	r1, r3
 80042d2:	4610      	mov	r0, r2
 80042d4:	f7ff f9e2 	bl	800369c <vListInsertEnd>
 80042d8:	e005      	b.n	80042e6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	3318      	adds	r3, #24
 80042de:	4619      	mov	r1, r3
 80042e0:	480e      	ldr	r0, [pc, #56]	@ (800431c <xTaskRemoveFromEventList+0xbc>)
 80042e2:	f7ff f9db 	bl	800369c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042ea:	4b0d      	ldr	r3, [pc, #52]	@ (8004320 <xTaskRemoveFromEventList+0xc0>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d905      	bls.n	8004300 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80042f4:	2301      	movs	r3, #1
 80042f6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80042f8:	4b0a      	ldr	r3, [pc, #40]	@ (8004324 <xTaskRemoveFromEventList+0xc4>)
 80042fa:	2201      	movs	r2, #1
 80042fc:	601a      	str	r2, [r3, #0]
 80042fe:	e001      	b.n	8004304 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8004300:	2300      	movs	r3, #0
 8004302:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004304:	697b      	ldr	r3, [r7, #20]
}
 8004306:	4618      	mov	r0, r3
 8004308:	3718      	adds	r7, #24
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}
 800430e:	bf00      	nop
 8004310:	200005b4 	.word	0x200005b4
 8004314:	20000594 	.word	0x20000594
 8004318:	20000490 	.word	0x20000490
 800431c:	2000054c 	.word	0x2000054c
 8004320:	2000048c 	.word	0x2000048c
 8004324:	200005a0 	.word	0x200005a0

08004328 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b082      	sub	sp, #8
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004330:	f000 f852 	bl	80043d8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004334:	4b06      	ldr	r3, [pc, #24]	@ (8004350 <prvIdleTask+0x28>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	2b01      	cmp	r3, #1
 800433a:	d9f9      	bls.n	8004330 <prvIdleTask+0x8>
			{
				taskYIELD();
 800433c:	4b05      	ldr	r3, [pc, #20]	@ (8004354 <prvIdleTask+0x2c>)
 800433e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004342:	601a      	str	r2, [r3, #0]
 8004344:	f3bf 8f4f 	dsb	sy
 8004348:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800434c:	e7f0      	b.n	8004330 <prvIdleTask+0x8>
 800434e:	bf00      	nop
 8004350:	20000490 	.word	0x20000490
 8004354:	e000ed04 	.word	0xe000ed04

08004358 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b082      	sub	sp, #8
 800435c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800435e:	2300      	movs	r3, #0
 8004360:	607b      	str	r3, [r7, #4]
 8004362:	e00c      	b.n	800437e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004364:	687a      	ldr	r2, [r7, #4]
 8004366:	4613      	mov	r3, r2
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	4413      	add	r3, r2
 800436c:	009b      	lsls	r3, r3, #2
 800436e:	4a12      	ldr	r2, [pc, #72]	@ (80043b8 <prvInitialiseTaskLists+0x60>)
 8004370:	4413      	add	r3, r2
 8004372:	4618      	mov	r0, r3
 8004374:	f7ff f965 	bl	8003642 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	3301      	adds	r3, #1
 800437c:	607b      	str	r3, [r7, #4]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2b06      	cmp	r3, #6
 8004382:	d9ef      	bls.n	8004364 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004384:	480d      	ldr	r0, [pc, #52]	@ (80043bc <prvInitialiseTaskLists+0x64>)
 8004386:	f7ff f95c 	bl	8003642 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800438a:	480d      	ldr	r0, [pc, #52]	@ (80043c0 <prvInitialiseTaskLists+0x68>)
 800438c:	f7ff f959 	bl	8003642 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004390:	480c      	ldr	r0, [pc, #48]	@ (80043c4 <prvInitialiseTaskLists+0x6c>)
 8004392:	f7ff f956 	bl	8003642 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004396:	480c      	ldr	r0, [pc, #48]	@ (80043c8 <prvInitialiseTaskLists+0x70>)
 8004398:	f7ff f953 	bl	8003642 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800439c:	480b      	ldr	r0, [pc, #44]	@ (80043cc <prvInitialiseTaskLists+0x74>)
 800439e:	f7ff f950 	bl	8003642 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80043a2:	4b0b      	ldr	r3, [pc, #44]	@ (80043d0 <prvInitialiseTaskLists+0x78>)
 80043a4:	4a05      	ldr	r2, [pc, #20]	@ (80043bc <prvInitialiseTaskLists+0x64>)
 80043a6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80043a8:	4b0a      	ldr	r3, [pc, #40]	@ (80043d4 <prvInitialiseTaskLists+0x7c>)
 80043aa:	4a05      	ldr	r2, [pc, #20]	@ (80043c0 <prvInitialiseTaskLists+0x68>)
 80043ac:	601a      	str	r2, [r3, #0]
}
 80043ae:	bf00      	nop
 80043b0:	3708      	adds	r7, #8
 80043b2:	46bd      	mov	sp, r7
 80043b4:	bd80      	pop	{r7, pc}
 80043b6:	bf00      	nop
 80043b8:	20000490 	.word	0x20000490
 80043bc:	2000051c 	.word	0x2000051c
 80043c0:	20000530 	.word	0x20000530
 80043c4:	2000054c 	.word	0x2000054c
 80043c8:	20000560 	.word	0x20000560
 80043cc:	20000578 	.word	0x20000578
 80043d0:	20000544 	.word	0x20000544
 80043d4:	20000548 	.word	0x20000548

080043d8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b082      	sub	sp, #8
 80043dc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80043de:	e019      	b.n	8004414 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80043e0:	f000 fa12 	bl	8004808 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80043e4:	4b10      	ldr	r3, [pc, #64]	@ (8004428 <prvCheckTasksWaitingTermination+0x50>)
 80043e6:	68db      	ldr	r3, [r3, #12]
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	3304      	adds	r3, #4
 80043f0:	4618      	mov	r0, r3
 80043f2:	f7ff f9b0 	bl	8003756 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80043f6:	4b0d      	ldr	r3, [pc, #52]	@ (800442c <prvCheckTasksWaitingTermination+0x54>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	3b01      	subs	r3, #1
 80043fc:	4a0b      	ldr	r2, [pc, #44]	@ (800442c <prvCheckTasksWaitingTermination+0x54>)
 80043fe:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004400:	4b0b      	ldr	r3, [pc, #44]	@ (8004430 <prvCheckTasksWaitingTermination+0x58>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	3b01      	subs	r3, #1
 8004406:	4a0a      	ldr	r2, [pc, #40]	@ (8004430 <prvCheckTasksWaitingTermination+0x58>)
 8004408:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800440a:	f000 fa2f 	bl	800486c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f000 f810 	bl	8004434 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004414:	4b06      	ldr	r3, [pc, #24]	@ (8004430 <prvCheckTasksWaitingTermination+0x58>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d1e1      	bne.n	80043e0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800441c:	bf00      	nop
 800441e:	bf00      	nop
 8004420:	3708      	adds	r7, #8
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}
 8004426:	bf00      	nop
 8004428:	20000560 	.word	0x20000560
 800442c:	2000058c 	.word	0x2000058c
 8004430:	20000574 	.word	0x20000574

08004434 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004434:	b580      	push	{r7, lr}
 8004436:	b084      	sub	sp, #16
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	334c      	adds	r3, #76	@ 0x4c
 8004440:	4618      	mov	r0, r3
 8004442:	f000 fed1 	bl	80051e8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800444c:	2b00      	cmp	r3, #0
 800444e:	d108      	bne.n	8004462 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004454:	4618      	mov	r0, r3
 8004456:	f000 fb85 	bl	8004b64 <vPortFree>
				vPortFree( pxTCB );
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f000 fb82 	bl	8004b64 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004460:	e019      	b.n	8004496 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8004468:	2b01      	cmp	r3, #1
 800446a:	d103      	bne.n	8004474 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	f000 fb79 	bl	8004b64 <vPortFree>
	}
 8004472:	e010      	b.n	8004496 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800447a:	2b02      	cmp	r3, #2
 800447c:	d00b      	beq.n	8004496 <prvDeleteTCB+0x62>
	__asm volatile
 800447e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004482:	f383 8811 	msr	BASEPRI, r3
 8004486:	f3bf 8f6f 	isb	sy
 800448a:	f3bf 8f4f 	dsb	sy
 800448e:	60fb      	str	r3, [r7, #12]
}
 8004490:	bf00      	nop
 8004492:	bf00      	nop
 8004494:	e7fd      	b.n	8004492 <prvDeleteTCB+0x5e>
	}
 8004496:	bf00      	nop
 8004498:	3710      	adds	r7, #16
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}
	...

080044a0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80044a0:	b480      	push	{r7}
 80044a2:	b083      	sub	sp, #12
 80044a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80044a6:	4b0c      	ldr	r3, [pc, #48]	@ (80044d8 <prvResetNextTaskUnblockTime+0x38>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d104      	bne.n	80044ba <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80044b0:	4b0a      	ldr	r3, [pc, #40]	@ (80044dc <prvResetNextTaskUnblockTime+0x3c>)
 80044b2:	f04f 32ff 	mov.w	r2, #4294967295
 80044b6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80044b8:	e008      	b.n	80044cc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80044ba:	4b07      	ldr	r3, [pc, #28]	@ (80044d8 <prvResetNextTaskUnblockTime+0x38>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	68db      	ldr	r3, [r3, #12]
 80044c0:	68db      	ldr	r3, [r3, #12]
 80044c2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	4a04      	ldr	r2, [pc, #16]	@ (80044dc <prvResetNextTaskUnblockTime+0x3c>)
 80044ca:	6013      	str	r3, [r2, #0]
}
 80044cc:	bf00      	nop
 80044ce:	370c      	adds	r7, #12
 80044d0:	46bd      	mov	sp, r7
 80044d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d6:	4770      	bx	lr
 80044d8:	20000544 	.word	0x20000544
 80044dc:	200005ac 	.word	0x200005ac

080044e0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b084      	sub	sp, #16
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
 80044e8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80044ea:	4b29      	ldr	r3, [pc, #164]	@ (8004590 <prvAddCurrentTaskToDelayedList+0xb0>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80044f0:	4b28      	ldr	r3, [pc, #160]	@ (8004594 <prvAddCurrentTaskToDelayedList+0xb4>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	3304      	adds	r3, #4
 80044f6:	4618      	mov	r0, r3
 80044f8:	f7ff f92d 	bl	8003756 <uxListRemove>
 80044fc:	4603      	mov	r3, r0
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d10b      	bne.n	800451a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004502:	4b24      	ldr	r3, [pc, #144]	@ (8004594 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004508:	2201      	movs	r2, #1
 800450a:	fa02 f303 	lsl.w	r3, r2, r3
 800450e:	43da      	mvns	r2, r3
 8004510:	4b21      	ldr	r3, [pc, #132]	@ (8004598 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4013      	ands	r3, r2
 8004516:	4a20      	ldr	r2, [pc, #128]	@ (8004598 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004518:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004520:	d10a      	bne.n	8004538 <prvAddCurrentTaskToDelayedList+0x58>
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d007      	beq.n	8004538 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004528:	4b1a      	ldr	r3, [pc, #104]	@ (8004594 <prvAddCurrentTaskToDelayedList+0xb4>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	3304      	adds	r3, #4
 800452e:	4619      	mov	r1, r3
 8004530:	481a      	ldr	r0, [pc, #104]	@ (800459c <prvAddCurrentTaskToDelayedList+0xbc>)
 8004532:	f7ff f8b3 	bl	800369c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004536:	e026      	b.n	8004586 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004538:	68fa      	ldr	r2, [r7, #12]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	4413      	add	r3, r2
 800453e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004540:	4b14      	ldr	r3, [pc, #80]	@ (8004594 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	68ba      	ldr	r2, [r7, #8]
 8004546:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004548:	68ba      	ldr	r2, [r7, #8]
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	429a      	cmp	r2, r3
 800454e:	d209      	bcs.n	8004564 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004550:	4b13      	ldr	r3, [pc, #76]	@ (80045a0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004552:	681a      	ldr	r2, [r3, #0]
 8004554:	4b0f      	ldr	r3, [pc, #60]	@ (8004594 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	3304      	adds	r3, #4
 800455a:	4619      	mov	r1, r3
 800455c:	4610      	mov	r0, r2
 800455e:	f7ff f8c1 	bl	80036e4 <vListInsert>
}
 8004562:	e010      	b.n	8004586 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004564:	4b0f      	ldr	r3, [pc, #60]	@ (80045a4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004566:	681a      	ldr	r2, [r3, #0]
 8004568:	4b0a      	ldr	r3, [pc, #40]	@ (8004594 <prvAddCurrentTaskToDelayedList+0xb4>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	3304      	adds	r3, #4
 800456e:	4619      	mov	r1, r3
 8004570:	4610      	mov	r0, r2
 8004572:	f7ff f8b7 	bl	80036e4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004576:	4b0c      	ldr	r3, [pc, #48]	@ (80045a8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	68ba      	ldr	r2, [r7, #8]
 800457c:	429a      	cmp	r2, r3
 800457e:	d202      	bcs.n	8004586 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004580:	4a09      	ldr	r2, [pc, #36]	@ (80045a8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	6013      	str	r3, [r2, #0]
}
 8004586:	bf00      	nop
 8004588:	3710      	adds	r7, #16
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}
 800458e:	bf00      	nop
 8004590:	20000590 	.word	0x20000590
 8004594:	2000048c 	.word	0x2000048c
 8004598:	20000594 	.word	0x20000594
 800459c:	20000578 	.word	0x20000578
 80045a0:	20000548 	.word	0x20000548
 80045a4:	20000544 	.word	0x20000544
 80045a8:	200005ac 	.word	0x200005ac

080045ac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80045ac:	b480      	push	{r7}
 80045ae:	b085      	sub	sp, #20
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	60f8      	str	r0, [r7, #12]
 80045b4:	60b9      	str	r1, [r7, #8]
 80045b6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	3b04      	subs	r3, #4
 80045bc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80045c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	3b04      	subs	r3, #4
 80045ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	f023 0201 	bic.w	r2, r3, #1
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	3b04      	subs	r3, #4
 80045da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80045dc:	4a0c      	ldr	r2, [pc, #48]	@ (8004610 <pxPortInitialiseStack+0x64>)
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	3b14      	subs	r3, #20
 80045e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80045e8:	687a      	ldr	r2, [r7, #4]
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	3b04      	subs	r3, #4
 80045f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	f06f 0202 	mvn.w	r2, #2
 80045fa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	3b20      	subs	r3, #32
 8004600:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004602:	68fb      	ldr	r3, [r7, #12]
}
 8004604:	4618      	mov	r0, r3
 8004606:	3714      	adds	r7, #20
 8004608:	46bd      	mov	sp, r7
 800460a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460e:	4770      	bx	lr
 8004610:	08004615 	.word	0x08004615

08004614 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004614:	b480      	push	{r7}
 8004616:	b085      	sub	sp, #20
 8004618:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800461a:	2300      	movs	r3, #0
 800461c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800461e:	4b13      	ldr	r3, [pc, #76]	@ (800466c <prvTaskExitError+0x58>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004626:	d00b      	beq.n	8004640 <prvTaskExitError+0x2c>
	__asm volatile
 8004628:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800462c:	f383 8811 	msr	BASEPRI, r3
 8004630:	f3bf 8f6f 	isb	sy
 8004634:	f3bf 8f4f 	dsb	sy
 8004638:	60fb      	str	r3, [r7, #12]
}
 800463a:	bf00      	nop
 800463c:	bf00      	nop
 800463e:	e7fd      	b.n	800463c <prvTaskExitError+0x28>
	__asm volatile
 8004640:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004644:	f383 8811 	msr	BASEPRI, r3
 8004648:	f3bf 8f6f 	isb	sy
 800464c:	f3bf 8f4f 	dsb	sy
 8004650:	60bb      	str	r3, [r7, #8]
}
 8004652:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004654:	bf00      	nop
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d0fc      	beq.n	8004656 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800465c:	bf00      	nop
 800465e:	bf00      	nop
 8004660:	3714      	adds	r7, #20
 8004662:	46bd      	mov	sp, r7
 8004664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004668:	4770      	bx	lr
 800466a:	bf00      	nop
 800466c:	20000008 	.word	0x20000008

08004670 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004670:	4b07      	ldr	r3, [pc, #28]	@ (8004690 <pxCurrentTCBConst2>)
 8004672:	6819      	ldr	r1, [r3, #0]
 8004674:	6808      	ldr	r0, [r1, #0]
 8004676:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800467a:	f380 8809 	msr	PSP, r0
 800467e:	f3bf 8f6f 	isb	sy
 8004682:	f04f 0000 	mov.w	r0, #0
 8004686:	f380 8811 	msr	BASEPRI, r0
 800468a:	4770      	bx	lr
 800468c:	f3af 8000 	nop.w

08004690 <pxCurrentTCBConst2>:
 8004690:	2000048c 	.word	0x2000048c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004694:	bf00      	nop
 8004696:	bf00      	nop

08004698 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004698:	4808      	ldr	r0, [pc, #32]	@ (80046bc <prvPortStartFirstTask+0x24>)
 800469a:	6800      	ldr	r0, [r0, #0]
 800469c:	6800      	ldr	r0, [r0, #0]
 800469e:	f380 8808 	msr	MSP, r0
 80046a2:	f04f 0000 	mov.w	r0, #0
 80046a6:	f380 8814 	msr	CONTROL, r0
 80046aa:	b662      	cpsie	i
 80046ac:	b661      	cpsie	f
 80046ae:	f3bf 8f4f 	dsb	sy
 80046b2:	f3bf 8f6f 	isb	sy
 80046b6:	df00      	svc	0
 80046b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80046ba:	bf00      	nop
 80046bc:	e000ed08 	.word	0xe000ed08

080046c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b086      	sub	sp, #24
 80046c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80046c6:	4b47      	ldr	r3, [pc, #284]	@ (80047e4 <xPortStartScheduler+0x124>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a47      	ldr	r2, [pc, #284]	@ (80047e8 <xPortStartScheduler+0x128>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d10b      	bne.n	80046e8 <xPortStartScheduler+0x28>
	__asm volatile
 80046d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046d4:	f383 8811 	msr	BASEPRI, r3
 80046d8:	f3bf 8f6f 	isb	sy
 80046dc:	f3bf 8f4f 	dsb	sy
 80046e0:	60fb      	str	r3, [r7, #12]
}
 80046e2:	bf00      	nop
 80046e4:	bf00      	nop
 80046e6:	e7fd      	b.n	80046e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80046e8:	4b3e      	ldr	r3, [pc, #248]	@ (80047e4 <xPortStartScheduler+0x124>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a3f      	ldr	r2, [pc, #252]	@ (80047ec <xPortStartScheduler+0x12c>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d10b      	bne.n	800470a <xPortStartScheduler+0x4a>
	__asm volatile
 80046f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046f6:	f383 8811 	msr	BASEPRI, r3
 80046fa:	f3bf 8f6f 	isb	sy
 80046fe:	f3bf 8f4f 	dsb	sy
 8004702:	613b      	str	r3, [r7, #16]
}
 8004704:	bf00      	nop
 8004706:	bf00      	nop
 8004708:	e7fd      	b.n	8004706 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800470a:	4b39      	ldr	r3, [pc, #228]	@ (80047f0 <xPortStartScheduler+0x130>)
 800470c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	781b      	ldrb	r3, [r3, #0]
 8004712:	b2db      	uxtb	r3, r3
 8004714:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	22ff      	movs	r2, #255	@ 0xff
 800471a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	781b      	ldrb	r3, [r3, #0]
 8004720:	b2db      	uxtb	r3, r3
 8004722:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004724:	78fb      	ldrb	r3, [r7, #3]
 8004726:	b2db      	uxtb	r3, r3
 8004728:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800472c:	b2da      	uxtb	r2, r3
 800472e:	4b31      	ldr	r3, [pc, #196]	@ (80047f4 <xPortStartScheduler+0x134>)
 8004730:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004732:	4b31      	ldr	r3, [pc, #196]	@ (80047f8 <xPortStartScheduler+0x138>)
 8004734:	2207      	movs	r2, #7
 8004736:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004738:	e009      	b.n	800474e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800473a:	4b2f      	ldr	r3, [pc, #188]	@ (80047f8 <xPortStartScheduler+0x138>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	3b01      	subs	r3, #1
 8004740:	4a2d      	ldr	r2, [pc, #180]	@ (80047f8 <xPortStartScheduler+0x138>)
 8004742:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004744:	78fb      	ldrb	r3, [r7, #3]
 8004746:	b2db      	uxtb	r3, r3
 8004748:	005b      	lsls	r3, r3, #1
 800474a:	b2db      	uxtb	r3, r3
 800474c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800474e:	78fb      	ldrb	r3, [r7, #3]
 8004750:	b2db      	uxtb	r3, r3
 8004752:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004756:	2b80      	cmp	r3, #128	@ 0x80
 8004758:	d0ef      	beq.n	800473a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800475a:	4b27      	ldr	r3, [pc, #156]	@ (80047f8 <xPortStartScheduler+0x138>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f1c3 0307 	rsb	r3, r3, #7
 8004762:	2b04      	cmp	r3, #4
 8004764:	d00b      	beq.n	800477e <xPortStartScheduler+0xbe>
	__asm volatile
 8004766:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800476a:	f383 8811 	msr	BASEPRI, r3
 800476e:	f3bf 8f6f 	isb	sy
 8004772:	f3bf 8f4f 	dsb	sy
 8004776:	60bb      	str	r3, [r7, #8]
}
 8004778:	bf00      	nop
 800477a:	bf00      	nop
 800477c:	e7fd      	b.n	800477a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800477e:	4b1e      	ldr	r3, [pc, #120]	@ (80047f8 <xPortStartScheduler+0x138>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	021b      	lsls	r3, r3, #8
 8004784:	4a1c      	ldr	r2, [pc, #112]	@ (80047f8 <xPortStartScheduler+0x138>)
 8004786:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004788:	4b1b      	ldr	r3, [pc, #108]	@ (80047f8 <xPortStartScheduler+0x138>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004790:	4a19      	ldr	r2, [pc, #100]	@ (80047f8 <xPortStartScheduler+0x138>)
 8004792:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	b2da      	uxtb	r2, r3
 8004798:	697b      	ldr	r3, [r7, #20]
 800479a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800479c:	4b17      	ldr	r3, [pc, #92]	@ (80047fc <xPortStartScheduler+0x13c>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a16      	ldr	r2, [pc, #88]	@ (80047fc <xPortStartScheduler+0x13c>)
 80047a2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80047a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80047a8:	4b14      	ldr	r3, [pc, #80]	@ (80047fc <xPortStartScheduler+0x13c>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4a13      	ldr	r2, [pc, #76]	@ (80047fc <xPortStartScheduler+0x13c>)
 80047ae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80047b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80047b4:	f000 f8da 	bl	800496c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80047b8:	4b11      	ldr	r3, [pc, #68]	@ (8004800 <xPortStartScheduler+0x140>)
 80047ba:	2200      	movs	r2, #0
 80047bc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80047be:	f000 f8f9 	bl	80049b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80047c2:	4b10      	ldr	r3, [pc, #64]	@ (8004804 <xPortStartScheduler+0x144>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a0f      	ldr	r2, [pc, #60]	@ (8004804 <xPortStartScheduler+0x144>)
 80047c8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80047cc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80047ce:	f7ff ff63 	bl	8004698 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80047d2:	f7ff fce1 	bl	8004198 <vTaskSwitchContext>
	prvTaskExitError();
 80047d6:	f7ff ff1d 	bl	8004614 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80047da:	2300      	movs	r3, #0
}
 80047dc:	4618      	mov	r0, r3
 80047de:	3718      	adds	r7, #24
 80047e0:	46bd      	mov	sp, r7
 80047e2:	bd80      	pop	{r7, pc}
 80047e4:	e000ed00 	.word	0xe000ed00
 80047e8:	410fc271 	.word	0x410fc271
 80047ec:	410fc270 	.word	0x410fc270
 80047f0:	e000e400 	.word	0xe000e400
 80047f4:	200005b8 	.word	0x200005b8
 80047f8:	200005bc 	.word	0x200005bc
 80047fc:	e000ed20 	.word	0xe000ed20
 8004800:	20000008 	.word	0x20000008
 8004804:	e000ef34 	.word	0xe000ef34

08004808 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004808:	b480      	push	{r7}
 800480a:	b083      	sub	sp, #12
 800480c:	af00      	add	r7, sp, #0
	__asm volatile
 800480e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004812:	f383 8811 	msr	BASEPRI, r3
 8004816:	f3bf 8f6f 	isb	sy
 800481a:	f3bf 8f4f 	dsb	sy
 800481e:	607b      	str	r3, [r7, #4]
}
 8004820:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004822:	4b10      	ldr	r3, [pc, #64]	@ (8004864 <vPortEnterCritical+0x5c>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	3301      	adds	r3, #1
 8004828:	4a0e      	ldr	r2, [pc, #56]	@ (8004864 <vPortEnterCritical+0x5c>)
 800482a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800482c:	4b0d      	ldr	r3, [pc, #52]	@ (8004864 <vPortEnterCritical+0x5c>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	2b01      	cmp	r3, #1
 8004832:	d110      	bne.n	8004856 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004834:	4b0c      	ldr	r3, [pc, #48]	@ (8004868 <vPortEnterCritical+0x60>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	b2db      	uxtb	r3, r3
 800483a:	2b00      	cmp	r3, #0
 800483c:	d00b      	beq.n	8004856 <vPortEnterCritical+0x4e>
	__asm volatile
 800483e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004842:	f383 8811 	msr	BASEPRI, r3
 8004846:	f3bf 8f6f 	isb	sy
 800484a:	f3bf 8f4f 	dsb	sy
 800484e:	603b      	str	r3, [r7, #0]
}
 8004850:	bf00      	nop
 8004852:	bf00      	nop
 8004854:	e7fd      	b.n	8004852 <vPortEnterCritical+0x4a>
	}
}
 8004856:	bf00      	nop
 8004858:	370c      	adds	r7, #12
 800485a:	46bd      	mov	sp, r7
 800485c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004860:	4770      	bx	lr
 8004862:	bf00      	nop
 8004864:	20000008 	.word	0x20000008
 8004868:	e000ed04 	.word	0xe000ed04

0800486c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800486c:	b480      	push	{r7}
 800486e:	b083      	sub	sp, #12
 8004870:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004872:	4b12      	ldr	r3, [pc, #72]	@ (80048bc <vPortExitCritical+0x50>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d10b      	bne.n	8004892 <vPortExitCritical+0x26>
	__asm volatile
 800487a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800487e:	f383 8811 	msr	BASEPRI, r3
 8004882:	f3bf 8f6f 	isb	sy
 8004886:	f3bf 8f4f 	dsb	sy
 800488a:	607b      	str	r3, [r7, #4]
}
 800488c:	bf00      	nop
 800488e:	bf00      	nop
 8004890:	e7fd      	b.n	800488e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004892:	4b0a      	ldr	r3, [pc, #40]	@ (80048bc <vPortExitCritical+0x50>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	3b01      	subs	r3, #1
 8004898:	4a08      	ldr	r2, [pc, #32]	@ (80048bc <vPortExitCritical+0x50>)
 800489a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800489c:	4b07      	ldr	r3, [pc, #28]	@ (80048bc <vPortExitCritical+0x50>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d105      	bne.n	80048b0 <vPortExitCritical+0x44>
 80048a4:	2300      	movs	r3, #0
 80048a6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80048ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80048b0:	bf00      	nop
 80048b2:	370c      	adds	r7, #12
 80048b4:	46bd      	mov	sp, r7
 80048b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ba:	4770      	bx	lr
 80048bc:	20000008 	.word	0x20000008

080048c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80048c0:	f3ef 8009 	mrs	r0, PSP
 80048c4:	f3bf 8f6f 	isb	sy
 80048c8:	4b15      	ldr	r3, [pc, #84]	@ (8004920 <pxCurrentTCBConst>)
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	f01e 0f10 	tst.w	lr, #16
 80048d0:	bf08      	it	eq
 80048d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80048d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048da:	6010      	str	r0, [r2, #0]
 80048dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80048e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80048e4:	f380 8811 	msr	BASEPRI, r0
 80048e8:	f3bf 8f4f 	dsb	sy
 80048ec:	f3bf 8f6f 	isb	sy
 80048f0:	f7ff fc52 	bl	8004198 <vTaskSwitchContext>
 80048f4:	f04f 0000 	mov.w	r0, #0
 80048f8:	f380 8811 	msr	BASEPRI, r0
 80048fc:	bc09      	pop	{r0, r3}
 80048fe:	6819      	ldr	r1, [r3, #0]
 8004900:	6808      	ldr	r0, [r1, #0]
 8004902:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004906:	f01e 0f10 	tst.w	lr, #16
 800490a:	bf08      	it	eq
 800490c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004910:	f380 8809 	msr	PSP, r0
 8004914:	f3bf 8f6f 	isb	sy
 8004918:	4770      	bx	lr
 800491a:	bf00      	nop
 800491c:	f3af 8000 	nop.w

08004920 <pxCurrentTCBConst>:
 8004920:	2000048c 	.word	0x2000048c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004924:	bf00      	nop
 8004926:	bf00      	nop

08004928 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b082      	sub	sp, #8
 800492c:	af00      	add	r7, sp, #0
	__asm volatile
 800492e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004932:	f383 8811 	msr	BASEPRI, r3
 8004936:	f3bf 8f6f 	isb	sy
 800493a:	f3bf 8f4f 	dsb	sy
 800493e:	607b      	str	r3, [r7, #4]
}
 8004940:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004942:	f7ff fb6f 	bl	8004024 <xTaskIncrementTick>
 8004946:	4603      	mov	r3, r0
 8004948:	2b00      	cmp	r3, #0
 800494a:	d003      	beq.n	8004954 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800494c:	4b06      	ldr	r3, [pc, #24]	@ (8004968 <SysTick_Handler+0x40>)
 800494e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004952:	601a      	str	r2, [r3, #0]
 8004954:	2300      	movs	r3, #0
 8004956:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	f383 8811 	msr	BASEPRI, r3
}
 800495e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004960:	bf00      	nop
 8004962:	3708      	adds	r7, #8
 8004964:	46bd      	mov	sp, r7
 8004966:	bd80      	pop	{r7, pc}
 8004968:	e000ed04 	.word	0xe000ed04

0800496c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800496c:	b480      	push	{r7}
 800496e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004970:	4b0b      	ldr	r3, [pc, #44]	@ (80049a0 <vPortSetupTimerInterrupt+0x34>)
 8004972:	2200      	movs	r2, #0
 8004974:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004976:	4b0b      	ldr	r3, [pc, #44]	@ (80049a4 <vPortSetupTimerInterrupt+0x38>)
 8004978:	2200      	movs	r2, #0
 800497a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800497c:	4b0a      	ldr	r3, [pc, #40]	@ (80049a8 <vPortSetupTimerInterrupt+0x3c>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a0a      	ldr	r2, [pc, #40]	@ (80049ac <vPortSetupTimerInterrupt+0x40>)
 8004982:	fba2 2303 	umull	r2, r3, r2, r3
 8004986:	099b      	lsrs	r3, r3, #6
 8004988:	4a09      	ldr	r2, [pc, #36]	@ (80049b0 <vPortSetupTimerInterrupt+0x44>)
 800498a:	3b01      	subs	r3, #1
 800498c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800498e:	4b04      	ldr	r3, [pc, #16]	@ (80049a0 <vPortSetupTimerInterrupt+0x34>)
 8004990:	2207      	movs	r2, #7
 8004992:	601a      	str	r2, [r3, #0]
}
 8004994:	bf00      	nop
 8004996:	46bd      	mov	sp, r7
 8004998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499c:	4770      	bx	lr
 800499e:	bf00      	nop
 80049a0:	e000e010 	.word	0xe000e010
 80049a4:	e000e018 	.word	0xe000e018
 80049a8:	20000000 	.word	0x20000000
 80049ac:	10624dd3 	.word	0x10624dd3
 80049b0:	e000e014 	.word	0xe000e014

080049b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80049b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80049c4 <vPortEnableVFP+0x10>
 80049b8:	6801      	ldr	r1, [r0, #0]
 80049ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80049be:	6001      	str	r1, [r0, #0]
 80049c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80049c2:	bf00      	nop
 80049c4:	e000ed88 	.word	0xe000ed88

080049c8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b08a      	sub	sp, #40	@ 0x28
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80049d0:	2300      	movs	r3, #0
 80049d2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80049d4:	f7ff fa7a 	bl	8003ecc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80049d8:	4b5c      	ldr	r3, [pc, #368]	@ (8004b4c <pvPortMalloc+0x184>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d101      	bne.n	80049e4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80049e0:	f000 f924 	bl	8004c2c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80049e4:	4b5a      	ldr	r3, [pc, #360]	@ (8004b50 <pvPortMalloc+0x188>)
 80049e6:	681a      	ldr	r2, [r3, #0]
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	4013      	ands	r3, r2
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	f040 8095 	bne.w	8004b1c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d01e      	beq.n	8004a36 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80049f8:	2208      	movs	r2, #8
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	4413      	add	r3, r2
 80049fe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	f003 0307 	and.w	r3, r3, #7
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d015      	beq.n	8004a36 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	f023 0307 	bic.w	r3, r3, #7
 8004a10:	3308      	adds	r3, #8
 8004a12:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	f003 0307 	and.w	r3, r3, #7
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d00b      	beq.n	8004a36 <pvPortMalloc+0x6e>
	__asm volatile
 8004a1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a22:	f383 8811 	msr	BASEPRI, r3
 8004a26:	f3bf 8f6f 	isb	sy
 8004a2a:	f3bf 8f4f 	dsb	sy
 8004a2e:	617b      	str	r3, [r7, #20]
}
 8004a30:	bf00      	nop
 8004a32:	bf00      	nop
 8004a34:	e7fd      	b.n	8004a32 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d06f      	beq.n	8004b1c <pvPortMalloc+0x154>
 8004a3c:	4b45      	ldr	r3, [pc, #276]	@ (8004b54 <pvPortMalloc+0x18c>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	687a      	ldr	r2, [r7, #4]
 8004a42:	429a      	cmp	r2, r3
 8004a44:	d86a      	bhi.n	8004b1c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004a46:	4b44      	ldr	r3, [pc, #272]	@ (8004b58 <pvPortMalloc+0x190>)
 8004a48:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004a4a:	4b43      	ldr	r3, [pc, #268]	@ (8004b58 <pvPortMalloc+0x190>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004a50:	e004      	b.n	8004a5c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a54:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	687a      	ldr	r2, [r7, #4]
 8004a62:	429a      	cmp	r2, r3
 8004a64:	d903      	bls.n	8004a6e <pvPortMalloc+0xa6>
 8004a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d1f1      	bne.n	8004a52 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004a6e:	4b37      	ldr	r3, [pc, #220]	@ (8004b4c <pvPortMalloc+0x184>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d051      	beq.n	8004b1c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004a78:	6a3b      	ldr	r3, [r7, #32]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	2208      	movs	r2, #8
 8004a7e:	4413      	add	r3, r2
 8004a80:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a84:	681a      	ldr	r2, [r3, #0]
 8004a86:	6a3b      	ldr	r3, [r7, #32]
 8004a88:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a8c:	685a      	ldr	r2, [r3, #4]
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	1ad2      	subs	r2, r2, r3
 8004a92:	2308      	movs	r3, #8
 8004a94:	005b      	lsls	r3, r3, #1
 8004a96:	429a      	cmp	r2, r3
 8004a98:	d920      	bls.n	8004adc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004a9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	4413      	add	r3, r2
 8004aa0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004aa2:	69bb      	ldr	r3, [r7, #24]
 8004aa4:	f003 0307 	and.w	r3, r3, #7
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d00b      	beq.n	8004ac4 <pvPortMalloc+0xfc>
	__asm volatile
 8004aac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ab0:	f383 8811 	msr	BASEPRI, r3
 8004ab4:	f3bf 8f6f 	isb	sy
 8004ab8:	f3bf 8f4f 	dsb	sy
 8004abc:	613b      	str	r3, [r7, #16]
}
 8004abe:	bf00      	nop
 8004ac0:	bf00      	nop
 8004ac2:	e7fd      	b.n	8004ac0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ac6:	685a      	ldr	r2, [r3, #4]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	1ad2      	subs	r2, r2, r3
 8004acc:	69bb      	ldr	r3, [r7, #24]
 8004ace:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ad2:	687a      	ldr	r2, [r7, #4]
 8004ad4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004ad6:	69b8      	ldr	r0, [r7, #24]
 8004ad8:	f000 f90a 	bl	8004cf0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004adc:	4b1d      	ldr	r3, [pc, #116]	@ (8004b54 <pvPortMalloc+0x18c>)
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	1ad3      	subs	r3, r2, r3
 8004ae6:	4a1b      	ldr	r2, [pc, #108]	@ (8004b54 <pvPortMalloc+0x18c>)
 8004ae8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004aea:	4b1a      	ldr	r3, [pc, #104]	@ (8004b54 <pvPortMalloc+0x18c>)
 8004aec:	681a      	ldr	r2, [r3, #0]
 8004aee:	4b1b      	ldr	r3, [pc, #108]	@ (8004b5c <pvPortMalloc+0x194>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	429a      	cmp	r2, r3
 8004af4:	d203      	bcs.n	8004afe <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004af6:	4b17      	ldr	r3, [pc, #92]	@ (8004b54 <pvPortMalloc+0x18c>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4a18      	ldr	r2, [pc, #96]	@ (8004b5c <pvPortMalloc+0x194>)
 8004afc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b00:	685a      	ldr	r2, [r3, #4]
 8004b02:	4b13      	ldr	r3, [pc, #76]	@ (8004b50 <pvPortMalloc+0x188>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	431a      	orrs	r2, r3
 8004b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b0a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b0e:	2200      	movs	r2, #0
 8004b10:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004b12:	4b13      	ldr	r3, [pc, #76]	@ (8004b60 <pvPortMalloc+0x198>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	3301      	adds	r3, #1
 8004b18:	4a11      	ldr	r2, [pc, #68]	@ (8004b60 <pvPortMalloc+0x198>)
 8004b1a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004b1c:	f7ff f9e4 	bl	8003ee8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004b20:	69fb      	ldr	r3, [r7, #28]
 8004b22:	f003 0307 	and.w	r3, r3, #7
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d00b      	beq.n	8004b42 <pvPortMalloc+0x17a>
	__asm volatile
 8004b2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b2e:	f383 8811 	msr	BASEPRI, r3
 8004b32:	f3bf 8f6f 	isb	sy
 8004b36:	f3bf 8f4f 	dsb	sy
 8004b3a:	60fb      	str	r3, [r7, #12]
}
 8004b3c:	bf00      	nop
 8004b3e:	bf00      	nop
 8004b40:	e7fd      	b.n	8004b3e <pvPortMalloc+0x176>
	return pvReturn;
 8004b42:	69fb      	ldr	r3, [r7, #28]
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	3728      	adds	r7, #40	@ 0x28
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bd80      	pop	{r7, pc}
 8004b4c:	200041c8 	.word	0x200041c8
 8004b50:	200041dc 	.word	0x200041dc
 8004b54:	200041cc 	.word	0x200041cc
 8004b58:	200041c0 	.word	0x200041c0
 8004b5c:	200041d0 	.word	0x200041d0
 8004b60:	200041d4 	.word	0x200041d4

08004b64 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b086      	sub	sp, #24
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d04f      	beq.n	8004c16 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004b76:	2308      	movs	r3, #8
 8004b78:	425b      	negs	r3, r3
 8004b7a:	697a      	ldr	r2, [r7, #20]
 8004b7c:	4413      	add	r3, r2
 8004b7e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004b84:	693b      	ldr	r3, [r7, #16]
 8004b86:	685a      	ldr	r2, [r3, #4]
 8004b88:	4b25      	ldr	r3, [pc, #148]	@ (8004c20 <vPortFree+0xbc>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4013      	ands	r3, r2
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d10b      	bne.n	8004baa <vPortFree+0x46>
	__asm volatile
 8004b92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b96:	f383 8811 	msr	BASEPRI, r3
 8004b9a:	f3bf 8f6f 	isb	sy
 8004b9e:	f3bf 8f4f 	dsb	sy
 8004ba2:	60fb      	str	r3, [r7, #12]
}
 8004ba4:	bf00      	nop
 8004ba6:	bf00      	nop
 8004ba8:	e7fd      	b.n	8004ba6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d00b      	beq.n	8004bca <vPortFree+0x66>
	__asm volatile
 8004bb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bb6:	f383 8811 	msr	BASEPRI, r3
 8004bba:	f3bf 8f6f 	isb	sy
 8004bbe:	f3bf 8f4f 	dsb	sy
 8004bc2:	60bb      	str	r3, [r7, #8]
}
 8004bc4:	bf00      	nop
 8004bc6:	bf00      	nop
 8004bc8:	e7fd      	b.n	8004bc6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	685a      	ldr	r2, [r3, #4]
 8004bce:	4b14      	ldr	r3, [pc, #80]	@ (8004c20 <vPortFree+0xbc>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4013      	ands	r3, r2
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d01e      	beq.n	8004c16 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004bd8:	693b      	ldr	r3, [r7, #16]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d11a      	bne.n	8004c16 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	685a      	ldr	r2, [r3, #4]
 8004be4:	4b0e      	ldr	r3, [pc, #56]	@ (8004c20 <vPortFree+0xbc>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	43db      	mvns	r3, r3
 8004bea:	401a      	ands	r2, r3
 8004bec:	693b      	ldr	r3, [r7, #16]
 8004bee:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004bf0:	f7ff f96c 	bl	8003ecc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004bf4:	693b      	ldr	r3, [r7, #16]
 8004bf6:	685a      	ldr	r2, [r3, #4]
 8004bf8:	4b0a      	ldr	r3, [pc, #40]	@ (8004c24 <vPortFree+0xc0>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4413      	add	r3, r2
 8004bfe:	4a09      	ldr	r2, [pc, #36]	@ (8004c24 <vPortFree+0xc0>)
 8004c00:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004c02:	6938      	ldr	r0, [r7, #16]
 8004c04:	f000 f874 	bl	8004cf0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004c08:	4b07      	ldr	r3, [pc, #28]	@ (8004c28 <vPortFree+0xc4>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	3301      	adds	r3, #1
 8004c0e:	4a06      	ldr	r2, [pc, #24]	@ (8004c28 <vPortFree+0xc4>)
 8004c10:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004c12:	f7ff f969 	bl	8003ee8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004c16:	bf00      	nop
 8004c18:	3718      	adds	r7, #24
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	200041dc 	.word	0x200041dc
 8004c24:	200041cc 	.word	0x200041cc
 8004c28:	200041d8 	.word	0x200041d8

08004c2c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	b085      	sub	sp, #20
 8004c30:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004c32:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8004c36:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004c38:	4b27      	ldr	r3, [pc, #156]	@ (8004cd8 <prvHeapInit+0xac>)
 8004c3a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	f003 0307 	and.w	r3, r3, #7
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d00c      	beq.n	8004c60 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	3307      	adds	r3, #7
 8004c4a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	f023 0307 	bic.w	r3, r3, #7
 8004c52:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004c54:	68ba      	ldr	r2, [r7, #8]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	1ad3      	subs	r3, r2, r3
 8004c5a:	4a1f      	ldr	r2, [pc, #124]	@ (8004cd8 <prvHeapInit+0xac>)
 8004c5c:	4413      	add	r3, r2
 8004c5e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004c64:	4a1d      	ldr	r2, [pc, #116]	@ (8004cdc <prvHeapInit+0xb0>)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004c6a:	4b1c      	ldr	r3, [pc, #112]	@ (8004cdc <prvHeapInit+0xb0>)
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	68ba      	ldr	r2, [r7, #8]
 8004c74:	4413      	add	r3, r2
 8004c76:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004c78:	2208      	movs	r2, #8
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	1a9b      	subs	r3, r3, r2
 8004c7e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	f023 0307 	bic.w	r3, r3, #7
 8004c86:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	4a15      	ldr	r2, [pc, #84]	@ (8004ce0 <prvHeapInit+0xb4>)
 8004c8c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004c8e:	4b14      	ldr	r3, [pc, #80]	@ (8004ce0 <prvHeapInit+0xb4>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	2200      	movs	r2, #0
 8004c94:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004c96:	4b12      	ldr	r3, [pc, #72]	@ (8004ce0 <prvHeapInit+0xb4>)
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	68fa      	ldr	r2, [r7, #12]
 8004ca6:	1ad2      	subs	r2, r2, r3
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004cac:	4b0c      	ldr	r3, [pc, #48]	@ (8004ce0 <prvHeapInit+0xb4>)
 8004cae:	681a      	ldr	r2, [r3, #0]
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	4a0a      	ldr	r2, [pc, #40]	@ (8004ce4 <prvHeapInit+0xb8>)
 8004cba:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	685b      	ldr	r3, [r3, #4]
 8004cc0:	4a09      	ldr	r2, [pc, #36]	@ (8004ce8 <prvHeapInit+0xbc>)
 8004cc2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004cc4:	4b09      	ldr	r3, [pc, #36]	@ (8004cec <prvHeapInit+0xc0>)
 8004cc6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004cca:	601a      	str	r2, [r3, #0]
}
 8004ccc:	bf00      	nop
 8004cce:	3714      	adds	r7, #20
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd6:	4770      	bx	lr
 8004cd8:	200005c0 	.word	0x200005c0
 8004cdc:	200041c0 	.word	0x200041c0
 8004ce0:	200041c8 	.word	0x200041c8
 8004ce4:	200041d0 	.word	0x200041d0
 8004ce8:	200041cc 	.word	0x200041cc
 8004cec:	200041dc 	.word	0x200041dc

08004cf0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b085      	sub	sp, #20
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004cf8:	4b28      	ldr	r3, [pc, #160]	@ (8004d9c <prvInsertBlockIntoFreeList+0xac>)
 8004cfa:	60fb      	str	r3, [r7, #12]
 8004cfc:	e002      	b.n	8004d04 <prvInsertBlockIntoFreeList+0x14>
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	60fb      	str	r3, [r7, #12]
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	687a      	ldr	r2, [r7, #4]
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	d8f7      	bhi.n	8004cfe <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	68ba      	ldr	r2, [r7, #8]
 8004d18:	4413      	add	r3, r2
 8004d1a:	687a      	ldr	r2, [r7, #4]
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	d108      	bne.n	8004d32 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	685a      	ldr	r2, [r3, #4]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	441a      	add	r2, r3
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	68ba      	ldr	r2, [r7, #8]
 8004d3c:	441a      	add	r2, r3
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	429a      	cmp	r2, r3
 8004d44:	d118      	bne.n	8004d78 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681a      	ldr	r2, [r3, #0]
 8004d4a:	4b15      	ldr	r3, [pc, #84]	@ (8004da0 <prvInsertBlockIntoFreeList+0xb0>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	429a      	cmp	r2, r3
 8004d50:	d00d      	beq.n	8004d6e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	685a      	ldr	r2, [r3, #4]
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	441a      	add	r2, r3
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	681a      	ldr	r2, [r3, #0]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	601a      	str	r2, [r3, #0]
 8004d6c:	e008      	b.n	8004d80 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004d6e:	4b0c      	ldr	r3, [pc, #48]	@ (8004da0 <prvInsertBlockIntoFreeList+0xb0>)
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	601a      	str	r2, [r3, #0]
 8004d76:	e003      	b.n	8004d80 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004d80:	68fa      	ldr	r2, [r7, #12]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	429a      	cmp	r2, r3
 8004d86:	d002      	beq.n	8004d8e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	687a      	ldr	r2, [r7, #4]
 8004d8c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004d8e:	bf00      	nop
 8004d90:	3714      	adds	r7, #20
 8004d92:	46bd      	mov	sp, r7
 8004d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d98:	4770      	bx	lr
 8004d9a:	bf00      	nop
 8004d9c:	200041c0 	.word	0x200041c0
 8004da0:	200041c8 	.word	0x200041c8

08004da4 <std>:
 8004da4:	2300      	movs	r3, #0
 8004da6:	b510      	push	{r4, lr}
 8004da8:	4604      	mov	r4, r0
 8004daa:	e9c0 3300 	strd	r3, r3, [r0]
 8004dae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004db2:	6083      	str	r3, [r0, #8]
 8004db4:	8181      	strh	r1, [r0, #12]
 8004db6:	6643      	str	r3, [r0, #100]	@ 0x64
 8004db8:	81c2      	strh	r2, [r0, #14]
 8004dba:	6183      	str	r3, [r0, #24]
 8004dbc:	4619      	mov	r1, r3
 8004dbe:	2208      	movs	r2, #8
 8004dc0:	305c      	adds	r0, #92	@ 0x5c
 8004dc2:	f000 f9f9 	bl	80051b8 <memset>
 8004dc6:	4b0d      	ldr	r3, [pc, #52]	@ (8004dfc <std+0x58>)
 8004dc8:	6263      	str	r3, [r4, #36]	@ 0x24
 8004dca:	4b0d      	ldr	r3, [pc, #52]	@ (8004e00 <std+0x5c>)
 8004dcc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004dce:	4b0d      	ldr	r3, [pc, #52]	@ (8004e04 <std+0x60>)
 8004dd0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004dd2:	4b0d      	ldr	r3, [pc, #52]	@ (8004e08 <std+0x64>)
 8004dd4:	6323      	str	r3, [r4, #48]	@ 0x30
 8004dd6:	4b0d      	ldr	r3, [pc, #52]	@ (8004e0c <std+0x68>)
 8004dd8:	6224      	str	r4, [r4, #32]
 8004dda:	429c      	cmp	r4, r3
 8004ddc:	d006      	beq.n	8004dec <std+0x48>
 8004dde:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004de2:	4294      	cmp	r4, r2
 8004de4:	d002      	beq.n	8004dec <std+0x48>
 8004de6:	33d0      	adds	r3, #208	@ 0xd0
 8004de8:	429c      	cmp	r4, r3
 8004dea:	d105      	bne.n	8004df8 <std+0x54>
 8004dec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004df0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004df4:	f000 bab6 	b.w	8005364 <__retarget_lock_init_recursive>
 8004df8:	bd10      	pop	{r4, pc}
 8004dfa:	bf00      	nop
 8004dfc:	08005009 	.word	0x08005009
 8004e00:	0800502b 	.word	0x0800502b
 8004e04:	08005063 	.word	0x08005063
 8004e08:	08005087 	.word	0x08005087
 8004e0c:	200041e0 	.word	0x200041e0

08004e10 <stdio_exit_handler>:
 8004e10:	4a02      	ldr	r2, [pc, #8]	@ (8004e1c <stdio_exit_handler+0xc>)
 8004e12:	4903      	ldr	r1, [pc, #12]	@ (8004e20 <stdio_exit_handler+0x10>)
 8004e14:	4803      	ldr	r0, [pc, #12]	@ (8004e24 <stdio_exit_handler+0x14>)
 8004e16:	f000 b869 	b.w	8004eec <_fwalk_sglue>
 8004e1a:	bf00      	nop
 8004e1c:	2000000c 	.word	0x2000000c
 8004e20:	08005c01 	.word	0x08005c01
 8004e24:	2000001c 	.word	0x2000001c

08004e28 <cleanup_stdio>:
 8004e28:	6841      	ldr	r1, [r0, #4]
 8004e2a:	4b0c      	ldr	r3, [pc, #48]	@ (8004e5c <cleanup_stdio+0x34>)
 8004e2c:	4299      	cmp	r1, r3
 8004e2e:	b510      	push	{r4, lr}
 8004e30:	4604      	mov	r4, r0
 8004e32:	d001      	beq.n	8004e38 <cleanup_stdio+0x10>
 8004e34:	f000 fee4 	bl	8005c00 <_fflush_r>
 8004e38:	68a1      	ldr	r1, [r4, #8]
 8004e3a:	4b09      	ldr	r3, [pc, #36]	@ (8004e60 <cleanup_stdio+0x38>)
 8004e3c:	4299      	cmp	r1, r3
 8004e3e:	d002      	beq.n	8004e46 <cleanup_stdio+0x1e>
 8004e40:	4620      	mov	r0, r4
 8004e42:	f000 fedd 	bl	8005c00 <_fflush_r>
 8004e46:	68e1      	ldr	r1, [r4, #12]
 8004e48:	4b06      	ldr	r3, [pc, #24]	@ (8004e64 <cleanup_stdio+0x3c>)
 8004e4a:	4299      	cmp	r1, r3
 8004e4c:	d004      	beq.n	8004e58 <cleanup_stdio+0x30>
 8004e4e:	4620      	mov	r0, r4
 8004e50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e54:	f000 bed4 	b.w	8005c00 <_fflush_r>
 8004e58:	bd10      	pop	{r4, pc}
 8004e5a:	bf00      	nop
 8004e5c:	200041e0 	.word	0x200041e0
 8004e60:	20004248 	.word	0x20004248
 8004e64:	200042b0 	.word	0x200042b0

08004e68 <global_stdio_init.part.0>:
 8004e68:	b510      	push	{r4, lr}
 8004e6a:	4b0b      	ldr	r3, [pc, #44]	@ (8004e98 <global_stdio_init.part.0+0x30>)
 8004e6c:	4c0b      	ldr	r4, [pc, #44]	@ (8004e9c <global_stdio_init.part.0+0x34>)
 8004e6e:	4a0c      	ldr	r2, [pc, #48]	@ (8004ea0 <global_stdio_init.part.0+0x38>)
 8004e70:	601a      	str	r2, [r3, #0]
 8004e72:	4620      	mov	r0, r4
 8004e74:	2200      	movs	r2, #0
 8004e76:	2104      	movs	r1, #4
 8004e78:	f7ff ff94 	bl	8004da4 <std>
 8004e7c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004e80:	2201      	movs	r2, #1
 8004e82:	2109      	movs	r1, #9
 8004e84:	f7ff ff8e 	bl	8004da4 <std>
 8004e88:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004e8c:	2202      	movs	r2, #2
 8004e8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e92:	2112      	movs	r1, #18
 8004e94:	f7ff bf86 	b.w	8004da4 <std>
 8004e98:	20004318 	.word	0x20004318
 8004e9c:	200041e0 	.word	0x200041e0
 8004ea0:	08004e11 	.word	0x08004e11

08004ea4 <__sfp_lock_acquire>:
 8004ea4:	4801      	ldr	r0, [pc, #4]	@ (8004eac <__sfp_lock_acquire+0x8>)
 8004ea6:	f000 ba5e 	b.w	8005366 <__retarget_lock_acquire_recursive>
 8004eaa:	bf00      	nop
 8004eac:	20004321 	.word	0x20004321

08004eb0 <__sfp_lock_release>:
 8004eb0:	4801      	ldr	r0, [pc, #4]	@ (8004eb8 <__sfp_lock_release+0x8>)
 8004eb2:	f000 ba59 	b.w	8005368 <__retarget_lock_release_recursive>
 8004eb6:	bf00      	nop
 8004eb8:	20004321 	.word	0x20004321

08004ebc <__sinit>:
 8004ebc:	b510      	push	{r4, lr}
 8004ebe:	4604      	mov	r4, r0
 8004ec0:	f7ff fff0 	bl	8004ea4 <__sfp_lock_acquire>
 8004ec4:	6a23      	ldr	r3, [r4, #32]
 8004ec6:	b11b      	cbz	r3, 8004ed0 <__sinit+0x14>
 8004ec8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ecc:	f7ff bff0 	b.w	8004eb0 <__sfp_lock_release>
 8004ed0:	4b04      	ldr	r3, [pc, #16]	@ (8004ee4 <__sinit+0x28>)
 8004ed2:	6223      	str	r3, [r4, #32]
 8004ed4:	4b04      	ldr	r3, [pc, #16]	@ (8004ee8 <__sinit+0x2c>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d1f5      	bne.n	8004ec8 <__sinit+0xc>
 8004edc:	f7ff ffc4 	bl	8004e68 <global_stdio_init.part.0>
 8004ee0:	e7f2      	b.n	8004ec8 <__sinit+0xc>
 8004ee2:	bf00      	nop
 8004ee4:	08004e29 	.word	0x08004e29
 8004ee8:	20004318 	.word	0x20004318

08004eec <_fwalk_sglue>:
 8004eec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ef0:	4607      	mov	r7, r0
 8004ef2:	4688      	mov	r8, r1
 8004ef4:	4614      	mov	r4, r2
 8004ef6:	2600      	movs	r6, #0
 8004ef8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004efc:	f1b9 0901 	subs.w	r9, r9, #1
 8004f00:	d505      	bpl.n	8004f0e <_fwalk_sglue+0x22>
 8004f02:	6824      	ldr	r4, [r4, #0]
 8004f04:	2c00      	cmp	r4, #0
 8004f06:	d1f7      	bne.n	8004ef8 <_fwalk_sglue+0xc>
 8004f08:	4630      	mov	r0, r6
 8004f0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f0e:	89ab      	ldrh	r3, [r5, #12]
 8004f10:	2b01      	cmp	r3, #1
 8004f12:	d907      	bls.n	8004f24 <_fwalk_sglue+0x38>
 8004f14:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004f18:	3301      	adds	r3, #1
 8004f1a:	d003      	beq.n	8004f24 <_fwalk_sglue+0x38>
 8004f1c:	4629      	mov	r1, r5
 8004f1e:	4638      	mov	r0, r7
 8004f20:	47c0      	blx	r8
 8004f22:	4306      	orrs	r6, r0
 8004f24:	3568      	adds	r5, #104	@ 0x68
 8004f26:	e7e9      	b.n	8004efc <_fwalk_sglue+0x10>

08004f28 <iprintf>:
 8004f28:	b40f      	push	{r0, r1, r2, r3}
 8004f2a:	b507      	push	{r0, r1, r2, lr}
 8004f2c:	4906      	ldr	r1, [pc, #24]	@ (8004f48 <iprintf+0x20>)
 8004f2e:	ab04      	add	r3, sp, #16
 8004f30:	6808      	ldr	r0, [r1, #0]
 8004f32:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f36:	6881      	ldr	r1, [r0, #8]
 8004f38:	9301      	str	r3, [sp, #4]
 8004f3a:	f000 fb39 	bl	80055b0 <_vfiprintf_r>
 8004f3e:	b003      	add	sp, #12
 8004f40:	f85d eb04 	ldr.w	lr, [sp], #4
 8004f44:	b004      	add	sp, #16
 8004f46:	4770      	bx	lr
 8004f48:	20000018 	.word	0x20000018

08004f4c <_puts_r>:
 8004f4c:	6a03      	ldr	r3, [r0, #32]
 8004f4e:	b570      	push	{r4, r5, r6, lr}
 8004f50:	6884      	ldr	r4, [r0, #8]
 8004f52:	4605      	mov	r5, r0
 8004f54:	460e      	mov	r6, r1
 8004f56:	b90b      	cbnz	r3, 8004f5c <_puts_r+0x10>
 8004f58:	f7ff ffb0 	bl	8004ebc <__sinit>
 8004f5c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004f5e:	07db      	lsls	r3, r3, #31
 8004f60:	d405      	bmi.n	8004f6e <_puts_r+0x22>
 8004f62:	89a3      	ldrh	r3, [r4, #12]
 8004f64:	0598      	lsls	r0, r3, #22
 8004f66:	d402      	bmi.n	8004f6e <_puts_r+0x22>
 8004f68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004f6a:	f000 f9fc 	bl	8005366 <__retarget_lock_acquire_recursive>
 8004f6e:	89a3      	ldrh	r3, [r4, #12]
 8004f70:	0719      	lsls	r1, r3, #28
 8004f72:	d502      	bpl.n	8004f7a <_puts_r+0x2e>
 8004f74:	6923      	ldr	r3, [r4, #16]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d135      	bne.n	8004fe6 <_puts_r+0x9a>
 8004f7a:	4621      	mov	r1, r4
 8004f7c:	4628      	mov	r0, r5
 8004f7e:	f000 f8c5 	bl	800510c <__swsetup_r>
 8004f82:	b380      	cbz	r0, 8004fe6 <_puts_r+0x9a>
 8004f84:	f04f 35ff 	mov.w	r5, #4294967295
 8004f88:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004f8a:	07da      	lsls	r2, r3, #31
 8004f8c:	d405      	bmi.n	8004f9a <_puts_r+0x4e>
 8004f8e:	89a3      	ldrh	r3, [r4, #12]
 8004f90:	059b      	lsls	r3, r3, #22
 8004f92:	d402      	bmi.n	8004f9a <_puts_r+0x4e>
 8004f94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004f96:	f000 f9e7 	bl	8005368 <__retarget_lock_release_recursive>
 8004f9a:	4628      	mov	r0, r5
 8004f9c:	bd70      	pop	{r4, r5, r6, pc}
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	da04      	bge.n	8004fac <_puts_r+0x60>
 8004fa2:	69a2      	ldr	r2, [r4, #24]
 8004fa4:	429a      	cmp	r2, r3
 8004fa6:	dc17      	bgt.n	8004fd8 <_puts_r+0x8c>
 8004fa8:	290a      	cmp	r1, #10
 8004faa:	d015      	beq.n	8004fd8 <_puts_r+0x8c>
 8004fac:	6823      	ldr	r3, [r4, #0]
 8004fae:	1c5a      	adds	r2, r3, #1
 8004fb0:	6022      	str	r2, [r4, #0]
 8004fb2:	7019      	strb	r1, [r3, #0]
 8004fb4:	68a3      	ldr	r3, [r4, #8]
 8004fb6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004fba:	3b01      	subs	r3, #1
 8004fbc:	60a3      	str	r3, [r4, #8]
 8004fbe:	2900      	cmp	r1, #0
 8004fc0:	d1ed      	bne.n	8004f9e <_puts_r+0x52>
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	da11      	bge.n	8004fea <_puts_r+0x9e>
 8004fc6:	4622      	mov	r2, r4
 8004fc8:	210a      	movs	r1, #10
 8004fca:	4628      	mov	r0, r5
 8004fcc:	f000 f85f 	bl	800508e <__swbuf_r>
 8004fd0:	3001      	adds	r0, #1
 8004fd2:	d0d7      	beq.n	8004f84 <_puts_r+0x38>
 8004fd4:	250a      	movs	r5, #10
 8004fd6:	e7d7      	b.n	8004f88 <_puts_r+0x3c>
 8004fd8:	4622      	mov	r2, r4
 8004fda:	4628      	mov	r0, r5
 8004fdc:	f000 f857 	bl	800508e <__swbuf_r>
 8004fe0:	3001      	adds	r0, #1
 8004fe2:	d1e7      	bne.n	8004fb4 <_puts_r+0x68>
 8004fe4:	e7ce      	b.n	8004f84 <_puts_r+0x38>
 8004fe6:	3e01      	subs	r6, #1
 8004fe8:	e7e4      	b.n	8004fb4 <_puts_r+0x68>
 8004fea:	6823      	ldr	r3, [r4, #0]
 8004fec:	1c5a      	adds	r2, r3, #1
 8004fee:	6022      	str	r2, [r4, #0]
 8004ff0:	220a      	movs	r2, #10
 8004ff2:	701a      	strb	r2, [r3, #0]
 8004ff4:	e7ee      	b.n	8004fd4 <_puts_r+0x88>
	...

08004ff8 <puts>:
 8004ff8:	4b02      	ldr	r3, [pc, #8]	@ (8005004 <puts+0xc>)
 8004ffa:	4601      	mov	r1, r0
 8004ffc:	6818      	ldr	r0, [r3, #0]
 8004ffe:	f7ff bfa5 	b.w	8004f4c <_puts_r>
 8005002:	bf00      	nop
 8005004:	20000018 	.word	0x20000018

08005008 <__sread>:
 8005008:	b510      	push	{r4, lr}
 800500a:	460c      	mov	r4, r1
 800500c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005010:	f000 f95a 	bl	80052c8 <_read_r>
 8005014:	2800      	cmp	r0, #0
 8005016:	bfab      	itete	ge
 8005018:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800501a:	89a3      	ldrhlt	r3, [r4, #12]
 800501c:	181b      	addge	r3, r3, r0
 800501e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005022:	bfac      	ite	ge
 8005024:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005026:	81a3      	strhlt	r3, [r4, #12]
 8005028:	bd10      	pop	{r4, pc}

0800502a <__swrite>:
 800502a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800502e:	461f      	mov	r7, r3
 8005030:	898b      	ldrh	r3, [r1, #12]
 8005032:	05db      	lsls	r3, r3, #23
 8005034:	4605      	mov	r5, r0
 8005036:	460c      	mov	r4, r1
 8005038:	4616      	mov	r6, r2
 800503a:	d505      	bpl.n	8005048 <__swrite+0x1e>
 800503c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005040:	2302      	movs	r3, #2
 8005042:	2200      	movs	r2, #0
 8005044:	f000 f92e 	bl	80052a4 <_lseek_r>
 8005048:	89a3      	ldrh	r3, [r4, #12]
 800504a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800504e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005052:	81a3      	strh	r3, [r4, #12]
 8005054:	4632      	mov	r2, r6
 8005056:	463b      	mov	r3, r7
 8005058:	4628      	mov	r0, r5
 800505a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800505e:	f000 b945 	b.w	80052ec <_write_r>

08005062 <__sseek>:
 8005062:	b510      	push	{r4, lr}
 8005064:	460c      	mov	r4, r1
 8005066:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800506a:	f000 f91b 	bl	80052a4 <_lseek_r>
 800506e:	1c43      	adds	r3, r0, #1
 8005070:	89a3      	ldrh	r3, [r4, #12]
 8005072:	bf15      	itete	ne
 8005074:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005076:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800507a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800507e:	81a3      	strheq	r3, [r4, #12]
 8005080:	bf18      	it	ne
 8005082:	81a3      	strhne	r3, [r4, #12]
 8005084:	bd10      	pop	{r4, pc}

08005086 <__sclose>:
 8005086:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800508a:	f000 b89d 	b.w	80051c8 <_close_r>

0800508e <__swbuf_r>:
 800508e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005090:	460e      	mov	r6, r1
 8005092:	4614      	mov	r4, r2
 8005094:	4605      	mov	r5, r0
 8005096:	b118      	cbz	r0, 80050a0 <__swbuf_r+0x12>
 8005098:	6a03      	ldr	r3, [r0, #32]
 800509a:	b90b      	cbnz	r3, 80050a0 <__swbuf_r+0x12>
 800509c:	f7ff ff0e 	bl	8004ebc <__sinit>
 80050a0:	69a3      	ldr	r3, [r4, #24]
 80050a2:	60a3      	str	r3, [r4, #8]
 80050a4:	89a3      	ldrh	r3, [r4, #12]
 80050a6:	071a      	lsls	r2, r3, #28
 80050a8:	d501      	bpl.n	80050ae <__swbuf_r+0x20>
 80050aa:	6923      	ldr	r3, [r4, #16]
 80050ac:	b943      	cbnz	r3, 80050c0 <__swbuf_r+0x32>
 80050ae:	4621      	mov	r1, r4
 80050b0:	4628      	mov	r0, r5
 80050b2:	f000 f82b 	bl	800510c <__swsetup_r>
 80050b6:	b118      	cbz	r0, 80050c0 <__swbuf_r+0x32>
 80050b8:	f04f 37ff 	mov.w	r7, #4294967295
 80050bc:	4638      	mov	r0, r7
 80050be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80050c0:	6823      	ldr	r3, [r4, #0]
 80050c2:	6922      	ldr	r2, [r4, #16]
 80050c4:	1a98      	subs	r0, r3, r2
 80050c6:	6963      	ldr	r3, [r4, #20]
 80050c8:	b2f6      	uxtb	r6, r6
 80050ca:	4283      	cmp	r3, r0
 80050cc:	4637      	mov	r7, r6
 80050ce:	dc05      	bgt.n	80050dc <__swbuf_r+0x4e>
 80050d0:	4621      	mov	r1, r4
 80050d2:	4628      	mov	r0, r5
 80050d4:	f000 fd94 	bl	8005c00 <_fflush_r>
 80050d8:	2800      	cmp	r0, #0
 80050da:	d1ed      	bne.n	80050b8 <__swbuf_r+0x2a>
 80050dc:	68a3      	ldr	r3, [r4, #8]
 80050de:	3b01      	subs	r3, #1
 80050e0:	60a3      	str	r3, [r4, #8]
 80050e2:	6823      	ldr	r3, [r4, #0]
 80050e4:	1c5a      	adds	r2, r3, #1
 80050e6:	6022      	str	r2, [r4, #0]
 80050e8:	701e      	strb	r6, [r3, #0]
 80050ea:	6962      	ldr	r2, [r4, #20]
 80050ec:	1c43      	adds	r3, r0, #1
 80050ee:	429a      	cmp	r2, r3
 80050f0:	d004      	beq.n	80050fc <__swbuf_r+0x6e>
 80050f2:	89a3      	ldrh	r3, [r4, #12]
 80050f4:	07db      	lsls	r3, r3, #31
 80050f6:	d5e1      	bpl.n	80050bc <__swbuf_r+0x2e>
 80050f8:	2e0a      	cmp	r6, #10
 80050fa:	d1df      	bne.n	80050bc <__swbuf_r+0x2e>
 80050fc:	4621      	mov	r1, r4
 80050fe:	4628      	mov	r0, r5
 8005100:	f000 fd7e 	bl	8005c00 <_fflush_r>
 8005104:	2800      	cmp	r0, #0
 8005106:	d0d9      	beq.n	80050bc <__swbuf_r+0x2e>
 8005108:	e7d6      	b.n	80050b8 <__swbuf_r+0x2a>
	...

0800510c <__swsetup_r>:
 800510c:	b538      	push	{r3, r4, r5, lr}
 800510e:	4b29      	ldr	r3, [pc, #164]	@ (80051b4 <__swsetup_r+0xa8>)
 8005110:	4605      	mov	r5, r0
 8005112:	6818      	ldr	r0, [r3, #0]
 8005114:	460c      	mov	r4, r1
 8005116:	b118      	cbz	r0, 8005120 <__swsetup_r+0x14>
 8005118:	6a03      	ldr	r3, [r0, #32]
 800511a:	b90b      	cbnz	r3, 8005120 <__swsetup_r+0x14>
 800511c:	f7ff fece 	bl	8004ebc <__sinit>
 8005120:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005124:	0719      	lsls	r1, r3, #28
 8005126:	d422      	bmi.n	800516e <__swsetup_r+0x62>
 8005128:	06da      	lsls	r2, r3, #27
 800512a:	d407      	bmi.n	800513c <__swsetup_r+0x30>
 800512c:	2209      	movs	r2, #9
 800512e:	602a      	str	r2, [r5, #0]
 8005130:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005134:	81a3      	strh	r3, [r4, #12]
 8005136:	f04f 30ff 	mov.w	r0, #4294967295
 800513a:	e033      	b.n	80051a4 <__swsetup_r+0x98>
 800513c:	0758      	lsls	r0, r3, #29
 800513e:	d512      	bpl.n	8005166 <__swsetup_r+0x5a>
 8005140:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005142:	b141      	cbz	r1, 8005156 <__swsetup_r+0x4a>
 8005144:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005148:	4299      	cmp	r1, r3
 800514a:	d002      	beq.n	8005152 <__swsetup_r+0x46>
 800514c:	4628      	mov	r0, r5
 800514e:	f000 f90d 	bl	800536c <_free_r>
 8005152:	2300      	movs	r3, #0
 8005154:	6363      	str	r3, [r4, #52]	@ 0x34
 8005156:	89a3      	ldrh	r3, [r4, #12]
 8005158:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800515c:	81a3      	strh	r3, [r4, #12]
 800515e:	2300      	movs	r3, #0
 8005160:	6063      	str	r3, [r4, #4]
 8005162:	6923      	ldr	r3, [r4, #16]
 8005164:	6023      	str	r3, [r4, #0]
 8005166:	89a3      	ldrh	r3, [r4, #12]
 8005168:	f043 0308 	orr.w	r3, r3, #8
 800516c:	81a3      	strh	r3, [r4, #12]
 800516e:	6923      	ldr	r3, [r4, #16]
 8005170:	b94b      	cbnz	r3, 8005186 <__swsetup_r+0x7a>
 8005172:	89a3      	ldrh	r3, [r4, #12]
 8005174:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005178:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800517c:	d003      	beq.n	8005186 <__swsetup_r+0x7a>
 800517e:	4621      	mov	r1, r4
 8005180:	4628      	mov	r0, r5
 8005182:	f000 fd8b 	bl	8005c9c <__smakebuf_r>
 8005186:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800518a:	f013 0201 	ands.w	r2, r3, #1
 800518e:	d00a      	beq.n	80051a6 <__swsetup_r+0x9a>
 8005190:	2200      	movs	r2, #0
 8005192:	60a2      	str	r2, [r4, #8]
 8005194:	6962      	ldr	r2, [r4, #20]
 8005196:	4252      	negs	r2, r2
 8005198:	61a2      	str	r2, [r4, #24]
 800519a:	6922      	ldr	r2, [r4, #16]
 800519c:	b942      	cbnz	r2, 80051b0 <__swsetup_r+0xa4>
 800519e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80051a2:	d1c5      	bne.n	8005130 <__swsetup_r+0x24>
 80051a4:	bd38      	pop	{r3, r4, r5, pc}
 80051a6:	0799      	lsls	r1, r3, #30
 80051a8:	bf58      	it	pl
 80051aa:	6962      	ldrpl	r2, [r4, #20]
 80051ac:	60a2      	str	r2, [r4, #8]
 80051ae:	e7f4      	b.n	800519a <__swsetup_r+0x8e>
 80051b0:	2000      	movs	r0, #0
 80051b2:	e7f7      	b.n	80051a4 <__swsetup_r+0x98>
 80051b4:	20000018 	.word	0x20000018

080051b8 <memset>:
 80051b8:	4402      	add	r2, r0
 80051ba:	4603      	mov	r3, r0
 80051bc:	4293      	cmp	r3, r2
 80051be:	d100      	bne.n	80051c2 <memset+0xa>
 80051c0:	4770      	bx	lr
 80051c2:	f803 1b01 	strb.w	r1, [r3], #1
 80051c6:	e7f9      	b.n	80051bc <memset+0x4>

080051c8 <_close_r>:
 80051c8:	b538      	push	{r3, r4, r5, lr}
 80051ca:	4d06      	ldr	r5, [pc, #24]	@ (80051e4 <_close_r+0x1c>)
 80051cc:	2300      	movs	r3, #0
 80051ce:	4604      	mov	r4, r0
 80051d0:	4608      	mov	r0, r1
 80051d2:	602b      	str	r3, [r5, #0]
 80051d4:	f7fb fd9b 	bl	8000d0e <_close>
 80051d8:	1c43      	adds	r3, r0, #1
 80051da:	d102      	bne.n	80051e2 <_close_r+0x1a>
 80051dc:	682b      	ldr	r3, [r5, #0]
 80051de:	b103      	cbz	r3, 80051e2 <_close_r+0x1a>
 80051e0:	6023      	str	r3, [r4, #0]
 80051e2:	bd38      	pop	{r3, r4, r5, pc}
 80051e4:	2000431c 	.word	0x2000431c

080051e8 <_reclaim_reent>:
 80051e8:	4b2d      	ldr	r3, [pc, #180]	@ (80052a0 <_reclaim_reent+0xb8>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4283      	cmp	r3, r0
 80051ee:	b570      	push	{r4, r5, r6, lr}
 80051f0:	4604      	mov	r4, r0
 80051f2:	d053      	beq.n	800529c <_reclaim_reent+0xb4>
 80051f4:	69c3      	ldr	r3, [r0, #28]
 80051f6:	b31b      	cbz	r3, 8005240 <_reclaim_reent+0x58>
 80051f8:	68db      	ldr	r3, [r3, #12]
 80051fa:	b163      	cbz	r3, 8005216 <_reclaim_reent+0x2e>
 80051fc:	2500      	movs	r5, #0
 80051fe:	69e3      	ldr	r3, [r4, #28]
 8005200:	68db      	ldr	r3, [r3, #12]
 8005202:	5959      	ldr	r1, [r3, r5]
 8005204:	b9b1      	cbnz	r1, 8005234 <_reclaim_reent+0x4c>
 8005206:	3504      	adds	r5, #4
 8005208:	2d80      	cmp	r5, #128	@ 0x80
 800520a:	d1f8      	bne.n	80051fe <_reclaim_reent+0x16>
 800520c:	69e3      	ldr	r3, [r4, #28]
 800520e:	4620      	mov	r0, r4
 8005210:	68d9      	ldr	r1, [r3, #12]
 8005212:	f000 f8ab 	bl	800536c <_free_r>
 8005216:	69e3      	ldr	r3, [r4, #28]
 8005218:	6819      	ldr	r1, [r3, #0]
 800521a:	b111      	cbz	r1, 8005222 <_reclaim_reent+0x3a>
 800521c:	4620      	mov	r0, r4
 800521e:	f000 f8a5 	bl	800536c <_free_r>
 8005222:	69e3      	ldr	r3, [r4, #28]
 8005224:	689d      	ldr	r5, [r3, #8]
 8005226:	b15d      	cbz	r5, 8005240 <_reclaim_reent+0x58>
 8005228:	4629      	mov	r1, r5
 800522a:	4620      	mov	r0, r4
 800522c:	682d      	ldr	r5, [r5, #0]
 800522e:	f000 f89d 	bl	800536c <_free_r>
 8005232:	e7f8      	b.n	8005226 <_reclaim_reent+0x3e>
 8005234:	680e      	ldr	r6, [r1, #0]
 8005236:	4620      	mov	r0, r4
 8005238:	f000 f898 	bl	800536c <_free_r>
 800523c:	4631      	mov	r1, r6
 800523e:	e7e1      	b.n	8005204 <_reclaim_reent+0x1c>
 8005240:	6961      	ldr	r1, [r4, #20]
 8005242:	b111      	cbz	r1, 800524a <_reclaim_reent+0x62>
 8005244:	4620      	mov	r0, r4
 8005246:	f000 f891 	bl	800536c <_free_r>
 800524a:	69e1      	ldr	r1, [r4, #28]
 800524c:	b111      	cbz	r1, 8005254 <_reclaim_reent+0x6c>
 800524e:	4620      	mov	r0, r4
 8005250:	f000 f88c 	bl	800536c <_free_r>
 8005254:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8005256:	b111      	cbz	r1, 800525e <_reclaim_reent+0x76>
 8005258:	4620      	mov	r0, r4
 800525a:	f000 f887 	bl	800536c <_free_r>
 800525e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005260:	b111      	cbz	r1, 8005268 <_reclaim_reent+0x80>
 8005262:	4620      	mov	r0, r4
 8005264:	f000 f882 	bl	800536c <_free_r>
 8005268:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800526a:	b111      	cbz	r1, 8005272 <_reclaim_reent+0x8a>
 800526c:	4620      	mov	r0, r4
 800526e:	f000 f87d 	bl	800536c <_free_r>
 8005272:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8005274:	b111      	cbz	r1, 800527c <_reclaim_reent+0x94>
 8005276:	4620      	mov	r0, r4
 8005278:	f000 f878 	bl	800536c <_free_r>
 800527c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800527e:	b111      	cbz	r1, 8005286 <_reclaim_reent+0x9e>
 8005280:	4620      	mov	r0, r4
 8005282:	f000 f873 	bl	800536c <_free_r>
 8005286:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8005288:	b111      	cbz	r1, 8005290 <_reclaim_reent+0xa8>
 800528a:	4620      	mov	r0, r4
 800528c:	f000 f86e 	bl	800536c <_free_r>
 8005290:	6a23      	ldr	r3, [r4, #32]
 8005292:	b11b      	cbz	r3, 800529c <_reclaim_reent+0xb4>
 8005294:	4620      	mov	r0, r4
 8005296:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800529a:	4718      	bx	r3
 800529c:	bd70      	pop	{r4, r5, r6, pc}
 800529e:	bf00      	nop
 80052a0:	20000018 	.word	0x20000018

080052a4 <_lseek_r>:
 80052a4:	b538      	push	{r3, r4, r5, lr}
 80052a6:	4d07      	ldr	r5, [pc, #28]	@ (80052c4 <_lseek_r+0x20>)
 80052a8:	4604      	mov	r4, r0
 80052aa:	4608      	mov	r0, r1
 80052ac:	4611      	mov	r1, r2
 80052ae:	2200      	movs	r2, #0
 80052b0:	602a      	str	r2, [r5, #0]
 80052b2:	461a      	mov	r2, r3
 80052b4:	f7fb fd52 	bl	8000d5c <_lseek>
 80052b8:	1c43      	adds	r3, r0, #1
 80052ba:	d102      	bne.n	80052c2 <_lseek_r+0x1e>
 80052bc:	682b      	ldr	r3, [r5, #0]
 80052be:	b103      	cbz	r3, 80052c2 <_lseek_r+0x1e>
 80052c0:	6023      	str	r3, [r4, #0]
 80052c2:	bd38      	pop	{r3, r4, r5, pc}
 80052c4:	2000431c 	.word	0x2000431c

080052c8 <_read_r>:
 80052c8:	b538      	push	{r3, r4, r5, lr}
 80052ca:	4d07      	ldr	r5, [pc, #28]	@ (80052e8 <_read_r+0x20>)
 80052cc:	4604      	mov	r4, r0
 80052ce:	4608      	mov	r0, r1
 80052d0:	4611      	mov	r1, r2
 80052d2:	2200      	movs	r2, #0
 80052d4:	602a      	str	r2, [r5, #0]
 80052d6:	461a      	mov	r2, r3
 80052d8:	f7fb fcfc 	bl	8000cd4 <_read>
 80052dc:	1c43      	adds	r3, r0, #1
 80052de:	d102      	bne.n	80052e6 <_read_r+0x1e>
 80052e0:	682b      	ldr	r3, [r5, #0]
 80052e2:	b103      	cbz	r3, 80052e6 <_read_r+0x1e>
 80052e4:	6023      	str	r3, [r4, #0]
 80052e6:	bd38      	pop	{r3, r4, r5, pc}
 80052e8:	2000431c 	.word	0x2000431c

080052ec <_write_r>:
 80052ec:	b538      	push	{r3, r4, r5, lr}
 80052ee:	4d07      	ldr	r5, [pc, #28]	@ (800530c <_write_r+0x20>)
 80052f0:	4604      	mov	r4, r0
 80052f2:	4608      	mov	r0, r1
 80052f4:	4611      	mov	r1, r2
 80052f6:	2200      	movs	r2, #0
 80052f8:	602a      	str	r2, [r5, #0]
 80052fa:	461a      	mov	r2, r3
 80052fc:	f7fb faac 	bl	8000858 <_write>
 8005300:	1c43      	adds	r3, r0, #1
 8005302:	d102      	bne.n	800530a <_write_r+0x1e>
 8005304:	682b      	ldr	r3, [r5, #0]
 8005306:	b103      	cbz	r3, 800530a <_write_r+0x1e>
 8005308:	6023      	str	r3, [r4, #0]
 800530a:	bd38      	pop	{r3, r4, r5, pc}
 800530c:	2000431c 	.word	0x2000431c

08005310 <__errno>:
 8005310:	4b01      	ldr	r3, [pc, #4]	@ (8005318 <__errno+0x8>)
 8005312:	6818      	ldr	r0, [r3, #0]
 8005314:	4770      	bx	lr
 8005316:	bf00      	nop
 8005318:	20000018 	.word	0x20000018

0800531c <__libc_init_array>:
 800531c:	b570      	push	{r4, r5, r6, lr}
 800531e:	4d0d      	ldr	r5, [pc, #52]	@ (8005354 <__libc_init_array+0x38>)
 8005320:	4c0d      	ldr	r4, [pc, #52]	@ (8005358 <__libc_init_array+0x3c>)
 8005322:	1b64      	subs	r4, r4, r5
 8005324:	10a4      	asrs	r4, r4, #2
 8005326:	2600      	movs	r6, #0
 8005328:	42a6      	cmp	r6, r4
 800532a:	d109      	bne.n	8005340 <__libc_init_array+0x24>
 800532c:	4d0b      	ldr	r5, [pc, #44]	@ (800535c <__libc_init_array+0x40>)
 800532e:	4c0c      	ldr	r4, [pc, #48]	@ (8005360 <__libc_init_array+0x44>)
 8005330:	f000 fd22 	bl	8005d78 <_init>
 8005334:	1b64      	subs	r4, r4, r5
 8005336:	10a4      	asrs	r4, r4, #2
 8005338:	2600      	movs	r6, #0
 800533a:	42a6      	cmp	r6, r4
 800533c:	d105      	bne.n	800534a <__libc_init_array+0x2e>
 800533e:	bd70      	pop	{r4, r5, r6, pc}
 8005340:	f855 3b04 	ldr.w	r3, [r5], #4
 8005344:	4798      	blx	r3
 8005346:	3601      	adds	r6, #1
 8005348:	e7ee      	b.n	8005328 <__libc_init_array+0xc>
 800534a:	f855 3b04 	ldr.w	r3, [r5], #4
 800534e:	4798      	blx	r3
 8005350:	3601      	adds	r6, #1
 8005352:	e7f2      	b.n	800533a <__libc_init_array+0x1e>
 8005354:	08005f04 	.word	0x08005f04
 8005358:	08005f04 	.word	0x08005f04
 800535c:	08005f04 	.word	0x08005f04
 8005360:	08005f08 	.word	0x08005f08

08005364 <__retarget_lock_init_recursive>:
 8005364:	4770      	bx	lr

08005366 <__retarget_lock_acquire_recursive>:
 8005366:	4770      	bx	lr

08005368 <__retarget_lock_release_recursive>:
 8005368:	4770      	bx	lr
	...

0800536c <_free_r>:
 800536c:	b538      	push	{r3, r4, r5, lr}
 800536e:	4605      	mov	r5, r0
 8005370:	2900      	cmp	r1, #0
 8005372:	d041      	beq.n	80053f8 <_free_r+0x8c>
 8005374:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005378:	1f0c      	subs	r4, r1, #4
 800537a:	2b00      	cmp	r3, #0
 800537c:	bfb8      	it	lt
 800537e:	18e4      	addlt	r4, r4, r3
 8005380:	f000 f8e0 	bl	8005544 <__malloc_lock>
 8005384:	4a1d      	ldr	r2, [pc, #116]	@ (80053fc <_free_r+0x90>)
 8005386:	6813      	ldr	r3, [r2, #0]
 8005388:	b933      	cbnz	r3, 8005398 <_free_r+0x2c>
 800538a:	6063      	str	r3, [r4, #4]
 800538c:	6014      	str	r4, [r2, #0]
 800538e:	4628      	mov	r0, r5
 8005390:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005394:	f000 b8dc 	b.w	8005550 <__malloc_unlock>
 8005398:	42a3      	cmp	r3, r4
 800539a:	d908      	bls.n	80053ae <_free_r+0x42>
 800539c:	6820      	ldr	r0, [r4, #0]
 800539e:	1821      	adds	r1, r4, r0
 80053a0:	428b      	cmp	r3, r1
 80053a2:	bf01      	itttt	eq
 80053a4:	6819      	ldreq	r1, [r3, #0]
 80053a6:	685b      	ldreq	r3, [r3, #4]
 80053a8:	1809      	addeq	r1, r1, r0
 80053aa:	6021      	streq	r1, [r4, #0]
 80053ac:	e7ed      	b.n	800538a <_free_r+0x1e>
 80053ae:	461a      	mov	r2, r3
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	b10b      	cbz	r3, 80053b8 <_free_r+0x4c>
 80053b4:	42a3      	cmp	r3, r4
 80053b6:	d9fa      	bls.n	80053ae <_free_r+0x42>
 80053b8:	6811      	ldr	r1, [r2, #0]
 80053ba:	1850      	adds	r0, r2, r1
 80053bc:	42a0      	cmp	r0, r4
 80053be:	d10b      	bne.n	80053d8 <_free_r+0x6c>
 80053c0:	6820      	ldr	r0, [r4, #0]
 80053c2:	4401      	add	r1, r0
 80053c4:	1850      	adds	r0, r2, r1
 80053c6:	4283      	cmp	r3, r0
 80053c8:	6011      	str	r1, [r2, #0]
 80053ca:	d1e0      	bne.n	800538e <_free_r+0x22>
 80053cc:	6818      	ldr	r0, [r3, #0]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	6053      	str	r3, [r2, #4]
 80053d2:	4408      	add	r0, r1
 80053d4:	6010      	str	r0, [r2, #0]
 80053d6:	e7da      	b.n	800538e <_free_r+0x22>
 80053d8:	d902      	bls.n	80053e0 <_free_r+0x74>
 80053da:	230c      	movs	r3, #12
 80053dc:	602b      	str	r3, [r5, #0]
 80053de:	e7d6      	b.n	800538e <_free_r+0x22>
 80053e0:	6820      	ldr	r0, [r4, #0]
 80053e2:	1821      	adds	r1, r4, r0
 80053e4:	428b      	cmp	r3, r1
 80053e6:	bf04      	itt	eq
 80053e8:	6819      	ldreq	r1, [r3, #0]
 80053ea:	685b      	ldreq	r3, [r3, #4]
 80053ec:	6063      	str	r3, [r4, #4]
 80053ee:	bf04      	itt	eq
 80053f0:	1809      	addeq	r1, r1, r0
 80053f2:	6021      	streq	r1, [r4, #0]
 80053f4:	6054      	str	r4, [r2, #4]
 80053f6:	e7ca      	b.n	800538e <_free_r+0x22>
 80053f8:	bd38      	pop	{r3, r4, r5, pc}
 80053fa:	bf00      	nop
 80053fc:	20004328 	.word	0x20004328

08005400 <sbrk_aligned>:
 8005400:	b570      	push	{r4, r5, r6, lr}
 8005402:	4e0f      	ldr	r6, [pc, #60]	@ (8005440 <sbrk_aligned+0x40>)
 8005404:	460c      	mov	r4, r1
 8005406:	6831      	ldr	r1, [r6, #0]
 8005408:	4605      	mov	r5, r0
 800540a:	b911      	cbnz	r1, 8005412 <sbrk_aligned+0x12>
 800540c:	f000 fca4 	bl	8005d58 <_sbrk_r>
 8005410:	6030      	str	r0, [r6, #0]
 8005412:	4621      	mov	r1, r4
 8005414:	4628      	mov	r0, r5
 8005416:	f000 fc9f 	bl	8005d58 <_sbrk_r>
 800541a:	1c43      	adds	r3, r0, #1
 800541c:	d103      	bne.n	8005426 <sbrk_aligned+0x26>
 800541e:	f04f 34ff 	mov.w	r4, #4294967295
 8005422:	4620      	mov	r0, r4
 8005424:	bd70      	pop	{r4, r5, r6, pc}
 8005426:	1cc4      	adds	r4, r0, #3
 8005428:	f024 0403 	bic.w	r4, r4, #3
 800542c:	42a0      	cmp	r0, r4
 800542e:	d0f8      	beq.n	8005422 <sbrk_aligned+0x22>
 8005430:	1a21      	subs	r1, r4, r0
 8005432:	4628      	mov	r0, r5
 8005434:	f000 fc90 	bl	8005d58 <_sbrk_r>
 8005438:	3001      	adds	r0, #1
 800543a:	d1f2      	bne.n	8005422 <sbrk_aligned+0x22>
 800543c:	e7ef      	b.n	800541e <sbrk_aligned+0x1e>
 800543e:	bf00      	nop
 8005440:	20004324 	.word	0x20004324

08005444 <_malloc_r>:
 8005444:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005448:	1ccd      	adds	r5, r1, #3
 800544a:	f025 0503 	bic.w	r5, r5, #3
 800544e:	3508      	adds	r5, #8
 8005450:	2d0c      	cmp	r5, #12
 8005452:	bf38      	it	cc
 8005454:	250c      	movcc	r5, #12
 8005456:	2d00      	cmp	r5, #0
 8005458:	4606      	mov	r6, r0
 800545a:	db01      	blt.n	8005460 <_malloc_r+0x1c>
 800545c:	42a9      	cmp	r1, r5
 800545e:	d904      	bls.n	800546a <_malloc_r+0x26>
 8005460:	230c      	movs	r3, #12
 8005462:	6033      	str	r3, [r6, #0]
 8005464:	2000      	movs	r0, #0
 8005466:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800546a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005540 <_malloc_r+0xfc>
 800546e:	f000 f869 	bl	8005544 <__malloc_lock>
 8005472:	f8d8 3000 	ldr.w	r3, [r8]
 8005476:	461c      	mov	r4, r3
 8005478:	bb44      	cbnz	r4, 80054cc <_malloc_r+0x88>
 800547a:	4629      	mov	r1, r5
 800547c:	4630      	mov	r0, r6
 800547e:	f7ff ffbf 	bl	8005400 <sbrk_aligned>
 8005482:	1c43      	adds	r3, r0, #1
 8005484:	4604      	mov	r4, r0
 8005486:	d158      	bne.n	800553a <_malloc_r+0xf6>
 8005488:	f8d8 4000 	ldr.w	r4, [r8]
 800548c:	4627      	mov	r7, r4
 800548e:	2f00      	cmp	r7, #0
 8005490:	d143      	bne.n	800551a <_malloc_r+0xd6>
 8005492:	2c00      	cmp	r4, #0
 8005494:	d04b      	beq.n	800552e <_malloc_r+0xea>
 8005496:	6823      	ldr	r3, [r4, #0]
 8005498:	4639      	mov	r1, r7
 800549a:	4630      	mov	r0, r6
 800549c:	eb04 0903 	add.w	r9, r4, r3
 80054a0:	f000 fc5a 	bl	8005d58 <_sbrk_r>
 80054a4:	4581      	cmp	r9, r0
 80054a6:	d142      	bne.n	800552e <_malloc_r+0xea>
 80054a8:	6821      	ldr	r1, [r4, #0]
 80054aa:	1a6d      	subs	r5, r5, r1
 80054ac:	4629      	mov	r1, r5
 80054ae:	4630      	mov	r0, r6
 80054b0:	f7ff ffa6 	bl	8005400 <sbrk_aligned>
 80054b4:	3001      	adds	r0, #1
 80054b6:	d03a      	beq.n	800552e <_malloc_r+0xea>
 80054b8:	6823      	ldr	r3, [r4, #0]
 80054ba:	442b      	add	r3, r5
 80054bc:	6023      	str	r3, [r4, #0]
 80054be:	f8d8 3000 	ldr.w	r3, [r8]
 80054c2:	685a      	ldr	r2, [r3, #4]
 80054c4:	bb62      	cbnz	r2, 8005520 <_malloc_r+0xdc>
 80054c6:	f8c8 7000 	str.w	r7, [r8]
 80054ca:	e00f      	b.n	80054ec <_malloc_r+0xa8>
 80054cc:	6822      	ldr	r2, [r4, #0]
 80054ce:	1b52      	subs	r2, r2, r5
 80054d0:	d420      	bmi.n	8005514 <_malloc_r+0xd0>
 80054d2:	2a0b      	cmp	r2, #11
 80054d4:	d917      	bls.n	8005506 <_malloc_r+0xc2>
 80054d6:	1961      	adds	r1, r4, r5
 80054d8:	42a3      	cmp	r3, r4
 80054da:	6025      	str	r5, [r4, #0]
 80054dc:	bf18      	it	ne
 80054de:	6059      	strne	r1, [r3, #4]
 80054e0:	6863      	ldr	r3, [r4, #4]
 80054e2:	bf08      	it	eq
 80054e4:	f8c8 1000 	streq.w	r1, [r8]
 80054e8:	5162      	str	r2, [r4, r5]
 80054ea:	604b      	str	r3, [r1, #4]
 80054ec:	4630      	mov	r0, r6
 80054ee:	f000 f82f 	bl	8005550 <__malloc_unlock>
 80054f2:	f104 000b 	add.w	r0, r4, #11
 80054f6:	1d23      	adds	r3, r4, #4
 80054f8:	f020 0007 	bic.w	r0, r0, #7
 80054fc:	1ac2      	subs	r2, r0, r3
 80054fe:	bf1c      	itt	ne
 8005500:	1a1b      	subne	r3, r3, r0
 8005502:	50a3      	strne	r3, [r4, r2]
 8005504:	e7af      	b.n	8005466 <_malloc_r+0x22>
 8005506:	6862      	ldr	r2, [r4, #4]
 8005508:	42a3      	cmp	r3, r4
 800550a:	bf0c      	ite	eq
 800550c:	f8c8 2000 	streq.w	r2, [r8]
 8005510:	605a      	strne	r2, [r3, #4]
 8005512:	e7eb      	b.n	80054ec <_malloc_r+0xa8>
 8005514:	4623      	mov	r3, r4
 8005516:	6864      	ldr	r4, [r4, #4]
 8005518:	e7ae      	b.n	8005478 <_malloc_r+0x34>
 800551a:	463c      	mov	r4, r7
 800551c:	687f      	ldr	r7, [r7, #4]
 800551e:	e7b6      	b.n	800548e <_malloc_r+0x4a>
 8005520:	461a      	mov	r2, r3
 8005522:	685b      	ldr	r3, [r3, #4]
 8005524:	42a3      	cmp	r3, r4
 8005526:	d1fb      	bne.n	8005520 <_malloc_r+0xdc>
 8005528:	2300      	movs	r3, #0
 800552a:	6053      	str	r3, [r2, #4]
 800552c:	e7de      	b.n	80054ec <_malloc_r+0xa8>
 800552e:	230c      	movs	r3, #12
 8005530:	6033      	str	r3, [r6, #0]
 8005532:	4630      	mov	r0, r6
 8005534:	f000 f80c 	bl	8005550 <__malloc_unlock>
 8005538:	e794      	b.n	8005464 <_malloc_r+0x20>
 800553a:	6005      	str	r5, [r0, #0]
 800553c:	e7d6      	b.n	80054ec <_malloc_r+0xa8>
 800553e:	bf00      	nop
 8005540:	20004328 	.word	0x20004328

08005544 <__malloc_lock>:
 8005544:	4801      	ldr	r0, [pc, #4]	@ (800554c <__malloc_lock+0x8>)
 8005546:	f7ff bf0e 	b.w	8005366 <__retarget_lock_acquire_recursive>
 800554a:	bf00      	nop
 800554c:	20004320 	.word	0x20004320

08005550 <__malloc_unlock>:
 8005550:	4801      	ldr	r0, [pc, #4]	@ (8005558 <__malloc_unlock+0x8>)
 8005552:	f7ff bf09 	b.w	8005368 <__retarget_lock_release_recursive>
 8005556:	bf00      	nop
 8005558:	20004320 	.word	0x20004320

0800555c <__sfputc_r>:
 800555c:	6893      	ldr	r3, [r2, #8]
 800555e:	3b01      	subs	r3, #1
 8005560:	2b00      	cmp	r3, #0
 8005562:	b410      	push	{r4}
 8005564:	6093      	str	r3, [r2, #8]
 8005566:	da08      	bge.n	800557a <__sfputc_r+0x1e>
 8005568:	6994      	ldr	r4, [r2, #24]
 800556a:	42a3      	cmp	r3, r4
 800556c:	db01      	blt.n	8005572 <__sfputc_r+0x16>
 800556e:	290a      	cmp	r1, #10
 8005570:	d103      	bne.n	800557a <__sfputc_r+0x1e>
 8005572:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005576:	f7ff bd8a 	b.w	800508e <__swbuf_r>
 800557a:	6813      	ldr	r3, [r2, #0]
 800557c:	1c58      	adds	r0, r3, #1
 800557e:	6010      	str	r0, [r2, #0]
 8005580:	7019      	strb	r1, [r3, #0]
 8005582:	4608      	mov	r0, r1
 8005584:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005588:	4770      	bx	lr

0800558a <__sfputs_r>:
 800558a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800558c:	4606      	mov	r6, r0
 800558e:	460f      	mov	r7, r1
 8005590:	4614      	mov	r4, r2
 8005592:	18d5      	adds	r5, r2, r3
 8005594:	42ac      	cmp	r4, r5
 8005596:	d101      	bne.n	800559c <__sfputs_r+0x12>
 8005598:	2000      	movs	r0, #0
 800559a:	e007      	b.n	80055ac <__sfputs_r+0x22>
 800559c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055a0:	463a      	mov	r2, r7
 80055a2:	4630      	mov	r0, r6
 80055a4:	f7ff ffda 	bl	800555c <__sfputc_r>
 80055a8:	1c43      	adds	r3, r0, #1
 80055aa:	d1f3      	bne.n	8005594 <__sfputs_r+0xa>
 80055ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080055b0 <_vfiprintf_r>:
 80055b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055b4:	460d      	mov	r5, r1
 80055b6:	b09d      	sub	sp, #116	@ 0x74
 80055b8:	4614      	mov	r4, r2
 80055ba:	4698      	mov	r8, r3
 80055bc:	4606      	mov	r6, r0
 80055be:	b118      	cbz	r0, 80055c8 <_vfiprintf_r+0x18>
 80055c0:	6a03      	ldr	r3, [r0, #32]
 80055c2:	b90b      	cbnz	r3, 80055c8 <_vfiprintf_r+0x18>
 80055c4:	f7ff fc7a 	bl	8004ebc <__sinit>
 80055c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80055ca:	07d9      	lsls	r1, r3, #31
 80055cc:	d405      	bmi.n	80055da <_vfiprintf_r+0x2a>
 80055ce:	89ab      	ldrh	r3, [r5, #12]
 80055d0:	059a      	lsls	r2, r3, #22
 80055d2:	d402      	bmi.n	80055da <_vfiprintf_r+0x2a>
 80055d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80055d6:	f7ff fec6 	bl	8005366 <__retarget_lock_acquire_recursive>
 80055da:	89ab      	ldrh	r3, [r5, #12]
 80055dc:	071b      	lsls	r3, r3, #28
 80055de:	d501      	bpl.n	80055e4 <_vfiprintf_r+0x34>
 80055e0:	692b      	ldr	r3, [r5, #16]
 80055e2:	b99b      	cbnz	r3, 800560c <_vfiprintf_r+0x5c>
 80055e4:	4629      	mov	r1, r5
 80055e6:	4630      	mov	r0, r6
 80055e8:	f7ff fd90 	bl	800510c <__swsetup_r>
 80055ec:	b170      	cbz	r0, 800560c <_vfiprintf_r+0x5c>
 80055ee:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80055f0:	07dc      	lsls	r4, r3, #31
 80055f2:	d504      	bpl.n	80055fe <_vfiprintf_r+0x4e>
 80055f4:	f04f 30ff 	mov.w	r0, #4294967295
 80055f8:	b01d      	add	sp, #116	@ 0x74
 80055fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055fe:	89ab      	ldrh	r3, [r5, #12]
 8005600:	0598      	lsls	r0, r3, #22
 8005602:	d4f7      	bmi.n	80055f4 <_vfiprintf_r+0x44>
 8005604:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005606:	f7ff feaf 	bl	8005368 <__retarget_lock_release_recursive>
 800560a:	e7f3      	b.n	80055f4 <_vfiprintf_r+0x44>
 800560c:	2300      	movs	r3, #0
 800560e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005610:	2320      	movs	r3, #32
 8005612:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005616:	f8cd 800c 	str.w	r8, [sp, #12]
 800561a:	2330      	movs	r3, #48	@ 0x30
 800561c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80057cc <_vfiprintf_r+0x21c>
 8005620:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005624:	f04f 0901 	mov.w	r9, #1
 8005628:	4623      	mov	r3, r4
 800562a:	469a      	mov	sl, r3
 800562c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005630:	b10a      	cbz	r2, 8005636 <_vfiprintf_r+0x86>
 8005632:	2a25      	cmp	r2, #37	@ 0x25
 8005634:	d1f9      	bne.n	800562a <_vfiprintf_r+0x7a>
 8005636:	ebba 0b04 	subs.w	fp, sl, r4
 800563a:	d00b      	beq.n	8005654 <_vfiprintf_r+0xa4>
 800563c:	465b      	mov	r3, fp
 800563e:	4622      	mov	r2, r4
 8005640:	4629      	mov	r1, r5
 8005642:	4630      	mov	r0, r6
 8005644:	f7ff ffa1 	bl	800558a <__sfputs_r>
 8005648:	3001      	adds	r0, #1
 800564a:	f000 80a7 	beq.w	800579c <_vfiprintf_r+0x1ec>
 800564e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005650:	445a      	add	r2, fp
 8005652:	9209      	str	r2, [sp, #36]	@ 0x24
 8005654:	f89a 3000 	ldrb.w	r3, [sl]
 8005658:	2b00      	cmp	r3, #0
 800565a:	f000 809f 	beq.w	800579c <_vfiprintf_r+0x1ec>
 800565e:	2300      	movs	r3, #0
 8005660:	f04f 32ff 	mov.w	r2, #4294967295
 8005664:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005668:	f10a 0a01 	add.w	sl, sl, #1
 800566c:	9304      	str	r3, [sp, #16]
 800566e:	9307      	str	r3, [sp, #28]
 8005670:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005674:	931a      	str	r3, [sp, #104]	@ 0x68
 8005676:	4654      	mov	r4, sl
 8005678:	2205      	movs	r2, #5
 800567a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800567e:	4853      	ldr	r0, [pc, #332]	@ (80057cc <_vfiprintf_r+0x21c>)
 8005680:	f7fa fdae 	bl	80001e0 <memchr>
 8005684:	9a04      	ldr	r2, [sp, #16]
 8005686:	b9d8      	cbnz	r0, 80056c0 <_vfiprintf_r+0x110>
 8005688:	06d1      	lsls	r1, r2, #27
 800568a:	bf44      	itt	mi
 800568c:	2320      	movmi	r3, #32
 800568e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005692:	0713      	lsls	r3, r2, #28
 8005694:	bf44      	itt	mi
 8005696:	232b      	movmi	r3, #43	@ 0x2b
 8005698:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800569c:	f89a 3000 	ldrb.w	r3, [sl]
 80056a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80056a2:	d015      	beq.n	80056d0 <_vfiprintf_r+0x120>
 80056a4:	9a07      	ldr	r2, [sp, #28]
 80056a6:	4654      	mov	r4, sl
 80056a8:	2000      	movs	r0, #0
 80056aa:	f04f 0c0a 	mov.w	ip, #10
 80056ae:	4621      	mov	r1, r4
 80056b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80056b4:	3b30      	subs	r3, #48	@ 0x30
 80056b6:	2b09      	cmp	r3, #9
 80056b8:	d94b      	bls.n	8005752 <_vfiprintf_r+0x1a2>
 80056ba:	b1b0      	cbz	r0, 80056ea <_vfiprintf_r+0x13a>
 80056bc:	9207      	str	r2, [sp, #28]
 80056be:	e014      	b.n	80056ea <_vfiprintf_r+0x13a>
 80056c0:	eba0 0308 	sub.w	r3, r0, r8
 80056c4:	fa09 f303 	lsl.w	r3, r9, r3
 80056c8:	4313      	orrs	r3, r2
 80056ca:	9304      	str	r3, [sp, #16]
 80056cc:	46a2      	mov	sl, r4
 80056ce:	e7d2      	b.n	8005676 <_vfiprintf_r+0xc6>
 80056d0:	9b03      	ldr	r3, [sp, #12]
 80056d2:	1d19      	adds	r1, r3, #4
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	9103      	str	r1, [sp, #12]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	bfbb      	ittet	lt
 80056dc:	425b      	neglt	r3, r3
 80056de:	f042 0202 	orrlt.w	r2, r2, #2
 80056e2:	9307      	strge	r3, [sp, #28]
 80056e4:	9307      	strlt	r3, [sp, #28]
 80056e6:	bfb8      	it	lt
 80056e8:	9204      	strlt	r2, [sp, #16]
 80056ea:	7823      	ldrb	r3, [r4, #0]
 80056ec:	2b2e      	cmp	r3, #46	@ 0x2e
 80056ee:	d10a      	bne.n	8005706 <_vfiprintf_r+0x156>
 80056f0:	7863      	ldrb	r3, [r4, #1]
 80056f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80056f4:	d132      	bne.n	800575c <_vfiprintf_r+0x1ac>
 80056f6:	9b03      	ldr	r3, [sp, #12]
 80056f8:	1d1a      	adds	r2, r3, #4
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	9203      	str	r2, [sp, #12]
 80056fe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005702:	3402      	adds	r4, #2
 8005704:	9305      	str	r3, [sp, #20]
 8005706:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80057dc <_vfiprintf_r+0x22c>
 800570a:	7821      	ldrb	r1, [r4, #0]
 800570c:	2203      	movs	r2, #3
 800570e:	4650      	mov	r0, sl
 8005710:	f7fa fd66 	bl	80001e0 <memchr>
 8005714:	b138      	cbz	r0, 8005726 <_vfiprintf_r+0x176>
 8005716:	9b04      	ldr	r3, [sp, #16]
 8005718:	eba0 000a 	sub.w	r0, r0, sl
 800571c:	2240      	movs	r2, #64	@ 0x40
 800571e:	4082      	lsls	r2, r0
 8005720:	4313      	orrs	r3, r2
 8005722:	3401      	adds	r4, #1
 8005724:	9304      	str	r3, [sp, #16]
 8005726:	f814 1b01 	ldrb.w	r1, [r4], #1
 800572a:	4829      	ldr	r0, [pc, #164]	@ (80057d0 <_vfiprintf_r+0x220>)
 800572c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005730:	2206      	movs	r2, #6
 8005732:	f7fa fd55 	bl	80001e0 <memchr>
 8005736:	2800      	cmp	r0, #0
 8005738:	d03f      	beq.n	80057ba <_vfiprintf_r+0x20a>
 800573a:	4b26      	ldr	r3, [pc, #152]	@ (80057d4 <_vfiprintf_r+0x224>)
 800573c:	bb1b      	cbnz	r3, 8005786 <_vfiprintf_r+0x1d6>
 800573e:	9b03      	ldr	r3, [sp, #12]
 8005740:	3307      	adds	r3, #7
 8005742:	f023 0307 	bic.w	r3, r3, #7
 8005746:	3308      	adds	r3, #8
 8005748:	9303      	str	r3, [sp, #12]
 800574a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800574c:	443b      	add	r3, r7
 800574e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005750:	e76a      	b.n	8005628 <_vfiprintf_r+0x78>
 8005752:	fb0c 3202 	mla	r2, ip, r2, r3
 8005756:	460c      	mov	r4, r1
 8005758:	2001      	movs	r0, #1
 800575a:	e7a8      	b.n	80056ae <_vfiprintf_r+0xfe>
 800575c:	2300      	movs	r3, #0
 800575e:	3401      	adds	r4, #1
 8005760:	9305      	str	r3, [sp, #20]
 8005762:	4619      	mov	r1, r3
 8005764:	f04f 0c0a 	mov.w	ip, #10
 8005768:	4620      	mov	r0, r4
 800576a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800576e:	3a30      	subs	r2, #48	@ 0x30
 8005770:	2a09      	cmp	r2, #9
 8005772:	d903      	bls.n	800577c <_vfiprintf_r+0x1cc>
 8005774:	2b00      	cmp	r3, #0
 8005776:	d0c6      	beq.n	8005706 <_vfiprintf_r+0x156>
 8005778:	9105      	str	r1, [sp, #20]
 800577a:	e7c4      	b.n	8005706 <_vfiprintf_r+0x156>
 800577c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005780:	4604      	mov	r4, r0
 8005782:	2301      	movs	r3, #1
 8005784:	e7f0      	b.n	8005768 <_vfiprintf_r+0x1b8>
 8005786:	ab03      	add	r3, sp, #12
 8005788:	9300      	str	r3, [sp, #0]
 800578a:	462a      	mov	r2, r5
 800578c:	4b12      	ldr	r3, [pc, #72]	@ (80057d8 <_vfiprintf_r+0x228>)
 800578e:	a904      	add	r1, sp, #16
 8005790:	4630      	mov	r0, r6
 8005792:	f3af 8000 	nop.w
 8005796:	4607      	mov	r7, r0
 8005798:	1c78      	adds	r0, r7, #1
 800579a:	d1d6      	bne.n	800574a <_vfiprintf_r+0x19a>
 800579c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800579e:	07d9      	lsls	r1, r3, #31
 80057a0:	d405      	bmi.n	80057ae <_vfiprintf_r+0x1fe>
 80057a2:	89ab      	ldrh	r3, [r5, #12]
 80057a4:	059a      	lsls	r2, r3, #22
 80057a6:	d402      	bmi.n	80057ae <_vfiprintf_r+0x1fe>
 80057a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80057aa:	f7ff fddd 	bl	8005368 <__retarget_lock_release_recursive>
 80057ae:	89ab      	ldrh	r3, [r5, #12]
 80057b0:	065b      	lsls	r3, r3, #25
 80057b2:	f53f af1f 	bmi.w	80055f4 <_vfiprintf_r+0x44>
 80057b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80057b8:	e71e      	b.n	80055f8 <_vfiprintf_r+0x48>
 80057ba:	ab03      	add	r3, sp, #12
 80057bc:	9300      	str	r3, [sp, #0]
 80057be:	462a      	mov	r2, r5
 80057c0:	4b05      	ldr	r3, [pc, #20]	@ (80057d8 <_vfiprintf_r+0x228>)
 80057c2:	a904      	add	r1, sp, #16
 80057c4:	4630      	mov	r0, r6
 80057c6:	f000 f879 	bl	80058bc <_printf_i>
 80057ca:	e7e4      	b.n	8005796 <_vfiprintf_r+0x1e6>
 80057cc:	08005ec8 	.word	0x08005ec8
 80057d0:	08005ed2 	.word	0x08005ed2
 80057d4:	00000000 	.word	0x00000000
 80057d8:	0800558b 	.word	0x0800558b
 80057dc:	08005ece 	.word	0x08005ece

080057e0 <_printf_common>:
 80057e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057e4:	4616      	mov	r6, r2
 80057e6:	4698      	mov	r8, r3
 80057e8:	688a      	ldr	r2, [r1, #8]
 80057ea:	690b      	ldr	r3, [r1, #16]
 80057ec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80057f0:	4293      	cmp	r3, r2
 80057f2:	bfb8      	it	lt
 80057f4:	4613      	movlt	r3, r2
 80057f6:	6033      	str	r3, [r6, #0]
 80057f8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80057fc:	4607      	mov	r7, r0
 80057fe:	460c      	mov	r4, r1
 8005800:	b10a      	cbz	r2, 8005806 <_printf_common+0x26>
 8005802:	3301      	adds	r3, #1
 8005804:	6033      	str	r3, [r6, #0]
 8005806:	6823      	ldr	r3, [r4, #0]
 8005808:	0699      	lsls	r1, r3, #26
 800580a:	bf42      	ittt	mi
 800580c:	6833      	ldrmi	r3, [r6, #0]
 800580e:	3302      	addmi	r3, #2
 8005810:	6033      	strmi	r3, [r6, #0]
 8005812:	6825      	ldr	r5, [r4, #0]
 8005814:	f015 0506 	ands.w	r5, r5, #6
 8005818:	d106      	bne.n	8005828 <_printf_common+0x48>
 800581a:	f104 0a19 	add.w	sl, r4, #25
 800581e:	68e3      	ldr	r3, [r4, #12]
 8005820:	6832      	ldr	r2, [r6, #0]
 8005822:	1a9b      	subs	r3, r3, r2
 8005824:	42ab      	cmp	r3, r5
 8005826:	dc26      	bgt.n	8005876 <_printf_common+0x96>
 8005828:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800582c:	6822      	ldr	r2, [r4, #0]
 800582e:	3b00      	subs	r3, #0
 8005830:	bf18      	it	ne
 8005832:	2301      	movne	r3, #1
 8005834:	0692      	lsls	r2, r2, #26
 8005836:	d42b      	bmi.n	8005890 <_printf_common+0xb0>
 8005838:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800583c:	4641      	mov	r1, r8
 800583e:	4638      	mov	r0, r7
 8005840:	47c8      	blx	r9
 8005842:	3001      	adds	r0, #1
 8005844:	d01e      	beq.n	8005884 <_printf_common+0xa4>
 8005846:	6823      	ldr	r3, [r4, #0]
 8005848:	6922      	ldr	r2, [r4, #16]
 800584a:	f003 0306 	and.w	r3, r3, #6
 800584e:	2b04      	cmp	r3, #4
 8005850:	bf02      	ittt	eq
 8005852:	68e5      	ldreq	r5, [r4, #12]
 8005854:	6833      	ldreq	r3, [r6, #0]
 8005856:	1aed      	subeq	r5, r5, r3
 8005858:	68a3      	ldr	r3, [r4, #8]
 800585a:	bf0c      	ite	eq
 800585c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005860:	2500      	movne	r5, #0
 8005862:	4293      	cmp	r3, r2
 8005864:	bfc4      	itt	gt
 8005866:	1a9b      	subgt	r3, r3, r2
 8005868:	18ed      	addgt	r5, r5, r3
 800586a:	2600      	movs	r6, #0
 800586c:	341a      	adds	r4, #26
 800586e:	42b5      	cmp	r5, r6
 8005870:	d11a      	bne.n	80058a8 <_printf_common+0xc8>
 8005872:	2000      	movs	r0, #0
 8005874:	e008      	b.n	8005888 <_printf_common+0xa8>
 8005876:	2301      	movs	r3, #1
 8005878:	4652      	mov	r2, sl
 800587a:	4641      	mov	r1, r8
 800587c:	4638      	mov	r0, r7
 800587e:	47c8      	blx	r9
 8005880:	3001      	adds	r0, #1
 8005882:	d103      	bne.n	800588c <_printf_common+0xac>
 8005884:	f04f 30ff 	mov.w	r0, #4294967295
 8005888:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800588c:	3501      	adds	r5, #1
 800588e:	e7c6      	b.n	800581e <_printf_common+0x3e>
 8005890:	18e1      	adds	r1, r4, r3
 8005892:	1c5a      	adds	r2, r3, #1
 8005894:	2030      	movs	r0, #48	@ 0x30
 8005896:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800589a:	4422      	add	r2, r4
 800589c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80058a0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80058a4:	3302      	adds	r3, #2
 80058a6:	e7c7      	b.n	8005838 <_printf_common+0x58>
 80058a8:	2301      	movs	r3, #1
 80058aa:	4622      	mov	r2, r4
 80058ac:	4641      	mov	r1, r8
 80058ae:	4638      	mov	r0, r7
 80058b0:	47c8      	blx	r9
 80058b2:	3001      	adds	r0, #1
 80058b4:	d0e6      	beq.n	8005884 <_printf_common+0xa4>
 80058b6:	3601      	adds	r6, #1
 80058b8:	e7d9      	b.n	800586e <_printf_common+0x8e>
	...

080058bc <_printf_i>:
 80058bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80058c0:	7e0f      	ldrb	r7, [r1, #24]
 80058c2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80058c4:	2f78      	cmp	r7, #120	@ 0x78
 80058c6:	4691      	mov	r9, r2
 80058c8:	4680      	mov	r8, r0
 80058ca:	460c      	mov	r4, r1
 80058cc:	469a      	mov	sl, r3
 80058ce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80058d2:	d807      	bhi.n	80058e4 <_printf_i+0x28>
 80058d4:	2f62      	cmp	r7, #98	@ 0x62
 80058d6:	d80a      	bhi.n	80058ee <_printf_i+0x32>
 80058d8:	2f00      	cmp	r7, #0
 80058da:	f000 80d1 	beq.w	8005a80 <_printf_i+0x1c4>
 80058de:	2f58      	cmp	r7, #88	@ 0x58
 80058e0:	f000 80b8 	beq.w	8005a54 <_printf_i+0x198>
 80058e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80058e8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80058ec:	e03a      	b.n	8005964 <_printf_i+0xa8>
 80058ee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80058f2:	2b15      	cmp	r3, #21
 80058f4:	d8f6      	bhi.n	80058e4 <_printf_i+0x28>
 80058f6:	a101      	add	r1, pc, #4	@ (adr r1, 80058fc <_printf_i+0x40>)
 80058f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80058fc:	08005955 	.word	0x08005955
 8005900:	08005969 	.word	0x08005969
 8005904:	080058e5 	.word	0x080058e5
 8005908:	080058e5 	.word	0x080058e5
 800590c:	080058e5 	.word	0x080058e5
 8005910:	080058e5 	.word	0x080058e5
 8005914:	08005969 	.word	0x08005969
 8005918:	080058e5 	.word	0x080058e5
 800591c:	080058e5 	.word	0x080058e5
 8005920:	080058e5 	.word	0x080058e5
 8005924:	080058e5 	.word	0x080058e5
 8005928:	08005a67 	.word	0x08005a67
 800592c:	08005993 	.word	0x08005993
 8005930:	08005a21 	.word	0x08005a21
 8005934:	080058e5 	.word	0x080058e5
 8005938:	080058e5 	.word	0x080058e5
 800593c:	08005a89 	.word	0x08005a89
 8005940:	080058e5 	.word	0x080058e5
 8005944:	08005993 	.word	0x08005993
 8005948:	080058e5 	.word	0x080058e5
 800594c:	080058e5 	.word	0x080058e5
 8005950:	08005a29 	.word	0x08005a29
 8005954:	6833      	ldr	r3, [r6, #0]
 8005956:	1d1a      	adds	r2, r3, #4
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	6032      	str	r2, [r6, #0]
 800595c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005960:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005964:	2301      	movs	r3, #1
 8005966:	e09c      	b.n	8005aa2 <_printf_i+0x1e6>
 8005968:	6833      	ldr	r3, [r6, #0]
 800596a:	6820      	ldr	r0, [r4, #0]
 800596c:	1d19      	adds	r1, r3, #4
 800596e:	6031      	str	r1, [r6, #0]
 8005970:	0606      	lsls	r6, r0, #24
 8005972:	d501      	bpl.n	8005978 <_printf_i+0xbc>
 8005974:	681d      	ldr	r5, [r3, #0]
 8005976:	e003      	b.n	8005980 <_printf_i+0xc4>
 8005978:	0645      	lsls	r5, r0, #25
 800597a:	d5fb      	bpl.n	8005974 <_printf_i+0xb8>
 800597c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005980:	2d00      	cmp	r5, #0
 8005982:	da03      	bge.n	800598c <_printf_i+0xd0>
 8005984:	232d      	movs	r3, #45	@ 0x2d
 8005986:	426d      	negs	r5, r5
 8005988:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800598c:	4858      	ldr	r0, [pc, #352]	@ (8005af0 <_printf_i+0x234>)
 800598e:	230a      	movs	r3, #10
 8005990:	e011      	b.n	80059b6 <_printf_i+0xfa>
 8005992:	6821      	ldr	r1, [r4, #0]
 8005994:	6833      	ldr	r3, [r6, #0]
 8005996:	0608      	lsls	r0, r1, #24
 8005998:	f853 5b04 	ldr.w	r5, [r3], #4
 800599c:	d402      	bmi.n	80059a4 <_printf_i+0xe8>
 800599e:	0649      	lsls	r1, r1, #25
 80059a0:	bf48      	it	mi
 80059a2:	b2ad      	uxthmi	r5, r5
 80059a4:	2f6f      	cmp	r7, #111	@ 0x6f
 80059a6:	4852      	ldr	r0, [pc, #328]	@ (8005af0 <_printf_i+0x234>)
 80059a8:	6033      	str	r3, [r6, #0]
 80059aa:	bf14      	ite	ne
 80059ac:	230a      	movne	r3, #10
 80059ae:	2308      	moveq	r3, #8
 80059b0:	2100      	movs	r1, #0
 80059b2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80059b6:	6866      	ldr	r6, [r4, #4]
 80059b8:	60a6      	str	r6, [r4, #8]
 80059ba:	2e00      	cmp	r6, #0
 80059bc:	db05      	blt.n	80059ca <_printf_i+0x10e>
 80059be:	6821      	ldr	r1, [r4, #0]
 80059c0:	432e      	orrs	r6, r5
 80059c2:	f021 0104 	bic.w	r1, r1, #4
 80059c6:	6021      	str	r1, [r4, #0]
 80059c8:	d04b      	beq.n	8005a62 <_printf_i+0x1a6>
 80059ca:	4616      	mov	r6, r2
 80059cc:	fbb5 f1f3 	udiv	r1, r5, r3
 80059d0:	fb03 5711 	mls	r7, r3, r1, r5
 80059d4:	5dc7      	ldrb	r7, [r0, r7]
 80059d6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80059da:	462f      	mov	r7, r5
 80059dc:	42bb      	cmp	r3, r7
 80059de:	460d      	mov	r5, r1
 80059e0:	d9f4      	bls.n	80059cc <_printf_i+0x110>
 80059e2:	2b08      	cmp	r3, #8
 80059e4:	d10b      	bne.n	80059fe <_printf_i+0x142>
 80059e6:	6823      	ldr	r3, [r4, #0]
 80059e8:	07df      	lsls	r7, r3, #31
 80059ea:	d508      	bpl.n	80059fe <_printf_i+0x142>
 80059ec:	6923      	ldr	r3, [r4, #16]
 80059ee:	6861      	ldr	r1, [r4, #4]
 80059f0:	4299      	cmp	r1, r3
 80059f2:	bfde      	ittt	le
 80059f4:	2330      	movle	r3, #48	@ 0x30
 80059f6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80059fa:	f106 36ff 	addle.w	r6, r6, #4294967295
 80059fe:	1b92      	subs	r2, r2, r6
 8005a00:	6122      	str	r2, [r4, #16]
 8005a02:	f8cd a000 	str.w	sl, [sp]
 8005a06:	464b      	mov	r3, r9
 8005a08:	aa03      	add	r2, sp, #12
 8005a0a:	4621      	mov	r1, r4
 8005a0c:	4640      	mov	r0, r8
 8005a0e:	f7ff fee7 	bl	80057e0 <_printf_common>
 8005a12:	3001      	adds	r0, #1
 8005a14:	d14a      	bne.n	8005aac <_printf_i+0x1f0>
 8005a16:	f04f 30ff 	mov.w	r0, #4294967295
 8005a1a:	b004      	add	sp, #16
 8005a1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a20:	6823      	ldr	r3, [r4, #0]
 8005a22:	f043 0320 	orr.w	r3, r3, #32
 8005a26:	6023      	str	r3, [r4, #0]
 8005a28:	4832      	ldr	r0, [pc, #200]	@ (8005af4 <_printf_i+0x238>)
 8005a2a:	2778      	movs	r7, #120	@ 0x78
 8005a2c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005a30:	6823      	ldr	r3, [r4, #0]
 8005a32:	6831      	ldr	r1, [r6, #0]
 8005a34:	061f      	lsls	r7, r3, #24
 8005a36:	f851 5b04 	ldr.w	r5, [r1], #4
 8005a3a:	d402      	bmi.n	8005a42 <_printf_i+0x186>
 8005a3c:	065f      	lsls	r7, r3, #25
 8005a3e:	bf48      	it	mi
 8005a40:	b2ad      	uxthmi	r5, r5
 8005a42:	6031      	str	r1, [r6, #0]
 8005a44:	07d9      	lsls	r1, r3, #31
 8005a46:	bf44      	itt	mi
 8005a48:	f043 0320 	orrmi.w	r3, r3, #32
 8005a4c:	6023      	strmi	r3, [r4, #0]
 8005a4e:	b11d      	cbz	r5, 8005a58 <_printf_i+0x19c>
 8005a50:	2310      	movs	r3, #16
 8005a52:	e7ad      	b.n	80059b0 <_printf_i+0xf4>
 8005a54:	4826      	ldr	r0, [pc, #152]	@ (8005af0 <_printf_i+0x234>)
 8005a56:	e7e9      	b.n	8005a2c <_printf_i+0x170>
 8005a58:	6823      	ldr	r3, [r4, #0]
 8005a5a:	f023 0320 	bic.w	r3, r3, #32
 8005a5e:	6023      	str	r3, [r4, #0]
 8005a60:	e7f6      	b.n	8005a50 <_printf_i+0x194>
 8005a62:	4616      	mov	r6, r2
 8005a64:	e7bd      	b.n	80059e2 <_printf_i+0x126>
 8005a66:	6833      	ldr	r3, [r6, #0]
 8005a68:	6825      	ldr	r5, [r4, #0]
 8005a6a:	6961      	ldr	r1, [r4, #20]
 8005a6c:	1d18      	adds	r0, r3, #4
 8005a6e:	6030      	str	r0, [r6, #0]
 8005a70:	062e      	lsls	r6, r5, #24
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	d501      	bpl.n	8005a7a <_printf_i+0x1be>
 8005a76:	6019      	str	r1, [r3, #0]
 8005a78:	e002      	b.n	8005a80 <_printf_i+0x1c4>
 8005a7a:	0668      	lsls	r0, r5, #25
 8005a7c:	d5fb      	bpl.n	8005a76 <_printf_i+0x1ba>
 8005a7e:	8019      	strh	r1, [r3, #0]
 8005a80:	2300      	movs	r3, #0
 8005a82:	6123      	str	r3, [r4, #16]
 8005a84:	4616      	mov	r6, r2
 8005a86:	e7bc      	b.n	8005a02 <_printf_i+0x146>
 8005a88:	6833      	ldr	r3, [r6, #0]
 8005a8a:	1d1a      	adds	r2, r3, #4
 8005a8c:	6032      	str	r2, [r6, #0]
 8005a8e:	681e      	ldr	r6, [r3, #0]
 8005a90:	6862      	ldr	r2, [r4, #4]
 8005a92:	2100      	movs	r1, #0
 8005a94:	4630      	mov	r0, r6
 8005a96:	f7fa fba3 	bl	80001e0 <memchr>
 8005a9a:	b108      	cbz	r0, 8005aa0 <_printf_i+0x1e4>
 8005a9c:	1b80      	subs	r0, r0, r6
 8005a9e:	6060      	str	r0, [r4, #4]
 8005aa0:	6863      	ldr	r3, [r4, #4]
 8005aa2:	6123      	str	r3, [r4, #16]
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005aaa:	e7aa      	b.n	8005a02 <_printf_i+0x146>
 8005aac:	6923      	ldr	r3, [r4, #16]
 8005aae:	4632      	mov	r2, r6
 8005ab0:	4649      	mov	r1, r9
 8005ab2:	4640      	mov	r0, r8
 8005ab4:	47d0      	blx	sl
 8005ab6:	3001      	adds	r0, #1
 8005ab8:	d0ad      	beq.n	8005a16 <_printf_i+0x15a>
 8005aba:	6823      	ldr	r3, [r4, #0]
 8005abc:	079b      	lsls	r3, r3, #30
 8005abe:	d413      	bmi.n	8005ae8 <_printf_i+0x22c>
 8005ac0:	68e0      	ldr	r0, [r4, #12]
 8005ac2:	9b03      	ldr	r3, [sp, #12]
 8005ac4:	4298      	cmp	r0, r3
 8005ac6:	bfb8      	it	lt
 8005ac8:	4618      	movlt	r0, r3
 8005aca:	e7a6      	b.n	8005a1a <_printf_i+0x15e>
 8005acc:	2301      	movs	r3, #1
 8005ace:	4632      	mov	r2, r6
 8005ad0:	4649      	mov	r1, r9
 8005ad2:	4640      	mov	r0, r8
 8005ad4:	47d0      	blx	sl
 8005ad6:	3001      	adds	r0, #1
 8005ad8:	d09d      	beq.n	8005a16 <_printf_i+0x15a>
 8005ada:	3501      	adds	r5, #1
 8005adc:	68e3      	ldr	r3, [r4, #12]
 8005ade:	9903      	ldr	r1, [sp, #12]
 8005ae0:	1a5b      	subs	r3, r3, r1
 8005ae2:	42ab      	cmp	r3, r5
 8005ae4:	dcf2      	bgt.n	8005acc <_printf_i+0x210>
 8005ae6:	e7eb      	b.n	8005ac0 <_printf_i+0x204>
 8005ae8:	2500      	movs	r5, #0
 8005aea:	f104 0619 	add.w	r6, r4, #25
 8005aee:	e7f5      	b.n	8005adc <_printf_i+0x220>
 8005af0:	08005ed9 	.word	0x08005ed9
 8005af4:	08005eea 	.word	0x08005eea

08005af8 <__sflush_r>:
 8005af8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005afc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b00:	0716      	lsls	r6, r2, #28
 8005b02:	4605      	mov	r5, r0
 8005b04:	460c      	mov	r4, r1
 8005b06:	d454      	bmi.n	8005bb2 <__sflush_r+0xba>
 8005b08:	684b      	ldr	r3, [r1, #4]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	dc02      	bgt.n	8005b14 <__sflush_r+0x1c>
 8005b0e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	dd48      	ble.n	8005ba6 <__sflush_r+0xae>
 8005b14:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005b16:	2e00      	cmp	r6, #0
 8005b18:	d045      	beq.n	8005ba6 <__sflush_r+0xae>
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005b20:	682f      	ldr	r7, [r5, #0]
 8005b22:	6a21      	ldr	r1, [r4, #32]
 8005b24:	602b      	str	r3, [r5, #0]
 8005b26:	d030      	beq.n	8005b8a <__sflush_r+0x92>
 8005b28:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005b2a:	89a3      	ldrh	r3, [r4, #12]
 8005b2c:	0759      	lsls	r1, r3, #29
 8005b2e:	d505      	bpl.n	8005b3c <__sflush_r+0x44>
 8005b30:	6863      	ldr	r3, [r4, #4]
 8005b32:	1ad2      	subs	r2, r2, r3
 8005b34:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005b36:	b10b      	cbz	r3, 8005b3c <__sflush_r+0x44>
 8005b38:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005b3a:	1ad2      	subs	r2, r2, r3
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005b40:	6a21      	ldr	r1, [r4, #32]
 8005b42:	4628      	mov	r0, r5
 8005b44:	47b0      	blx	r6
 8005b46:	1c43      	adds	r3, r0, #1
 8005b48:	89a3      	ldrh	r3, [r4, #12]
 8005b4a:	d106      	bne.n	8005b5a <__sflush_r+0x62>
 8005b4c:	6829      	ldr	r1, [r5, #0]
 8005b4e:	291d      	cmp	r1, #29
 8005b50:	d82b      	bhi.n	8005baa <__sflush_r+0xb2>
 8005b52:	4a2a      	ldr	r2, [pc, #168]	@ (8005bfc <__sflush_r+0x104>)
 8005b54:	40ca      	lsrs	r2, r1
 8005b56:	07d6      	lsls	r6, r2, #31
 8005b58:	d527      	bpl.n	8005baa <__sflush_r+0xb2>
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	6062      	str	r2, [r4, #4]
 8005b5e:	04d9      	lsls	r1, r3, #19
 8005b60:	6922      	ldr	r2, [r4, #16]
 8005b62:	6022      	str	r2, [r4, #0]
 8005b64:	d504      	bpl.n	8005b70 <__sflush_r+0x78>
 8005b66:	1c42      	adds	r2, r0, #1
 8005b68:	d101      	bne.n	8005b6e <__sflush_r+0x76>
 8005b6a:	682b      	ldr	r3, [r5, #0]
 8005b6c:	b903      	cbnz	r3, 8005b70 <__sflush_r+0x78>
 8005b6e:	6560      	str	r0, [r4, #84]	@ 0x54
 8005b70:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005b72:	602f      	str	r7, [r5, #0]
 8005b74:	b1b9      	cbz	r1, 8005ba6 <__sflush_r+0xae>
 8005b76:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005b7a:	4299      	cmp	r1, r3
 8005b7c:	d002      	beq.n	8005b84 <__sflush_r+0x8c>
 8005b7e:	4628      	mov	r0, r5
 8005b80:	f7ff fbf4 	bl	800536c <_free_r>
 8005b84:	2300      	movs	r3, #0
 8005b86:	6363      	str	r3, [r4, #52]	@ 0x34
 8005b88:	e00d      	b.n	8005ba6 <__sflush_r+0xae>
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	4628      	mov	r0, r5
 8005b8e:	47b0      	blx	r6
 8005b90:	4602      	mov	r2, r0
 8005b92:	1c50      	adds	r0, r2, #1
 8005b94:	d1c9      	bne.n	8005b2a <__sflush_r+0x32>
 8005b96:	682b      	ldr	r3, [r5, #0]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d0c6      	beq.n	8005b2a <__sflush_r+0x32>
 8005b9c:	2b1d      	cmp	r3, #29
 8005b9e:	d001      	beq.n	8005ba4 <__sflush_r+0xac>
 8005ba0:	2b16      	cmp	r3, #22
 8005ba2:	d11e      	bne.n	8005be2 <__sflush_r+0xea>
 8005ba4:	602f      	str	r7, [r5, #0]
 8005ba6:	2000      	movs	r0, #0
 8005ba8:	e022      	b.n	8005bf0 <__sflush_r+0xf8>
 8005baa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005bae:	b21b      	sxth	r3, r3
 8005bb0:	e01b      	b.n	8005bea <__sflush_r+0xf2>
 8005bb2:	690f      	ldr	r7, [r1, #16]
 8005bb4:	2f00      	cmp	r7, #0
 8005bb6:	d0f6      	beq.n	8005ba6 <__sflush_r+0xae>
 8005bb8:	0793      	lsls	r3, r2, #30
 8005bba:	680e      	ldr	r6, [r1, #0]
 8005bbc:	bf08      	it	eq
 8005bbe:	694b      	ldreq	r3, [r1, #20]
 8005bc0:	600f      	str	r7, [r1, #0]
 8005bc2:	bf18      	it	ne
 8005bc4:	2300      	movne	r3, #0
 8005bc6:	eba6 0807 	sub.w	r8, r6, r7
 8005bca:	608b      	str	r3, [r1, #8]
 8005bcc:	f1b8 0f00 	cmp.w	r8, #0
 8005bd0:	dde9      	ble.n	8005ba6 <__sflush_r+0xae>
 8005bd2:	6a21      	ldr	r1, [r4, #32]
 8005bd4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005bd6:	4643      	mov	r3, r8
 8005bd8:	463a      	mov	r2, r7
 8005bda:	4628      	mov	r0, r5
 8005bdc:	47b0      	blx	r6
 8005bde:	2800      	cmp	r0, #0
 8005be0:	dc08      	bgt.n	8005bf4 <__sflush_r+0xfc>
 8005be2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005be6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005bea:	81a3      	strh	r3, [r4, #12]
 8005bec:	f04f 30ff 	mov.w	r0, #4294967295
 8005bf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005bf4:	4407      	add	r7, r0
 8005bf6:	eba8 0800 	sub.w	r8, r8, r0
 8005bfa:	e7e7      	b.n	8005bcc <__sflush_r+0xd4>
 8005bfc:	20400001 	.word	0x20400001

08005c00 <_fflush_r>:
 8005c00:	b538      	push	{r3, r4, r5, lr}
 8005c02:	690b      	ldr	r3, [r1, #16]
 8005c04:	4605      	mov	r5, r0
 8005c06:	460c      	mov	r4, r1
 8005c08:	b913      	cbnz	r3, 8005c10 <_fflush_r+0x10>
 8005c0a:	2500      	movs	r5, #0
 8005c0c:	4628      	mov	r0, r5
 8005c0e:	bd38      	pop	{r3, r4, r5, pc}
 8005c10:	b118      	cbz	r0, 8005c1a <_fflush_r+0x1a>
 8005c12:	6a03      	ldr	r3, [r0, #32]
 8005c14:	b90b      	cbnz	r3, 8005c1a <_fflush_r+0x1a>
 8005c16:	f7ff f951 	bl	8004ebc <__sinit>
 8005c1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d0f3      	beq.n	8005c0a <_fflush_r+0xa>
 8005c22:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005c24:	07d0      	lsls	r0, r2, #31
 8005c26:	d404      	bmi.n	8005c32 <_fflush_r+0x32>
 8005c28:	0599      	lsls	r1, r3, #22
 8005c2a:	d402      	bmi.n	8005c32 <_fflush_r+0x32>
 8005c2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005c2e:	f7ff fb9a 	bl	8005366 <__retarget_lock_acquire_recursive>
 8005c32:	4628      	mov	r0, r5
 8005c34:	4621      	mov	r1, r4
 8005c36:	f7ff ff5f 	bl	8005af8 <__sflush_r>
 8005c3a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005c3c:	07da      	lsls	r2, r3, #31
 8005c3e:	4605      	mov	r5, r0
 8005c40:	d4e4      	bmi.n	8005c0c <_fflush_r+0xc>
 8005c42:	89a3      	ldrh	r3, [r4, #12]
 8005c44:	059b      	lsls	r3, r3, #22
 8005c46:	d4e1      	bmi.n	8005c0c <_fflush_r+0xc>
 8005c48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005c4a:	f7ff fb8d 	bl	8005368 <__retarget_lock_release_recursive>
 8005c4e:	e7dd      	b.n	8005c0c <_fflush_r+0xc>

08005c50 <__swhatbuf_r>:
 8005c50:	b570      	push	{r4, r5, r6, lr}
 8005c52:	460c      	mov	r4, r1
 8005c54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c58:	2900      	cmp	r1, #0
 8005c5a:	b096      	sub	sp, #88	@ 0x58
 8005c5c:	4615      	mov	r5, r2
 8005c5e:	461e      	mov	r6, r3
 8005c60:	da0d      	bge.n	8005c7e <__swhatbuf_r+0x2e>
 8005c62:	89a3      	ldrh	r3, [r4, #12]
 8005c64:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005c68:	f04f 0100 	mov.w	r1, #0
 8005c6c:	bf14      	ite	ne
 8005c6e:	2340      	movne	r3, #64	@ 0x40
 8005c70:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005c74:	2000      	movs	r0, #0
 8005c76:	6031      	str	r1, [r6, #0]
 8005c78:	602b      	str	r3, [r5, #0]
 8005c7a:	b016      	add	sp, #88	@ 0x58
 8005c7c:	bd70      	pop	{r4, r5, r6, pc}
 8005c7e:	466a      	mov	r2, sp
 8005c80:	f000 f848 	bl	8005d14 <_fstat_r>
 8005c84:	2800      	cmp	r0, #0
 8005c86:	dbec      	blt.n	8005c62 <__swhatbuf_r+0x12>
 8005c88:	9901      	ldr	r1, [sp, #4]
 8005c8a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005c8e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005c92:	4259      	negs	r1, r3
 8005c94:	4159      	adcs	r1, r3
 8005c96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005c9a:	e7eb      	b.n	8005c74 <__swhatbuf_r+0x24>

08005c9c <__smakebuf_r>:
 8005c9c:	898b      	ldrh	r3, [r1, #12]
 8005c9e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ca0:	079d      	lsls	r5, r3, #30
 8005ca2:	4606      	mov	r6, r0
 8005ca4:	460c      	mov	r4, r1
 8005ca6:	d507      	bpl.n	8005cb8 <__smakebuf_r+0x1c>
 8005ca8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005cac:	6023      	str	r3, [r4, #0]
 8005cae:	6123      	str	r3, [r4, #16]
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	6163      	str	r3, [r4, #20]
 8005cb4:	b003      	add	sp, #12
 8005cb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cb8:	ab01      	add	r3, sp, #4
 8005cba:	466a      	mov	r2, sp
 8005cbc:	f7ff ffc8 	bl	8005c50 <__swhatbuf_r>
 8005cc0:	9f00      	ldr	r7, [sp, #0]
 8005cc2:	4605      	mov	r5, r0
 8005cc4:	4639      	mov	r1, r7
 8005cc6:	4630      	mov	r0, r6
 8005cc8:	f7ff fbbc 	bl	8005444 <_malloc_r>
 8005ccc:	b948      	cbnz	r0, 8005ce2 <__smakebuf_r+0x46>
 8005cce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005cd2:	059a      	lsls	r2, r3, #22
 8005cd4:	d4ee      	bmi.n	8005cb4 <__smakebuf_r+0x18>
 8005cd6:	f023 0303 	bic.w	r3, r3, #3
 8005cda:	f043 0302 	orr.w	r3, r3, #2
 8005cde:	81a3      	strh	r3, [r4, #12]
 8005ce0:	e7e2      	b.n	8005ca8 <__smakebuf_r+0xc>
 8005ce2:	89a3      	ldrh	r3, [r4, #12]
 8005ce4:	6020      	str	r0, [r4, #0]
 8005ce6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005cea:	81a3      	strh	r3, [r4, #12]
 8005cec:	9b01      	ldr	r3, [sp, #4]
 8005cee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005cf2:	b15b      	cbz	r3, 8005d0c <__smakebuf_r+0x70>
 8005cf4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005cf8:	4630      	mov	r0, r6
 8005cfa:	f000 f81d 	bl	8005d38 <_isatty_r>
 8005cfe:	b128      	cbz	r0, 8005d0c <__smakebuf_r+0x70>
 8005d00:	89a3      	ldrh	r3, [r4, #12]
 8005d02:	f023 0303 	bic.w	r3, r3, #3
 8005d06:	f043 0301 	orr.w	r3, r3, #1
 8005d0a:	81a3      	strh	r3, [r4, #12]
 8005d0c:	89a3      	ldrh	r3, [r4, #12]
 8005d0e:	431d      	orrs	r5, r3
 8005d10:	81a5      	strh	r5, [r4, #12]
 8005d12:	e7cf      	b.n	8005cb4 <__smakebuf_r+0x18>

08005d14 <_fstat_r>:
 8005d14:	b538      	push	{r3, r4, r5, lr}
 8005d16:	4d07      	ldr	r5, [pc, #28]	@ (8005d34 <_fstat_r+0x20>)
 8005d18:	2300      	movs	r3, #0
 8005d1a:	4604      	mov	r4, r0
 8005d1c:	4608      	mov	r0, r1
 8005d1e:	4611      	mov	r1, r2
 8005d20:	602b      	str	r3, [r5, #0]
 8005d22:	f7fb f800 	bl	8000d26 <_fstat>
 8005d26:	1c43      	adds	r3, r0, #1
 8005d28:	d102      	bne.n	8005d30 <_fstat_r+0x1c>
 8005d2a:	682b      	ldr	r3, [r5, #0]
 8005d2c:	b103      	cbz	r3, 8005d30 <_fstat_r+0x1c>
 8005d2e:	6023      	str	r3, [r4, #0]
 8005d30:	bd38      	pop	{r3, r4, r5, pc}
 8005d32:	bf00      	nop
 8005d34:	2000431c 	.word	0x2000431c

08005d38 <_isatty_r>:
 8005d38:	b538      	push	{r3, r4, r5, lr}
 8005d3a:	4d06      	ldr	r5, [pc, #24]	@ (8005d54 <_isatty_r+0x1c>)
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	4604      	mov	r4, r0
 8005d40:	4608      	mov	r0, r1
 8005d42:	602b      	str	r3, [r5, #0]
 8005d44:	f7fa ffff 	bl	8000d46 <_isatty>
 8005d48:	1c43      	adds	r3, r0, #1
 8005d4a:	d102      	bne.n	8005d52 <_isatty_r+0x1a>
 8005d4c:	682b      	ldr	r3, [r5, #0]
 8005d4e:	b103      	cbz	r3, 8005d52 <_isatty_r+0x1a>
 8005d50:	6023      	str	r3, [r4, #0]
 8005d52:	bd38      	pop	{r3, r4, r5, pc}
 8005d54:	2000431c 	.word	0x2000431c

08005d58 <_sbrk_r>:
 8005d58:	b538      	push	{r3, r4, r5, lr}
 8005d5a:	4d06      	ldr	r5, [pc, #24]	@ (8005d74 <_sbrk_r+0x1c>)
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	4604      	mov	r4, r0
 8005d60:	4608      	mov	r0, r1
 8005d62:	602b      	str	r3, [r5, #0]
 8005d64:	f7fb f808 	bl	8000d78 <_sbrk>
 8005d68:	1c43      	adds	r3, r0, #1
 8005d6a:	d102      	bne.n	8005d72 <_sbrk_r+0x1a>
 8005d6c:	682b      	ldr	r3, [r5, #0]
 8005d6e:	b103      	cbz	r3, 8005d72 <_sbrk_r+0x1a>
 8005d70:	6023      	str	r3, [r4, #0]
 8005d72:	bd38      	pop	{r3, r4, r5, pc}
 8005d74:	2000431c 	.word	0x2000431c

08005d78 <_init>:
 8005d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d7a:	bf00      	nop
 8005d7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d7e:	bc08      	pop	{r3}
 8005d80:	469e      	mov	lr, r3
 8005d82:	4770      	bx	lr

08005d84 <_fini>:
 8005d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d86:	bf00      	nop
 8005d88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d8a:	bc08      	pop	{r3}
 8005d8c:	469e      	mov	lr, r3
 8005d8e:	4770      	bx	lr
