Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,149
design__inferred_latch__count,0
design__instance__count,1472
design__instance__area,19047.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00034354388481006026
power__switching__total,0.00008175916445907205
power__leakage__total,7.771924970256805E-7
power__total,0.00042608025250956416
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2720278246322747
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.27379518871515995
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1096764377027753
timing__setup__ws__corner:nom_fast_1p32V_m40C,8.875160413353807
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.109676
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.29731820624813554
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2957152661998475
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6125847780203368
timing__setup__ws__corner:nom_slow_1p08V_125C,5.059176332176074
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.612585
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2816057744477501
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.28203046252225583
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29727338099224854
timing__setup__ws__corner:nom_typ_1p20V_25C,7.425523517355395
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.297273
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2720278246322747
clock__skew__worst_setup,0.27379518871515995
timing__hold__ws,0.1096764377027753
timing__setup__ws,5.059176332176074
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109676
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1472
design__instance__area__stdcell,19047.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.658141
design__instance__utilization__stdcell,0.658141
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,26
design__instance__area__class:buffer,190.512
design__instance__count__class:inverter,31
design__instance__area__class:inverter,177.811
design__instance__count__class:sequential_cell,112
design__instance__area__class:sequential_cell,5283.53
design__instance__count__class:multi_input_combinational_cell,1067
design__instance__area__class:multi_input_combinational_cell,10153.4
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,219
design__instance__area__class:timing_repair_buffer,3088.11
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,31165.3
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,147
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1603
route__net__special,2
route__drc_errors__iter:0,968
route__wirelength__iter:0,33979
route__drc_errors__iter:1,513
route__wirelength__iter:1,33808
route__drc_errors__iter:2,465
route__wirelength__iter:2,33704
route__drc_errors__iter:3,95
route__wirelength__iter:3,33421
route__drc_errors__iter:4,5
route__wirelength__iter:4,33419
route__drc_errors__iter:5,0
route__wirelength__iter:5,33409
route__drc_errors,0
route__wirelength,33409
route__vias,9182
route__vias__singlecut,9182
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,324.99
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,458
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,458
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,458
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,458
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000130784
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000139999
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000438822
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000139999
design_powergrid__voltage__worst,0.0000139999
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000139999
design_powergrid__drop__worst__net:VPWR,0.0000130784
design_powergrid__voltage__worst__net:VGND,0.0000139999
design_powergrid__drop__worst__net:VGND,0.0000139999
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000050300000000000001217840932266067710543211433105170726776123046875
ir__drop__worst,0.0000130999999999999999365958569530477006992441602051258087158203125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
