Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Jul  3 15:22:26 2022
| Host         : graham-Parallels-Virtual-Platform running 64-bit Ubuntu 22.04 LTS
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file route_report_design_analysis_0.rpt
| Design       : FPGA_CPU_32_bits
| Device       : xc7a100t
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-100
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-100
-----------------------------------

+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+----------------------+----------------------------------------------------------+
|   Paths   | Requirement | Path Delay | Logic Delay |  Net Delay | Clock Skew | Slack | Clock Uncertainty | Clock Relationship | Clock Delay Group | Logic Levels | Routes |                                                           Logical Path                                                           | Start Point Clock | End Point Clock | DSP Block | RAM Registers | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive | End Point Pin Primitive |    Start Point Pin   |                       End Point Pin                      |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+----------------------+----------------------------------------------------------+
| Path #1   | 10.000      | 9.206      | 2.833(31%)  | 6.373(69%) | -0.031     | 0.647 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[14][31]/D                                 |
| Path #2   | 10.000      | 9.100      | 2.833(32%)  | 6.267(68%) | -0.050     | 0.733 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[15][31]/D                                 |
| Path #3   | 10.000      | 9.059      | 2.833(32%)  | 6.226(68%) | -0.053     | 0.772 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[6][31]/D                                  |
| Path #4   | 10.000      | 9.056      | 2.833(32%)  | 6.223(68%) | -0.055     | 0.773 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[0][31]/D                                  |
| Path #5   | 10.000      | 9.051      | 2.833(32%)  | 6.218(68%) | -0.055     | 0.778 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[3][31]/D                                  |
| Path #6   | 10.000      | 9.056      | 2.833(32%)  | 6.223(68%) | -0.052     | 0.795 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[12][31]/D                                 |
| Path #7   | 10.000      | 9.003      | 2.833(32%)  | 6.170(68%) | -0.053     | 0.828 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[1][31]/D                                  |
| Path #8   | 10.000      | 9.120      | 2.387(27%)  | 6.733(73%) | -0.045     | 0.829 | 0.035             | Safely Timed       | Same Clock        | 9            | 8      | FDRE/C-(167)-LUT6-(2)-LUT6-(26)-LUT2-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-FDRE/D                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_zero_flag_reg/D                                        |
| Path #9   | 10.000      | 9.031      | 2.833(32%)  | 6.198(68%) | -0.029     | 0.837 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[8][31]/D                                  |
| Path #10  | 10.000      | 9.004      | 2.833(32%)  | 6.171(68%) | -0.049     | 0.854 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[4][31]/D                                  |
| Path #11  | 10.000      | 9.008      | 2.833(32%)  | 6.175(68%) | -0.029     | 0.866 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[9][31]/D                                  |
| Path #12  | 10.000      | 8.994      | 2.833(32%)  | 6.161(68%) | -0.053     | 0.872 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[5][31]/D                                  |
| Path #13  | 10.000      | 8.945      | 2.917(33%)  | 6.028(67%) | -0.036     | 0.917 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[0][28]/D                                  |
| Path #14  | 10.000      | 8.929      | 3.059(35%)  | 5.870(65%) | -0.050     | 0.918 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[12][26]/D                                 |
| Path #15  | 10.000      | 8.924      | 3.059(35%)  | 5.865(65%) | -0.050     | 0.924 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[15][26]/D                                 |
| Path #16  | 10.000      | 8.518      | 1.076(13%)  | 7.442(87%) | -0.290     | 0.952 | 0.035             | Safely Timed       | Same Clock        | 5            | 6      | FDRE/C-(29)-LUT2-(44)-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C    | r_register_reg[11][16]/CE                                |
| Path #17  | 10.000      | 8.518      | 1.076(13%)  | 7.442(87%) | -0.290     | 0.952 | 0.035             | Safely Timed       | Same Clock        | 5            | 6      | FDRE/C-(29)-LUT2-(44)-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C    | r_register_reg[11][18]/CE                                |
| Path #18  | 10.000      | 8.861      | 2.833(32%)  | 6.028(68%) | -0.053     | 0.983 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[2][31]/D                                  |
| Path #19  | 10.000      | 8.857      | 2.833(32%)  | 6.024(68%) | -0.052     | 0.989 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[7][31]/D                                  |
| Path #20  | 10.000      | 8.867      | 2.833(32%)  | 6.034(68%) | -0.047     | 0.990 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[10][31]/D                                 |
| Path #21  | 10.000      | 8.294      | 0.456(6%)   | 7.838(94%) | -0.230     | 0.998 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ENARDEN                                                                                                     | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ENARDEN        | CAP_WR_EN_O_reg/C    | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN |
| Path #22  | 10.000      | 8.893      | 2.833(32%)  | 6.060(68%) | -0.052     | 1.003 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[13][31]/D                                 |
| Path #23  | 10.000      | 8.865      | 2.917(33%)  | 5.948(67%) | -0.056     | 1.018 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[6][28]/D                                  |
| Path #24  | 10.000      | 8.824      | 2.943(34%)  | 5.881(66%) | -0.051     | 1.023 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[11][25]/D                                 |
| Path #25  | 10.000      | 8.845      | 2.833(33%)  | 6.011(67%) | -0.047     | 1.028 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[11][31]/D                                 |
| Path #26  | 10.000      | 8.423      | 1.076(13%)  | 7.347(87%) | -0.302     | 1.035 | 0.035             | Safely Timed       | Same Clock        | 5            | 6      | FDRE/C-(29)-LUT2-(44)-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C    | r_register_reg[11][28]/CE                                |
| Path #27  | 10.000      | 8.791      | 2.917(34%)  | 5.874(66%) | -0.056     | 1.050 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[7][28]/D                                  |
| Path #28  | 10.000      | 8.785      | 2.917(34%)  | 5.868(66%) | -0.053     | 1.059 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[14][28]/D                                 |
| Path #29  | 10.000      | 8.818      | 3.059(35%)  | 5.759(65%) | -0.055     | 1.061 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[14][26]/D                                 |
| Path #30  | 10.000      | 8.781      | 2.943(34%)  | 5.838(66%) | -0.052     | 1.070 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[6][25]/D                                  |
| Path #31  | 10.000      | 8.783      | 2.917(34%)  | 5.866(66%) | -0.035     | 1.079 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[3][28]/D                                  |
| Path #32  | 10.000      | 8.769      | 2.943(34%)  | 5.826(66%) | -0.035     | 1.080 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[12][25]/D                                 |
| Path #33  | 10.000      | 8.763      | 2.917(34%)  | 5.846(66%) | -0.054     | 1.081 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[4][28]/D                                  |
| Path #34  | 10.000      | 8.764      | 2.917(34%)  | 5.847(66%) | -0.035     | 1.085 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[1][28]/D                                  |
| Path #35  | 10.000      | 8.376      | 1.076(13%)  | 7.300(87%) | -0.297     | 1.087 | 0.035             | Safely Timed       | Same Clock        | 5            | 6      | FDRE/C-(29)-LUT2-(44)-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C    | r_register_reg[11][26]/CE                                |
| Path #36  | 10.000      | 8.755      | 2.917(34%)  | 5.838(66%) | -0.052     | 1.090 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[10][28]/D                                 |
| Path #37  | 10.000      | 8.367      | 1.076(13%)  | 7.291(87%) | -0.294     | 1.099 | 0.035             | Safely Timed       | Same Clock        | 5            | 6      | FDRE/C-(29)-LUT2-(44)-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C    | r_register_reg[11][20]/CE                                |
| Path #38  | 10.000      | 8.735      | 3.059(36%)  | 5.675(64%) | -0.049     | 1.100 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[7][26]/D                                  |
| Path #39  | 10.000      | 8.370      | 1.076(13%)  | 7.294(87%) | -0.290     | 1.100 | 0.035             | Safely Timed       | Same Clock        | 5            | 6      | FDRE/C-(29)-LUT2-(44)-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C    | r_register_reg[11][17]/CE                                |
| Path #40  | 10.000      | 8.729      | 3.059(36%)  | 5.670(64%) | -0.051     | 1.104 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[13][26]/D                                 |
| Path #41  | 10.000      | 8.393      | 1.076(13%)  | 7.317(87%) | -0.296     | 1.106 | 0.035             | Safely Timed       | Same Clock        | 5            | 6      | FDRE/C-(29)-LUT2-(44)-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C    | r_register_reg[11][24]/CE                                |
| Path #42  | 10.000      | 8.393      | 1.076(13%)  | 7.317(87%) | -0.296     | 1.106 | 0.035             | Safely Timed       | Same Clock        | 5            | 6      | FDRE/C-(29)-LUT2-(44)-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C    | r_register_reg[11][31]/CE                                |
| Path #43  | 10.000      | 8.381      | 0.952(12%)  | 7.429(88%) | -0.267     | 1.112 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | FDRE/C-(29)-LUT2-(44)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C    | r_register_reg[1][3]/CE                                  |
| Path #44  | 10.000      | 8.724      | 3.059(36%)  | 5.665(64%) | -0.048     | 1.112 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[2][26]/D                                  |
| Path #45  | 10.000      | 8.717      | 3.059(36%)  | 5.658(64%) | -0.049     | 1.118 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[4][26]/D                                  |
| Path #46  | 10.000      | 8.729      | 3.059(36%)  | 5.670(64%) | -0.048     | 1.121 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[11][26]/D                                 |
| Path #47  | 10.000      | 8.712      | 2.943(34%)  | 5.769(66%) | -0.051     | 1.121 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[5][25]/D                                  |
| Path #48  | 10.000      | 8.733      | 3.059(36%)  | 5.674(64%) | -0.029     | 1.121 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[9][26]/D                                  |
| Path #49  | 10.000      | 8.755      | 2.917(34%)  | 5.838(66%) | -0.049     | 1.129 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[8][28]/D                                  |
| Path #50  | 10.000      | 8.742      | 3.059(35%)  | 5.682(65%) | -0.048     | 1.130 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[8][26]/D                                  |
| Path #51  | 10.000      | 8.710      | 2.943(34%)  | 5.767(66%) | -0.036     | 1.138 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[4][25]/D                                  |
| Path #52  | 10.000      | 8.710      | 3.059(36%)  | 5.651(64%) | -0.049     | 1.139 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[5][26]/D                                  |
| Path #53  | 10.000      | 8.379      | 0.952(12%)  | 7.427(88%) | -0.270     | 1.146 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | FDRE/C-(29)-LUT2-(44)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C    | r_register_reg[1][2]/CE                                  |
| Path #54  | 10.000      | 8.379      | 0.952(12%)  | 7.427(88%) | -0.270     | 1.146 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | FDRE/C-(29)-LUT2-(44)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C    | r_register_reg[1][4]/CE                                  |
| Path #55  | 10.000      | 8.379      | 0.952(12%)  | 7.427(88%) | -0.270     | 1.146 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | FDRE/C-(29)-LUT2-(44)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C    | r_register_reg[1][6]/CE                                  |
| Path #56  | 10.000      | 8.700      | 2.943(34%)  | 5.757(66%) | -0.036     | 1.147 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[14][25]/D                                 |
| Path #57  | 10.000      | 8.695      | 2.917(34%)  | 5.778(66%) | -0.052     | 1.151 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[12][28]/D                                 |
| Path #58  | 10.000      | 8.682      | 2.943(34%)  | 5.739(66%) | -0.052     | 1.164 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[0][25]/D                                  |
| Path #59  | 10.000      | 8.666      | 2.839(33%)  | 5.827(67%) | -0.051     | 1.166 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[0][27]/D                                  |
| Path #60  | 10.000      | 8.324      | 0.952(12%)  | 7.372(88%) | -0.265     | 1.170 | 0.035             | Safely Timed       | Same Clock        | 4            | 5      | FDRE/C-(29)-LUT2-(44)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C    | r_register_reg[1][8]/CE                                  |
| Path #61  | 10.000      | 8.282      | 1.076(13%)  | 7.206(87%) | -0.305     | 1.173 | 0.035             | Safely Timed       | Same Clock        | 5            | 6      | FDRE/C-(29)-LUT2-(44)-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C    | r_register_reg[11][22]/CE                                |
| Path #62  | 10.000      | 8.283      | 1.076(13%)  | 7.207(87%) | -0.301     | 1.176 | 0.035             | Safely Timed       | Same Clock        | 5            | 6      | FDRE/C-(29)-LUT2-(44)-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C    | r_register_reg[11][30]/CE                                |
| Path #63  | 10.000      | 8.669      | 2.805(33%)  | 5.864(67%) | -0.035     | 1.179 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(165)-LUT6-(1)-LUT6-(9)-LUT2-(2)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 165         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C     | r_register_reg[3][29]/D                                  |
| Path #64  | 10.000      | 8.316      | 1.076(13%)  | 7.240(87%) | -0.295     | 1.185 | 0.035             | Safely Timed       | Same Clock        | 5            | 6      | FDRE/C-(29)-LUT2-(44)-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C    | r_register_reg[11][19]/CE                                |
| Path #65  | 10.000      | 8.652      | 2.917(34%)  | 5.735(66%) | -0.053     | 1.192 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[11][28]/D                                 |
| Path #66  | 10.000      | 8.657      | 3.059(36%)  | 5.598(64%) | -0.047     | 1.193 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[0][26]/D                                  |
| Path #67  | 10.000      | 8.262      | 1.076(14%)  | 7.186(86%) | -0.303     | 1.195 | 0.035             | Safely Timed       | Same Clock        | 5            | 6      | FDRE/C-(29)-LUT2-(44)-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C    | r_register_reg[11][27]/CE                                |
| Path #68  | 10.000      | 8.261      | 1.076(14%)  | 7.185(86%) | -0.300     | 1.199 | 0.035             | Safely Timed       | Same Clock        | 5            | 6      | FDRE/C-(29)-LUT2-(44)-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C    | r_register_reg[11][29]/CE                                |
| Path #69  | 10.000      | 8.645      | 2.917(34%)  | 5.728(66%) | -0.053     | 1.200 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[9][28]/D                                  |
| Path #70  | 10.000      | 8.644      | 2.805(33%)  | 5.839(67%) | -0.036     | 1.204 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(165)-LUT6-(1)-LUT6-(9)-LUT2-(2)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 165         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C     | r_register_reg[0][29]/D                                  |
| Path #71  | 10.000      | 8.680      | 2.805(33%)  | 5.875(67%) | -0.052     | 1.205 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(165)-LUT6-(1)-LUT6-(9)-LUT2-(2)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 165         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C     | r_register_reg[13][29]/D                                 |
| Path #72  | 10.000      | 8.650      | 2.805(33%)  | 5.845(67%) | -0.038     | 1.210 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(165)-LUT6-(1)-LUT6-(9)-LUT2-(2)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 165         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C     | r_register_reg[1][29]/D                                  |
| Path #73  | 10.000      | 8.623      | 2.943(35%)  | 5.680(65%) | -0.051     | 1.210 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[9][25]/D                                  |
| Path #74  | 10.000      | 8.636      | 2.943(35%)  | 5.693(65%) | -0.035     | 1.212 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[15][25]/D                                 |
| Path #75  | 10.000      | 8.370      | 1.502(18%)  | 6.868(82%) | 0.052      | 1.218 | 0.035             | Safely Timed       | Same Clock        | 5            | 5      | FDRE/C-(19)-LUT6-(1)-CARRY4-LUT6-(4)-LUT5-(2)-LUT6-(21)-FDRE/R                                                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 21          | 0          | 0          | FDRE/C                    | FDRE/R                  | r_mem_addr_reg[17]/C | r_cache_value_reg[10]/R                                  |
| Path #76  | 10.000      | 8.370      | 1.502(18%)  | 6.868(82%) | 0.052      | 1.218 | 0.035             | Safely Timed       | Same Clock        | 5            | 5      | FDRE/C-(19)-LUT6-(1)-CARRY4-LUT6-(4)-LUT5-(2)-LUT6-(21)-FDRE/R                                                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 21          | 0          | 0          | FDRE/C                    | FDRE/R                  | r_mem_addr_reg[17]/C | r_cache_value_reg[11]/R                                  |
| Path #77  | 10.000      | 8.370      | 1.502(18%)  | 6.868(82%) | 0.052      | 1.218 | 0.035             | Safely Timed       | Same Clock        | 5            | 5      | FDRE/C-(19)-LUT6-(1)-CARRY4-LUT6-(4)-LUT5-(2)-LUT6-(21)-FDRE/R                                                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 21          | 0          | 0          | FDRE/C                    | FDRE/R                  | r_mem_addr_reg[17]/C | r_cache_value_reg[12]/R                                  |
| Path #78  | 10.000      | 8.370      | 1.502(18%)  | 6.868(82%) | 0.052      | 1.218 | 0.035             | Safely Timed       | Same Clock        | 5            | 5      | FDRE/C-(19)-LUT6-(1)-CARRY4-LUT6-(4)-LUT5-(2)-LUT6-(21)-FDRE/R                                                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 21          | 0          | 0          | FDRE/C                    | FDRE/R                  | r_mem_addr_reg[17]/C | r_cache_value_reg[13]/R                                  |
| Path #79  | 10.000      | 8.370      | 1.502(18%)  | 6.868(82%) | 0.052      | 1.218 | 0.035             | Safely Timed       | Same Clock        | 5            | 5      | FDRE/C-(19)-LUT6-(1)-CARRY4-LUT6-(4)-LUT5-(2)-LUT6-(21)-FDRE/R                                                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 21          | 0          | 0          | FDRE/C                    | FDRE/R                  | r_mem_addr_reg[17]/C | r_cache_value_reg[14]/R                                  |
| Path #80  | 10.000      | 8.370      | 1.502(18%)  | 6.868(82%) | 0.052      | 1.218 | 0.035             | Safely Timed       | Same Clock        | 5            | 5      | FDRE/C-(19)-LUT6-(1)-CARRY4-LUT6-(4)-LUT5-(2)-LUT6-(21)-FDRE/R                                                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 21          | 0          | 0          | FDRE/C                    | FDRE/R                  | r_mem_addr_reg[17]/C | r_cache_value_reg[21]/R                                  |
| Path #81  | 10.000      | 8.370      | 1.502(18%)  | 6.868(82%) | 0.052      | 1.218 | 0.035             | Safely Timed       | Same Clock        | 5            | 5      | FDRE/C-(19)-LUT6-(1)-CARRY4-LUT6-(4)-LUT5-(2)-LUT6-(21)-FDRE/R                                                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 21          | 0          | 0          | FDRE/C                    | FDRE/R                  | r_mem_addr_reg[17]/C | r_cache_value_reg[8]/R                                   |
| Path #82  | 10.000      | 8.370      | 1.502(18%)  | 6.868(82%) | 0.052      | 1.218 | 0.035             | Safely Timed       | Same Clock        | 5            | 5      | FDRE/C-(19)-LUT6-(1)-CARRY4-LUT6-(4)-LUT5-(2)-LUT6-(21)-FDRE/R                                                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 21          | 0          | 0          | FDRE/C                    | FDRE/R                  | r_mem_addr_reg[17]/C | r_cache_value_reg[9]/R                                   |
| Path #83  | 10.000      | 8.651      | 2.805(33%)  | 5.846(67%) | -0.036     | 1.220 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(165)-LUT6-(1)-LUT6-(9)-LUT2-(2)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 165         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C     | r_register_reg[14][29]/D                                 |
| Path #84  | 10.000      | 8.647      | 2.917(34%)  | 5.730(66%) | -0.052     | 1.221 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[13][28]/D                                 |
| Path #85  | 10.000      | 8.620      | 2.943(35%)  | 5.677(65%) | -0.054     | 1.223 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[1][25]/D                                  |
| Path #86  | 10.000      | 8.645      | 2.805(33%)  | 5.840(67%) | -0.035     | 1.227 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(165)-LUT6-(1)-LUT6-(9)-LUT2-(2)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 165         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C     | r_register_reg[12][29]/D                                 |
| Path #87  | 10.000      | 8.606      | 2.839(33%)  | 5.767(67%) | -0.050     | 1.228 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[2][27]/D                                  |
| Path #88  | 10.000      | 8.656      | 2.943(34%)  | 5.713(66%) | -0.035     | 1.229 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[13][25]/D                                 |
| Path #89  | 10.000      | 8.652      | 2.917(34%)  | 5.735(66%) | -0.053     | 1.229 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[15][28]/D                                 |
| Path #90  | 10.000      | 8.645      | 2.917(34%)  | 5.728(66%) | -0.056     | 1.233 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[5][28]/D                                  |
| Path #91  | 10.000      | 8.603      | 3.059(36%)  | 5.544(64%) | -0.047     | 1.234 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[10][26]/D                                 |
| Path #92  | 10.000      | 8.610      | 2.943(35%)  | 5.667(65%) | -0.035     | 1.239 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[2][25]/D                                  |
| Path #93  | 10.000      | 8.596      | 3.059(36%)  | 5.537(64%) | -0.048     | 1.240 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[3][26]/D                                  |
| Path #94  | 10.000      | 8.628      | 2.917(34%)  | 5.711(66%) | -0.035     | 1.240 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[2][28]/D                                  |
| Path #95  | 10.000      | 8.604      | 2.849(34%)  | 5.755(66%) | -0.050     | 1.244 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[11][23]/D                                 |
| Path #96  | 10.000      | 8.623      | 2.943(35%)  | 5.680(65%) | -0.051     | 1.246 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[8][25]/D                                  |
| Path #97  | 10.000      | 8.635      | 3.049(36%)  | 5.586(64%) | -0.052     | 1.250 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(167)-LUT6-(1)-LUT6-(33)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(16)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C     | r_register_reg[13][30]/D                                 |
| Path #98  | 10.000      | 8.256      | 1.076(14%)  | 7.180(86%) | -0.290     | 1.250 | 0.035             | Safely Timed       | Same Clock        | 5            | 6      | FDRE/C-(29)-LUT2-(44)-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C    | r_register_reg[9][16]/CE                                 |
| Path #99  | 10.000      | 8.256      | 1.076(14%)  | 7.180(86%) | -0.290     | 1.250 | 0.035             | Safely Timed       | Same Clock        | 5            | 6      | FDRE/C-(29)-LUT2-(44)-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C    | r_register_reg[9][17]/CE                                 |
| Path #100 | 10.000      | 8.256      | 1.076(14%)  | 7.180(86%) | -0.290     | 1.250 | 0.035             | Safely Timed       | Same Clock        | 5            | 6      | FDRE/C-(29)-LUT2-(44)-LUT6-(2)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/CE                                                               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 44          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C    | r_register_reg[9][18]/CE                                 |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+----------------------+----------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (244, 400)


2. Logic Level Distribution
---------------------------

+-------------------+-------------+---+----+----+----+-----+-----+----+---+----+---+----+----+----+----+----+
|  End Point Clock  | Requirement | 0 |  1 |  2 |  3 |  4  |  5  |  6 | 7 |  8 | 9 | 10 | 11 | 12 | 13 | 14 |
+-------------------+-------------+---+----+----+----+-----+-----+----+---+----+---+----+----+----+----+----+
| clk_200_clk_wiz_0 | 5.000ns     | 0 | 11 |  0 |  0 |   0 |   0 |  0 | 0 |  0 | 0 |  0 |  0 |  0 |  0 |  0 |
| sys_clk_pin       | 10.000ns    | 4 | 67 | 14 | 54 | 170 | 369 | 40 | 4 | 23 | 2 | 34 | 78 | 48 | 81 |  1 |
+-------------------+-------------+---+----+----+----+-----+-----+----+---+----+---+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


