]0;aparlane@micro0:~/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs\]0;~/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs
[32maparlane@micro0 [33m~/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs[0m
$make all_tbs
[34;01mAnalysing because of changes in: ../../rtl/pkg/iso14443a_pkg.sv ../../rtl/interfaces/rx_interface.sv ../../rtl/interfaces/tx_interface.sv ../../rtl/iso14443_2a/bit_encoder.sv ../../rtl/iso14443_2a/iso14443_2a.sv ../../rtl/iso14443_2a/sequence_decode.sv ../../rtl/iso14443_2a/subcarrier.sv ../../rtl/iso14443_2a/tx.sv ../../rtl/iso14443_3a/crc_a.sv ../../rtl/iso14443_3a/crc_control.sv ../../rtl/iso14443_3a/deserialiser.sv ../../rtl/iso14443_3a/fdt.sv ../../rtl/iso14443_3a/frame_decode.sv ../../rtl/iso14443_3a/frame_encode.sv ../../rtl/iso14443_3a/framing.sv ../../rtl/iso14443_3a/initialisation.sv ../../rtl/iso14443_3a/iso14443_3a.sv ../../rtl/iso14443_3a/routing.sv ../../rtl/iso14443_3a/serialiser.sv ../../rtl/iso14443_4a/iso14443_4a.sv ../../rtl/active_low_reset_synchroniser.sv ../../rtl/iso14443a.sv ../../rtl/pause_n_latch_and_synchroniser.sv ../../rtl/synchroniser.sv ../../verification/bfms/interfaces/load_modulator_iface.sv ../../verification/bfms/interfaces/pcd_pause_n_iface.sv ../../verification/bfms/helper/wrapper.sv ../../verification/bfms/helper/uid.sv ../../verification/bfms/helper/std_block_address.sv ../../verification/bfms/helper/target.sv ../../verification/bfms/transactions/transaction.sv ../../verification/bfms/transactions/queue_transaction.sv ../../verification/bfms/transactions/rx_bit_transaction.sv ../../verification/bfms/transactions/rx_byte_transaction.sv ../../verification/bfms/transactions/pcd_pause_n_transaction.sv ../../verification/bfms/transactions/tx_bit_transaction.sv ../../verification/bfms/transactions/tx_byte_transaction.sv ../../verification/bfms/transaction_generators/transaction_generator.sv ../../verification/bfms/transaction_converters/transaction_converter.sv ../../verification/bfms/transaction_converters/rx_transaction_converter.sv ../../verification/bfms/transaction_converters/tx_transaction_converter.sv ../../verification/bfms/sequences/sequence.sv ../../verification/bfms/sequences/specific_target_sequence.sv ../../verification/bfms/sequences/comms_tests_sequence.sv ../../verification/bfms/drivers/driver.sv ../../verification/bfms/drivers/rx_iface_driver.sv ../../verification/bfms/drivers/rx_bit_iface_driver.sv ../../verification/bfms/drivers/rx_byte_iface_driver.sv ../../verification/bfms/drivers/tx_iface_source_driver.sv ../../verification/bfms/drivers/tx_bit_iface_source_driver.sv ../../verification/bfms/drivers/tx_byte_iface_source_driver.sv ../../verification/bfms/drivers/tx_iface_sink_driver.sv ../../verification/bfms/drivers/pcd_pause_n_driver.sv ../../verification/bfms/monitors/monitor.sv ../../verification/bfms/monitors/rx_iface_monitor.sv ../../verification/bfms/monitors/rx_bit_iface_monitor.sv ../../verification/bfms/monitors/rx_byte_iface_monitor.sv ../../verification/bfms/monitors/tx_iface_monitor.sv ../../verification/bfms/monitors/tx_bit_iface_monitor.sv ../../verification/bfms/monitors/tx_byte_iface_monitor.sv ../../verification/bfms/monitors/load_modulator_monitor.sv ../../verification/bfms/analogue/analogue_sim.sv ../../verification/bfms/analogue/clk_recovery.sv ../../verification/bfms/analogue/clock_source.sv ../../verification/bfms/analogue/pause_detect.sv ../../verification/tb/iso14443a_tb.sv ../../verification/tb/pause_n_latch_and_synchroniser_tb.sv ../../verification/tb/iso14443_2a/bit_encoder_tb.sv ../../verification/tb/iso14443_2a/iso14443_2a_tb.sv ../../verification/tb/iso14443_2a/sequence_decode_tb.sv ../../verification/tb/iso14443_2a/subcarrier_tb.sv ../../verification/tb/iso14443_2a/tx_tb.sv ../../verification/tb/iso14443_3a/crc_a_tb.sv ../../verification/tb/iso14443_3a/crc_control_tb.sv ../../verification/tb/iso14443_3a/deserialiser_tb.sv ../../verification/tb/iso14443_3a/fdt_tb.sv ../../verification/tb/iso14443_3a/frame_decode_tb.sv ../../verification/tb/iso14443_3a/frame_encode_tb.sv ../../verification/tb/iso14443_3a/framing_tb.sv ../../verification/tb/iso14443_3a/initialisation_tb.sv ../../verification/tb/iso14443_3a/iso14443_3a_tb.sv ../../verification/tb/iso14443_3a/routing_tb.sv ../../verification/tb/iso14443_3a/serialiser_tb.sv ../../verification/tb/iso14443_4a/iso14443_4a_tb.sv [0m

                         Chronologic VCS (TM)
      Version R-2020.12-SP2-6_Full64 -- Wed Apr 27 17:49:14 2022

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file '../../rtl/pkg/iso14443a_pkg.sv'
Parsing design file '../../rtl/interfaces/rx_interface.sv'
Parsing design file '../../rtl/interfaces/tx_interface.sv'
Parsing design file '../../rtl/iso14443_2a/bit_encoder.sv'
Parsing design file '../../rtl/iso14443_2a/iso14443_2a.sv'
Parsing design file '../../rtl/iso14443_2a/sequence_decode.sv'
Parsing design file '../../rtl/iso14443_2a/subcarrier.sv'
Parsing design file '../../rtl/iso14443_2a/tx.sv'
Parsing design file '../../rtl/iso14443_3a/crc_a.sv'
Parsing design file '../../rtl/iso14443_3a/crc_control.sv'
Parsing design file '../../rtl/iso14443_3a/deserialiser.sv'
Parsing design file '../../rtl/iso14443_3a/fdt.sv'
Parsing design file '../../rtl/iso14443_3a/frame_decode.sv'
Parsing design file '../../rtl/iso14443_3a/frame_encode.sv'
Parsing design file '../../rtl/iso14443_3a/framing.sv'
Parsing design file '../../rtl/iso14443_3a/initialisation.sv'
Parsing design file '../../rtl/iso14443_3a/iso14443_3a.sv'
Parsing design file '../../rtl/iso14443_3a/routing.sv'
Parsing design file '../../rtl/iso14443_3a/serialiser.sv'
Parsing design file '../../rtl/iso14443_4a/iso14443_4a.sv'
Parsing design file '../../rtl/active_low_reset_synchroniser.sv'
Parsing design file '../../rtl/iso14443a.sv'
Parsing design file '../../rtl/pause_n_latch_and_synchroniser.sv'
Parsing design file '../../rtl/synchroniser.sv'
Parsing design file '../../verification/bfms/interfaces/load_modulator_iface.sv'
Parsing design file '../../verification/bfms/interfaces/pcd_pause_n_iface.sv'
Parsing design file '../../verification/bfms/helper/wrapper.sv'
Parsing design file '../../verification/bfms/helper/uid.sv'
Parsing design file '../../verification/bfms/helper/std_block_address.sv'
Parsing design file '../../verification/bfms/helper/target.sv'
Parsing design file '../../verification/bfms/transactions/transaction.sv'
Parsing design file '../../verification/bfms/transactions/queue_transaction.sv'
Parsing design file '../../verification/bfms/transactions/rx_bit_transaction.sv'
Parsing design file '../../verification/bfms/transactions/rx_byte_transaction.sv'
Parsing design file '../../verification/bfms/transactions/pcd_pause_n_transaction.sv'
Parsing design file '../../verification/bfms/transactions/tx_bit_transaction.sv'
Parsing design file '../../verification/bfms/transactions/tx_byte_transaction.sv'
Parsing design file '../../verification/bfms/transaction_generators/transaction_generator.sv'
Parsing design file '../../verification/bfms/transaction_converters/transaction_converter.sv'
Parsing design file '../../verification/bfms/transaction_converters/rx_transaction_converter.sv'
Parsing design file '../../verification/bfms/transaction_converters/tx_transaction_converter.sv'
Parsing design file '../../verification/bfms/sequences/sequence.sv'
Parsing design file '../../verification/bfms/sequences/specific_target_sequence.sv'
Parsing design file '../../verification/bfms/sequences/comms_tests_sequence.sv'
Parsing design file '../../verification/bfms/drivers/driver.sv'
Parsing design file '../../verification/bfms/drivers/rx_iface_driver.sv'
Parsing design file '../../verification/bfms/drivers/rx_bit_iface_driver.sv'
Parsing design file '../../verification/bfms/drivers/rx_byte_iface_driver.sv'
Parsing design file '../../verification/bfms/drivers/tx_iface_source_driver.sv'
Parsing design file '../../verification/bfms/drivers/tx_bit_iface_source_driver.sv'
Parsing design file '../../verification/bfms/drivers/tx_byte_iface_source_driver.sv'
Parsing design file '../../verification/bfms/drivers/tx_iface_sink_driver.sv'
Parsing design file '../../verification/bfms/drivers/pcd_pause_n_driver.sv'
Parsing design file '../../verification/bfms/monitors/monitor.sv'
Parsing design file '../../verification/bfms/monitors/rx_iface_monitor.sv'
Parsing design file '../../verification/bfms/monitors/rx_bit_iface_monitor.sv'
Parsing design file '../../verification/bfms/monitors/rx_byte_iface_monitor.sv'
Parsing design file '../../verification/bfms/monitors/tx_iface_monitor.sv'
Parsing design file '../../verification/bfms/monitors/tx_bit_iface_monitor.sv'
Parsing design file '../../verification/bfms/monitors/tx_byte_iface_monitor.sv'
Parsing design file '../../verification/bfms/monitors/load_modulator_monitor.sv'
Parsing design file '../../verification/bfms/analogue/analogue_sim.sv'
Parsing design file '../../verification/bfms/analogue/clk_recovery.sv'
Parsing design file '../../verification/bfms/analogue/clock_source.sv'
Parsing design file '../../verification/bfms/analogue/pause_detect.sv'
Parsing design file '../../verification/tb/iso14443a_tb.sv'
Parsing design file '../../verification/tb/pause_n_latch_and_synchroniser_tb.sv'
Parsing design file '../../verification/tb/iso14443_2a/bit_encoder_tb.sv'
Parsing design file '../../verification/tb/iso14443_2a/iso14443_2a_tb.sv'
Parsing design file '../../verification/tb/iso14443_2a/sequence_decode_tb.sv'
Parsing design file '../../verification/tb/iso14443_2a/subcarrier_tb.sv'
Parsing design file '../../verification/tb/iso14443_2a/tx_tb.sv'
Parsing design file '../../verification/tb/iso14443_3a/crc_a_tb.sv'
Parsing design file '../../verification/tb/iso14443_3a/crc_control_tb.sv'
Parsing design file '../../verification/tb/iso14443_3a/deserialiser_tb.sv'
Parsing design file '../../verification/tb/iso14443_3a/fdt_tb.sv'
Parsing design file '../../verification/tb/iso14443_3a/frame_decode_tb.sv'
Parsing design file '../../verification/tb/iso14443_3a/frame_encode_tb.sv'
Parsing design file '../../verification/tb/iso14443_3a/framing_tb.sv'
Parsing design file '../../verification/tb/iso14443_3a/initialisation_tb.sv'
Parsing design file '../../verification/tb/iso14443_3a/iso14443_3a_tb.sv'
Parsing design file '../../verification/tb/iso14443_3a/routing_tb.sv'
Parsing design file '../../verification/tb/iso14443_3a/serialiser_tb.sv'
Parsing design file '../../verification/tb/iso14443_4a/iso14443_4a_tb.sv'
CPU time: .476 seconds to compile
[34;01melaborating pause_n_latch_and_synchroniser_tb with arguments  as pause_n_latch_and_synchroniser_tb_sim/simv [0m

Doing common elaboration 
                         Chronologic VCS (TM)
      Version R-2020.12-SP2-6_Full64 -- Wed Apr 27 17:49:16 2022

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Top Level Modules:
       pause_n_latch_and_synchroniser_tb
TimeScale is 1 ps / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Starting vcs inline pass...
12 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling package ISO14443A_pkg
recompiling package transaction_pkg
recompiling package queue_transaction_pkg
recompiling package pcd_pause_n_transaction_pkg
recompiling module pause_n_latch_and_synchroniser_tb
recompiling module pause_n_latch_and_synchroniser
recompiling package driver_pkg
recompiling package pcd_pause_n_driver_pkg
recompiling module pcd_pause_n_iface
recompiling module clk_recovery
recompiling module pause_detect
All of 12 modules done
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../pause_n_latch_and_synchroniser_tb_sim/simv ]; then chmod a-x ../pause_n_latch_and_synchroniser_tb_sim/simv; fi
g++  -o ../pause_n_latch_and_synchroniser_tb_sim/simv      -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -L/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _21250_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim -lreader_common /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/libBA.a -luclinative /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_save_restore_new.o /usr/synopsys2/verdi/R-2020.12-SP2-6/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../pause_n_latch_and_synchroniser_tb_sim/simv up to date
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
CPU time: .528 seconds to compile + .260 seconds to elab + .198 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[34;01mSimulating pause_n_latch_and_synchroniser_tb_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  Apr 27 17:49 2022
[34;01mNOTE: automatic random seed used: 4037187663[0m

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run
Testing with the default AFE values
Time between pause_n_async deasserting and pause_n_synchronised deasserting:
  min:               185603
  max:               185603

Testing with actual AFE requirements
Time between pause_n_async deasserting and pause_n_synchronised deasserting:
  min:               147499
  max:               221230

Testing with the clock stopping
Time between pause_n_async deasserting and pause_n_synchronised deasserting:
  min:               147495
  max:              2163855

Testing with the clock not stopping
Time between pause_n_async deasserting and pause_n_synchronised deasserting:
  min:               147494
  max:               221236

ucli% assertion report -r .
[32;01m"pause_n_latch_and_synchroniser_tb.in_reset", 9 successes, 0 failures[0m
[32;01m"pause_n_latch_and_synchroniser_tb.assert_delay", 33532 successes, 0 failures[0m
[32;01m"pause_n_latch_and_synchroniser_tb.deassert_delay", 33532 successes, 0 failures[0m
ucli% quit

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 1135689838047 ps
CPU Time:     18.510 seconds;       Data structure size:   0.0Mb
Wed Apr 27 17:49:35 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Load Failed: 
Warning-[UCAPI-SNF] Shape Not Found
  'Fsm' coverage shape is not there in the vdb 
  'pause_n_latch_and_synchroniser_tb_sim/simv.vdb'. Coverage of this metric 
  will not be reported.
  Please check if proper -cm option was used at compile time.
Load Failed: 
Warning-[UCAPI-SNF] Shape Not Found
  'Condition' coverage shape is not there in the vdb 
  'pause_n_latch_and_synchroniser_tb_sim/simv.vdb'. Coverage of this metric 
  will not be reported.
  Please check if proper -cm option was used at compile time.

Note-[URG-RDG] Report directory generated
  Report written to directory pause_n_latch_and_synchroniser_tb_sim/report

[34;01melaborating sequence_decode_tb with arguments  as sequence_decode_tb_sim/simv [0m

Doing common elaboration 
                         Chronologic VCS (TM)
      Version R-2020.12-SP2-6_Full64 -- Wed Apr 27 17:49:37 2022

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Top Level Modules:
       sequence_decode_tb
TimeScale is 1 ps / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
16 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling package transaction_pkg
recompiling package ISO14443A_pkg
recompiling package rx_bit_transaction_pkg
recompiling package monitor_pkg
recompiling package rx_iface_monitor_pkg
recompiling package rx_bit_iface_monitor_pkg
recompiling package pcd_pause_n_transaction_pkg
recompiling module sequence_decode_tb
recompiling module rx_interface
recompiling package driver_pkg
recompiling package pcd_pause_n_driver_pkg
recompiling module pcd_pause_n_iface
recompiling module clk_recovery
recompiling module pause_detect
15 of 16 modules done
	However, due to incremental compilation, only 15 modules need to be compiled. 
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../sequence_decode_tb_sim/simv ]; then chmod a-x ../sequence_decode_tb_sim/simv; fi
g++  -o ../sequence_decode_tb_sim/simv      -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -L/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _22784_archive_1.so _prev_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim -lreader_common /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/libBA.a -luclinative /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_save_restore_new.o /usr/synopsys2/verdi/R-2020.12-SP2-6/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../sequence_decode_tb_sim/simv up to date
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
CPU time: .638 seconds to compile + .278 seconds to elab + .204 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[34;01mSimulating sequence_decode_tb_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  Apr 27 17:49 2022
[34;01mNOTE: automatic random seed used: 203630842[0m

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run

Using:
  missing edges                  0 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       1212671 ps
  pause_n_deasserts_after      823716 ps
  clock_stops_after            400518 ps
  clock_starts_after           749847 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       1435551 ps
  pause_n_deasserts_after      463139 ps
  clock_stops_after            123028 ps
  clock_starts_after           906679 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              19 ticks
  pause_n_asserts_after       1211271 ps
  pause_n_deasserts_after       87693 ps
  clock_stops_after            314636 ps
  clock_starts_after           459704 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              23 ticks
  pause_n_asserts_after       1070588 ps
  pause_n_deasserts_after      920417 ps
  clock_stops_after            627384 ps
  clock_starts_after           558558 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              36 ticks
  pause_n_asserts_after        376953 ps
  pause_n_deasserts_after      332213 ps
  clock_stops_after           1598790 ps
  clock_starts_after           239578 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              18 ticks
  pause_n_asserts_after       1277850 ps
  pause_n_deasserts_after      876963 ps
  clock_stops_after            164149 ps
  clock_starts_after           568374 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              38 ticks
  pause_n_asserts_after        598241 ps
  pause_n_deasserts_after      217386 ps
  clock_stops_after           1194641 ps
  clock_starts_after          1165914 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              26 ticks
  pause_n_asserts_after       1407650 ps
  pause_n_deasserts_after      128274 ps
  clock_stops_after             62032 ps
  clock_starts_after            99478 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       1169218 ps
  pause_n_deasserts_after      167746 ps
  clock_stops_after            801419 ps
  clock_starts_after          1206596 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              11 ticks
  pause_n_asserts_after         57675 ps
  pause_n_deasserts_after      262883 ps
  clock_stops_after             76076 ps
  clock_starts_after          1377816 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       1883590 ps
  pause_n_deasserts_after      389766 ps
  clock_stops_after            501942 ps
  clock_starts_after           864844 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              24 ticks
  pause_n_asserts_after       1295449 ps
  pause_n_deasserts_after     1097585 ps
  clock_stops_after           1543794 ps
  clock_starts_after          1203090 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              26 ticks
  pause_n_asserts_after         37268 ps
  pause_n_deasserts_after      551271 ps
  clock_stops_after             71386 ps
  clock_starts_after           511949 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              22 ticks
  pause_n_asserts_after        954272 ps
  pause_n_deasserts_after      261243 ps
  clock_stops_after            192776 ps
  clock_starts_after           753188 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       1933358 ps
  pause_n_deasserts_after     1567225 ps
  clock_stops_after           2165650 ps
  clock_starts_after          1814893 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              29 ticks
  pause_n_asserts_after        363365 ps
  pause_n_deasserts_after     1007623 ps
  clock_stops_after            820804 ps
  clock_starts_after           365185 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              25 ticks
  pause_n_asserts_after        421729 ps
  pause_n_deasserts_after       44718 ps
  clock_stops_after           1642505 ps
  clock_starts_after           500893 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              29 ticks
  pause_n_asserts_after       1334405 ps
  pause_n_deasserts_after      960799 ps
  clock_stops_after            956246 ps
  clock_starts_after          1503598 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              38 ticks
  pause_n_asserts_after        104760 ps
  pause_n_deasserts_after      336237 ps
  clock_stops_after            512609 ps
  clock_starts_after           636159 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              16 ticks
  pause_n_asserts_after        272682 ps
  pause_n_deasserts_after      930163 ps
  clock_stops_after             87835 ps
  clock_starts_after          1568906 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              50 ticks
  pause_n_asserts_after         45887 ps
  pause_n_deasserts_after      613695 ps
  clock_stops_after            711913 ps
  clock_starts_after           291264 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              38 ticks
  pause_n_asserts_after        420918 ps
  pause_n_deasserts_after     1091549 ps
  clock_stops_after           2333557 ps
  clock_starts_after           769962 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              28 ticks
  pause_n_asserts_after       1960147 ps
  pause_n_deasserts_after      977472 ps
  clock_stops_after           1738392 ps
  clock_starts_after           835014 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       1294436 ps
  pause_n_deasserts_after     1661837 ps
  clock_stops_after           2109837 ps
  clock_starts_after          1444085 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       2737710 ps
  pause_n_deasserts_after      225485 ps
  clock_stops_after            948246 ps
  clock_starts_after          1056500 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              15 ticks
  pause_n_asserts_after        458118 ps
  pause_n_deasserts_after      388606 ps
  clock_stops_after             94271 ps
  clock_starts_after          1447821 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              22 ticks
  pause_n_asserts_after        571239 ps
  pause_n_deasserts_after     1114456 ps
  clock_stops_after            383064 ps
  clock_starts_after           879522 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              23 ticks
  pause_n_asserts_after        508552 ps
  pause_n_deasserts_after      629848 ps
  clock_stops_after           1292704 ps
  clock_starts_after           125574 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              12 ticks
  pause_n_asserts_after        691368 ps
  pause_n_deasserts_after     1364626 ps
  clock_stops_after            568507 ps
  clock_starts_after          1100539 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       2422043 ps
  pause_n_deasserts_after     1269160 ps
  clock_stops_after           1934651 ps
  clock_starts_after           290341 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              11 ticks
  pause_n_asserts_after        595479 ps
  pause_n_deasserts_after     1186971 ps
  clock_stops_after             18511 ps
  clock_starts_after          1764674 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              17 ticks
  pause_n_asserts_after       1201761 ps
  pause_n_deasserts_after      728501 ps
  clock_stops_after           1066761 ps
  clock_starts_after           650452 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              17 ticks
  pause_n_asserts_after        692334 ps
  pause_n_deasserts_after     1127156 ps
  clock_stops_after           1092579 ps
  clock_starts_after          1346273 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              30 ticks
  pause_n_asserts_after        151024 ps
  pause_n_deasserts_after     1838031 ps
  clock_stops_after           1780735 ps
  clock_starts_after          1815138 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              24 ticks
  pause_n_asserts_after        909627 ps
  pause_n_deasserts_after     1367042 ps
  clock_stops_after            259684 ps
  clock_starts_after          1980996 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       2751626 ps
  pause_n_deasserts_after      238878 ps
  clock_stops_after           3143404 ps
  clock_starts_after           379948 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       2892623 ps
  pause_n_deasserts_after      251852 ps
  clock_stops_after            437825 ps
  clock_starts_after           393630 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       1345795 ps
  pause_n_deasserts_after      424582 ps
  clock_stops_after           2021074 ps
  clock_starts_after           432002 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              17 ticks
  pause_n_asserts_after        213202 ps
  pause_n_deasserts_after      138654 ps
  clock_stops_after            143159 ps
  clock_starts_after          1016535 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       3204745 ps
  pause_n_deasserts_after      923006 ps
  clock_stops_after           2413350 ps
  clock_starts_after           778671 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              35 ticks
  pause_n_asserts_after        450690 ps
  pause_n_deasserts_after     1744854 ps
  clock_stops_after           1942540 ps
  clock_starts_after           438379 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       1066710 ps
  pause_n_deasserts_after     1421901 ps
  clock_stops_after            225119 ps
  clock_starts_after           750338 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       1287294 ps
  pause_n_deasserts_after     1462588 ps
  clock_stops_after           1498151 ps
  clock_starts_after            89454 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              47 ticks
  pause_n_asserts_after        269078 ps
  pause_n_deasserts_after      850885 ps
  clock_stops_after           1386766 ps
  clock_starts_after           250830 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       2392551 ps
  pause_n_deasserts_after       40665 ps
  clock_stops_after            686929 ps
  clock_starts_after          1039914 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              24 ticks
  pause_n_asserts_after       1250997 ps
  pause_n_deasserts_after      803854 ps
  clock_stops_after            411332 ps
  clock_starts_after           543022 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              13 ticks
  pause_n_asserts_after        937045 ps
  pause_n_deasserts_after     1128395 ps
  clock_stops_after            608123 ps
  clock_starts_after          1107593 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              29 ticks
  pause_n_asserts_after       1837912 ps
  pause_n_deasserts_after     1692790 ps
  clock_stops_after            798786 ps
  clock_starts_after           431941 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              36 ticks
  pause_n_asserts_after        459849 ps
  pause_n_deasserts_after     1827794 ps
  clock_stops_after           2323241 ps
  clock_starts_after          1669997 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              15 ticks
  pause_n_asserts_after        192335 ps
  pause_n_deasserts_after     1930525 ps
  clock_stops_after            427876 ps
  clock_starts_after          1987416 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              17 ticks
  pause_n_asserts_after       1240618 ps
  pause_n_deasserts_after     1502908 ps
  clock_stops_after            267493 ps
  clock_starts_after          1831117 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              27 ticks
  pause_n_asserts_after       1431270 ps
  pause_n_deasserts_after      732228 ps
  clock_stops_after            810014 ps
  clock_starts_after            59749 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       2544621 ps
  pause_n_deasserts_after      307247 ps
  clock_stops_after           1367401 ps
  clock_starts_after           327178 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              19 ticks
  pause_n_asserts_after        954748 ps
  pause_n_deasserts_after      164964 ps
  clock_stops_after            757102 ps
  clock_starts_after            64306 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              15 ticks
  pause_n_asserts_after        559827 ps
  pause_n_deasserts_after     1457635 ps
  clock_stops_after            289965 ps
  clock_starts_after          1239159 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       1114828 ps
  pause_n_deasserts_after      712842 ps
  clock_stops_after           1675622 ps
  clock_starts_after           976046 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              21 ticks
  pause_n_asserts_after        340729 ps
  pause_n_deasserts_after     1410758 ps
  clock_stops_after            777055 ps
  clock_starts_after           444410 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              17 ticks
  pause_n_asserts_after        399484 ps
  pause_n_deasserts_after      703703 ps
  clock_stops_after            486632 ps
  clock_starts_after          1856578 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       2007762 ps
  pause_n_deasserts_after      148088 ps
  clock_stops_after            414979 ps
  clock_starts_after           377158 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              10 ticks
  pause_n_asserts_after        601814 ps
  pause_n_deasserts_after     1113659 ps
  clock_stops_after            650107 ps
  clock_starts_after           806430 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              28 ticks
  pause_n_asserts_after       1219794 ps
  pause_n_deasserts_after      102433 ps
  clock_stops_after           1363953 ps
  clock_starts_after           695270 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       3530439 ps
  pause_n_deasserts_after      232276 ps
  clock_stops_after           2078289 ps
  clock_starts_after           757191 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              28 ticks
  pause_n_asserts_after       1402524 ps
  pause_n_deasserts_after     1338097 ps
  clock_stops_after           1715019 ps
  clock_starts_after          1177158 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              20 ticks
  pause_n_asserts_after       1440860 ps
  pause_n_deasserts_after      147424 ps
  clock_stops_after            425949 ps
  clock_starts_after          1281504 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              29 ticks
  pause_n_asserts_after       1637037 ps
  pause_n_deasserts_after     1870596 ps
  clock_stops_after            426800 ps
  clock_starts_after          1472712 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       2756496 ps
  pause_n_deasserts_after      353208 ps
  clock_stops_after            125743 ps
  clock_starts_after          1267247 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              45 ticks
  pause_n_asserts_after        854012 ps
  pause_n_deasserts_after      277883 ps
  clock_stops_after             77118 ps
  clock_starts_after           566192 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              16 ticks
  pause_n_asserts_after       1064896 ps
  pause_n_deasserts_after     1107659 ps
  clock_stops_after            858310 ps
  clock_starts_after          1478415 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              44 ticks
  pause_n_asserts_after        168364 ps
  pause_n_deasserts_after      699325 ps
  clock_stops_after           1970994 ps
  clock_starts_after           389579 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       1696833 ps
  pause_n_deasserts_after      572063 ps
  clock_stops_after           2000742 ps
  clock_starts_after           647075 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              11 ticks
  pause_n_asserts_after        212438 ps
  pause_n_deasserts_after       91662 ps
  clock_stops_after            136743 ps
  clock_starts_after           397970 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              28 ticks
  pause_n_asserts_after        995664 ps
  pause_n_deasserts_after     1909003 ps
  clock_stops_after           1980644 ps
  clock_starts_after           534436 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              24 ticks
  pause_n_asserts_after       1247772 ps
  pause_n_deasserts_after      613942 ps
  clock_stops_after            527974 ps
  clock_starts_after           634555 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       2290799 ps
  pause_n_deasserts_after      760344 ps
  clock_stops_after           2974769 ps
  clock_starts_after           541890 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       1873947 ps
  pause_n_deasserts_after     1509717 ps
  clock_stops_after           2072562 ps
  clock_starts_after             7096 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              27 ticks
  pause_n_asserts_after       1346957 ps
  pause_n_deasserts_after      487125 ps
  clock_stops_after            785190 ps
  clock_starts_after           177897 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              39 ticks
  pause_n_asserts_after         91701 ps
  pause_n_deasserts_after     1388332 ps
  clock_stops_after            739661 ps
  clock_starts_after           953296 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       1951713 ps
  pause_n_deasserts_after      549781 ps
  clock_stops_after           2861372 ps
  clock_starts_after           688014 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              26 ticks
  pause_n_asserts_after        877613 ps
  pause_n_deasserts_after      537158 ps
  clock_stops_after            873304 ps
  clock_starts_after           893475 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       2465287 ps
  pause_n_deasserts_after      826315 ps
  clock_stops_after            954948 ps
  clock_starts_after           642661 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              50 ticks
  pause_n_asserts_after        708933 ps
  pause_n_deasserts_after      693050 ps
  clock_stops_after           2700308 ps
  clock_starts_after           601373 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              34 ticks
  pause_n_asserts_after        187972 ps
  pause_n_deasserts_after     1680183 ps
  clock_stops_after            936228 ps
  clock_starts_after           203173 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       2456719 ps
  pause_n_deasserts_after      172639 ps
  clock_stops_after           1080548 ps
  clock_starts_after           672365 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              13 ticks
  pause_n_asserts_after        338920 ps
  pause_n_deasserts_after     1655620 ps
  clock_stops_after            765584 ps
  clock_starts_after           764293 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              46 ticks
  pause_n_asserts_after        930361 ps
  pause_n_deasserts_after      962637 ps
  clock_stops_after           1835321 ps
  clock_starts_after           532877 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              28 ticks
  pause_n_asserts_after        431963 ps
  pause_n_deasserts_after     1866376 ps
  clock_stops_after            947682 ps
  clock_starts_after           357458 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              35 ticks
  pause_n_asserts_after        510114 ps
  pause_n_deasserts_after       52279 ps
  clock_stops_after           2458896 ps
  clock_starts_after           819325 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       1711331 ps
  pause_n_deasserts_after       24725 ps
  clock_stops_after           1190597 ps
  clock_starts_after           498179 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              11 ticks
  pause_n_asserts_after        437489 ps
  pause_n_deasserts_after     1967390 ps
  clock_stops_after            122777 ps
  clock_starts_after           622406 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              23 ticks
  pause_n_asserts_after        396072 ps
  pause_n_deasserts_after      166747 ps
  clock_stops_after            619160 ps
  clock_starts_after          1560887 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       2303073 ps
  pause_n_deasserts_after      100274 ps
  clock_stops_after           2362084 ps
  clock_starts_after           418558 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       1138777 ps
  pause_n_deasserts_after     1070974 ps
  clock_stops_after           2393357 ps
  clock_starts_after           882588 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              13 ticks
  pause_n_asserts_after        153318 ps
  pause_n_deasserts_after     1441124 ps
  clock_stops_after            475890 ps
  clock_starts_after           230602 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              16 ticks
  pause_n_asserts_after       1094287 ps
  pause_n_deasserts_after     1451122 ps
  clock_stops_after            178260 ps
  clock_starts_after          1277425 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       1097108 ps
  pause_n_deasserts_after      763947 ps
  clock_stops_after            368227 ps
  clock_starts_after           602771 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              27 ticks
  pause_n_asserts_after        880959 ps
  pause_n_deasserts_after      523838 ps
  clock_stops_after            265981 ps
  clock_starts_after          1058497 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              25 ticks
  pause_n_asserts_after       1116346 ps
  pause_n_deasserts_after     1350199 ps
  clock_stops_after           1503504 ps
  clock_starts_after          1008415 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              12 ticks
  pause_n_asserts_after        819226 ps
  pause_n_deasserts_after     1681541 ps
  clock_stops_after            691191 ps
  clock_starts_after          1622635 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              37 ticks
  pause_n_asserts_after        641754 ps
  pause_n_deasserts_after      628455 ps
  clock_stops_after           2225305 ps
  clock_starts_after           372521 ps
========================================

Using:
  missing edges                  0 edges
  PCD pause length              10 ticks
  pause_n_asserts_after        565097 ps
  pause_n_deasserts_after       40823 ps
  clock_stops_after            316522 ps
  clock_starts_after           312436 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              39 ticks
  pause_n_asserts_after         18861 ps
  pause_n_deasserts_after     1322420 ps
  clock_stops_after           2858929 ps
  clock_starts_after            36584 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              19 ticks
  pause_n_asserts_after         78692 ps
  pause_n_deasserts_after      515893 ps
  clock_stops_after           1377504 ps
  clock_starts_after            28305 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              27 ticks
  pause_n_asserts_after       1057614 ps
  pause_n_deasserts_after     1029962 ps
  clock_stops_after           1990633 ps
  clock_starts_after            10384 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       2500146 ps
  pause_n_deasserts_after      720263 ps
  clock_stops_after           3660937 ps
  clock_starts_after            34243 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              19 ticks
  pause_n_asserts_after        562579 ps
  pause_n_deasserts_after     1704995 ps
  clock_stops_after           1399886 ps
  clock_starts_after            19505 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              28 ticks
  pause_n_asserts_after       1905317 ps
  pause_n_deasserts_after     1780942 ps
  clock_stops_after           2031098 ps
  clock_starts_after             9504 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       1826163 ps
  pause_n_deasserts_after       65294 ps
  clock_stops_after           2721718 ps
  clock_starts_after            26003 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              28 ticks
  pause_n_asserts_after       1521391 ps
  pause_n_deasserts_after      802952 ps
  clock_stops_after           2047602 ps
  clock_starts_after             8998 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       2003106 ps
  pause_n_deasserts_after      587354 ps
  clock_stops_after           3161119 ps
  clock_starts_after            27187 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       2705820 ps
  pause_n_deasserts_after      307547 ps
  clock_stops_after           3534724 ps
  clock_starts_after            36811 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              34 ticks
  pause_n_asserts_after        385893 ps
  pause_n_deasserts_after       81179 ps
  clock_stops_after           2503942 ps
  clock_starts_after            18460 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              26 ticks
  pause_n_asserts_after        626957 ps
  pause_n_deasserts_after      569689 ps
  clock_stops_after           1901670 ps
  clock_starts_after            22601 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              26 ticks
  pause_n_asserts_after       1045111 ps
  pause_n_deasserts_after      344803 ps
  clock_stops_after           1912137 ps
  clock_starts_after            22567 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       1494527 ps
  pause_n_deasserts_after      746768 ps
  clock_stops_after           2560507 ps
  clock_starts_after             9160 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              21 ticks
  pause_n_asserts_after       1393548 ps
  pause_n_deasserts_after     1312053 ps
  clock_stops_after           1523500 ps
  clock_starts_after             7640 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              28 ticks
  pause_n_asserts_after       1229695 ps
  pause_n_deasserts_after      506192 ps
  clock_stops_after           2046854 ps
  clock_starts_after            31777 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              27 ticks
  pause_n_asserts_after        948620 ps
  pause_n_deasserts_after     1136626 ps
  clock_stops_after           1976160 ps
  clock_starts_after            19799 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              19 ticks
  pause_n_asserts_after        967471 ps
  pause_n_deasserts_after      414562 ps
  clock_stops_after           1380293 ps
  clock_starts_after            17690 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              41 ticks
  pause_n_asserts_after        396510 ps
  pause_n_deasserts_after      177429 ps
  clock_stops_after           3014451 ps
  clock_starts_after            16732 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              25 ticks
  pause_n_asserts_after        769825 ps
  pause_n_deasserts_after     1639599 ps
  clock_stops_after           1834637 ps
  clock_starts_after            29620 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              18 ticks
  pause_n_asserts_after        776434 ps
  pause_n_deasserts_after     1518409 ps
  clock_stops_after           1307372 ps
  clock_starts_after            34002 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              24 ticks
  pause_n_asserts_after        458706 ps
  pause_n_deasserts_after      399054 ps
  clock_stops_after           1754464 ps
  clock_starts_after            15774 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       3477149 ps
  pause_n_deasserts_after      609280 ps
  clock_stops_after           3538525 ps
  clock_starts_after             2099 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              30 ticks
  pause_n_asserts_after       1832315 ps
  pause_n_deasserts_after     1343915 ps
  clock_stops_after           2182987 ps
  clock_starts_after            22075 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              31 ticks
  pause_n_asserts_after       1835812 ps
  pause_n_deasserts_after       32750 ps
  clock_stops_after           2272337 ps
  clock_starts_after             1972 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              43 ticks
  pause_n_asserts_after        566551 ps
  pause_n_deasserts_after      710999 ps
  clock_stops_after           3140775 ps
  clock_starts_after            23972 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              39 ticks
  pause_n_asserts_after        568776 ps
  pause_n_deasserts_after      855233 ps
  clock_stops_after           2863515 ps
  clock_starts_after            33670 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              21 ticks
  pause_n_asserts_after        499707 ps
  pause_n_deasserts_after     1683842 ps
  clock_stops_after           1524492 ps
  clock_starts_after            20989 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       2590244 ps
  pause_n_deasserts_after      214455 ps
  clock_stops_after           3223917 ps
  clock_starts_after            20652 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              24 ticks
  pause_n_asserts_after        726603 ps
  pause_n_deasserts_after      364937 ps
  clock_stops_after           1751270 ps
  clock_starts_after            20855 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       2820411 ps
  pause_n_deasserts_after      925566 ps
  clock_stops_after           3446290 ps
  clock_starts_after            20579 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              13 ticks
  pause_n_asserts_after        547845 ps
  pause_n_deasserts_after      205684 ps
  clock_stops_after            931764 ps
  clock_starts_after            25458 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       1870764 ps
  pause_n_deasserts_after      396698 ps
  clock_stops_after           3597590 ps
  clock_starts_after            34558 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              31 ticks
  pause_n_asserts_after       1564349 ps
  pause_n_deasserts_after      320069 ps
  clock_stops_after           2263083 ps
  clock_starts_after            28270 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       1528873 ps
  pause_n_deasserts_after      872943 ps
  clock_stops_after           3527371 ps
  clock_starts_after            27994 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              17 ticks
  pause_n_asserts_after          7793 ps
  pause_n_deasserts_after     1122223 ps
  clock_stops_after           1239013 ps
  clock_starts_after             7119 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       2041067 ps
  pause_n_deasserts_after      612730 ps
  clock_stops_after           2840961 ps
  clock_starts_after            22816 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       1918296 ps
  pause_n_deasserts_after     1185451 ps
  clock_stops_after           2917965 ps
  clock_starts_after              647 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       1650988 ps
  pause_n_deasserts_after     1752505 ps
  clock_stops_after           2572452 ps
  clock_starts_after            31462 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              22 ticks
  pause_n_asserts_after        898049 ps
  pause_n_deasserts_after     1324725 ps
  clock_stops_after           1606121 ps
  clock_starts_after            10773 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              19 ticks
  pause_n_asserts_after        777893 ps
  pause_n_deasserts_after       37167 ps
  clock_stops_after           1369043 ps
  clock_starts_after            34551 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              49 ticks
  pause_n_asserts_after        260654 ps
  pause_n_deasserts_after      426756 ps
  clock_stops_after           3609280 ps
  clock_starts_after            33229 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              29 ticks
  pause_n_asserts_after       2122257 ps
  pause_n_deasserts_after     1704440 ps
  clock_stops_after           2118214 ps
  clock_starts_after             3643 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              25 ticks
  pause_n_asserts_after       1375297 ps
  pause_n_deasserts_after     1385339 ps
  clock_stops_after           1831010 ps
  clock_starts_after            17321 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              24 ticks
  pause_n_asserts_after        422301 ps
  pause_n_deasserts_after     1567671 ps
  clock_stops_after           1769182 ps
  clock_starts_after             8152 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              22 ticks
  pause_n_asserts_after        385051 ps
  pause_n_deasserts_after     1925316 ps
  clock_stops_after           1612614 ps
  clock_starts_after            18427 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       1875768 ps
  pause_n_deasserts_after      232511 ps
  clock_stops_after           3387392 ps
  clock_starts_after            10509 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       2565983 ps
  pause_n_deasserts_after      962190 ps
  clock_stops_after           3370155 ps
  clock_starts_after            15949 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              32 ticks
  pause_n_asserts_after        193389 ps
  pause_n_deasserts_after     1854474 ps
  clock_stops_after           2331814 ps
  clock_starts_after            32478 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              34 ticks
  pause_n_asserts_after         16243 ps
  pause_n_deasserts_after     1960556 ps
  clock_stops_after           2492284 ps
  clock_starts_after            35355 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              15 ticks
  pause_n_asserts_after        540384 ps
  pause_n_deasserts_after      181108 ps
  clock_stops_after           1095705 ps
  clock_starts_after            36227 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              20 ticks
  pause_n_asserts_after       1012352 ps
  pause_n_deasserts_after     1261232 ps
  clock_stops_after           1464129 ps
  clock_starts_after             4525 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              26 ticks
  pause_n_asserts_after       1014726 ps
  pause_n_deasserts_after      120083 ps
  clock_stops_after           1896091 ps
  clock_starts_after             2352 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              42 ticks
  pause_n_asserts_after        874520 ps
  pause_n_deasserts_after     1198432 ps
  clock_stops_after           3060772 ps
  clock_starts_after            35507 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       1003317 ps
  pause_n_deasserts_after      224268 ps
  clock_stops_after           3576700 ps
  clock_starts_after            14924 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              22 ticks
  pause_n_asserts_after       1500276 ps
  pause_n_deasserts_after     1333639 ps
  clock_stops_after           1601384 ps
  clock_starts_after            36387 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              15 ticks
  pause_n_asserts_after         92827 ps
  pause_n_deasserts_after      352646 ps
  clock_stops_after           1079334 ps
  clock_starts_after            26893 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              11 ticks
  pause_n_asserts_after        311602 ps
  pause_n_deasserts_after      453525 ps
  clock_stops_after            788386 ps
  clock_starts_after            16719 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       1193468 ps
  pause_n_deasserts_after      144983 ps
  clock_stops_after           3588575 ps
  clock_starts_after            21423 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              26 ticks
  pause_n_asserts_after       1056074 ps
  pause_n_deasserts_after     1499292 ps
  clock_stops_after           1898761 ps
  clock_starts_after            21088 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       1595387 ps
  pause_n_deasserts_after      928176 ps
  clock_stops_after           3531400 ps
  clock_starts_after            32258 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              20 ticks
  pause_n_asserts_after       1349088 ps
  pause_n_deasserts_after      774502 ps
  clock_stops_after           1448162 ps
  clock_starts_after            30312 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              10 ticks
  pause_n_asserts_after        387012 ps
  pause_n_deasserts_after     1368223 ps
  clock_stops_after            733601 ps
  clock_starts_after             3938 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       2784089 ps
  pause_n_deasserts_after      760954 ps
  clock_stops_after           2802138 ps
  clock_starts_after            22109 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              20 ticks
  pause_n_asserts_after       1409788 ps
  pause_n_deasserts_after      186820 ps
  clock_stops_after           1454373 ps
  clock_starts_after            21021 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       2985708 ps
  pause_n_deasserts_after      715041 ps
  clock_stops_after           3383355 ps
  clock_starts_after            25438 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              14 ticks
  pause_n_asserts_after        509093 ps
  pause_n_deasserts_after      438664 ps
  clock_stops_after           1012750 ps
  clock_starts_after             9506 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              49 ticks
  pause_n_asserts_after        534008 ps
  pause_n_deasserts_after      244904 ps
  clock_stops_after           3588390 ps
  clock_starts_after             7250 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              12 ticks
  pause_n_asserts_after        328561 ps
  pause_n_deasserts_after     1286859 ps
  clock_stops_after            864816 ps
  clock_starts_after            13101 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              21 ticks
  pause_n_asserts_after         22526 ps
  pause_n_deasserts_after     1517658 ps
  clock_stops_after           1533871 ps
  clock_starts_after            25172 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              50 ticks
  pause_n_asserts_after        690502 ps
  pause_n_deasserts_after      186461 ps
  clock_stops_after           3657715 ps
  clock_starts_after             6036 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              40 ticks
  pause_n_asserts_after        821341 ps
  pause_n_deasserts_after      672754 ps
  clock_stops_after           2919380 ps
  clock_starts_after            27784 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       2726640 ps
  pause_n_deasserts_after      610991 ps
  clock_stops_after           3310230 ps
  clock_starts_after            21185 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              22 ticks
  pause_n_asserts_after        554243 ps
  pause_n_deasserts_after     1270872 ps
  clock_stops_after           1594429 ps
  clock_starts_after            14464 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              20 ticks
  pause_n_asserts_after       1128835 ps
  pause_n_deasserts_after      660221 ps
  clock_stops_after           1458217 ps
  clock_starts_after            25157 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       2624415 ps
  pause_n_deasserts_after     1122415 ps
  clock_stops_after           2719762 ps
  clock_starts_after            36014 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              11 ticks
  pause_n_asserts_after        577317 ps
  pause_n_deasserts_after     1228020 ps
  clock_stops_after            779317 ps
  clock_starts_after            17171 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              50 ticks
  pause_n_asserts_after        645103 ps
  pause_n_deasserts_after      347432 ps
  clock_stops_after           3682805 ps
  clock_starts_after            25648 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       1968815 ps
  pause_n_deasserts_after      743377 ps
  clock_stops_after           2840006 ps
  clock_starts_after             8821 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              43 ticks
  pause_n_asserts_after        418578 ps
  pause_n_deasserts_after     1302408 ps
  clock_stops_after           3149709 ps
  clock_starts_after            28962 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       1722959 ps
  pause_n_deasserts_after      746923 ps
  clock_stops_after           3659135 ps
  clock_starts_after             2224 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              30 ticks
  pause_n_asserts_after       1941750 ps
  pause_n_deasserts_after      117050 ps
  clock_stops_after           2182281 ps
  clock_starts_after            14511 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              25 ticks
  pause_n_asserts_after        873010 ps
  pause_n_deasserts_after     1597814 ps
  clock_stops_after           1815828 ps
  clock_starts_after            21094 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              44 ticks
  pause_n_asserts_after        995780 ps
  pause_n_deasserts_after      141993 ps
  clock_stops_after           3211215 ps
  clock_starts_after            16885 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       1549968 ps
  pause_n_deasserts_after      383736 ps
  clock_stops_after           2635815 ps
  clock_starts_after             6568 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              11 ticks
  pause_n_asserts_after        610496 ps
  pause_n_deasserts_after     1727702 ps
  clock_stops_after            794440 ps
  clock_starts_after            14145 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       2043016 ps
  pause_n_deasserts_after     1571012 ps
  clock_stops_after           2550703 ps
  clock_starts_after            27859 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              40 ticks
  pause_n_asserts_after        341970 ps
  pause_n_deasserts_after      991509 ps
  clock_stops_after           2936420 ps
  clock_starts_after            32358 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              27 ticks
  pause_n_asserts_after        440677 ps
  pause_n_deasserts_after     1444058 ps
  clock_stops_after           1956161 ps
  clock_starts_after            29569 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       2242916 ps
  pause_n_deasserts_after     1889892 ps
  clock_stops_after           2552460 ps
  clock_starts_after             3863 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              26 ticks
  pause_n_asserts_after       1708877 ps
  pause_n_deasserts_after     1530859 ps
  clock_stops_after           1895990 ps
  clock_starts_after            26466 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       1473759 ps
  pause_n_deasserts_after     1625269 ps
  clock_stops_after           2777620 ps
  clock_starts_after             1035 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       3045390 ps
  pause_n_deasserts_after       21426 ps
  clock_stops_after           3237080 ps
  clock_starts_after            21714 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              24 ticks
  pause_n_asserts_after       1429105 ps
  pause_n_deasserts_after     1709053 ps
  clock_stops_after           1749720 ps
  clock_starts_after            27768 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       2423574 ps
  pause_n_deasserts_after     1138641 ps
  clock_stops_after           2417673 ps
  clock_starts_after             9010 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              28 ticks
  pause_n_asserts_after        211166 ps
  pause_n_deasserts_after     1669797 ps
  clock_stops_after           2031805 ps
  clock_starts_after            20928 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              46 ticks
  pause_n_asserts_after        162998 ps
  pause_n_deasserts_after      590891 ps
  clock_stops_after           3379093 ps
  clock_starts_after            11209 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              19 ticks
  pause_n_asserts_after        565246 ps
  pause_n_deasserts_after      625238 ps
  clock_stops_after           1391601 ps
  clock_starts_after             9512 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              30 ticks
  pause_n_asserts_after       1766694 ps
  pause_n_deasserts_after      927800 ps
  clock_stops_after           2203556 ps
  clock_starts_after              552 ps
========================================

Using:
  missing edges                  1 edges
  PCD pause length              23 ticks
  pause_n_asserts_after       1012633 ps
  pause_n_deasserts_after     1887367 ps
  clock_stops_after           1672151 ps
  clock_starts_after             6089 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              31 ticks
  pause_n_asserts_after       2206347 ps
  pause_n_deasserts_after      189246 ps
  clock_stops_after           2270421 ps
  clock_starts_after            48374 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              17 ticks
  pause_n_asserts_after        997617 ps
  pause_n_deasserts_after     1746324 ps
  clock_stops_after           1232207 ps
  clock_starts_after            50954 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              24 ticks
  pause_n_asserts_after        129556 ps
  pause_n_deasserts_after      926723 ps
  clock_stops_after           1756539 ps
  clock_starts_after            56967 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              27 ticks
  pause_n_asserts_after        119137 ps
  pause_n_deasserts_after     1714824 ps
  clock_stops_after           1929897 ps
  clock_starts_after            15182 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       1816775 ps
  pause_n_deasserts_after      193091 ps
  clock_stops_after           3474513 ps
  clock_starts_after             9364 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       1047389 ps
  pause_n_deasserts_after      935069 ps
  clock_stops_after           2596894 ps
  clock_starts_after             1764 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              24 ticks
  pause_n_asserts_after        861283 ps
  pause_n_deasserts_after      382370 ps
  clock_stops_after           1745673 ps
  clock_starts_after            73397 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              48 ticks
  pause_n_asserts_after        441101 ps
  pause_n_deasserts_after      536982 ps
  clock_stops_after           3485131 ps
  clock_starts_after            11315 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       2412378 ps
  pause_n_deasserts_after      452245 ps
  clock_stops_after           2940325 ps
  clock_starts_after            72892 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              22 ticks
  pause_n_asserts_after       1374125 ps
  pause_n_deasserts_after      603534 ps
  clock_stops_after           1558426 ps
  clock_starts_after            21920 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              18 ticks
  pause_n_asserts_after        901234 ps
  pause_n_deasserts_after      693264 ps
  clock_stops_after           1265901 ps
  clock_starts_after            34336 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              16 ticks
  pause_n_asserts_after        218628 ps
  pause_n_deasserts_after      749851 ps
  clock_stops_after           1118888 ps
  clock_starts_after            21301 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       1836771 ps
  pause_n_deasserts_after      501161 ps
  clock_stops_after           2298100 ps
  clock_starts_after            32957 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              10 ticks
  pause_n_asserts_after        105240 ps
  pause_n_deasserts_after     1698719 ps
  clock_stops_after            681679 ps
  clock_starts_after               34 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       2879461 ps
  pause_n_deasserts_after     1258359 ps
  clock_stops_after           3000010 ps
  clock_starts_after            51028 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              15 ticks
  pause_n_asserts_after        214088 ps
  pause_n_deasserts_after     1740056 ps
  clock_stops_after           1090460 ps
  clock_starts_after            66408 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              19 ticks
  pause_n_asserts_after        115163 ps
  pause_n_deasserts_after      690217 ps
  clock_stops_after           1400974 ps
  clock_starts_after            52198 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              40 ticks
  pause_n_asserts_after        548584 ps
  pause_n_deasserts_after      182358 ps
  clock_stops_after           2936458 ps
  clock_starts_after            70318 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       1815050 ps
  pause_n_deasserts_after      743992 ps
  clock_stops_after           2890798 ps
  clock_starts_after            35352 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              17 ticks
  pause_n_asserts_after        916099 ps
  pause_n_deasserts_after     1754661 ps
  clock_stops_after           1186619 ps
  clock_starts_after              103 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       2187325 ps
  pause_n_deasserts_after     1095680 ps
  clock_stops_after           2911706 ps
  clock_starts_after            25508 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              11 ticks
  pause_n_asserts_after        752939 ps
  pause_n_deasserts_after        9010 ps
  clock_stops_after            781058 ps
  clock_starts_after            46553 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       2660184 ps
  pause_n_deasserts_after      618366 ps
  clock_stops_after           3484265 ps
  clock_starts_after            35893 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              27 ticks
  pause_n_asserts_after       1759364 ps
  pause_n_deasserts_after     1721774 ps
  clock_stops_after           1929539 ps
  clock_starts_after             3508 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       1148515 ps
  pause_n_deasserts_after      730633 ps
  clock_stops_after           3497392 ps
  clock_starts_after             8740 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              38 ticks
  pause_n_asserts_after        649571 ps
  pause_n_deasserts_after      526350 ps
  clock_stops_after           2735072 ps
  clock_starts_after             2821 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              12 ticks
  pause_n_asserts_after        148215 ps
  pause_n_deasserts_after      146879 ps
  clock_stops_after            840316 ps
  clock_starts_after             7161 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              17 ticks
  pause_n_asserts_after        435733 ps
  pause_n_deasserts_after      539617 ps
  clock_stops_after           1232201 ps
  clock_starts_after            56799 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       1644026 ps
  pause_n_deasserts_after     1477221 ps
  clock_stops_after           2930098 ps
  clock_starts_after            53412 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       2714919 ps
  pause_n_deasserts_after      415456 ps
  clock_stops_after           2880771 ps
  clock_starts_after            18648 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       1940521 ps
  pause_n_deasserts_after      276499 ps
  clock_stops_after           3019158 ps
  clock_starts_after            59009 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              12 ticks
  pause_n_asserts_after         39206 ps
  pause_n_deasserts_after     1972603 ps
  clock_stops_after            838497 ps
  clock_starts_after            16786 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              26 ticks
  pause_n_asserts_after       1534230 ps
  pause_n_deasserts_after      819814 ps
  clock_stops_after           1912121 ps
  clock_starts_after            54631 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              32 ticks
  pause_n_asserts_after        733395 ps
  pause_n_deasserts_after      900811 ps
  clock_stops_after           2356873 ps
  clock_starts_after            61703 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              14 ticks
  pause_n_asserts_after        899839 ps
  pause_n_deasserts_after       79306 ps
  clock_stops_after            965533 ps
  clock_starts_after            21165 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              27 ticks
  pause_n_asserts_after        674375 ps
  pause_n_deasserts_after     1948031 ps
  clock_stops_after           1933176 ps
  clock_starts_after              567 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              34 ticks
  pause_n_asserts_after        398380 ps
  pause_n_deasserts_after     1195823 ps
  clock_stops_after           2496218 ps
  clock_starts_after            71074 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              27 ticks
  pause_n_asserts_after        222925 ps
  pause_n_deasserts_after      909344 ps
  clock_stops_after           1963140 ps
  clock_starts_after            54747 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       2527666 ps
  pause_n_deasserts_after     1017471 ps
  clock_stops_after           2988850 ps
  clock_starts_after            37533 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       2225636 ps
  pause_n_deasserts_after      268346 ps
  clock_stops_after           2337529 ps
  clock_starts_after            53993 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       1815530 ps
  pause_n_deasserts_after      213604 ps
  clock_stops_after           3598115 ps
  clock_starts_after            42814 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       2679266 ps
  pause_n_deasserts_after      136949 ps
  clock_stops_after           3330112 ps
  clock_starts_after            25230 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              10 ticks
  pause_n_asserts_after        524307 ps
  pause_n_deasserts_after     1971312 ps
  clock_stops_after            697233 ps
  clock_starts_after            11236 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              15 ticks
  pause_n_asserts_after       1093088 ps
  pause_n_deasserts_after      211876 ps
  clock_stops_after           1038191 ps
  clock_starts_after             5207 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              20 ticks
  pause_n_asserts_after        468257 ps
  pause_n_deasserts_after      748515 ps
  clock_stops_after           1423436 ps
  clock_starts_after              397 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              16 ticks
  pause_n_asserts_after        315377 ps
  pause_n_deasserts_after     1476848 ps
  clock_stops_after           1124412 ps
  clock_starts_after            15403 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              12 ticks
  pause_n_asserts_after        347674 ps
  pause_n_deasserts_after      770993 ps
  clock_stops_after            825111 ps
  clock_starts_after            26678 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              38 ticks
  pause_n_asserts_after         77707 ps
  pause_n_deasserts_after       25130 ps
  clock_stops_after           2785825 ps
  clock_starts_after            68785 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              18 ticks
  pause_n_asserts_after       1126203 ps
  pause_n_deasserts_after     1625513 ps
  clock_stops_after           1293941 ps
  clock_starts_after            64860 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              27 ticks
  pause_n_asserts_after       1702463 ps
  pause_n_deasserts_after     1748713 ps
  clock_stops_after           1929815 ps
  clock_starts_after            24068 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              27 ticks
  pause_n_asserts_after       1162468 ps
  pause_n_deasserts_after     1105238 ps
  clock_stops_after           1955774 ps
  clock_starts_after            57077 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       2032997 ps
  pause_n_deasserts_after     1107073 ps
  clock_stops_after           2974670 ps
  clock_starts_after            28238 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              21 ticks
  pause_n_asserts_after        433207 ps
  pause_n_deasserts_after      174371 ps
  clock_stops_after           1525201 ps
  clock_starts_after            44533 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       2029972 ps
  pause_n_deasserts_after      145716 ps
  clock_stops_after           3507920 ps
  clock_starts_after            38566 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              48 ticks
  pause_n_asserts_after        633731 ps
  pause_n_deasserts_after      770692 ps
  clock_stops_after           3477812 ps
  clock_starts_after            30822 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              13 ticks
  pause_n_asserts_after        191380 ps
  pause_n_deasserts_after     1173575 ps
  clock_stops_after            896778 ps
  clock_starts_after            15610 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              22 ticks
  pause_n_asserts_after       1537700 ps
  pause_n_deasserts_after       91790 ps
  clock_stops_after           1579338 ps
  clock_starts_after             1551 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              22 ticks
  pause_n_asserts_after       1075405 ps
  pause_n_deasserts_after     1095906 ps
  clock_stops_after           1592746 ps
  clock_starts_after            67316 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              42 ticks
  pause_n_asserts_after        847482 ps
  pause_n_deasserts_after      142318 ps
  clock_stops_after           3041181 ps
  clock_starts_after             9844 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       1103519 ps
  pause_n_deasserts_after     1207044 ps
  clock_stops_after           3233185 ps
  clock_starts_after            58808 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       1572130 ps
  pause_n_deasserts_after      355549 ps
  clock_stops_after           2428346 ps
  clock_starts_after            46227 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              21 ticks
  pause_n_asserts_after       1445102 ps
  pause_n_deasserts_after     1660374 ps
  clock_stops_after           1501052 ps
  clock_starts_after            35759 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              30 ticks
  pause_n_asserts_after        348354 ps
  pause_n_deasserts_after     1043189 ps
  clock_stops_after           2174983 ps
  clock_starts_after             3472 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       1370288 ps
  pause_n_deasserts_after      303066 ps
  clock_stops_after           3620574 ps
  clock_starts_after            20508 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       1710756 ps
  pause_n_deasserts_after      105964 ps
  clock_stops_after           2556435 ps
  clock_starts_after            57460 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              29 ticks
  pause_n_asserts_after        625644 ps
  pause_n_deasserts_after      567178 ps
  clock_stops_after           2106924 ps
  clock_starts_after            37381 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              31 ticks
  pause_n_asserts_after       1642382 ps
  pause_n_deasserts_after     1342643 ps
  clock_stops_after           2227654 ps
  clock_starts_after            30202 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              40 ticks
  pause_n_asserts_after        637258 ps
  pause_n_deasserts_after      913484 ps
  clock_stops_after           2892431 ps
  clock_starts_after            26717 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              29 ticks
  pause_n_asserts_after        696400 ps
  pause_n_deasserts_after     1087459 ps
  clock_stops_after           2124318 ps
  clock_starts_after            38926 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              28 ticks
  pause_n_asserts_after        258486 ps
  pause_n_deasserts_after      161809 ps
  clock_stops_after           2022780 ps
  clock_starts_after            19711 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              29 ticks
  pause_n_asserts_after        269765 ps
  pause_n_deasserts_after      357921 ps
  clock_stops_after           2108586 ps
  clock_starts_after            56578 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              11 ticks
  pause_n_asserts_after        751771 ps
  pause_n_deasserts_after      189164 ps
  clock_stops_after            765429 ps
  clock_starts_after             5110 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              34 ticks
  pause_n_asserts_after        820708 ps
  pause_n_deasserts_after     1752555 ps
  clock_stops_after           2458757 ps
  clock_starts_after            17438 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       2852090 ps
  pause_n_deasserts_after      461582 ps
  clock_stops_after           3550472 ps
  clock_starts_after            36488 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       3026719 ps
  pause_n_deasserts_after      865534 ps
  clock_stops_after           3176991 ps
  clock_starts_after            22073 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              12 ticks
  pause_n_asserts_after        595164 ps
  pause_n_deasserts_after     1424671 ps
  clock_stops_after            858915 ps
  clock_starts_after            58727 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              14 ticks
  pause_n_asserts_after        244976 ps
  pause_n_deasserts_after       82537 ps
  clock_stops_after            985673 ps
  clock_starts_after             3772 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              13 ticks
  pause_n_asserts_after         73104 ps
  pause_n_deasserts_after     1977798 ps
  clock_stops_after            947499 ps
  clock_starts_after            46532 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              46 ticks
  pause_n_asserts_after         26460 ps
  pause_n_deasserts_after      484375 ps
  clock_stops_after           3346581 ps
  clock_starts_after            19064 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              28 ticks
  pause_n_asserts_after        591402 ps
  pause_n_deasserts_after     1102948 ps
  clock_stops_after           2037161 ps
  clock_starts_after            45198 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              31 ticks
  pause_n_asserts_after       1151470 ps
  pause_n_deasserts_after     1185658 ps
  clock_stops_after           2270513 ps
  clock_starts_after            40933 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              20 ticks
  pause_n_asserts_after        915806 ps
  pause_n_deasserts_after     1345282 ps
  clock_stops_after           1426593 ps
  clock_starts_after             9078 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       2024553 ps
  pause_n_deasserts_after       48999 ps
  clock_stops_after           3405909 ps
  clock_starts_after             3699 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              45 ticks
  pause_n_asserts_after        959231 ps
  pause_n_deasserts_after      966698 ps
  clock_stops_after           3315934 ps
  clock_starts_after            60315 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       1579330 ps
  pause_n_deasserts_after      362407 ps
  clock_stops_after           2848945 ps
  clock_starts_after            46179 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              19 ticks
  pause_n_asserts_after       1066965 ps
  pause_n_deasserts_after      640385 ps
  clock_stops_after           1365762 ps
  clock_starts_after            73734 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       1276775 ps
  pause_n_deasserts_after     1279861 ps
  clock_stops_after           2440824 ps
  clock_starts_after             6843 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              16 ticks
  pause_n_asserts_after        863527 ps
  pause_n_deasserts_after     1834508 ps
  clock_stops_after           1129523 ps
  clock_starts_after             5095 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              15 ticks
  pause_n_asserts_after        266547 ps
  pause_n_deasserts_after      704621 ps
  clock_stops_after           1040953 ps
  clock_starts_after            10385 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       1839720 ps
  pause_n_deasserts_after      121787 ps
  clock_stops_after           3317877 ps
  clock_starts_after            65497 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       1950726 ps
  pause_n_deasserts_after      801906 ps
  clock_stops_after           3057364 ps
  clock_starts_after            20988 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       1077618 ps
  pause_n_deasserts_after      912377 ps
  clock_stops_after           3030311 ps
  clock_starts_after             5146 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              42 ticks
  pause_n_asserts_after        590483 ps
  pause_n_deasserts_after      172699 ps
  clock_stops_after           3070831 ps
  clock_starts_after            56053 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              42 ticks
  pause_n_asserts_after        614816 ps
  pause_n_deasserts_after      205173 ps
  clock_stops_after           3027958 ps
  clock_starts_after             4311 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       2420114 ps
  pause_n_deasserts_after      498093 ps
  clock_stops_after           2638275 ps
  clock_starts_after            70818 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              20 ticks
  pause_n_asserts_after        120203 ps
  pause_n_deasserts_after     1124189 ps
  clock_stops_after           1463658 ps
  clock_starts_after            49319 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       3094009 ps
  pause_n_deasserts_after      940623 ps
  clock_stops_after           3474193 ps
  clock_starts_after            22488 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              26 ticks
  pause_n_asserts_after       1190876 ps
  pause_n_deasserts_after     1962128 ps
  clock_stops_after           1890276 ps
  clock_starts_after            60707 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              46 ticks
  pause_n_asserts_after        782606 ps
  pause_n_deasserts_after      950582 ps
  clock_stops_after           3325511 ps
  clock_starts_after            36765 ps
========================================

Using:
  missing edges                  2 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       1646395 ps
  pause_n_deasserts_after      411976 ps
  clock_stops_after           2371246 ps
  clock_starts_after            31664 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              43 ticks
  pause_n_asserts_after        267790 ps
  pause_n_deasserts_after      396098 ps
  clock_stops_after           3081440 ps
  clock_starts_after            24407 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       1150880 ps
  pause_n_deasserts_after     1302749 ps
  clock_stops_after           3085101 ps
  clock_starts_after            15720 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              10 ticks
  pause_n_asserts_after         86945 ps
  pause_n_deasserts_after     1590064 ps
  clock_stops_after            633813 ps
  clock_starts_after            17744 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              30 ticks
  pause_n_asserts_after       2073721 ps
  pause_n_deasserts_after      364519 ps
  clock_stops_after           2108397 ps
  clock_starts_after            30316 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       1963519 ps
  pause_n_deasserts_after     1102733 ps
  clock_stops_after           2799165 ps
  clock_starts_after            97528 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              25 ticks
  pause_n_asserts_after        699987 ps
  pause_n_deasserts_after     1919376 ps
  clock_stops_after           1740691 ps
  clock_starts_after            12546 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       2137206 ps
  pause_n_deasserts_after     1791584 ps
  clock_stops_after           2456575 ps
  clock_starts_after            53902 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              20 ticks
  pause_n_asserts_after       1296400 ps
  pause_n_deasserts_after     1635696 ps
  clock_stops_after           1378631 ps
  clock_starts_after            26658 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              36 ticks
  pause_n_asserts_after         73473 ps
  pause_n_deasserts_after      310861 ps
  clock_stops_after           2634931 ps
  clock_starts_after            87733 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              48 ticks
  pause_n_asserts_after        394572 ps
  pause_n_deasserts_after      544896 ps
  clock_stops_after           3468247 ps
  clock_starts_after            65416 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              15 ticks
  pause_n_asserts_after        611744 ps
  pause_n_deasserts_after     1035328 ps
  clock_stops_after           1000160 ps
  clock_starts_after            34720 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              20 ticks
  pause_n_asserts_after       1275990 ps
  pause_n_deasserts_after     1163648 ps
  clock_stops_after           1387715 ps
  clock_starts_after            18020 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              11 ticks
  pause_n_asserts_after        183823 ps
  pause_n_deasserts_after     1727273 ps
  clock_stops_after            789913 ps
  clock_starts_after            80910 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              18 ticks
  pause_n_asserts_after        998746 ps
  pause_n_deasserts_after     1610238 ps
  clock_stops_after           1230780 ps
  clock_starts_after            22888 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       1585683 ps
  pause_n_deasserts_after      312426 ps
  clock_stops_after           2790819 ps
  clock_starts_after            79752 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              21 ticks
  pause_n_asserts_after        327627 ps
  pause_n_deasserts_after       55464 ps
  clock_stops_after           1542881 ps
  clock_starts_after            89181 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       2636831 ps
  pause_n_deasserts_after      996537 ps
  clock_stops_after           3077631 ps
  clock_starts_after           108534 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              20 ticks
  pause_n_asserts_after        292381 ps
  pause_n_deasserts_after     1016146 ps
  clock_stops_after           1381681 ps
  clock_starts_after            27170 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              21 ticks
  pause_n_asserts_after        425642 ps
  pause_n_deasserts_after     1207972 ps
  clock_stops_after           1471936 ps
  clock_starts_after            18304 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       3399924 ps
  pause_n_deasserts_after      407379 ps
  clock_stops_after           3534327 ps
  clock_starts_after            99460 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       1040186 ps
  pause_n_deasserts_after      513703 ps
  clock_stops_after           3338712 ps
  clock_starts_after            54270 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       1635873 ps
  pause_n_deasserts_after      212597 ps
  clock_stops_after           3014848 ps
  clock_starts_after            12760 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       2912641 ps
  pause_n_deasserts_after      703334 ps
  clock_stops_after           3086656 ps
  clock_starts_after            76401 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       1208592 ps
  pause_n_deasserts_after     1471580 ps
  clock_stops_after           2907665 ps
  clock_starts_after            41010 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              18 ticks
  pause_n_asserts_after        801306 ps
  pause_n_deasserts_after     1378777 ps
  clock_stops_after           1265186 ps
  clock_starts_after            73532 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              31 ticks
  pause_n_asserts_after        547891 ps
  pause_n_deasserts_after     1923080 ps
  clock_stops_after           2185820 ps
  clock_starts_after              517 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       1520562 ps
  pause_n_deasserts_after     1086406 ps
  clock_stops_after           2929167 ps
  clock_starts_after            98986 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              13 ticks
  pause_n_asserts_after        335483 ps
  pause_n_deasserts_after      393591 ps
  clock_stops_after            858622 ps
  clock_starts_after            10685 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              26 ticks
  pause_n_asserts_after        777094 ps
  pause_n_deasserts_after     1790500 ps
  clock_stops_after           1839956 ps
  clock_starts_after            13721 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              21 ticks
  pause_n_asserts_after       1066137 ps
  pause_n_deasserts_after      502496 ps
  clock_stops_after           1525734 ps
  clock_starts_after            85214 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              44 ticks
  pause_n_asserts_after        674143 ps
  pause_n_deasserts_after       44345 ps
  clock_stops_after           3137361 ps
  clock_starts_after             4029 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              30 ticks
  pause_n_asserts_after       1396797 ps
  pause_n_deasserts_after     1124558 ps
  clock_stops_after           2151994 ps
  clock_starts_after            46061 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              22 ticks
  pause_n_asserts_after       1331672 ps
  pause_n_deasserts_after     1793661 ps
  clock_stops_after           1621071 ps
  clock_starts_after           103410 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              43 ticks
  pause_n_asserts_after        218964 ps
  pause_n_deasserts_after       38693 ps
  clock_stops_after           3060769 ps
  clock_starts_after            34976 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              19 ticks
  pause_n_asserts_after        542406 ps
  pause_n_deasserts_after     1800385 ps
  clock_stops_after           1301107 ps
  clock_starts_after            19966 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              42 ticks
  pause_n_asserts_after        892129 ps
  pause_n_deasserts_after      853703 ps
  clock_stops_after           3049608 ps
  clock_starts_after            46185 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              30 ticks
  pause_n_asserts_after       1124534 ps
  pause_n_deasserts_after      643734 ps
  clock_stops_after           2133058 ps
  clock_starts_after            14018 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              27 ticks
  pause_n_asserts_after        613228 ps
  pause_n_deasserts_after     1558886 ps
  clock_stops_after           1930096 ps
  clock_starts_after            69494 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       1126742 ps
  pause_n_deasserts_after      387439 ps
  clock_stops_after           3587665 ps
  clock_starts_after            17381 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       1829267 ps
  pause_n_deasserts_after     1543662 ps
  clock_stops_after           2771429 ps
  clock_starts_after            99902 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       1360940 ps
  pause_n_deasserts_after      448020 ps
  clock_stops_after           3057580 ps
  clock_starts_after            57119 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              24 ticks
  pause_n_asserts_after       1235439 ps
  pause_n_deasserts_after     1922022 ps
  clock_stops_after           1730317 ps
  clock_starts_after            62432 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              38 ticks
  pause_n_asserts_after        737139 ps
  pause_n_deasserts_after      307255 ps
  clock_stops_after           2775190 ps
  clock_starts_after            86646 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              17 ticks
  pause_n_asserts_after        630956 ps
  pause_n_deasserts_after      412383 ps
  clock_stops_after           1152085 ps
  clock_starts_after            35269 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              45 ticks
  pause_n_asserts_after        379092 ps
  pause_n_deasserts_after     1035651 ps
  clock_stops_after           3299083 ps
  clock_starts_after           109383 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              12 ticks
  pause_n_asserts_after        400285 ps
  pause_n_deasserts_after     1775146 ps
  clock_stops_after            781464 ps
  clock_starts_after            32580 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              31 ticks
  pause_n_asserts_after        536144 ps
  pause_n_deasserts_after     1468539 ps
  clock_stops_after           2236087 ps
  clock_starts_after            38888 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              12 ticks
  pause_n_asserts_after        794567 ps
  pause_n_deasserts_after     1548333 ps
  clock_stops_after            875861 ps
  clock_starts_after            79831 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              11 ticks
  pause_n_asserts_after        116320 ps
  pause_n_deasserts_after      340856 ps
  clock_stops_after            790945 ps
  clock_starts_after            82341 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       2838472 ps
  pause_n_deasserts_after       52037 ps
  clock_stops_after           3285436 ps
  clock_starts_after            78160 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       3221996 ps
  pause_n_deasserts_after      429121 ps
  clock_stops_after           3465366 ps
  clock_starts_after           106778 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       2082001 ps
  pause_n_deasserts_after      301886 ps
  clock_stops_after           3520027 ps
  clock_starts_after             8059 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       2386750 ps
  pause_n_deasserts_after      689570 ps
  clock_stops_after           2704257 ps
  clock_starts_after            84637 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              18 ticks
  pause_n_asserts_after        399140 ps
  pause_n_deasserts_after       90967 ps
  clock_stops_after           1255505 ps
  clock_starts_after            56723 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              44 ticks
  pause_n_asserts_after        692150 ps
  pause_n_deasserts_after      925498 ps
  clock_stops_after           3157494 ps
  clock_starts_after             1066 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       2432093 ps
  pause_n_deasserts_after      379228 ps
  clock_stops_after           3591143 ps
  clock_starts_after             9181 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              31 ticks
  pause_n_asserts_after       1069070 ps
  pause_n_deasserts_after      915146 ps
  clock_stops_after           2238700 ps
  clock_starts_after            69362 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              48 ticks
  pause_n_asserts_after        148967 ps
  pause_n_deasserts_after       87416 ps
  clock_stops_after           3515800 ps
  clock_starts_after           109179 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              24 ticks
  pause_n_asserts_after       1482717 ps
  pause_n_deasserts_after     1606713 ps
  clock_stops_after           1743522 ps
  clock_starts_after            88136 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              26 ticks
  pause_n_asserts_after        658020 ps
  pause_n_deasserts_after     1010808 ps
  clock_stops_after           1849401 ps
  clock_starts_after            52927 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              14 ticks
  pause_n_asserts_after        577522 ps
  pause_n_deasserts_after      615977 ps
  clock_stops_after           1007637 ps
  clock_starts_after           105442 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              25 ticks
  pause_n_asserts_after       1214666 ps
  pause_n_deasserts_after     1947393 ps
  clock_stops_after           1745074 ps
  clock_starts_after             9858 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       1314840 ps
  pause_n_deasserts_after     1600095 ps
  clock_stops_after           2580447 ps
  clock_starts_after            88126 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       1316872 ps
  pause_n_deasserts_after       34782 ps
  clock_stops_after           2577250 ps
  clock_starts_after           103545 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              30 ticks
  pause_n_asserts_after       1545542 ps
  pause_n_deasserts_after     1768074 ps
  clock_stops_after           2133588 ps
  clock_starts_after             1892 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              15 ticks
  pause_n_asserts_after        749254 ps
  pause_n_deasserts_after      495148 ps
  clock_stops_after           1008311 ps
  clock_starts_after            11006 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              18 ticks
  pause_n_asserts_after       1212470 ps
  pause_n_deasserts_after     1874092 ps
  clock_stops_after           1281009 ps
  clock_starts_after            61478 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              36 ticks
  pause_n_asserts_after        950273 ps
  pause_n_deasserts_after     1271338 ps
  clock_stops_after           2588106 ps
  clock_starts_after            52905 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              33 ticks
  pause_n_asserts_after        709797 ps
  pause_n_deasserts_after       49711 ps
  clock_stops_after           2380260 ps
  clock_starts_after            48082 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              37 ticks
  pause_n_asserts_after        884262 ps
  pause_n_deasserts_after      189049 ps
  clock_stops_after           2723248 ps
  clock_starts_after            79287 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              10 ticks
  pause_n_asserts_after        732379 ps
  pause_n_deasserts_after     1948845 ps
  clock_stops_after            722515 ps
  clock_starts_after           106147 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       2013136 ps
  pause_n_deasserts_after     1537608 ps
  clock_stops_after           2714857 ps
  clock_starts_after            28687 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       1937825 ps
  pause_n_deasserts_after      668192 ps
  clock_stops_after           3317707 ps
  clock_starts_after            36515 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              22 ticks
  pause_n_asserts_after        277276 ps
  pause_n_deasserts_after     1897911 ps
  clock_stops_after           1570722 ps
  clock_starts_after            60517 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              43 ticks
  pause_n_asserts_after        268072 ps
  pause_n_deasserts_after      321183 ps
  clock_stops_after           3074013 ps
  clock_starts_after              244 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              16 ticks
  pause_n_asserts_after        702829 ps
  pause_n_deasserts_after      936977 ps
  clock_stops_after           1156019 ps
  clock_starts_after            85186 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              26 ticks
  pause_n_asserts_after        236084 ps
  pause_n_deasserts_after     1981448 ps
  clock_stops_after           1852473 ps
  clock_starts_after            73038 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       2160752 ps
  pause_n_deasserts_after      767935 ps
  clock_stops_after           3167124 ps
  clock_starts_after            89479 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              31 ticks
  pause_n_asserts_after       1161626 ps
  pause_n_deasserts_after     1603642 ps
  clock_stops_after           2203891 ps
  clock_starts_after             2879 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       3023943 ps
  pause_n_deasserts_after      563296 ps
  clock_stops_after           3084343 ps
  clock_starts_after            15128 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       2476572 ps
  pause_n_deasserts_after     1838095 ps
  clock_stops_after           2653012 ps
  clock_starts_after            89701 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              40 ticks
  pause_n_asserts_after        724674 ps
  pause_n_deasserts_after     1251639 ps
  clock_stops_after           2939291 ps
  clock_starts_after            85139 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       1005562 ps
  pause_n_deasserts_after     1285913 ps
  clock_stops_after           2952143 ps
  clock_starts_after            57048 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       2121460 ps
  pause_n_deasserts_after     1899853 ps
  clock_stops_after           2315769 ps
  clock_starts_after            58607 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       2511844 ps
  pause_n_deasserts_after      722638 ps
  clock_stops_after           3009307 ps
  clock_starts_after            89639 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       1981812 ps
  pause_n_deasserts_after      561061 ps
  clock_stops_after           3395954 ps
  clock_starts_after            45670 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              14 ticks
  pause_n_asserts_after        188021 ps
  pause_n_deasserts_after      439290 ps
  clock_stops_after            933294 ps
  clock_starts_after            25276 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       2101134 ps
  pause_n_deasserts_after     1421450 ps
  clock_stops_after           2798874 ps
  clock_starts_after           105359 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       1883894 ps
  pause_n_deasserts_after     1355996 ps
  clock_stops_after           2260906 ps
  clock_starts_after            26367 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              20 ticks
  pause_n_asserts_after        752937 ps
  pause_n_deasserts_after     1340631 ps
  clock_stops_after           1428370 ps
  clock_starts_after            59495 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              34 ticks
  pause_n_asserts_after        355729 ps
  pause_n_deasserts_after      310533 ps
  clock_stops_after           2502449 ps
  clock_starts_after            92640 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              15 ticks
  pause_n_asserts_after        247671 ps
  pause_n_deasserts_after     1858022 ps
  clock_stops_after           1073521 ps
  clock_starts_after            80406 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              49 ticks
  pause_n_asserts_after        489352 ps
  pause_n_deasserts_after          18 ps
  clock_stops_after           3506529 ps
  clock_starts_after             8060 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              29 ticks
  pause_n_asserts_after       1528304 ps
  pause_n_deasserts_after       65282 ps
  clock_stops_after           2119118 ps
  clock_starts_after           105535 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       1402964 ps
  pause_n_deasserts_after        1827 ps
  clock_stops_after           2302235 ps
  clock_starts_after            61188 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              11 ticks
  pause_n_asserts_after        769779 ps
  pause_n_deasserts_after      931215 ps
  clock_stops_after            710914 ps
  clock_starts_after            19074 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       2232020 ps
  pause_n_deasserts_after     1012529 ps
  clock_stops_after           3324448 ps
  clock_starts_after            46348 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              30 ticks
  pause_n_asserts_after       1076695 ps
  pause_n_deasserts_after      850226 ps
  clock_stops_after           2108632 ps
  clock_starts_after            23848 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       1335482 ps
  pause_n_deasserts_after      809139 ps
  clock_stops_after           3382063 ps
  clock_starts_after            34857 ps
========================================

Using:
  missing edges                  3 edges
  PCD pause length              20 ticks
  pause_n_asserts_after       1444091 ps
  pause_n_deasserts_after     1064776 ps
  clock_stops_after           1434303 ps
  clock_starts_after            62809 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       2570731 ps
  pause_n_deasserts_after      163560 ps
  clock_stops_after            166930 ps
  clock_starts_after          1166304 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       2325202 ps
  pause_n_deasserts_after     1274181 ps
  clock_stops_after             86124 ps
  clock_starts_after          1474183 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       1263216 ps
  pause_n_deasserts_after      366908 ps
  clock_stops_after            159749 ps
  clock_starts_after          1465446 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              39 ticks
  pause_n_asserts_after        841241 ps
  pause_n_deasserts_after     1190386 ps
  clock_stops_after            101619 ps
  clock_starts_after          1450117 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              46 ticks
  pause_n_asserts_after        285711 ps
  pause_n_deasserts_after     1012428 ps
  clock_stops_after            166003 ps
  clock_starts_after          1007599 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              47 ticks
  pause_n_asserts_after        878723 ps
  pause_n_deasserts_after      135985 ps
  clock_stops_after            122924 ps
  clock_starts_after           917185 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       1359824 ps
  pause_n_deasserts_after      939941 ps
  clock_stops_after            215229 ps
  clock_starts_after          1254519 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              49 ticks
  pause_n_asserts_after        237970 ps
  pause_n_deasserts_after      463590 ps
  clock_stops_after             34769 ps
  clock_starts_after           661002 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       1962648 ps
  pause_n_deasserts_after     1010252 ps
  clock_stops_after            218959 ps
  clock_starts_after          1944219 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              33 ticks
  pause_n_asserts_after        382237 ps
  pause_n_deasserts_after     1846590 ps
  clock_stops_after             94679 ps
  clock_starts_after          1908204 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       2087292 ps
  pause_n_deasserts_after     1117741 ps
  clock_stops_after             76254 ps
  clock_starts_after          1004111 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       1081479 ps
  pause_n_deasserts_after     1278142 ps
  clock_stops_after             85187 ps
  clock_starts_after          1608258 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       2169684 ps
  pause_n_deasserts_after      126703 ps
  clock_stops_after            256727 ps
  clock_starts_after           874596 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       3348937 ps
  pause_n_deasserts_after      288747 ps
  clock_stops_after             69098 ps
  clock_starts_after           699500 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              49 ticks
  pause_n_asserts_after        477232 ps
  pause_n_deasserts_after      156860 ps
  clock_stops_after            102721 ps
  clock_starts_after           723281 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       1758995 ps
  pause_n_deasserts_after      203733 ps
  clock_stops_after             50252 ps
  clock_starts_after          1923576 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              31 ticks
  pause_n_asserts_after       2032612 ps
  pause_n_deasserts_after      206343 ps
  clock_stops_after             12812 ps
  clock_starts_after          1969274 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       2002663 ps
  pause_n_deasserts_after      942311 ps
  clock_stops_after            249128 ps
  clock_starts_after          1619183 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       2822235 ps
  pause_n_deasserts_after      835148 ps
  clock_stops_after             62922 ps
  clock_starts_after           910380 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       1565120 ps
  pause_n_deasserts_after       16594 ps
  clock_stops_after            231364 ps
  clock_starts_after           782373 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       2041135 ps
  pause_n_deasserts_after     1690494 ps
  clock_stops_after            104914 ps
  clock_starts_after          1988719 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       2926448 ps
  pause_n_deasserts_after      416704 ps
  clock_stops_after            247183 ps
  clock_starts_after          1234615 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       2119363 ps
  pause_n_deasserts_after      545099 ps
  clock_stops_after            231088 ps
  clock_starts_after          1913589 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       1888030 ps
  pause_n_deasserts_after      885173 ps
  clock_stops_after             65553 ps
  clock_starts_after          1645859 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       2040444 ps
  pause_n_deasserts_after      735073 ps
  clock_stops_after             92557 ps
  clock_starts_after          1468887 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       2001198 ps
  pause_n_deasserts_after     1418563 ps
  clock_stops_after            191205 ps
  clock_starts_after          1871808 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              38 ticks
  pause_n_asserts_after        310644 ps
  pause_n_deasserts_after     1562358 ps
  clock_stops_after            207959 ps
  clock_starts_after          1653482 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       1053145 ps
  pause_n_deasserts_after      902700 ps
  clock_stops_after            225236 ps
  clock_starts_after          1084154 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       1975572 ps
  pause_n_deasserts_after     1778257 ps
  clock_stops_after            144694 ps
  clock_starts_after          1922367 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       1492321 ps
  pause_n_deasserts_after     1163156 ps
  clock_stops_after            230370 ps
  clock_starts_after          1675357 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       2177791 ps
  pause_n_deasserts_after      953850 ps
  clock_stops_after            233767 ps
  clock_starts_after          1147979 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              43 ticks
  pause_n_asserts_after        275264 ps
  pause_n_deasserts_after      416404 ps
  clock_stops_after             20364 ps
  clock_starts_after          1104883 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       2023192 ps
  pause_n_deasserts_after      619925 ps
  clock_stops_after            250519 ps
  clock_starts_after           995612 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       1786644 ps
  pause_n_deasserts_after      893828 ps
  clock_stops_after             66369 ps
  clock_starts_after           992793 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       1725218 ps
  pause_n_deasserts_after     1099884 ps
  clock_stops_after             31456 ps
  clock_starts_after           945860 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       2519413 ps
  pause_n_deasserts_after      357293 ps
  clock_stops_after            197124 ps
  clock_starts_after          1849274 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       1213046 ps
  pause_n_deasserts_after      891993 ps
  clock_stops_after             22843 ps
  clock_starts_after           858213 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       1326584 ps
  pause_n_deasserts_after      594499 ps
  clock_stops_after            186827 ps
  clock_starts_after          1208938 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       1215328 ps
  pause_n_deasserts_after      319908 ps
  clock_stops_after            138422 ps
  clock_starts_after          1931129 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       3062921 ps
  pause_n_deasserts_after       59735 ps
  clock_stops_after            196925 ps
  clock_starts_after           887576 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              36 ticks
  pause_n_asserts_after        675359 ps
  pause_n_deasserts_after      480088 ps
  clock_stops_after            154433 ps
  clock_starts_after          1768904 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       1438442 ps
  pause_n_deasserts_after     1098779 ps
  clock_stops_after              6284 ps
  clock_starts_after          1386949 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              42 ticks
  pause_n_asserts_after        761673 ps
  pause_n_deasserts_after      303105 ps
  clock_stops_after             53264 ps
  clock_starts_after          1206700 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       1189530 ps
  pause_n_deasserts_after      418470 ps
  clock_stops_after             70358 ps
  clock_starts_after           619974 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              43 ticks
  pause_n_asserts_after        679858 ps
  pause_n_deasserts_after     1181423 ps
  clock_stops_after             83270 ps
  clock_starts_after          1146781 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       1955425 ps
  pause_n_deasserts_after      390803 ps
  clock_stops_after              5863 ps
  clock_starts_after          1219848 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       2027568 ps
  pause_n_deasserts_after      569467 ps
  clock_stops_after             36691 ps
  clock_starts_after          1882866 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              46 ticks
  pause_n_asserts_after        661373 ps
  pause_n_deasserts_after       67480 ps
  clock_stops_after             30755 ps
  clock_starts_after           879784 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              38 ticks
  pause_n_asserts_after        507428 ps
  pause_n_deasserts_after     1587163 ps
  clock_stops_after            142878 ps
  clock_starts_after          1561613 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       1378509 ps
  pause_n_deasserts_after     1907130 ps
  clock_stops_after            196660 ps
  clock_starts_after          1937016 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       2620328 ps
  pause_n_deasserts_after      557714 ps
  clock_stops_after            214098 ps
  clock_starts_after          1064562 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       3051831 ps
  pause_n_deasserts_after      157664 ps
  clock_stops_after            250180 ps
  clock_starts_after           856596 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              40 ticks
  pause_n_asserts_after        449493 ps
  pause_n_deasserts_after     1344179 ps
  clock_stops_after            148747 ps
  clock_starts_after          1443639 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              50 ticks
  pause_n_asserts_after        440559 ps
  pause_n_deasserts_after      399148 ps
  clock_stops_after             97749 ps
  clock_starts_after           626946 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              31 ticks
  pause_n_asserts_after        410009 ps
  pause_n_deasserts_after      621338 ps
  clock_stops_after             33250 ps
  clock_starts_after          1984291 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              36 ticks
  pause_n_asserts_after        432976 ps
  pause_n_deasserts_after      247453 ps
  clock_stops_after              6118 ps
  clock_starts_after          1599832 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              40 ticks
  pause_n_asserts_after        663317 ps
  pause_n_deasserts_after      442433 ps
  clock_stops_after             44525 ps
  clock_starts_after          1331905 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       1336771 ps
  pause_n_deasserts_after     1530052 ps
  clock_stops_after             38928 ps
  clock_starts_after          1407032 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              36 ticks
  pause_n_asserts_after        543557 ps
  pause_n_deasserts_after       18496 ps
  clock_stops_after            217232 ps
  clock_starts_after          1787875 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       1460787 ps
  pause_n_deasserts_after      666313 ps
  clock_stops_after            130244 ps
  clock_starts_after          1937737 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       1093466 ps
  pause_n_deasserts_after     1246185 ps
  clock_stops_after            237516 ps
  clock_starts_after          1761306 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              39 ticks
  pause_n_asserts_after        177342 ps
  pause_n_deasserts_after      232946 ps
  clock_stops_after            247932 ps
  clock_starts_after          1587271 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              33 ticks
  pause_n_asserts_after        123254 ps
  pause_n_deasserts_after     1384123 ps
  clock_stops_after            217760 ps
  clock_starts_after          1998096 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       1303640 ps
  pause_n_deasserts_after      430080 ps
  clock_stops_after            129878 ps
  clock_starts_after          1856367 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              34 ticks
  pause_n_asserts_after        716936 ps
  pause_n_deasserts_after      708907 ps
  clock_stops_after             24625 ps
  clock_starts_after          1760857 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              37 ticks
  pause_n_asserts_after        910057 ps
  pause_n_deasserts_after      274647 ps
  clock_stops_after             12490 ps
  clock_starts_after          1536704 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       2097782 ps
  pause_n_deasserts_after      153630 ps
  clock_stops_after            218760 ps
  clock_starts_after          1730332 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              33 ticks
  pause_n_asserts_after        892201 ps
  pause_n_deasserts_after      500675 ps
  clock_stops_after             27422 ps
  clock_starts_after          1841737 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       2667612 ps
  pause_n_deasserts_after       79451 ps
  clock_stops_after             31053 ps
  clock_starts_after           706544 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              45 ticks
  pause_n_asserts_after        380921 ps
  pause_n_deasserts_after      720384 ps
  clock_stops_after            250205 ps
  clock_starts_after          1166051 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       2143552 ps
  pause_n_deasserts_after      723143 ps
  clock_stops_after             96918 ps
  clock_starts_after          1978545 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       2771133 ps
  pause_n_deasserts_after     1015559 ps
  clock_stops_after            207236 ps
  clock_starts_after          1406315 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       1535495 ps
  pause_n_deasserts_after       38713 ps
  clock_stops_after             12553 ps
  clock_starts_after          1531757 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       1166828 ps
  pause_n_deasserts_after       96195 ps
  clock_stops_after            235020 ps
  clock_starts_after          1000536 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       1590105 ps
  pause_n_deasserts_after     1520666 ps
  clock_stops_after             88490 ps
  clock_starts_after          1683382 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       1814873 ps
  pause_n_deasserts_after     1111795 ps
  clock_stops_after            113771 ps
  clock_starts_after          1496947 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       2446594 ps
  pause_n_deasserts_after      397553 ps
  clock_stops_after            147243 ps
  clock_starts_after          1181479 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       1659111 ps
  pause_n_deasserts_after      863466 ps
  clock_stops_after             24389 ps
  clock_starts_after          1590571 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       2221051 ps
  pause_n_deasserts_after     1062967 ps
  clock_stops_after              3729 ps
  clock_starts_after          1769410 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       1498316 ps
  pause_n_deasserts_after      544944 ps
  clock_stops_after             24808 ps
  clock_starts_after           850573 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       2521057 ps
  pause_n_deasserts_after      710541 ps
  clock_stops_after            121360 ps
  clock_starts_after          1286608 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              36 ticks
  pause_n_asserts_after          2605 ps
  pause_n_deasserts_after      861793 ps
  clock_stops_after            133783 ps
  clock_starts_after          1706994 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       2843965 ps
  pause_n_deasserts_after     1376934 ps
  clock_stops_after             32881 ps
  clock_starts_after          1378746 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       3242067 ps
  pause_n_deasserts_after       73746 ps
  clock_stops_after             49525 ps
  clock_starts_after           740457 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       1739774 ps
  pause_n_deasserts_after      473739 ps
  clock_stops_after            249455 ps
  clock_starts_after          1155728 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       2588222 ps
  pause_n_deasserts_after      846485 ps
  clock_stops_after            240748 ps
  clock_starts_after          1023634 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       1630034 ps
  pause_n_deasserts_after      459534 ps
  clock_stops_after             67376 ps
  clock_starts_after           916382 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              36 ticks
  pause_n_asserts_after        779631 ps
  pause_n_deasserts_after     1421816 ps
  clock_stops_after            110166 ps
  clock_starts_after          1668045 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              45 ticks
  pause_n_asserts_after        123261 ps
  pause_n_deasserts_after      397384 ps
  clock_stops_after             46812 ps
  clock_starts_after           962424 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       1379452 ps
  pause_n_deasserts_after      360563 ps
  clock_stops_after             63840 ps
  clock_starts_after           597439 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       2318034 ps
  pause_n_deasserts_after     1243158 ps
  clock_stops_after            224323 ps
  clock_starts_after          1219307 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              31 ticks
  pause_n_asserts_after        267986 ps
  pause_n_deasserts_after      403023 ps
  clock_stops_after              1632 ps
  clock_starts_after          1987107 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       1867817 ps
  pause_n_deasserts_after      482399 ps
  clock_stops_after              2030 ps
  clock_starts_after          1535299 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       1430975 ps
  pause_n_deasserts_after     1143588 ps
  clock_stops_after             92113 ps
  clock_starts_after          1983309 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       2202347 ps
  pause_n_deasserts_after     1198643 ps
  clock_stops_after            198899 ps
  clock_starts_after          1551588 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              39 ticks
  pause_n_asserts_after        752664 ps
  pause_n_deasserts_after       26095 ps
  clock_stops_after            199564 ps
  clock_starts_after          1578800 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              31 ticks
  pause_n_asserts_after         79214 ps
  pause_n_deasserts_after       71526 ps
  clock_stops_after              2013 ps
  clock_starts_after          1966860 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              45 ticks
  pause_n_asserts_after        913818 ps
  pause_n_deasserts_after       99256 ps
  clock_stops_after            230437 ps
  clock_starts_after          1163616 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       1245370 ps
  pause_n_deasserts_after      141890 ps
  clock_stops_after            182708 ps
  clock_starts_after          1742761 ps
========================================

Using:
  missing edges                115 edges
  PCD pause length              34 ticks
  pause_n_asserts_after         70538 ps
  pause_n_deasserts_after      402789 ps
  clock_stops_after            204067 ps
  clock_starts_after          1925373 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       1619096 ps
  pause_n_deasserts_after       71027 ps
  clock_stops_after             56276 ps
  clock_starts_after          1980306 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       2378899 ps
  pause_n_deasserts_after      166923 ps
  clock_stops_after             14939 ps
  clock_starts_after           834761 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       2975636 ps
  pause_n_deasserts_after      558806 ps
  clock_stops_after            153324 ps
  clock_starts_after           987317 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       1544170 ps
  pause_n_deasserts_after      458856 ps
  clock_stops_after             14406 ps
  clock_starts_after          1135568 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              35 ticks
  pause_n_asserts_after        612794 ps
  pause_n_deasserts_after     1279873 ps
  clock_stops_after             84509 ps
  clock_starts_after          1784895 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              31 ticks
  pause_n_asserts_after       1261017 ps
  pause_n_deasserts_after     1597212 ps
  clock_stops_after             33248 ps
  clock_starts_after          1997597 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              48 ticks
  pause_n_asserts_after        742458 ps
  pause_n_deasserts_after       63161 ps
  clock_stops_after             36281 ps
  clock_starts_after           744048 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              43 ticks
  pause_n_asserts_after        268750 ps
  pause_n_deasserts_after      712886 ps
  clock_stops_after            199166 ps
  clock_starts_after          1323392 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              38 ticks
  pause_n_asserts_after        232783 ps
  pause_n_deasserts_after      578293 ps
  clock_stops_after             38225 ps
  clock_starts_after          1533863 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       2057192 ps
  pause_n_deasserts_after     1379534 ps
  clock_stops_after             55512 ps
  clock_starts_after          1885318 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       1833806 ps
  pause_n_deasserts_after       46282 ps
  clock_stops_after            185944 ps
  clock_starts_after          1972767 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              48 ticks
  pause_n_asserts_after        127131 ps
  pause_n_deasserts_after      157123 ps
  clock_stops_after            184088 ps
  clock_starts_after           912155 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       2716607 ps
  pause_n_deasserts_after       50307 ps
  clock_stops_after             53894 ps
  clock_starts_after           790348 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              47 ticks
  pause_n_asserts_after        374687 ps
  pause_n_deasserts_after      692597 ps
  clock_stops_after             86002 ps
  clock_starts_after           893553 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              31 ticks
  pause_n_asserts_after        311005 ps
  pause_n_deasserts_after      329715 ps
  clock_stops_after             25288 ps
  clock_starts_after          1994873 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       1812576 ps
  pause_n_deasserts_after       26650 ps
  clock_stops_after            197235 ps
  clock_starts_after          1472560 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              48 ticks
  pause_n_asserts_after        741075 ps
  pause_n_deasserts_after      297406 ps
  clock_stops_after             99989 ps
  clock_starts_after           813918 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              38 ticks
  pause_n_asserts_after        540258 ps
  pause_n_deasserts_after       84212 ps
  clock_stops_after            161412 ps
  clock_starts_after          1650682 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       2301231 ps
  pause_n_deasserts_after      158539 ps
  clock_stops_after            161486 ps
  clock_starts_after          1996317 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              40 ticks
  pause_n_asserts_after        144166 ps
  pause_n_deasserts_after      241442 ps
  clock_stops_after            184930 ps
  clock_starts_after          1543597 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       2067840 ps
  pause_n_deasserts_after      984541 ps
  clock_stops_after            150655 ps
  clock_starts_after          1790833 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       2200221 ps
  pause_n_deasserts_after       85186 ps
  clock_stops_after            136721 ps
  clock_starts_after          1324977 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       1733237 ps
  pause_n_deasserts_after      656533 ps
  clock_stops_after             61665 ps
  clock_starts_after           640709 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              34 ticks
  pause_n_asserts_after        129473 ps
  pause_n_deasserts_after      770002 ps
  clock_stops_after            102897 ps
  clock_starts_after          1865997 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       1718912 ps
  pause_n_deasserts_after      613611 ps
  clock_stops_after             47019 ps
  clock_starts_after          1387452 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       3253326 ps
  pause_n_deasserts_after       83215 ps
  clock_stops_after            149241 ps
  clock_starts_after          1041835 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       1641714 ps
  pause_n_deasserts_after      770830 ps
  clock_stops_after             97663 ps
  clock_starts_after          1918834 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       2146345 ps
  pause_n_deasserts_after      310004 ps
  clock_stops_after             90515 ps
  clock_starts_after           916858 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              31 ticks
  pause_n_asserts_after       1088467 ps
  pause_n_deasserts_after     1857127 ps
  clock_stops_after             28752 ps
  clock_starts_after          1992746 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              49 ticks
  pause_n_asserts_after        785227 ps
  pause_n_deasserts_after      824716 ps
  clock_stops_after             58227 ps
  clock_starts_after           701534 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       1207404 ps
  pause_n_deasserts_after      663880 ps
  clock_stops_after            187424 ps
  clock_starts_after           923061 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       3143405 ps
  pause_n_deasserts_after      715420 ps
  clock_stops_after             46717 ps
  clock_starts_after           659048 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       1245886 ps
  pause_n_deasserts_after      741201 ps
  clock_stops_after            140693 ps
  clock_starts_after          1837711 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              32 ticks
  pause_n_asserts_after        167317 ps
  pause_n_deasserts_after      388365 ps
  clock_stops_after             30854 ps
  clock_starts_after          1929551 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              41 ticks
  pause_n_asserts_after        736406 ps
  pause_n_deasserts_after     1249749 ps
  clock_stops_after             93695 ps
  clock_starts_after          1343092 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       1701616 ps
  pause_n_deasserts_after      544642 ps
  clock_stops_after            130756 ps
  clock_starts_after          1007647 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       1187270 ps
  pause_n_deasserts_after     1566696 ps
  clock_stops_after             34813 ps
  clock_starts_after          1501004 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              44 ticks
  pause_n_asserts_after        877187 ps
  pause_n_deasserts_after     1012352 ps
  clock_stops_after            142077 ps
  clock_starts_after          1151642 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       1434811 ps
  pause_n_deasserts_after      120816 ps
  clock_stops_after            129359 ps
  clock_starts_after          1888321 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       2262723 ps
  pause_n_deasserts_after     1814004 ps
  clock_stops_after             26282 ps
  clock_starts_after          1941095 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       3272898 ps
  pause_n_deasserts_after      664986 ps
  clock_stops_after             93948 ps
  clock_starts_after           764653 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       1732654 ps
  pause_n_deasserts_after      141108 ps
  clock_stops_after            142409 ps
  clock_starts_after          1309475 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       2265960 ps
  pause_n_deasserts_after      880350 ps
  clock_stops_after            219787 ps
  clock_starts_after          1677140 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              40 ticks
  pause_n_asserts_after        169133 ps
  pause_n_deasserts_after      171458 ps
  clock_stops_after             81333 ps
  clock_starts_after          1407660 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              46 ticks
  pause_n_asserts_after        972121 ps
  pause_n_deasserts_after      244707 ps
  clock_stops_after             11376 ps
  clock_starts_after           888938 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              50 ticks
  pause_n_asserts_after        181408 ps
  pause_n_deasserts_after       87085 ps
  clock_stops_after             56625 ps
  clock_starts_after           631700 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       1149078 ps
  pause_n_deasserts_after      217224 ps
  clock_stops_after            205903 ps
  clock_starts_after          1308568 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              43 ticks
  pause_n_asserts_after        831582 ps
  pause_n_deasserts_after     1302876 ps
  clock_stops_after             87824 ps
  clock_starts_after          1208276 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              39 ticks
  pause_n_asserts_after        262935 ps
  pause_n_deasserts_after      654913 ps
  clock_stops_after            183743 ps
  clock_starts_after          1568498 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              32 ticks
  pause_n_asserts_after        820619 ps
  pause_n_deasserts_after      425515 ps
  clock_stops_after             94379 ps
  clock_starts_after          1993663 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       3447811 ps
  pause_n_deasserts_after      380225 ps
  clock_stops_after             88699 ps
  clock_starts_after           761031 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       2419187 ps
  pause_n_deasserts_after      433871 ps
  clock_stops_after            104058 ps
  clock_starts_after          1510855 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       1724547 ps
  pause_n_deasserts_after      613415 ps
  clock_stops_after            110076 ps
  clock_starts_after           761815 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              41 ticks
  pause_n_asserts_after        823380 ps
  pause_n_deasserts_after      364036 ps
  clock_stops_after            157190 ps
  clock_starts_after          1420884 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              46 ticks
  pause_n_asserts_after        356451 ps
  pause_n_deasserts_after     1037140 ps
  clock_stops_after            184383 ps
  clock_starts_after          1078134 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              45 ticks
  pause_n_asserts_after        614802 ps
  pause_n_deasserts_after       97939 ps
  clock_stops_after            154381 ps
  clock_starts_after          1108087 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       2847215 ps
  pause_n_deasserts_after      653948 ps
  clock_stops_after            125597 ps
  clock_starts_after           719890 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              46 ticks
  pause_n_asserts_after        595568 ps
  pause_n_deasserts_after      183273 ps
  clock_stops_after            183932 ps
  clock_starts_after          1041509 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       3158130 ps
  pause_n_deasserts_after      332750 ps
  clock_stops_after             31014 ps
  clock_starts_after           746998 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              37 ticks
  pause_n_asserts_after        904689 ps
  pause_n_deasserts_after      122201 ps
  clock_stops_after            179766 ps
  clock_starts_after          1725166 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              48 ticks
  pause_n_asserts_after        309980 ps
  pause_n_deasserts_after      669342 ps
  clock_stops_after            172119 ps
  clock_starts_after           913846 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       2708106 ps
  pause_n_deasserts_after      203680 ps
  clock_stops_after             98500 ps
  clock_starts_after          1039213 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              42 ticks
  pause_n_asserts_after         93836 ps
  pause_n_deasserts_after     1014043 ps
  clock_stops_after            136870 ps
  clock_starts_after          1300017 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       1612371 ps
  pause_n_deasserts_after      620002 ps
  clock_stops_after            121786 ps
  clock_starts_after          1821217 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       1884003 ps
  pause_n_deasserts_after      411550 ps
  clock_stops_after            143444 ps
  clock_starts_after          1246345 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       2208877 ps
  pause_n_deasserts_after     1960411 ps
  clock_stops_after            112199 ps
  clock_starts_after          1896202 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              31 ticks
  pause_n_asserts_after        596154 ps
  pause_n_deasserts_after     1636564 ps
  clock_stops_after             18469 ps
  clock_starts_after          1991411 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       2264043 ps
  pause_n_deasserts_after      249700 ps
  clock_stops_after             14866 ps
  clock_starts_after          1113280 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              33 ticks
  pause_n_asserts_after        782354 ps
  pause_n_deasserts_after      384088 ps
  clock_stops_after             98227 ps
  clock_starts_after          1945453 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       1244104 ps
  pause_n_deasserts_after      161379 ps
  clock_stops_after            212931 ps
  clock_starts_after          1317473 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       1713382 ps
  pause_n_deasserts_after      210163 ps
  clock_stops_after              5089 ps
  clock_starts_after          1335984 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       2269900 ps
  pause_n_deasserts_after       18401 ps
  clock_stops_after            138291 ps
  clock_starts_after           864175 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       2688943 ps
  pause_n_deasserts_after      676637 ps
  clock_stops_after            102067 ps
  clock_starts_after          1122101 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              44 ticks
  pause_n_asserts_after        825470 ps
  pause_n_deasserts_after      455852 ps
  clock_stops_after             15022 ps
  clock_starts_after          1057812 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       2412736 ps
  pause_n_deasserts_after       42396 ps
  clock_stops_after             37760 ps
  clock_starts_after           659157 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              40 ticks
  pause_n_asserts_after        141350 ps
  pause_n_deasserts_after      642189 ps
  clock_stops_after            116725 ps
  clock_starts_after          1445296 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       3103889 ps
  pause_n_deasserts_after      552444 ps
  clock_stops_after            150360 ps
  clock_starts_after          1058537 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       2357612 ps
  pause_n_deasserts_after     1176975 ps
  clock_stops_after            153418 ps
  clock_starts_after          1624487 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              38 ticks
  pause_n_asserts_after        845200 ps
  pause_n_deasserts_after      623162 ps
  clock_stops_after             39176 ps
  clock_starts_after          1538783 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       1738933 ps
  pause_n_deasserts_after      347083 ps
  clock_stops_after            110418 ps
  clock_starts_after          1584506 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       2286066 ps
  pause_n_deasserts_after     1560407 ps
  clock_stops_after             53521 ps
  clock_starts_after          1752373 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       3183470 ps
  pause_n_deasserts_after      905896 ps
  clock_stops_after            127798 ps
  clock_starts_after          1024421 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              31 ticks
  pause_n_asserts_after       2246116 ps
  pause_n_deasserts_after     1965309 ps
  clock_stops_after             36370 ps
  clock_starts_after          1991530 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       2609337 ps
  pause_n_deasserts_after      228254 ps
  clock_stops_after            192138 ps
  clock_starts_after           865783 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       1821092 ps
  pause_n_deasserts_after      615021 ps
  clock_stops_after             68422 ps
  clock_starts_after          1892724 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       1588961 ps
  pause_n_deasserts_after      697781 ps
  clock_stops_after            194950 ps
  clock_starts_after          1768342 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       2544353 ps
  pause_n_deasserts_after      194159 ps
  clock_stops_after            100803 ps
  clock_starts_after           755073 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              31 ticks
  pause_n_asserts_after       1675462 ps
  pause_n_deasserts_after     1400763 ps
  clock_stops_after             16223 ps
  clock_starts_after          1993915 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       2658131 ps
  pause_n_deasserts_after       49084 ps
  clock_stops_after             55714 ps
  clock_starts_after           947211 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              31 ticks
  pause_n_asserts_after       1939711 ps
  pause_n_deasserts_after     1750894 ps
  clock_stops_after              7770 ps
  clock_starts_after          1999141 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       1195215 ps
  pause_n_deasserts_after      408372 ps
  clock_stops_after              5782 ps
  clock_starts_after          1846748 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              50 ticks
  pause_n_asserts_after        415230 ps
  pause_n_deasserts_after      216665 ps
  clock_stops_after            155010 ps
  clock_starts_after           742943 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       1148298 ps
  pause_n_deasserts_after      931508 ps
  clock_stops_after            133863 ps
  clock_starts_after          1101249 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              50 ticks
  pause_n_asserts_after        448893 ps
  pause_n_deasserts_after      261615 ps
  clock_stops_after            217496 ps
  clock_starts_after           793494 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       1369439 ps
  pause_n_deasserts_after      961758 ps
  clock_stops_after             88104 ps
  clock_starts_after          1998424 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       2701334 ps
  pause_n_deasserts_after      591979 ps
  clock_stops_after             33156 ps
  clock_starts_after           842455 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              36 ticks
  pause_n_asserts_after        374734 ps
  pause_n_deasserts_after      770142 ps
  clock_stops_after            110157 ps
  clock_starts_after          1716379 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              35 ticks
  pause_n_asserts_after        663533 ps
  pause_n_deasserts_after     1273080 ps
  clock_stops_after             58157 ps
  clock_starts_after          1759762 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       2803958 ps
  pause_n_deasserts_after       98668 ps
  clock_stops_after            197240 ps
  clock_starts_after          1220134 ps
========================================

Using:
  missing edges                116 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       2825216 ps
  pause_n_deasserts_after       60845 ps
  clock_stops_after              6416 ps
  clock_starts_after          1404380 ps
========================================
Stopping new assertion attempts at time 16369601204691ps: level = 0 arg = out_iface.useAsserts.dataValidOnlyOneTick (from inst sequence_decode_tb (../../verification/tb/iso14443_2a/sequence_decode_tb.sv:392))

Using:
  missing edges                117 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       2677836 ps
  pause_n_deasserts_after       68534 ps
  clock_stops_after            158309 ps
  clock_starts_after          1396435 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       2254387 ps
  pause_n_deasserts_after     1207101 ps
  clock_stops_after            147223 ps
  clock_starts_after          1427555 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              48 ticks
  pause_n_asserts_after        560812 ps
  pause_n_deasserts_after      751521 ps
  clock_stops_after            179381 ps
  clock_starts_after           925365 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       1182267 ps
  pause_n_deasserts_after      599826 ps
  clock_stops_after             36573 ps
  clock_starts_after           783579 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       1912142 ps
  pause_n_deasserts_after      424991 ps
  clock_stops_after            153104 ps
  clock_starts_after           774410 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       1368937 ps
  pause_n_deasserts_after      802208 ps
  clock_stops_after            178042 ps
  clock_starts_after          1150762 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       1389848 ps
  pause_n_deasserts_after      929513 ps
  clock_stops_after              2969 ps
  clock_starts_after          1400963 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       1823748 ps
  pause_n_deasserts_after      551646 ps
  clock_stops_after            121775 ps
  clock_starts_after           905619 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       2158868 ps
  pause_n_deasserts_after      493705 ps
  clock_stops_after            153705 ps
  clock_starts_after          1473378 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       1652812 ps
  pause_n_deasserts_after       84019 ps
  clock_stops_after             61288 ps
  clock_starts_after          1999676 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              46 ticks
  pause_n_asserts_after        565229 ps
  pause_n_deasserts_after      725404 ps
  clock_stops_after            138066 ps
  clock_starts_after          1063646 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              41 ticks
  pause_n_asserts_after        631233 ps
  pause_n_deasserts_after        8761 ps
  clock_stops_after              4595 ps
  clock_starts_after          1302990 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       2332724 ps
  pause_n_deasserts_after     1279564 ps
  clock_stops_after            142420 ps
  clock_starts_after          1799775 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       1191695 ps
  pause_n_deasserts_after     1919217 ps
  clock_stops_after             23569 ps
  clock_starts_after          1971004 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       2336719 ps
  pause_n_deasserts_after       91162 ps
  clock_stops_after             36960 ps
  clock_starts_after           765788 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       1029496 ps
  pause_n_deasserts_after      924015 ps
  clock_stops_after            148045 ps
  clock_starts_after          1472509 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       2019360 ps
  pause_n_deasserts_after      670323 ps
  clock_stops_after             37958 ps
  clock_starts_after          1050942 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       2173813 ps
  pause_n_deasserts_after      869287 ps
  clock_stops_after             92978 ps
  clock_starts_after          1318035 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              49 ticks
  pause_n_asserts_after        614705 ps
  pause_n_deasserts_after       29378 ps
  clock_stops_after            177099 ps
  clock_starts_after           862385 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       1603362 ps
  pause_n_deasserts_after      380123 ps
  clock_stops_after            120818 ps
  clock_starts_after          1623946 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       2598314 ps
  pause_n_deasserts_after      498309 ps
  clock_stops_after             91336 ps
  clock_starts_after          1616955 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       1699709 ps
  pause_n_deasserts_after      330042 ps
  clock_stops_after            160819 ps
  clock_starts_after           789191 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       1228458 ps
  pause_n_deasserts_after     1987883 ps
  clock_stops_after              2375 ps
  clock_starts_after          1986209 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              49 ticks
  pause_n_asserts_after        964894 ps
  pause_n_deasserts_after      376400 ps
  clock_stops_after            148327 ps
  clock_starts_after           862931 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       2538003 ps
  pause_n_deasserts_after      734456 ps
  clock_stops_after             99928 ps
  clock_starts_after           799467 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       3289671 ps
  pause_n_deasserts_after      139046 ps
  clock_stops_after            168068 ps
  clock_starts_after           776375 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       2851392 ps
  pause_n_deasserts_after      676870 ps
  clock_stops_after             53391 ps
  clock_starts_after           968698 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       1980521 ps
  pause_n_deasserts_after      273853 ps
  clock_stops_after             48774 ps
  clock_starts_after           983097 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       2588500 ps
  pause_n_deasserts_after     1189563 ps
  clock_stops_after             24009 ps
  clock_starts_after          1226855 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              36 ticks
  pause_n_asserts_after        329926 ps
  pause_n_deasserts_after      295785 ps
  clock_stops_after             93280 ps
  clock_starts_after          1755450 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       2433512 ps
  pause_n_deasserts_after       51550 ps
  clock_stops_after            121966 ps
  clock_starts_after          1646414 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       3249597 ps
  pause_n_deasserts_after      671442 ps
  clock_stops_after            173946 ps
  clock_starts_after           808411 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              48 ticks
  pause_n_asserts_after        213892 ps
  pause_n_deasserts_after      796909 ps
  clock_stops_after            161827 ps
  clock_starts_after           922804 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       2461011 ps
  pause_n_deasserts_after      816082 ps
  clock_stops_after            116660 ps
  clock_starts_after           835609 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       2353898 ps
  pause_n_deasserts_after      136633 ps
  clock_stops_after             87206 ps
  clock_starts_after          1469585 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              32 ticks
  pause_n_asserts_after         14398 ps
  pause_n_deasserts_after      823258 ps
  clock_stops_after             62848 ps
  clock_starts_after          1992358 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              32 ticks
  pause_n_asserts_after        672907 ps
  pause_n_deasserts_after     1638096 ps
  clock_stops_after             51640 ps
  clock_starts_after          1994146 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       2959924 ps
  pause_n_deasserts_after     1173101 ps
  clock_stops_after             44093 ps
  clock_starts_after          1194049 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       1082106 ps
  pause_n_deasserts_after       16305 ps
  clock_stops_after             88995 ps
  clock_starts_after          1756134 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       1328870 ps
  pause_n_deasserts_after     1863798 ps
  clock_stops_after            155819 ps
  clock_starts_after          1898895 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              33 ticks
  pause_n_asserts_after        896671 ps
  pause_n_deasserts_after     1203373 ps
  clock_stops_after             60379 ps
  clock_starts_after          1936278 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       1137681 ps
  pause_n_deasserts_after     1149235 ps
  clock_stops_after             99122 ps
  clock_starts_after          1902278 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       2591892 ps
  pause_n_deasserts_after      547111 ps
  clock_stops_after             11662 ps
  clock_starts_after          1011383 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       1943519 ps
  pause_n_deasserts_after      468818 ps
  clock_stops_after            122123 ps
  clock_starts_after          1559575 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       1118036 ps
  pause_n_deasserts_after      249245 ps
  clock_stops_after            146564 ps
  clock_starts_after          1359976 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              36 ticks
  pause_n_asserts_after        546465 ps
  pause_n_deasserts_after      707763 ps
  clock_stops_after             21540 ps
  clock_starts_after          1670045 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              45 ticks
  pause_n_asserts_after        197659 ps
  pause_n_deasserts_after      966517 ps
  clock_stops_after             61226 ps
  clock_starts_after          1061140 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              48 ticks
  pause_n_asserts_after        428096 ps
  pause_n_deasserts_after      205514 ps
  clock_stops_after            164007 ps
  clock_starts_after           935158 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       1725393 ps
  pause_n_deasserts_after      847360 ps
  clock_stops_after            160041 ps
  clock_starts_after          1977242 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       1642474 ps
  pause_n_deasserts_after     1734113 ps
  clock_stops_after            139731 ps
  clock_starts_after          1785806 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              38 ticks
  pause_n_asserts_after        758565 ps
  pause_n_deasserts_after     1496881 ps
  clock_stops_after            162371 ps
  clock_starts_after          1667496 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              48 ticks
  pause_n_asserts_after         37783 ps
  pause_n_deasserts_after      352180 ps
  clock_stops_after             78037 ps
  clock_starts_after           870369 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       2095870 ps
  pause_n_deasserts_after       60826 ps
  clock_stops_after            172339 ps
  clock_starts_after          1587932 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              41 ticks
  pause_n_asserts_after        788648 ps
  pause_n_deasserts_after       67259 ps
  clock_stops_after            138274 ps
  clock_starts_after          1416914 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              50 ticks
  pause_n_asserts_after        833165 ps
  pause_n_deasserts_after        3076 ps
  clock_stops_after             52489 ps
  clock_starts_after           686035 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       1235661 ps
  pause_n_deasserts_after      902241 ps
  clock_stops_after             29572 ps
  clock_starts_after          1326952 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              32 ticks
  pause_n_asserts_after        750914 ps
  pause_n_deasserts_after     1062488 ps
  clock_stops_after             57146 ps
  clock_starts_after          1998901 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              35 ticks
  pause_n_asserts_after        632714 ps
  pause_n_deasserts_after      890046 ps
  clock_stops_after             69485 ps
  clock_starts_after          1786121 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              44 ticks
  pause_n_asserts_after         50328 ps
  pause_n_deasserts_after      640909 ps
  clock_stops_after            183690 ps
  clock_starts_after          1232792 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              34 ticks
  pause_n_asserts_after        725418 ps
  pause_n_deasserts_after      893074 ps
  clock_stops_after             40510 ps
  clock_starts_after          1855951 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              41 ticks
  pause_n_asserts_after        102004 ps
  pause_n_deasserts_after     1051737 ps
  clock_stops_after            120026 ps
  clock_starts_after          1423697 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              41 ticks
  pause_n_asserts_after        200079 ps
  pause_n_deasserts_after      933116 ps
  clock_stops_after            104383 ps
  clock_starts_after          1365579 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       1976941 ps
  pause_n_deasserts_after      885998 ps
  clock_stops_after            141144 ps
  clock_starts_after           959691 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              40 ticks
  pause_n_asserts_after        417881 ps
  pause_n_deasserts_after     1028100 ps
  clock_stops_after             66294 ps
  clock_starts_after          1412493 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       1478591 ps
  pause_n_deasserts_after      621352 ps
  clock_stops_after            154021 ps
  clock_starts_after          1025919 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       1773489 ps
  pause_n_deasserts_after     1855994 ps
  clock_stops_after              5926 ps
  clock_starts_after          1832696 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       2218577 ps
  pause_n_deasserts_after      164801 ps
  clock_stops_after            116409 ps
  clock_starts_after          1877013 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       1259455 ps
  pause_n_deasserts_after      441514 ps
  clock_stops_after            141124 ps
  clock_starts_after          1865825 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       1955987 ps
  pause_n_deasserts_after      860154 ps
  clock_stops_after             97637 ps
  clock_starts_after          1914223 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              44 ticks
  pause_n_asserts_after        455083 ps
  pause_n_deasserts_after      613388 ps
  clock_stops_after            112273 ps
  clock_starts_after          1185987 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       1527116 ps
  pause_n_deasserts_after     1008884 ps
  clock_stops_after            103624 ps
  clock_starts_after          1011931 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              36 ticks
  pause_n_asserts_after        662786 ps
  pause_n_deasserts_after     1260554 ps
  clock_stops_after             15818 ps
  clock_starts_after          1669873 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              37 ticks
  pause_n_asserts_after        800775 ps
  pause_n_deasserts_after     1552639 ps
  clock_stops_after            110698 ps
  clock_starts_after          1723716 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              37 ticks
  pause_n_asserts_after        692002 ps
  pause_n_deasserts_after       97968 ps
  clock_stops_after             52140 ps
  clock_starts_after          1657452 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       2777896 ps
  pause_n_deasserts_after      547385 ps
  clock_stops_after             59485 ps
  clock_starts_after           755886 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       3489860 ps
  pause_n_deasserts_after      186917 ps
  clock_stops_after             79173 ps
  clock_starts_after           717434 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       1206881 ps
  pause_n_deasserts_after     1705353 ps
  clock_stops_after             55252 ps
  clock_starts_after          1785245 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       1349893 ps
  pause_n_deasserts_after      855805 ps
  clock_stops_after            123948 ps
  clock_starts_after          1709253 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       1849967 ps
  pause_n_deasserts_after      444247 ps
  clock_stops_after             11318 ps
  clock_starts_after          1025659 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              35 ticks
  pause_n_asserts_after        787241 ps
  pause_n_deasserts_after      822312 ps
  clock_stops_after            176265 ps
  clock_starts_after          1889666 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       1419219 ps
  pause_n_deasserts_after     1954680 ps
  clock_stops_after            110155 ps
  clock_starts_after          1909689 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       1005928 ps
  pause_n_deasserts_after      730973 ps
  clock_stops_after            127721 ps
  clock_starts_after           902479 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       2310137 ps
  pause_n_deasserts_after     1085638 ps
  clock_stops_after            154800 ps
  clock_starts_after          1661261 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              48 ticks
  pause_n_asserts_after        596639 ps
  pause_n_deasserts_after       40816 ps
  clock_stops_after            171531 ps
  clock_starts_after           936293 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              36 ticks
  pause_n_asserts_after        328197 ps
  pause_n_deasserts_after     1343206 ps
  clock_stops_after             92464 ps
  clock_starts_after          1748406 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       1485338 ps
  pause_n_deasserts_after      564746 ps
  clock_stops_after             99792 ps
  clock_starts_after          1009484 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       1829028 ps
  pause_n_deasserts_after      435256 ps
  clock_stops_after             60321 ps
  clock_starts_after          1782041 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              44 ticks
  pause_n_asserts_after        725438 ps
  pause_n_deasserts_after       41379 ps
  clock_stops_after            158248 ps
  clock_starts_after          1247269 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              32 ticks
  pause_n_asserts_after        240361 ps
  pause_n_deasserts_after     1228812 ps
  clock_stops_after             25771 ps
  clock_starts_after          1955168 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       2958448 ps
  pause_n_deasserts_after     1171711 ps
  clock_stops_after            134802 ps
  clock_starts_after          1257513 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       1668720 ps
  pause_n_deasserts_after      946563 ps
  clock_stops_after            105947 ps
  clock_starts_after          1971162 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       1819651 ps
  pause_n_deasserts_after       84019 ps
  clock_stops_after            141803 ps
  clock_starts_after          1634657 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       2420814 ps
  pause_n_deasserts_after      618318 ps
  clock_stops_after            102075 ps
  clock_starts_after          1968080 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       1479203 ps
  pause_n_deasserts_after      883624 ps
  clock_stops_after             15862 ps
  clock_starts_after          1755092 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       1691906 ps
  pause_n_deasserts_after     1029563 ps
  clock_stops_after              5623 ps
  clock_starts_after          1809453 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       1098720 ps
  pause_n_deasserts_after      914047 ps
  clock_stops_after            141395 ps
  clock_starts_after          1213149 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       2454707 ps
  pause_n_deasserts_after      138386 ps
  clock_stops_after            102410 ps
  clock_starts_after           883523 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       2035331 ps
  pause_n_deasserts_after     1134660 ps
  clock_stops_after            170179 ps
  clock_starts_after          1319516 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              48 ticks
  pause_n_asserts_after        142347 ps
  pause_n_deasserts_after      874882 ps
  clock_stops_after             13797 ps
  clock_starts_after           784268 ps
========================================

Using:
  missing edges                117 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       1956142 ps
  pause_n_deasserts_after     1207541 ps
  clock_stops_after             19306 ps
  clock_starts_after          1689522 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              46 ticks
  pause_n_asserts_after        292735 ps
  pause_n_deasserts_after      402821 ps
  clock_stops_after             38716 ps
  clock_starts_after          1015020 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              32 ticks
  pause_n_asserts_after        822948 ps
  pause_n_deasserts_after     1741174 ps
  clock_stops_after             14647 ps
  clock_starts_after          1996193 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       2233943 ps
  pause_n_deasserts_after     1106190 ps
  clock_stops_after             30916 ps
  clock_starts_after          1204060 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       1890884 ps
  pause_n_deasserts_after     1152230 ps
  clock_stops_after             33168 ps
  clock_starts_after          1209255 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              43 ticks
  pause_n_asserts_after        203307 ps
  pause_n_deasserts_after     1087246 ps
  clock_stops_after             14413 ps
  clock_starts_after          1187308 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              47 ticks
  pause_n_asserts_after        830532 ps
  pause_n_deasserts_after      937802 ps
  clock_stops_after             15053 ps
  clock_starts_after           894724 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              47 ticks
  pause_n_asserts_after        984186 ps
  pause_n_deasserts_after      835830 ps
  clock_stops_after             55720 ps
  clock_starts_after           935764 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       2411428 ps
  pause_n_deasserts_after      927613 ps
  clock_stops_after             71906 ps
  clock_starts_after          1220524 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       2586812 ps
  pause_n_deasserts_after      415905 ps
  clock_stops_after            139614 ps
  clock_starts_after          1075035 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       1622107 ps
  pause_n_deasserts_after      585590 ps
  clock_stops_after             89010 ps
  clock_starts_after          1848386 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              44 ticks
  pause_n_asserts_after        771432 ps
  pause_n_deasserts_after     1163000 ps
  clock_stops_after            118913 ps
  clock_starts_after          1216812 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       1544717 ps
  pause_n_deasserts_after      692479 ps
  clock_stops_after             25178 ps
  clock_starts_after          1876701 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       1002132 ps
  pause_n_deasserts_after      105499 ps
  clock_stops_after             18617 ps
  clock_starts_after          1940951 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              39 ticks
  pause_n_asserts_after        935680 ps
  pause_n_deasserts_after      967552 ps
  clock_stops_after             63216 ps
  clock_starts_after          1544903 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       2083185 ps
  pause_n_deasserts_after      587538 ps
  clock_stops_after            119907 ps
  clock_starts_after           935625 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       1606780 ps
  pause_n_deasserts_after     1177329 ps
  clock_stops_after             99808 ps
  clock_starts_after          1709404 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       1707787 ps
  pause_n_deasserts_after     1018849 ps
  clock_stops_after             91546 ps
  clock_starts_after          1426755 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              47 ticks
  pause_n_asserts_after        484086 ps
  pause_n_deasserts_after       95235 ps
  clock_stops_after            105127 ps
  clock_starts_after           987549 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       1753334 ps
  pause_n_deasserts_after     1409610 ps
  clock_stops_after             59930 ps
  clock_starts_after          1598438 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       1356966 ps
  pause_n_deasserts_after      747616 ps
  clock_stops_after             72148 ps
  clock_starts_after           956458 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       2494061 ps
  pause_n_deasserts_after     1136907 ps
  clock_stops_after             46548 ps
  clock_starts_after          1230222 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              34 ticks
  pause_n_asserts_after        238710 ps
  pause_n_deasserts_after     1966564 ps
  clock_stops_after             38288 ps
  clock_starts_after          1881124 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       2762148 ps
  pause_n_deasserts_after      490842 ps
  clock_stops_after            132192 ps
  clock_starts_after          1029473 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       3151601 ps
  pause_n_deasserts_after      535046 ps
  clock_stops_after             25527 ps
  clock_starts_after           821776 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              45 ticks
  pause_n_asserts_after         47530 ps
  pause_n_deasserts_after      669471 ps
  clock_stops_after             29250 ps
  clock_starts_after          1068456 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              47 ticks
  pause_n_asserts_after        799608 ps
  pause_n_deasserts_after      490546 ps
  clock_stops_after              8218 ps
  clock_starts_after           918365 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              45 ticks
  pause_n_asserts_after        155435 ps
  pause_n_deasserts_after      375779 ps
  clock_stops_after             49222 ps
  clock_starts_after          1079101 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       2694330 ps
  pause_n_deasserts_after      372199 ps
  clock_stops_after             57369 ps
  clock_starts_after          1311712 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       1488911 ps
  pause_n_deasserts_after      360765 ps
  clock_stops_after            123444 ps
  clock_starts_after          1595991 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       3029603 ps
  pause_n_deasserts_after      738039 ps
  clock_stops_after             39439 ps
  clock_starts_after           848991 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       1324477 ps
  pause_n_deasserts_after      832372 ps
  clock_stops_after            113045 ps
  clock_starts_after          1887239 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              45 ticks
  pause_n_asserts_after        455333 ps
  pause_n_deasserts_after      471697 ps
  clock_stops_after            147261 ps
  clock_starts_after          1172932 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              37 ticks
  pause_n_asserts_after        793991 ps
  pause_n_deasserts_after     1722859 ps
  clock_stops_after             17909 ps
  clock_starts_after          1657349 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       1063529 ps
  pause_n_deasserts_after      581060 ps
  clock_stops_after             93909 ps
  clock_starts_after          1870391 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              50 ticks
  pause_n_asserts_after        415903 ps
  pause_n_deasserts_after      184719 ps
  clock_stops_after            101164 ps
  clock_starts_after           745581 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              34 ticks
  pause_n_asserts_after        738392 ps
  pause_n_deasserts_after     1008432 ps
  clock_stops_after             61714 ps
  clock_starts_after          1895644 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       1548374 ps
  pause_n_deasserts_after      188468 ps
  clock_stops_after            118507 ps
  clock_starts_after          1077294 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       1359774 ps
  pause_n_deasserts_after      122375 ps
  clock_stops_after             77479 ps
  clock_starts_after          1711104 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              41 ticks
  pause_n_asserts_after        253050 ps
  pause_n_deasserts_after      893882 ps
  clock_stops_after             14487 ps
  clock_starts_after          1352143 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       1344383 ps
  pause_n_deasserts_after      463941 ps
  clock_stops_after            132094 ps
  clock_starts_after          1395776 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       1394798 ps
  pause_n_deasserts_after      638089 ps
  clock_stops_after             96552 ps
  clock_starts_after          1806064 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       3143484 ps
  pause_n_deasserts_after      719985 ps
  clock_stops_after             84186 ps
  clock_starts_after          1106627 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       1394677 ps
  pause_n_deasserts_after      117525 ps
  clock_stops_after            130298 ps
  clock_starts_after          1012614 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       1649175 ps
  pause_n_deasserts_after      861969 ps
  clock_stops_after             39076 ps
  clock_starts_after          1670523 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              38 ticks
  pause_n_asserts_after        415062 ps
  pause_n_deasserts_after      239846 ps
  clock_stops_after             38900 ps
  clock_starts_after          1595701 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              49 ticks
  pause_n_asserts_after        186442 ps
  pause_n_deasserts_after      206071 ps
  clock_stops_after             65529 ps
  clock_starts_after           788388 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       2051375 ps
  pause_n_deasserts_after       36784 ps
  clock_stops_after             53831 ps
  clock_starts_after          1985916 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       2006748 ps
  pause_n_deasserts_after      216908 ps
  clock_stops_after             25426 ps
  clock_starts_after          1409888 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       3139237 ps
  pause_n_deasserts_after      848720 ps
  clock_stops_after            107387 ps
  clock_starts_after           961709 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              39 ticks
  pause_n_asserts_after        232312 ps
  pause_n_deasserts_after       40347 ps
  clock_stops_after            110676 ps
  clock_starts_after          1619584 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       2722901 ps
  pause_n_deasserts_after      623303 ps
  clock_stops_after            127167 ps
  clock_starts_after           805980 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       1587180 ps
  pause_n_deasserts_after      290557 ps
  clock_stops_after             64604 ps
  clock_starts_after          1164285 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              43 ticks
  pause_n_asserts_after        818590 ps
  pause_n_deasserts_after      963425 ps
  clock_stops_after            102626 ps
  clock_starts_after          1263716 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       3091160 ps
  pause_n_deasserts_after       53591 ps
  clock_stops_after             48048 ps
  clock_starts_after           724025 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       2557026 ps
  pause_n_deasserts_after       11276 ps
  clock_stops_after             37321 ps
  clock_starts_after          1248290 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       3290204 ps
  pause_n_deasserts_after      290587 ps
  clock_stops_after             33171 ps
  clock_starts_after           966785 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       1637156 ps
  pause_n_deasserts_after      201865 ps
  clock_stops_after            107563 ps
  clock_starts_after          1848411 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       1581796 ps
  pause_n_deasserts_after     1252459 ps
  clock_stops_after            112542 ps
  clock_starts_after          1446478 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       1566342 ps
  pause_n_deasserts_after     1392546 ps
  clock_stops_after             29018 ps
  clock_starts_after          1991955 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       2698106 ps
  pause_n_deasserts_after     1106641 ps
  clock_stops_after             31515 ps
  clock_starts_after          1193317 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              44 ticks
  pause_n_asserts_after        558461 ps
  pause_n_deasserts_after      130942 ps
  clock_stops_after             75256 ps
  clock_starts_after          1207484 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       2163760 ps
  pause_n_deasserts_after      588452 ps
  clock_stops_after             32778 ps
  clock_starts_after          1994914 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              33 ticks
  pause_n_asserts_after        269984 ps
  pause_n_deasserts_after      751288 ps
  clock_stops_after             28429 ps
  clock_starts_after          1919785 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              43 ticks
  pause_n_asserts_after        749206 ps
  pause_n_deasserts_after      774278 ps
  clock_stops_after             14281 ps
  clock_starts_after          1204326 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              32 ticks
  pause_n_asserts_after        553905 ps
  pause_n_deasserts_after       67546 ps
  clock_stops_after             33565 ps
  clock_starts_after          1995202 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       1333322 ps
  pause_n_deasserts_after     1484925 ps
  clock_stops_after            127930 ps
  clock_starts_after          1955417 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       1127434 ps
  pause_n_deasserts_after      757810 ps
  clock_stops_after             22357 ps
  clock_starts_after          1255532 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       1247761 ps
  pause_n_deasserts_after      827862 ps
  clock_stops_after             26551 ps
  clock_starts_after          1133625 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       1162366 ps
  pause_n_deasserts_after      692097 ps
  clock_stops_after             40227 ps
  clock_starts_after          1736115 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       1893123 ps
  pause_n_deasserts_after     1136607 ps
  clock_stops_after            113602 ps
  clock_starts_after          1145875 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       1251271 ps
  pause_n_deasserts_after      566550 ps
  clock_stops_after             90467 ps
  clock_starts_after          1991204 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              33 ticks
  pause_n_asserts_after        542106 ps
  pause_n_deasserts_after      779759 ps
  clock_stops_after              7288 ps
  clock_starts_after          1919291 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              47 ticks
  pause_n_asserts_after        223298 ps
  pause_n_deasserts_after      658940 ps
  clock_stops_after             12907 ps
  clock_starts_after           885407 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       1568966 ps
  pause_n_deasserts_after      861925 ps
  clock_stops_after             67045 ps
  clock_starts_after          1236101 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       2795881 ps
  pause_n_deasserts_after      724641 ps
  clock_stops_after             75894 ps
  clock_starts_after          1332223 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       1956650 ps
  pause_n_deasserts_after      778969 ps
  clock_stops_after            124926 ps
  clock_starts_after          1588642 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              47 ticks
  pause_n_asserts_after        822524 ps
  pause_n_deasserts_after      965481 ps
  clock_stops_after             41432 ps
  clock_starts_after           940958 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       1815638 ps
  pause_n_deasserts_after      766427 ps
  clock_stops_after             62463 ps
  clock_starts_after          1750343 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       1999513 ps
  pause_n_deasserts_after      301366 ps
  clock_stops_after             13405 ps
  clock_starts_after          1063336 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              33 ticks
  pause_n_asserts_after         71012 ps
  pause_n_deasserts_after     1383144 ps
  clock_stops_after             10427 ps
  clock_starts_after          1950448 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              35 ticks
  pause_n_asserts_after        503128 ps
  pause_n_deasserts_after     1354862 ps
  clock_stops_after            147316 ps
  clock_starts_after          1883220 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              40 ticks
  pause_n_asserts_after        869062 ps
  pause_n_deasserts_after     1003564 ps
  clock_stops_after              9682 ps
  clock_starts_after          1418937 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       1687214 ps
  pause_n_deasserts_after     1435442 ps
  clock_stops_after             12795 ps
  clock_starts_after          1356884 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       2511584 ps
  pause_n_deasserts_after      262002 ps
  clock_stops_after            137300 ps
  clock_starts_after          1741569 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              43 ticks
  pause_n_asserts_after        801487 ps
  pause_n_deasserts_after      520501 ps
  clock_stops_after            142699 ps
  clock_starts_after          1293527 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       2655194 ps
  pause_n_deasserts_after      182897 ps
  clock_stops_after            120578 ps
  clock_starts_after          1024637 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       1398885 ps
  pause_n_deasserts_after       22336 ps
  clock_stops_after            144925 ps
  clock_starts_after          1001687 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       2280839 ps
  pause_n_deasserts_after     1720509 ps
  clock_stops_after             65530 ps
  clock_starts_after          1973060 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       2481795 ps
  pause_n_deasserts_after      646136 ps
  clock_stops_after            122946 ps
  clock_starts_after          1075468 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       2322465 ps
  pause_n_deasserts_after      491566 ps
  clock_stops_after             38871 ps
  clock_starts_after          1594415 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       1197205 ps
  pause_n_deasserts_after      563376 ps
  clock_stops_after             48471 ps
  clock_starts_after          1085318 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              43 ticks
  pause_n_asserts_after        503955 ps
  pause_n_deasserts_after      336290 ps
  clock_stops_after             84123 ps
  clock_starts_after          1276526 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       1588990 ps
  pause_n_deasserts_after      725394 ps
  clock_stops_after             87278 ps
  clock_starts_after          1348909 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              36 ticks
  pause_n_asserts_after        366604 ps
  pause_n_deasserts_after      226449 ps
  clock_stops_after             44282 ps
  clock_starts_after          1733485 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              35 ticks
  pause_n_asserts_after        606912 ps
  pause_n_deasserts_after      279333 ps
  clock_stops_after              6431 ps
  clock_starts_after          1775668 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       1338649 ps
  pause_n_deasserts_after      214944 ps
  clock_stops_after             62026 ps
  clock_starts_after           790359 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       3415529 ps
  pause_n_deasserts_after      767052 ps
  clock_stops_after             72136 ps
  clock_starts_after           944556 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       2277422 ps
  pause_n_deasserts_after      258279 ps
  clock_stops_after             77038 ps
  clock_starts_after          1938671 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              50 ticks
  pause_n_asserts_after        256137 ps
  pause_n_deasserts_after      324198 ps
  clock_stops_after            114152 ps
  clock_starts_after           792490 ps
========================================

Using:
  missing edges                118 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       1135458 ps
  pause_n_deasserts_after      538630 ps
  clock_stops_after             75181 ps
  clock_starts_after           760370 ps
========================================
Starting assertion attempts at time 21888280054656ps: level = 0 arg = out_iface.useAsserts.dataValidOnlyOneTick (from inst sequence_decode_tb (../../verification/tb/iso14443_2a/sequence_decode_tb.sv:398))

Using:
  missing edges                113 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       1041307 ps
  pause_n_deasserts_after      357532 ps
  clock_stops_after            174228 ps
  clock_starts_after          1246908 ps
========================================

Using:
  missing edges                110 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       3501700 ps
  pause_n_deasserts_after      877704 ps
  clock_stops_after             74059 ps
  clock_starts_after           594530 ps
========================================

Using:
  missing edges                 52 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       2269793 ps
  pause_n_deasserts_after     1862140 ps
  clock_stops_after           2241959 ps
  clock_starts_after          1774940 ps
========================================

Using:
  missing edges                 58 edges
  PCD pause length              49 ticks
  pause_n_asserts_after        940463 ps
  pause_n_deasserts_after       91144 ps
  clock_stops_after           1674698 ps
  clock_starts_after           218964 ps
========================================

Using:
  missing edges                 42 edges
  PCD pause length              30 ticks
  pause_n_asserts_after         22774 ps
  pause_n_deasserts_after     1000601 ps
  clock_stops_after           1150992 ps
  clock_starts_after           495822 ps
========================================

Using:
  missing edges                 44 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       2508856 ps
  pause_n_deasserts_after      539226 ps
  clock_stops_after           1754326 ps
  clock_starts_after           585490 ps
========================================

Using:
  missing edges                110 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       1342989 ps
  pause_n_deasserts_after      932834 ps
  clock_stops_after            196048 ps
  clock_starts_after          1029657 ps
========================================

Using:
  missing edges                 93 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       2897304 ps
  pause_n_deasserts_after      455171 ps
  clock_stops_after            875677 ps
  clock_starts_after           698796 ps
========================================

Using:
  missing edges                 76 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       2092140 ps
  pause_n_deasserts_after     1195662 ps
  clock_stops_after             15158 ps
  clock_starts_after           374616 ps
========================================

Using:
  missing edges                 39 edges
  PCD pause length              23 ticks
  pause_n_asserts_after        529366 ps
  pause_n_deasserts_after      715562 ps
  clock_stops_after           1538079 ps
  clock_starts_after          1278099 ps
========================================

Using:
  missing edges                 73 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       2563857 ps
  pause_n_deasserts_after      404777 ps
  clock_stops_after            815065 ps
  clock_starts_after           291683 ps
========================================

Using:
  missing edges                  8 edges
  PCD pause length              35 ticks
  pause_n_asserts_after        257474 ps
  pause_n_deasserts_after     1842187 ps
  clock_stops_after           2366698 ps
  clock_starts_after           104080 ps
========================================

Using:
  missing edges                 23 edges
  PCD pause length              35 ticks
  pause_n_asserts_after        802589 ps
  pause_n_deasserts_after      481137 ps
  clock_stops_after           2314949 ps
  clock_starts_after           556942 ps
========================================

Using:
  missing edges                 19 edges
  PCD pause length              42 ticks
  pause_n_asserts_after        781944 ps
  pause_n_deasserts_after     1045797 ps
  clock_stops_after           2615833 ps
  clock_starts_after           208229 ps
========================================

Using:
  missing edges                 98 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       1465959 ps
  pause_n_deasserts_after      298280 ps
  clock_stops_after            374062 ps
  clock_starts_after           391975 ps
========================================

Using:
  missing edges                114 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       1401017 ps
  pause_n_deasserts_after     1083768 ps
  clock_stops_after            176090 ps
  clock_starts_after          1412168 ps
========================================

Using:
  missing edges                 39 edges
  PCD pause length              16 ticks
  pause_n_asserts_after         89341 ps
  pause_n_deasserts_after      993370 ps
  clock_stops_after            952406 ps
  clock_starts_after          1193627 ps
========================================

Using:
  missing edges                 59 edges
  PCD pause length              23 ticks
  pause_n_asserts_after       1157050 ps
  pause_n_deasserts_after      543318 ps
  clock_stops_after            688057 ps
  clock_starts_after          1160864 ps
========================================

Using:
  missing edges                  6 edges
  PCD pause length              27 ticks
  pause_n_asserts_after        642132 ps
  pause_n_deasserts_after      646780 ps
  clock_stops_after           1876954 ps
  clock_starts_after           108053 ps
========================================

Using:
  missing edges                 22 edges
  PCD pause length              13 ticks
  pause_n_asserts_after        338039 ps
  pause_n_deasserts_after      957945 ps
  clock_stops_after            748791 ps
  clock_starts_after           622963 ps
========================================

Using:
  missing edges                 30 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       2550466 ps
  pause_n_deasserts_after     1470508 ps
  clock_stops_after           2326579 ps
  clock_starts_after           499022 ps
========================================

Using:
  missing edges                105 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       1796261 ps
  pause_n_deasserts_after      667646 ps
  clock_stops_after            106479 ps
  clock_starts_after          1514058 ps
========================================

Using:
  missing edges                 53 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       2109985 ps
  pause_n_deasserts_after     1468358 ps
  clock_stops_after           1236489 ps
  clock_starts_after           676247 ps
========================================

Using:
  missing edges                 42 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       2122076 ps
  pause_n_deasserts_after      927776 ps
  clock_stops_after           1819180 ps
  clock_starts_after           191275 ps
========================================

Using:
  missing edges                 70 edges
  PCD pause length              17 ticks
  pause_n_asserts_after        315624 ps
  pause_n_deasserts_after     1288137 ps
  clock_stops_after            567199 ps
  clock_starts_after          1899620 ps
========================================

Using:
  missing edges                107 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       2867405 ps
  pause_n_deasserts_after      627818 ps
  clock_stops_after            350195 ps
  clock_starts_after           757688 ps
========================================

Using:
  missing edges                  9 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       1472582 ps
  pause_n_deasserts_after      316550 ps
  clock_stops_after           2810560 ps
  clock_starts_after           282446 ps
========================================

Using:
  missing edges                107 edges
  PCD pause length              27 ticks
  pause_n_asserts_after       1594172 ps
  pause_n_deasserts_after      424927 ps
  clock_stops_after             28273 ps
  clock_starts_after          1969756 ps
========================================

Using:
  missing edges                 51 edges
  PCD pause length              21 ticks
  pause_n_asserts_after       1045118 ps
  pause_n_deasserts_after      622388 ps
  clock_stops_after             32963 ps
  clock_starts_after           336128 ps
========================================

Using:
  missing edges                107 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       1885809 ps
  pause_n_deasserts_after     1495774 ps
  clock_stops_after             10411 ps
  clock_starts_after          1240865 ps
========================================

Using:
  missing edges                 97 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       2335092 ps
  pause_n_deasserts_after      128966 ps
  clock_stops_after            814932 ps
  clock_starts_after          1547987 ps
========================================

Using:
  missing edges                 51 edges
  PCD pause length              38 ticks
  pause_n_asserts_after        977735 ps
  pause_n_deasserts_after       64870 ps
  clock_stops_after           2461616 ps
  clock_starts_after          1532420 ps
========================================

Using:
  missing edges                 95 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       2798824 ps
  pause_n_deasserts_after     1168978 ps
  clock_stops_after            532056 ps
  clock_starts_after          1104302 ps
========================================

Using:
  missing edges                 51 edges
  PCD pause length              15 ticks
  pause_n_asserts_after        983126 ps
  pause_n_deasserts_after      234195 ps
  clock_stops_after            355711 ps
  clock_starts_after          1117084 ps
========================================

Using:
  missing edges                 40 edges
  PCD pause length              30 ticks
  pause_n_asserts_after        766841 ps
  pause_n_deasserts_after     1298791 ps
  clock_stops_after           1175850 ps
  clock_starts_after           440659 ps
========================================

Using:
  missing edges                 47 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       1884274 ps
  pause_n_deasserts_after      776570 ps
  clock_stops_after           1602287 ps
  clock_starts_after            76162 ps
========================================

Using:
  missing edges                 56 edges
  PCD pause length              22 ticks
  pause_n_asserts_after        878407 ps
  pause_n_deasserts_after     1416527 ps
  clock_stops_after             71580 ps
  clock_starts_after           507790 ps
========================================

Using:
  missing edges                105 edges
  PCD pause length              47 ticks
  pause_n_asserts_after        521486 ps
  pause_n_deasserts_after      238516 ps
  clock_stops_after            600944 ps
  clock_starts_after          1021056 ps
========================================

Using:
  missing edges                 48 edges
  PCD pause length              23 ticks
  pause_n_asserts_after       1532906 ps
  pause_n_deasserts_after      170746 ps
  clock_stops_after            543188 ps
  clock_starts_after           617611 ps
========================================

Using:
  missing edges                104 edges
  PCD pause length              38 ticks
  pause_n_asserts_after        865437 ps
  pause_n_deasserts_after      564399 ps
  clock_stops_after            385262 ps
  clock_starts_after          1420801 ps
========================================

Using:
  missing edges                 14 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       1740668 ps
  pause_n_deasserts_after      937189 ps
  clock_stops_after           3073265 ps
  clock_starts_after           137106 ps
========================================

Using:
  missing edges                 66 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       2878749 ps
  pause_n_deasserts_after      555442 ps
  clock_stops_after           1811674 ps
  clock_starts_after           631548 ps
========================================

Using:
  missing edges                 82 edges
  PCD pause length              20 ticks
  pause_n_asserts_after        880382 ps
  pause_n_deasserts_after     1752842 ps
  clock_stops_after            471733 ps
  clock_starts_after          1994457 ps
========================================

Using:
  missing edges                 38 edges
  PCD pause length              34 ticks
  pause_n_asserts_after        317103 ps
  pause_n_deasserts_after      183641 ps
  clock_stops_after           2060567 ps
  clock_starts_after           934624 ps
========================================

Using:
  missing edges                110 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       1025289 ps
  pause_n_deasserts_after     1788413 ps
  clock_stops_after            219563 ps
  clock_starts_after          1891285 ps
========================================

Using:
  missing edges                 35 edges
  PCD pause length              13 ticks
  pause_n_asserts_after        755180 ps
  pause_n_deasserts_after      744790 ps
  clock_stops_after            242500 ps
  clock_starts_after           562059 ps
========================================

Using:
  missing edges                 78 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       2304844 ps
  pause_n_deasserts_after      591819 ps
  clock_stops_after           1047164 ps
  clock_starts_after           256877 ps
========================================

Using:
  missing edges                 46 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       2237210 ps
  pause_n_deasserts_after      310221 ps
  clock_stops_after           1914462 ps
  clock_starts_after           199459 ps
========================================

Using:
  missing edges                 29 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       1718111 ps
  pause_n_deasserts_after      458517 ps
  clock_stops_after           2366934 ps
  clock_starts_after           714619 ps
========================================

Using:
  missing edges                 89 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       1665151 ps
  pause_n_deasserts_after      495680 ps
  clock_stops_after           1084869 ps
  clock_starts_after          1272839 ps
========================================

Using:
  missing edges                 99 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       1759504 ps
  pause_n_deasserts_after     1013535 ps
  clock_stops_after            273793 ps
  clock_starts_after          1480854 ps
========================================

Using:
  missing edges                 74 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       2488984 ps
  pause_n_deasserts_after     1142997 ps
  clock_stops_after           1654972 ps
  clock_starts_after          1782633 ps
========================================

Using:
  missing edges                 23 edges
  PCD pause length              24 ticks
  pause_n_asserts_after        596275 ps
  pause_n_deasserts_after      632244 ps
  clock_stops_after           1426146 ps
  clock_starts_after           495127 ps
========================================

Using:
  missing edges                109 edges
  PCD pause length              29 ticks
  pause_n_asserts_after       1684411 ps
  pause_n_deasserts_after     1981200 ps
  clock_stops_after             24697 ps
  clock_starts_after          1911427 ps
========================================

Using:
  missing edges                 74 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       1889985 ps
  pause_n_deasserts_after      809449 ps
  clock_stops_after           1403769 ps
  clock_starts_after           815554 ps
========================================

Using:
  missing edges                 97 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       1478245 ps
  pause_n_deasserts_after     1984834 ps
  clock_stops_after            794218 ps
  clock_starts_after          1927539 ps
========================================

Using:
  missing edges                 20 edges
  PCD pause length              26 ticks
  pause_n_asserts_after        340855 ps
  pause_n_deasserts_after     1144571 ps
  clock_stops_after           1434925 ps
  clock_starts_after           231124 ps
========================================

Using:
  missing edges                106 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       1104481 ps
  pause_n_deasserts_after      789177 ps
  clock_stops_after            420626 ps
  clock_starts_after          1299238 ps
========================================

Using:
  missing edges                 25 edges
  PCD pause length              29 ticks
  pause_n_asserts_after       1219126 ps
  pause_n_deasserts_after     1143939 ps
  clock_stops_after           1658499 ps
  clock_starts_after           436766 ps
========================================

Using:
  missing edges                101 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       2042349 ps
  pause_n_deasserts_after      586001 ps
  clock_stops_after            651315 ps
  clock_starts_after          1917583 ps
========================================

Using:
  missing edges                 33 edges
  PCD pause length              18 ticks
  pause_n_asserts_after       1102408 ps
  pause_n_deasserts_after     1551569 ps
  clock_stops_after           1152555 ps
  clock_starts_after          1032703 ps
========================================

Using:
  missing edges                 49 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       2786767 ps
  pause_n_deasserts_after     1094450 ps
  clock_stops_after           2528889 ps
  clock_starts_after           997575 ps
========================================

Using:
  missing edges                 36 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       1622798 ps
  pause_n_deasserts_after     1001355 ps
  clock_stops_after           3118317 ps
  clock_starts_after          1288743 ps
========================================

Using:
  missing edges                 58 edges
  PCD pause length              26 ticks
  pause_n_asserts_after       1529143 ps
  pause_n_deasserts_after     1528345 ps
  clock_stops_after             85195 ps
  clock_starts_after           314785 ps
========================================

Using:
  missing edges                 96 edges
  PCD pause length              30 ticks
  pause_n_asserts_after        607310 ps
  pause_n_deasserts_after      458618 ps
  clock_stops_after            595893 ps
  clock_starts_after          1950965 ps
========================================

Using:
  missing edges                 62 edges
  PCD pause length              22 ticks
  pause_n_asserts_after        787581 ps
  pause_n_deasserts_after      623900 ps
  clock_stops_after            137868 ps
  clock_starts_after           798203 ps
========================================

Using:
  missing edges                101 edges
  PCD pause length              27 ticks
  pause_n_asserts_after        250660 ps
  pause_n_deasserts_after        8898 ps
  clock_stops_after             97143 ps
  clock_starts_after          1810517 ps
========================================

Using:
  missing edges                  4 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       2289225 ps
  pause_n_deasserts_after      821360 ps
  clock_stops_after           2708603 ps
  clock_starts_after           138866 ps
========================================

Using:
  missing edges                 38 edges
  PCD pause length              13 ticks
  pause_n_asserts_after        434664 ps
  pause_n_deasserts_after      717763 ps
  clock_stops_after            733753 ps
  clock_starts_after          1146203 ps
========================================

Using:
  missing edges                 28 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       2469064 ps
  pause_n_deasserts_after      310813 ps
  clock_stops_after           3377582 ps
  clock_starts_after           924026 ps
========================================

Using:
  missing edges                106 edges
  PCD pause length              31 ticks
  pause_n_asserts_after        335781 ps
  pause_n_deasserts_after     1267035 ps
  clock_stops_after            260250 ps
  clock_starts_after          1889280 ps
========================================

Using:
  missing edges                 49 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       1941572 ps
  pause_n_deasserts_after      750129 ps
  clock_stops_after           2527408 ps
  clock_starts_after           866811 ps
========================================

Using:
  missing edges                 11 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       2476270 ps
  pause_n_deasserts_after      649946 ps
  clock_stops_after           3134374 ps
  clock_starts_after           158238 ps
========================================

Using:
  missing edges                 43 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       1029506 ps
  pause_n_deasserts_after     1713239 ps
  clock_stops_after           1755899 ps
  clock_starts_after           597371 ps
========================================

Using:
  missing edges                 86 edges
  PCD pause length              31 ticks
  pause_n_asserts_after        611591 ps
  pause_n_deasserts_after      260890 ps
  clock_stops_after            233174 ps
  clock_starts_after          1111089 ps
========================================

Using:
  missing edges                 71 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       2555286 ps
  pause_n_deasserts_after      216986 ps
  clock_stops_after            992297 ps
  clock_starts_after           120628 ps
========================================

Using:
  missing edges                 87 edges
  PCD pause length              38 ticks
  pause_n_asserts_after        447267 ps
  pause_n_deasserts_after     1531361 ps
  clock_stops_after           1061860 ps
  clock_starts_after          1470928 ps
========================================

Using:
  missing edges                 15 edges
  PCD pause length              12 ticks
  pause_n_asserts_after        854182 ps
  pause_n_deasserts_after      879829 ps
  clock_stops_after            492663 ps
  clock_starts_after           149102 ps
========================================

Using:
  missing edges                 93 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       1219780 ps
  pause_n_deasserts_after     1061539 ps
  clock_stops_after           1004369 ps
  clock_starts_after          1860508 ps
========================================

Using:
  missing edges                 52 edges
  PCD pause length              30 ticks
  pause_n_asserts_after        429373 ps
  pause_n_deasserts_after      371140 ps
  clock_stops_after            909332 ps
  clock_starts_after           596924 ps
========================================

Using:
  missing edges                 83 edges
  PCD pause length              17 ticks
  pause_n_asserts_after        486649 ps
  pause_n_deasserts_after     1306655 ps
  clock_stops_after             82967 ps
  clock_starts_after          1915760 ps
========================================

Using:
  missing edges                 26 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       2701018 ps
  pause_n_deasserts_after      147272 ps
  clock_stops_after           2634452 ps
  clock_starts_after           184622 ps
========================================

Using:
  missing edges                 12 edges
  PCD pause length              31 ticks
  pause_n_asserts_after        806562 ps
  pause_n_deasserts_after     1140209 ps
  clock_stops_after           1930848 ps
  clock_starts_after            97625 ps
========================================

Using:
  missing edges                 24 edges
  PCD pause length              38 ticks
  pause_n_asserts_after          4922 ps
  pause_n_deasserts_after     1693037 ps
  clock_stops_after           2386801 ps
  clock_starts_after           471254 ps
========================================

Using:
  missing edges                 60 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       2864292 ps
  pause_n_deasserts_after      441833 ps
  clock_stops_after           1123120 ps
  clock_starts_after           319024 ps
========================================

Using:
  missing edges                 11 edges
  PCD pause length              31 ticks
  pause_n_asserts_after       2136058 ps
  pause_n_deasserts_after      384477 ps
  clock_stops_after           2169819 ps
  clock_starts_after           268346 ps
========================================

Using:
  missing edges                 36 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       3209396 ps
  pause_n_deasserts_after      172238 ps
  clock_stops_after           2818132 ps
  clock_starts_after           469853 ps
========================================

Using:
  missing edges                 62 edges
  PCD pause length              23 ticks
  pause_n_asserts_after       1348530 ps
  pause_n_deasserts_after     1170526 ps
  clock_stops_after           1200577 ps
  clock_starts_after          1797594 ps
========================================

Using:
  missing edges                 64 edges
  PCD pause length              43 ticks
  pause_n_asserts_after        566916 ps
  pause_n_deasserts_after     1297331 ps
  clock_stops_after           1006576 ps
  clock_starts_after           203532 ps
========================================

Using:
  missing edges                 88 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       2136859 ps
  pause_n_deasserts_after     1507953 ps
  clock_stops_after             73065 ps
  clock_starts_after           431566 ps
========================================

Using:
  missing edges                110 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       1439279 ps
  pause_n_deasserts_after      190876 ps
  clock_stops_after            142995 ps
  clock_starts_after           780873 ps
========================================

Using:
  missing edges                 41 edges
  PCD pause length              28 ticks
  pause_n_asserts_after        370031 ps
  pause_n_deasserts_after     1814249 ps
  clock_stops_after           1184906 ps
  clock_starts_after           631353 ps
========================================

Using:
  missing edges                 44 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       2155355 ps
  pause_n_deasserts_after      196911 ps
  clock_stops_after           1115119 ps
  clock_starts_after            16374 ps
========================================

Using:
  missing edges                 16 edges
  PCD pause length              16 ticks
  pause_n_asserts_after        148851 ps
  pause_n_deasserts_after     1343077 ps
  clock_stops_after           1034638 ps
  clock_starts_after           458542 ps
========================================

Using:
  missing edges                 35 edges
  PCD pause length              16 ticks
  pause_n_asserts_after        340815 ps
  pause_n_deasserts_after     1514049 ps
  clock_stops_after            954506 ps
  clock_starts_after          1049335 ps
========================================

Using:
  missing edges                 87 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       3322598 ps
  pause_n_deasserts_after      805450 ps
  clock_stops_after           1021862 ps
  clock_starts_after           524002 ps
========================================

Using:
  missing edges                 80 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       1773759 ps
  pause_n_deasserts_after      313609 ps
  clock_stops_after            605658 ps
  clock_starts_after           251332 ps
========================================

Using:
  missing edges                 90 edges
  PCD pause length              29 ticks
  pause_n_asserts_after       1580294 ps
  pause_n_deasserts_after      833880 ps
  clock_stops_after            123216 ps
  clock_starts_after          1297542 ps
========================================

Using:
  missing edges                 59 edges
  PCD pause length              28 ticks
  pause_n_asserts_after       1045634 ps
  pause_n_deasserts_after      732694 ps
  clock_stops_after           1740723 ps
  clock_starts_after          1878310 ps
========================================

Using:
  missing edges                 47 edges
  PCD pause length              22 ticks
  pause_n_asserts_after        535404 ps
  pause_n_deasserts_after     1970148 ps
  clock_stops_after            588631 ps
  clock_starts_after           693622 ps
========================================

Using:
  missing edges                112 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       2139275 ps
  pause_n_deasserts_after     1180255 ps
  clock_stops_after             27065 ps
  clock_starts_after          1289981 ps
========================================

Using:
  missing edges                 76 edges
  PCD pause length              24 ticks
  pause_n_asserts_after        803357 ps
  pause_n_deasserts_after      653264 ps
  clock_stops_after            758483 ps
  clock_starts_after          1771600 ps
========================================

Using:
  missing edges                  5 edges
  PCD pause length              38 ticks
  pause_n_asserts_after        868584 ps
  pause_n_deasserts_after      924836 ps
  clock_stops_after           2735299 ps
  clock_starts_after           138360 ps
========================================

Using:
  missing edges                 70 edges
  PCD pause length              29 ticks
  pause_n_asserts_after       1426984 ps
  pause_n_deasserts_after     1269785 ps
  clock_stops_after            503745 ps
  clock_starts_after           931141 ps
========================================

Using:
  missing edges                 38 edges
  PCD pause length              25 ticks
  pause_n_asserts_after        239128 ps
  pause_n_deasserts_after     1058222 ps
  clock_stops_after           1440215 ps
  clock_starts_after          1003218 ps
========================================

Using:
  missing edges                 83 edges
  PCD pause length              18 ticks
  pause_n_asserts_after        191573 ps
  pause_n_deasserts_after      175499 ps
  clock_stops_after            148574 ps
  clock_starts_after          1916656 ps
========================================

Using:
  missing edges                 24 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       1542964 ps
  pause_n_deasserts_after       74894 ps
  clock_stops_after           3340577 ps
  clock_starts_after           695590 ps
========================================

Using:
  missing edges                  4 edges
  PCD pause length              27 ticks
  pause_n_asserts_after        950934 ps
  pause_n_deasserts_after      963911 ps
  clock_stops_after           1951377 ps
  clock_starts_after           100532 ps
========================================

Using:
  missing edges                107 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       1088949 ps
  pause_n_deasserts_after      192165 ps
  clock_stops_after            498873 ps
  clock_starts_after          1430932 ps
========================================

Using:
  missing edges                 53 edges
  PCD pause length              31 ticks
  pause_n_asserts_after        902991 ps
  pause_n_deasserts_after      804171 ps
  clock_stops_after           1981616 ps
  clock_starts_after          1638706 ps
========================================

Using:
  missing edges                 38 edges
  PCD pause length              23 ticks
  pause_n_asserts_after        727283 ps
  pause_n_deasserts_after      820245 ps
  clock_stops_after           1623851 ps
  clock_starts_after          1360832 ps
========================================

Using:
  missing edges                 50 edges
  PCD pause length              20 ticks
  pause_n_asserts_after       1181995 ps
  pause_n_deasserts_after      630877 ps
  clock_stops_after            817755 ps
  clock_starts_after          1186120 ps
========================================

Using:
  missing edges                 81 edges
  PCD pause length              30 ticks
  pause_n_asserts_after        628297 ps
  pause_n_deasserts_after      293486 ps
  clock_stops_after           1000346 ps
  clock_starts_after          1793044 ps
========================================

Using:
  missing edges                 14 edges
  PCD pause length              25 ticks
  pause_n_asserts_after       1192258 ps
  pause_n_deasserts_after     1238163 ps
  clock_stops_after           1579604 ps
  clock_starts_after           235115 ps
========================================

Using:
  missing edges                 47 edges
  PCD pause length              19 ticks
  pause_n_asserts_after       1327887 ps
  pause_n_deasserts_after      242948 ps
  clock_stops_after           1369556 ps
  clock_starts_after          1720107 ps
========================================

Using:
  missing edges                113 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       1323639 ps
  pause_n_deasserts_after      778114 ps
  clock_stops_after            167454 ps
  clock_starts_after           775196 ps
========================================

Using:
  missing edges                 25 edges
  PCD pause length              19 ticks
  pause_n_asserts_after        792199 ps
  pause_n_deasserts_after     1470923 ps
  clock_stops_after           1112493 ps
  clock_starts_after           646309 ps
========================================

Using:
  missing edges                 17 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       2441534 ps
  pause_n_deasserts_after      891687 ps
  clock_stops_after           2671278 ps
  clock_starts_after           332291 ps
========================================

Using:
  missing edges                 76 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       1249503 ps
  pause_n_deasserts_after     1037598 ps
  clock_stops_after            357965 ps
  clock_starts_after            58912 ps
========================================

Using:
  missing edges                 36 edges
  PCD pause length              17 ticks
  pause_n_asserts_after        605832 ps
  pause_n_deasserts_after       45229 ps
  clock_stops_after           1058693 ps
  clock_starts_after          1118800 ps
========================================

Using:
  missing edges                 62 edges
  PCD pause length              22 ticks
  pause_n_asserts_after        717922 ps
  pause_n_deasserts_after     1438380 ps
  clock_stops_after              3543 ps
  clock_starts_after           699314 ps
========================================

Using:
  missing edges                 75 edges
  PCD pause length              22 ticks
  pause_n_asserts_after       1346931 ps
  pause_n_deasserts_after     1326357 ps
  clock_stops_after            158641 ps
  clock_starts_after          1314867 ps
========================================

Using:
  missing edges                  5 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       2147322 ps
  pause_n_deasserts_after      528360 ps
  clock_stops_after           3360229 ps
  clock_starts_after           101028 ps
========================================

Using:
  missing edges                 82 edges
  PCD pause length              18 ticks
  pause_n_asserts_after        202935 ps
  pause_n_deasserts_after      640045 ps
  clock_stops_after             11282 ps
  clock_starts_after          1699461 ps
========================================

Using:
  missing edges                 75 edges
  PCD pause length              47 ticks
  pause_n_asserts_after        156391 ps
  pause_n_deasserts_after      406482 ps
  clock_stops_after            911456 ps
  clock_starts_after           196430 ps
========================================

Using:
  missing edges                 13 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       2709174 ps
  pause_n_deasserts_after     1165649 ps
  clock_stops_after           2599051 ps
  clock_starts_after           215803 ps
========================================

Using:
  missing edges                 32 edges
  PCD pause length              41 ticks
  pause_n_asserts_after        506022 ps
  pause_n_deasserts_after      616285 ps
  clock_stops_after           2277544 ps
  clock_starts_after           434702 ps
========================================

Using:
  missing edges                 31 edges
  PCD pause length              44 ticks
  pause_n_asserts_after        809550 ps
  pause_n_deasserts_after     1196602 ps
  clock_stops_after           2830863 ps
  clock_starts_after           730430 ps
========================================

Using:
  missing edges                109 edges
  PCD pause length              40 ticks
  pause_n_asserts_after         23131 ps
  pause_n_deasserts_after      733443 ps
  clock_stops_after             78726 ps
  clock_starts_after          1164203 ps
========================================

Using:
  missing edges                  5 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       2503170 ps
  pause_n_deasserts_after      494668 ps
  clock_stops_after           3461946 ps
  clock_starts_after           154835 ps
========================================

Using:
  missing edges                 85 edges
  PCD pause length              28 ticks
  pause_n_asserts_after        805439 ps
  pause_n_deasserts_after     1773466 ps
  clock_stops_after            329099 ps
  clock_starts_after          1365886 ps
========================================

Using:
  missing edges                  4 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       1220146 ps
  pause_n_deasserts_after       37306 ps
  clock_stops_after           3126876 ps
  clock_starts_after             4645 ps
========================================

Using:
  missing edges                 69 edges
  PCD pause length              28 ticks
  pause_n_asserts_after        387408 ps
  pause_n_deasserts_after      307409 ps
  clock_stops_after           1103788 ps
  clock_starts_after          1566674 ps
========================================

Using:
  missing edges                  5 edges
  PCD pause length              13 ticks
  pause_n_asserts_after        401696 ps
  pause_n_deasserts_after     1562326 ps
  clock_stops_after            882874 ps
  clock_starts_after           103164 ps
========================================

Using:
  missing edges                111 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       2792553 ps
  pause_n_deasserts_after      125430 ps
  clock_stops_after            228751 ps
  clock_starts_after           786155 ps
========================================

Using:
  missing edges                 81 edges
  PCD pause length              24 ticks
  pause_n_asserts_after        113754 ps
  pause_n_deasserts_after     1597246 ps
  clock_stops_after            809675 ps
  clock_starts_after          1999032 ps
========================================

Using:
  missing edges                 97 edges
  PCD pause length              27 ticks
  pause_n_asserts_after        594656 ps
  pause_n_deasserts_after     1764406 ps
  clock_stops_after            241055 ps
  clock_starts_after          1816136 ps
========================================

Using:
  missing edges                 43 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       2908485 ps
  pause_n_deasserts_after     1095607 ps
  clock_stops_after           2041683 ps
  clock_starts_after           234465 ps
========================================

Using:
  missing edges                104 edges
  PCD pause length              31 ticks
  pause_n_asserts_after        206065 ps
  pause_n_deasserts_after     1758690 ps
  clock_stops_after            462260 ps
  clock_starts_after          1991650 ps
========================================

Using:
  missing edges                 57 edges
  PCD pause length              27 ticks
  pause_n_asserts_after       1176103 ps
  pause_n_deasserts_after      683709 ps
  clock_stops_after            976605 ps
  clock_starts_after          1081936 ps
========================================

Using:
  missing edges                 85 edges
  PCD pause length              20 ticks
  pause_n_asserts_after       1449037 ps
  pause_n_deasserts_after     1784535 ps
  clock_stops_after            146418 ps
  clock_starts_after          1800579 ps
========================================

Using:
  missing edges                 53 edges
  PCD pause length              49 ticks
  pause_n_asserts_after        697014 ps
  pause_n_deasserts_after      879649 ps
  clock_stops_after           1984359 ps
  clock_starts_after           325714 ps
========================================

Using:
  missing edges                 67 edges
  PCD pause length              34 ticks
  pause_n_asserts_after        358186 ps
  pause_n_deasserts_after     1606850 ps
  clock_stops_after           1509710 ps
  clock_starts_after          1468179 ps
========================================

Using:
  missing edges                 63 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       2962686 ps
  pause_n_deasserts_after     1240081 ps
  clock_stops_after           1126933 ps
  clock_starts_after           265892 ps
========================================

Using:
  missing edges                 27 edges
  PCD pause length              22 ticks
  pause_n_asserts_after        230055 ps
  pause_n_deasserts_after      545166 ps
  clock_stops_after           1336664 ps
  clock_starts_after           727783 ps
========================================

Using:
  missing edges                  8 edges
  PCD pause length              40 ticks
  pause_n_asserts_after        398814 ps
  pause_n_deasserts_after      843545 ps
  clock_stops_after           2845196 ps
  clock_starts_after           210821 ps
========================================

Using:
  missing edges                104 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       1146356 ps
  pause_n_deasserts_after      516669 ps
  clock_stops_after            426711 ps
  clock_starts_after           734571 ps
========================================

Using:
  missing edges                 49 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       2404567 ps
  pause_n_deasserts_after     1212925 ps
  clock_stops_after           1563131 ps
  clock_starts_after           270555 ps
========================================

Using:
  missing edges                 41 edges
  PCD pause length              48 ticks
  pause_n_asserts_after        866970 ps
  pause_n_deasserts_after      561011 ps
  clock_stops_after           2504900 ps
  clock_starts_after           444916 ps
========================================

Using:
  missing edges                 83 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       1906618 ps
  pause_n_deasserts_after     1051711 ps
  clock_stops_after           1048614 ps
  clock_starts_after          1168741 ps
========================================

Using:
  missing edges                 73 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       3088481 ps
  pause_n_deasserts_after      854937 ps
  clock_stops_after           1113469 ps
  clock_starts_after           201608 ps
========================================

Using:
  missing edges                 44 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       2449629 ps
  pause_n_deasserts_after      921245 ps
  clock_stops_after           1146794 ps
  clock_starts_after           121270 ps
========================================

Using:
  missing edges                 71 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       2805093 ps
  pause_n_deasserts_after      421651 ps
  clock_stops_after           1777529 ps
  clock_starts_after          1074430 ps
========================================

Using:
  missing edges                  5 edges
  PCD pause length              28 ticks
  pause_n_asserts_after        435666 ps
  pause_n_deasserts_after     1643378 ps
  clock_stops_after           1978715 ps
  clock_starts_after           102128 ps
========================================

Using:
  missing edges                 95 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       3348597 ps
  pause_n_deasserts_after       40156 ps
  clock_stops_after            408095 ps
  clock_starts_after           228336 ps
========================================

Using:
  missing edges                 79 edges
  PCD pause length              19 ticks
  pause_n_asserts_after       1138538 ps
  pause_n_deasserts_after      927337 ps
  clock_stops_after            265861 ps
  clock_starts_after          1806174 ps
========================================

Using:
  missing edges                 45 edges
  PCD pause length              25 ticks
  pause_n_asserts_after        755304 ps
  pause_n_deasserts_after     1510779 ps
  clock_stops_after            299784 ps
  clock_starts_after           116864 ps
========================================

Using:
  missing edges                 43 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       2919474 ps
  pause_n_deasserts_after     1362934 ps
  clock_stops_after           2622799 ps
  clock_starts_after          1201314 ps
========================================

Using:
  missing edges                 88 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       2245348 ps
  pause_n_deasserts_after       11028 ps
  clock_stops_after            522646 ps
  clock_starts_after           769596 ps
========================================

Using:
  missing edges                101 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       2127688 ps
  pause_n_deasserts_after      567336 ps
  clock_stops_after            473647 ps
  clock_starts_after          1610896 ps
========================================

Using:
  missing edges                114 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       1314949 ps
  pause_n_deasserts_after     1411890 ps
  clock_stops_after            153339 ps
  clock_starts_after          1947338 ps
========================================

Using:
  missing edges                 10 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       1431135 ps
  pause_n_deasserts_after     1610230 ps
  clock_stops_after           2301416 ps
  clock_starts_after           159018 ps
========================================

Using:
  missing edges                 39 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       1218534 ps
  pause_n_deasserts_after      793194 ps
  clock_stops_after           1435236 ps
  clock_starts_after           207219 ps
========================================

Using:
  missing edges                 24 edges
  PCD pause length              17 ticks
  pause_n_asserts_after       1084933 ps
  pause_n_deasserts_after      963725 ps
  clock_stops_after            894769 ps
  clock_starts_after           547233 ps
========================================

Using:
  missing edges                 50 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       3098872 ps
  pause_n_deasserts_after      268498 ps
  clock_stops_after           1976958 ps
  clock_starts_after           289797 ps
========================================

Using:
  missing edges                 97 edges
  PCD pause length              31 ticks
  pause_n_asserts_after       2099840 ps
  pause_n_deasserts_after     1878669 ps
  clock_stops_after            188736 ps
  clock_starts_after          1495877 ps
========================================

Using:
  missing edges                 89 edges
  PCD pause length              34 ticks
  pause_n_asserts_after        780665 ps
  pause_n_deasserts_after     1675104 ps
  clock_stops_after            253821 ps
  clock_starts_after          1006129 ps
========================================

Using:
  missing edges                 67 edges
  PCD pause length              35 ticks
  pause_n_asserts_after        302143 ps
  pause_n_deasserts_after       21419 ps
  clock_stops_after           1322449 ps
  clock_starts_after          1194340 ps
========================================

Using:
  missing edges                 42 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       1793288 ps
  pause_n_deasserts_after      239176 ps
  clock_stops_after           2417184 ps
  clock_starts_after          1019614 ps
========================================

Using:
  missing edges                 45 edges
  PCD pause length              24 ticks
  pause_n_asserts_after        670640 ps
  pause_n_deasserts_after     1747263 ps
  clock_stops_after            279879 ps
  clock_starts_after           170716 ps
========================================

Using:
  missing edges                 59 edges
  PCD pause length              22 ticks
  pause_n_asserts_after       1594229 ps
  pause_n_deasserts_after      953865 ps
  clock_stops_after            994669 ps
  clock_starts_after          1516720 ps
========================================

Using:
  missing edges                 94 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       2495315 ps
  pause_n_deasserts_after      784846 ps
  clock_stops_after            371576 ps
  clock_starts_after           462509 ps
========================================

Using:
  missing edges                 99 edges
  PCD pause length              33 ticks
  pause_n_asserts_after        555958 ps
  pause_n_deasserts_after     1538201 ps
  clock_stops_after            533397 ps
  clock_starts_after          1738966 ps
========================================

Using:
  missing edges                 50 edges
  PCD pause length              12 ticks
  pause_n_asserts_after        213224 ps
  pause_n_deasserts_after     1717594 ps
  clock_stops_after            859865 ps
  clock_starts_after          1807400 ps
========================================

Using:
  missing edges                 73 edges
  PCD pause length              33 ticks
  pause_n_asserts_after        919825 ps
  pause_n_deasserts_after     1389291 ps
  clock_stops_after            694255 ps
  clock_starts_after           953510 ps
========================================

Using:
  missing edges                 93 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       2202416 ps
  pause_n_deasserts_after      595942 ps
  clock_stops_after            940361 ps
  clock_starts_after          1860627 ps
========================================

Using:
  missing edges                 91 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       1012202 ps
  pause_n_deasserts_after      746857 ps
  clock_stops_after           1119590 ps
  clock_starts_after          1592417 ps
========================================

Using:
  missing edges                 27 edges
  PCD pause length              46 ticks
  pause_n_asserts_after        657634 ps
  pause_n_deasserts_after      245438 ps
  clock_stops_after           2495874 ps
  clock_starts_after            85381 ps
========================================

Using:
  missing edges                 22 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       1731862 ps
  pause_n_deasserts_after     1367272 ps
  clock_stops_after           2126737 ps
  clock_starts_after           190110 ps
========================================

Using:
  missing edges                 77 edges
  PCD pause length              15 ticks
  pause_n_asserts_after        899927 ps
  pause_n_deasserts_after      852786 ps
  clock_stops_after            233506 ps
  clock_starts_after          1973816 ps
========================================

Using:
  missing edges                109 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       1195217 ps
  pause_n_deasserts_after      802617 ps
  clock_stops_after            100439 ps
  clock_starts_after           434808 ps
========================================

Using:
  missing edges                 57 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       1481440 ps
  pause_n_deasserts_after      546978 ps
  clock_stops_after            617103 ps
  clock_starts_after           147451 ps
========================================

Using:
  missing edges                 93 edges
  PCD pause length              28 ticks
  pause_n_asserts_after        569721 ps
  pause_n_deasserts_after     1618765 ps
  clock_stops_after             23216 ps
  clock_starts_after          1370297 ps
========================================

Using:
  missing edges                  6 edges
  PCD pause length              14 ticks
  pause_n_asserts_after        630093 ps
  pause_n_deasserts_after     1354043 ps
  clock_stops_after            857775 ps
  clock_starts_after            47147 ps
========================================

Using:
  missing edges                 95 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       1660308 ps
  pause_n_deasserts_after      120979 ps
  clock_stops_after            171762 ps
  clock_starts_after           439653 ps
========================================

Using:
  missing edges                 73 edges
  PCD pause length              24 ticks
  pause_n_asserts_after        810192 ps
  pause_n_deasserts_after      478522 ps
  clock_stops_after            482575 ps
  clock_starts_after          1407111 ps
========================================

Using:
  missing edges                107 edges
  PCD pause length              38 ticks
  pause_n_asserts_after        746681 ps
  pause_n_deasserts_after     1091664 ps
  clock_stops_after            552542 ps
  clock_starts_after          1688711 ps
========================================

Using:
  missing edges                107 edges
  PCD pause length              46 ticks
  pause_n_asserts_after         77456 ps
  pause_n_deasserts_after      105601 ps
  clock_stops_after             27611 ps
  clock_starts_after           560794 ps
========================================

Using:
  missing edges                 62 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       1137738 ps
  pause_n_deasserts_after     1269559 ps
  clock_stops_after            355951 ps
  clock_starts_after           261238 ps
========================================

Using:
  missing edges                 33 edges
  PCD pause length              11 ticks
  pause_n_asserts_after        608235 ps
  pause_n_deasserts_after     1633228 ps
  clock_stops_after            420018 ps
  clock_starts_after           814525 ps
========================================

Using:
  missing edges                 28 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       1912971 ps
  pause_n_deasserts_after      620065 ps
  clock_stops_after           3310696 ps
  clock_starts_after           929425 ps
========================================

Using:
  missing edges                 45 edges
  PCD pause length              14 ticks
  pause_n_asserts_after         99972 ps
  pause_n_deasserts_after      362430 ps
  clock_stops_after            506684 ps
  clock_starts_after          1109913 ps
========================================

Using:
  missing edges                 36 edges
  PCD pause length              29 ticks
  pause_n_asserts_after       1470570 ps
  pause_n_deasserts_after      755788 ps
  clock_stops_after           1587461 ps
  clock_starts_after           806824 ps
========================================

Using:
  missing edges                 47 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       3236320 ps
  pause_n_deasserts_after      468773 ps
  clock_stops_after           1960313 ps
  clock_starts_after           157424 ps
========================================

Using:
  missing edges                 43 edges
  PCD pause length              20 ticks
  pause_n_asserts_after       1243516 ps
  pause_n_deasserts_after       45927 ps
  clock_stops_after            239308 ps
  clock_starts_after           347870 ps
========================================

Using:
  missing edges                 65 edges
  PCD pause length              28 ticks
  pause_n_asserts_after       1125525 ps
  pause_n_deasserts_after      394506 ps
  clock_stops_after           1302018 ps
  clock_starts_after          1646671 ps
========================================

Using:
  missing edges                 33 edges
  PCD pause length              34 ticks
  pause_n_asserts_after        772517 ps
  pause_n_deasserts_after     1715977 ps
  clock_stops_after           1525154 ps
  clock_starts_after           233511 ps
========================================

Using:
  missing edges                 97 edges
  PCD pause length              48 ticks
  pause_n_asserts_after        281921 ps
  pause_n_deasserts_after      393638 ps
  clock_stops_after            530364 ps
  clock_starts_after           567746 ps
========================================

Using:
  missing edges                 39 edges
  PCD pause length              19 ticks
  pause_n_asserts_after        251587 ps
  pause_n_deasserts_after      672757 ps
  clock_stops_after            488820 ps
  clock_starts_after           550239 ps
========================================

Using:
  missing edges                 43 edges
  PCD pause length              12 ticks
  pause_n_asserts_after        679600 ps
  pause_n_deasserts_after     1033828 ps
  clock_stops_after            758395 ps
  clock_starts_after          1467831 ps
========================================

Using:
  missing edges                 67 edges
  PCD pause length              43 ticks
  pause_n_asserts_after        983992 ps
  pause_n_deasserts_after     1250525 ps
  clock_stops_after           1081456 ps
  clock_starts_after           383946 ps
========================================

Using:
  missing edges                 88 edges
  PCD pause length              25 ticks
  pause_n_asserts_after       1001142 ps
  pause_n_deasserts_after      262861 ps
  clock_stops_after            242786 ps
  clock_starts_after          1628157 ps
========================================

Using:
  missing edges                 86 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       3583196 ps
  pause_n_deasserts_after      177819 ps
  clock_stops_after           1185722 ps
  clock_starts_after           680198 ps
========================================

Using:
  missing edges                 11 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       1649477 ps
  pause_n_deasserts_after      367396 ps
  clock_stops_after           3087186 ps
  clock_starts_after              160 ps
========================================

Using:
  missing edges                 66 edges
  PCD pause length              26 ticks
  pause_n_asserts_after       1273065 ps
  pause_n_deasserts_after     1919531 ps
  clock_stops_after           1417346 ps
  clock_starts_after          1947352 ps
========================================

Using:
  missing edges                 19 edges
  PCD pause length              20 ticks
  pause_n_asserts_after        590348 ps
  pause_n_deasserts_after     1911580 ps
  clock_stops_after           1294160 ps
  clock_starts_after           524579 ps
========================================

Using:
  missing edges                 74 edges
  PCD pause length              13 ticks
  pause_n_asserts_after        864572 ps
  pause_n_deasserts_after      815724 ps
  clock_stops_after            133904 ps
  clock_starts_after          1898977 ps
========================================

Using:
  missing edges                 35 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       1747012 ps
  pause_n_deasserts_after      362438 ps
  clock_stops_after           2849742 ps
  clock_starts_after           443472 ps
========================================

Using:
  missing edges                 62 edges
  PCD pause length              24 ticks
  pause_n_asserts_after        452538 ps
  pause_n_deasserts_after      337467 ps
  clock_stops_after            562254 ps
  clock_starts_after          1089845 ps
========================================

Using:
  missing edges                110 edges
  PCD pause length              47 ticks
  pause_n_asserts_after        741205 ps
  pause_n_deasserts_after      526749 ps
  clock_stops_after             48012 ps
  clock_starts_after           658000 ps
========================================

Using:
  missing edges                 98 edges
  PCD pause length              25 ticks
  pause_n_asserts_after        946220 ps
  pause_n_deasserts_after      581718 ps
  clock_stops_after            172468 ps
  clock_starts_after          1937861 ps
========================================

Using:
  missing edges                 26 edges
  PCD pause length              43 ticks
  pause_n_asserts_after        587474 ps
  pause_n_deasserts_after     1172856 ps
  clock_stops_after           3101599 ps
  clock_starts_after           907518 ps
========================================

Using:
  missing edges                 30 edges
  PCD pause length              15 ticks
  pause_n_asserts_after       1032796 ps
  pause_n_deasserts_after      224100 ps
  clock_stops_after            442539 ps
  clock_starts_after           472704 ps
========================================

Using:
  missing edges                 62 edges
  PCD pause length              24 ticks
  pause_n_asserts_after       1664287 ps
  pause_n_deasserts_after     1102843 ps
  clock_stops_after            737342 ps
  clock_starts_after          1218775 ps
========================================

Using:
  missing edges                 87 edges
  PCD pause length              34 ticks
  pause_n_asserts_after        419847 ps
  pause_n_deasserts_after      513683 ps
  clock_stops_after           1271169 ps
  clock_starts_after          1957636 ps
========================================

Using:
  missing edges                 18 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       1395306 ps
  pause_n_deasserts_after     1752148 ps
  clock_stops_after           2132218 ps
  clock_starts_after           260516 ps
========================================

Using:
  missing edges                 17 edges
  PCD pause length              13 ticks
  pause_n_asserts_after        645135 ps
  pause_n_deasserts_after     1376123 ps
  clock_stops_after            708763 ps
  clock_starts_after           387156 ps
========================================

Using:
  missing edges                 95 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       1557334 ps
  pause_n_deasserts_after      296860 ps
  clock_stops_after            872020 ps
  clock_starts_after          1991295 ps
========================================

Using:
  missing edges                 25 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       2301849 ps
  pause_n_deasserts_after      322710 ps
  clock_stops_after           2872321 ps
  clock_starts_after           442936 ps
========================================

Using:
  missing edges                 43 edges
  PCD pause length              36 ticks
  pause_n_asserts_after        204325 ps
  pause_n_deasserts_after     1379303 ps
  clock_stops_after           2238213 ps
  clock_starts_after          1172479 ps
========================================

Using:
  missing edges                 19 edges
  PCD pause length              15 ticks
  pause_n_asserts_after         39521 ps
  pause_n_deasserts_after       67543 ps
  clock_stops_after            834751 ps
  clock_starts_after           432733 ps
========================================

Using:
  missing edges                  6 edges
  PCD pause length              48 ticks
  pause_n_asserts_after        795436 ps
  pause_n_deasserts_after      196050 ps
  clock_stops_after           3353676 ps
  clock_starts_after             7019 ps
========================================

Using:
  missing edges                 41 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       2423121 ps
  pause_n_deasserts_after      377275 ps
  clock_stops_after           2669481 ps
  clock_starts_after           485099 ps
========================================

Using:
  missing edges                 93 edges
  PCD pause length              36 ticks
  pause_n_asserts_after         23865 ps
  pause_n_deasserts_after      369180 ps
  clock_stops_after            752220 ps
  clock_starts_after          1525527 ps
========================================

Using:
  missing edges                 61 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       1946000 ps
  pause_n_deasserts_after      273748 ps
  clock_stops_after           1238466 ps
  clock_starts_after           253269 ps
========================================

Using:
  missing edges                 65 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       3060253 ps
  pause_n_deasserts_after      818066 ps
  clock_stops_after           2045812 ps
  clock_starts_after          1343115 ps
========================================

Using:
  missing edges                 39 edges
  PCD pause length              40 ticks
  pause_n_asserts_after        416541 ps
  pause_n_deasserts_after      695145 ps
  clock_stops_after           1765705 ps
  clock_starts_after           227880 ps
========================================

Using:
  missing edges                 65 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       2717081 ps
  pause_n_deasserts_after      271810 ps
  clock_stops_after           1811979 ps
  clock_starts_after           676080 ps
========================================

Using:
  missing edges                 60 edges
  PCD pause length              46 ticks
  pause_n_asserts_after        710841 ps
  pause_n_deasserts_after       44097 ps
  clock_stops_after           1210712 ps
  clock_starts_after            32097 ps
========================================

Using:
  missing edges                 34 edges
  PCD pause length              17 ticks
  pause_n_asserts_after        916650 ps
  pause_n_deasserts_after      865665 ps
  clock_stops_after           1057759 ps
  clock_starts_after          1033131 ps
========================================

Using:
  missing edges                 11 edges
  PCD pause length              47 ticks
  pause_n_asserts_after        885671 ps
  pause_n_deasserts_after       12581 ps
  clock_stops_after           3330663 ps
  clock_starts_after           284994 ps
========================================

Using:
  missing edges                  7 edges
  PCD pause length              34 ticks
  pause_n_asserts_after        587051 ps
  pause_n_deasserts_after     1829009 ps
  clock_stops_after           2420486 ps
  clock_starts_after           156822 ps
========================================

Using:
  missing edges                 84 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       2686554 ps
  pause_n_deasserts_after      690537 ps
  clock_stops_after            914911 ps
  clock_starts_after           737467 ps
========================================

Using:
  missing edges                 38 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       2316585 ps
  pause_n_deasserts_after      168313 ps
  clock_stops_after           2611134 ps
  clock_starts_after          1033485 ps
========================================

Using:
  missing edges                 79 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       1506984 ps
  pause_n_deasserts_after       81045 ps
  clock_stops_after            803483 ps
  clock_starts_after          1117563 ps
========================================

Using:
  missing edges                 15 edges
  PCD pause length              19 ticks
  pause_n_asserts_after        890590 ps
  pause_n_deasserts_after     1989619 ps
  clock_stops_after            931642 ps
  clock_starts_after            96042 ps
========================================

Using:
  missing edges                 61 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       2175194 ps
  pause_n_deasserts_after      821462 ps
  clock_stops_after           1463088 ps
  clock_starts_after          1053590 ps
========================================

Using:
  missing edges                 62 edges
  PCD pause length              35 ticks
  pause_n_asserts_after        142565 ps
  pause_n_deasserts_after      784938 ps
  clock_stops_after            363350 ps
  clock_starts_after            62099 ps
========================================

Using:
  missing edges                 78 edges
  PCD pause length              35 ticks
  pause_n_asserts_after        435468 ps
  pause_n_deasserts_after      151574 ps
  clock_stops_after           1111360 ps
  clock_starts_after          1408113 ps
========================================

Using:
  missing edges                  7 edges
  PCD pause length              10 ticks
  pause_n_asserts_after        653510 ps
  pause_n_deasserts_after       17204 ps
  clock_stops_after            491244 ps
  clock_starts_after            20934 ps
========================================

Using:
  missing edges                 93 edges
  PCD pause length              21 ticks
  pause_n_asserts_after        462448 ps
  pause_n_deasserts_after      764587 ps
  clock_stops_after              9589 ps
  clock_starts_after          1910827 ps
========================================

Using:
  missing edges                 84 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       1487967 ps
  pause_n_deasserts_after      412297 ps
  clock_stops_after           1240708 ps
  clock_starts_after          1971883 ps
========================================

Using:
  missing edges                 15 edges
  PCD pause length              10 ticks
  pause_n_asserts_after        529492 ps
  pause_n_deasserts_after     1116741 ps
  clock_stops_after            289883 ps
  clock_starts_after            89898 ps
========================================

Using:
  missing edges                 60 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       1803200 ps
  pause_n_deasserts_after      261763 ps
  clock_stops_after           2237673 ps
  clock_starts_after           752764 ps
========================================

Using:
  missing edges                 81 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       2485092 ps
  pause_n_deasserts_after      512417 ps
  clock_stops_after            969524 ps
  clock_starts_after           562211 ps
========================================

Using:
  missing edges                 37 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       1724532 ps
  pause_n_deasserts_after      143602 ps
  clock_stops_after           2079383 ps
  clock_starts_after           774381 ps
========================================

Using:
  missing edges                 13 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       2065670 ps
  pause_n_deasserts_after      403176 ps
  clock_stops_after           2347536 ps
  clock_starts_after           165790 ps
========================================

Using:
  missing edges                 22 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       1358857 ps
  pause_n_deasserts_after      302903 ps
  clock_stops_after           1969842 ps
  clock_starts_after           268758 ps
========================================

Using:
  missing edges                 93 edges
  PCD pause length              21 ticks
  pause_n_asserts_after       1287608 ps
  pause_n_deasserts_after     1270213 ps
  clock_stops_after            120238 ps
  clock_starts_after          1994926 ps
========================================

Using:
  missing edges                103 edges
  PCD pause length              41 ticks
  pause_n_asserts_after        722522 ps
  pause_n_deasserts_after      142480 ps
  clock_stops_after            270127 ps
  clock_starts_after          1051281 ps
========================================

Using:
  missing edges                 61 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       1614301 ps
  pause_n_deasserts_after     1010102 ps
  clock_stops_after           1492033 ps
  clock_starts_after           775077 ps
========================================

Using:
  missing edges                  4 edges
  PCD pause length              48 ticks
  pause_n_asserts_after        915942 ps
  pause_n_deasserts_after      916409 ps
  clock_stops_after           3488394 ps
  clock_starts_after           102862 ps
========================================

Using:
  missing edges                 71 edges
  PCD pause length              28 ticks
  pause_n_asserts_after       1983386 ps
  pause_n_deasserts_after      331845 ps
  clock_stops_after           1206620 ps
  clock_starts_after          1764084 ps
========================================

Using:
  missing edges                 73 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       1106514 ps
  pause_n_deasserts_after     1572454 ps
  clock_stops_after            371707 ps
  clock_starts_after           429257 ps
========================================

Using:
  missing edges                  9 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       3406935 ps
  pause_n_deasserts_after      838428 ps
  clock_stops_after           3368495 ps
  clock_starts_after            88133 ps
========================================

Using:
  missing edges                105 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       2249867 ps
  pause_n_deasserts_after      676889 ps
  clock_stops_after            612486 ps
  clock_starts_after          1368055 ps
========================================

Using:
  missing edges                 10 edges
  PCD pause length              19 ticks
  pause_n_asserts_after        504697 ps
  pause_n_deasserts_after      672281 ps
  clock_stops_after           1233646 ps
  clock_starts_after           195550 ps
========================================

Using:
  missing edges                 62 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       2087471 ps
  pause_n_deasserts_after      899980 ps
  clock_stops_after           1373645 ps
  clock_starts_after           736811 ps
========================================

Using:
  missing edges                 96 edges
  PCD pause length              29 ticks
  pause_n_asserts_after       1081494 ps
  pause_n_deasserts_after      941407 ps
  clock_stops_after            295825 ps
  clock_starts_after          1709977 ps
========================================

Using:
  missing edges                 10 edges
  PCD pause length              15 ticks
  pause_n_asserts_after        750036 ps
  pause_n_deasserts_after     1503254 ps
  clock_stops_after            896418 ps
  clock_starts_after           159120 ps
========================================

Using:
  missing edges                 29 edges
  PCD pause length              26 ticks
  pause_n_asserts_after        786644 ps
  pause_n_deasserts_after     1957344 ps
  clock_stops_after           1648795 ps
  clock_starts_after           800627 ps
========================================

Using:
  missing edges                105 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       1104473 ps
  pause_n_deasserts_after      284694 ps
  clock_stops_after              6616 ps
  clock_starts_after           437728 ps
========================================

Using:
  missing edges                 69 edges
  PCD pause length              25 ticks
  pause_n_asserts_after        803820 ps
  pause_n_deasserts_after     1245371 ps
  clock_stops_after            647549 ps
  clock_starts_after          1343586 ps
========================================

Using:
  missing edges                 36 edges
  PCD pause length              26 ticks
  pause_n_asserts_after       1007773 ps
  pause_n_deasserts_after       20532 ps
  clock_stops_after           1713200 ps
  clock_starts_after          1122045 ps
========================================

Using:
  missing edges                 64 edges
  PCD pause length              36 ticks
  pause_n_asserts_after        273749 ps
  pause_n_deasserts_after       32003 ps
  clock_stops_after           1534820 ps
  clock_starts_after          1222214 ps
========================================

Using:
  missing edges                 25 edges
  PCD pause length              40 ticks
  pause_n_asserts_after        323169 ps
  pause_n_deasserts_after      824267 ps
  clock_stops_after           2213806 ps
  clock_starts_after           214430 ps
========================================

Using:
  missing edges                 34 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       1732240 ps
  pause_n_deasserts_after      521520 ps
  clock_stops_after           2640448 ps
  clock_starts_after           857711 ps
========================================

Using:
  missing edges                102 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       2403814 ps
  pause_n_deasserts_after      824874 ps
  clock_stops_after            117762 ps
  clock_starts_after           293481 ps
========================================

Using:
  missing edges                 65 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       2241340 ps
  pause_n_deasserts_after     1160913 ps
  clock_stops_after           1030078 ps
  clock_starts_after           100127 ps
========================================

Using:
  missing edges                109 edges
  PCD pause length              34 ticks
  pause_n_asserts_after        342040 ps
  pause_n_deasserts_after     1822351 ps
  clock_stops_after            340726 ps
  clock_starts_after          1878894 ps
========================================

Using:
  missing edges                 44 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       2745927 ps
  pause_n_deasserts_after      743438 ps
  clock_stops_after           2029890 ps
  clock_starts_after           287588 ps
========================================

Using:
  missing edges                 53 edges
  PCD pause length              24 ticks
  pause_n_asserts_after       1282939 ps
  pause_n_deasserts_after      537224 ps
  clock_stops_after           1461322 ps
  clock_starts_after          1623218 ps
========================================

Using:
  missing edges                 39 edges
  PCD pause length              12 ticks
  pause_n_asserts_after        403882 ps
  pause_n_deasserts_after     1612032 ps
  clock_stops_after            473037 ps
  clock_starts_after          1002816 ps
========================================

Using:
  missing edges                 39 edges
  PCD pause length              28 ticks
  pause_n_asserts_after       1246871 ps
  pause_n_deasserts_after     1969301 ps
  clock_stops_after           2001791 ps
  clock_starts_after          1400280 ps
========================================

Using:
  missing edges                  5 edges
  PCD pause length              27 ticks
  pause_n_asserts_after       1751923 ps
  pause_n_deasserts_after     1354663 ps
  clock_stops_after           1929981 ps
  clock_starts_after           126074 ps
========================================

Using:
  missing edges                 67 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       3087835 ps
  pause_n_deasserts_after      689717 ps
  clock_stops_after           1869443 ps
  clock_starts_after           734383 ps
========================================

Using:
  missing edges                 17 edges
  PCD pause length              19 ticks
  pause_n_asserts_after        623222 ps
  pause_n_deasserts_after     1914335 ps
  clock_stops_after           1166432 ps
  clock_starts_after           368887 ps
========================================

Using:
  missing edges                 68 edges
  PCD pause length              30 ticks
  pause_n_asserts_after       2151705 ps
  pause_n_deasserts_after      901746 ps
  clock_stops_after            993061 ps
  clock_starts_after          1256045 ps
========================================

Using:
  missing edges                 64 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       2570696 ps
  pause_n_deasserts_after     1621695 ps
  clock_stops_after           1242112 ps
  clock_starts_after           854288 ps
========================================

Using:
  missing edges                106 edges
  PCD pause length              42 ticks
  pause_n_asserts_after        461562 ps
  pause_n_deasserts_after      153904 ps
  clock_stops_after            566633 ps
  clock_starts_after          1382565 ps
========================================

Using:
  missing edges                 66 edges
  PCD pause length              13 ticks
  pause_n_asserts_after        371939 ps
  pause_n_deasserts_after     1830644 ps
  clock_stops_after             54071 ps
  clock_starts_after          1541427 ps
========================================

Using:
  missing edges                 49 edges
  PCD pause length              22 ticks
  pause_n_asserts_after        269767 ps
  pause_n_deasserts_after     1421487 ps
  clock_stops_after           1364610 ps
  clock_starts_after          1575527 ps
========================================

Using:
  missing edges                 53 edges
  PCD pause length              18 ticks
  pause_n_asserts_after       1149892 ps
  pause_n_deasserts_after      909211 ps
  clock_stops_after            782952 ps
  clock_starts_after          1421928 ps
========================================

Using:
  missing edges                 82 edges
  PCD pause length              20 ticks
  pause_n_asserts_after        377957 ps
  pause_n_deasserts_after      138003 ps
  clock_stops_after            472198 ps
  clock_starts_after          1991383 ps
========================================

Using:
  missing edges                 52 edges
  PCD pause length              21 ticks
  pause_n_asserts_after        785017 ps
  pause_n_deasserts_after     1308891 ps
  clock_stops_after            890187 ps
  clock_starts_after          1259279 ps
========================================

Using:
  missing edges                 98 edges
  PCD pause length              40 ticks
  pause_n_asserts_after        306291 ps
  pause_n_deasserts_after     1404067 ps
  clock_stops_after            311077 ps
  clock_starts_after           970655 ps
========================================

Using:
  missing edges                110 edges
  PCD pause length              30 ticks
  pause_n_asserts_after       1073686 ps
  pause_n_deasserts_after      519889 ps
  clock_stops_after             61843 ps
  clock_starts_after          1903481 ps
========================================

Using:
  missing edges                 48 edges
  PCD pause length              48 ticks
  pause_n_asserts_after        609025 ps
  pause_n_deasserts_after       49967 ps
  clock_stops_after           1993434 ps
  clock_starts_after           242706 ps
========================================

Using:
  missing edges                 16 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       1492273 ps
  pause_n_deasserts_after      205116 ps
  clock_stops_after           2546286 ps
  clock_starts_after            45506 ps
========================================

Using:
  missing edges                106 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       1164797 ps
  pause_n_deasserts_after      298958 ps
  clock_stops_after            216737 ps
  clock_starts_after           657661 ps
========================================

Using:
  missing edges                 45 edges
  PCD pause length              21 ticks
  pause_n_asserts_after        650239 ps
  pause_n_deasserts_after     1565520 ps
  clock_stops_after            908051 ps
  clock_starts_after          1007554 ps
========================================

Using:
  missing edges                 71 edges
  PCD pause length              26 ticks
  pause_n_asserts_after        562864 ps
  pause_n_deasserts_after      986810 ps
  clock_stops_after             66604 ps
  clock_starts_after           756095 ps
========================================

Using:
  missing edges                 49 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       2052403 ps
  pause_n_deasserts_after      543489 ps
  clock_stops_after           1774657 ps
  clock_starts_after          1158792 ps
========================================

Using:
  missing edges                 90 edges
  PCD pause length              46 ticks
  pause_n_asserts_after        843186 ps
  pause_n_deasserts_after      612755 ps
  clock_stops_after            570568 ps
  clock_starts_after           507428 ps
========================================

Using:
  missing edges                113 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       1688481 ps
  pause_n_deasserts_after      260702 ps
  clock_stops_after            185522 ps
  clock_starts_after          1423107 ps
========================================

Using:
  missing edges                 20 edges
  PCD pause length              24 ticks
  pause_n_asserts_after        329579 ps
  pause_n_deasserts_after      653712 ps
  clock_stops_after           1096949 ps
  clock_starts_after            71656 ps
========================================

Using:
  missing edges                 29 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       1939119 ps
  pause_n_deasserts_after       20474 ps
  clock_stops_after           2826550 ps
  clock_starts_after           576881 ps
========================================

Using:
  missing edges                100 edges
  PCD pause length              30 ticks
  pause_n_asserts_after       1015167 ps
  pause_n_deasserts_after     1830094 ps
  clock_stops_after            368672 ps
  clock_starts_after          1817085 ps
========================================

Using:
  missing edges                 87 edges
  PCD pause length              22 ticks
  pause_n_asserts_after       1521392 ps
  pause_n_deasserts_after      332476 ps
  clock_stops_after            183851 ps
  clock_starts_after          1766712 ps
========================================

Using:
  missing edges                 59 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       2090925 ps
  pause_n_deasserts_after     1167579 ps
  clock_stops_after           1497381 ps
  clock_starts_after           860114 ps
========================================

Using:
  missing edges                 68 edges
  PCD pause length              16 ticks
  pause_n_asserts_after        530615 ps
  pause_n_deasserts_after      638282 ps
  clock_stops_after            377239 ps
  clock_starts_after          1720397 ps
========================================

Using:
  missing edges                 31 edges
  PCD pause length              25 ticks
  pause_n_asserts_after       1372966 ps
  pause_n_deasserts_after     1664487 ps
  clock_stops_after           1095849 ps
  clock_starts_after           385042 ps
========================================

Using:
  missing edges                 38 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       3339378 ps
  pause_n_deasserts_after      737245 ps
  clock_stops_after           2798142 ps
  clock_starts_after           658026 ps
========================================

Using:
  missing edges                 84 edges
  PCD pause length              36 ticks
  pause_n_asserts_after        377932 ps
  pause_n_deasserts_after     1534224 ps
  clock_stops_after            122365 ps
  clock_starts_after           582310 ps
========================================

Using:
  missing edges                 30 edges
  PCD pause length              32 ticks
  pause_n_asserts_after        663945 ps
  pause_n_deasserts_after      447170 ps
  clock_stops_after           1805382 ps
  clock_starts_after           539825 ps
========================================

Using:
  missing edges                 14 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       1421518 ps
  pause_n_deasserts_after     1436839 ps
  clock_stops_after           2342968 ps
  clock_starts_after           346297 ps
========================================

Using:
  missing edges                 61 edges
  PCD pause length              29 ticks
  pause_n_asserts_after       1159522 ps
  pause_n_deasserts_after      705771 ps
  clock_stops_after            847792 ps
  clock_starts_after           948209 ps
========================================

Using:
  missing edges                105 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       2035282 ps
  pause_n_deasserts_after      631458 ps
  clock_stops_after            550245 ps
  clock_starts_after          1386861 ps
========================================

Using:
  missing edges                 45 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       3515874 ps
  pause_n_deasserts_after      383697 ps
  clock_stops_after           2447375 ps
  clock_starts_after           588094 ps
========================================

Using:
  missing edges                 77 edges
  PCD pause length              19 ticks
  pause_n_asserts_after        902590 ps
  pause_n_deasserts_after     1449621 ps
  clock_stops_after            412749 ps
  clock_starts_after          1866970 ps
========================================

Using:
  missing edges                109 edges
  PCD pause length              35 ticks
  pause_n_asserts_after         43298 ps
  pause_n_deasserts_after       80231 ps
  clock_stops_after            257981 ps
  clock_starts_after          1688169 ps
========================================

Using:
  missing edges                 67 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       1606401 ps
  pause_n_deasserts_after     1397049 ps
  clock_stops_after            676144 ps
  clock_starts_after           191275 ps
========================================

Using:
  missing edges                 14 edges
  PCD pause length              15 ticks
  pause_n_asserts_after        512244 ps
  pause_n_deasserts_after      447555 ps
  clock_stops_after           1038553 ps
  clock_starts_after           474495 ps
========================================

Using:
  missing edges                 66 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       3174355 ps
  pause_n_deasserts_after      862744 ps
  clock_stops_after           1270885 ps
  clock_starts_after            89351 ps
========================================

Using:
  missing edges                 58 edges
  PCD pause length              34 ticks
  pause_n_asserts_after        208335 ps
  pause_n_deasserts_after     1694488 ps
  clock_stops_after           1745074 ps
  clock_starts_after          1365258 ps
========================================

Using:
  missing edges                 40 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       2513689 ps
  pause_n_deasserts_after      147890 ps
  clock_stops_after           2961435 ps
  clock_starts_after           970677 ps
========================================

Using:
  missing edges                 18 edges
  PCD pause length              15 ticks
  pause_n_asserts_after        671297 ps
  pause_n_deasserts_after     1284908 ps
  clock_stops_after            615217 ps
  clock_starts_after           155670 ps
========================================

Using:
  missing edges                 56 edges
  PCD pause length              10 ticks
  pause_n_asserts_after        432381 ps
  pause_n_deasserts_after     1872671 ps
  clock_stops_after            303586 ps
  clock_starts_after          1642068 ps
========================================

Using:
  missing edges                 69 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       2378010 ps
  pause_n_deasserts_after     1188910 ps
  clock_stops_after            889699 ps
  clock_starts_after           289114 ps
========================================

Using:
  missing edges                105 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       2638695 ps
  pause_n_deasserts_after      737034 ps
  clock_stops_after             37500 ps
  clock_starts_after           667366 ps
========================================

Using:
  missing edges                 25 edges
  PCD pause length              37 ticks
  pause_n_asserts_after        204705 ps
  pause_n_deasserts_after      994650 ps
  clock_stops_after           2083006 ps
  clock_starts_after           289154 ps
========================================

Using:
  missing edges                 86 edges
  PCD pause length              19 ticks
  pause_n_asserts_after        803411 ps
  pause_n_deasserts_after     1156183 ps
  clock_stops_after            139666 ps
  clock_starts_after          1881767 ps
========================================

Using:
  missing edges                 61 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       1643108 ps
  pause_n_deasserts_after      497389 ps
  clock_stops_after           1299510 ps
  clock_starts_after            98903 ps
========================================

Using:
  missing edges                 87 edges
  PCD pause length              24 ticks
  pause_n_asserts_after        599586 ps
  pause_n_deasserts_after     1589013 ps
  clock_stops_after             89659 ps
  clock_starts_after          1543583 ps
========================================

Using:
  missing edges                  6 edges
  PCD pause length              19 ticks
  pause_n_asserts_after       1263420 ps
  pause_n_deasserts_after     1413680 ps
  clock_stops_after           1216434 ps
  clock_starts_after            20672 ps
========================================

Using:
  missing edges                 26 edges
  PCD pause length              27 ticks
  pause_n_asserts_after        551206 ps
  pause_n_deasserts_after      756858 ps
  clock_stops_after           1049222 ps
  clock_starts_after            30427 ps
========================================

Using:
  missing edges                 80 edges
  PCD pause length              26 ticks
  pause_n_asserts_after        658659 ps
  pause_n_deasserts_after     1751095 ps
  clock_stops_after            923236 ps
  clock_starts_after          1957539 ps
========================================

Using:
  missing edges                 97 edges
  PCD pause length              25 ticks
  pause_n_asserts_after        339224 ps
  pause_n_deasserts_after     1766046 ps
  clock_stops_after            138788 ps
  clock_starts_after          1858118 ps
========================================

Using:
  missing edges                106 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       1460039 ps
  pause_n_deasserts_after     1316267 ps
  clock_stops_after             81538 ps
  clock_starts_after          1346934 ps
========================================

Using:
  missing edges                 21 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       2059880 ps
  pause_n_deasserts_after      423441 ps
  clock_stops_after           2438372 ps
  clock_starts_after           112144 ps
========================================

Using:
  missing edges                 56 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       1193945 ps
  pause_n_deasserts_after      245623 ps
  clock_stops_after           1019302 ps
  clock_starts_after           641662 ps
========================================

Using:
  missing edges                 68 edges
  PCD pause length              19 ticks
  pause_n_asserts_after        465484 ps
  pause_n_deasserts_after     1012292 ps
  clock_stops_after            535490 ps
  clock_starts_after          1629492 ps
========================================

Using:
  missing edges                 78 edges
  PCD pause length              27 ticks
  pause_n_asserts_after       1567477 ps
  pause_n_deasserts_after      722506 ps
  clock_stops_after           1052950 ps
  clock_starts_after          1938497 ps
========================================

Using:
  missing edges                 32 edges
  PCD pause length              30 ticks
  pause_n_asserts_after       1322321 ps
  pause_n_deasserts_after     1105281 ps
  clock_stops_after           1760353 ps
  clock_starts_after           729904 ps
========================================

Using:
  missing edges                 31 edges
  PCD pause length              20 ticks
  pause_n_asserts_after          8629 ps
  pause_n_deasserts_after     1399768 ps
  clock_stops_after           1066254 ps
  clock_starts_after           721530 ps
========================================

Using:
  missing edges                 86 edges
  PCD pause length              22 ticks
  pause_n_asserts_after        299847 ps
  pause_n_deasserts_after      926368 ps
  clock_stops_after              5019 ps
  clock_starts_after          1550197 ps
========================================

Using:
  missing edges                 10 edges
  PCD pause length              21 ticks
  pause_n_asserts_after        985136 ps
  pause_n_deasserts_after      466232 ps
  clock_stops_after           1256392 ps
  clock_starts_after            94106 ps
========================================

Using:
  missing edges                 73 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       1771720 ps
  pause_n_deasserts_after     1842909 ps
  clock_stops_after           1714173 ps
  clock_starts_after          1960323 ps
========================================

Using:
  missing edges                 98 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       2610622 ps
  pause_n_deasserts_after      449066 ps
  clock_stops_after            329723 ps
  clock_starts_after          1283331 ps
========================================

Using:
  missing edges                 91 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       1902203 ps
  pause_n_deasserts_after      267355 ps
  clock_stops_after            492701 ps
  clock_starts_after          1431440 ps
========================================

Using:
  missing edges                 14 edges
  PCD pause length              26 ticks
  pause_n_asserts_after       1092590 ps
  pause_n_deasserts_after     1224570 ps
  clock_stops_after           1784850 ps
  clock_starts_after           371280 ps
========================================

Using:
  missing edges                 22 edges
  PCD pause length              10 ticks
  pause_n_asserts_after         65029 ps
  pause_n_deasserts_after      535123 ps
  clock_stops_after            497824 ps
  clock_starts_after           556367 ps
========================================

Using:
  missing edges                 61 edges
  PCD pause length              15 ticks
  pause_n_asserts_after        181991 ps
  pause_n_deasserts_after      562951 ps
  clock_stops_after            721337 ps
  clock_starts_after          1876664 ps
========================================

Using:
  missing edges                 64 edges
  PCD pause length              23 ticks
  pause_n_asserts_after        437140 ps
  pause_n_deasserts_after     1368752 ps
  clock_stops_after           1349105 ps
  clock_starts_after          1997200 ps
========================================

Using:
  missing edges                 96 edges
  PCD pause length              28 ticks
  pause_n_asserts_after        569422 ps
  pause_n_deasserts_after      320743 ps
  clock_stops_after            549708 ps
  clock_starts_after          1992816 ps
========================================

Using:
  missing edges                 53 edges
  PCD pause length              24 ticks
  pause_n_asserts_after        443095 ps
  pause_n_deasserts_after      938537 ps
  clock_stops_after           1416128 ps
  clock_starts_after          1611217 ps
========================================

Using:
  missing edges                 32 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       2052547 ps
  pause_n_deasserts_after      823540 ps
  clock_stops_after           2097936 ps
  clock_starts_after           160001 ps
========================================

Using:
  missing edges                 40 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       1888088 ps
  pause_n_deasserts_after      767691 ps
  clock_stops_after           2996422 ps
  clock_starts_after           999635 ps
========================================

Using:
  missing edges                 98 edges
  PCD pause length              38 ticks
  pause_n_asserts_after        266585 ps
  pause_n_deasserts_after      731225 ps
  clock_stops_after            620594 ps
  clock_starts_after          1417327 ps
========================================

Using:
  missing edges                 22 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       2140617 ps
  pause_n_deasserts_after     1312092 ps
  clock_stops_after           2237023 ps
  clock_starts_after           102427 ps
========================================

Using:
  missing edges                 11 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       2056261 ps
  pause_n_deasserts_after      912017 ps
  clock_stops_after           2982224 ps
  clock_starts_after           260661 ps
========================================

Using:
  missing edges                 94 edges
  PCD pause length              47 ticks
  pause_n_asserts_after        185684 ps
  pause_n_deasserts_after      150987 ps
  clock_stops_after            200040 ps
  clock_starts_after           209233 ps
========================================

Using:
  missing edges                102 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       1799809 ps
  pause_n_deasserts_after      236270 ps
  clock_stops_after            434693 ps
  clock_starts_after          1323252 ps
========================================

Using:
  missing edges                110 edges
  PCD pause length              43 ticks
  pause_n_asserts_after        630657 ps
  pause_n_deasserts_after      606724 ps
  clock_stops_after            260971 ps
  clock_starts_after          1169962 ps
========================================

Using:
  missing edges                 45 edges
  PCD pause length              30 ticks
  pause_n_asserts_after       1344605 ps
  pause_n_deasserts_after     1835614 ps
  clock_stops_after           1506957 ps
  clock_starts_after           955843 ps
========================================

Using:
  missing edges                 62 edges
  PCD pause length              18 ticks
  pause_n_asserts_after        462496 ps
  pause_n_deasserts_after      518493 ps
  clock_stops_after           1025041 ps
  clock_starts_after          1978583 ps
========================================

Using:
  missing edges                  7 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       1530339 ps
  pause_n_deasserts_after      640600 ps
  clock_stops_after           3515910 ps
  clock_starts_after           164524 ps
========================================

Using:
  missing edges                 23 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       1029321 ps
  pause_n_deasserts_after     1172883 ps
  clock_stops_after           3164278 ps
  clock_starts_after           762500 ps
========================================

Using:
  missing edges                 20 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       2441081 ps
  pause_n_deasserts_after      277540 ps
  clock_stops_after           3604754 ps
  clock_starts_after           650540 ps
========================================

Using:
  missing edges                 91 edges
  PCD pause length              22 ticks
  pause_n_asserts_after        841953 ps
  pause_n_deasserts_after     1329545 ps
  clock_stops_after            262206 ps
  clock_starts_after          1994062 ps
========================================

Using:
  missing edges                 96 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       1496638 ps
  pause_n_deasserts_after      125891 ps
  clock_stops_after            581744 ps
  clock_starts_after           722381 ps
========================================

Using:
  missing edges                 80 edges
  PCD pause length              30 ticks
  pause_n_asserts_after        256469 ps
  pause_n_deasserts_after     1324493 ps
  clock_stops_after           1183249 ps
  clock_starts_after          1926801 ps
========================================

Using:
  missing edges                 55 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       1746490 ps
  pause_n_deasserts_after     1242998 ps
  clock_stops_after           1893914 ps
  clock_starts_after          1426587 ps
========================================

Using:
  missing edges                 36 edges
  PCD pause length              16 ticks
  pause_n_asserts_after         87182 ps
  pause_n_deasserts_after      580963 ps
  clock_stops_after            472186 ps
  clock_starts_after           599204 ps
========================================

Using:
  missing edges                 20 edges
  PCD pause length              44 ticks
  pause_n_asserts_after        747492 ps
  pause_n_deasserts_after      302432 ps
  clock_stops_after           2973282 ps
  clock_starts_after           452868 ps
========================================

Using:
  missing edges                 86 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       1842702 ps
  pause_n_deasserts_after     1062689 ps
  clock_stops_after            598169 ps
  clock_starts_after           699252 ps
========================================

Using:
  missing edges                 99 edges
  PCD pause length              37 ticks
  pause_n_asserts_after        970801 ps
  pause_n_deasserts_after     1068394 ps
  clock_stops_after            363142 ps
  clock_starts_after          1269721 ps
========================================

Using:
  missing edges                 12 edges
  PCD pause length              24 ticks
  pause_n_asserts_after       1040619 ps
  pause_n_deasserts_after      216291 ps
  clock_stops_after           1444702 ps
  clock_starts_after           137086 ps
========================================

Using:
  missing edges                 72 edges
  PCD pause length              19 ticks
  pause_n_asserts_after        864961 ps
  pause_n_deasserts_after      274618 ps
  clock_stops_after            303518 ps
  clock_starts_after          1581419 ps
========================================

Using:
  missing edges                 20 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       1930562 ps
  pause_n_deasserts_after      875546 ps
  clock_stops_after           2880709 ps
  clock_starts_after           457911 ps
========================================

Using:
  missing edges                 36 edges
  PCD pause length              10 ticks
  pause_n_asserts_after        430593 ps
  pause_n_deasserts_after      329032 ps
  clock_stops_after            271702 ps
  clock_starts_after           863809 ps
========================================

Using:
  missing edges                104 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       3269047 ps
  pause_n_deasserts_after      351394 ps
  clock_stops_after            449277 ps
  clock_starts_after           607608 ps
========================================

Using:
  missing edges                 63 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       1109686 ps
  pause_n_deasserts_after      150133 ps
  clock_stops_after            485204 ps
  clock_starts_after           404096 ps
========================================

Using:
  missing edges                 58 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       2689697 ps
  pause_n_deasserts_after      586749 ps
  clock_stops_after           2298121 ps
  clock_starts_after          1259398 ps
========================================

Using:
  missing edges                108 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       2847795 ps
  pause_n_deasserts_after     1023956 ps
  clock_stops_after             94231 ps
  clock_starts_after          1049907 ps
========================================

Using:
  missing edges                112 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       1889671 ps
  pause_n_deasserts_after      771532 ps
  clock_stops_after            240563 ps
  clock_starts_after          1770926 ps
========================================

Using:
  missing edges                 95 edges
  PCD pause length              29 ticks
  pause_n_asserts_after       1783389 ps
  pause_n_deasserts_after     1678796 ps
  clock_stops_after            296837 ps
  clock_starts_after          1688461 ps
========================================

Using:
  missing edges                 37 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       1799419 ps
  pause_n_deasserts_after        5616 ps
  clock_stops_after           2843792 ps
  clock_starts_after           819854 ps
========================================

Using:
  missing edges                 79 edges
  PCD pause length              24 ticks
  pause_n_asserts_after       1184105 ps
  pause_n_deasserts_after     1147809 ps
  clock_stops_after            319031 ps
  clock_starts_after          1453317 ps
========================================

Using:
  missing edges                 82 edges
  PCD pause length              47 ticks
  pause_n_asserts_after        624738 ps
  pause_n_deasserts_after      537596 ps
  clock_stops_after            899824 ps
  clock_starts_after           451682 ps
========================================

Using:
  missing edges                 35 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       2295334 ps
  pause_n_deasserts_after     1252297 ps
  clock_stops_after           1867926 ps
  clock_starts_after           139698 ps
========================================

Using:
  missing edges                 40 edges
  PCD pause length              45 ticks
  pause_n_asserts_after        110343 ps
  pause_n_deasserts_after      757391 ps
  clock_stops_after           2055799 ps
  clock_starts_after           201042 ps
========================================

Using:
  missing edges                  8 edges
  PCD pause length              10 ticks
  pause_n_asserts_after        497306 ps
  pause_n_deasserts_after     1338912 ps
  clock_stops_after            562114 ps
  clock_starts_after           123389 ps
========================================

Using:
  missing edges                 46 edges
  PCD pause length              31 ticks
  pause_n_asserts_after       1092841 ps
  pause_n_deasserts_after     1751028 ps
  clock_stops_after            828876 ps
  clock_starts_after           251144 ps
========================================

Using:
  missing edges                114 edges
  PCD pause length              48 ticks
  pause_n_asserts_after         92488 ps
  pause_n_deasserts_after      308478 ps
  clock_stops_after            225753 ps
  clock_starts_after           910768 ps
========================================

Using:
  missing edges                 11 edges
  PCD pause length              33 ticks
  pause_n_asserts_after         55512 ps
  pause_n_deasserts_after     1828574 ps
  clock_stops_after           2118478 ps
  clock_starts_after            94041 ps
========================================

Using:
  missing edges                 80 edges
  PCD pause length              42 ticks
  pause_n_asserts_after        533443 ps
  pause_n_deasserts_after      703361 ps
  clock_stops_after           1315553 ps
  clock_starts_after          1170098 ps
========================================

Using:
  missing edges                 54 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       2900219 ps
  pause_n_deasserts_after      830687 ps
  clock_stops_after           2476796 ps
  clock_starts_after           881447 ps
========================================

Using:
  missing edges                 33 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       3111587 ps
  pause_n_deasserts_after      148784 ps
  clock_stops_after           2986796 ps
  clock_starts_after           894686 ps
========================================

Using:
  missing edges                 57 edges
  PCD pause length              30 ticks
  pause_n_asserts_after       1587267 ps
  pause_n_deasserts_after     1578334 ps
  clock_stops_after           1101592 ps
  clock_starts_after           966497 ps
========================================

Using:
  missing edges                 36 edges
  PCD pause length              30 ticks
  pause_n_asserts_after       1334167 ps
  pause_n_deasserts_after     1486771 ps
  clock_stops_after            895815 ps
  clock_starts_after             2444 ps
========================================

Using:
  missing edges                 47 edges
  PCD pause length              29 ticks
  pause_n_asserts_after       1691376 ps
  pause_n_deasserts_after     1065570 ps
  clock_stops_after           1501406 ps
  clock_starts_after          1080664 ps
========================================

Using:
  missing edges                 88 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       1919951 ps
  pause_n_deasserts_after      376372 ps
  clock_stops_after            808988 ps
  clock_starts_after           722497 ps
========================================

Using:
  missing edges                 24 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       2205975 ps
  pause_n_deasserts_after      395155 ps
  clock_stops_after           2380509 ps
  clock_starts_after           831591 ps
========================================

Using:
  missing edges                 67 edges
  PCD pause length              26 ticks
  pause_n_asserts_after       1258176 ps
  pause_n_deasserts_after      556914 ps
  clock_stops_after            646747 ps
  clock_starts_after          1199437 ps
========================================

Using:
  missing edges                 38 edges
  PCD pause length              23 ticks
  pause_n_asserts_after        875503 ps
  pause_n_deasserts_after     1784175 ps
  clock_stops_after            612524 ps
  clock_starts_after           297960 ps
========================================

Using:
  missing edges                 63 edges
  PCD pause length              29 ticks
  pause_n_asserts_after        390309 ps
  pause_n_deasserts_after     1088611 ps
  clock_stops_after           1656378 ps
  clock_starts_after          1807495 ps
========================================

Using:
  missing edges                 93 edges
  PCD pause length              30 ticks
  pause_n_asserts_after       1026710 ps
  pause_n_deasserts_after     1260583 ps
  clock_stops_after            638692 ps
  clock_starts_after          1870309 ps
========================================

Using:
  missing edges                  9 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       1978271 ps
  pause_n_deasserts_after      787060 ps
  clock_stops_after           3223285 ps
  clock_starts_after           222376 ps
========================================

Using:
  missing edges                  6 edges
  PCD pause length              30 ticks
  pause_n_asserts_after       1878983 ps
  pause_n_deasserts_after     1289569 ps
  clock_stops_after           2211866 ps
  clock_starts_after           193546 ps
========================================

Using:
  missing edges                 95 edges
  PCD pause length              42 ticks
  pause_n_asserts_after         20885 ps
  pause_n_deasserts_after     1047489 ps
  clock_stops_after            862815 ps
  clock_starts_after          1284138 ps
========================================

Using:
  missing edges                 53 edges
  PCD pause length              28 ticks
  pause_n_asserts_after         73312 ps
  pause_n_deasserts_after     1064872 ps
  clock_stops_after           1209986 ps
  clock_starts_after          1093375 ps
========================================

Using:
  missing edges                 49 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       3685201 ps
  pause_n_deasserts_after      541531 ps
  clock_stops_after           2684061 ps
  clock_starts_after           798402 ps
========================================

Using:
  missing edges                 60 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       1007481 ps
  pause_n_deasserts_after      612129 ps
  clock_stops_after            189495 ps
  clock_starts_after            43817 ps
========================================

Using:
  missing edges                 36 edges
  PCD pause length              19 ticks
  pause_n_asserts_after         23434 ps
  pause_n_deasserts_after      740272 ps
  clock_stops_after            113848 ps
  clock_starts_after            64589 ps
========================================

Using:
  missing edges                100 edges
  PCD pause length              28 ticks
  pause_n_asserts_after       1312816 ps
  pause_n_deasserts_after      938005 ps
  clock_stops_after            324998 ps
  clock_starts_after          1933136 ps
========================================

Using:
  missing edges                 30 edges
  PCD pause length              17 ticks
  pause_n_asserts_after        257311 ps
  pause_n_deasserts_after     1035591 ps
  clock_stops_after            519743 ps
  clock_starts_after           398070 ps
========================================

Using:
  missing edges                  4 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       1813120 ps
  pause_n_deasserts_after      414094 ps
  clock_stops_after           2463126 ps
  clock_starts_after            23656 ps
========================================

Using:
  missing edges                 54 edges
  PCD pause length              24 ticks
  pause_n_asserts_after        268113 ps
  pause_n_deasserts_after      657567 ps
  clock_stops_after            175495 ps
  clock_starts_after           374604 ps
========================================

Using:
  missing edges                  6 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       1511585 ps
  pause_n_deasserts_after     1372965 ps
  clock_stops_after           2400905 ps
  clock_starts_after           138943 ps
========================================

Using:
  missing edges                 19 edges
  PCD pause length              28 ticks
  pause_n_asserts_after         86332 ps
  pause_n_deasserts_after     1384936 ps
  clock_stops_after           1706464 ps
  clock_starts_after           351953 ps
========================================

Using:
  missing edges                 88 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       2618251 ps
  pause_n_deasserts_after       90867 ps
  clock_stops_after            123098 ps
  clock_starts_after           483568 ps
========================================

Using:
  missing edges                 51 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       2283508 ps
  pause_n_deasserts_after     1576458 ps
  clock_stops_after           1079170 ps
  clock_starts_after           371459 ps
========================================

Using:
  missing edges                 62 edges
  PCD pause length              42 ticks
  pause_n_asserts_after        184896 ps
  pause_n_deasserts_after       14739 ps
  clock_stops_after           1168099 ps
  clock_starts_after           352297 ps
========================================

Using:
  missing edges                 35 edges
  PCD pause length              20 ticks
  pause_n_asserts_after        247150 ps
  pause_n_deasserts_after      649509 ps
  clock_stops_after           1245581 ps
  clock_starts_after          1044582 ps
========================================

Using:
  missing edges                 34 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       3097624 ps
  pause_n_deasserts_after      809665 ps
  clock_stops_after           2701059 ps
  clock_starts_after           286644 ps
========================================

Using:
  missing edges                  4 edges
  PCD pause length              23 ticks
  pause_n_asserts_after        230737 ps
  pause_n_deasserts_after     1982826 ps
  clock_stops_after           1680056 ps
  clock_starts_after           143530 ps
========================================

Using:
  missing edges                102 edges
  PCD pause length              26 ticks
  pause_n_asserts_after        323735 ps
  pause_n_deasserts_after      667930 ps
  clock_stops_after             53598 ps
  clock_starts_after          1910329 ps
========================================

Using:
  missing edges                 52 edges
  PCD pause length              10 ticks
  pause_n_asserts_after        633466 ps
  pause_n_deasserts_after      821249 ps
  clock_stops_after            611512 ps
  clock_starts_after          1775540 ps
========================================

Using:
  missing edges                 57 edges
  PCD pause length              33 ticks
  pause_n_asserts_after        513768 ps
  pause_n_deasserts_after      880051 ps
  clock_stops_after           1363116 ps
  clock_starts_after           997651 ps
========================================

Using:
  missing edges                  9 edges
  PCD pause length              26 ticks
  pause_n_asserts_after        533008 ps
  pause_n_deasserts_after     1171783 ps
  clock_stops_after           1667164 ps
  clock_starts_after            87535 ps
========================================

Using:
  missing edges                 42 edges
  PCD pause length              29 ticks
  pause_n_asserts_after       1157224 ps
  pause_n_deasserts_after      953199 ps
  clock_stops_after            787314 ps
  clock_starts_after           191689 ps
========================================

Using:
  missing edges                 98 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       2290551 ps
  pause_n_deasserts_after      712172 ps
  clock_stops_after            410270 ps
  clock_starts_after          1235749 ps
========================================

Using:
  missing edges                 96 edges
  PCD pause length              21 ticks
  pause_n_asserts_after        949316 ps
  pause_n_deasserts_after     1666014 ps
  clock_stops_after             17257 ps
  clock_starts_after          1999851 ps
========================================

Using:
  missing edges                 38 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       2294357 ps
  pause_n_deasserts_after     1122361 ps
  clock_stops_after           2284664 ps
  clock_starts_after           932370 ps
========================================

Using:
  missing edges                 58 edges
  PCD pause length              22 ticks
  pause_n_asserts_after        290836 ps
  pause_n_deasserts_after     1155429 ps
  clock_stops_after            503185 ps
  clock_starts_after          1027288 ps
========================================

Using:
  missing edges                  8 edges
  PCD pause length              40 ticks
  pause_n_asserts_after        269434 ps
  pause_n_deasserts_after     1348638 ps
  clock_stops_after           2777973 ps
  clock_starts_after           144014 ps
========================================

Using:
  missing edges                 68 edges
  PCD pause length              12 ticks
  pause_n_asserts_after        767017 ps
  pause_n_deasserts_after      725445 ps
  clock_stops_after            263047 ps
  clock_starts_after          1901520 ps
========================================

Using:
  missing edges                107 edges
  PCD pause length              47 ticks
  pause_n_asserts_after        811091 ps
  pause_n_deasserts_after      527720 ps
  clock_stops_after            450767 ps
  clock_starts_after           940155 ps
========================================

Using:
  missing edges                 28 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       2994579 ps
  pause_n_deasserts_after      419140 ps
  clock_stops_after           3164801 ps
  clock_starts_after           787320 ps
========================================

Using:
  missing edges                 16 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       2444948 ps
  pause_n_deasserts_after      370005 ps
  clock_stops_after           3413025 ps
  clock_starts_after           532925 ps
========================================

Using:
  missing edges                 38 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       2114166 ps
  pause_n_deasserts_after      609534 ps
  clock_stops_after           1826521 ps
  clock_starts_after           499242 ps
========================================

Using:
  missing edges                 26 edges
  PCD pause length              19 ticks
  pause_n_asserts_after        464338 ps
  pause_n_deasserts_after     1584553 ps
  clock_stops_after           1162179 ps
  clock_starts_after           705233 ps
========================================

Using:
  missing edges                 93 edges
  PCD pause length              28 ticks
  pause_n_asserts_after         96477 ps
  pause_n_deasserts_after     1099790 ps
  clock_stops_after            547787 ps
  clock_starts_after          1914364 ps
========================================

Using:
  missing edges                 50 edges
  PCD pause length              18 ticks
  pause_n_asserts_after        573947 ps
  pause_n_deasserts_after     1035747 ps
  clock_stops_after            526581 ps
  clock_starts_after          1048706 ps
========================================

Using:
  missing edges                 50 edges
  PCD pause length              15 ticks
  pause_n_asserts_after        196863 ps
  pause_n_deasserts_after      572899 ps
  clock_stops_after            166413 ps
  clock_starts_after           886679 ps
========================================

Using:
  missing edges                 66 edges
  PCD pause length              31 ticks
  pause_n_asserts_after       1773230 ps
  pause_n_deasserts_after     1283483 ps
  clock_stops_after            501431 ps
  clock_starts_after           650892 ps
========================================

Using:
  missing edges                 32 edges
  PCD pause length              31 ticks
  pause_n_asserts_after       2049858 ps
  pause_n_deasserts_after     1181794 ps
  clock_stops_after           1676803 ps
  clock_starts_after           562026 ps
========================================

Using:
  missing edges                 71 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       2378006 ps
  pause_n_deasserts_after      887107 ps
  clock_stops_after            538418 ps
  clock_starts_after           125606 ps
========================================

Using:
  missing edges                 50 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       2289805 ps
  pause_n_deasserts_after      580991 ps
  clock_stops_after           2461007 ps
  clock_starts_after           991327 ps
========================================

Using:
  missing edges                 75 edges
  PCD pause length              12 ticks
  pause_n_asserts_after        470400 ps
  pause_n_deasserts_after      550953 ps
  clock_stops_after            132327 ps
  clock_starts_after          1996311 ps
========================================

Using:
  missing edges                112 edges
  PCD pause length              38 ticks
  pause_n_asserts_after        636793 ps
  pause_n_deasserts_after      357078 ps
  clock_stops_after            196023 ps
  clock_starts_after          1533405 ps
========================================

Using:
  missing edges                 13 edges
  PCD pause length              23 ticks
  pause_n_asserts_after       1165339 ps
  pause_n_deasserts_after     1074546 ps
  clock_stops_after           1670379 ps
  clock_starts_after           466928 ps
========================================

Using:
  missing edges                 62 edges
  PCD pause length              49 ticks
  pause_n_asserts_after        135323 ps
  pause_n_deasserts_after      405827 ps
  clock_stops_after           1474060 ps
  clock_starts_after           141119 ps
========================================

Using:
  missing edges                 48 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       1014232 ps
  pause_n_deasserts_after      814600 ps
  clock_stops_after           2632041 ps
  clock_starts_after          1601227 ps
========================================

Using:
  missing edges                 12 edges
  PCD pause length              32 ticks
  pause_n_asserts_after        390070 ps
  pause_n_deasserts_after     1647235 ps
  clock_stops_after           2304312 ps
  clock_starts_after           369609 ps
========================================

Using:
  missing edges                 26 edges
  PCD pause length              38 ticks
  pause_n_asserts_after        664336 ps
  pause_n_deasserts_after     1148120 ps
  clock_stops_after           2704157 ps
  clock_starts_after           848791 ps
========================================

Using:
  missing edges                 82 edges
  PCD pause length              31 ticks
  pause_n_asserts_after        385781 ps
  pause_n_deasserts_after     1243443 ps
  clock_stops_after            349545 ps
  clock_starts_after          1100333 ps
========================================

Using:
  missing edges                 79 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       1931555 ps
  pause_n_deasserts_after      446681 ps
  clock_stops_after           1332232 ps
  clock_starts_after          1546352 ps
========================================

Using:
  missing edges                 52 edges
  PCD pause length              17 ticks
  pause_n_asserts_after        388968 ps
  pause_n_deasserts_after     1572972 ps
  clock_stops_after           1178386 ps
  clock_starts_after          1819761 ps
========================================

Using:
  missing edges                 96 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       1024156 ps
  pause_n_deasserts_after      766976 ps
  clock_stops_after            534147 ps
  clock_starts_after          1282800 ps
========================================

Using:
  missing edges                 85 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       1742777 ps
  pause_n_deasserts_after      972527 ps
  clock_stops_after            531698 ps
  clock_starts_after           857696 ps
========================================

Using:
  missing edges                100 edges
  PCD pause length              25 ticks
  pause_n_asserts_after        790452 ps
  pause_n_deasserts_after       60146 ps
  clock_stops_after             90877 ps
  clock_starts_after          1945784 ps
========================================

Using:
  missing edges                 28 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       1070565 ps
  pause_n_deasserts_after      366857 ps
  clock_stops_after           2780662 ps
  clock_starts_after           409343 ps
========================================

Using:
  missing edges                 26 edges
  PCD pause length              12 ticks
  pause_n_asserts_after         76407 ps
  pause_n_deasserts_after     1838252 ps
  clock_stops_after            614343 ps
  clock_starts_after           696050 ps
========================================

Using:
  missing edges                 81 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       1076213 ps
  pause_n_deasserts_after      113875 ps
  clock_stops_after           1087528 ps
  clock_starts_after          1335082 ps
========================================

Using:
  missing edges                 68 edges
  PCD pause length              21 ticks
  pause_n_asserts_after        862447 ps
  pause_n_deasserts_after     1316014 ps
  clock_stops_after             53197 ps
  clock_starts_after          1026166 ps
========================================

Using:
  missing edges                 70 edges
  PCD pause length              41 ticks
  pause_n_asserts_after        331874 ps
  pause_n_deasserts_after      539495 ps
  clock_stops_after            845036 ps
  clock_starts_after           404040 ps
========================================

Using:
  missing edges                 76 edges
  PCD pause length              16 ticks
  pause_n_asserts_after        213337 ps
  pause_n_deasserts_after     1196996 ps
  clock_stops_after            295581 ps
  clock_starts_after          1951854 ps
========================================

Using:
  missing edges                 24 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       2711093 ps
  pause_n_deasserts_after      369791 ps
  clock_stops_after           2121217 ps
  clock_starts_after           186459 ps
========================================

Using:
  missing edges                 14 edges
  PCD pause length              17 ticks
  pause_n_asserts_after        770998 ps
  pause_n_deasserts_after      411462 ps
  clock_stops_after           1134651 ps
  clock_starts_after           399814 ps
========================================

Using:
  missing edges                 27 edges
  PCD pause length              17 ticks
  pause_n_asserts_after       1095417 ps
  pause_n_deasserts_after     1133042 ps
  clock_stops_after            735333 ps
  clock_starts_after           470593 ps
========================================

Using:
  missing edges                 33 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       1091768 ps
  pause_n_deasserts_after      265659 ps
  clock_stops_after           2880888 ps
  clock_starts_after           559674 ps
========================================

Using:
  missing edges                 23 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       2137799 ps
  pause_n_deasserts_after      901909 ps
  clock_stops_after           1749717 ps
  clock_starts_after           154434 ps
========================================

Using:
  missing edges                 88 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       1137975 ps
  pause_n_deasserts_after      869310 ps
  clock_stops_after            741827 ps
  clock_starts_after           383521 ps
========================================

Using:
  missing edges                 97 edges
  PCD pause length              22 ticks
  pause_n_asserts_after       1218508 ps
  pause_n_deasserts_after      293045 ps
  clock_stops_after             72737 ps
  clock_starts_after          1996298 ps
========================================

Using:
  missing edges                 97 edges
  PCD pause length              22 ticks
  pause_n_asserts_after       1432853 ps
  pause_n_deasserts_after      257970 ps
  clock_stops_after             29443 ps
  clock_starts_after          1982072 ps
========================================

Using:
  missing edges                 41 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       3304962 ps
  pause_n_deasserts_after      590982 ps
  clock_stops_after           2621925 ps
  clock_starts_after           455507 ps
========================================

Using:
  missing edges                 68 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       3115268 ps
  pause_n_deasserts_after      971721 ps
  clock_stops_after           1251717 ps
  clock_starts_after           355116 ps
========================================

Using:
  missing edges                 89 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       2710617 ps
  pause_n_deasserts_after      351013 ps
  clock_stops_after            207012 ps
  clock_starts_after           616001 ps
========================================

Using:
  missing edges                 24 edges
  PCD pause length              15 ticks
  pause_n_asserts_after        885145 ps
  pause_n_deasserts_after     1812765 ps
  clock_stops_after            639097 ps
  clock_starts_after           412452 ps
========================================

Using:
  missing edges                110 edges
  PCD pause length              33 ticks
  pause_n_asserts_after        714723 ps
  pause_n_deasserts_after     1883182 ps
  clock_stops_after             51402 ps
  clock_starts_after          1660132 ps
========================================

Using:
  missing edges                109 edges
  PCD pause length              38 ticks
  pause_n_asserts_after        810636 ps
  pause_n_deasserts_after     1543055 ps
  clock_stops_after            127956 ps
  clock_starts_after          1355404 ps
========================================

Using:
  missing edges                 45 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       1747108 ps
  pause_n_deasserts_after      148349 ps
  clock_stops_after           2815580 ps
  clock_starts_after          1605779 ps
========================================

Using:
  missing edges                 76 edges
  PCD pause length              12 ticks
  pause_n_asserts_after        374909 ps
  pause_n_deasserts_after     1360877 ps
  clock_stops_after             91775 ps
  clock_starts_after          1995117 ps
========================================

Using:
  missing edges                 50 edges
  PCD pause length              28 ticks
  pause_n_asserts_after        781057 ps
  pause_n_deasserts_after     1615324 ps
  clock_stops_after           1074255 ps
  clock_starts_after           857868 ps
========================================

Using:
  missing edges                 77 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       2534730 ps
  pause_n_deasserts_after      820967 ps
  clock_stops_after           1229533 ps
  clock_starts_after           552332 ps
========================================

Using:
  missing edges                101 edges
  PCD pause length              44 ticks
  pause_n_asserts_after        612919 ps
  pause_n_deasserts_after      637084 ps
  clock_stops_after            537304 ps
  clock_starts_after          1011453 ps
========================================

Using:
  missing edges                101 edges
  PCD pause length              34 ticks
  pause_n_asserts_after        294516 ps
  pause_n_deasserts_after      474860 ps
  clock_stops_after            738849 ps
  clock_starts_after          1987983 ps
========================================

Using:
  missing edges                 82 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       2792967 ps
  pause_n_deasserts_after      349386 ps
  clock_stops_after           1290502 ps
  clock_starts_after           891184 ps
========================================

Using:
  missing edges                 19 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       2760216 ps
  pause_n_deasserts_after     1168158 ps
  clock_stops_after           2514930 ps
  clock_starts_after           141306 ps
========================================

Using:
  missing edges                  6 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       2570843 ps
  pause_n_deasserts_after      894945 ps
  clock_stops_after           2556362 ps
  clock_starts_after            46946 ps
========================================

Using:
  missing edges                 45 edges
  PCD pause length              46 ticks
  pause_n_asserts_after        461266 ps
  pause_n_deasserts_after      907441 ps
  clock_stops_after           2537963 ps
  clock_starts_after           786746 ps
========================================

Using:
  missing edges                 43 edges
  PCD pause length              48 ticks
  pause_n_asserts_after        426985 ps
  pause_n_deasserts_after       95491 ps
  clock_stops_after           2590751 ps
  clock_starts_after           636461 ps
========================================

Using:
  missing edges                 23 edges
  PCD pause length              12 ticks
  pause_n_asserts_after        602433 ps
  pause_n_deasserts_after      681809 ps
  clock_stops_after            450457 ps
  clock_starts_after           441820 ps
========================================

Using:
  missing edges                 35 edges
  PCD pause length              22 ticks
  pause_n_asserts_after        338409 ps
  pause_n_deasserts_after     1946768 ps
  clock_stops_after            558140 ps
  clock_starts_after           224389 ps
========================================

Using:
  missing edges                 23 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       1806015 ps
  pause_n_deasserts_after      945497 ps
  clock_stops_after           2707778 ps
  clock_starts_after            12475 ps
========================================

Using:
  missing edges                 76 edges
  PCD pause length              17 ticks
  pause_n_asserts_after        897439 ps
  pause_n_deasserts_after     1559738 ps
  clock_stops_after            394182 ps
  clock_starts_after          1938461 ps
========================================

Using:
  missing edges                 40 edges
  PCD pause length              23 ticks
  pause_n_asserts_after       1008185 ps
  pause_n_deasserts_after     1231013 ps
  clock_stops_after            222625 ps
  clock_starts_after             2474 ps
========================================

Using:
  missing edges                 73 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       1649298 ps
  pause_n_deasserts_after      924776 ps
  clock_stops_after            875313 ps
  clock_starts_after           253902 ps
========================================

Using:
  missing edges                 16 edges
  PCD pause length              30 ticks
  pause_n_asserts_after       1857299 ps
  pause_n_deasserts_after      224089 ps
  clock_stops_after           1936677 ps
  clock_starts_after           302350 ps
========================================

Using:
  missing edges                  6 edges
  PCD pause length              29 ticks
  pause_n_asserts_after        347742 ps
  pause_n_deasserts_after     1672554 ps
  clock_stops_after           2038820 ps
  clock_starts_after           112318 ps
========================================

Using:
  missing edges                 33 edges
  PCD pause length              31 ticks
  pause_n_asserts_after       1111920 ps
  pause_n_deasserts_after      365599 ps
  clock_stops_after           1336573 ps
  clock_starts_after           288299 ps
========================================

Using:
  missing edges                 98 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       1121570 ps
  pause_n_deasserts_after     1317842 ps
  clock_stops_after            188749 ps
  clock_starts_after          1146457 ps
========================================

Using:
  missing edges                 39 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       1430631 ps
  pause_n_deasserts_after      487155 ps
  clock_stops_after           2712453 ps
  clock_starts_after           832057 ps
========================================

Using:
  missing edges                 27 edges
  PCD pause length              26 ticks
  pause_n_asserts_after       1834579 ps
  pause_n_deasserts_after      830044 ps
  clock_stops_after           1646550 ps
  clock_starts_after           702159 ps
========================================

Using:
  missing edges                 36 edges
  PCD pause length              42 ticks
  pause_n_asserts_after        214235 ps
  pause_n_deasserts_after      303013 ps
  clock_stops_after           2459529 ps
  clock_starts_after           693324 ps
========================================

Using:
  missing edges                 45 edges
  PCD pause length              16 ticks
  pause_n_asserts_after        162274 ps
  pause_n_deasserts_after     1419749 ps
  clock_stops_after            388022 ps
  clock_starts_after           876792 ps
========================================

Using:
  missing edges                 88 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       1735613 ps
  pause_n_deasserts_after      748706 ps
  clock_stops_after            989265 ps
  clock_starts_after          1254123 ps
========================================

Using:
  missing edges                 27 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       2913865 ps
  pause_n_deasserts_after      224638 ps
  clock_stops_after           2436349 ps
  clock_starts_after           136658 ps
========================================

Using:
  missing edges                 88 edges
  PCD pause length              22 ticks
  pause_n_asserts_after        816009 ps
  pause_n_deasserts_after     1714795 ps
  clock_stops_after            222829 ps
  clock_starts_after          1867660 ps
========================================

Using:
  missing edges                104 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       2284141 ps
  pause_n_deasserts_after      374424 ps
  clock_stops_after            344659 ps
  clock_starts_after          1071649 ps
========================================

Using:
  missing edges                104 edges
  PCD pause length              27 ticks
  pause_n_asserts_after        427630 ps
  pause_n_deasserts_after       95963 ps
  clock_stops_after            129823 ps
  clock_starts_after          1980457 ps
========================================

Using:
  missing edges                 32 edges
  PCD pause length              17 ticks
  pause_n_asserts_after        751982 ps
  pause_n_deasserts_after     1788465 ps
  clock_stops_after             88575 ps
  clock_starts_after            22858 ps
========================================

Using:
  missing edges                 82 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       1017046 ps
  pause_n_deasserts_after      445791 ps
  clock_stops_after            642205 ps
  clock_starts_after           880666 ps
========================================

Using:
  missing edges                110 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       2777614 ps
  pause_n_deasserts_after     1026100 ps
  clock_stops_after            429423 ps
  clock_starts_after          1245204 ps
========================================

Using:
  missing edges                 28 edges
  PCD pause length              27 ticks
  pause_n_asserts_after        251344 ps
  pause_n_deasserts_after       85118 ps
  clock_stops_after           1659868 ps
  clock_starts_after           705133 ps
========================================

Using:
  missing edges                 13 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       1421075 ps
  pause_n_deasserts_after      607812 ps
  clock_stops_after           2111172 ps
  clock_starts_after           152493 ps
========================================

Using:
  missing edges                113 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       2389336 ps
  pause_n_deasserts_after      989602 ps
  clock_stops_after             60357 ps
  clock_starts_after          1347429 ps
========================================

Using:
  missing edges                  8 edges
  PCD pause length              25 ticks
  pause_n_asserts_after        315206 ps
  pause_n_deasserts_after      565655 ps
  clock_stops_after           1780423 ps
  clock_starts_after           229975 ps
========================================

Using:
  missing edges                 87 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       3018360 ps
  pause_n_deasserts_after      701477 ps
  clock_stops_after            628658 ps
  clock_starts_after           817328 ps
========================================

Using:
  missing edges                 24 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       2448369 ps
  pause_n_deasserts_after     1410575 ps
  clock_stops_after           2553887 ps
  clock_starts_after           480374 ps
========================================

Using:
  missing edges                 57 edges
  PCD pause length              28 ticks
  pause_n_asserts_after       1086323 ps
  pause_n_deasserts_after     1058001 ps
  clock_stops_after           1782492 ps
  clock_starts_after          1827441 ps
========================================

Using:
  missing edges                 90 edges
  PCD pause length              21 ticks
  pause_n_asserts_after        841995 ps
  pause_n_deasserts_after      641359 ps
  clock_stops_after             13035 ps
  clock_starts_after          1777942 ps
========================================

Using:
  missing edges                 32 edges
  PCD pause length              10 ticks
  pause_n_asserts_after        701624 ps
  pause_n_deasserts_after      239876 ps
  clock_stops_after             13902 ps
  clock_starts_after           450279 ps
========================================

Using:
  missing edges                 21 edges
  PCD pause length              20 ticks
  pause_n_asserts_after       1133572 ps
  pause_n_deasserts_after      980340 ps
  clock_stops_after            889252 ps
  clock_starts_after           212529 ps
========================================

Using:
  missing edges                 74 edges
  PCD pause length              22 ticks
  pause_n_asserts_after        255475 ps
  pause_n_deasserts_after     1847759 ps
  clock_stops_after            746691 ps
  clock_starts_after          1844026 ps
========================================

Using:
  missing edges                  4 edges
  PCD pause length              14 ticks
  pause_n_asserts_after        524813 ps
  pause_n_deasserts_after      946251 ps
  clock_stops_after            977223 ps
  clock_starts_after           108230 ps
========================================

Using:
  missing edges                 81 edges
  PCD pause length              24 ticks
  pause_n_asserts_after         17484 ps
  pause_n_deasserts_after      618490 ps
  clock_stops_after            414665 ps
  clock_starts_after          1625974 ps
========================================

Using:
  missing edges                 35 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       2285249 ps
  pause_n_deasserts_after      701189 ps
  clock_stops_after           1895417 ps
  clock_starts_after           611350 ps
========================================

Using:
  missing edges                 99 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       1453119 ps
  pause_n_deasserts_after     1178610 ps
  clock_stops_after            332521 ps
  clock_starts_after           891057 ps
========================================

Using:
  missing edges                103 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       2922151 ps
  pause_n_deasserts_after      679322 ps
  clock_stops_after            695788 ps
  clock_starts_after          1526257 ps
========================================

Using:
  missing edges                 69 edges
  PCD pause length              24 ticks
  pause_n_asserts_after       1015647 ps
  pause_n_deasserts_after      866390 ps
  clock_stops_after            370039 ps
  clock_starts_after          1153286 ps
========================================

Using:
  missing edges                102 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       1620001 ps
  pause_n_deasserts_after      159763 ps
  clock_stops_after            119328 ps
  clock_starts_after           268042 ps
========================================

Using:
  missing edges                 13 edges
  PCD pause length              14 ticks
  pause_n_asserts_after        938097 ps
  pause_n_deasserts_after     1748972 ps
  clock_stops_after            968221 ps
  clock_starts_after           408029 ps
========================================

Using:
  missing edges                 43 edges
  PCD pause length              20 ticks
  pause_n_asserts_after        509529 ps
  pause_n_deasserts_after     1179395 ps
  clock_stops_after            455939 ps
  clock_starts_after           554541 ps
========================================

Using:
  missing edges                113 edges
  PCD pause length              43 ticks
  pause_n_asserts_after        118343 ps
  pause_n_deasserts_after     1318616 ps
  clock_stops_after            147951 ps
  clock_starts_after          1158115 ps
========================================

Using:
  missing edges                 66 edges
  PCD pause length              25 ticks
  pause_n_asserts_after        762543 ps
  pause_n_deasserts_after     1980192 ps
  clock_stops_after            255387 ps
  clock_starts_after           818584 ps
========================================

Using:
  missing edges                 87 edges
  PCD pause length              26 ticks
  pause_n_asserts_after        792404 ps
  pause_n_deasserts_after     1322229 ps
  clock_stops_after            538420 ps
  clock_starts_after          1814092 ps
========================================

Using:
  missing edges                114 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       1849144 ps
  pause_n_deasserts_after      751534 ps
  clock_stops_after            152185 ps
  clock_starts_after          1778022 ps
========================================

Using:
  missing edges                 45 edges
  PCD pause length              34 ticks
  pause_n_asserts_after        672366 ps
  pause_n_deasserts_after      210192 ps
  clock_stops_after           1257841 ps
  clock_starts_after           418836 ps
========================================

Using:
  missing edges                 40 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       2381194 ps
  pause_n_deasserts_after      258921 ps
  clock_stops_after           2962311 ps
  clock_starts_after           899743 ps
========================================

Using:
  missing edges                 31 edges
  PCD pause length              45 ticks
  pause_n_asserts_after         38348 ps
  pause_n_deasserts_after     1101597 ps
  clock_stops_after           3304346 ps
  clock_starts_after          1110879 ps
========================================

Using:
  missing edges                 85 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       3347084 ps
  pause_n_deasserts_after      516363 ps
  clock_stops_after            644947 ps
  clock_starts_after           169257 ps
========================================

Using:
  missing edges                 85 edges
  PCD pause length              28 ticks
  pause_n_asserts_after         12500 ps
  pause_n_deasserts_after     1648697 ps
  clock_stops_after            723347 ps
  clock_starts_after          1770109 ps
========================================

Using:
  missing edges                 29 edges
  PCD pause length              19 ticks
  pause_n_asserts_after        240960 ps
  pause_n_deasserts_after     1924452 ps
  clock_stops_after            475054 ps
  clock_starts_after           113585 ps
========================================

Using:
  missing edges                 27 edges
  PCD pause length              32 ticks
  pause_n_asserts_after        598827 ps
  pause_n_deasserts_after      561683 ps
  clock_stops_after           1929148 ps
  clock_starts_after           563299 ps
========================================

Using:
  missing edges                  5 edges
  PCD pause length              49 ticks
  pause_n_asserts_after        527369 ps
  pause_n_deasserts_after      882114 ps
  clock_stops_after           3588885 ps
  clock_starts_after           181854 ps
========================================

Using:
  missing edges                 71 edges
  PCD pause length              30 ticks
  pause_n_asserts_after       2115651 ps
  pause_n_deasserts_after      957137 ps
  clock_stops_after           1089382 ps
  clock_starts_after          1490146 ps
========================================

Using:
  missing edges                110 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       1545805 ps
  pause_n_deasserts_after     1647938 ps
  clock_stops_after            324103 ps
  clock_starts_after          1950026 ps
========================================

Using:
  missing edges                100 edges
  PCD pause length              26 ticks
  pause_n_asserts_after        780417 ps
  pause_n_deasserts_after     1790686 ps
  clock_stops_after             35671 ps
  clock_starts_after          1788849 ps
========================================

Using:
  missing edges                 73 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       2579347 ps
  pause_n_deasserts_after      389600 ps
  clock_stops_after           1715780 ps
  clock_starts_after          1300025 ps
========================================

Using:
  missing edges                107 edges
  PCD pause length              36 ticks
  pause_n_asserts_after        555971 ps
  pause_n_deasserts_after      768455 ps
  clock_stops_after            541134 ps
  clock_starts_after          1840047 ps
========================================

Using:
  missing edges                 21 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       1681814 ps
  pause_n_deasserts_after      885095 ps
  clock_stops_after           2300917 ps
  clock_starts_after           483500 ps
========================================

Using:
  missing edges                 18 edges
  PCD pause length              30 ticks
  pause_n_asserts_after       1551751 ps
  pause_n_deasserts_after       28354 ps
  clock_stops_after           1779032 ps
  clock_starts_after           255658 ps
========================================

Using:
  missing edges                 77 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       2192002 ps
  pause_n_deasserts_after      617106 ps
  clock_stops_after            600854 ps
  clock_starts_after           140308 ps
========================================

Using:
  missing edges                 84 edges
  PCD pause length              36 ticks
  pause_n_asserts_after        175481 ps
  pause_n_deasserts_after      343074 ps
  clock_stops_after            567093 ps
  clock_starts_after          1000195 ps
========================================

Using:
  missing edges                 63 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       1837598 ps
  pause_n_deasserts_after      678991 ps
  clock_stops_after           2041440 ps
  clock_starts_after          1063000 ps
========================================

Using:
  missing edges                 52 edges
  PCD pause length              20 ticks
  pause_n_asserts_after         70629 ps
  pause_n_deasserts_after      925570 ps
  clock_stops_after            369280 ps
  clock_starts_after           824200 ps
========================================

Using:
  missing edges                101 edges
  PCD pause length              24 ticks
  pause_n_asserts_after       1520382 ps
  pause_n_deasserts_after      209701 ps
  clock_stops_after             62545 ps
  clock_starts_after          1993926 ps
========================================

Using:
  missing edges                 34 edges
  PCD pause length              17 ticks
  pause_n_asserts_after        707600 ps
  pause_n_deasserts_after      369489 ps
  clock_stops_after           1154221 ps
  clock_starts_after          1146107 ps
========================================

Using:
  missing edges                 71 edges
  PCD pause length              14 ticks
  pause_n_asserts_after         24060 ps
  pause_n_deasserts_after      927261 ps
  clock_stops_after             21829 ps
  clock_starts_after          1619220 ps
========================================

Using:
  missing edges                100 edges
  PCD pause length              25 ticks
  pause_n_asserts_after       1546172 ps
  pause_n_deasserts_after      204859 ps
  clock_stops_after            109605 ps
  clock_starts_after          1925870 ps
========================================

Using:
  missing edges                 70 edges
  PCD pause length              16 ticks
  pause_n_asserts_after        445457 ps
  pause_n_deasserts_after     1876524 ps
  clock_stops_after            388080 ps
  clock_starts_after          1795191 ps
========================================

Using:
  missing edges                 36 edges
  PCD pause length              18 ticks
  pause_n_asserts_after        857338 ps
  pause_n_deasserts_after     1159412 ps
  clock_stops_after            810687 ps
  clock_starts_after           787238 ps
========================================

Using:
  missing edges                110 edges
  PCD pause length              36 ticks
  pause_n_asserts_after        962748 ps
  pause_n_deasserts_after     1718211 ps
  clock_stops_after            340694 ps
  clock_starts_after          1756850 ps
========================================

Using:
  missing edges                 14 edges
  PCD pause length              11 ticks
  pause_n_asserts_after        196124 ps
  pause_n_deasserts_after     1785993 ps
  clock_stops_after            779181 ps
  clock_starts_after           491610 ps
========================================

Using:
  missing edges                  6 edges
  PCD pause length              12 ticks
  pause_n_asserts_after        761737 ps
  pause_n_deasserts_after     1656482 ps
  clock_stops_after            697123 ps
  clock_starts_after              515 ps
========================================

Using:
  missing edges                112 edges
  PCD pause length              32 ticks
  pause_n_asserts_after        895875 ps
  pause_n_deasserts_after      159948 ps
  clock_stops_after            117883 ps
  clock_starts_after          1881321 ps
========================================

Using:
  missing edges                 76 edges
  PCD pause length              28 ticks
  pause_n_asserts_after        982107 ps
  pause_n_deasserts_after     1446282 ps
  clock_stops_after            627927 ps
  clock_starts_after          1377515 ps
========================================

Using:
  missing edges                 45 edges
  PCD pause length              39 ticks
  pause_n_asserts_after        670711 ps
  pause_n_deasserts_after      643702 ps
  clock_stops_after           2130292 ps
  clock_starts_after           911849 ps
========================================

Using:
  missing edges                 87 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       3324821 ps
  pause_n_deasserts_after      458611 ps
  clock_stops_after            808275 ps
  clock_starts_after           307558 ps
========================================

Using:
  missing edges                107 edges
  PCD pause length              30 ticks
  pause_n_asserts_after        646338 ps
  pause_n_deasserts_after       79533 ps
  clock_stops_after             35236 ps
  clock_starts_after          1768882 ps
========================================

Using:
  missing edges                 78 edges
  PCD pause length              23 ticks
  pause_n_asserts_after        273764 ps
  pause_n_deasserts_after      668095 ps
  clock_stops_after             86229 ps
  clock_starts_after          1290246 ps
========================================

Using:
  missing edges                 83 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       1683854 ps
  pause_n_deasserts_after      814273 ps
  clock_stops_after           1065980 ps
  clock_starts_after           806344 ps
========================================

Using:
  missing edges                 58 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       1193476 ps
  pause_n_deasserts_after      896400 ps
  clock_stops_after           2259819 ps
  clock_starts_after          1387393 ps
========================================

Using:
  missing edges                 30 edges
  PCD pause length              40 ticks
  pause_n_asserts_after        418954 ps
  pause_n_deasserts_after        8301 ps
  clock_stops_after           1866532 ps
  clock_starts_after            27970 ps
========================================

Using:
  missing edges                 44 edges
  PCD pause length              27 ticks
  pause_n_asserts_after        373105 ps
  pause_n_deasserts_after      801716 ps
  clock_stops_after            778060 ps
  clock_starts_after           441416 ps
========================================

Using:
  missing edges                 34 edges
  PCD pause length              24 ticks
  pause_n_asserts_after       1435337 ps
  pause_n_deasserts_after      824810 ps
  clock_stops_after           1697533 ps
  clock_starts_after          1210602 ps
========================================

Using:
  missing edges                 46 edges
  PCD pause length              10 ticks
  pause_n_asserts_after        680773 ps
  pause_n_deasserts_after     1058849 ps
  clock_stops_after            471185 ps
  clock_starts_after          1412057 ps
========================================

Using:
  missing edges                 21 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       2114255 ps
  pause_n_deasserts_after      617582 ps
  clock_stops_after           2342301 ps
  clock_starts_after           675333 ps
========================================

Using:
  missing edges                 24 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       3257681 ps
  pause_n_deasserts_after      202985 ps
  clock_stops_after           3002545 ps
  clock_starts_after           357170 ps
========================================

Using:
  missing edges                 73 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       1550141 ps
  pause_n_deasserts_after      548113 ps
  clock_stops_after           1238812 ps
  clock_starts_after           302166 ps
========================================

Using:
  missing edges                 27 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       2914154 ps
  pause_n_deasserts_after      337764 ps
  clock_stops_after           3259183 ps
  clock_starts_after           874658 ps
========================================

Using:
  missing edges                 16 edges
  PCD pause length              17 ticks
  pause_n_asserts_after        757120 ps
  pause_n_deasserts_after      339575 ps
  clock_stops_after            972389 ps
  clock_starts_after           311411 ps
========================================

Using:
  missing edges                 19 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       1748217 ps
  pause_n_deasserts_after       88973 ps
  clock_stops_after           1952835 ps
  clock_starts_after           195102 ps
========================================

Using:
  missing edges                 34 edges
  PCD pause length              34 ticks
  pause_n_asserts_after        729417 ps
  pause_n_deasserts_after      332157 ps
  clock_stops_after           1449190 ps
  clock_starts_after           190444 ps
========================================

Using:
  missing edges                 32 edges
  PCD pause length              18 ticks
  pause_n_asserts_after        872772 ps
  pause_n_deasserts_after      534338 ps
  clock_stops_after            828762 ps
  clock_starts_after           679822 ps
========================================

Using:
  missing edges                 39 edges
  PCD pause length              16 ticks
  pause_n_asserts_after         87043 ps
  pause_n_deasserts_after      855563 ps
  clock_stops_after           1164495 ps
  clock_starts_after          1423150 ps
========================================

Using:
  missing edges                 55 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       3157263 ps
  pause_n_deasserts_after      612195 ps
  clock_stops_after           1864824 ps
  clock_starts_after           489163 ps
========================================

Using:
  missing edges                 26 edges
  PCD pause length              37 ticks
  pause_n_asserts_after        423964 ps
  pause_n_deasserts_after     1270092 ps
  clock_stops_after           2040745 ps
  clock_starts_after           283888 ps
========================================

Using:
  missing edges                 37 edges
  PCD pause length              40 ticks
  pause_n_asserts_after        848253 ps
  pause_n_deasserts_after      807268 ps
  clock_stops_after           1813298 ps
  clock_starts_after           245556 ps
========================================

Using:
  missing edges                 89 edges
  PCD pause length              34 ticks
  pause_n_asserts_after        139516 ps
  pause_n_deasserts_after     1906039 ps
  clock_stops_after            982907 ps
  clock_starts_after          1753442 ps
========================================

Using:
  missing edges                 76 edges
  PCD pause length              34 ticks
  pause_n_asserts_after        808426 ps
  pause_n_deasserts_after      930151 ps
  clock_stops_after            640688 ps
  clock_starts_after           941381 ps
========================================

Using:
  missing edges                 49 edges
  PCD pause length              19 ticks
  pause_n_asserts_after        705936 ps
  pause_n_deasserts_after     1091409 ps
  clock_stops_after           1224317 ps
  clock_starts_after          1633974 ps
========================================

Using:
  missing edges                 25 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       3386820 ps
  pause_n_deasserts_after      431255 ps
  clock_stops_after           2769961 ps
  clock_starts_after           178685 ps
========================================

Using:
  missing edges                 65 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       1372852 ps
  pause_n_deasserts_after     1404695 ps
  clock_stops_after           1398129 ps
  clock_starts_after           832261 ps
========================================

Using:
  missing edges                 89 edges
  PCD pause length              21 ticks
  pause_n_asserts_after        584963 ps
  pause_n_deasserts_after      297212 ps
  clock_stops_after             18101 ps
  clock_starts_after          1761205 ps
========================================

Using:
  missing edges                 87 edges
  PCD pause length              30 ticks
  pause_n_asserts_after       2047158 ps
  pause_n_deasserts_after     1098805 ps
  clock_stops_after            781644 ps
  clock_starts_after          1800913 ps
========================================

Using:
  missing edges                 13 edges
  PCD pause length              23 ticks
  pause_n_asserts_after        224763 ps
  pause_n_deasserts_after       62722 ps
  clock_stops_after           1594662 ps
  clock_starts_after           382706 ps
========================================

Using:
  missing edges                 37 edges
  PCD pause length              12 ticks
  pause_n_asserts_after        717420 ps
  pause_n_deasserts_after     1287661 ps
  clock_stops_after            526735 ps
  clock_starts_after          1012129 ps
========================================

Using:
  missing edges                 96 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       1034844 ps
  pause_n_deasserts_after      160327 ps
  clock_stops_after            737547 ps
  clock_starts_after          1576852 ps
========================================

Using:
  missing edges                 32 edges
  PCD pause length              23 ticks
  pause_n_asserts_after        316808 ps
  pause_n_deasserts_after      540271 ps
  clock_stops_after           1488995 ps
  clock_starts_after           979957 ps
========================================

Using:
  missing edges                 18 edges
  PCD pause length              18 ticks
  pause_n_asserts_after        303790 ps
  pause_n_deasserts_after     1818044 ps
  clock_stops_after            732009 ps
  clock_starts_after            38585 ps
========================================

Using:
  missing edges                 90 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       3020868 ps
  pause_n_deasserts_after      230042 ps
  clock_stops_after           1008191 ps
  clock_starts_after           948840 ps
========================================

Using:
  missing edges                 82 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       1923452 ps
  pause_n_deasserts_after      397524 ps
  clock_stops_after            625540 ps
  clock_starts_after           101898 ps
========================================

Using:
  missing edges                 23 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       1867055 ps
  pause_n_deasserts_after     1375709 ps
  clock_stops_after           2447946 ps
  clock_starts_after           505220 ps
========================================

Using:
  missing edges                 11 edges
  PCD pause length              27 ticks
  pause_n_asserts_after        201879 ps
  pause_n_deasserts_after      201972 ps
  clock_stops_after           1825630 ps
  clock_starts_after           240396 ps
========================================

Using:
  missing edges                 19 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       2405677 ps
  pause_n_deasserts_after     1479531 ps
  clock_stops_after           2364243 ps
  clock_starts_after           407896 ps
========================================

Using:
  missing edges                 82 edges
  PCD pause length              22 ticks
  pause_n_asserts_after        774089 ps
  pause_n_deasserts_after      901612 ps
  clock_stops_after            482255 ps
  clock_starts_after          1913368 ps
========================================

Using:
  missing edges                 15 edges
  PCD pause length              11 ticks
  pause_n_asserts_after        626611 ps
  pause_n_deasserts_after     1232466 ps
  clock_stops_after            416238 ps
  clock_starts_after           175384 ps
========================================

Using:
  missing edges                  6 edges
  PCD pause length              25 ticks
  pause_n_asserts_after        755228 ps
  pause_n_deasserts_after      537846 ps
  clock_stops_after           1752755 ps
  clock_starts_after           128194 ps
========================================

Using:
  missing edges                 62 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       1075521 ps
  pause_n_deasserts_after     1064393 ps
  clock_stops_after           1133274 ps
  clock_starts_after           309947 ps
========================================

Using:
  missing edges                 46 edges
  PCD pause length              37 ticks
  pause_n_asserts_after        778652 ps
  pause_n_deasserts_after     1584110 ps
  clock_stops_after           1674402 ps
  clock_starts_after           628453 ps
========================================

Using:
  missing edges                 83 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       1513895 ps
  pause_n_deasserts_after       31732 ps
  clock_stops_after            532552 ps
  clock_starts_after           571261 ps
========================================

Using:
  missing edges                 47 edges
  PCD pause length              24 ticks
  pause_n_asserts_after        584536 ps
  pause_n_deasserts_after     1790799 ps
  clock_stops_after            310303 ps
  clock_starts_after           292437 ps
========================================

Using:
  missing edges                 58 edges
  PCD pause length              29 ticks
  pause_n_asserts_after        372213 ps
  pause_n_deasserts_after      971418 ps
  clock_stops_after            675822 ps
  clock_starts_after           679637 ps
========================================

Using:
  missing edges                 55 edges
  PCD pause length              41 ticks
  pause_n_asserts_after        414898 ps
  pause_n_deasserts_after     1057524 ps
  clock_stops_after           2272027 ps
  clock_starts_after          1268405 ps
========================================

Using:
  missing edges                103 edges
  PCD pause length              38 ticks
  pause_n_asserts_after        824140 ps
  pause_n_deasserts_after      369453 ps
  clock_stops_after             47386 ps
  clock_starts_after          1048177 ps
========================================

Using:
  missing edges                 70 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       2598756 ps
  pause_n_deasserts_after      905736 ps
  clock_stops_after           1407703 ps
  clock_starts_after           671833 ps
========================================

Using:
  missing edges                 88 edges
  PCD pause length              32 ticks
  pause_n_asserts_after        172153 ps
  pause_n_deasserts_after      566120 ps
  clock_stops_after            662157 ps
  clock_starts_after          1548076 ps
========================================

Using:
  missing edges                 18 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       2153704 ps
  pause_n_deasserts_after      316755 ps
  clock_stops_after           2844884 ps
  clock_starts_after           651104 ps
========================================

Using:
  missing edges                106 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       2517056 ps
  pause_n_deasserts_after      546856 ps
  clock_stops_after            325862 ps
  clock_starts_after           696768 ps
========================================

Using:
  missing edges                108 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       2556309 ps
  pause_n_deasserts_after      540130 ps
  clock_stops_after            203996 ps
  clock_starts_after           737000 ps
========================================

Using:
  missing edges                 84 edges
  PCD pause length              49 ticks
  pause_n_asserts_after        135570 ps
  pause_n_deasserts_after      134897 ps
  clock_stops_after            775302 ps
  clock_starts_after           259122 ps
========================================

Using:
  missing edges                112 edges
  PCD pause length              31 ticks
  pause_n_asserts_after        500038 ps
  pause_n_deasserts_after     1077432 ps
  clock_stops_after            128687 ps
  clock_starts_after          1978104 ps
========================================

Using:
  missing edges                 98 edges
  PCD pause length              30 ticks
  pause_n_asserts_after        606524 ps
  pause_n_deasserts_after     1035377 ps
  clock_stops_after             52923 ps
  clock_starts_after          1447208 ps
========================================

Using:
  missing edges                 97 edges
  PCD pause length              33 ticks
  pause_n_asserts_after        556174 ps
  pause_n_deasserts_after     1221639 ps
  clock_stops_after            323413 ps
  clock_starts_after          1458318 ps
========================================

Using:
  missing edges                105 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       1597098 ps
  pause_n_deasserts_after       21965 ps
  clock_stops_after            244441 ps
  clock_starts_after          1381987 ps
========================================

Using:
  missing edges                 74 edges
  PCD pause length              35 ticks
  pause_n_asserts_after        154976 ps
  pause_n_deasserts_after      812675 ps
  clock_stops_after           1149894 ps
  clock_starts_after          1309907 ps
========================================

Using:
  missing edges                 92 edges
  PCD pause length              31 ticks
  pause_n_asserts_after       1592986 ps
  pause_n_deasserts_after     1826077 ps
  clock_stops_after            565620 ps
  clock_starts_after          1659395 ps
========================================

Using:
  missing edges                104 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       1260719 ps
  pause_n_deasserts_after     1916618 ps
  clock_stops_after            568365 ps
  clock_starts_after          1971224 ps
========================================

Using:
  missing edges                 72 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       2942749 ps
  pause_n_deasserts_after      332038 ps
  clock_stops_after           1022408 ps
  clock_starts_after           480889 ps
========================================

Using:
  missing edges                 53 edges
  PCD pause length              13 ticks
  pause_n_asserts_after         83063 ps
  pause_n_deasserts_after      830000 ps
  clock_stops_after            912571 ps
  clock_starts_after          1882259 ps
========================================

Using:
  missing edges                 40 edges
  PCD pause length              30 ticks
  pause_n_asserts_after       1138253 ps
  pause_n_deasserts_after      533088 ps
  clock_stops_after           1532274 ps
  clock_starts_after           805917 ps
========================================

Using:
  missing edges                 49 edges
  PCD pause length              29 ticks
  pause_n_asserts_after        341341 ps
  pause_n_deasserts_after      523442 ps
  clock_stops_after           1311098 ps
  clock_starts_after           975346 ps
========================================

Using:
  missing edges                 16 edges
  PCD pause length              47 ticks
  pause_n_asserts_after        564552 ps
  pause_n_deasserts_after      137656 ps
  clock_stops_after           3264513 ps
  clock_starts_after           402415 ps
========================================

Using:
  missing edges                 62 edges
  PCD pause length              13 ticks
  pause_n_asserts_after        924268 ps
  pause_n_deasserts_after     1108366 ps
  clock_stops_after            294689 ps
  clock_starts_after          1590116 ps
========================================

Using:
  missing edges                113 edges
  PCD pause length              40 ticks
  pause_n_asserts_after         22358 ps
  pause_n_deasserts_after     1176727 ps
  clock_stops_after            216180 ps
  clock_starts_after          1431510 ps
========================================

Using:
  missing edges                 58 edges
  PCD pause length              30 ticks
  pause_n_asserts_after        313787 ps
  pause_n_deasserts_after     1228935 ps
  clock_stops_after           1668082 ps
  clock_starts_after          1601207 ps
========================================

Using:
  missing edges                 58 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       1664744 ps
  pause_n_deasserts_after      584712 ps
  clock_stops_after           2067281 ps
  clock_starts_after           887682 ps
========================================

Using:
  missing edges                 97 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       1149008 ps
  pause_n_deasserts_after     1306345 ps
  clock_stops_after             96099 ps
  clock_starts_after          1310131 ps
========================================

Using:
  missing edges                106 edges
  PCD pause length              33 ticks
  pause_n_asserts_after        399543 ps
  pause_n_deasserts_after      977453 ps
  clock_stops_after            512982 ps
  clock_starts_after          1980778 ps
========================================

Using:
  missing edges                112 edges
  PCD pause length              30 ticks
  pause_n_asserts_after       1968298 ps
  pause_n_deasserts_after      849429 ps
  clock_stops_after             89499 ps
  clock_starts_after          1992526 ps
========================================

Using:
  missing edges                 79 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       2190201 ps
  pause_n_deasserts_after     1205675 ps
  clock_stops_after           1361356 ps
  clock_starts_after          1677331 ps
========================================

Using:
  missing edges                 86 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       1541751 ps
  pause_n_deasserts_after      882140 ps
  clock_stops_after            679823 ps
  clock_starts_after           309041 ps
========================================

Using:
  missing edges                 28 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       2034825 ps
  pause_n_deasserts_after     1559427 ps
  clock_stops_after           2683715 ps
  clock_starts_after           811289 ps
========================================

Using:
  missing edges                107 edges
  PCD pause length              27 ticks
  pause_n_asserts_after        260505 ps
  pause_n_deasserts_after     1246165 ps
  clock_stops_after             47673 ps
  clock_starts_after          1994037 ps
========================================

Using:
  missing edges                 66 edges
  PCD pause length              12 ticks
  pause_n_asserts_after        119266 ps
  pause_n_deasserts_after      838040 ps
  clock_stops_after            395111 ps
  clock_starts_after          1918059 ps
========================================

Using:
  missing edges                107 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       2838264 ps
  pause_n_deasserts_after      808426 ps
  clock_stops_after            310340 ps
  clock_starts_after           640549 ps
========================================

Using:
  missing edges                 89 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       2008297 ps
  pause_n_deasserts_after      926538 ps
  clock_stops_after            559294 ps
  clock_starts_after          1417547 ps
========================================

Using:
  missing edges                 32 edges
  PCD pause length              18 ticks
  pause_n_asserts_after       1298762 ps
  pause_n_deasserts_after       24269 ps
  clock_stops_after            503544 ps
  clock_starts_after           351909 ps
========================================

Using:
  missing edges                 77 edges
  PCD pause length              23 ticks
  pause_n_asserts_after       1579185 ps
  pause_n_deasserts_after      763377 ps
  clock_stops_after            674499 ps
  clock_starts_after          1821455 ps
========================================

Using:
  missing edges                111 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       1797392 ps
  pause_n_deasserts_after      628825 ps
  clock_stops_after             39692 ps
  clock_starts_after           521420 ps
========================================

Using:
  missing edges                 63 edges
  PCD pause length              21 ticks
  pause_n_asserts_after       1301420 ps
  pause_n_deasserts_after     1413339 ps
  clock_stops_after            819673 ps
  clock_starts_after          1616241 ps
========================================

Using:
  missing edges                 69 edges
  PCD pause length              25 ticks
  pause_n_asserts_after        799526 ps
  pause_n_deasserts_after     1690192 ps
  clock_stops_after           1246819 ps
  clock_starts_after          1922039 ps
========================================

Using:
  missing edges                 39 edges
  PCD pause length              41 ticks
  pause_n_asserts_after        536655 ps
  pause_n_deasserts_after     1473448 ps
  clock_stops_after           2229876 ps
  clock_starts_after           662749 ps
========================================

Using:
  missing edges                 20 edges
  PCD pause length              31 ticks
  pause_n_asserts_after        426461 ps
  pause_n_deasserts_after     1062323 ps
  clock_stops_after           2036244 ps
  clock_starts_after           505975 ps
========================================

Using:
  missing edges                 91 edges
  PCD pause length              42 ticks
  pause_n_asserts_after         62566 ps
  pause_n_deasserts_after     1035957 ps
  clock_stops_after            314619 ps
  clock_starts_after           573392 ps
========================================

Using:
  missing edges                 63 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       2170559 ps
  pause_n_deasserts_after      629608 ps
  clock_stops_after           1837596 ps
  clock_starts_after           959801 ps
========================================

Using:
  missing edges                101 edges
  PCD pause length              43 ticks
  pause_n_asserts_after        842883 ps
  pause_n_deasserts_after     1293259 ps
  clock_stops_after            751476 ps
  clock_starts_after          1306422 ps
========================================

Using:
  missing edges                 26 edges
  PCD pause length              23 ticks
  pause_n_asserts_after       1329177 ps
  pause_n_deasserts_after     1008973 ps
  clock_stops_after           1649674 ps
  clock_starts_after           889850 ps
========================================

Using:
  missing edges                113 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       1906188 ps
  pause_n_deasserts_after     1461343 ps
  clock_stops_after             55950 ps
  clock_starts_after          1501708 ps
========================================

Using:
  missing edges                 60 edges
  PCD pause length              24 ticks
  pause_n_asserts_after        622797 ps
  pause_n_deasserts_after      753410 ps
  clock_stops_after             24891 ps
  clock_starts_after           476074 ps
========================================

Using:
  missing edges                100 edges
  PCD pause length              31 ticks
  pause_n_asserts_after        232595 ps
  pause_n_deasserts_after      818313 ps
  clock_stops_after            472689 ps
  clock_starts_after          1855509 ps
========================================

Using:
  missing edges                 94 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       1747882 ps
  pause_n_deasserts_after      884558 ps
  clock_stops_after            244019 ps
  clock_starts_after           905262 ps
========================================

Using:
  missing edges                 14 edges
  PCD pause length              27 ticks
  pause_n_asserts_after       1422338 ps
  pause_n_deasserts_after     1176563 ps
  clock_stops_after           1811396 ps
  clock_starts_after           346717 ps
========================================

Using:
  missing edges                 81 edges
  PCD pause length              20 ticks
  pause_n_asserts_after       1219606 ps
  pause_n_deasserts_after     1089757 ps
  clock_stops_after            280933 ps
  clock_starts_after          1771470 ps
========================================

Using:
  missing edges                 91 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       2721971 ps
  pause_n_deasserts_after       11780 ps
  clock_stops_after            733702 ps
  clock_starts_after           968228 ps
========================================

Using:
  missing edges                 40 edges
  PCD pause length              13 ticks
  pause_n_asserts_after        609200 ps
  pause_n_deasserts_after      966778 ps
  clock_stops_after            889567 ps
  clock_starts_after          1413268 ps
========================================

Using:
  missing edges                 65 edges
  PCD pause length              19 ticks
  pause_n_asserts_after       1024167 ps
  pause_n_deasserts_after      737734 ps
  clock_stops_after            202089 ps
  clock_starts_after          1209298 ps
========================================

Using:
  missing edges                  5 edges
  PCD pause length              25 ticks
  pause_n_asserts_after        466709 ps
  pause_n_deasserts_after      995021 ps
  clock_stops_after           1669698 ps
  clock_starts_after            22116 ps
========================================

Using:
  missing edges                 30 edges
  PCD pause length              31 ticks
  pause_n_asserts_after       1741422 ps
  pause_n_deasserts_after      972800 ps
  clock_stops_after           1433301 ps
  clock_starts_after           256104 ps
========================================

Using:
  missing edges                109 edges
  PCD pause length              36 ticks
  pause_n_asserts_after        298221 ps
  pause_n_deasserts_after      528126 ps
  clock_stops_after            185804 ps
  clock_starts_after          1569100 ps
========================================

Using:
  missing edges                 42 edges
  PCD pause length              25 ticks
  pause_n_asserts_after        472620 ps
  pause_n_deasserts_after     1362871 ps
  clock_stops_after            574785 ps
  clock_starts_after           285826 ps
========================================

Using:
  missing edges                 61 edges
  PCD pause length              14 ticks
  pause_n_asserts_after        758306 ps
  pause_n_deasserts_after      643293 ps
  clock_stops_after            686799 ps
  clock_starts_after          1915013 ps
========================================

Using:
  missing edges                 19 edges
  PCD pause length              33 ticks
  pause_n_asserts_after         64430 ps
  pause_n_deasserts_after      619857 ps
  clock_stops_after           2099672 ps
  clock_starts_after           338257 ps
========================================

Using:
  missing edges                102 edges
  PCD pause length              24 ticks
  pause_n_asserts_after        841310 ps
  pause_n_deasserts_after     1476541 ps
  clock_stops_after              9961 ps
  clock_starts_after          1993034 ps
========================================

Using:
  missing edges                 20 edges
  PCD pause length              41 ticks
  pause_n_asserts_after        513685 ps
  pause_n_deasserts_after      822897 ps
  clock_stops_after           2585592 ps
  clock_starts_after           326890 ps
========================================

Using:
  missing edges                 65 edges
  PCD pause length              49 ticks
  pause_n_asserts_after        166024 ps
  pause_n_deasserts_after      148612 ps
  clock_stops_after           1961985 ps
  clock_starts_after           749158 ps
========================================

Using:
  missing edges                  5 edges
  PCD pause length              41 ticks
  pause_n_asserts_after        732112 ps
  pause_n_deasserts_after      267292 ps
  clock_stops_after           2937795 ps
  clock_starts_after            86958 ps
========================================

Using:
  missing edges                 41 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       2480239 ps
  pause_n_deasserts_after      419624 ps
  clock_stops_after           2650139 ps
  clock_starts_after           518361 ps
========================================

Using:
  missing edges                 99 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       1242496 ps
  pause_n_deasserts_after      421910 ps
  clock_stops_after            382196 ps
  clock_starts_after          1678753 ps
========================================

Using:
  missing edges                109 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       2193400 ps
  pause_n_deasserts_after      410810 ps
  clock_stops_after            262562 ps
  clock_starts_after          1947554 ps
========================================

Using:
  missing edges                 85 edges
  PCD pause length              37 ticks
  pause_n_asserts_after        379550 ps
  pause_n_deasserts_after      914576 ps
  clock_stops_after           1105820 ps
  clock_starts_after          1501881 ps
========================================

Using:
  missing edges                 72 edges
  PCD pause length              42 ticks
  pause_n_asserts_after        650254 ps
  pause_n_deasserts_after     1254041 ps
  clock_stops_after            446211 ps
  clock_starts_after            10181 ps
========================================

Using:
  missing edges                103 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       1580851 ps
  pause_n_deasserts_after       51457 ps
  clock_stops_after            609046 ps
  clock_starts_after          1321654 ps
========================================

Using:
  missing edges                  9 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       2336409 ps
  pause_n_deasserts_after      294813 ps
  clock_stops_after           2685244 ps
  clock_starts_after            38155 ps
========================================

Using:
  missing edges                 66 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       1847855 ps
  pause_n_deasserts_after     1614441 ps
  clock_stops_after            410260 ps
  clock_starts_after           133566 ps
========================================

Using:
  missing edges                 47 edges
  PCD pause length              31 ticks
  pause_n_asserts_after       2139339 ps
  pause_n_deasserts_after       42189 ps
  clock_stops_after           1237603 ps
  clock_starts_after           666184 ps
========================================

Using:
  missing edges                105 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       1781303 ps
  pause_n_deasserts_after     1470112 ps
  clock_stops_after             56924 ps
  clock_starts_after          1264795 ps
========================================

Using:
  missing edges                 52 edges
  PCD pause length              16 ticks
  pause_n_asserts_after        405454 ps
  pause_n_deasserts_after     1150428 ps
  clock_stops_after            343887 ps
  clock_starts_after          1096522 ps
========================================

Using:
  missing edges                 78 edges
  PCD pause length              20 ticks
  pause_n_asserts_after       1104135 ps
  pause_n_deasserts_after      939195 ps
  clock_stops_after            100479 ps
  clock_starts_after          1502031 ps
========================================

Using:
  missing edges                 65 edges
  PCD pause length              40 ticks
  pause_n_asserts_after        475038 ps
  pause_n_deasserts_after     1015615 ps
  clock_stops_after            569610 ps
  clock_starts_after            28414 ps
========================================

Using:
  missing edges                  9 edges
  PCD pause length              13 ticks
  pause_n_asserts_after        390104 ps
  pause_n_deasserts_after     1922307 ps
  clock_stops_after            915232 ps
  clock_starts_after           280980 ps
========================================

Using:
  missing edges                 78 edges
  PCD pause length              16 ticks
  pause_n_asserts_after        152099 ps
  pause_n_deasserts_after     1032286 ps
  clock_stops_after            232143 ps
  clock_starts_after          1940662 ps
========================================

Using:
  missing edges                 93 edges
  PCD pause length              31 ticks
  pause_n_asserts_after       2133319 ps
  pause_n_deasserts_after      789055 ps
  clock_stops_after            855791 ps
  clock_starts_after          1997771 ps
========================================

Using:
  missing edges                 32 edges
  PCD pause length              41 ticks
  pause_n_asserts_after        518668 ps
  pause_n_deasserts_after     1295543 ps
  clock_stops_after           1990217 ps
  clock_starts_after           112849 ps
========================================

Using:
  missing edges                 90 edges
  PCD pause length              35 ticks
  pause_n_asserts_after        881332 ps
  pause_n_deasserts_after     1501668 ps
  clock_stops_after           1005179 ps
  clock_starts_after          1733928 ps
========================================

Using:
  missing edges                 12 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       2723332 ps
  pause_n_deasserts_after     1427103 ps
  clock_stops_after           2743205 ps
  clock_starts_after           384552 ps
========================================

Using:
  missing edges                106 edges
  PCD pause length              31 ticks
  pause_n_asserts_after        295690 ps
  pause_n_deasserts_after      716280 ps
  clock_stops_after             10416 ps
  clock_starts_after          1658658 ps
========================================

Using:
  missing edges                 42 edges
  PCD pause length              38 ticks
  pause_n_asserts_after        710480 ps
  pause_n_deasserts_after     1584980 ps
  clock_stops_after           2297253 ps
  clock_starts_after          1061333 ps
========================================

Using:
  missing edges                 49 edges
  PCD pause length              16 ticks
  pause_n_asserts_after        197628 ps
  pause_n_deasserts_after     1294756 ps
  clock_stops_after            180142 ps
  clock_starts_after           801936 ps
========================================

Using:
  missing edges                 26 edges
  PCD pause length              50 ticks
  pause_n_asserts_after        217480 ps
  pause_n_deasserts_after      296535 ps
  clock_stops_after           3423654 ps
  clock_starts_after           688520 ps
========================================

Using:
  missing edges                 34 edges
  PCD pause length              19 ticks
  pause_n_asserts_after       1374343 ps
  pause_n_deasserts_after      530044 ps
  clock_stops_after            533558 ps
  clock_starts_after           384223 ps
========================================

Using:
  missing edges                 92 edges
  PCD pause length              21 ticks
  pause_n_asserts_after       1332119 ps
  pause_n_deasserts_after      535885 ps
  clock_stops_after             31307 ps
  clock_starts_after          1874023 ps
========================================

Using:
  missing edges                103 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       1984136 ps
  pause_n_deasserts_after       20258 ps
  clock_stops_after            399913 ps
  clock_starts_after          1756259 ps
========================================

Using:
  missing edges                 43 edges
  PCD pause length              11 ticks
  pause_n_asserts_after        479124 ps
  pause_n_deasserts_after      698271 ps
  clock_stops_after            286319 ps
  clock_starts_after          1060994 ps
========================================

Using:
  missing edges                 81 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       1305682 ps
  pause_n_deasserts_after      146623 ps
  clock_stops_after            474829 ps
  clock_starts_after           929809 ps
========================================

Using:
  missing edges                 93 edges
  PCD pause length              44 ticks
  pause_n_asserts_after        118851 ps
  pause_n_deasserts_after      518296 ps
  clock_stops_after            261340 ps
  clock_starts_after           447861 ps
========================================

Using:
  missing edges                 97 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       1247803 ps
  pause_n_deasserts_after      477582 ps
  clock_stops_after            113046 ps
  clock_starts_after             7705 ps
========================================

Using:
  missing edges                 26 edges
  PCD pause length              17 ticks
  pause_n_asserts_after       1237533 ps
  pause_n_deasserts_after     1756670 ps
  clock_stops_after            528649 ps
  clock_starts_after           235667 ps
========================================

Using:
  missing edges                 97 edges
  PCD pause length              32 ticks
  pause_n_asserts_after        139120 ps
  pause_n_deasserts_after     1488279 ps
  clock_stops_after            261894 ps
  clock_starts_after          1485529 ps
========================================

Using:
  missing edges                 75 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       2502552 ps
  pause_n_deasserts_after      182436 ps
  clock_stops_after           1126739 ps
  clock_starts_after           573312 ps
========================================

Using:
  missing edges                112 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       1609996 ps
  pause_n_deasserts_after      454768 ps
  clock_stops_after             78414 ps
  clock_starts_after           987110 ps
========================================

Using:
  missing edges                110 edges
  PCD pause length              35 ticks
  pause_n_asserts_after        780114 ps
  pause_n_deasserts_after      205490 ps
  clock_stops_after             42744 ps
  clock_starts_after          1548346 ps
========================================

Using:
  missing edges                 28 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       1878435 ps
  pause_n_deasserts_after     1639320 ps
  clock_stops_after           2053458 ps
  clock_starts_after           441839 ps
========================================

Using:
  missing edges                 67 edges
  PCD pause length              22 ticks
  pause_n_asserts_after        274199 ps
  pause_n_deasserts_after     1319808 ps
  clock_stops_after           1011446 ps
  clock_starts_after          1871250 ps
========================================

Using:
  missing edges                 26 edges
  PCD pause length              21 ticks
  pause_n_asserts_after       1475624 ps
  pause_n_deasserts_after     1216075 ps
  clock_stops_after           1181503 ps
  clock_starts_after           598828 ps
========================================

Using:
  missing edges                 57 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       3307639 ps
  pause_n_deasserts_after      623078 ps
  clock_stops_after           1990668 ps
  clock_starts_after           465150 ps
========================================

Using:
  missing edges                 65 edges
  PCD pause length              22 ticks
  pause_n_asserts_after        162379 ps
  pause_n_deasserts_after     1814232 ps
  clock_stops_after            926525 ps
  clock_starts_after          1732604 ps
========================================

Using:
  missing edges                 73 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       1831601 ps
  pause_n_deasserts_after      781147 ps
  clock_stops_after           1250190 ps
  clock_starts_after           896762 ps
========================================

Using:
  missing edges                 96 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       1470709 ps
  pause_n_deasserts_after      118513 ps
  clock_stops_after            341230 ps
  clock_starts_after          1244987 ps
========================================

Using:
  missing edges                 16 edges
  PCD pause length              29 ticks
  pause_n_asserts_after        781386 ps
  pause_n_deasserts_after     1098138 ps
  clock_stops_after           2066382 ps
  clock_starts_after           525525 ps
========================================

Using:
  missing edges                 82 edges
  PCD pause length              40 ticks
  pause_n_asserts_after        160395 ps
  pause_n_deasserts_after     1085467 ps
  clock_stops_after            342226 ps
  clock_starts_after           412592 ps
========================================

Using:
  missing edges                114 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       1180523 ps
  pause_n_deasserts_after       22200 ps
  clock_stops_after             37738 ps
  clock_starts_after           876672 ps
========================================

Using:
  missing edges                 63 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       1186300 ps
  pause_n_deasserts_after      368652 ps
  clock_stops_after           1677823 ps
  clock_starts_after           318172 ps
========================================

Using:
  missing edges                 23 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       1639803 ps
  pause_n_deasserts_after      768208 ps
  clock_stops_after           3072336 ps
  clock_starts_after           247204 ps
========================================

Using:
  missing edges                106 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       1329798 ps
  pause_n_deasserts_after      553064 ps
  clock_stops_after            114671 ps
  clock_starts_after          1377372 ps
========================================

Using:
  missing edges                 13 edges
  PCD pause length              29 ticks
  pause_n_asserts_after        605442 ps
  pause_n_deasserts_after     1633357 ps
  clock_stops_after           2033687 ps
  clock_starts_after           376837 ps
========================================

Using:
  missing edges                 50 edges
  PCD pause length              19 ticks
  pause_n_asserts_after       1018109 ps
  pause_n_deasserts_after     1092515 ps
  clock_stops_after            843609 ps
  clock_starts_after          1287098 ps
========================================

Using:
  missing edges                 49 edges
  PCD pause length              38 ticks
  pause_n_asserts_after        816681 ps
  pause_n_deasserts_after      765943 ps
  clock_stops_after           1279384 ps
  clock_starts_after           279485 ps
========================================

Using:
  missing edges                114 edges
  PCD pause length              30 ticks
  pause_n_asserts_after       1470993 ps
  pause_n_deasserts_after     1350626 ps
  clock_stops_after             22326 ps
  clock_starts_after          1998649 ps
========================================

Using:
  missing edges                 71 edges
  PCD pause length              17 ticks
  pause_n_asserts_after       1093125 ps
  pause_n_deasserts_after      703353 ps
  clock_stops_after            431275 ps
  clock_starts_after          1781356 ps
========================================

Using:
  missing edges                 86 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       1875935 ps
  pause_n_deasserts_after       34969 ps
  clock_stops_after           1304387 ps
  clock_starts_after           995847 ps
========================================

Using:
  missing edges                 88 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       1012257 ps
  pause_n_deasserts_after     1597625 ps
  clock_stops_after            256881 ps
  clock_starts_after           616003 ps
========================================

Using:
  missing edges                 27 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       2596503 ps
  pause_n_deasserts_after      923090 ps
  clock_stops_after           2909479 ps
  clock_starts_after           658271 ps
========================================

Using:
  missing edges                 77 edges
  PCD pause length              29 ticks
  pause_n_asserts_after        101136 ps
  pause_n_deasserts_after     1736591 ps
  clock_stops_after            333331 ps
  clock_starts_after          1036616 ps
========================================

Using:
  missing edges                 61 edges
  PCD pause length              30 ticks
  pause_n_asserts_after        380400 ps
  pause_n_deasserts_after     1965410 ps
  clock_stops_after            222451 ps
  clock_starts_after           277213 ps
========================================

Using:
  missing edges                 62 edges
  PCD pause length              30 ticks
  pause_n_asserts_after        423010 ps
  pause_n_deasserts_after      577683 ps
  clock_stops_after            661585 ps
  clock_starts_after           701163 ps
========================================

Using:
  missing edges                 66 edges
  PCD pause length              30 ticks
  pause_n_asserts_after       2152521 ps
  pause_n_deasserts_after     1470911 ps
  clock_stops_after           1312530 ps
  clock_starts_after          1526670 ps
========================================

Using:
  missing edges                 26 edges
  PCD pause length              26 ticks
  pause_n_asserts_after         25370 ps
  pause_n_deasserts_after     1056832 ps
  clock_stops_after           1372603 ps
  clock_starts_after           432307 ps
========================================

Using:
  missing edges                 31 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       1173543 ps
  pause_n_deasserts_after      311636 ps
  clock_stops_after           1998385 ps
  clock_starts_after           583296 ps
========================================

Using:
  missing edges                 99 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       2894900 ps
  pause_n_deasserts_after      735400 ps
  clock_stops_after            254131 ps
  clock_starts_after           875645 ps
========================================

Using:
  missing edges                 95 edges
  PCD pause length              40 ticks
  pause_n_asserts_after        207273 ps
  pause_n_deasserts_after      952227 ps
  clock_stops_after            439239 ps
  clock_starts_after           985880 ps
========================================

Using:
  missing edges                 77 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       2009992 ps
  pause_n_deasserts_after      278080 ps
  clock_stops_after            761984 ps
  clock_starts_after           261261 ps
========================================

Using:
  missing edges                 94 edges
  PCD pause length              33 ticks
  pause_n_asserts_after        585223 ps
  pause_n_deasserts_after      421235 ps
  clock_stops_after            177563 ps
  clock_starts_after          1194587 ps
========================================

Using:
  missing edges                  6 edges
  PCD pause length              23 ticks
  pause_n_asserts_after        120561 ps
  pause_n_deasserts_after     1018042 ps
  clock_stops_after           1654071 ps
  clock_starts_after           163253 ps
========================================

Using:
  missing edges                 30 edges
  PCD pause length              29 ticks
  pause_n_asserts_after       1923582 ps
  pause_n_deasserts_after     1472000 ps
  clock_stops_after           1585030 ps
  clock_starts_after           533326 ps
========================================

Using:
  missing edges                 30 edges
  PCD pause length              13 ticks
  pause_n_asserts_after        822065 ps
  pause_n_deasserts_after      746211 ps
  clock_stops_after            341083 ps
  clock_starts_after           501420 ps
========================================

Using:
  missing edges                 33 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       1759856 ps
  pause_n_deasserts_after      528301 ps
  clock_stops_after           2209362 ps
  clock_starts_after           673827 ps
========================================

Using:
  missing edges                108 edges
  PCD pause length              29 ticks
  pause_n_asserts_after       1424517 ps
  pause_n_deasserts_after     1237561 ps
  clock_stops_after             56693 ps
  clock_starts_after          1882339 ps
========================================

Using:
  missing edges                 17 edges
  PCD pause length              10 ticks
  pause_n_asserts_after        276073 ps
  pause_n_deasserts_after      310093 ps
  clock_stops_after            145677 ps
  clock_starts_after            11429 ps
========================================

Using:
  missing edges                108 edges
  PCD pause length              36 ticks
  pause_n_asserts_after        597132 ps
  pause_n_deasserts_after     1217094 ps
  clock_stops_after            345183 ps
  clock_starts_after          1679101 ps
========================================

Using:
  missing edges                 75 edges
  PCD pause length              13 ticks
  pause_n_asserts_after        938408 ps
  pause_n_deasserts_after      654507 ps
  clock_stops_after             24093 ps
  clock_starts_after          1821892 ps
========================================

Using:
  missing edges                  4 edges
  PCD pause length              11 ticks
  pause_n_asserts_after        574567 ps
  pause_n_deasserts_after     1029655 ps
  clock_stops_after            775263 ps
  clock_starts_after           114213 ps
========================================

Using:
  missing edges                 57 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       1960856 ps
  pause_n_deasserts_after          95 ps
  clock_stops_after           1220152 ps
  clock_starts_after             1386 ps
========================================

Using:
  missing edges                 37 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       2335035 ps
  pause_n_deasserts_after     1383106 ps
  clock_stops_after           1500672 ps
  clock_starts_after           431105 ps
========================================

Using:
  missing edges                 36 edges
  PCD pause length              30 ticks
  pause_n_asserts_after        749448 ps
  pause_n_deasserts_after     1154351 ps
  clock_stops_after           1084980 ps
  clock_starts_after           194776 ps
========================================

Using:
  missing edges                103 edges
  PCD pause length              30 ticks
  pause_n_asserts_after       1967083 ps
  pause_n_deasserts_after     1777118 ps
  clock_stops_after            425878 ps
  clock_starts_after          1999945 ps
========================================

Using:
  missing edges                 54 edges
  PCD pause length              21 ticks
  pause_n_asserts_after        810819 ps
  pause_n_deasserts_after     1662236 ps
  clock_stops_after            765640 ps
  clock_starts_after          1209202 ps
========================================

Using:
  missing edges                 14 edges
  PCD pause length              18 ticks
  pause_n_asserts_after        131889 ps
  pause_n_deasserts_after     1362156 ps
  clock_stops_after           1132367 ps
  clock_starts_after           329687 ps
========================================

Using:
  missing edges                 20 edges
  PCD pause length              31 ticks
  pause_n_asserts_after        503822 ps
  pause_n_deasserts_after      241336 ps
  clock_stops_after           2062286 ps
  clock_starts_after           494344 ps
========================================

Using:
  missing edges                 16 edges
  PCD pause length              17 ticks
  pause_n_asserts_after        715253 ps
  pause_n_deasserts_after     1239596 ps
  clock_stops_after            754986 ps
  clock_starts_after            89952 ps
========================================

Using:
  missing edges                112 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       1824989 ps
  pause_n_deasserts_after     1401819 ps
  clock_stops_after             41309 ps
  clock_starts_after          1176642 ps
========================================

Using:
  missing edges                 91 edges
  PCD pause length              20 ticks
  pause_n_asserts_after        398524 ps
  pause_n_deasserts_after      509216 ps
  clock_stops_after             66320 ps
  clock_starts_after          1948534 ps
========================================

Using:
  missing edges                 82 edges
  PCD pause length              18 ticks
  pause_n_asserts_after        803911 ps
  pause_n_deasserts_after     1767066 ps
  clock_stops_after             23283 ps
  clock_starts_after          1708657 ps
========================================

Using:
  missing edges                 47 edges
  PCD pause length              23 ticks
  pause_n_asserts_after        791182 ps
  pause_n_deasserts_after      679131 ps
  clock_stops_after            829852 ps
  clock_starts_after           863779 ps
========================================

Using:
  missing edges                 17 edges
  PCD pause length              15 ticks
  pause_n_asserts_after        379846 ps
  pause_n_deasserts_after     1707722 ps
  clock_stops_after           1034975 ps
  clock_starts_after           577576 ps
========================================

Using:
  missing edges                108 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       2321030 ps
  pause_n_deasserts_after      947841 ps
  clock_stops_after            202598 ps
  clock_starts_after          1296187 ps
========================================

Using:
  missing edges                 56 edges
  PCD pause length              18 ticks
  pause_n_asserts_after       1143034 ps
  pause_n_deasserts_after      713638 ps
  clock_stops_after            937557 ps
  clock_starts_after          1665895 ps
========================================

Using:
  missing edges                 29 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       1397796 ps
  pause_n_deasserts_after      920696 ps
  clock_stops_after           3323929 ps
  clock_starts_after           944115 ps
========================================

Using:
  missing edges                  5 edges
  PCD pause length              11 ticks
  pause_n_asserts_after        574059 ps
  pause_n_deasserts_after      126386 ps
  clock_stops_after            674380 ps
  clock_starts_after            37220 ps
========================================

Using:
  missing edges                 61 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       2533459 ps
  pause_n_deasserts_after      543377 ps
  clock_stops_after           1174213 ps
  clock_starts_after           373912 ps
========================================

Using:
  missing edges                 37 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       1411030 ps
  pause_n_deasserts_after     1963088 ps
  clock_stops_after           1464317 ps
  clock_starts_after           378729 ps
========================================

Using:
  missing edges                 32 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       1203680 ps
  pause_n_deasserts_after     1313491 ps
  clock_stops_after           2355633 ps
  clock_starts_after           655792 ps
========================================

Using:
  missing edges                 48 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       2056991 ps
  pause_n_deasserts_after       77431 ps
  clock_stops_after           2191576 ps
  clock_starts_after           428701 ps
========================================

Using:
  missing edges                 50 edges
  PCD pause length              16 ticks
  pause_n_asserts_after        674968 ps
  pause_n_deasserts_after      440450 ps
  clock_stops_after            998369 ps
  clock_starts_after          1675677 ps
========================================

Using:
  missing edges                113 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       1105712 ps
  pause_n_deasserts_after     1379577 ps
  clock_stops_after            180225 ps
  clock_starts_after          1396895 ps
========================================

Using:
  missing edges                 37 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       2107745 ps
  pause_n_deasserts_after      111546 ps
  clock_stops_after           2303585 ps
  clock_starts_after            58101 ps
========================================

Using:
  missing edges                 46 edges
  PCD pause length              23 ticks
  pause_n_asserts_after        957643 ps
  pause_n_deasserts_after     1730193 ps
  clock_stops_after            180158 ps
  clock_starts_after           176895 ps
========================================

Using:
  missing edges                 13 edges
  PCD pause length              14 ticks
  pause_n_asserts_after        980789 ps
  pause_n_deasserts_after      958933 ps
  clock_stops_after            868795 ps
  clock_starts_after           324624 ps
========================================

Using:
  missing edges                 23 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       3417865 ps
  pause_n_deasserts_after      935253 ps
  clock_stops_after           3187614 ps
  clock_starts_after           508306 ps
========================================

Using:
  missing edges                103 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       3044454 ps
  pause_n_deasserts_after      680095 ps
  clock_stops_after            490623 ps
  clock_starts_after          1056286 ps
========================================

Using:
  missing edges                104 edges
  PCD pause length              48 ticks
  pause_n_asserts_after        573878 ps
  pause_n_deasserts_after      192609 ps
  clock_stops_after            410639 ps
  clock_starts_after           702384 ps
========================================

Using:
  missing edges                 84 edges
  PCD pause length              19 ticks
  pause_n_asserts_after        332974 ps
  pause_n_deasserts_after     1512182 ps
  clock_stops_after             43070 ps
  clock_starts_after          1752059 ps
========================================

Using:
  missing edges                 50 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       1819323 ps
  pause_n_deasserts_after      791208 ps
  clock_stops_after           2284565 ps
  clock_starts_after          1743781 ps
========================================

Using:
  missing edges                 72 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       2867935 ps
  pause_n_deasserts_after      542868 ps
  clock_stops_after            461728 ps
  clock_starts_after           176006 ps
========================================

Using:
  missing edges                 32 edges
  PCD pause length              17 ticks
  pause_n_asserts_after        635872 ps
  pause_n_deasserts_after     1230312 ps
  clock_stops_after            541482 ps
  clock_starts_after           443780 ps
========================================

Using:
  missing edges                 41 edges
  PCD pause length              17 ticks
  pause_n_asserts_after        674702 ps
  pause_n_deasserts_after      110254 ps
  clock_stops_after           1057774 ps
  clock_starts_after          1318472 ps
========================================

Using:
  missing edges                  7 edges
  PCD pause length              17 ticks
  pause_n_asserts_after        210087 ps
  pause_n_deasserts_after      898718 ps
  clock_stops_after           1231621 ps
  clock_starts_after           244900 ps
========================================

Using:
  missing edges                 62 edges
  PCD pause length              30 ticks
  pause_n_asserts_after       1926355 ps
  pause_n_deasserts_after      858691 ps
  clock_stops_after            209785 ps
  clock_starts_after           273053 ps
========================================

Using:
  missing edges                 26 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       1906730 ps
  pause_n_deasserts_after      884913 ps
  clock_stops_after           3319995 ps
  clock_starts_after           837101 ps
========================================

Using:
  missing edges                 44 edges
  PCD pause length              24 ticks
  pause_n_asserts_after       1199960 ps
  pause_n_deasserts_after     1893905 ps
  clock_stops_after            549031 ps
  clock_starts_after           399215 ps
========================================

Using:
  missing edges                 83 edges
  PCD pause length              15 ticks
  pause_n_asserts_after        887374 ps
  pause_n_deasserts_after      271163 ps
  clock_stops_after             30158 ps
  clock_starts_after          1967064 ps
========================================

Using:
  missing edges                 61 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       2730223 ps
  pause_n_deasserts_after      942054 ps
  clock_stops_after           1936102 ps
  clock_starts_after           707959 ps
========================================

Using:
  missing edges                 27 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       1202875 ps
  pause_n_deasserts_after      892072 ps
  clock_stops_after           2848067 ps
  clock_starts_after           990035 ps
========================================

Using:
  missing edges                100 edges
  PCD pause length              31 ticks
  pause_n_asserts_after       1615394 ps
  pause_n_deasserts_after      800432 ps
  clock_stops_after            597001 ps
  clock_starts_after          1998354 ps
========================================

Using:
  missing edges                 36 edges
  PCD pause length              31 ticks
  pause_n_asserts_after       1829375 ps
  pause_n_deasserts_after     1021023 ps
  clock_stops_after           1118442 ps
  clock_starts_after           183685 ps
========================================

Using:
  missing edges                 61 edges
  PCD pause length              47 ticks
  pause_n_asserts_after        218388 ps
  pause_n_deasserts_after      227347 ps
  clock_stops_after           1540953 ps
  clock_starts_after           310514 ps
========================================

Using:
  missing edges                 86 edges
  PCD pause length              44 ticks
  pause_n_asserts_after        427926 ps
  pause_n_deasserts_after      199153 ps
  clock_stops_after           1298157 ps
  clock_starts_after          1221458 ps
========================================

Using:
  missing edges                 42 edges
  PCD pause length              16 ticks
  pause_n_asserts_after        149577 ps
  pause_n_deasserts_after      401165 ps
  clock_stops_after           1108735 ps
  clock_starts_after          1475068 ps
========================================

Using:
  missing edges                  8 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       2547878 ps
  pause_n_deasserts_after     1582129 ps
  clock_stops_after           2588740 ps
  clock_starts_after            29383 ps
========================================

Using:
  missing edges                 82 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       1850403 ps
  pause_n_deasserts_after      518156 ps
  clock_stops_after            921316 ps
  clock_starts_after           255295 ps
========================================

Using:
  missing edges                108 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       1304434 ps
  pause_n_deasserts_after     1197130 ps
  clock_stops_after            435397 ps
  clock_starts_after          1745947 ps
========================================

Using:
  missing edges                 35 edges
  PCD pause length              37 ticks
  pause_n_asserts_after        960049 ps
  pause_n_deasserts_after     1267876 ps
  clock_stops_after           2669676 ps
  clock_starts_after          1231843 ps
========================================

Using:
  missing edges                 61 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       1963349 ps
  pause_n_deasserts_after      714735 ps
  clock_stops_after            600343 ps
  clock_starts_after           140255 ps
========================================

Using:
  missing edges                 90 edges
  PCD pause length              24 ticks
  pause_n_asserts_after        688901 ps
  pause_n_deasserts_after      593851 ps
  clock_stops_after            463868 ps
  clock_starts_after          1998720 ps
========================================

Using:
  missing edges                 53 edges
  PCD pause length              40 ticks
  pause_n_asserts_after        586539 ps
  pause_n_deasserts_after      673722 ps
  clock_stops_after           1270415 ps
  clock_starts_after           263246 ps
========================================

Using:
  missing edges                 24 edges
  PCD pause length              37 ticks
  pause_n_asserts_after        657349 ps
  pause_n_deasserts_after      658246 ps
  clock_stops_after           1942430 ps
  clock_starts_after           105919 ps
========================================

Using:
  missing edges                 91 edges
  PCD pause length              48 ticks
  pause_n_asserts_after        430227 ps
  pause_n_deasserts_after      312453 ps
  clock_stops_after            486529 ps
  clock_starts_after           299890 ps
========================================

Using:
  missing edges                 63 edges
  PCD pause length              35 ticks
  pause_n_asserts_after        287334 ps
  pause_n_deasserts_after     1881423 ps
  clock_stops_after           1879704 ps
  clock_starts_after          1608235 ps
========================================

Using:
  missing edges                111 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       2076203 ps
  pause_n_deasserts_after       13092 ps
  clock_stops_after            132153 ps
  clock_starts_after          1422067 ps
========================================

Using:
  missing edges                 40 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       2165726 ps
  pause_n_deasserts_after      878362 ps
  clock_stops_after           2583035 ps
  clock_starts_after           664998 ps
========================================

Using:
  missing edges                 16 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       1180849 ps
  pause_n_deasserts_after      280013 ps
  clock_stops_after           3200348 ps
  clock_starts_after           521251 ps
========================================

Using:
  missing edges                 76 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       2377447 ps
  pause_n_deasserts_after      374782 ps
  clock_stops_after            921151 ps
  clock_starts_after           589989 ps
========================================

Using:
  missing edges                 17 edges
  PCD pause length              42 ticks
  pause_n_asserts_after        920929 ps
  pause_n_deasserts_after      758484 ps
  clock_stops_after           2694902 ps
  clock_starts_after           233118 ps
========================================

Using:
  missing edges                 55 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       1367446 ps
  pause_n_deasserts_after      375706 ps
  clock_stops_after           2468621 ps
  clock_starts_after           880468 ps
========================================

Using:
  missing edges                 40 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       1625357 ps
  pause_n_deasserts_after      501401 ps
  clock_stops_after           1370420 ps
  clock_starts_after           124912 ps
========================================

Using:
  missing edges                105 edges
  PCD pause length              35 ticks
  pause_n_asserts_after        227288 ps
  pause_n_deasserts_after     1002648 ps
  clock_stops_after            159655 ps
  clock_starts_after          1456964 ps
========================================

Using:
  missing edges                 68 edges
  PCD pause length              15 ticks
  pause_n_asserts_after        164726 ps
  pause_n_deasserts_after       39311 ps
  clock_stops_after             29340 ps
  clock_starts_after          1431676 ps
========================================

Using:
  missing edges                 42 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       2771583 ps
  pause_n_deasserts_after     1334615 ps
  clock_stops_after           2236941 ps
  clock_starts_after           833150 ps
========================================

Using:
  missing edges                 96 edges
  PCD pause length              38 ticks
  pause_n_asserts_after        954714 ps
  pause_n_deasserts_after        6543 ps
  clock_stops_after            770444 ps
  clock_starts_after          1510334 ps
========================================

Using:
  missing edges                 52 edges
  PCD pause length              17 ticks
  pause_n_asserts_after        112207 ps
  pause_n_deasserts_after     1507236 ps
  clock_stops_after           1233358 ps
  clock_starts_after          1904237 ps
========================================

Using:
  missing edges                101 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       2464363 ps
  pause_n_deasserts_after      898205 ps
  clock_stops_after            421313 ps
  clock_starts_after          1125105 ps
========================================

Using:
  missing edges                 29 edges
  PCD pause length              31 ticks
  pause_n_asserts_after        886767 ps
  pause_n_deasserts_after      759839 ps
  clock_stops_after           1966933 ps
  clock_starts_after           744316 ps
========================================

Using:
  missing edges                108 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       1024726 ps
  pause_n_deasserts_after      596987 ps
  clock_stops_after            474649 ps
  clock_starts_after           891081 ps
========================================

Using:
  missing edges                 76 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       1336343 ps
  pause_n_deasserts_after     1309850 ps
  clock_stops_after            489578 ps
  clock_starts_after           853877 ps
========================================

Using:
  missing edges                 73 edges
  PCD pause length              18 ticks
  pause_n_asserts_after       1112063 ps
  pause_n_deasserts_after     1317476 ps
  clock_stops_after            650835 ps
  clock_starts_after          1999756 ps
========================================

Using:
  missing edges                 78 edges
  PCD pause length              18 ticks
  pause_n_asserts_after        871209 ps
  pause_n_deasserts_after      186962 ps
  clock_stops_after             47248 ps
  clock_starts_after          1599839 ps
========================================

Using:
  missing edges                 24 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       1728221 ps
  pause_n_deasserts_after      839397 ps
  clock_stops_after           2050415 ps
  clock_starts_after           360011 ps
========================================

Using:
  missing edges                 39 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       2393304 ps
  pause_n_deasserts_after      440112 ps
  clock_stops_after           2331429 ps
  clock_starts_after           389119 ps
========================================

Using:
  missing edges                 59 edges
  PCD pause length              18 ticks
  pause_n_asserts_after        238856 ps
  pause_n_deasserts_after     1887680 ps
  clock_stops_after            335741 ps
  clock_starts_after          1198700 ps
========================================

Using:
  missing edges                 40 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       2679861 ps
  pause_n_deasserts_after      419320 ps
  clock_stops_after           2678845 ps
  clock_starts_after           991985 ps
========================================

Using:
  missing edges                 56 edges
  PCD pause length              29 ticks
  pause_n_asserts_after       1849974 ps
  pause_n_deasserts_after     1820239 ps
  clock_stops_after            660614 ps
  clock_starts_after           571919 ps
========================================

Using:
  missing edges                  9 edges
  PCD pause length              18 ticks
  pause_n_asserts_after         74142 ps
  pause_n_deasserts_after     1228896 ps
  clock_stops_after           1162820 ps
  clock_starts_after           173654 ps
========================================

Using:
  missing edges                 49 edges
  PCD pause length              14 ticks
  pause_n_asserts_after        225296 ps
  pause_n_deasserts_after      963572 ps
  clock_stops_after            811838 ps
  clock_starts_after          1605031 ps
========================================

Using:
  missing edges                 56 edges
  PCD pause length              13 ticks
  pause_n_asserts_after        348731 ps
  pause_n_deasserts_after      657181 ps
  clock_stops_after            425083 ps
  clock_starts_after          1526504 ps
========================================

Using:
  missing edges                112 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       2733398 ps
  pause_n_deasserts_after     1310351 ps
  clock_stops_after            137222 ps
  clock_starts_after          1312363 ps
========================================

Using:
  missing edges                113 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       1252608 ps
  pause_n_deasserts_after      435727 ps
  clock_stops_after            213646 ps
  clock_starts_after          1726938 ps
========================================

Using:
  missing edges                 88 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       2324601 ps
  pause_n_deasserts_after      128662 ps
  clock_stops_after            413260 ps
  clock_starts_after          1178585 ps
========================================

Using:
  missing edges                 32 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       2205534 ps
  pause_n_deasserts_after      245842 ps
  clock_stops_after           2999316 ps
  clock_starts_after           565473 ps
========================================

Using:
  missing edges                 47 edges
  PCD pause length              28 ticks
  pause_n_asserts_after        490369 ps
  pause_n_deasserts_after      439629 ps
  clock_stops_after            893622 ps
  clock_starts_after           588765 ps
========================================

Using:
  missing edges                 66 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       1985869 ps
  pause_n_deasserts_after      235271 ps
  clock_stops_after           1881813 ps
  clock_starts_after           809164 ps
========================================

Using:
  missing edges                 27 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       2622318 ps
  pause_n_deasserts_after     1164314 ps
  clock_stops_after           2273391 ps
  clock_starts_after           181675 ps
========================================

Using:
  missing edges                 80 edges
  PCD pause length              20 ticks
  pause_n_asserts_after        619578 ps
  pause_n_deasserts_after     1365940 ps
  clock_stops_after            204753 ps
  clock_starts_after          1673092 ps
========================================

Using:
  missing edges                 49 edges
  PCD pause length              32 ticks
  pause_n_asserts_after        292047 ps
  pause_n_deasserts_after      298450 ps
  clock_stops_after           2286919 ps
  clock_starts_after          1764728 ps
========================================

Using:
  missing edges                  4 edges
  PCD pause length              34 ticks
  pause_n_asserts_after        109474 ps
  pause_n_deasserts_after      993097 ps
  clock_stops_after           2431816 ps
  clock_starts_after            54613 ps
========================================

Using:
  missing edges                 54 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       2288867 ps
  pause_n_deasserts_after      482185 ps
  clock_stops_after           2405983 ps
  clock_starts_after           883597 ps
========================================

Using:
  missing edges                 91 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       1402359 ps
  pause_n_deasserts_after      439254 ps
  clock_stops_after            243096 ps
  clock_starts_after           803136 ps
========================================

Using:
  missing edges                 64 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       2659321 ps
  pause_n_deasserts_after      859425 ps
  clock_stops_after            947364 ps
  clock_starts_after           571232 ps
========================================

Using:
  missing edges                 60 edges
  PCD pause length              42 ticks
  pause_n_asserts_after        913448 ps
  pause_n_deasserts_after      379876 ps
  clock_stops_after           1785325 ps
  clock_starts_after           895441 ps
========================================

Using:
  missing edges                 30 edges
  PCD pause length              22 ticks
  pause_n_asserts_after        970708 ps
  pause_n_deasserts_after     1183435 ps
  clock_stops_after           1017647 ps
  clock_starts_after           485459 ps
========================================

Using:
  missing edges                 55 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       1607199 ps
  pause_n_deasserts_after      720840 ps
  clock_stops_after           1777149 ps
  clock_starts_after           788429 ps
========================================

Using:
  missing edges                 14 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       1966963 ps
  pause_n_deasserts_after      262724 ps
  clock_stops_after           3254464 ps
  clock_starts_after           150276 ps
========================================

Using:
  missing edges                 36 edges
  PCD pause length              22 ticks
  pause_n_asserts_after        217097 ps
  pause_n_deasserts_after      992500 ps
  clock_stops_after           1192979 ps
  clock_starts_after           897446 ps
========================================

Using:
  missing edges                101 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       2099082 ps
  pause_n_deasserts_after     1094820 ps
  clock_stops_after            713693 ps
  clock_starts_after          1068800 ps
========================================

Using:
  missing edges                 62 edges
  PCD pause length              38 ticks
  pause_n_asserts_after        783854 ps
  pause_n_deasserts_after     1397718 ps
  clock_stops_after           2035250 ps
  clock_starts_after          1548420 ps
========================================

Using:
  missing edges                 84 edges
  PCD pause length              39 ticks
  pause_n_asserts_after        949267 ps
  pause_n_deasserts_after      259488 ps
  clock_stops_after            947973 ps
  clock_starts_after          1157978 ps
========================================

Using:
  missing edges                 16 edges
  PCD pause length              20 ticks
  pause_n_asserts_after        685103 ps
  pause_n_deasserts_after     1136713 ps
  clock_stops_after           1114233 ps
  clock_starts_after           247650 ps
========================================

Using:
  missing edges                 13 edges
  PCD pause length              16 ticks
  pause_n_asserts_after        785898 ps
  pause_n_deasserts_after      544739 ps
  clock_stops_after           1082655 ps
  clock_starts_after           400169 ps
========================================

Using:
  missing edges                 86 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       1248212 ps
  pause_n_deasserts_after      935909 ps
  clock_stops_after           1086655 ps
  clock_starts_after          1822846 ps
========================================

Using:
  missing edges                 44 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       1206781 ps
  pause_n_deasserts_after       38831 ps
  clock_stops_after           1569357 ps
  clock_starts_after           549979 ps
========================================

Using:
  missing edges                 14 edges
  PCD pause length              25 ticks
  pause_n_asserts_after        342363 ps
  pause_n_deasserts_after      267400 ps
  clock_stops_after           1814145 ps
  clock_starts_after           489214 ps
========================================

Using:
  missing edges                109 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       1332482 ps
  pause_n_deasserts_after      258351 ps
  clock_stops_after            474996 ps
  clock_starts_after          1237215 ps
========================================

Using:
  missing edges                 11 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       1271002 ps
  pause_n_deasserts_after     1694669 ps
  clock_stops_after           2625658 ps
  clock_starts_after           389358 ps
========================================

Using:
  missing edges                 32 edges
  PCD pause length              42 ticks
  pause_n_asserts_after        486912 ps
  pause_n_deasserts_after      459347 ps
  clock_stops_after           2120929 ps
  clock_starts_after           197772 ps
========================================

Using:
  missing edges                 51 edges
  PCD pause length              20 ticks
  pause_n_asserts_after        728188 ps
  pause_n_deasserts_after      447974 ps
  clock_stops_after             11681 ps
  clock_starts_after           431533 ps
========================================

Using:
  missing edges                 22 edges
  PCD pause length              33 ticks
  pause_n_asserts_after        581817 ps
  pause_n_deasserts_after     1846037 ps
  clock_stops_after           1862875 ps
  clock_starts_after           233006 ps
========================================

Using:
  missing edges                 34 edges
  PCD pause length              21 ticks
  pause_n_asserts_after        599849 ps
  pause_n_deasserts_after      490348 ps
  clock_stops_after            861719 ps
  clock_starts_after           585184 ps
========================================

Using:
  missing edges                 91 edges
  PCD pause length              24 ticks
  pause_n_asserts_after        413372 ps
  pause_n_deasserts_after     1567835 ps
  clock_stops_after            229950 ps
  clock_starts_after          1829430 ps
========================================

Using:
  missing edges                 14 edges
  PCD pause length              27 ticks
  pause_n_asserts_after       1259012 ps
  pause_n_deasserts_after       33272 ps
  clock_stops_after           1591247 ps
  clock_starts_after           119285 ps
========================================

Using:
  missing edges                 88 edges
  PCD pause length              25 ticks
  pause_n_asserts_after       1172305 ps
  pause_n_deasserts_after     1558021 ps
  clock_stops_after            518823 ps
  clock_starts_after          1954179 ps
========================================

Using:
  missing edges                 66 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       2345603 ps
  pause_n_deasserts_after      368296 ps
  clock_stops_after           1264042 ps
  clock_starts_after          1336090 ps
========================================

Using:
  missing edges                 10 edges
  PCD pause length              28 ticks
  pause_n_asserts_after       1621485 ps
  pause_n_deasserts_after       19442 ps
  clock_stops_after           1847550 ps
  clock_starts_after           155473 ps
========================================

Using:
  missing edges                 28 edges
  PCD pause length              27 ticks
  pause_n_asserts_after        397240 ps
  pause_n_deasserts_after       67621 ps
  clock_stops_after           1523214 ps
  clock_starts_after           558629 ps
========================================

Using:
  missing edges                 88 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       1922507 ps
  pause_n_deasserts_after       78637 ps
  clock_stops_after            390180 ps
  clock_starts_after          1277414 ps
========================================

Using:
  missing edges                 40 edges
  PCD pause length              30 ticks
  pause_n_asserts_after        363296 ps
  pause_n_deasserts_after     1263674 ps
  clock_stops_after           1104560 ps
  clock_starts_after           338882 ps
========================================

Using:
  missing edges                  9 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       1508162 ps
  pause_n_deasserts_after      901370 ps
  clock_stops_after           2175542 ps
  clock_starts_after           102838 ps
========================================

Using:
  missing edges                 30 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       2260001 ps
  pause_n_deasserts_after      826603 ps
  clock_stops_after           2540461 ps
  clock_starts_after           827637 ps
========================================

Using:
  missing edges                100 edges
  PCD pause length              29 ticks
  pause_n_asserts_after        371597 ps
  pause_n_deasserts_after     1870251 ps
  clock_stops_after            221442 ps
  clock_starts_after          1806386 ps
========================================

Using:
  missing edges                 83 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       3192681 ps
  pause_n_deasserts_after      370550 ps
  clock_stops_after            590920 ps
  clock_starts_after            41314 ps
========================================

Using:
  missing edges                107 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       1120086 ps
  pause_n_deasserts_after     1054546 ps
  clock_stops_after             94441 ps
  clock_starts_after           780709 ps
========================================

Using:
  missing edges                 31 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       1102624 ps
  pause_n_deasserts_after     1257151 ps
  clock_stops_after           1521733 ps
  clock_starts_after           221428 ps
========================================

Using:
  missing edges                108 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       1474149 ps
  pause_n_deasserts_after      196794 ps
  clock_stops_after            399145 ps
  clock_starts_after          1992351 ps
========================================

Using:
  missing edges                 49 edges
  PCD pause length              45 ticks
  pause_n_asserts_after       2211224 ps
  pause_n_deasserts_after      920955 ps
  clock_stops_after           2083864 ps
  clock_starts_after           556004 ps
========================================

Using:
  missing edges                 15 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       1493152 ps
  pause_n_deasserts_after         829 ps
  clock_stops_after           3347762 ps
  clock_starts_after           211297 ps
========================================

Using:
  missing edges                 11 edges
  PCD pause length              19 ticks
  pause_n_asserts_after        800432 ps
  pause_n_deasserts_after     1410608 ps
  clock_stops_after           1371291 ps
  clock_starts_after           386335 ps
========================================

Using:
  missing edges                 37 edges
  PCD pause length              40 ticks
  pause_n_asserts_after        292043 ps
  pause_n_deasserts_after     1507123 ps
  clock_stops_after           1633366 ps
  clock_starts_after            38627 ps
========================================

Using:
  missing edges                 95 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       2085784 ps
  pause_n_deasserts_after      199021 ps
  clock_stops_after            280347 ps
  clock_starts_after            98174 ps
========================================

Using:
  missing edges                112 edges
  PCD pause length              33 ticks
  pause_n_asserts_after        133696 ps
  pause_n_deasserts_after      936197 ps
  clock_stops_after            258293 ps
  clock_starts_after          1955407 ps
========================================

Using:
  missing edges                 72 edges
  PCD pause length              25 ticks
  pause_n_asserts_after       1463408 ps
  pause_n_deasserts_after      230594 ps
  clock_stops_after            293820 ps
  clock_starts_after          1100738 ps
========================================

Using:
  missing edges                 21 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       1880920 ps
  pause_n_deasserts_after     1629495 ps
  clock_stops_after           2106673 ps
  clock_starts_after           230544 ps
========================================

Using:
  missing edges                 50 edges
  PCD pause length              19 ticks
  pause_n_asserts_after        615830 ps
  pause_n_deasserts_after      467513 ps
  clock_stops_after            321783 ps
  clock_starts_after           770621 ps
========================================

Using:
  missing edges                 65 edges
  PCD pause length              47 ticks
  pause_n_asserts_after        537936 ps
  pause_n_deasserts_after      314358 ps
  clock_stops_after           1719501 ps
  clock_starts_after           647081 ps
========================================

Using:
  missing edges                105 edges
  PCD pause length              37 ticks
  pause_n_asserts_after        595008 ps
  pause_n_deasserts_after      270643 ps
  clock_stops_after            459523 ps
  clock_starts_after          1621318 ps
========================================

Using:
  missing edges                 34 edges
  PCD pause length              22 ticks
  pause_n_asserts_after        230345 ps
  pause_n_deasserts_after      505162 ps
  clock_stops_after           1528957 ps
  clock_starts_after          1156023 ps
========================================

Using:
  missing edges                 16 edges
  PCD pause length              10 ticks
  pause_n_asserts_after         81709 ps
  pause_n_deasserts_after     1868792 ps
  clock_stops_after            362499 ps
  clock_starts_after           209055 ps
========================================

Using:
  missing edges                 47 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       2756236 ps
  pause_n_deasserts_after      652201 ps
  clock_stops_after           2336998 ps
  clock_starts_after          1201249 ps
========================================

Using:
  missing edges                 16 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       2421299 ps
  pause_n_deasserts_after      370031 ps
  clock_stops_after           2682037 ps
  clock_starts_after           164840 ps
========================================

Using:
  missing edges                 50 edges
  PCD pause length              10 ticks
  pause_n_asserts_after        498737 ps
  pause_n_deasserts_after     1598117 ps
  clock_stops_after            452955 ps
  clock_starts_after          1559291 ps
========================================

Using:
  missing edges                 79 edges
  PCD pause length              14 ticks
  pause_n_asserts_after        739399 ps
  pause_n_deasserts_after      852731 ps
  clock_stops_after            130963 ps
  clock_starts_after          1993051 ps
========================================

Using:
  missing edges                 49 edges
  PCD pause length              42 ticks
  pause_n_asserts_after       1335410 ps
  pause_n_deasserts_after     1041836 ps
  clock_stops_after           1765074 ps
  clock_starts_after           461963 ps
========================================

Using:
  missing edges                 46 edges
  PCD pause length              22 ticks
  pause_n_asserts_after        211533 ps
  pause_n_deasserts_after     1914461 ps
  clock_stops_after            668994 ps
  clock_starts_after           774025 ps
========================================

Using:
  missing edges                101 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       1058656 ps
  pause_n_deasserts_after      307924 ps
  clock_stops_after             22634 ps
  clock_starts_after           118150 ps
========================================

Using:
  missing edges                 96 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       2370147 ps
  pause_n_deasserts_after     1450678 ps
  clock_stops_after            455919 ps
  clock_starts_after          1428720 ps
========================================

Using:
  missing edges                 49 edges
  PCD pause length              10 ticks
  pause_n_asserts_after        692218 ps
  pause_n_deasserts_after     1813260 ps
  clock_stops_after            138275 ps
  clock_starts_after          1186880 ps
========================================

Using:
  missing edges                 96 edges
  PCD pause length              35 ticks
  pause_n_asserts_after       1717209 ps
  pause_n_deasserts_after      304949 ps
  clock_stops_after            629927 ps
  clock_starts_after          1591945 ps
========================================

Using:
  missing edges                 96 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       2313709 ps
  pause_n_deasserts_after      872917 ps
  clock_stops_after            174460 ps
  clock_starts_after          1335813 ps
========================================

Using:
  missing edges                 44 edges
  PCD pause length              22 ticks
  pause_n_asserts_after        850446 ps
  pause_n_deasserts_after      283747 ps
  clock_stops_after           1445100 ps
  clock_starts_after          1465338 ps
========================================

Using:
  missing edges                  6 edges
  PCD pause length              14 ticks
  pause_n_asserts_after         77317 ps
  pause_n_deasserts_after      923224 ps
  clock_stops_after            902656 ps
  clock_starts_after            84548 ps
========================================

Using:
  missing edges                 45 edges
  PCD pause length              30 ticks
  pause_n_asserts_after       1570937 ps
  pause_n_deasserts_after     1979925 ps
  clock_stops_after           1519190 ps
  clock_starts_after           959551 ps
========================================

Using:
  missing edges                 49 edges
  PCD pause length              29 ticks
  pause_n_asserts_after       1936604 ps
  pause_n_deasserts_after      674523 ps
  clock_stops_after            642128 ps
  clock_starts_after           316599 ps
========================================

Using:
  missing edges                 40 edges
  PCD pause length              22 ticks
  pause_n_asserts_after        730614 ps
  pause_n_deasserts_after      936313 ps
  clock_stops_after            860563 ps
  clock_starts_after           718824 ps
========================================

Using:
  missing edges                 57 edges
  PCD pause length              18 ticks
  pause_n_asserts_after        145796 ps
  pause_n_deasserts_after      403935 ps
  clock_stops_after            736348 ps
  clock_starts_after          1501536 ps
========================================

Using:
  missing edges                 70 edges
  PCD pause length              16 ticks
  pause_n_asserts_after        299846 ps
  pause_n_deasserts_after     1454099 ps
  clock_stops_after            494564 ps
  clock_starts_after          1900529 ps
========================================

Using:
  missing edges                 50 edges
  PCD pause length              25 ticks
  pause_n_asserts_after        973821 ps
  pause_n_deasserts_after     1391685 ps
  clock_stops_after           1777949 ps
  clock_starts_after          1778429 ps
========================================

Using:
  missing edges                 99 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       1097210 ps
  pause_n_deasserts_after      623735 ps
  clock_stops_after            653998 ps
  clock_starts_after          1046937 ps
========================================

Using:
  missing edges                 96 edges
  PCD pause length              39 ticks
  pause_n_asserts_after       2843818 ps
  pause_n_deasserts_after      906044 ps
  clock_stops_after            941485 ps
  clock_starts_after          1597101 ps
========================================

Using:
  missing edges                 12 edges
  PCD pause length              26 ticks
  pause_n_asserts_after       1001486 ps
  pause_n_deasserts_after     1930240 ps
  clock_stops_after           1897614 ps
  clock_starts_after           406313 ps
========================================

Using:
  missing edges                 57 edges
  PCD pause length              22 ticks
  pause_n_asserts_after       1179457 ps
  pause_n_deasserts_after     1180507 ps
  clock_stops_after            797691 ps
  clock_starts_after          1285209 ps
========================================

Using:
  missing edges                 76 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       2926485 ps
  pause_n_deasserts_after      654486 ps
  clock_stops_after           1585886 ps
  clock_starts_after          1387626 ps
========================================

Using:
  missing edges                 42 edges
  PCD pause length              37 ticks
  pause_n_asserts_after        150637 ps
  pause_n_deasserts_after     1024785 ps
  clock_stops_after           1603785 ps
  clock_starts_after           416312 ps
========================================

Using:
  missing edges                 45 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       1545780 ps
  pause_n_deasserts_after      631902 ps
  clock_stops_after           2703050 ps
  clock_starts_after          1654554 ps
========================================

Using:
  missing edges                 30 edges
  PCD pause length              17 ticks
  pause_n_asserts_after        669287 ps
  pause_n_deasserts_after      196244 ps
  clock_stops_after           1091646 ps
  clock_starts_after           934068 ps
========================================

Using:
  missing edges                 80 edges
  PCD pause length              48 ticks
  pause_n_asserts_after       1645441 ps
  pause_n_deasserts_after      783771 ps
  clock_stops_after           1189128 ps
  clock_starts_after           625474 ps
========================================

Using:
  missing edges                 47 edges
  PCD pause length              19 ticks
  pause_n_asserts_after        628005 ps
  pause_n_deasserts_after     1713528 ps
  clock_stops_after            233040 ps
  clock_starts_after           557372 ps
========================================

Using:
  missing edges                 23 edges
  PCD pause length              21 ticks
  pause_n_asserts_after        607270 ps
  pause_n_deasserts_after     1557887 ps
  clock_stops_after            710662 ps
  clock_starts_after             6634 ps
========================================

Using:
  missing edges                 88 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       2578138 ps
  pause_n_deasserts_after     1085422 ps
  clock_stops_after            456440 ps
  clock_starts_after           538040 ps
========================================

Using:
  missing edges                 67 edges
  PCD pause length              15 ticks
  pause_n_asserts_after        701827 ps
  pause_n_deasserts_after      811322 ps
  clock_stops_after             94538 ps
  clock_starts_after          1452662 ps
========================================

Using:
  missing edges                 57 edges
  PCD pause length              20 ticks
  pause_n_asserts_after       1084643 ps
  pause_n_deasserts_after      624712 ps
  clock_stops_after             27257 ps
  clock_starts_after           655308 ps
========================================

Using:
  missing edges                 46 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       1202822 ps
  pause_n_deasserts_after     1156491 ps
  clock_stops_after           1027938 ps
  clock_starts_after            40419 ps
========================================

Using:
  missing edges                 30 edges
  PCD pause length              41 ticks
  pause_n_asserts_after        995093 ps
  pause_n_deasserts_after       69076 ps
  clock_stops_after           2792338 ps
  clock_starts_after           874809 ps
========================================

Using:
  missing edges                 65 edges
  PCD pause length              33 ticks
  pause_n_asserts_after        342890 ps
  pause_n_deasserts_after     1385313 ps
  clock_stops_after           1854311 ps
  clock_starts_after          1813970 ps
========================================

Using:
  missing edges                 76 edges
  PCD pause length              34 ticks
  pause_n_asserts_after        247277 ps
  pause_n_deasserts_after     1035377 ps
  clock_stops_after             67809 ps
  clock_starts_after           368499 ps
========================================

Using:
  missing edges                 57 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       2736675 ps
  pause_n_deasserts_after      804853 ps
  clock_stops_after           1910179 ps
  clock_starts_after          1034961 ps
========================================

Using:
  missing edges                113 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       3121094 ps
  pause_n_deasserts_after       49273 ps
  clock_stops_after            166310 ps
  clock_starts_after           949206 ps
========================================

Using:
  missing edges                 31 edges
  PCD pause length              15 ticks
  pause_n_asserts_after         77478 ps
  pause_n_deasserts_after      317622 ps
  clock_stops_after             24950 ps
  clock_starts_after            70334 ps
========================================

Using:
  missing edges                 68 edges
  PCD pause length              38 ticks
  pause_n_asserts_after        545707 ps
  pause_n_deasserts_after      588914 ps
  clock_stops_after           1016680 ps
  clock_starts_after           703453 ps
========================================

Using:
  missing edges                 80 edges
  PCD pause length              40 ticks
  pause_n_asserts_after        967146 ps
  pause_n_deasserts_after      332667 ps
  clock_stops_after            322388 ps
  clock_starts_after           304547 ps
========================================

Using:
  missing edges                 10 edges
  PCD pause length              21 ticks
  pause_n_asserts_after       1256461 ps
  pause_n_deasserts_after     1676664 ps
  clock_stops_after           1181511 ps
  clock_starts_after            19398 ps
========================================

Using:
  missing edges                 21 edges
  PCD pause length              38 ticks
  pause_n_asserts_after        171373 ps
  pause_n_deasserts_after     1150717 ps
  clock_stops_after           2106328 ps
  clock_starts_after           107514 ps
========================================

Using:
  missing edges                 95 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       1586526 ps
  pause_n_deasserts_after      223585 ps
  clock_stops_after            674958 ps
  clock_starts_after           704992 ps
========================================

Using:
  missing edges                 53 edges
  PCD pause length              16 ticks
  pause_n_asserts_after         44460 ps
  pause_n_deasserts_after      575314 ps
  clock_stops_after            543726 ps
  clock_starts_after          1322739 ps
========================================

Using:
  missing edges                  6 edges
  PCD pause length              38 ticks
  pause_n_asserts_after        390151 ps
  pause_n_deasserts_after     1571699 ps
  clock_stops_after           2661376 ps
  clock_starts_after            98789 ps
========================================

Using:
  missing edges                 61 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       1263307 ps
  pause_n_deasserts_after     1480909 ps
  clock_stops_after            607420 ps
  clock_starts_after           487710 ps
========================================

Using:
  missing edges                 78 edges
  PCD pause length              21 ticks
  pause_n_asserts_after        997395 ps
  pause_n_deasserts_after     1042827 ps
  clock_stops_after            142363 ps
  clock_starts_after          1458973 ps
========================================

Using:
  missing edges                111 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       2436197 ps
  pause_n_deasserts_after       52060 ps
  clock_stops_after             49196 ps
  clock_starts_after           902822 ps
========================================

Using:
  missing edges                 25 edges
  PCD pause length              17 ticks
  pause_n_asserts_after       1240000 ps
  pause_n_deasserts_after      556979 ps
  clock_stops_after            404758 ps
  clock_starts_after            52198 ps
========================================

Using:
  missing edges                 64 edges
  PCD pause length              50 ticks
  pause_n_asserts_after       1875510 ps
  pause_n_deasserts_after      624106 ps
  clock_stops_after           2060618 ps
  clock_starts_after           710834 ps
========================================

Using:
  missing edges                 47 edges
  PCD pause length              31 ticks
  pause_n_asserts_after       1860876 ps
  pause_n_deasserts_after      695596 ps
  clock_stops_after           2170238 ps
  clock_starts_after          1600738 ps
========================================

Using:
  missing edges                 99 edges
  PCD pause length              38 ticks
  pause_n_asserts_after        481282 ps
  pause_n_deasserts_after      143199 ps
  clock_stops_after            780203 ps
  clock_starts_after          1628636 ps
========================================

Using:
  missing edges                 21 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       2682169 ps
  pause_n_deasserts_after     1209108 ps
  clock_stops_after           2260819 ps
  clock_starts_after            31058 ps
========================================

Using:
  missing edges                 44 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       1549725 ps
  pause_n_deasserts_after      766321 ps
  clock_stops_after           1080326 ps
  clock_starts_after           193121 ps
========================================

Using:
  missing edges                 75 edges
  PCD pause length              41 ticks
  pause_n_asserts_after       1055298 ps
  pause_n_deasserts_after     1374156 ps
  clock_stops_after            898479 ps
  clock_starts_after           660459 ps
========================================

Using:
  missing edges                 79 edges
  PCD pause length              18 ticks
  pause_n_asserts_after        313583 ps
  pause_n_deasserts_after      601706 ps
  clock_stops_after              2045 ps
  clock_starts_after          1601200 ps
========================================

Using:
  missing edges                 73 edges
  PCD pause length              16 ticks
  pause_n_asserts_after        222464 ps
  pause_n_deasserts_after     1608480 ps
  clock_stops_after            138052 ps
  clock_starts_after          1655281 ps
========================================

Using:
  missing edges                 56 edges
  PCD pause length              19 ticks
  pause_n_asserts_after        601788 ps
  pause_n_deasserts_after      168645 ps
  clock_stops_after            252314 ps
  clock_starts_after           891324 ps
========================================

Using:
  missing edges                 87 edges
  PCD pause length              28 ticks
  pause_n_asserts_after         13060 ps
  pause_n_deasserts_after      400262 ps
  clock_stops_after            215817 ps
  clock_starts_after          1345652 ps
========================================

Using:
  missing edges                 31 edges
  PCD pause length              44 ticks
  pause_n_asserts_after       1706322 ps
  pause_n_deasserts_after      224062 ps
  clock_stops_after           2633566 ps
  clock_starts_after           547660 ps
========================================

Using:
  missing edges                 43 edges
  PCD pause length              31 ticks
  pause_n_asserts_after        295233 ps
  pause_n_deasserts_after     1830368 ps
  clock_stops_after           1190580 ps
  clock_starts_after           494069 ps
========================================

Using:
  missing edges                 54 edges
  PCD pause length              42 ticks
  pause_n_asserts_after        210330 ps
  pause_n_deasserts_after     1283959 ps
  clock_stops_after           1678434 ps
  clock_starts_after           580973 ps
========================================

Using:
  missing edges                 37 edges
  PCD pause length              16 ticks
  pause_n_asserts_after       1094314 ps
  pause_n_deasserts_after      765241 ps
  clock_stops_after            499967 ps
  clock_starts_after           695596 ps
========================================

Using:
  missing edges                 23 edges
  PCD pause length              31 ticks
  pause_n_asserts_after        776385 ps
  pause_n_deasserts_after      564634 ps
  clock_stops_after           2260371 ps
  clock_starts_after           815294 ps
========================================

Using:
  missing edges                 44 edges
  PCD pause length              11 ticks
  pause_n_asserts_after        717353 ps
  pause_n_deasserts_after     1034794 ps
  clock_stops_after            123486 ps
  clock_starts_after           929311 ps
========================================

Using:
  missing edges                 61 edges
  PCD pause length              48 ticks
  pause_n_asserts_after        164141 ps
  pause_n_deasserts_after      299835 ps
  clock_stops_after           1306124 ps
  clock_starts_after             5067 ps
========================================

Using:
  missing edges                 75 edges
  PCD pause length              13 ticks
  pause_n_asserts_after        755291 ps
  pause_n_deasserts_after     1852228 ps
  clock_stops_after            144906 ps
  clock_starts_after          1940945 ps
========================================

Using:
  missing edges                 89 edges
  PCD pause length              32 ticks
  pause_n_asserts_after       1640701 ps
  pause_n_deasserts_after     1575835 ps
  clock_stops_after            383950 ps
  clock_starts_after          1312004 ps
========================================

Using:
  missing edges                 51 edges
  PCD pause length              40 ticks
  pause_n_asserts_after       2011796 ps
  pause_n_deasserts_after     1099720 ps
  clock_stops_after           1383175 ps
  clock_starts_after           308540 ps
========================================

Using:
  missing edges                 54 edges
  PCD pause length              15 ticks
  pause_n_asserts_after        198595 ps
  pause_n_deasserts_after      834189 ps
  clock_stops_after            944373 ps
  clock_starts_after          1817125 ps
========================================

Using:
  missing edges                 86 edges
  PCD pause length              16 ticks
  pause_n_asserts_after        338790 ps
  pause_n_deasserts_after     1583478 ps
  clock_stops_after             31398 ps
  clock_starts_after          1998118 ps
========================================

Using:
  missing edges                 26 edges
  PCD pause length              46 ticks
  pause_n_asserts_after       2548782 ps
  pause_n_deasserts_after      215984 ps
  clock_stops_after           2583853 ps
  clock_starts_after           156003 ps
========================================

Using:
  missing edges                 19 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       1719612 ps
  pause_n_deasserts_after       11885 ps
  clock_stops_after           2573356 ps
  clock_starts_after            74129 ps
========================================

Using:
  missing edges                 49 edges
  PCD pause length              19 ticks
  pause_n_asserts_after        554909 ps
  pause_n_deasserts_after     1487641 ps
  clock_stops_after            182861 ps
  clock_starts_after           573911 ps
========================================

Using:
  missing edges                 37 edges
  PCD pause length              36 ticks
  pause_n_asserts_after        996738 ps
  pause_n_deasserts_after     1171229 ps
  clock_stops_after           1720654 ps
  clock_starts_after           440586 ps
========================================

Using:
  missing edges                 16 edges
  PCD pause length              26 ticks
  pause_n_asserts_after       1067325 ps
  pause_n_deasserts_after      607231 ps
  clock_stops_after           1831177 ps
  clock_starts_after           491985 ps
========================================

Using:
  missing edges                 28 edges
  PCD pause length              22 ticks
  pause_n_asserts_after        974098 ps
  pause_n_deasserts_after      282120 ps
  clock_stops_after            901963 ps
  clock_starts_after           320277 ps
========================================

Using:
  missing edges                 46 edges
  PCD pause length              17 ticks
  pause_n_asserts_after       1010814 ps
  pause_n_deasserts_after      276389 ps
  clock_stops_after             91340 ps
  clock_starts_after           523542 ps
========================================

Using:
  missing edges                 44 edges
  PCD pause length              18 ticks
  pause_n_asserts_after        137226 ps
  pause_n_deasserts_after      144233 ps
  clock_stops_after             66991 ps
  clock_starts_after           347191 ps
========================================

Using:
  missing edges                 94 edges
  PCD pause length              30 ticks
  pause_n_asserts_after        803968 ps
  pause_n_deasserts_after     1330400 ps
  clock_stops_after            581860 ps
  clock_starts_after          1813604 ps
========================================

Using:
  missing edges                 49 edges
  PCD pause length              19 ticks
  pause_n_asserts_after        201543 ps
  pause_n_deasserts_after     1507954 ps
  clock_stops_after            841582 ps
  clock_starts_after          1218353 ps
========================================

Using:
  missing edges                 12 edges
  PCD pause length              37 ticks
  pause_n_asserts_after       1468650 ps
  pause_n_deasserts_after     1658072 ps
  clock_stops_after           2521408 ps
  clock_starts_after           229658 ps
========================================

Using:
  missing edges                 16 edges
  PCD pause length              19 ticks
  pause_n_asserts_after        487259 ps
  pause_n_deasserts_after      600712 ps
  clock_stops_after            928191 ps
  clock_starts_after           129583 ps
========================================

Using:
  missing edges                 48 edges
  PCD pause length              35 ticks
  pause_n_asserts_after         33624 ps
  pause_n_deasserts_after     1161871 ps
  clock_stops_after           2056142 ps
  clock_starts_after          1219680 ps
========================================

Using:
  missing edges                 50 edges
  PCD pause length              27 ticks
  pause_n_asserts_after       1241557 ps
  pause_n_deasserts_after      767815 ps
  clock_stops_after           1195757 ps
  clock_starts_after          1056555 ps
========================================

Using:
  missing edges                 37 edges
  PCD pause length              36 ticks
  pause_n_asserts_after       1783671 ps
  pause_n_deasserts_after     1791308 ps
  clock_stops_after           2498200 ps
  clock_starts_after          1215610 ps
========================================

Using:
  missing edges                 21 edges
  PCD pause length              43 ticks
  pause_n_asserts_after        784257 ps
  pause_n_deasserts_after     1315917 ps
  clock_stops_after           3137313 ps
  clock_starts_after           752284 ps
========================================

Using:
  missing edges                 66 edges
  PCD pause length              22 ticks
  pause_n_asserts_after        283784 ps
  pause_n_deasserts_after      391113 ps
  clock_stops_after            349683 ps
  clock_starts_after          1149358 ps
========================================

Using:
  missing edges                 33 edges
  PCD pause length              11 ticks
  pause_n_asserts_after        482368 ps
  pause_n_deasserts_after      193007 ps
  clock_stops_after            140942 ps
  clock_starts_after           540736 ps
========================================

Using:
  missing edges                114 edges
  PCD pause length              47 ticks
  pause_n_asserts_after        848355 ps
  pause_n_deasserts_after      580577 ps
  clock_stops_after            140653 ps
  clock_starts_after           880513 ps
========================================

Using:
  missing edges                 14 edges
  PCD pause length              25 ticks
  pause_n_asserts_after       1235786 ps
  pause_n_deasserts_after     1785648 ps
  clock_stops_after           1768048 ps
  clock_starts_after           437208 ps
========================================

Using:
  missing edges                 92 edges
  PCD pause length              41 ticks
  pause_n_asserts_after        105169 ps
  pause_n_deasserts_after     1390512 ps
  clock_stops_after            221572 ps
  clock_starts_after           592195 ps
========================================

Using:
  missing edges                 29 edges
  PCD pause length              14 ticks
  pause_n_asserts_after        181881 ps
  pause_n_deasserts_after      743480 ps
  clock_stops_after            925855 ps
  clock_starts_after           961366 ps
========================================

Using:
  missing edges                101 edges
  PCD pause length              31 ticks
  pause_n_asserts_after        897282 ps
  pause_n_deasserts_after      158345 ps
  clock_stops_after            426161 ps
  clock_starts_after          1872845 ps
========================================

Using:
  missing edges                 86 edges
  PCD pause length              29 ticks
  pause_n_asserts_after        373212 ps
  pause_n_deasserts_after     1857368 ps
  clock_stops_after            128937 ps
  clock_starts_after          1167698 ps
========================================

Using:
  missing edges                 77 edges
  PCD pause length              34 ticks
  pause_n_asserts_after       1282699 ps
  pause_n_deasserts_after      131131 ps
  clock_stops_after            439008 ps
  clock_starts_after           737720 ps
========================================

Using:
  missing edges                 44 edges
  PCD pause length              28 ticks
  pause_n_asserts_after        643819 ps
  pause_n_deasserts_after     1918738 ps
  clock_stops_after            673679 ps
  clock_starts_after           222400 ps
========================================

Using:
  missing edges                 50 edges
  PCD pause length              43 ticks
  pause_n_asserts_after       1803530 ps
  pause_n_deasserts_after      320473 ps
  clock_stops_after           2026416 ps
  clock_starts_after           700036 ps
========================================

Using:
  missing edges                 94 edges
  PCD pause length              40 ticks
  pause_n_asserts_after        488614 ps
  pause_n_deasserts_after     1351279 ps
  clock_stops_after            175374 ps
  clock_starts_after           685869 ps
========================================

Using:
  missing edges                 77 edges
  PCD pause length              33 ticks
  pause_n_asserts_after       1458912 ps
  pause_n_deasserts_after      170394 ps
  clock_stops_after            975977 ps
  clock_starts_after          1389909 ps
========================================

Using:
  missing edges                  9 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       1645164 ps
  pause_n_deasserts_after     1464942 ps
  clock_stops_after           2516076 ps
  clock_starts_after            38477 ps
========================================

Using:
  missing edges                 40 edges
  PCD pause length              30 ticks
  pause_n_asserts_after       1737267 ps
  pause_n_deasserts_after      259642 ps
  clock_stops_after           1160520 ps
  clock_starts_after           438898 ps
========================================

Using:
  missing edges                 48 edges
  PCD pause length              47 ticks
  pause_n_asserts_after       3040927 ps
  pause_n_deasserts_after      527306 ps
  clock_stops_after           1747390 ps
  clock_starts_after            44033 ps
========================================

Using:
  missing edges                 84 edges
  PCD pause length              49 ticks
  pause_n_asserts_after       1789079 ps
  pause_n_deasserts_after      842712 ps
  clock_stops_after           1151200 ps
  clock_starts_after           641882 ps
========================================

Using:
  missing edges                 79 edges
  PCD pause length              30 ticks
  pause_n_asserts_after       1642193 ps
  pause_n_deasserts_after        7685 ps
  clock_stops_after            859782 ps
  clock_starts_after          1571965 ps
========================================

Using:
  missing edges                  9 edges
  PCD pause length              38 ticks
  pause_n_asserts_after       1337875 ps
  pause_n_deasserts_after      639897 ps
  clock_stops_after           2753755 ps
  clock_starts_after           286113 ps
========================================

Using:
  missing edges                 80 edges
  PCD pause length              22 ticks
  pause_n_asserts_after        101469 ps
  pause_n_deasserts_after     1194997 ps
  clock_stops_after            645811 ps
  clock_starts_after          1961820 ps
========================================

Using:
  missing edges                  5 edges
  PCD pause length              19 ticks
  pause_n_asserts_after        721660 ps
  pause_n_deasserts_after      436470 ps
  clock_stops_after           1362263 ps
  clock_starts_after           131955 ps
========================================

Using:
  missing edges                 18 edges
  PCD pause length              20 ticks
  pause_n_asserts_after       1135748 ps
  pause_n_deasserts_after      373778 ps
  clock_stops_after           1105773 ps
  clock_starts_after           276148 ps
========================================

Using:
  missing edges                 30 edges
  PCD pause length              12 ticks
  pause_n_asserts_after        215025 ps
  pause_n_deasserts_after       20826 ps
  clock_stops_after            658657 ps
  clock_starts_after           879039 ps
========================================
ucli% assertion report -r .
[32;01m"sequence_decode_tb.missingEdgeChecking.notZero.missingEdge.missingEdgeAssert", 3373577 successes, 0 failures[0m
[32;01m"sequence_decode_tb.send_data_verify_result.recvQueueNotEmpty.receivedExpected", 97200 successes, 0 failures[0m
[32;01m"sequence_decode_tb.send_data_verify_result.receivedOneTransaction", 97200 successes, 0 failures[0m
[32;01m"sequence_decode_tb.out_iface.useAsserts.signalsInReset", 9 successes, 0 failures[0m
[32;01m"sequence_decode_tb.out_iface.useAsserts.socOnlyOneTick", 97200 successes, 0 failures[0m
[32;01m"sequence_decode_tb.out_iface.useAsserts.eocOnlyOneTick", 97200 successes, 0 failures[0m
[32;01m"sequence_decode_tb.out_iface.useAsserts.errorOnlyOneTick", 3600 successes, 0 failures[0m
[32;01m"sequence_decode_tb.out_iface.useAsserts.dataValidOnlyOneTick", 4020570 successes, 0 failures[0m
[32;01m"sequence_decode_tb.out_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 563889264 successes, 0 failures[0m
ucli% quit

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 49307299822593 ps
CPU Time:   1437.150 seconds;       Data structure size:   0.1Mb
Wed Apr 27 18:13:37 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Note-[URG-RDG] Report directory generated
  Report written to directory sequence_decode_tb_sim/report

[34;01melaborating subcarrier_tb with arguments  as subcarrier_tb_sim/simv [0m

Doing common elaboration 
                         Chronologic VCS (TM)
      Version R-2020.12-SP2-6_Full64 -- Wed Apr 27 18:13:39 2022

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Top Level Modules:
       subcarrier_tb
TimeScale is 1 ps / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module subcarrier_tb
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../subcarrier_tb_sim/simv ]; then chmod a-x ../subcarrier_tb_sim/simv; fi
g++  -o ../subcarrier_tb_sim/simv      -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -L/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _24826_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim -lreader_common /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/libBA.a -luclinative /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_save_restore_new.o /usr/synopsys2/verdi/R-2020.12-SP2-6/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../subcarrier_tb_sim/simv up to date
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
CPU time: .384 seconds to compile + .193 seconds to elab + .235 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[34;01mSimulating subcarrier_tb_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  Apr 27 18:13 2022
[34;01mNOTE: automatic random seed used: 2392336556[0m

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run
ucli% assertion report -r .
[32;01m"subcarrier_tb.inReset", 9 successes, 0 failures[0m
[32;01m"subcarrier_tb.notEnabled", 163 successes, 0 failures[0m
[32;01m"subcarrier_tb.enabling", 3 successes, 0 failures[0m
[32;01m"subcarrier_tb.correctPeriod", 15 successes, 0 failures[0m
ucli% quit
"../../verification/tb/iso14443_2a/subcarrier_tb.sv", 111: subcarrier_tb.notEnabled: started at 32337621ps not finished

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 32411367 ps
CPU Time:      0.320 seconds;       Data structure size:   0.0Mb
Wed Apr 27 18:13:40 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Load Failed: 
Warning-[UCAPI-SNF] Shape Not Found
  'Fsm' coverage shape is not there in the vdb 'subcarrier_tb_sim/simv.vdb'. 
  Coverage of this metric will not be reported.
  Please check if proper -cm option was used at compile time.
Load Failed: 
Warning-[UCAPI-SNF] Shape Not Found
  'Condition' coverage shape is not there in the vdb 
  'subcarrier_tb_sim/simv.vdb'. Coverage of this metric will not be reported.
  Please check if proper -cm option was used at compile time.

Note-[URG-RDG] Report directory generated
  Report written to directory subcarrier_tb_sim/report

[34;01melaborating bit_encoder_tb with arguments  as bit_encoder_tb_sim/simv [0m

Doing common elaboration 
                         Chronologic VCS (TM)
      Version R-2020.12-SP2-6_Full64 -- Wed Apr 27 18:13:42 2022

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Top Level Modules:
       bit_encoder_tb
TimeScale is 1 ps / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
11 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling package driver_pkg
recompiling package tx_iface_source_driver_pkg
recompiling package transaction_pkg
recompiling package queue_transaction_pkg
recompiling package tx_bit_transaction_pkg
recompiling package tx_bit_iface_source_driver_pkg
recompiling module bit_encoder_tb
recompiling module tx_interface
recompiling module bit_encoder
recompiling module clock_source
All of 11 modules done
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../bit_encoder_tb_sim/simv ]; then chmod a-x ../bit_encoder_tb_sim/simv; fi
g++  -o ../bit_encoder_tb_sim/simv      -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -L/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _26349_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim -lreader_common /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/libBA.a -luclinative /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_save_restore_new.o /usr/synopsys2/verdi/R-2020.12-SP2-6/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../bit_encoder_tb_sim/simv up to date
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
CPU time: .595 seconds to compile + .277 seconds to elab + .202 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[34;01mSimulating bit_encoder_tb_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  Apr 27 18:13 2022
[34;01mNOTE: automatic random seed used: 1105407243[0m

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run
ucli% assertion report -r .
[32;01m"bit_encoder_tb.inReset", 9 successes, 0 failures[0m
[32;01m"bit_encoder_tb.notEnabled", 15073 successes, 0 failures[0m
[32;01m"bit_encoder_tb.lastTickOneShot", 41158 successes, 0 failures[0m
[32;01m"bit_encoder_tb.bitPeriod1", 40154 successes, 0 failures[0m
[32;01m"bit_encoder_tb.bitPeriod2", 39162 successes, 0 failures[0m
[32;01m"bit_encoder_tb.lastTick", 1004 successes, 0 failures[0m
[32;01m"bit_encoder_tb.expectedBlock.isEnabled.dataAsExpected", 5268224 successes, 0 failures[0m
[32;01m"bit_encoder_tb.send_data_verify_result.expectedEmpty", 1004 successes, 0 failures[0m
[32;01m"bit_encoder_tb.in_iface.useAsserts.signalsInReset", 9 successes, 0 failures[0m
[32;01m"bit_encoder_tb.in_iface.useAsserts.reqOnlyOneTick", 41158 successes, 0 failures[0m
[32;01m"bit_encoder_tb.in_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 27130 successes, 0 failures[0m
ucli% quit
"../../verification/tb/iso14443_2a/bit_encoder_tb.sv", 180: bit_encoder_tb.notEnabled: started at 389622057435ps not finished

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 389622131181 ps
CPU Time:      9.060 seconds;       Data structure size:   0.0Mb
Wed Apr 27 18:13:52 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Load Failed: 
Warning-[UCAPI-SNF] Shape Not Found
  'Fsm' coverage shape is not there in the vdb 'bit_encoder_tb_sim/simv.vdb'. 
  Coverage of this metric will not be reported.
  Please check if proper -cm option was used at compile time.
Load Failed: 
Warning-[UCAPI-SNF] Shape Not Found
  'Condition' coverage shape is not there in the vdb 
  'bit_encoder_tb_sim/simv.vdb'. Coverage of this metric will not be reported.
  Please check if proper -cm option was used at compile time.

Note-[URG-RDG] Report directory generated
  Report written to directory bit_encoder_tb_sim/report

[34;01melaborating tx_tb with arguments  as tx_tb_sim/simv [0m

Doing common elaboration 
                         Chronologic VCS (TM)
      Version R-2020.12-SP2-6_Full64 -- Wed Apr 27 18:13:54 2022

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Top Level Modules:
       tx_tb
TimeScale is 1 ps / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
12 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling package monitor_pkg
recompiling package load_modulator_monitor_pkg
recompiling module tx_tb
recompiling module tx_interface
recompiling module load_modulator_iface
6 of 12 modules done
	However, due to incremental compilation, only 6 modules need to be compiled. 
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../tx_tb_sim/simv ]; then chmod a-x ../tx_tb_sim/simv; fi
g++  -o ../tx_tb_sim/simv      -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -L/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _27879_archive_1.so _prev_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim -lreader_common /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/libBA.a -luclinative /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_save_restore_new.o /usr/synopsys2/verdi/R-2020.12-SP2-6/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../tx_tb_sim/simv up to date
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
CPU time: .552 seconds to compile + .275 seconds to elab + .193 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[34;01mSimulating tx_tb_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  Apr 27 18:13 2022
[34;01mNOTE: automatic random seed used: 778694697[0m

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run
          1/100 - sending          72 bits
          2/100 - sending          53 bits
          3/100 - sending          53 bits
          4/100 - sending          80 bits
          5/100 - sending          89 bits
          6/100 - sending          37 bits
          7/100 - sending          66 bits
          8/100 - sending          28 bits
          9/100 - sending          72 bits
         10/100 - sending          36 bits
         11/100 - sending          63 bits
         12/100 - sending          58 bits
         13/100 - sending          76 bits
         14/100 - sending          28 bits
         15/100 - sending          39 bits
         16/100 - sending          51 bits
         17/100 - sending          35 bits
         18/100 - sending          55 bits
         19/100 - sending          46 bits
         20/100 - sending          90 bits
         21/100 - sending          29 bits
         22/100 - sending          73 bits
         23/100 - sending           2 bits
         24/100 - sending          40 bits
         25/100 - sending          40 bits
         26/100 - sending          70 bits
         27/100 - sending          33 bits
         28/100 - sending          74 bits
         29/100 - sending          67 bits
         30/100 - sending          41 bits
         31/100 - sending          48 bits
         32/100 - sending          59 bits
         33/100 - sending          31 bits
         34/100 - sending         100 bits
         35/100 - sending          93 bits
         36/100 - sending          35 bits
         37/100 - sending          10 bits
         38/100 - sending          85 bits
         39/100 - sending          53 bits
         40/100 - sending           4 bits
         41/100 - sending          92 bits
         42/100 - sending          32 bits
         43/100 - sending          83 bits
         44/100 - sending          88 bits
         45/100 - sending          30 bits
         46/100 - sending          73 bits
         47/100 - sending          21 bits
         48/100 - sending          48 bits
         49/100 - sending          23 bits
         50/100 - sending          75 bits
         51/100 - sending          61 bits
         52/100 - sending          65 bits
         53/100 - sending          82 bits
         54/100 - sending          82 bits
         55/100 - sending          55 bits
         56/100 - sending          76 bits
         57/100 - sending          53 bits
         58/100 - sending          46 bits
         59/100 - sending           5 bits
         60/100 - sending          25 bits
         61/100 - sending          76 bits
         62/100 - sending          47 bits
         63/100 - sending          16 bits
         64/100 - sending          17 bits
         65/100 - sending          55 bits
         66/100 - sending          66 bits
         67/100 - sending          88 bits
         68/100 - sending          45 bits
         69/100 - sending          91 bits
         70/100 - sending           5 bits
         71/100 - sending         100 bits
         72/100 - sending          11 bits
         73/100 - sending          28 bits
         74/100 - sending           7 bits
         75/100 - sending          68 bits
         76/100 - sending          96 bits
         77/100 - sending          10 bits
         78/100 - sending          27 bits
         79/100 - sending          62 bits
         80/100 - sending           7 bits
         81/100 - sending          51 bits
         82/100 - sending          64 bits
         83/100 - sending          13 bits
         84/100 - sending          77 bits
         85/100 - sending          16 bits
         86/100 - sending          83 bits
         87/100 - sending          35 bits
         88/100 - sending          27 bits
         89/100 - sending          45 bits
         90/100 - sending          67 bits
         91/100 - sending          51 bits
         92/100 - sending          46 bits
         93/100 - sending           8 bits
         94/100 - sending          15 bits
         95/100 - sending          44 bits
         96/100 - sending         100 bits
         97/100 - sending           1 bits
         98/100 - sending          39 bits
         99/100 - sending          12 bits
        100/100 - sending          70 bits
ucli% assertion report -r .
[32;01m"tx_tb.testStimulus.nothingSentWhenDataValidLow", 1 successes, 0 failures[0m
[32;01m"tx_tb.send_data_verify_result.recvQueueNotEmpty.receivedExpected", 100 successes, 0 failures[0m
[32;01m"tx_tb.send_data_verify_result.receivedOneTransaction", 100 successes, 0 failures[0m
[32;01m"tx_tb.in_iface.useAsserts.signalsInReset", 9 successes, 0 failures[0m
[32;01m"tx_tb.in_iface.useAsserts.reqOnlyOneTick", 5015 successes, 0 failures[0m
[32;01m"tx_tb.in_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 3307 successes, 0 failures[0m
[32;01m"tx_tb.dut.be_iface.useAsserts.signalsInReset", 9 successes, 0 failures[0m
[32;01m"tx_tb.dut.be_iface.useAsserts.reqOnlyOneTick", 5115 successes, 0 failures[0m
[32;01m"tx_tb.dut.be_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 3418 successes, 0 failures[0m
ucli% quit

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 49457496789 ps
CPU Time:      1.180 seconds;       Data structure size:   0.0Mb
Wed Apr 27 18:13:56 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Note-[URG-RDG] Report directory generated
  Report written to directory tx_tb_sim/report

[34;01melaborating iso14443_2a_tb with arguments  as iso14443_2a_tb_sim/simv [0m

Doing common elaboration 
                         Chronologic VCS (TM)
      Version R-2020.12-SP2-6_Full64 -- Wed Apr 27 18:13:58 2022

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Top Level Modules:
       iso14443_2a_tb
TimeScale is 1 ps / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
22 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling package ISO14443A_pkg
recompiling package rx_bit_transaction_pkg
recompiling package monitor_pkg
recompiling package load_modulator_monitor_pkg
recompiling package rx_iface_monitor_pkg
recompiling package rx_bit_iface_monitor_pkg
recompiling package pcd_pause_n_transaction_pkg
recompiling module iso14443_2a_tb
recompiling module rx_interface
recompiling module tx_interface
recompiling package pcd_pause_n_driver_pkg
recompiling module pcd_pause_n_iface
recompiling module clk_recovery
recompiling module pause_detect
recompiling module load_modulator_iface
16 of 22 modules done
	However, due to incremental compilation, only 16 modules need to be compiled. 
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../iso14443_2a_tb_sim/simv ]; then chmod a-x ../iso14443_2a_tb_sim/simv; fi
g++  -o ../iso14443_2a_tb_sim/simv      -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -L/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _29412_archive_1.so _prev_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim -lreader_common /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/libBA.a -luclinative /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_save_restore_new.o /usr/synopsys2/verdi/R-2020.12-SP2-6/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../iso14443_2a_tb_sim/simv up to date
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
CPU time: .696 seconds to compile + .280 seconds to elab + .193 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[34;01mSimulating iso14443_2a_tb_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  Apr 27 18:13 2022
[34;01mNOTE: automatic random seed used: 1698947150[0m

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run
Received         100 packets
Received         200 packets
Received         300 packets
Received         400 packets
Received         500 packets
Received         600 packets
Received         700 packets
Received         800 packets
rx_driver now idle (or timedout)
rx_monitor now idle (or timedout)
Received         900 packets
Received        1000 packets
tx_driver now idle (or timedout)
lm_monitor now idle (or timedout)
ucli% assertion report -r .
[32;01m"iso14443_2a_tb.testStimulus.queuesEmpty", 1 successes, 0 failures[0m
[32;01m"iso14443_2a_tb.verificationBlock.posedgeClk.readyToCompare.dataAsExpected", 1000 successes, 0 failures[0m
[32;01m"iso14443_2a_tb.rx_iface.useAsserts.signalsInReset", 9 successes, 0 failures[0m
[32;01m"iso14443_2a_tb.rx_iface.useAsserts.socOnlyOneTick", 1000 successes, 0 failures[0m
[32;01m"iso14443_2a_tb.rx_iface.useAsserts.eocOnlyOneTick", 1000 successes, 0 failures[0m
[34;01m"iso14443_2a_tb.rx_iface.useAsserts.errorOnlyOneTick", 0 successes, 0 failures[0m
[32;01m"iso14443_2a_tb.rx_iface.useAsserts.dataValidOnlyOneTick", 40070 successes, 0 failures[0m
[32;01m"iso14443_2a_tb.rx_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 5459555 successes, 0 failures[0m
[32;01m"iso14443_2a_tb.tx_iface.useAsserts.signalsInReset", 9 successes, 0 failures[0m
[32;01m"iso14443_2a_tb.tx_iface.useAsserts.reqOnlyOneTick", 40070 successes, 0 failures[0m
[32;01m"iso14443_2a_tb.tx_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 26231 successes, 0 failures[0m
[32;01m"iso14443_2a_tb.dut.tx_inst.be_iface.useAsserts.signalsInReset", 9 successes, 0 failures[0m
[32;01m"iso14443_2a_tb.dut.tx_inst.be_iface.useAsserts.reqOnlyOneTick", 41070 successes, 0 failures[0m
[32;01m"iso14443_2a_tb.dut.tx_inst.be_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 27270 successes, 0 failures[0m
ucli% quit
"../../rtl/interfaces/rx_interface.sv", 206: iso14443_2a_tb.rx_iface.useAsserts.errorOnlyOneTick: Antecedent of the implication never satisfied.

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 480199365126 ps
CPU Time:     23.780 seconds;       Data structure size:   0.1Mb
Wed Apr 27 18:14:23 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Note-[URG-RDG] Report directory generated
  Report written to directory iso14443_2a_tb_sim/report
[34;01melaborating fdt_tb with arguments  as fdt_tb_sim/simv [0m

Doing common elaboration 
                         Chronologic VCS (TM)
      Version R-2020.12-SP2-6_Full64 -- Wed Apr 27 18:14:31 2022

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Top Level Modules:
       fdt_tb
TimeScale is 1 ps / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Starting vcs inline pass...
3 modules and 0 UDP read.
recompiling module fdt_tb
recompiling module clock_source
recompiling module fdt
All of 3 modules done
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../fdt_tb_sim/simv ]; then chmod a-x ../fdt_tb_sim/simv; fi
g++  -o ../fdt_tb_sim/simv      -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -L/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _32482_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim -lreader_common /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/libBA.a -luclinative /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_save_restore_new.o /usr/synopsys2/verdi/R-2020.12-SP2-6/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../fdt_tb_sim/simv up to date
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
CPU time: .418 seconds to compile + .281 seconds to elab + .201 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[34;01mSimulating fdt_tb_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  Apr 27 18:14 2022
[34;01mNOTE: automatic random seed used: 2626575834[0m

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run
ucli% assertion report -r .
[32;01m"fdt_tb.inReset", 9 successes, 0 failures[0m
[32;01m"fdt_tb.testStimulus.randomTests.expectNotTimeOut3", 1000 successes, 0 failures[0m
[32;01m"fdt_tb.testStimulus.expectNotTimeOut2", 1 successes, 0 failures[0m
[32;01m"fdt_tb.testStimulus.expectTimeOut2", 1 successes, 0 failures[0m
[32;01m"fdt_tb.testStimulus.expectNotTimeOut1", 1 successes, 0 failures[0m
[32;01m"fdt_tb.testStimulus.expectTimeOut1", 1 successes, 0 failures[0m
[32;01m"fdt_tb.triggerBlock.fdtTime", 1002 successes, 0 failures[0m
ucli% quit

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 273831850000 ps
CPU Time:      2.000 seconds;       Data structure size:   0.0Mb
Wed Apr 27 18:14:34 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Load Failed: 
Warning-[UCAPI-SNF] Shape Not Found
  'Fsm' coverage shape is not there in the vdb 'fdt_tb_sim/simv.vdb'. Coverage
  of this metric will not be reported.
  Please check if proper -cm option was used at compile time.

Note-[URG-RDG] Report directory generated
  Report written to directory fdt_tb_sim/report

[34;01melaborating frame_encode_tb with arguments  as frame_encode_tb_sim/simv [0m

Doing common elaboration 
                         Chronologic VCS (TM)
      Version R-2020.12-SP2-6_Full64 -- Wed Apr 27 18:14:36 2022

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Top Level Modules:
       frame_encode_tb
TimeScale is 1 ps / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
14 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling package driver_pkg
recompiling package tx_iface_source_driver_pkg
recompiling package transaction_pkg
recompiling package queue_transaction_pkg
recompiling package tx_bit_transaction_pkg
recompiling package tx_bit_iface_source_driver_pkg
recompiling package monitor_pkg
recompiling package tx_iface_monitor_pkg
recompiling package tx_bit_iface_monitor_pkg
recompiling package tx_byte_transaction_pkg
recompiling package tx_iface_sink_driver_pkg
recompiling module frame_encode_tb
recompiling module tx_interface
All of 14 modules done
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../frame_encode_tb_sim/simv ]; then chmod a-x ../frame_encode_tb_sim/simv; fi
g++  -o ../frame_encode_tb_sim/simv      -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -L/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _1562_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim -lreader_common /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/libBA.a -luclinative /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_save_restore_new.o /usr/synopsys2/verdi/R-2020.12-SP2-6/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../frame_encode_tb_sim/simv up to date
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
CPU time: .578 seconds to compile + .281 seconds to elab + .196 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[34;01mSimulating frame_encode_tb_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  Apr 27 18:14 2022
[34;01mNOTE: automatic random seed used: 1299846260[0m

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run
Testing no Tx before fdt
Testing no Tx if in_iface.data_valid not asserted on fdt_trigger
Testing sending 8 bits
Testing sending           1 bits
Testing sending           2 bits
Testing sending           3 bits
Testing sending           4 bits
Testing sending           5 bits
Testing sending           6 bits
Testing sending           7 bits
Testing sending           8 bits
Testing multi bytes
Test adding CRC
Testing dut returns to idle on reset
Stopping new assertion attempts at time 164986431723ps: level = 0 arg = in_iface.useAsserts.signalsInReset (from inst frame_encode_tb (../../verification/tb/iso14443_3a/frame_encode_tb.sv:278))
Starting assertion attempts at time 165046977189ps: level = 0 arg = in_iface.useAsserts.signalsInReset (from inst frame_encode_tb (../../verification/tb/iso14443_3a/frame_encode_tb.sv:285))
ucli% assertion report -r .
[32;01m"frame_encode_tb.validAfterTrigger", 2013 successes, 0 failures[0m
[32;01m"frame_encode_tb.idleAfterReset", 6 successes, 0 failures[0m
[32;01m"frame_encode_tb.do_test.hasError.receivedNoTransactions", 200 successes, 0 failures[0m
[32;01m"frame_encode_tb.do_test.noError.recvQueueNotEmpty.receivedExpected", 2009 successes, 0 failures[0m
[32;01m"frame_encode_tb.do_test.noError.receivedOneTransaction", 2009 successes, 0 failures[0m
[32;01m"frame_encode_tb.in_iface.useAsserts.signalsInReset", 9 successes, 0 failures[0m
[32;01m"frame_encode_tb.in_iface.useAsserts.reqOnlyOneTick", 88637 successes, 0 failures[0m
[32;01m"frame_encode_tb.in_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 57877 successes, 0 failures[0m
[32;01m"frame_encode_tb.out_iface.useAsserts.signalsInReset", 13 successes, 0 failures[0m
[32;01m"frame_encode_tb.out_iface.useAsserts.reqOnlyOneTick", 118157 successes, 0 failures[0m
[32;01m"frame_encode_tb.out_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 74548 successes, 0 failures[0m
ucli% quit

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 165047345919 ps
CPU Time:      4.270 seconds;       Data structure size:   0.1Mb
Wed Apr 27 18:14:42 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Load Failed: 
Warning-[UCAPI-SNF] Shape Not Found
  'Condition' coverage shape is not there in the vdb 
  'frame_encode_tb_sim/simv.vdb'. Coverage of this metric will not be 
  reported.
  Please check if proper -cm option was used at compile time.

Note-[URG-RDG] Report directory generated
  Report written to directory frame_encode_tb_sim/report

[34;01melaborating crc_a_tb with arguments  as crc_a_tb_sim/simv [0m

Doing common elaboration 
                         Chronologic VCS (TM)
      Version R-2020.12-SP2-6_Full64 -- Wed Apr 27 18:14:43 2022

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Top Level Modules:
       crc_a_tb
TimeScale is 1 ps / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Starting vcs inline pass...
7 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling package transaction_pkg
recompiling package ISO14443A_pkg
recompiling package queue_transaction_pkg
recompiling package rx_bit_transaction_pkg
recompiling package rx_byte_transaction_pkg
recompiling module crc_a_tb
All of 7 modules done
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../crc_a_tb_sim/simv ]; then chmod a-x ../crc_a_tb_sim/simv; fi
g++  -o ../crc_a_tb_sim/simv      -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -L/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _3300_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim -lreader_common /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/libBA.a -luclinative /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_save_restore_new.o /usr/synopsys2/verdi/R-2020.12-SP2-6/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../crc_a_tb_sim/simv up to date
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
CPU time: .468 seconds to compile + .200 seconds to elab + .241 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[34;01mSimulating crc_a_tb_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  Apr 27 18:14 2022
[34;01mNOTE: automatic random seed used: 1367567269[0m

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run
ucli% assertion report -r .
[32;01m"crc_a_tb.testStimulus.randomTests.crcIsZero", 1000 successes, 0 failures[0m
[32;01m"crc_a_tb.testStimulus.ex1234", 1 successes, 0 failures[0m
[32;01m"crc_a_tb.testStimulus.exTwoZeros", 1 successes, 0 failures[0m
[32;01m"crc_a_tb.testStimulus.emptyData", 1 successes, 0 failures[0m
[32;01m"crc_a_tb.testCRC.crcAValid", 2003 successes, 0 failures[0m
[32;01m"crc_a_tb.testCRC.fgpEqualLfsr", 2003 successes, 0 failures[0m
ucli% quit

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 15247686087 ps
CPU Time:      0.470 seconds;       Data structure size:   0.0Mb
Wed Apr 27 18:14:45 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Load Failed: 
Warning-[UCAPI-SNF] Shape Not Found
  'Fsm' coverage shape is not there in the vdb 'crc_a_tb_sim/simv.vdb'. 
  Coverage of this metric will not be reported.
  Please check if proper -cm option was used at compile time.
Load Failed: 
Warning-[UCAPI-SNF] Shape Not Found
  'Condition' coverage shape is not there in the vdb 'crc_a_tb_sim/simv.vdb'. 
  Coverage of this metric will not be reported.
  Please check if proper -cm option was used at compile time.

Note-[URG-RDG] Report directory generated
  Report written to directory crc_a_tb_sim/report

[34;01melaborating crc_control_tb with arguments  as crc_control_tb_sim/simv [0m

Doing common elaboration 
                         Chronologic VCS (TM)
      Version R-2020.12-SP2-6_Full64 -- Wed Apr 27 18:14:46 2022

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Top Level Modules:
       crc_control_tb
TimeScale is 1 ps / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
16 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling package driver_pkg
recompiling package tx_iface_source_driver_pkg
recompiling package transaction_pkg
recompiling package queue_transaction_pkg
recompiling package tx_bit_transaction_pkg
recompiling package tx_bit_iface_source_driver_pkg
recompiling package ISO14443A_pkg
recompiling package rx_bit_transaction_pkg
recompiling package rx_iface_driver_pkg
recompiling package rx_bit_iface_driver_pkg
recompiling package tx_iface_sink_driver_pkg
recompiling module crc_control_tb
recompiling module tx_interface
recompiling module rx_interface
recompiling module clock_source
All of 16 modules done
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../crc_control_tb_sim/simv ]; then chmod a-x ../crc_control_tb_sim/simv; fi
g++  -o ../crc_control_tb_sim/simv      -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -L/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _4832_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim -lreader_common /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/libBA.a -luclinative /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_save_restore_new.o /usr/synopsys2/verdi/R-2020.12-SP2-6/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../crc_control_tb_sim/simv up to date
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
CPU time: .644 seconds to compile + .272 seconds to elab + .187 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[34;01mSimulating crc_control_tb_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  Apr 27 18:14 2022
[34;01mNOTE: automatic random seed used: 2830126849[0m

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run
Testing Rx with annex B examples
Testing random Rx with valid CRC
Testing random Rx with invalid CRC
Testing Tx with annex B examples
Testing random Tx
Testing CRC remains stable during Tx if various conditions don't occur
Testing random Rx followed by Tx
ucli% assertion report -r .
[32;01m"crc_control_tb.rxCrcOkIffCrc0", 2615912 successes, 0 failures[0m
[32;01m"crc_control_tb.rxCrcOkAsExpected", 3003 successes, 0 failures[0m
[32;01m"crc_control_tb.rxCrcOkStable", 3004 successes, 0 failures[0m
[32;01m"crc_control_tb.txCrcOk", 2002 successes, 0 failures[0m
[32;01m"crc_control_tb.txCrcStable", 2004 successes, 0 failures[0m
[32;01m"crc_control_tb.txCrcStable2", 1 successes, 0 failures[0m
[32;01m"crc_control_tb.rx_iface.useAsserts.signalsInReset", 9 successes, 0 failures[0m
[32;01m"crc_control_tb.rx_iface.useAsserts.socOnlyOneTick", 3004 successes, 0 failures[0m
[32;01m"crc_control_tb.rx_iface.useAsserts.eocOnlyOneTick", 3004 successes, 0 failures[0m
[34;01m"crc_control_tb.rx_iface.useAsserts.errorOnlyOneTick", 0 successes, 0 failures[0m
[32;01m"crc_control_tb.rx_iface.useAsserts.dataValidOnlyOneTick", 168640 successes, 0 failures[0m
[32;01m"crc_control_tb.rx_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 2615912 successes, 0 failures[0m
[32;01m"crc_control_tb.tx_iface.useAsserts.signalsInReset", 9 successes, 0 failures[0m
[32;01m"crc_control_tb.tx_iface.useAsserts.reqOnlyOneTick", 87872 successes, 0 failures[0m
[32;01m"crc_control_tb.tx_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 56795 successes, 0 failures[0m
ucli% quit
"../../rtl/interfaces/rx_interface.sv", 206: crc_control_tb.rx_iface.useAsserts.errorOnlyOneTick: Antecedent of the implication never satisfied.

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 192913083225 ps
CPU Time:      6.700 seconds;       Data structure size:   0.1Mb
Wed Apr 27 18:14:54 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Load Failed: 
Warning-[UCAPI-SNF] Shape Not Found
  'Fsm' coverage shape is not there in the vdb 'crc_control_tb_sim/simv.vdb'. 
  Coverage of this metric will not be reported.
  Please check if proper -cm option was used at compile time.

Note-[URG-RDG] Report directory generated
  Report written to directory crc_control_tb_sim/report

[34;01melaborating deserialiser_tb with arguments  as deserialiser_tb_sim/simv [0m

Doing common elaboration 
                         Chronologic VCS (TM)
      Version R-2020.12-SP2-6_Full64 -- Wed Apr 27 18:14:56 2022

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Top Level Modules:
       deserialiser_tb
TimeScale is 1 ps / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
14 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling package monitor_pkg
recompiling package rx_iface_monitor_pkg
recompiling package transaction_pkg
recompiling package queue_transaction_pkg
recompiling package rx_byte_transaction_pkg
recompiling package rx_byte_iface_monitor_pkg
recompiling package ISO14443A_pkg
recompiling package rx_bit_transaction_pkg
recompiling package driver_pkg
recompiling package rx_iface_driver_pkg
recompiling package rx_bit_iface_driver_pkg
recompiling module deserialiser_tb
recompiling module rx_interface
All of 14 modules done
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../deserialiser_tb_sim/simv ]; then chmod a-x ../deserialiser_tb_sim/simv; fi
g++  -o ../deserialiser_tb_sim/simv      -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -L/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _6366_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim -lreader_common /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/libBA.a -luclinative /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_save_restore_new.o /usr/synopsys2/verdi/R-2020.12-SP2-6/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../deserialiser_tb_sim/simv up to date
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
CPU time: .577 seconds to compile + .277 seconds to elab + .207 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[34;01mSimulating deserialiser_tb_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  Apr 27 18:14 2022
[34;01mNOTE: automatic random seed used: 3617464081[0m

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run
Testing 0-16 bit frames
Testing lots of frames
Testing frames with errors
ucli% assertion report -r .
[32;01m"deserialiser_tb.send_data_verify_result.recvQueueNotEmpty.receivedExpected", 2017 successes, 0 failures[0m
[32;01m"deserialiser_tb.send_data_verify_result.receivedOneTransaction", 2017 successes, 0 failures[0m
[32;01m"deserialiser_tb.in_iface.useAsserts.signalsInReset", 9 successes, 0 failures[0m
[32;01m"deserialiser_tb.in_iface.useAsserts.socOnlyOneTick", 2017 successes, 0 failures[0m
[32;01m"deserialiser_tb.in_iface.useAsserts.eocOnlyOneTick", 2017 successes, 0 failures[0m
[32;01m"deserialiser_tb.in_iface.useAsserts.errorOnlyOneTick", 1000 successes, 0 failures[0m
[32;01m"deserialiser_tb.in_iface.useAsserts.dataValidOnlyOneTick", 79790 successes, 0 failures[0m
[32;01m"deserialiser_tb.in_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 534891 successes, 0 failures[0m
[32;01m"deserialiser_tb.out_iface.useAsserts.signalsInReset", 9 successes, 0 failures[0m
[32;01m"deserialiser_tb.out_iface.useAsserts.socOnlyOneTick", 2017 successes, 0 failures[0m
[32;01m"deserialiser_tb.out_iface.useAsserts.eocOnlyOneTick", 2017 successes, 0 failures[0m
[32;01m"deserialiser_tb.out_iface.useAsserts.errorOnlyOneTick", 1000 successes, 0 failures[0m
[32;01m"deserialiser_tb.out_iface.useAsserts.dataValidOnlyOneTick", 7518 successes, 0 failures[0m
[32;01m"deserialiser_tb.out_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 534891 successes, 0 failures[0m
ucli% quit

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 39446108559 ps
CPU Time:      1.700 seconds;       Data structure size:   0.0Mb
Wed Apr 27 18:14:59 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Load Failed: 
Warning-[UCAPI-SNF] Shape Not Found
  'Fsm' coverage shape is not there in the vdb 'deserialiser_tb_sim/simv.vdb'.
  Coverage of this metric will not be reported.
  Please check if proper -cm option was used at compile time.

Note-[URG-RDG] Report directory generated
  Report written to directory deserialiser_tb_sim/report

[34;01melaborating serialiser_tb with arguments  as serialiser_tb_sim/simv [0m

Doing common elaboration 
                         Chronologic VCS (TM)
      Version R-2020.12-SP2-6_Full64 -- Wed Apr 27 18:15:01 2022

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Top Level Modules:
       serialiser_tb
TimeScale is 1 ps / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
14 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling package driver_pkg
recompiling package tx_iface_source_driver_pkg
recompiling package tx_byte_transaction_pkg
recompiling package tx_byte_iface_source_driver_pkg
recompiling package tx_bit_transaction_pkg
recompiling package monitor_pkg
recompiling package tx_iface_monitor_pkg
recompiling package tx_bit_iface_monitor_pkg
recompiling package tx_iface_sink_driver_pkg
recompiling module serialiser_tb
recompiling module tx_interface
12 of 14 modules done
	However, due to incremental compilation, only 12 modules need to be compiled. 
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../serialiser_tb_sim/simv ]; then chmod a-x ../serialiser_tb_sim/simv; fi
g++  -o ../serialiser_tb_sim/simv      -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -L/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _7903_archive_1.so _prev_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim -lreader_common /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/libBA.a -luclinative /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_save_restore_new.o /usr/synopsys2/verdi/R-2020.12-SP2-6/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../serialiser_tb_sim/simv up to date
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
CPU time: .554 seconds to compile + .280 seconds to elab + .200 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[34;01mSimulating serialiser_tb_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  Apr 27 18:15 2022
[34;01mNOTE: automatic random seed used: 2770292371[0m

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run
Testing 1-16 bit frames
Testing lots of frames
ucli% assertion report -r .
[32;01m"serialiser_tb.send_data_verify_result.recvQueueNotEmpty.receivedExpected", 1016 successes, 0 failures[0m
[32;01m"serialiser_tb.send_data_verify_result.receivedOneTransaction", 1016 successes, 0 failures[0m
[32;01m"serialiser_tb.in_iface.useAsserts.signalsInReset", 9 successes, 0 failures[0m
[32;01m"serialiser_tb.in_iface.useAsserts.reqOnlyOneTick", 5623 successes, 0 failures[0m
[32;01m"serialiser_tb.in_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 6631 successes, 0 failures[0m
[32;01m"serialiser_tb.out_iface.useAsserts.signalsInReset", 9 successes, 0 failures[0m
[32;01m"serialiser_tb.out_iface.useAsserts.reqOnlyOneTick", 41456 successes, 0 failures[0m
[32;01m"serialiser_tb.out_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 33255 successes, 0 failures[0m
ucli% quit

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 55794933045 ps
CPU Time:      1.320 seconds;       Data structure size:   0.0Mb
Wed Apr 27 18:15:03 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Load Failed: 
Warning-[UCAPI-SNF] Shape Not Found
  'Fsm' coverage shape is not there in the vdb 'serialiser_tb_sim/simv.vdb'. 
  Coverage of this metric will not be reported.
  Please check if proper -cm option was used at compile time.
Load Failed: 
Warning-[UCAPI-SNF] Shape Not Found
  'Condition' coverage shape is not there in the vdb 
  'serialiser_tb_sim/simv.vdb'. Coverage of this metric will not be reported.
  Please check if proper -cm option was used at compile time.

Note-[URG-RDG] Report directory generated
  Report written to directory serialiser_tb_sim/report

[34;01melaborating framing_tb with arguments  as framing_tb_sim/simv [0m

Doing common elaboration 
                         Chronologic VCS (TM)
      Version R-2020.12-SP2-6_Full64 -- Wed Apr 27 18:15:05 2022

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Top Level Modules:
       framing_tb
TimeScale is 1 ps / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
24 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling package rx_iface_monitor_pkg
recompiling package rx_byte_transaction_pkg
recompiling package rx_byte_iface_monitor_pkg
recompiling package ISO14443A_pkg
recompiling package rx_bit_transaction_pkg
recompiling package rx_bit_iface_monitor_pkg
recompiling package rx_iface_driver_pkg
recompiling package rx_bit_iface_driver_pkg
recompiling package tx_iface_sink_driver_pkg
recompiling module framing_tb
recompiling module rx_interface
recompiling module tx_interface
recompiling module clock_source
14 of 24 modules done
	However, due to incremental compilation, only 14 modules need to be compiled. 
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../framing_tb_sim/simv ]; then chmod a-x ../framing_tb_sim/simv; fi
g++  -o ../framing_tb_sim/simv      -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -L/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _9437_archive_1.so _prev_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim -lreader_common /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/libBA.a -luclinative /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_save_restore_new.o /usr/synopsys2/verdi/R-2020.12-SP2-6/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../framing_tb_sim/simv up to date
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
CPU time: .853 seconds to compile + .279 seconds to elab + .212 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[34;01mSimulating framing_tb_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  Apr 27 18:15 2022
[34;01mNOTE: automatic random seed used: 2381163135[0m

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run
Testing Rx + CRC
Testing Rx ending with partial bytes
Testing Rx + CRC with corrupted data
Testing Rx with a flipped parity bit
Testing Rx with a missing last parity bit
Testing Rx with input errors
Testing Tx without CRC
Testing Tx + CRC
Testing FDT time
ucli% assertion report -r .
[32;01m"framing_tb.rxCrcOkAsExpectedBits", 2115 successes, 0 failures[0m
[32;01m"framing_tb.rxCrcOkAsExpectedBytes", 2115 successes, 0 failures[0m
[32;01m"framing_tb.triggerBlock.fdtTime", 3000 successes, 0 failures[0m
[32;01m"framing_tb.send_tx_frame.recvQueueNotEmpty.receivedExpected", 3000 successes, 0 failures[0m
[32;01m"framing_tb.send_tx_frame.receivedOneTransaction", 3000 successes, 0 failures[0m
[32;01m"framing_tb.send_rx_frame.recvBitQueueNotEmpty.receivedExpected", 7001 successes, 0 failures[0m
[32;01m"framing_tb.send_rx_frame.receivedOneBitTransaction", 7001 successes, 0 failures[0m
[32;01m"framing_tb.send_rx_frame.recvByteQueueNotEmpty.receivedExpected", 7001 successes, 0 failures[0m
[32;01m"framing_tb.send_rx_frame.receivedOneByteTransaction", 7001 successes, 0 failures[0m
[32;01m"framing_tb.send_rx_frame.missingLastParity.lastBitIsParity", 1000 successes, 0 failures[0m
[32;01m"framing_tb.in_rx_iface.useAsserts.signalsInReset", 9 successes, 0 failures[0m
[32;01m"framing_tb.in_rx_iface.useAsserts.socOnlyOneTick", 7001 successes, 0 failures[0m
[32;01m"framing_tb.in_rx_iface.useAsserts.eocOnlyOneTick", 7001 successes, 0 failures[0m
[32;01m"framing_tb.in_rx_iface.useAsserts.errorOnlyOneTick", 1000 successes, 0 failures[0m
[32;01m"framing_tb.in_rx_iface.useAsserts.dataValidOnlyOneTick", 362660 successes, 0 failures[0m
[32;01m"framing_tb.in_rx_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4954087 successes, 0 failures[0m
[32;01m"framing_tb.out_rx_iface_bits.useAsserts.signalsInReset", 9 successes, 0 failures[0m
[32;01m"framing_tb.out_rx_iface_bits.useAsserts.socOnlyOneTick", 7001 successes, 0 failures[0m
[32;01m"framing_tb.out_rx_iface_bits.useAsserts.eocOnlyOneTick", 7001 successes, 0 failures[0m
[32;01m"framing_tb.out_rx_iface_bits.useAsserts.errorOnlyOneTick", 3000 successes, 0 failures[0m
[32;01m"framing_tb.out_rx_iface_bits.useAsserts.dataValidOnlyOneTick", 284056 successes, 0 failures[0m
[32;01m"framing_tb.out_rx_iface_bits.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4954087 successes, 0 failures[0m
[32;01m"framing_tb.out_rx_iface_bytes.useAsserts.signalsInReset", 9 successes, 0 failures[0m
[32;01m"framing_tb.out_rx_iface_bytes.useAsserts.socOnlyOneTick", 7001 successes, 0 failures[0m
[32;01m"framing_tb.out_rx_iface_bytes.useAsserts.eocOnlyOneTick", 7001 successes, 0 failures[0m
[32;01m"framing_tb.out_rx_iface_bytes.useAsserts.errorOnlyOneTick", 3000 successes, 0 failures[0m
[32;01m"framing_tb.out_rx_iface_bytes.useAsserts.dataValidOnlyOneTick", 36085 successes, 0 failures[0m
[32;01m"framing_tb.out_rx_iface_bytes.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4954087 successes, 0 failures[0m
[32;01m"framing_tb.in_tx_iface.useAsserts.signalsInReset", 9 successes, 0 failures[0m
[32;01m"framing_tb.in_tx_iface.useAsserts.reqOnlyOneTick", 12640 successes, 0 failures[0m
[32;01m"framing_tb.in_tx_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 15604 successes, 0 failures[0m
[32;01m"framing_tb.out_tx_iface.useAsserts.signalsInReset", 9 successes, 0 failures[0m
[32;01m"framing_tb.out_tx_iface.useAsserts.reqOnlyOneTick", 124893 successes, 0 failures[0m
[32;01m"framing_tb.out_tx_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 80131 successes, 0 failures[0m
[32;01m"framing_tb.dut.rx_iface_bits.useAsserts.signalsInReset", 9 successes, 0 failures[0m
[32;01m"framing_tb.dut.rx_iface_bits.useAsserts.socOnlyOneTick", 7001 successes, 0 failures[0m
[32;01m"framing_tb.dut.rx_iface_bits.useAsserts.eocOnlyOneTick", 7001 successes, 0 failures[0m
[32;01m"framing_tb.dut.rx_iface_bits.useAsserts.errorOnlyOneTick", 3000 successes, 0 failures[0m
[32;01m"framing_tb.dut.rx_iface_bits.useAsserts.dataValidOnlyOneTick", 284056 successes, 0 failures[0m
[32;01m"framing_tb.dut.rx_iface_bits.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4954087 successes, 0 failures[0m
[32;01m"framing_tb.dut.tx_iface_bits.useAsserts.signalsInReset", 9 successes, 0 failures[0m
[32;01m"framing_tb.dut.tx_iface_bits.useAsserts.reqOnlyOneTick", 94253 successes, 0 failures[0m
[32;01m"framing_tb.dut.tx_iface_bits.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 76487 successes, 0 failures[0m
ucli% quit

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 495408750000 ps
CPU Time:     23.140 seconds;       Data structure size:   0.1Mb
Wed Apr 27 18:15:30 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Note-[URG-RDG] Report directory generated
  Report written to directory framing_tb_sim/report

[34;01melaborating initialisation_tb with arguments  as initialisation_tb_sim/simv [0m

Doing common elaboration 
                         Chronologic VCS (TM)
      Version R-2020.12-SP2-6_Full64 -- Wed Apr 27 18:15:31 2022

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Top Level Modules:
       initialisation_tb
TimeScale is 1 ps / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
32 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling package wrapper_pkg
recompiling package transaction_pkg
recompiling package ISO14443A_pkg
recompiling package queue_transaction_pkg
recompiling package rx_bit_transaction_pkg
recompiling package monitor_pkg
recompiling package tx_iface_monitor_pkg
recompiling package tx_byte_transaction_pkg
recompiling package tx_byte_iface_monitor_pkg
recompiling package std_block_address_pkg
recompiling package rx_byte_transaction_pkg
recompiling package transaction_generator_pkg
recompiling package uid_pkg
recompiling package target_pkg
recompiling package sequence_pkg
recompiling package specific_target_sequence_pkg
recompiling package comms_tests_sequence_pkg
recompiling package tx_iface_sink_driver_pkg
recompiling package transaction_converter_pkg
recompiling package pcd_pause_n_transaction_pkg
recompiling package rx_transaction_converter_pkg
recompiling package tx_bit_transaction_pkg
recompiling package tx_transaction_converter_pkg
recompiling package driver_pkg
recompiling package rx_iface_driver_pkg
recompiling package rx_bit_iface_driver_pkg
recompiling module initialisation_tb
recompiling module rx_interface
recompiling module tx_interface
recompiling module clock_source
recompiling module deserialiser
All of 32 modules done
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../initialisation_tb_sim/simv ]; then chmod a-x ../initialisation_tb_sim/simv; fi
g++  -o ../initialisation_tb_sim/simv      -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -L/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _10977_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim -lreader_common /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/libBA.a -luclinative /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_save_restore_new.o /usr/synopsys2/verdi/R-2020.12-SP2-6/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../initialisation_tb_sim/simv up to date
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
CPU time: 1.207 seconds to compile + .282 seconds to elab + .203 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[34;01mSimulating initialisation_tb_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  Apr 27 18:15 2022
[34;01mNOTE: automatic random seed used: 4263757711[0m

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00000000000000000000000000000000 (00000000), levels: '{'h0} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00111111111111111111111111111111 (3fffffff), levels: '{'h3fffffff} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00011001011111010000000000111111 (197d003f), levels: '{'h197d003f} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00110000110011001001001001101111 (30cc926f), levels: '{'h30cc926f} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00100001111110011001111111100000 (21f99fe0), levels: '{'h21f99fe0} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00111011010110001011100001110101 (3b58b875), levels: '{'h3b58b875} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00100100011000111111000101101011 (2463f16b), levels: '{'h2463f16b} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00100000000111101111110011100000 (201efce0), levels: '{'h201efce0} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00110000101110101000000000100101 (30ba8025), levels: '{'h30ba8025} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00000100111101000011101101001010 (04f43b4a), levels: '{'h4f43b4a} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
ucli% assertion report -r .
[32;01m"initialisation_tb.tagActive", 18806735 successes, 0 failures[0m
[32;01m"initialisation_tb.routingSignals", 18806735 successes, 0 failures[0m
[32;01m"initialisation_tb.rtsStaysLowUntilNextEOC", 32278 successes, 0 failures[0m
[32;01m"initialisation_tb.rtsStaysLowDuringRx", 66412 successes, 0 failures[0m
[32;01m"initialisation_tb.txAppendCRCOnlyOnPosedgeDataValid", 17662 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isProtocol2", 11000 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isProtocol1", 1000 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isActiveStar", 3649 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isReadyStar", 10947 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isHalt", 13836 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isActive", 5182 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isReady", 12499 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isIdle", 13335 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::sequence_callback .ecRecevied.crcAsExpecetd", 32277 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface.useAsserts.signalsInReset", 20235 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface.useAsserts.socOnlyOneTick", 66412 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface.useAsserts.eocOnlyOneTick", 66412 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface.useAsserts.errorOnlyOneTick", 1834 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface.useAsserts.dataValidOnlyOneTick", 282564 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 18806735 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface_bits.useAsserts.signalsInReset", 20235 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface_bits.useAsserts.socOnlyOneTick", 66412 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface_bits.useAsserts.eocOnlyOneTick", 66412 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface_bits.useAsserts.errorOnlyOneTick", 1834 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface_bits.useAsserts.dataValidOnlyOneTick", 2249025 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface_bits.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 18806735 successes, 0 failures[0m
[32;01m"initialisation_tb.tx_iface.useAsserts.signalsInReset", 20235 successes, 0 failures[0m
[32;01m"initialisation_tb.tx_iface.useAsserts.reqOnlyOneTick", 59700 successes, 0 failures[0m
[32;01m"initialisation_tb.tx_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 91432 successes, 0 failures[0m
[32;01m"initialisation_tb.dut.acSelSizeChecks.acSelSize", 1 successes, 0 failures[0m
[32;01m"initialisation_tb.dut.acSelSizeChecks.uidDataSize", 1 successes, 0 failures[0m
[32;01m"initialisation_tb.dut.acSelSizeChecks.nvbSize", 1 successes, 0 failures[0m
ucli% quit

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 1386921516183 ps
CPU Time:     59.540 seconds;       Data structure size:   0.1Mb
Wed Apr 27 18:16:33 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Note-[URG-RDG] Report directory generated
  Report written to directory initialisation_tb_sim/report

[34;01melaborating routing_tb with arguments  as routing_tb_sim/simv [0m

Doing common elaboration 
                         Chronologic VCS (TM)
      Version R-2020.12-SP2-6_Full64 -- Wed Apr 27 18:16:34 2022

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Top Level Modules:
       routing_tb
TimeScale is 1 ps / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
3 modules and 0 UDP read.
recompiling module routing_tb
recompiling module rx_interface
recompiling module tx_interface
All of 3 modules done
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../routing_tb_sim/simv ]; then chmod a-x ../routing_tb_sim/simv; fi
g++  -o ../routing_tb_sim/simv      -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -L/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _12546_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim -lreader_common /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/libBA.a -luclinative /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_save_restore_new.o /usr/synopsys2/verdi/R-2020.12-SP2-6/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../routing_tb_sim/simv up to date
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
CPU time: .442 seconds to compile + .279 seconds to elab + .196 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[34;01mSimulating routing_tb_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  Apr 27 18:16 2022
[34;01mNOTE: automatic random seed used: 2828350801[0m

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run
ucli% assertion report -r .
[32;01m"routing_tb.testStimulus.routingLoop.repeatLoop.txAppendCRC", 40000 successes, 0 failures[0m
[32;01m"routing_tb.testStimulus.routingLoop.repeatLoop.txReq4", 40000 successes, 0 failures[0m
[32;01m"routing_tb.testStimulus.routingLoop.repeatLoop.txReqInit", 40000 successes, 0 failures[0m
[32;01m"routing_tb.testStimulus.routingLoop.repeatLoop.txDataBits", 40000 successes, 0 failures[0m
[32;01m"routing_tb.testStimulus.routingLoop.repeatLoop.txDataValid", 40000 successes, 0 failures[0m
[32;01m"routing_tb.testStimulus.routingLoop.repeatLoop.txData", 40000 successes, 0 failures[0m
[32;01m"routing_tb.testStimulus.routingLoop.repeatLoop.rxData4", 40000 successes, 0 failures[0m
[32;01m"routing_tb.testStimulus.routingLoop.repeatLoop.rxDataInit", 40000 successes, 0 failures[0m
[32;01m"routing_tb.testStimulus.routingLoop.repeatLoop.rxDataBits4", 40000 successes, 0 failures[0m
[32;01m"routing_tb.testStimulus.routingLoop.repeatLoop.rxDataBitsInit", 40000 successes, 0 failures[0m
[32;01m"routing_tb.testStimulus.routingLoop.repeatLoop.rxDataValid4", 40000 successes, 0 failures[0m
[32;01m"routing_tb.testStimulus.routingLoop.repeatLoop.rxDataValidInit", 40000 successes, 0 failures[0m
[32;01m"routing_tb.testStimulus.routingLoop.repeatLoop.rxError4", 40000 successes, 0 failures[0m
[32;01m"routing_tb.testStimulus.routingLoop.repeatLoop.rxErrorInit", 40000 successes, 0 failures[0m
[32;01m"routing_tb.testStimulus.routingLoop.repeatLoop.rxEoc4", 40000 successes, 0 failures[0m
[32;01m"routing_tb.testStimulus.routingLoop.repeatLoop.rxEocInit", 40000 successes, 0 failures[0m
[32;01m"routing_tb.testStimulus.routingLoop.repeatLoop.rxSoc4", 40000 successes, 0 failures[0m
[32;01m"routing_tb.testStimulus.routingLoop.repeatLoop.rxSocInit", 40000 successes, 0 failures[0m
ucli% quit

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 800010 ps
CPU Time:      0.450 seconds;       Data structure size:   0.0Mb
Wed Apr 27 18:16:36 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Load Failed: 
Warning-[UCAPI-SNF] Shape Not Found
  'Fsm' coverage shape is not there in the vdb 'routing_tb_sim/simv.vdb'. 
  Coverage of this metric will not be reported.
  Please check if proper -cm option was used at compile time.

Note-[URG-RDG] Report directory generated
  Report written to directory routing_tb_sim/report

[34;01melaborating iso14443_3a_tb with arguments  as iso14443_3a_tb_sim/simv [0m

Doing common elaboration 
                         Chronologic VCS (TM)
      Version R-2020.12-SP2-6_Full64 -- Wed Apr 27 18:16:38 2022

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Top Level Modules:
       iso14443_3a_tb
TimeScale is 1 ps / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
37 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling package wrapper_pkg
recompiling package transaction_pkg
recompiling package ISO14443A_pkg
recompiling package queue_transaction_pkg
recompiling package rx_bit_transaction_pkg
recompiling package tx_byte_transaction_pkg
recompiling package std_block_address_pkg
recompiling package rx_byte_transaction_pkg
recompiling package transaction_generator_pkg
recompiling package uid_pkg
recompiling package target_pkg
recompiling package sequence_pkg
recompiling package specific_target_sequence_pkg
recompiling package comms_tests_sequence_pkg
recompiling package tx_bit_transaction_pkg
recompiling package monitor_pkg
recompiling package tx_iface_monitor_pkg
recompiling package tx_bit_iface_monitor_pkg
recompiling package tx_iface_sink_driver_pkg
recompiling package transaction_converter_pkg
recompiling package pcd_pause_n_transaction_pkg
recompiling package rx_transaction_converter_pkg
recompiling package driver_pkg
recompiling package tx_iface_source_driver_pkg
recompiling package tx_byte_iface_source_driver_pkg
recompiling package rx_iface_monitor_pkg
recompiling package rx_byte_iface_monitor_pkg
recompiling package tx_transaction_converter_pkg
recompiling package rx_iface_driver_pkg
recompiling package rx_bit_iface_driver_pkg
recompiling module iso14443_3a_tb
recompiling module rx_interface
recompiling module tx_interface
recompiling module iso14443_3a
recompiling module initialisation
recompiling module clock_source
All of 37 modules done
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../iso14443_3a_tb_sim/simv ]; then chmod a-x ../iso14443_3a_tb_sim/simv; fi
g++  -o ../iso14443_3a_tb_sim/simv      -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -L/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _14075_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim -lreader_common /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/libBA.a -luclinative /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_save_restore_new.o /usr/synopsys2/verdi/R-2020.12-SP2-6/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../iso14443_3a_tb_sim/simv up to date
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
CPU time: 1.385 seconds to compile + .282 seconds to elab + .214 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[34;01mSimulating iso14443_3a_tb_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  Apr 27 18:16 2022
[34;01mNOTE: automatic random seed used: 4149599657[0m

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00000000000000000000000000000000 (00000000), levels: '{'h0} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00111111111111111111111111111111 (3fffffff), levels: '{'h3fffffff} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00111101100011101100111100100000 (3d8ecf20), levels: '{'h3d8ecf20} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00110010011000110101101110111000 (32635bb8), levels: '{'h32635bb8} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00011110011010001101100100101100 (1e68d92c), levels: '{'h1e68d92c} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00000111001101000100101000100101 (07344a25), levels: '{'h7344a25} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00111100001101011100011010110010 (3c35c6b2), levels: '{'h3c35c6b2} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00100100111100000001101011010111 (24f01ad7), levels: '{'h24f01ad7} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00100001100101001100001000000010 (2194c202), levels: '{'h2194c202} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00001010000100010100000010011101 (0a11409d), levels: '{'ha11409d} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
ucli% assertion report -r .
[32;01m"iso14443_3a_tb.tagActive", 68614241 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rtsStaysLowUntilNextEOC", 34398 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rtsStaysLowDuringRx", 69093 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.part4Req", 2004 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isProtocol2", 13006 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isProtocol1", 1532 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isActiveStar", 3677 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isReadyStar", 11019 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isHalt", 13887 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isActive", 5713 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isReady", 12989 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isIdle", 13815 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::sequence_callback .ecSent.forwadedTo14443_4a.checkForwardedPkt.iso144434aAsExpected", 2538 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::sequence_callback .ecSent.forwardedAsExpected", 69093 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::sequence_callback .ecSent.checkCRC.crcOK", 30680 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.triggerBlock.fdtTime", 34398 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.signalsInReset", 22780 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.socOnlyOneTick", 69093 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.eocOnlyOneTick", 69093 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.errorOnlyOneTick", 1933 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.dataValidOnlyOneTick", 2636961 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 68614241 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.tx_iface_to_14443_2a.useAsserts.signalsInReset", 22780 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.tx_iface_to_14443_2a.useAsserts.reqOnlyOneTick", 739000 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.tx_iface_to_14443_2a.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 322582 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.signalsInReset", 22780 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.socOnlyOneTick", 20396 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.eocOnlyOneTick", 20396 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.errorOnlyOneTick", 1383 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.dataValidOnlyOneTick", 96842 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 68614241 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.tx_iface_from_14443_4a.useAsserts.signalsInReset", 22780 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.tx_iface_from_14443_4a.useAsserts.reqOnlyOneTick", 2004 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.tx_iface_from_14443_4a.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 2997 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.signalsInReset", 22780 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.socOnlyOneTick", 69093 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.eocOnlyOneTick", 69093 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.errorOnlyOneTick", 1933 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.dataValidOnlyOneTick", 297323 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 68614241 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.signalsInReset", 22780 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.socOnlyOneTick", 57087 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.eocOnlyOneTick", 57087 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.errorOnlyOneTick", 797 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.dataValidOnlyOneTick", 239490 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 68614241 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.signalsInReset", 22780 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.socOnlyOneTick", 69093 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.eocOnlyOneTick", 69093 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.errorOnlyOneTick", 1933 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.dataValidOnlyOneTick", 2325912 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 68614241 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.tx_iface_from_routing.useAsserts.signalsInReset", 22780 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.tx_iface_from_routing.useAsserts.reqOnlyOneTick", 63365 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.tx_iface_from_routing.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 100302 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.tx_iface_from_init.useAsserts.signalsInReset", 22780 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.tx_iface_from_init.useAsserts.reqOnlyOneTick", 61361 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.tx_iface_from_init.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 94245 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.signalsInReset", 22780 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.socOnlyOneTick", 69093 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.eocOnlyOneTick", 69093 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.errorOnlyOneTick", 1933 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.dataValidOnlyOneTick", 2325912 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 68614241 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.tx_iface_bits.useAsserts.signalsInReset", 22780 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.tx_iface_bits.useAsserts.reqOnlyOneTick", 497759 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.tx_iface_bits.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 290840 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.initialisation_inst.acSelSizeChecks.acSelSize", 1 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.initialisation_inst.acSelSizeChecks.uidDataSize", 1 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.initialisation_inst.acSelSizeChecks.nvbSize", 1 successes, 0 failures[0m
ucli% quit
"../../verification/tb/iso14443_3a/iso14443_3a_tb.sv", 673: iso14443_3a_tb.rtsStaysLowUntilNextEOC: started at 6861423550000ps not finished

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 6861424150000 ps
CPU Time:    375.180 seconds;       Data structure size:   0.2Mb
Wed Apr 27 18:22:55 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Note-[URG-RDG] Report directory generated
  Report written to directory iso14443_3a_tb_sim/report

[34;01melaborating iso14443_4a_tb with arguments  as iso14443_4a_tb_sim/simv [0m

Doing common elaboration 
                         Chronologic VCS (TM)
      Version R-2020.12-SP2-6_Full64 -- Wed Apr 27 18:22:57 2022

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Top Level Modules:
       iso14443_4a_tb
TimeScale is 1 ps / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
36 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling package wrapper_pkg
recompiling package monitor_pkg
recompiling package tx_iface_monitor_pkg
recompiling package transaction_pkg
recompiling package queue_transaction_pkg
recompiling package tx_byte_transaction_pkg
recompiling package tx_byte_iface_monitor_pkg
recompiling package std_block_address_pkg
recompiling package rx_byte_transaction_pkg
recompiling package ISO14443A_pkg
recompiling package transaction_generator_pkg
recompiling package uid_pkg
recompiling package target_pkg
recompiling package sequence_pkg
recompiling package specific_target_sequence_pkg
recompiling package comms_tests_sequence_pkg
recompiling package tx_iface_sink_driver_pkg
recompiling package driver_pkg
recompiling package rx_iface_driver_pkg
recompiling package rx_byte_iface_driver_pkg
recompiling package rx_bit_transaction_pkg
recompiling package transaction_converter_pkg
recompiling package pcd_pause_n_transaction_pkg
recompiling package rx_transaction_converter_pkg
recompiling package tx_iface_source_driver_pkg
recompiling package tx_byte_iface_source_driver_pkg
recompiling package rx_iface_monitor_pkg
recompiling package rx_byte_iface_monitor_pkg
recompiling package tx_bit_transaction_pkg
recompiling package tx_transaction_converter_pkg
recompiling module iso14443_4a_tb
recompiling module rx_interface
recompiling module tx_interface
recompiling module iso14443_4a
recompiling module clock_source
All of 36 modules done
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../iso14443_4a_tb_sim/simv ]; then chmod a-x ../iso14443_4a_tb_sim/simv; fi
g++  -o ../iso14443_4a_tb_sim/simv      -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -L/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _15825_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim -lreader_common /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/libBA.a -luclinative /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_save_restore_new.o /usr/synopsys2/verdi/R-2020.12-SP2-6/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../iso14443_4a_tb_sim/simv up to date
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
CPU time: 1.237 seconds to compile + .278 seconds to elab + .201 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[34;01mSimulating iso14443_4a_tb_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  Apr 27 18:22 2022
[34;01mNOTE: automatic random seed used: 1945698783[0m

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
ucli% assertion report -r .
[32;01m"iso14443_4a_tb.txAppendCRC", 36034677 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.dataBitsAlways0", 36034677 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.inReset", 385020 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.rxRatsWhenExpected", 228004 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.appResendLastOnlyWhenExpected", 2990 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.appResendLastWhenExpected", 2990 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.rxDeselectOnlyWhenExpected", 4000 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.rxDeselectWhenExpected", 4000 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.rxDeselectOneTick", 4000 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.rxDeselectDuringTx", 4000 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.appResendLastOneTick", 2990 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.\ISO14443_4aTbSequence::check_forwarded_to_app .forwardedToApp", 15563 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.\ISO14443_4aTbSequence::verify_forwarded_to_app .appMsgAsExpected", 20877 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.\ISO14443_4aTbSequence::check_not_forwarded_to_app .notForwarded", 206240 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.\ISO14443_4aTbSequence::verify_dut_cid .cidAsExpected", 83806 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.rx_iface.useAsserts.signalsInReset", 385020 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.rx_iface.useAsserts.socOnlyOneTick", 228004 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.rx_iface.useAsserts.eocOnlyOneTick", 228004 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.rx_iface.useAsserts.errorOnlyOneTick", 10704 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.rx_iface.useAsserts.dataValidOnlyOneTick", 1155747 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.rx_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 36034677 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.tx_iface.useAsserts.signalsInReset", 385020 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.tx_iface.useAsserts.reqOnlyOneTick", 218497 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.tx_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 361155 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.app_rx_iface.useAsserts.signalsInReset", 385020 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.app_rx_iface.useAsserts.socOnlyOneTick", 20877 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.app_rx_iface.useAsserts.eocOnlyOneTick", 20877 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.app_rx_iface.useAsserts.errorOnlyOneTick", 11912 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.app_rx_iface.useAsserts.dataValidOnlyOneTick", 129577 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.app_rx_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 36034677 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.app_tx_iface.useAsserts.signalsInReset", 385020 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.app_tx_iface.useAsserts.reqOnlyOneTick", 59493 successes, 0 failures[0m
[32;01m"iso14443_4a_tb.app_tx_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 70158 successes, 0 failures[0m
ucli% quit

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 2657413326915 ps
CPU Time:    118.460 seconds;       Data structure size:   0.1Mb
Wed Apr 27 18:24:57 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Load Failed: 
Warning-[UCAPI-SNF] Shape Not Found
  'Fsm' coverage shape is not there in the vdb 'iso14443_4a_tb_sim/simv.vdb'. 
  Coverage of this metric will not be reported.
  Please check if proper -cm option was used at compile time.

Note-[URG-RDG] Report directory generated
  Report written to directory iso14443_4a_tb_sim/report

[34;01melaborating iso14443a_tb with arguments  as iso14443a_tb_sim/simv [0m

Doing common elaboration 
                         Chronologic VCS (TM)
      Version R-2020.12-SP2-6_Full64 -- Wed Apr 27 18:24:59 2022

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Top Level Modules:
       iso14443a_tb
TimeScale is 1 ps / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
39 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling package wrapper_pkg
recompiling package ISO14443A_pkg
recompiling package std_block_address_pkg
recompiling package transaction_pkg
recompiling package queue_transaction_pkg
recompiling package tx_byte_transaction_pkg
recompiling package rx_byte_transaction_pkg
recompiling package transaction_generator_pkg
recompiling package uid_pkg
recompiling package target_pkg
recompiling package sequence_pkg
recompiling package specific_target_sequence_pkg
recompiling package comms_tests_sequence_pkg
recompiling package driver_pkg
recompiling package pcd_pause_n_transaction_pkg
recompiling package pcd_pause_n_driver_pkg
recompiling package tx_bit_transaction_pkg
recompiling package monitor_pkg
recompiling package load_modulator_monitor_pkg
recompiling package rx_bit_transaction_pkg
recompiling package transaction_converter_pkg
recompiling package rx_transaction_converter_pkg
recompiling package tx_iface_source_driver_pkg
recompiling package tx_byte_iface_source_driver_pkg
recompiling package rx_iface_monitor_pkg
recompiling package rx_byte_iface_monitor_pkg
recompiling package tx_transaction_converter_pkg
recompiling module iso14443a_tb
recompiling module rx_interface
recompiling module tx_interface
recompiling module iso14443a
recompiling module initialisation
recompiling module iso14443_4a
recompiling module analogue_sim
recompiling module pcd_pause_n_iface
recompiling module clk_recovery
recompiling module pause_detect
recompiling module load_modulator_iface
All of 39 modules done
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../iso14443a_tb_sim/simv ]; then chmod a-x ../iso14443a_tb_sim/simv; fi
g++  -o ../iso14443a_tb_sim/simv      -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -L/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _17440_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim -lreader_common /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/libBA.a -luclinative /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_save_restore_new.o /usr/synopsys2/verdi/R-2020.12-SP2-6/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../iso14443a_tb_sim/simv up to date
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
CPU time: 1.543 seconds to compile + .282 seconds to elab + .220 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[34;01mSimulating iso14443a_tb_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  Apr 27 18:25 2022
[34;01mNOTE: automatic random seed used: 2393451222[0m

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00000000000000000000000000000000 (00000000), levels: '{'h0} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00111111111111111111111111111111 (3fffffff), levels: '{'h3fffffff} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00111110010110111000111110001011 (3e5b8f8b), levels: '{'h3e5b8f8b} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00011011111101000000011010100000 (1bf406a0), levels: '{'h1bf406a0} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00010011010011110111111011000011 (134f7ec3), levels: '{'h134f7ec3} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00101100001110100110001000110111 (2c3a6237), levels: '{'h2c3a6237} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00000011101100100001111011000000 (03b21ec0), levels: '{'h3b21ec0} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00000110110100101111100011100001 (06d2f8e1), levels: '{'h6d2f8e1} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)

[33;01mWarning-[SVART-AMAXINT] Exceeding INT_MAX assertion attempts[0m
  The number of attempts for an assertion has exceeded INT_MAX(-1). The number
  of attempts will continue to be maintained as INT_MAX.
  Please note that this warning will not be repeated for any assertion.


[33;01mWarning-[SVART-SMAXINT] Exceeding INT_MAX assertion successes[0m
  The number of successes for an assertion has exceeded INT_MAX(-1). The 
  number of failures will continue to be maintained as INT_MAX.
  Please note that this warning will not be repeated for any assertion.


[33;01mWarning-[SVART-SMAXINT] Exceeding INT_MAX assertion successes[0m
  The number of successes for an assertion has exceeded INT_MAX(-1). The 
  number of failures will continue to be maintained as INT_MAX.
  Please note that this warning will not be repeated for any assertion.

  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00001110000100110110011000111101 (0e13663d), levels: '{'he13663d} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00110101111100001110011111110100 (35f0e7f4), levels: '{'h35f0e7f4} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
ucli% assertion report -r .
[32;01m"iso14443a_tb.appResendLastOnlyWhenExpected", 3032 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_forwarded_to_app .forwardedToApp", 15635 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::verify_forwarded_to_app .appMsgAsExpected", 20731 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_not_forwarded_to_app .notForwarded", 426605 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::verify_dut_cid .cidAsExpected", 84916 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isProtocol2", 142586 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isProtocol1", 76020 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isActiveStar", 7671 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isReadyStar", 14987 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isHalt", 17851 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isActive", 78182 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isReady", 85461 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isIdle", 86306 successes, 0 failures[0m
[32;01m"iso14443a_tb.fdtVerificationBlock.foreverLoop.fdtTime", 331341 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_rx_iface.useAsserts.signalsInReset", 375175 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_rx_iface.useAsserts.socOnlyOneTick", 20731 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_rx_iface.useAsserts.eocOnlyOneTick", 20731 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_rx_iface.useAsserts.errorOnlyOneTick", 16424 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_rx_iface.useAsserts.dataValidOnlyOneTick", 126093 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_rx_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_tx_iface.useAsserts.signalsInReset", 375175 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_tx_iface.useAsserts.reqOnlyOneTick", 60533 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_tx_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 71356 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2_to_part3_rx_iface.useAsserts.signalsInReset", 375175 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2_to_part3_rx_iface.useAsserts.socOnlyOneTick", 448474 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2_to_part3_rx_iface.useAsserts.eocOnlyOneTick", 448474 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2_to_part3_rx_iface.useAsserts.errorOnlyOneTick", 12710 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2_to_part3_rx_iface.useAsserts.dataValidOnlyOneTick", 19314617 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2_to_part3_rx_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part2_tx_iface.useAsserts.signalsInReset", 375175 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part2_tx_iface.useAsserts.reqOnlyOneTick", 8757380 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part2_tx_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 4354654 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2.tx_inst.be_iface.useAsserts.signalsInReset", 375175 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2.tx_inst.be_iface.useAsserts.reqOnlyOneTick", 9088721 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2.tx_inst.be_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 4913844 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part4_rx_iface.useAsserts.signalsInReset", 375175 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part4_rx_iface.useAsserts.socOnlyOneTick", 246873 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part4_rx_iface.useAsserts.eocOnlyOneTick", 246873 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part4_rx_iface.useAsserts.errorOnlyOneTick", 12137 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part4_rx_iface.useAsserts.dataValidOnlyOneTick", 1205267 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part4_rx_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part4_to_part3_tx_iface.useAsserts.signalsInReset", 375175 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part4_to_part3_tx_iface.useAsserts.reqOnlyOneTick", 221573 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part4_to_part3_tx_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 366197 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_routing.useAsserts.signalsInReset", 375175 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_routing.useAsserts.socOnlyOneTick", 448474 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_routing.useAsserts.eocOnlyOneTick", 448474 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_routing.useAsserts.errorOnlyOneTick", 12710 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_routing.useAsserts.dataValidOnlyOneTick", 2170273 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_routing.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_init.useAsserts.signalsInReset", 375175 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_init.useAsserts.socOnlyOneTick", 286454 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_init.useAsserts.eocOnlyOneTick", 286454 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_init.useAsserts.errorOnlyOneTick", 917 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_init.useAsserts.dataValidOnlyOneTick", 1311962 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_init.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bits_to_init.useAsserts.signalsInReset", 375175 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bits_to_init.useAsserts.socOnlyOneTick", 448474 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bits_to_init.useAsserts.eocOnlyOneTick", 448474 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bits_to_init.useAsserts.errorOnlyOneTick", 12710 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bits_to_init.useAsserts.dataValidOnlyOneTick", 17258562 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bits_to_init.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.tx_iface_from_routing.useAsserts.signalsInReset", 375175 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.tx_iface_from_routing.useAsserts.reqOnlyOneTick", 512288 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.tx_iface_from_routing.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 994694 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.tx_iface_from_init.useAsserts.signalsInReset", 375175 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.tx_iface_from_init.useAsserts.reqOnlyOneTick", 290715 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.tx_iface_from_init.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 476509 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.rx_iface_bits.useAsserts.signalsInReset", 375175 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.rx_iface_bits.useAsserts.socOnlyOneTick", 448474 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.rx_iface_bits.useAsserts.eocOnlyOneTick", 448474 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.rx_iface_bits.useAsserts.errorOnlyOneTick", 12710 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.rx_iface_bits.useAsserts.dataValidOnlyOneTick", 17258562 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.rx_iface_bits.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.tx_iface_bits.useAsserts.signalsInReset", 375175 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.tx_iface_bits.useAsserts.reqOnlyOneTick", 4089018 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.tx_iface_bits.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 2816039 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.initialisation_inst.acSelSizeChecks.acSelSize", 1 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.initialisation_inst.acSelSizeChecks.uidDataSize", 1 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.initialisation_inst.acSelSizeChecks.nvbSize", 1 successes, 0 failures[0m
ucli% quit

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 470743436635236 ps
CPU Time:  36568.170 seconds;       Data structure size:   0.2Mb
Thu Apr 28 04:35:13 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Note-[URG-RDG] Report directory generated
  Report written to directory iso14443a_tb_sim/report

[34;01melaborating initialisation_tb with arguments  -pvalue+initialisation_tb.UID_SIZE_CODE=0 -pvalue+initialisation_tb.UID_INPUT_BITS=30 -pvalue+initialisation_tb.UID_FIXED=12 as initialisation_tb_uid_single_sim/simv [0m

Doing common elaboration 
                         Chronologic VCS (TM)
      Version R-2020.12-SP2-6_Full64 -- Thu Apr 28 04:35:15 2022

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Top Level Modules:
       initialisation_tb
assign 30 initialisation_tb.UID_INPUT_BITS (Command line)
assign 0 initialisation_tb.UID_SIZE_CODE (Command line)
assign 12 initialisation_tb.UID_FIXED (Command line)
TimeScale is 1 ps / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
32 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling package wrapper_pkg
recompiling package transaction_pkg
recompiling package ISO14443A_pkg
recompiling package queue_transaction_pkg
recompiling package rx_bit_transaction_pkg
recompiling package monitor_pkg
recompiling package tx_iface_monitor_pkg
recompiling package tx_byte_transaction_pkg
recompiling package tx_byte_iface_monitor_pkg
recompiling package std_block_address_pkg
recompiling package rx_byte_transaction_pkg
recompiling package transaction_generator_pkg
recompiling package uid_pkg
recompiling package target_pkg
recompiling package sequence_pkg
recompiling package specific_target_sequence_pkg
recompiling package comms_tests_sequence_pkg
recompiling package tx_iface_sink_driver_pkg
recompiling package transaction_converter_pkg
recompiling package pcd_pause_n_transaction_pkg
recompiling package rx_transaction_converter_pkg
recompiling package tx_bit_transaction_pkg
recompiling package tx_transaction_converter_pkg
recompiling package driver_pkg
recompiling package rx_iface_driver_pkg
recompiling package rx_bit_iface_driver_pkg
recompiling module initialisation_tb
recompiling module rx_interface
recompiling module tx_interface
recompiling module clock_source
recompiling module deserialiser
All of 32 modules done
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../initialisation_tb_uid_single_sim/simv ]; then chmod a-x ../initialisation_tb_uid_single_sim/simv; fi
g++  -o ../initialisation_tb_uid_single_sim/simv      -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -L/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _11126_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim -lreader_common /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/libBA.a -luclinative /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_save_restore_new.o /usr/synopsys2/verdi/R-2020.12-SP2-6/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../initialisation_tb_uid_single_sim/simv up to date
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
CPU time: 1.221 seconds to compile + .279 seconds to elab + .213 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[34;01mSimulating initialisation_tb_uid_single_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  Apr 28 04:35 2022
[34;01mNOTE: automatic random seed used: 856179157[0m

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00000000000000000000000000000000 (00000000), levels: '{'h0} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00111111111111111111111111111111 (3fffffff), levels: '{'h3fffffff} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00111010011011010111101001101101 (3a6d7a6d), levels: '{'h3a6d7a6d} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00011001100110010101000100000100 (19995104), levels: '{'h19995104} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00100010110100101101111110010011 (22d2df93), levels: '{'h22d2df93} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00100001001101110000110100100100 (21370d24), levels: '{'h21370d24} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00011011010010011111011101000101 (1b49f745), levels: '{'h1b49f745} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00100001001011010110111011100110 (212d6ee6), levels: '{'h212d6ee6} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00100111111110110101101101111110 (27fb5b7e), levels: '{'h27fb5b7e} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 00 (0), uid: 00001011010011101011111010101111 (0b4ebeaf), levels: '{'hb4ebeaf} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
ucli% assertion report -r .
[32;01m"initialisation_tb.tagActive", 18862417 successes, 0 failures[0m
[32;01m"initialisation_tb.routingSignals", 18862417 successes, 0 failures[0m
[32;01m"initialisation_tb.rtsStaysLowUntilNextEOC", 32320 successes, 0 failures[0m
[32;01m"initialisation_tb.rtsStaysLowDuringRx", 66458 successes, 0 failures[0m
[32;01m"initialisation_tb.txAppendCRCOnlyOnPosedgeDataValid", 17734 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isProtocol2", 11000 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isProtocol1", 1000 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isActiveStar", 3710 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isReadyStar", 11013 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isHalt", 13853 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isActive", 5157 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isReady", 12439 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isIdle", 13269 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::sequence_callback .ecRecevied.crcAsExpecetd", 32319 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface.useAsserts.signalsInReset", 19970 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface.useAsserts.socOnlyOneTick", 66458 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface.useAsserts.eocOnlyOneTick", 66458 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface.useAsserts.errorOnlyOneTick", 1962 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface.useAsserts.dataValidOnlyOneTick", 283359 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 18862417 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface_bits.useAsserts.signalsInReset", 19970 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface_bits.useAsserts.socOnlyOneTick", 66458 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface_bits.useAsserts.eocOnlyOneTick", 66458 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface_bits.useAsserts.errorOnlyOneTick", 1962 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface_bits.useAsserts.dataValidOnlyOneTick", 2257850 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface_bits.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 18862417 successes, 0 failures[0m
[32;01m"initialisation_tb.tx_iface.useAsserts.signalsInReset", 19970 successes, 0 failures[0m
[32;01m"initialisation_tb.tx_iface.useAsserts.reqOnlyOneTick", 59788 successes, 0 failures[0m
[32;01m"initialisation_tb.tx_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 91606 successes, 0 failures[0m
[32;01m"initialisation_tb.dut.acSelSizeChecks.acSelSize", 1 successes, 0 failures[0m
[32;01m"initialisation_tb.dut.acSelSizeChecks.uidDataSize", 1 successes, 0 failures[0m
[32;01m"initialisation_tb.dut.acSelSizeChecks.nvbSize", 1 successes, 0 failures[0m
ucli% quit

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 1391027840955 ps
CPU Time:     59.260 seconds;       Data structure size:   0.1Mb
Thu Apr 28 04:36:16 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Note-[URG-RDG] Report directory generated
  Report written to directory initialisation_tb_uid_single_sim/report

[34;01melaborating initialisation_tb with arguments  -pvalue+initialisation_tb.UID_SIZE_CODE=1 -pvalue+initialisation_tb.UID_INPUT_BITS=55 -pvalue+initialisation_tb.UID_FIXED=6 as initialisation_tb_uid_double_sim/simv [0m

Doing common elaboration 
                         Chronologic VCS (TM)
      Version R-2020.12-SP2-6_Full64 -- Thu Apr 28 04:36:18 2022

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Top Level Modules:
       initialisation_tb
assign 55 initialisation_tb.UID_INPUT_BITS (Command line)
assign 1 initialisation_tb.UID_SIZE_CODE (Command line)
assign 6 initialisation_tb.UID_FIXED (Command line)
TimeScale is 1 ps / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
32 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling module initialisation_tb
recompiling module rx_interface
3 of 32 modules done
	However, due to incremental compilation, only 3 modules need to be compiled. 
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../initialisation_tb_uid_double_sim/simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../initialisation_tb_uid_double_sim/simv ]; then chmod a-x ../initialisation_tb_uid_double_sim/simv; fi
g++  -o ../initialisation_tb_uid_double_sim/simv      -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -L/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _12763_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim -lreader_common /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/libBA.a -luclinative /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_save_restore_new.o /usr/synopsys2/verdi/R-2020.12-SP2-6/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../initialisation_tb_uid_double_sim/simv up to date
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
CPU time: 1.144 seconds to compile + .281 seconds to elab + .218 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[34;01mSimulating initialisation_tb_uid_double_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  Apr 28 04:36 2022
[34;01mNOTE: automatic random seed used: 1904300648[0m

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run
[34;01mNOTE: New UID: Fixed: 0 (0), uid: 00000000000000000000000000000000000000000000000000000000 (00000000000000), levels: '{'h88, 'h0} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 0 (0), uid: 01111111111111111111111111111111111111111111111111111111 (7fffffffffffff), levels: '{'hffffff88, 'h7fffffff} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 0 (0), uid: 01011001111011001111100111110100001101101000100100111001 (59ecf9f4368939), levels: '{'h36893988, 'h59ecf9f4} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 0 (0), uid: 01111101111100110011110011110010100000110100001100100001 (7df33cf2834321), levels: '{'h83432188, 'h7df33cf2} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 0 (0), uid: 00011011100011100101100110011110111111001101100011010111 (1b8e599efcd8d7), levels: '{'hfcd8d788, 'h1b8e599e} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 0 (0), uid: 01001010011111010000010001011101000100100000000000101001 (4a7d045d120029), levels: '{'h12002988, 'h4a7d045d} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 0 (0), uid: 01100001010011001000111110111000101111010011101111001100 (614c8fb8bd3bcc), levels: '{'hbd3bcc88, 'h614c8fb8} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 0 (0), uid: 01110001101110100010111100111111001001000111011000010110 (71ba2f3f247616), levels: '{'h24761688, 'h71ba2f3f} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 0 (0), uid: 01000000011010010011111101100011010111100101010001000010 (40693f635e5442), levels: '{'h5e544288, 'h40693f63} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 0 (0), uid: 01110100111110001010110111010111101000100100001001001100 (74f8add7a2424c), levels: '{'ha2424c88, 'h74f8add7} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
ucli% assertion report -r .
[32;01m"initialisation_tb.tagActive", 27709842 successes, 0 failures[0m
[32;01m"initialisation_tb.routingSignals", 27709842 successes, 0 failures[0m
[32;01m"initialisation_tb.rtsStaysLowUntilNextEOC", 52322 successes, 0 failures[0m
[32;01m"initialisation_tb.rtsStaysLowDuringRx", 91402 successes, 0 failures[0m
[32;01m"initialisation_tb.txAppendCRCOnlyOnPosedgeDataValid", 28236 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isProtocol2", 11000 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isProtocol1", 1000 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isActiveStar", 3673 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isReadyStar", 20233 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isHalt", 16497 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isActive", 5185 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isReady", 23230 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isIdle", 15933 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::sequence_callback .ecRecevied.crcAsExpecetd", 52321 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface.useAsserts.signalsInReset", 21800 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface.useAsserts.socOnlyOneTick", 91402 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface.useAsserts.eocOnlyOneTick", 91402 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface.useAsserts.errorOnlyOneTick", 1921 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface.useAsserts.dataValidOnlyOneTick", 444311 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 27709842 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface_bits.useAsserts.signalsInReset", 21800 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface_bits.useAsserts.socOnlyOneTick", 91402 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface_bits.useAsserts.eocOnlyOneTick", 91402 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface_bits.useAsserts.errorOnlyOneTick", 1921 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface_bits.useAsserts.dataValidOnlyOneTick", 3522778 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface_bits.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 27709842 successes, 0 failures[0m
[32;01m"initialisation_tb.tx_iface.useAsserts.signalsInReset", 21800 successes, 0 failures[0m
[32;01m"initialisation_tb.tx_iface.useAsserts.reqOnlyOneTick", 86611 successes, 0 failures[0m
[32;01m"initialisation_tb.tx_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 138352 successes, 0 failures[0m
[32;01m"initialisation_tb.dut.acSelSizeChecks.acSelSize", 1 successes, 0 failures[0m
[32;01m"initialisation_tb.dut.acSelSizeChecks.uidDataSize", 1 successes, 0 failures[0m
[32;01m"initialisation_tb.dut.acSelSizeChecks.nvbSize", 1 successes, 0 failures[0m
ucli% quit

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 2043490045005 ps
CPU Time:     90.860 seconds;       Data structure size:   0.1Mb
Thu Apr 28 04:37:50 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Note-[URG-RDG] Report directory generated
  Report written to directory initialisation_tb_uid_double_sim/report

[34;01melaborating initialisation_tb with arguments  -pvalue+initialisation_tb.UID_SIZE_CODE=2 -pvalue+initialisation_tb.UID_INPUT_BITS=76 -pvalue+initialisation_tb.UID_FIXED=3 as initialisation_tb_uid_triple_sim/simv [0m

Doing common elaboration 
                         Chronologic VCS (TM)
      Version R-2020.12-SP2-6_Full64 -- Thu Apr 28 04:37:52 2022

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Top Level Modules:
       initialisation_tb
assign 76 initialisation_tb.UID_INPUT_BITS (Command line)
assign 2 initialisation_tb.UID_SIZE_CODE (Command line)
assign 3 initialisation_tb.UID_FIXED (Command line)
TimeScale is 1 ps / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
32 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling module initialisation_tb
recompiling module rx_interface
3 of 32 modules done
	However, due to incremental compilation, only 3 modules need to be compiled. 
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../initialisation_tb_uid_triple_sim/simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../initialisation_tb_uid_triple_sim/simv ]; then chmod a-x ../initialisation_tb_uid_triple_sim/simv; fi
g++  -o ../initialisation_tb_uid_triple_sim/simv      -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -L/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _14429_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim -lreader_common /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/libBA.a -luclinative /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_save_restore_new.o /usr/synopsys2/verdi/R-2020.12-SP2-6/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../initialisation_tb_uid_triple_sim/simv up to date
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
CPU time: 1.149 seconds to compile + .276 seconds to elab + .207 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[34;01mSimulating initialisation_tb_uid_triple_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  Apr 28 04:37 2022
[34;01mNOTE: automatic random seed used: 2750756458[0m

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run
[34;01mNOTE: New UID: Fixed: 0011 (3), uid: 00110000000000000000000000000000000000000000000000000000000000000000000000000000 (30000000000000000000), levels: '{'h88, 'h88, 'h30000000} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 0011 (3), uid: 00111111111111111111111111111111111111111111111111111111111111111111111111111111 (3fffffffffffffffffff), levels: '{'hffffff88, 'hffffff88, 'h3fffffff} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 0011 (3), uid: 00110000000101001100011111110111101111011110010111110101110110100000100010100001 (3014c7f7bde5f5da08a1), levels: '{'hda08a188, 'hbde5f588, 'h3014c7f7} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 0011 (3), uid: 00111000000110000000000011011011110101010000001011111100011111110000100000000000 (381800dbd502fc7f0800), levels: '{'h7f080088, 'hd502fc88, 'h381800db} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 0011 (3), uid: 00110100100000011010100011001110010011111000110100101011110100011111011111100000 (3481a8ce4f8d2bd1f7e0), levels: '{'hd1f7e088, 'h4f8d2b88, 'h3481a8ce} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 0011 (3), uid: 00111001100000010001001101011011111011000100101111010011000010100101110100011110 (3981135bec4bd30a5d1e), levels: '{'ha5d1e88, 'hec4bd388, 'h3981135b} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 0011 (3), uid: 00111101111000001001010010111100101110001111100111101000110000111100100111110001 (3de094bcb8f9e8c3c9f1), levels: '{'hc3c9f188, 'hb8f9e888, 'h3de094bc} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 0011 (3), uid: 00111110000111011011000111101100011001111100011100001011100100010001110011010011 (3e1db1ec67c70b911cd3), levels: '{'h911cd388, 'h67c70b88, 'h3e1db1ec} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 0011 (3), uid: 00110110101000101001101000111101101011101010111110100010000000001100100100010111 (36a29a3daeafa200c917), levels: '{'hc91788, 'haeafa288, 'h36a29a3d} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 0011 (3), uid: 00111111010000110101011100011011001011110011111111001001001100100111111010000110 (3f43571b2f3fc9327e86), levels: '{'h327e8688, 'h2f3fc988, 'h3f43571b} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
ucli% assertion report -r .
[32;01m"initialisation_tb.tagActive", 39008446 successes, 0 failures[0m
[32;01m"initialisation_tb.routingSignals", 39008446 successes, 0 failures[0m
[32;01m"initialisation_tb.rtsStaysLowUntilNextEOC", 77466 successes, 0 failures[0m
[32;01m"initialisation_tb.rtsStaysLowDuringRx", 121493 successes, 0 failures[0m
[32;01m"initialisation_tb.txAppendCRCOnlyOnPosedgeDataValid", 38684 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isProtocol2", 11000 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isProtocol1", 1000 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isActiveStar", 3650 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isReadyStar", 32043 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isHalt", 19085 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isActive", 5172 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isReady", 36600 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isIdle", 18592 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::sequence_callback .ecRecevied.crcAsExpecetd", 77465 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface.useAsserts.signalsInReset", 23300 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface.useAsserts.socOnlyOneTick", 121493 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface.useAsserts.eocOnlyOneTick", 121493 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface.useAsserts.errorOnlyOneTick", 1924 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface.useAsserts.dataValidOnlyOneTick", 652672 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 39008446 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface_bits.useAsserts.signalsInReset", 23300 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface_bits.useAsserts.socOnlyOneTick", 121493 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface_bits.useAsserts.eocOnlyOneTick", 121493 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface_bits.useAsserts.errorOnlyOneTick", 1924 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface_bits.useAsserts.dataValidOnlyOneTick", 5171662 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface_bits.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 39008446 successes, 0 failures[0m
[32;01m"initialisation_tb.tx_iface.useAsserts.signalsInReset", 23300 successes, 0 failures[0m
[32;01m"initialisation_tb.tx_iface.useAsserts.reqOnlyOneTick", 118464 successes, 0 failures[0m
[32;01m"initialisation_tb.tx_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 195305 successes, 0 failures[0m
[32;01m"initialisation_tb.dut.acSelSizeChecks.acSelSize", 1 successes, 0 failures[0m
[32;01m"initialisation_tb.dut.acSelSizeChecks.uidDataSize", 1 successes, 0 failures[0m
[32;01m"initialisation_tb.dut.acSelSizeChecks.nvbSize", 1 successes, 0 failures[0m
ucli% quit

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 2876716895589 ps
CPU Time:    127.830 seconds;       Data structure size:   0.1Mb
Thu Apr 28 04:40:02 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Note-[URG-RDG] Report directory generated
  Report written to directory initialisation_tb_uid_triple_sim/report

[34;01melaborating initialisation_tb with arguments  -pvalue+initialisation_tb.UID_SIZE_CODE=0 -pvalue+initialisation_tb.UID_INPUT_BITS=4 -pvalue+initialisation_tb.UID_FIXED=251653232 as initialisation_tb_actual_sim/simv [0m

Doing common elaboration 
                         Chronologic VCS (TM)
      Version R-2020.12-SP2-6_Full64 -- Thu Apr 28 04:40:04 2022

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Top Level Modules:
       initialisation_tb
assign 4 initialisation_tb.UID_INPUT_BITS (Command line)
assign 0 initialisation_tb.UID_SIZE_CODE (Command line)
assign 251653232 initialisation_tb.UID_FIXED (Command line)
TimeScale is 1 ps / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
32 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling module initialisation_tb
Both modules done.
	However, due to incremental compilation, only 2 modules need to be compiled. 
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../initialisation_tb_actual_sim/simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../initialisation_tb_actual_sim/simv ]; then chmod a-x ../initialisation_tb_actual_sim/simv; fi
g++  -o ../initialisation_tb_actual_sim/simv      -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -L/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _16105_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim -lreader_common /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/libBA.a -luclinative /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_save_restore_new.o /usr/synopsys2/verdi/R-2020.12-SP2-6/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../initialisation_tb_actual_sim/simv up to date
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
CPU time: 1.126 seconds to compile + .277 seconds to elab + .228 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[34;01mSimulating initialisation_tb_actual_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  Apr 28 04:40 2022
[34;01mNOTE: automatic random seed used: 4025893398[0m

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run
[34;01mNOTE: New UID: Fixed: 1110111111111110110001110000 (effec70), uid: 11101111111111101100011100000000 (effec700), levels: '{'heffec700} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 1110111111111110110001110000 (effec70), uid: 11101111111111101100011100001111 (effec70f), levels: '{'heffec70f} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 1110111111111110110001110000 (effec70), uid: 11101111111111101100011100000111 (effec707), levels: '{'heffec707} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 1110111111111110110001110000 (effec70), uid: 11101111111111101100011100001011 (effec70b), levels: '{'heffec70b} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 1110111111111110110001110000 (effec70), uid: 11101111111111101100011100001001 (effec709), levels: '{'heffec709} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 1110111111111110110001110000 (effec70), uid: 11101111111111101100011100000100 (effec704), levels: '{'heffec704} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 1110111111111110110001110000 (effec70), uid: 11101111111111101100011100001100 (effec70c), levels: '{'heffec70c} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 1110111111111110110001110000 (effec70), uid: 11101111111111101100011100000110 (effec706), levels: '{'heffec706} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 1110111111111110110001110000 (effec70), uid: 11101111111111101100011100000010 (effec702), levels: '{'heffec702} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
[34;01mNOTE: New UID: Fixed: 1110111111111110110001110000 (effec70), uid: 11101111111111101100011100001010 (effec70a), levels: '{'heffec70a} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
ucli% assertion report -r .
[32;01m"initialisation_tb.tagActive", 18859872 successes, 0 failures[0m
[32;01m"initialisation_tb.routingSignals", 18859872 successes, 0 failures[0m
[32;01m"initialisation_tb.rtsStaysLowUntilNextEOC", 32318 successes, 0 failures[0m
[32;01m"initialisation_tb.rtsStaysLowDuringRx", 66471 successes, 0 failures[0m
[32;01m"initialisation_tb.txAppendCRCOnlyOnPosedgeDataValid", 17734 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isProtocol2", 11000 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isProtocol1", 1000 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isActiveStar", 3684 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isReadyStar", 10996 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isHalt", 13877 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isActive", 5183 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isReady", 12454 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::check_state .isIdle", 13305 successes, 0 failures[0m
[32;01m"initialisation_tb.\InitCommsTbSequence::sequence_callback .ecRecevied.crcAsExpecetd", 32317 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface.useAsserts.signalsInReset", 20195 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface.useAsserts.socOnlyOneTick", 66471 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface.useAsserts.eocOnlyOneTick", 66471 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface.useAsserts.errorOnlyOneTick", 1883 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface.useAsserts.dataValidOnlyOneTick", 283531 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 18859872 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface_bits.useAsserts.signalsInReset", 20195 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface_bits.useAsserts.socOnlyOneTick", 66471 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface_bits.useAsserts.eocOnlyOneTick", 66471 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface_bits.useAsserts.errorOnlyOneTick", 1883 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface_bits.useAsserts.dataValidOnlyOneTick", 2257307 successes, 0 failures[0m
[32;01m"initialisation_tb.rx_iface_bits.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 18859872 successes, 0 failures[0m
[32;01m"initialisation_tb.tx_iface.useAsserts.signalsInReset", 20195 successes, 0 failures[0m
[32;01m"initialisation_tb.tx_iface.useAsserts.reqOnlyOneTick", 59732 successes, 0 failures[0m
[32;01m"initialisation_tb.tx_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 92050 successes, 0 failures[0m
[32;01m"initialisation_tb.dut.acSelSizeChecks.acSelSize", 1 successes, 0 failures[0m
[32;01m"initialisation_tb.dut.acSelSizeChecks.uidDataSize", 1 successes, 0 failures[0m
[32;01m"initialisation_tb.dut.acSelSizeChecks.nvbSize", 1 successes, 0 failures[0m
ucli% quit

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 1390840157385 ps
CPU Time:     60.520 seconds;       Data structure size:   0.1Mb
Thu Apr 28 04:41:06 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Note-[URG-RDG] Report directory generated
  Report written to directory initialisation_tb_actual_sim/report

[34;01melaborating iso14443_3a_tb with arguments  -pvalue+iso14443_3a_tb.UID_SIZE_CODE=0 -pvalue+iso14443_3a_tb.UID_INPUT_BITS=29 -pvalue+iso14443_3a_tb.UID_FIXED=7 as iso14443_3a_tb_uid_single_sim/simv [0m

Doing common elaboration 
                         Chronologic VCS (TM)
      Version R-2020.12-SP2-6_Full64 -- Thu Apr 28 04:41:08 2022

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Top Level Modules:
       iso14443_3a_tb
assign 0 iso14443_3a_tb.UID_SIZE_CODE (Command line)
assign 29 iso14443_3a_tb.UID_INPUT_BITS (Command line)
assign 7 iso14443_3a_tb.UID_FIXED (Command line)
TimeScale is 1 ps / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
37 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling package wrapper_pkg
recompiling package transaction_pkg
recompiling package ISO14443A_pkg
recompiling package queue_transaction_pkg
recompiling package rx_bit_transaction_pkg
recompiling package tx_byte_transaction_pkg
recompiling package std_block_address_pkg
recompiling package rx_byte_transaction_pkg
recompiling package transaction_generator_pkg
recompiling package uid_pkg
recompiling package target_pkg
recompiling package sequence_pkg
recompiling package specific_target_sequence_pkg
recompiling package comms_tests_sequence_pkg
recompiling package tx_bit_transaction_pkg
recompiling package monitor_pkg
recompiling package tx_iface_monitor_pkg
recompiling package tx_bit_iface_monitor_pkg
recompiling package tx_iface_sink_driver_pkg
recompiling package transaction_converter_pkg
recompiling package pcd_pause_n_transaction_pkg
recompiling package rx_transaction_converter_pkg
recompiling package driver_pkg
recompiling package tx_iface_source_driver_pkg
recompiling package tx_byte_iface_source_driver_pkg
recompiling package rx_iface_monitor_pkg
recompiling package rx_byte_iface_monitor_pkg
recompiling package tx_transaction_converter_pkg
recompiling package rx_iface_driver_pkg
recompiling package rx_bit_iface_driver_pkg
recompiling module iso14443_3a_tb
recompiling module rx_interface
recompiling module tx_interface
recompiling module iso14443_3a
recompiling module initialisation
recompiling module clock_source
All of 37 modules done
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../iso14443_3a_tb_uid_single_sim/simv ]; then chmod a-x ../iso14443_3a_tb_uid_single_sim/simv; fi
g++  -o ../iso14443_3a_tb_uid_single_sim/simv      -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -L/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _17753_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim -lreader_common /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/libBA.a -luclinative /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_save_restore_new.o /usr/synopsys2/verdi/R-2020.12-SP2-6/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../iso14443_3a_tb_uid_single_sim/simv up to date
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
CPU time: 1.432 seconds to compile + .292 seconds to elab + .209 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[34;01mSimulating iso14443_3a_tb_uid_single_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  Apr 28 04:41 2022
[34;01mNOTE: automatic random seed used: 1437468320[0m

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run
[34;01mNOTE: New UID: Fixed: 111 (7), uid: 11100000000000000000000000000000 (e0000000), levels: '{'he0000000} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 111 (7), uid: 11111111111111111111111111111111 (ffffffff), levels: '{'hffffffff} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 111 (7), uid: 11101101100000001110010011010100 (ed80e4d4), levels: '{'hed80e4d4} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 111 (7), uid: 11111001111011000000100111011010 (f9ec09da), levels: '{'hf9ec09da} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 111 (7), uid: 11101100100010010100101000001101 (ec894a0d), levels: '{'hec894a0d} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 111 (7), uid: 11110010001110101111001001101101 (f23af26d), levels: '{'hf23af26d} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 111 (7), uid: 11111000111111101111011000110111 (f8fef637), levels: '{'hf8fef637} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 111 (7), uid: 11110110011100000110100111010101 (f67069d5), levels: '{'hf67069d5} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 111 (7), uid: 11111100011100000000010010011000 (fc700498), levels: '{'hfc700498} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 111 (7), uid: 11110101111101101001001000110101 (f5f69235), levels: '{'hf5f69235} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
ucli% assertion report -r .
[32;01m"iso14443_3a_tb.tagActive", 68654891 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rtsStaysLowUntilNextEOC", 34415 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rtsStaysLowDuringRx", 69106 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.part4Req", 1978 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isProtocol2", 13003 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isProtocol1", 1532 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isActiveStar", 3670 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isReadyStar", 10970 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isHalt", 13819 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isActive", 5738 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isReady", 13037 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isIdle", 13886 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::sequence_callback .ecSent.forwadedTo14443_4a.checkForwardedPkt.iso144434aAsExpected", 2535 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::sequence_callback .ecSent.forwardedAsExpected", 69106 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::sequence_callback .ecSent.checkCRC.crcOK", 30695 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.triggerBlock.fdtTime", 34415 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.signalsInReset", 22800 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.socOnlyOneTick", 69106 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.eocOnlyOneTick", 69106 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.errorOnlyOneTick", 1857 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.dataValidOnlyOneTick", 2628922 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 68654891 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.tx_iface_to_14443_2a.useAsserts.signalsInReset", 22800 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.tx_iface_to_14443_2a.useAsserts.reqOnlyOneTick", 739591 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.tx_iface_to_14443_2a.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 321454 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.signalsInReset", 22800 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.socOnlyOneTick", 20411 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.eocOnlyOneTick", 20411 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.errorOnlyOneTick", 1307 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.dataValidOnlyOneTick", 96380 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 68654891 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.tx_iface_from_14443_4a.useAsserts.signalsInReset", 22800 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.tx_iface_from_14443_4a.useAsserts.reqOnlyOneTick", 1978 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.tx_iface_from_14443_4a.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 2971 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.signalsInReset", 22800 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.socOnlyOneTick", 69106 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.eocOnlyOneTick", 69106 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.errorOnlyOneTick", 1857 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.dataValidOnlyOneTick", 296822 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 68654891 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.signalsInReset", 22800 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.socOnlyOneTick", 57103 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.eocOnlyOneTick", 57103 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.errorOnlyOneTick", 792 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.dataValidOnlyOneTick", 239321 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 68654891 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.signalsInReset", 22800 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.socOnlyOneTick", 69106 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.eocOnlyOneTick", 69106 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.errorOnlyOneTick", 1857 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.dataValidOnlyOneTick", 2321059 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 68654891 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.tx_iface_from_routing.useAsserts.signalsInReset", 22800 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.tx_iface_from_routing.useAsserts.reqOnlyOneTick", 63371 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.tx_iface_from_routing.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 100313 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.tx_iface_from_init.useAsserts.signalsInReset", 22800 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.tx_iface_from_init.useAsserts.reqOnlyOneTick", 61393 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.tx_iface_from_init.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 94296 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.signalsInReset", 22800 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.socOnlyOneTick", 69106 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.eocOnlyOneTick", 69106 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.errorOnlyOneTick", 1857 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.dataValidOnlyOneTick", 2321059 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 68654891 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.tx_iface_bits.useAsserts.signalsInReset", 22800 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.tx_iface_bits.useAsserts.reqOnlyOneTick", 497660 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.tx_iface_bits.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 289615 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.initialisation_inst.acSelSizeChecks.acSelSize", 1 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.initialisation_inst.acSelSizeChecks.uidDataSize", 1 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.initialisation_inst.acSelSizeChecks.nvbSize", 1 successes, 0 failures[0m
ucli% quit
"../../verification/tb/iso14443_3a/iso14443_3a_tb.sv", 673: iso14443_3a_tb.rtsStaysLowUntilNextEOC: started at 6865488550000ps not finished

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 6865489150000 ps
CPU Time:    380.750 seconds;       Data structure size:   0.2Mb
Thu Apr 28 04:47:31 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Note-[URG-RDG] Report directory generated
  Report written to directory iso14443_3a_tb_uid_single_sim/report

[34;01melaborating iso14443_3a_tb with arguments  -pvalue+iso14443_3a_tb.UID_SIZE_CODE=1 -pvalue+iso14443_3a_tb.UID_INPUT_BITS=53 -pvalue+iso14443_3a_tb.UID_FIXED=5 as iso14443_3a_tb_uid_double_sim/simv [0m

Doing common elaboration 
                         Chronologic VCS (TM)
      Version R-2020.12-SP2-6_Full64 -- Thu Apr 28 04:47:33 2022

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Top Level Modules:
       iso14443_3a_tb
assign 1 iso14443_3a_tb.UID_SIZE_CODE (Command line)
assign 53 iso14443_3a_tb.UID_INPUT_BITS (Command line)
assign 5 iso14443_3a_tb.UID_FIXED (Command line)
TimeScale is 1 ps / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
37 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling module iso14443_3a_tb
recompiling module iso14443_3a
recompiling module initialisation
4 of 37 modules done
	However, due to incremental compilation, only 4 modules need to be compiled. 
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../iso14443_3a_tb_uid_double_sim/simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../iso14443_3a_tb_uid_double_sim/simv ]; then chmod a-x ../iso14443_3a_tb_uid_double_sim/simv; fi
g++  -o ../iso14443_3a_tb_uid_double_sim/simv      -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -L/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _19550_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim -lreader_common /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/libBA.a -luclinative /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_save_restore_new.o /usr/synopsys2/verdi/R-2020.12-SP2-6/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../iso14443_3a_tb_uid_double_sim/simv up to date
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
CPU time: 1.350 seconds to compile + .293 seconds to elab + .218 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[34;01mSimulating iso14443_3a_tb_uid_double_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  Apr 28 04:47 2022
[34;01mNOTE: automatic random seed used: 448344028[0m

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run
[34;01mNOTE: New UID: Fixed: 101 (5), uid: 10100000000000000000000000000000000000000000000000000000 (a0000000000000), levels: '{'h88, 'ha0000000} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 101 (5), uid: 10111111111111111111111111111111111111111111111111111111 (bfffffffffffff), levels: '{'hffffff88, 'hbfffffff} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 101 (5), uid: 10111100010110001110000110001111011010011001011111001010 (bc58e18f6997ca), levels: '{'h6997ca88, 'hbc58e18f} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 101 (5), uid: 10101001001110000001111100101100100110111011101100000010 (a9381f2c9bbb02), levels: '{'h9bbb0288, 'ha9381f2c} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 101 (5), uid: 10100011011011001010110010101110010110000010011101011111 (a36cacae58275f), levels: '{'h58275f88, 'ha36cacae} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 101 (5), uid: 10111001000101001110110011110011010001011111111000111100 (b914ecf345fe3c), levels: '{'h45fe3c88, 'hb914ecf3} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 101 (5), uid: 10100010001010101010111101111000010110100110011110010011 (a22aaf785a6793), levels: '{'h5a679388, 'ha22aaf78} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 101 (5), uid: 10101010110100011111000001011001001001110000101101010111 (aad1f059270b57), levels: '{'h270b5788, 'haad1f059} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 101 (5), uid: 10101100010101011010100100001011101101000000101101111000 (ac55a90bb40b78), levels: '{'hb40b7888, 'hac55a90b} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 101 (5), uid: 10101001101000110100010100011000111010110100100000001101 (a9a34518eb480d), levels: '{'heb480d88, 'ha9a34518} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
ucli% assertion report -r .
[32;01m"iso14443_3a_tb.tagActive", 93514332 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rtsStaysLowUntilNextEOC", 54876 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rtsStaysLowDuringRx", 94458 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.part4Req", 2061 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isProtocol2", 13004 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isProtocol1", 1513 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isActiveStar", 3663 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isReadyStar", 20204 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isHalt", 16431 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isActive", 5715 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isReady", 24294 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isIdle", 16474 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::sequence_callback .ecSent.forwadedTo14443_4a.checkForwardedPkt.iso144434aAsExpected", 2517 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::sequence_callback .ecSent.forwardedAsExpected", 94458 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::sequence_callback .ecSent.checkCRC.crcOK", 46792 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.triggerBlock.fdtTime", 54876 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.signalsInReset", 24255 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.socOnlyOneTick", 94458 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.eocOnlyOneTick", 94458 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.errorOnlyOneTick", 1901 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.dataValidOnlyOneTick", 4102796 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 93514332 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.tx_iface_to_14443_2a.useAsserts.signalsInReset", 24255 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.tx_iface_to_14443_2a.useAsserts.reqOnlyOneTick", 1246666 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.tx_iface_to_14443_2a.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 677860 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.signalsInReset", 24255 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.socOnlyOneTick", 20382 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.eocOnlyOneTick", 20382 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.errorOnlyOneTick", 1372 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.dataValidOnlyOneTick", 96934 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 93514332 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.tx_iface_from_14443_4a.useAsserts.signalsInReset", 24255 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.tx_iface_from_14443_4a.useAsserts.reqOnlyOneTick", 2061 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.tx_iface_from_14443_4a.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 3057 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.signalsInReset", 24255 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.socOnlyOneTick", 94458 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.eocOnlyOneTick", 94458 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.errorOnlyOneTick", 1901 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.dataValidOnlyOneTick", 463525 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 93514332 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.signalsInReset", 24255 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.socOnlyOneTick", 82454 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.eocOnlyOneTick", 82454 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.errorOnlyOneTick", 774 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.dataValidOnlyOneTick", 405404 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 93514332 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.signalsInReset", 24255 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.socOnlyOneTick", 94458 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.eocOnlyOneTick", 94458 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.errorOnlyOneTick", 1901 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.dataValidOnlyOneTick", 3635333 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 93514332 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.tx_iface_from_routing.useAsserts.signalsInReset", 24255 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.tx_iface_from_routing.useAsserts.reqOnlyOneTick", 90791 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.tx_iface_from_routing.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 148153 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.tx_iface_from_init.useAsserts.signalsInReset", 24255 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.tx_iface_from_init.useAsserts.reqOnlyOneTick", 88730 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.tx_iface_from_init.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 142076 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.signalsInReset", 24255 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.socOnlyOneTick", 94458 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.eocOnlyOneTick", 94458 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.errorOnlyOneTick", 1901 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.dataValidOnlyOneTick", 3635333 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 93514332 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.tx_iface_bits.useAsserts.signalsInReset", 24255 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.tx_iface_bits.useAsserts.reqOnlyOneTick", 714677 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.tx_iface_bits.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 462545 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.initialisation_inst.acSelSizeChecks.acSelSize", 1 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.initialisation_inst.acSelSizeChecks.uidDataSize", 1 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.initialisation_inst.acSelSizeChecks.nvbSize", 1 successes, 0 failures[0m
ucli% quit
"../../verification/tb/iso14443_3a/iso14443_3a_tb.sv", 673: iso14443_3a_tb.rtsStaysLowUntilNextEOC: started at 9351432650000ps not finished

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 9351433250000 ps
CPU Time:    516.720 seconds;       Data structure size:   0.2Mb
Thu Apr 28 04:56:12 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Note-[URG-RDG] Report directory generated
  Report written to directory iso14443_3a_tb_uid_double_sim/report

[34;01melaborating iso14443_3a_tb with arguments  -pvalue+iso14443_3a_tb.UID_SIZE_CODE=2 -pvalue+iso14443_3a_tb.UID_INPUT_BITS=78 -pvalue+iso14443_3a_tb.UID_FIXED=13 as iso14443_3a_tb_uid_triple_sim/simv [0m

Doing common elaboration 
                         Chronologic VCS (TM)
      Version R-2020.12-SP2-6_Full64 -- Thu Apr 28 04:56:14 2022

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Top Level Modules:
       iso14443_3a_tb
assign 2 iso14443_3a_tb.UID_SIZE_CODE (Command line)
assign 78 iso14443_3a_tb.UID_INPUT_BITS (Command line)
assign 13 iso14443_3a_tb.UID_FIXED (Command line)
TimeScale is 1 ps / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
37 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling module iso14443_3a_tb
recompiling module iso14443_3a
recompiling module initialisation
4 of 37 modules done
	However, due to incremental compilation, only 4 modules need to be compiled. 
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../iso14443_3a_tb_uid_triple_sim/simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../iso14443_3a_tb_uid_triple_sim/simv ]; then chmod a-x ../iso14443_3a_tb_uid_triple_sim/simv; fi
g++  -o ../iso14443_3a_tb_uid_triple_sim/simv      -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -L/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _21398_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim -lreader_common /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/libBA.a -luclinative /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_save_restore_new.o /usr/synopsys2/verdi/R-2020.12-SP2-6/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../iso14443_3a_tb_uid_triple_sim/simv up to date
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
CPU time: 1.335 seconds to compile + .290 seconds to elab + .220 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[34;01mSimulating iso14443_3a_tb_uid_triple_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  Apr 28 04:56 2022
[34;01mNOTE: automatic random seed used: 3023325339[0m

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run
[34;01mNOTE: New UID: Fixed: 01 (1), uid: 01000000000000000000000000000000000000000000000000000000000000000000000000000000 (40000000000000000000), levels: '{'h88, 'h88, 'h40000000} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 01 (1), uid: 01111111111111111111111111111111111111111111111111111111111111111111111111111111 (7fffffffffffffffffff), levels: '{'hffffff88, 'hffffff88, 'h7fffffff} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 01 (1), uid: 01101101111111000010100111011100110100011000000010110000100100100111101110001111 (6dfc29dcd180b0927b8f), levels: '{'h927b8f88, 'hd180b088, 'h6dfc29dc} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 01 (1), uid: 01011111110111010011001010011000011010010111111010010101011000101100100000101110 (5fdd3298697e9562c82e), levels: '{'h62c82e88, 'h697e9588, 'h5fdd3298} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 01 (1), uid: 01101001011000011100110000000011100100001110001111110111111001110100101010111001 (6961cc0390e3f7e74ab9), levels: '{'he74ab988, 'h90e3f788, 'h6961cc03} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 01 (1), uid: 01110101110111001101011110110101001111000101011111010000010110111011101110010000 (75dcd7b53c57d05bbb90), levels: '{'h5bbb9088, 'h3c57d088, 'h75dcd7b5} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 01 (1), uid: 01101011111001101000101110111010100101101010111010001100101101100001110000100110 (6be68bba96ae8cb61c26), levels: '{'hb61c2688, 'h96ae8c88, 'h6be68bba} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 01 (1), uid: 01011101111001111011101110010110111110000010100010011000110100111001000010011111 (5de7bb96f82898d3909f), levels: '{'hd3909f88, 'hf8289888, 'h5de7bb96} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 01 (1), uid: 01100111011100011010110010101001101001011010101101101100000010100001100100101100 (6771aca9a5ab6c0a192c), levels: '{'ha192c88, 'ha5ab6c88, 'h6771aca9} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 01 (1), uid: 01100000100101101101001010000010101101011101000101000011111000011100110110000100 (6096d282b5d143e1cd84), levels: '{'he1cd8488, 'hb5d14388, 'h6096d282} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
ucli% assertion report -r .
[32;01m"iso14443_3a_tb.tagActive", 124628763 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rtsStaysLowUntilNextEOC", 80660 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rtsStaysLowDuringRx", 125190 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.part4Req", 1983 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isProtocol2", 13003 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isProtocol1", 1502 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isActiveStar", 3702 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isReadyStar", 32164 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isHalt", 19082 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isActive", 5673 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isReady", 38121 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isIdle", 19088 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::sequence_callback .ecSent.forwadedTo14443_4a.checkForwardedPkt.iso144434aAsExpected", 2505 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::sequence_callback .ecSent.forwardedAsExpected", 125190 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::sequence_callback .ecSent.checkCRC.crcOK", 68193 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.triggerBlock.fdtTime", 80660 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.signalsInReset", 25780 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.socOnlyOneTick", 125190 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.eocOnlyOneTick", 125190 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.errorOnlyOneTick", 1843 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.dataValidOnlyOneTick", 6009626 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 124628763 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.tx_iface_to_14443_2a.useAsserts.signalsInReset", 25780 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.tx_iface_to_14443_2a.useAsserts.reqOnlyOneTick", 1895119 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.tx_iface_to_14443_2a.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 1038493 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.signalsInReset", 25780 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.socOnlyOneTick", 20378 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.eocOnlyOneTick", 20378 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.errorOnlyOneTick", 1292 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.dataValidOnlyOneTick", 97432 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 124628763 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.tx_iface_from_14443_4a.useAsserts.signalsInReset", 25780 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.tx_iface_from_14443_4a.useAsserts.reqOnlyOneTick", 1983 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.tx_iface_from_14443_4a.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 2978 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.signalsInReset", 25780 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.socOnlyOneTick", 125190 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.eocOnlyOneTick", 125190 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.errorOnlyOneTick", 1843 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.dataValidOnlyOneTick", 678760 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 124628763 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.signalsInReset", 25780 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.socOnlyOneTick", 113187 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.eocOnlyOneTick", 113187 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.errorOnlyOneTick", 770 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.dataValidOnlyOneTick", 620100 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 124628763 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.signalsInReset", 25780 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.socOnlyOneTick", 125190 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.eocOnlyOneTick", 125190 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.errorOnlyOneTick", 1843 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.dataValidOnlyOneTick", 5337066 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 124628763 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.tx_iface_from_routing.useAsserts.signalsInReset", 25780 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.tx_iface_from_routing.useAsserts.reqOnlyOneTick", 123286 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.tx_iface_from_routing.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 206346 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.tx_iface_from_init.useAsserts.signalsInReset", 25780 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.tx_iface_from_init.useAsserts.reqOnlyOneTick", 121303 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.tx_iface_from_init.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 200370 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.signalsInReset", 25780 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.socOnlyOneTick", 125190 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.eocOnlyOneTick", 125190 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.errorOnlyOneTick", 1843 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.dataValidOnlyOneTick", 5337066 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 124628763 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.tx_iface_bits.useAsserts.signalsInReset", 25780 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.tx_iface_bits.useAsserts.reqOnlyOneTick", 972489 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.tx_iface_bits.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 637132 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.initialisation_inst.acSelSizeChecks.acSelSize", 1 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.initialisation_inst.acSelSizeChecks.uidDataSize", 1 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.initialisation_inst.acSelSizeChecks.nvbSize", 1 successes, 0 failures[0m
ucli% quit
"../../verification/tb/iso14443_3a/iso14443_3a_tb.sv", 673: iso14443_3a_tb.rtsStaysLowUntilNextEOC: started at 12462875750000ps not finished

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 12462876350000 ps
CPU Time:    695.320 seconds;       Data structure size:   0.2Mb
Thu Apr 28 05:07:52 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Note-[URG-RDG] Report directory generated
  Report written to directory iso14443_3a_tb_uid_triple_sim/report

[34;01melaborating iso14443_3a_tb with arguments  -pvalue+iso14443_3a_tb.UID_SIZE_CODE=0 -pvalue+iso14443_3a_tb.UID_INPUT_BITS=4 -pvalue+iso14443_3a_tb.UID_FIXED=251653232 as iso14443_3a_tb_actual_sim/simv [0m

Doing common elaboration 
                         Chronologic VCS (TM)
      Version R-2020.12-SP2-6_Full64 -- Thu Apr 28 05:07:54 2022

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Top Level Modules:
       iso14443_3a_tb
assign 0 iso14443_3a_tb.UID_SIZE_CODE (Command line)
assign 4 iso14443_3a_tb.UID_INPUT_BITS (Command line)
assign 251653232 iso14443_3a_tb.UID_FIXED (Command line)
TimeScale is 1 ps / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
37 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling module iso14443_3a_tb
recompiling module iso14443_3a
recompiling module initialisation
4 of 37 modules done
	However, due to incremental compilation, only 4 modules need to be compiled. 
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../iso14443_3a_tb_actual_sim/simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../iso14443_3a_tb_actual_sim/simv ]; then chmod a-x ../iso14443_3a_tb_actual_sim/simv; fi
g++  -o ../iso14443_3a_tb_actual_sim/simv      -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -L/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _23365_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim -lreader_common /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/libBA.a -luclinative /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_save_restore_new.o /usr/synopsys2/verdi/R-2020.12-SP2-6/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../iso14443_3a_tb_actual_sim/simv up to date
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
CPU time: 1.366 seconds to compile + .289 seconds to elab + .218 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[34;01mSimulating iso14443_3a_tb_actual_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  Apr 28 05:07 2022
[34;01mNOTE: automatic random seed used: 1987769794[0m

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run
[34;01mNOTE: New UID: Fixed: 1110111111111110110001110000 (effec70), uid: 11101111111111101100011100000000 (effec700), levels: '{'heffec700} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 1110111111111110110001110000 (effec70), uid: 11101111111111101100011100001111 (effec70f), levels: '{'heffec70f} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 1110111111111110110001110000 (effec70), uid: 11101111111111101100011100001110 (effec70e), levels: '{'heffec70e} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 1110111111111110110001110000 (effec70), uid: 11101111111111101100011100000110 (effec706), levels: '{'heffec706} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 1110111111111110110001110000 (effec70), uid: 11101111111111101100011100001101 (effec70d), levels: '{'heffec70d} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 1110111111111110110001110000 (effec70), uid: 11101111111111101100011100000110 (effec706), levels: '{'heffec706} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 1110111111111110110001110000 (effec70), uid: 11101111111111101100011100001111 (effec70f), levels: '{'heffec70f} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 1110111111111110110001110000 (effec70), uid: 11101111111111101100011100000001 (effec701), levels: '{'heffec701} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 1110111111111110110001110000 (effec70), uid: 11101111111111101100011100001011 (effec70b), levels: '{'heffec70b} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
[34;01mNOTE: New UID: Fixed: 1110111111111110110001110000 (effec70), uid: 11101111111111101100011100001110 (effec70e), levels: '{'heffec70e} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
State_PROTOCOL_* + routing from the iso14443-4a block
ucli% assertion report -r .
[32;01m"iso14443_3a_tb.tagActive", 68496875 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rtsStaysLowUntilNextEOC", 34270 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rtsStaysLowDuringRx", 68913 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.part4Req", 2032 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isProtocol2", 13005 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isProtocol1", 1492 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isActiveStar", 3644 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isReadyStar", 10939 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isHalt", 13815 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isActive", 5698 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isReady", 12989 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::check_state .isIdle", 13854 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::sequence_callback .ecSent.forwadedTo14443_4a.checkForwardedPkt.iso144434aAsExpected", 2497 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::sequence_callback .ecSent.forwardedAsExpected", 68913 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.\ISO14443_3aTbSequence::sequence_callback .ecSent.checkCRC.crcOK", 30708 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.triggerBlock.fdtTime", 34270 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.signalsInReset", 22670 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.socOnlyOneTick", 68913 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.eocOnlyOneTick", 68913 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.errorOnlyOneTick", 1912 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.dataValidOnlyOneTick", 2630850 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_from_14443_2a.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 68496875 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.tx_iface_to_14443_2a.useAsserts.signalsInReset", 22670 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.tx_iface_to_14443_2a.useAsserts.reqOnlyOneTick", 736754 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.tx_iface_to_14443_2a.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 318297 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.signalsInReset", 22670 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.socOnlyOneTick", 20347 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.eocOnlyOneTick", 20347 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.errorOnlyOneTick", 1370 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.dataValidOnlyOneTick", 96788 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.rx_iface_to_14443_4a.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 68496875 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.tx_iface_from_14443_4a.useAsserts.signalsInReset", 22670 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.tx_iface_from_14443_4a.useAsserts.reqOnlyOneTick", 2032 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.tx_iface_from_14443_4a.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 3029 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.signalsInReset", 22670 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.socOnlyOneTick", 68913 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.eocOnlyOneTick", 68913 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.errorOnlyOneTick", 1912 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.dataValidOnlyOneTick", 296588 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_routing.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 68496875 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.signalsInReset", 22670 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.socOnlyOneTick", 56908 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.eocOnlyOneTick", 56908 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.errorOnlyOneTick", 789 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.dataValidOnlyOneTick", 238460 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bytes_to_init.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 68496875 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.signalsInReset", 22670 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.socOnlyOneTick", 68913 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.eocOnlyOneTick", 68913 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.errorOnlyOneTick", 1912 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.dataValidOnlyOneTick", 2320379 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.rx_iface_bits_to_init.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 68496875 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.tx_iface_from_routing.useAsserts.signalsInReset", 22670 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.tx_iface_from_routing.useAsserts.reqOnlyOneTick", 63208 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.tx_iface_from_routing.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 100452 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.tx_iface_from_init.useAsserts.signalsInReset", 22670 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.tx_iface_from_init.useAsserts.reqOnlyOneTick", 61176 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.tx_iface_from_init.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 94447 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.signalsInReset", 22670 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.socOnlyOneTick", 68913 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.eocOnlyOneTick", 68913 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.errorOnlyOneTick", 1912 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.dataValidOnlyOneTick", 2320379 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.rx_iface_bits.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 68496875 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.tx_iface_bits.useAsserts.signalsInReset", 22670 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.tx_iface_bits.useAsserts.reqOnlyOneTick", 496498 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.framing_inst.tx_iface_bits.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 289436 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.initialisation_inst.acSelSizeChecks.acSelSize", 1 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.initialisation_inst.acSelSizeChecks.uidDataSize", 1 successes, 0 failures[0m
[32;01m"iso14443_3a_tb.dut.initialisation_inst.acSelSizeChecks.nvbSize", 1 successes, 0 failures[0m
ucli% quit
"../../verification/tb/iso14443_3a/iso14443_3a_tb.sv", 673: iso14443_3a_tb.rtsStaysLowUntilNextEOC: started at 6849686950000ps not finished

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 6849687550000 ps
CPU Time:    377.990 seconds;       Data structure size:   0.2Mb
Thu Apr 28 05:14:14 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Note-[URG-RDG] Report directory generated
  Report written to directory iso14443_3a_tb_actual_sim/report

[34;01melaborating iso14443a_tb with arguments  -pvalue+iso14443a_tb.UID_SIZE_CODE=0 -pvalue+iso14443a_tb.UID_INPUT_BITS=28 -pvalue+iso14443a_tb.UID_FIXED=8 as iso14443a_tb_uid_single_sim/simv [0m

Doing common elaboration 
                         Chronologic VCS (TM)
      Version R-2020.12-SP2-6_Full64 -- Thu Apr 28 05:14:16 2022

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Top Level Modules:
       iso14443a_tb
assign 28 iso14443a_tb.UID_INPUT_BITS (Command line)
assign 0 iso14443a_tb.UID_SIZE_CODE (Command line)
assign 8 iso14443a_tb.UID_FIXED (Command line)
TimeScale is 1 ps / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
39 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling package ISO14443A_pkg
recompiling package std_block_address_pkg
recompiling package transaction_pkg
recompiling package queue_transaction_pkg
recompiling package rx_byte_transaction_pkg
recompiling package transaction_generator_pkg
recompiling package uid_pkg
recompiling package target_pkg
recompiling package sequence_pkg
recompiling package specific_target_sequence_pkg
recompiling package comms_tests_sequence_pkg
recompiling package driver_pkg
recompiling package pcd_pause_n_transaction_pkg
recompiling package pcd_pause_n_driver_pkg
recompiling package tx_bit_transaction_pkg
recompiling package monitor_pkg
recompiling package load_modulator_monitor_pkg
recompiling package rx_bit_transaction_pkg
recompiling package transaction_converter_pkg
recompiling package tx_iface_source_driver_pkg
recompiling package tx_byte_iface_source_driver_pkg
recompiling package rx_iface_monitor_pkg
recompiling package rx_byte_iface_monitor_pkg
recompiling package tx_transaction_converter_pkg
recompiling module iso14443a_tb
recompiling module rx_interface
recompiling module tx_interface
recompiling module iso14443a
recompiling module initialisation
recompiling module iso14443_4a
recompiling module analogue_sim
recompiling module pcd_pause_n_iface
recompiling module clk_recovery
recompiling module pause_detect
recompiling module load_modulator_iface
36 of 39 modules done
	However, due to incremental compilation, only 36 modules need to be compiled. 
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../iso14443a_tb_uid_single_sim/simv ]; then chmod a-x ../iso14443a_tb_uid_single_sim/simv; fi
g++  -o ../iso14443a_tb_uid_single_sim/simv      -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -L/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _25172_archive_1.so _prev_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim -lreader_common /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/libBA.a -luclinative /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_save_restore_new.o /usr/synopsys2/verdi/R-2020.12-SP2-6/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../iso14443a_tb_uid_single_sim/simv up to date
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
CPU time: 1.568 seconds to compile + .290 seconds to elab + .207 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[34;01mSimulating iso14443a_tb_uid_single_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  Apr 28 05:14 2022
[34;01mNOTE: automatic random seed used: 1265946311[0m

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run
[34;01mNOTE: New UID: Fixed: 1000 (8), uid: 10000000000000000000000000000000 (80000000), levels: '{'h80000000} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 1000 (8), uid: 10001111111111111111111111111111 (8fffffff), levels: '{'h8fffffff} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 1000 (8), uid: 10001010110011001011111100101001 (8accbf29), levels: '{'h8accbf29} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 1000 (8), uid: 10001110000011011001010010111000 (8e0d94b8), levels: '{'h8e0d94b8} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 1000 (8), uid: 10000101111101011101001110001010 (85f5d38a), levels: '{'h85f5d38a} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 1000 (8), uid: 10000011010111000011000101101100 (835c316c), levels: '{'h835c316c} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 1000 (8), uid: 10001110010011010100101000111001 (8e4d4a39), levels: '{'h8e4d4a39} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 1000 (8), uid: 10000001000100110011100000111111 (8113383f), levels: '{'h8113383f} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num

[33;01mWarning-[SVART-AMAXINT] Exceeding INT_MAX assertion attempts[0m
  The number of attempts for an assertion has exceeded INT_MAX(-1). The number
  of attempts will continue to be maintained as INT_MAX.
  Please note that this warning will not be repeated for any assertion.


[33;01mWarning-[SVART-SMAXINT] Exceeding INT_MAX assertion successes[0m
  The number of successes for an assertion has exceeded INT_MAX(-1). The 
  number of failures will continue to be maintained as INT_MAX.
  Please note that this warning will not be repeated for any assertion.


[33;01mWarning-[SVART-SMAXINT] Exceeding INT_MAX assertion successes[0m
  The number of successes for an assertion has exceeded INT_MAX(-1). The 
  number of failures will continue to be maintained as INT_MAX.
  Please note that this warning will not be repeated for any assertion.

  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 1000 (8), uid: 10001000010001011001101010010001 (88459a91), levels: '{'h88459a91} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 1000 (8), uid: 10001110110110001110000100101010 (8ed8e12a), levels: '{'h8ed8e12a} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
ucli% assertion report -r .
[32;01m"iso14443a_tb.appResendLastOnlyWhenExpected", 3018 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_forwarded_to_app .forwardedToApp", 15635 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::verify_forwarded_to_app .appMsgAsExpected", 20789 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_not_forwarded_to_app .notForwarded", 426645 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::verify_dut_cid .cidAsExpected", 84960 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isProtocol2", 142626 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isProtocol1", 76020 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isActiveStar", 7640 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isReadyStar", 14946 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isHalt", 17843 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isActive", 78243 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isReady", 85513 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isIdle", 86370 successes, 0 failures[0m
[32;01m"iso14443a_tb.fdtVerificationBlock.foreverLoop.fdtTime", 331382 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_rx_iface.useAsserts.signalsInReset", 375385 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_rx_iface.useAsserts.socOnlyOneTick", 20789 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_rx_iface.useAsserts.eocOnlyOneTick", 20789 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_rx_iface.useAsserts.errorOnlyOneTick", 16562 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_rx_iface.useAsserts.dataValidOnlyOneTick", 126482 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_rx_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_tx_iface.useAsserts.signalsInReset", 375385 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_tx_iface.useAsserts.reqOnlyOneTick", 60446 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_tx_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 71273 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2_to_part3_rx_iface.useAsserts.signalsInReset", 375385 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2_to_part3_rx_iface.useAsserts.socOnlyOneTick", 448529 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2_to_part3_rx_iface.useAsserts.eocOnlyOneTick", 448529 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2_to_part3_rx_iface.useAsserts.errorOnlyOneTick", 12647 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2_to_part3_rx_iface.useAsserts.dataValidOnlyOneTick", 19321494 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2_to_part3_rx_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part2_tx_iface.useAsserts.signalsInReset", 375385 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part2_tx_iface.useAsserts.reqOnlyOneTick", 8757373 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part2_tx_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 4360415 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2.tx_inst.be_iface.useAsserts.signalsInReset", 375385 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2.tx_inst.be_iface.useAsserts.reqOnlyOneTick", 9088755 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2.tx_inst.be_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 4919194 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part4_rx_iface.useAsserts.signalsInReset", 375385 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part4_rx_iface.useAsserts.socOnlyOneTick", 246903 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part4_rx_iface.useAsserts.eocOnlyOneTick", 246903 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part4_rx_iface.useAsserts.errorOnlyOneTick", 12101 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part4_rx_iface.useAsserts.dataValidOnlyOneTick", 1205463 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part4_rx_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part4_to_part3_tx_iface.useAsserts.signalsInReset", 375385 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part4_to_part3_tx_iface.useAsserts.reqOnlyOneTick", 221486 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part4_to_part3_tx_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 366199 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_routing.useAsserts.signalsInReset", 375385 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_routing.useAsserts.socOnlyOneTick", 448529 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_routing.useAsserts.eocOnlyOneTick", 448529 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_routing.useAsserts.errorOnlyOneTick", 12647 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_routing.useAsserts.dataValidOnlyOneTick", 2171103 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_routing.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_init.useAsserts.signalsInReset", 375385 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_init.useAsserts.socOnlyOneTick", 286509 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_init.useAsserts.eocOnlyOneTick", 286509 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_init.useAsserts.errorOnlyOneTick", 898 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_init.useAsserts.dataValidOnlyOneTick", 1312436 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_init.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bits_to_init.useAsserts.signalsInReset", 375385 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bits_to_init.useAsserts.socOnlyOneTick", 448529 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bits_to_init.useAsserts.eocOnlyOneTick", 448529 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bits_to_init.useAsserts.errorOnlyOneTick", 12647 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bits_to_init.useAsserts.dataValidOnlyOneTick", 17264622 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bits_to_init.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.tx_iface_from_routing.useAsserts.signalsInReset", 375385 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.tx_iface_from_routing.useAsserts.reqOnlyOneTick", 512232 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.tx_iface_from_routing.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 994903 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.tx_iface_from_init.useAsserts.signalsInReset", 375385 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.tx_iface_from_init.useAsserts.reqOnlyOneTick", 290746 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.tx_iface_from_init.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 476708 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.rx_iface_bits.useAsserts.signalsInReset", 375385 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.rx_iface_bits.useAsserts.socOnlyOneTick", 448529 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.rx_iface_bits.useAsserts.eocOnlyOneTick", 448529 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.rx_iface_bits.useAsserts.errorOnlyOneTick", 12647 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.rx_iface_bits.useAsserts.dataValidOnlyOneTick", 17264622 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.rx_iface_bits.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.tx_iface_bits.useAsserts.signalsInReset", 375385 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.tx_iface_bits.useAsserts.reqOnlyOneTick", 4088527 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.tx_iface_bits.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 2817667 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.initialisation_inst.acSelSizeChecks.acSelSize", 1 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.initialisation_inst.acSelSizeChecks.uidDataSize", 1 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.initialisation_inst.acSelSizeChecks.nvbSize", 1 successes, 0 failures[0m
ucli% quit

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 470861971383384 ps
CPU Time:  36280.550 seconds;       Data structure size:   0.2Mb
Thu Apr 28 15:19:41 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Note-[URG-RDG] Report directory generated
  Report written to directory iso14443a_tb_uid_single_sim/report

[34;01melaborating iso14443a_tb with arguments  -pvalue+iso14443a_tb.UID_SIZE_CODE=1 -pvalue+iso14443a_tb.UID_INPUT_BITS=53 -pvalue+iso14443a_tb.UID_FIXED=5 as iso14443a_tb_uid_double_sim/simv [0m

Doing common elaboration 
                         Chronologic VCS (TM)
      Version R-2020.12-SP2-6_Full64 -- Thu Apr 28 15:19:43 2022

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Top Level Modules:
       iso14443a_tb
assign 53 iso14443a_tb.UID_INPUT_BITS (Command line)
assign 1 iso14443a_tb.UID_SIZE_CODE (Command line)
assign 5 iso14443a_tb.UID_FIXED (Command line)
TimeScale is 1 ps / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
39 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling module iso14443a_tb
recompiling module iso14443a
recompiling module initialisation
4 of 39 modules done
	However, due to incremental compilation, only 4 modules need to be compiled. 
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../iso14443a_tb_uid_double_sim/simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../iso14443a_tb_uid_double_sim/simv ]; then chmod a-x ../iso14443a_tb_uid_double_sim/simv; fi
g++  -o ../iso14443a_tb_uid_double_sim/simv      -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -L/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _8222_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim -lreader_common /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/libBA.a -luclinative /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_save_restore_new.o /usr/synopsys2/verdi/R-2020.12-SP2-6/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../iso14443a_tb_uid_double_sim/simv up to date
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
CPU time: 1.458 seconds to compile + .278 seconds to elab + .226 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[34;01mSimulating iso14443a_tb_uid_double_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  Apr 28 15:19 2022
[34;01mNOTE: automatic random seed used: 2348848019[0m

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run
[34;01mNOTE: New UID: Fixed: 101 (5), uid: 10100000000000000000000000000000000000000000000000000000 (a0000000000000), levels: '{'h88, 'ha0000000} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 101 (5), uid: 10111111111111111111111111111111111111111111111111111111 (bfffffffffffff), levels: '{'hffffff88, 'hbfffffff} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 101 (5), uid: 10110011111100010011011110011011001101111010001100111010 (b3f1379b37a33a), levels: '{'h37a33a88, 'hb3f1379b} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 101 (5), uid: 10110011001011010110111010001101010101100001011001110001 (b32d6e8d561671), levels: '{'h56167188, 'hb32d6e8d} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 101 (5), uid: 10110000000111110100011110111010011101010010110100010110 (b01f47ba752d16), levels: '{'h752d1688, 'hb01f47ba} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 101 (5), uid: 10111101110010100100000000000110011011001010010000001100 (bdca40066ca40c), levels: '{'h6ca40c88, 'hbdca4006} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored

[33;01mWarning-[SVART-AMAXINT] Exceeding INT_MAX assertion attempts[0m
  The number of attempts for an assertion has exceeded INT_MAX(-1). The number
  of attempts will continue to be maintained as INT_MAX.
  Please note that this warning will not be repeated for any assertion.


[33;01mWarning-[SVART-SMAXINT] Exceeding INT_MAX assertion successes[0m
  The number of successes for an assertion has exceeded INT_MAX(-1). The 
  number of failures will continue to be maintained as INT_MAX.
  Please note that this warning will not be repeated for any assertion.


[33;01mWarning-[SVART-SMAXINT] Exceeding INT_MAX assertion successes[0m
  The number of successes for an assertion has exceeded INT_MAX(-1). The 
  number of failures will continue to be maintained as INT_MAX.
  Please note that this warning will not be repeated for any assertion.

  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 101 (5), uid: 10100100010000011011101111101010101010100100000100001011 (a441bbeaaa410b), levels: '{'haa410b88, 'ha441bbea} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 101 (5), uid: 10101100111001010100011110001100100011001010110001110001 (ace5478c8cac71), levels: '{'h8cac7188, 'hace5478c} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 101 (5), uid: 10100111110010111100111010111001100011000011010001011001 (a7cbceb98c3459), levels: '{'h8c345988, 'ha7cbceb9} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 101 (5), uid: 10101101101000100011011001011101011110011011000010010001 (ada2365d79b091), levels: '{'h79b09188, 'hada2365d} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
ucli% assertion report -r .
[32;01m"iso14443a_tb.appResendLastOnlyWhenExpected", 2989 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_forwarded_to_app .forwardedToApp", 15605 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::verify_forwarded_to_app .appMsgAsExpected", 20804 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_not_forwarded_to_app .notForwarded", 528692 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::verify_dut_cid .cidAsExpected", 84932 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isProtocol2", 142555 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isProtocol1", 76020 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isActiveStar", 7652 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isReadyStar", 28160 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isHalt", 20436 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isActive", 78231 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isReady", 169350 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isIdle", 89006 successes, 0 failures[0m
[32;01m"iso14443a_tb.fdtVerificationBlock.foreverLoop.fdtTime", 428433 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_rx_iface.useAsserts.signalsInReset", 376895 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_rx_iface.useAsserts.socOnlyOneTick", 20804 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_rx_iface.useAsserts.eocOnlyOneTick", 20804 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_rx_iface.useAsserts.errorOnlyOneTick", 16643 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_rx_iface.useAsserts.dataValidOnlyOneTick", 127176 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_rx_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_tx_iface.useAsserts.signalsInReset", 376895 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_tx_iface.useAsserts.reqOnlyOneTick", 60197 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_tx_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 71014 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2_to_part3_rx_iface.useAsserts.signalsInReset", 376895 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2_to_part3_rx_iface.useAsserts.socOnlyOneTick", 550507 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2_to_part3_rx_iface.useAsserts.eocOnlyOneTick", 550507 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2_to_part3_rx_iface.useAsserts.errorOnlyOneTick", 12493 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2_to_part3_rx_iface.useAsserts.dataValidOnlyOneTick", 26988770 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2_to_part3_rx_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part2_tx_iface.useAsserts.signalsInReset", 376895 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part2_tx_iface.useAsserts.reqOnlyOneTick", 11329959 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part2_tx_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 6168122 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2.tx_inst.be_iface.useAsserts.signalsInReset", 376895 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2.tx_inst.be_iface.useAsserts.reqOnlyOneTick", 11758392 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2.tx_inst.be_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 6921243 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part4_rx_iface.useAsserts.signalsInReset", 376895 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part4_rx_iface.useAsserts.socOnlyOneTick", 246903 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part4_rx_iface.useAsserts.eocOnlyOneTick", 246903 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part4_rx_iface.useAsserts.errorOnlyOneTick", 11975 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part4_rx_iface.useAsserts.dataValidOnlyOneTick", 1205850 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part4_rx_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part4_to_part3_tx_iface.useAsserts.signalsInReset", 376895 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part4_to_part3_tx_iface.useAsserts.reqOnlyOneTick", 221237 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part4_to_part3_tx_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 365944 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_routing.useAsserts.signalsInReset", 376895 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_routing.useAsserts.socOnlyOneTick", 550507 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_routing.useAsserts.eocOnlyOneTick", 550507 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_routing.useAsserts.errorOnlyOneTick", 12493 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_routing.useAsserts.dataValidOnlyOneTick", 3026295 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_routing.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_init.useAsserts.signalsInReset", 376895 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_init.useAsserts.socOnlyOneTick", 388487 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_init.useAsserts.eocOnlyOneTick", 388487 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_init.useAsserts.errorOnlyOneTick", 884 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_init.useAsserts.dataValidOnlyOneTick", 2167243 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_init.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bits_to_init.useAsserts.signalsInReset", 376895 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bits_to_init.useAsserts.socOnlyOneTick", 550507 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bits_to_init.useAsserts.eocOnlyOneTick", 550507 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bits_to_init.useAsserts.errorOnlyOneTick", 12493 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bits_to_init.useAsserts.dataValidOnlyOneTick", 24085627 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bits_to_init.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.tx_iface_from_routing.useAsserts.signalsInReset", 376895 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.tx_iface_from_routing.useAsserts.reqOnlyOneTick", 616027 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.tx_iface_from_routing.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 1195593 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.tx_iface_from_init.useAsserts.signalsInReset", 376895 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.tx_iface_from_init.useAsserts.reqOnlyOneTick", 394790 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.tx_iface_from_init.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 677645 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.rx_iface_bits.useAsserts.signalsInReset", 376895 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.rx_iface_bits.useAsserts.socOnlyOneTick", 550507 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.rx_iface_bits.useAsserts.eocOnlyOneTick", 550507 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.rx_iface_bits.useAsserts.errorOnlyOneTick", 12493 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.rx_iface_bits.useAsserts.dataValidOnlyOneTick", 24085627 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.rx_iface_bits.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.tx_iface_bits.useAsserts.signalsInReset", 376895 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.tx_iface_bits.useAsserts.reqOnlyOneTick", 4916744 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.tx_iface_bits.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 3525953 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.initialisation_inst.acSelSizeChecks.acSelSize", 1 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.initialisation_inst.acSelSizeChecks.uidDataSize", 1 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.initialisation_inst.acSelSizeChecks.nvbSize", 1 successes, 0 failures[0m
ucli% quit

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 585725789815956 ps
CPU Time:  46953.920 seconds;       Data structure size:   0.2Mb
Fri Apr 29 04:23:15 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Note-[URG-RDG] Report directory generated
  Report written to directory iso14443a_tb_uid_double_sim/report

[34;01melaborating iso14443a_tb with arguments  -pvalue+iso14443a_tb.UID_SIZE_CODE=2 -pvalue+iso14443a_tb.UID_INPUT_BITS=76 -pvalue+iso14443a_tb.UID_FIXED=14 as iso14443a_tb_uid_triple_sim/simv [0m

Doing common elaboration 
                         Chronologic VCS (TM)
      Version R-2020.12-SP2-6_Full64 -- Fri Apr 29 04:23:17 2022

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Top Level Modules:
       iso14443a_tb
assign 76 iso14443a_tb.UID_INPUT_BITS (Command line)
assign 2 iso14443a_tb.UID_SIZE_CODE (Command line)
assign 14 iso14443a_tb.UID_FIXED (Command line)
TimeScale is 1 ps / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
39 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling module iso14443a_tb
recompiling module iso14443a
recompiling module initialisation
recompiling module iso14443_4a
5 of 39 modules done
	However, due to incremental compilation, only 5 modules need to be compiled. 
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../iso14443a_tb_uid_triple_sim/simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../iso14443a_tb_uid_triple_sim/simv ]; then chmod a-x ../iso14443a_tb_uid_triple_sim/simv; fi
g++  -o ../iso14443a_tb_uid_triple_sim/simv      -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -L/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _4735_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim -lreader_common /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/libBA.a -luclinative /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_save_restore_new.o /usr/synopsys2/verdi/R-2020.12-SP2-6/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../iso14443a_tb_uid_triple_sim/simv up to date
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
CPU time: 1.483 seconds to compile + .299 seconds to elab + .222 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[34;01mSimulating iso14443a_tb_uid_triple_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  Apr 29 04:23 2022
[34;01mNOTE: automatic random seed used: 3881980917[0m

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run
[34;01mNOTE: New UID: Fixed: 1110 (e), uid: 11100000000000000000000000000000000000000000000000000000000000000000000000000000 (e0000000000000000000), levels: '{'h88, 'h88, 'he0000000} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 1110 (e), uid: 11101111111111111111111111111111111111111111111111111111111111111111111111111111 (efffffffffffffffffff), levels: '{'hffffff88, 'hffffff88, 'hefffffff} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 1110 (e), uid: 11101010010010110101100111000100110111000110111011010011110100011000000110101100 (ea4b59c4dc6ed3d181ac), levels: '{'hd181ac88, 'hdc6ed388, 'hea4b59c4} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 1110 (e), uid: 11100101011110100110111010110100000111111100011101100101000110111000010100001101 (e57a6eb41fc7651b850d), levels: '{'h1b850d88, 'h1fc76588, 'he57a6eb4} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 1110 (e), uid: 11101010111100011100100100101011100100110011000110001110001110000001100110011000 (eaf1c92b93318e381998), levels: '{'h38199888, 'h93318e88, 'heaf1c92b} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails

[33;01mWarning-[SVART-AMAXINT] Exceeding INT_MAX assertion attempts[0m
  The number of attempts for an assertion has exceeded INT_MAX(-1). The number
  of attempts will continue to be maintained as INT_MAX.
  Please note that this warning will not be repeated for any assertion.


[33;01mWarning-[SVART-SMAXINT] Exceeding INT_MAX assertion successes[0m
  The number of successes for an assertion has exceeded INT_MAX(-1). The 
  number of failures will continue to be maintained as INT_MAX.
  Please note that this warning will not be repeated for any assertion.


[33;01mWarning-[SVART-SMAXINT] Exceeding INT_MAX assertion successes[0m
  The number of successes for an assertion has exceeded INT_MAX(-1). The 
  number of failures will continue to be maintained as INT_MAX.
  Please note that this warning will not be repeated for any assertion.

  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 1110 (e), uid: 11100101111001010011011010111011100101001100010010101011101000111100110000000100 (e5e536bb94c4aba3cc04), levels: '{'ha3cc0488, 'h94c4ab88, 'he5e536bb} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 1110 (e), uid: 11101101001110100110111100010101010100011110011110011111011110000110000101000011 (ed3a6f1551e79f786143), levels: '{'h78614388, 'h51e79f88, 'hed3a6f15} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 1110 (e), uid: 11100001000110010110010100010010101111010001101101011101000110101110011101101011 (e1196512bd1b5d1ae76b), levels: '{'h1ae76b88, 'hbd1b5d88, 'he1196512} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 1110 (e), uid: 11101101110101110110001100011100110110011110000111010110100001010010101000011001 (edd7631cd9e1d6852a19), levels: '{'h852a1988, 'hd9e1d688, 'hedd7631c} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 1110 (e), uid: 11100100100000100111100010110101010101000100111100010111101110100000000011110010 (e48278b5544f17ba00f2), levels: '{'hba00f288, 'h544f1788, 'he48278b5} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
ucli% assertion report -r .
[32;01m"iso14443a_tb.appResendLastOnlyWhenExpected", 3014 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_forwarded_to_app .forwardedToApp", 15630 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::verify_forwarded_to_app .appMsgAsExpected", 20780 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_not_forwarded_to_app .notForwarded", 635907 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::verify_dut_cid .cidAsExpected", 84897 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isProtocol2", 142613 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isProtocol1", 76020 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isActiveStar", 7665 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isReadyStar", 44090 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isHalt", 23099 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isActive", 78215 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isReady", 255739 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isIdle", 91609 successes, 0 failures[0m
[32;01m"iso14443a_tb.fdtVerificationBlock.foreverLoop.fdtTime", 530749 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_rx_iface.useAsserts.signalsInReset", 378480 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_rx_iface.useAsserts.socOnlyOneTick", 20780 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_rx_iface.useAsserts.eocOnlyOneTick", 20780 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_rx_iface.useAsserts.errorOnlyOneTick", 16518 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_rx_iface.useAsserts.dataValidOnlyOneTick", 126084 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_rx_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_tx_iface.useAsserts.signalsInReset", 378480 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_tx_iface.useAsserts.reqOnlyOneTick", 59770 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_tx_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 70532 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2_to_part3_rx_iface.useAsserts.signalsInReset", 378480 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2_to_part3_rx_iface.useAsserts.socOnlyOneTick", 657772 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2_to_part3_rx_iface.useAsserts.eocOnlyOneTick", 657772 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2_to_part3_rx_iface.useAsserts.errorOnlyOneTick", 12638 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2_to_part3_rx_iface.useAsserts.dataValidOnlyOneTick", 35071179 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2_to_part3_rx_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part2_tx_iface.useAsserts.signalsInReset", 378480 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part2_tx_iface.useAsserts.reqOnlyOneTick", 14040352 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part2_tx_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 7746163 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2.tx_inst.be_iface.useAsserts.signalsInReset", 378480 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2.tx_inst.be_iface.useAsserts.reqOnlyOneTick", 14571101 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2.tx_inst.be_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 8703796 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part4_rx_iface.useAsserts.signalsInReset", 378480 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part4_rx_iface.useAsserts.socOnlyOneTick", 246900 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part4_rx_iface.useAsserts.eocOnlyOneTick", 246900 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part4_rx_iface.useAsserts.errorOnlyOneTick", 12110 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part4_rx_iface.useAsserts.dataValidOnlyOneTick", 1204491 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part4_rx_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part4_to_part3_tx_iface.useAsserts.signalsInReset", 378480 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part4_to_part3_tx_iface.useAsserts.reqOnlyOneTick", 220810 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part4_to_part3_tx_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 365470 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_routing.useAsserts.signalsInReset", 378480 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_routing.useAsserts.socOnlyOneTick", 657772 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_routing.useAsserts.eocOnlyOneTick", 657772 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_routing.useAsserts.errorOnlyOneTick", 12638 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_routing.useAsserts.dataValidOnlyOneTick", 3927548 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_routing.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_init.useAsserts.signalsInReset", 378480 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_init.useAsserts.socOnlyOneTick", 495752 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_init.useAsserts.eocOnlyOneTick", 495752 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_init.useAsserts.errorOnlyOneTick", 881 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_init.useAsserts.dataValidOnlyOneTick", 3070153 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_init.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bits_to_init.useAsserts.signalsInReset", 378480 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bits_to_init.useAsserts.socOnlyOneTick", 657772 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bits_to_init.useAsserts.eocOnlyOneTick", 657772 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bits_to_init.useAsserts.errorOnlyOneTick", 12638 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bits_to_init.useAsserts.dataValidOnlyOneTick", 31275851 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bits_to_init.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.tx_iface_from_routing.useAsserts.signalsInReset", 378480 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.tx_iface_from_routing.useAsserts.reqOnlyOneTick", 724654 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.tx_iface_from_routing.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 1406140 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.tx_iface_from_init.useAsserts.signalsInReset", 378480 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.tx_iface_from_init.useAsserts.reqOnlyOneTick", 503844 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.tx_iface_from_init.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 888664 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.rx_iface_bits.useAsserts.signalsInReset", 378480 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.rx_iface_bits.useAsserts.socOnlyOneTick", 657772 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.rx_iface_bits.useAsserts.eocOnlyOneTick", 657772 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.rx_iface_bits.useAsserts.errorOnlyOneTick", 12638 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.rx_iface_bits.useAsserts.dataValidOnlyOneTick", 31275851 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.rx_iface_bits.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.tx_iface_bits.useAsserts.signalsInReset", 378480 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.tx_iface_bits.useAsserts.reqOnlyOneTick", 5783418 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.tx_iface_bits.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 4155013 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.initialisation_inst.acSelSizeChecks.acSelSize", 1 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.initialisation_inst.acSelSizeChecks.uidDataSize", 1 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.initialisation_inst.acSelSizeChecks.nvbSize", 1 successes, 0 failures[0m
ucli% quit

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 706509244211112 ps
CPU Time:  54349.620 seconds;       Data structure size:   0.2Mb
Fri Apr 29 19:30:13 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Note-[URG-RDG] Report directory generated
  Report written to directory iso14443a_tb_uid_triple_sim/report

[34;01melaborating iso14443a_tb with arguments  -pvalue+iso14443a_tb.UID_SIZE_CODE=0 -pvalue+iso14443a_tb.UID_INPUT_BITS=4 -pvalue+iso14443a_tb.UID_FIXED=251653232 as iso14443a_tb_actual_sim/simv [0m

Doing common elaboration 
                         Chronologic VCS (TM)
      Version R-2020.12-SP2-6_Full64 -- Fri Apr 29 19:30:15 2022

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Top Level Modules:
       iso14443a_tb
assign 4 iso14443a_tb.UID_INPUT_BITS (Command line)
assign 0 iso14443a_tb.UID_SIZE_CODE (Command line)
assign 251653232 iso14443a_tb.UID_FIXED (Command line)
TimeScale is 1 ps / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
39 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling module iso14443a_tb
recompiling module iso14443a
recompiling module initialisation
recompiling module iso14443_4a
5 of 39 modules done
	However, due to incremental compilation, only 5 modules need to be compiled. 
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
make[1]: Entering directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../iso14443a_tb_actual_sim/simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../iso14443a_tb_actual_sim/simv ]; then chmod a-x ../iso14443a_tb_actual_sim/simv; fi
g++  -o ../iso14443a_tb_actual_sim/simv      -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -L/usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _7687_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim -lreader_common /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/libBA.a -luclinative /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys2/vcs/R-2020.12-SP2-6/linux64/lib/vcs_save_restore_new.o /usr/synopsys2/verdi/R-2020.12-SP2-6/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../iso14443a_tb_actual_sim/simv up to date
make[1]: Leaving directory `/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/csrc'
CPU time: 1.531 seconds to compile + .282 seconds to elab + .209 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[34;01mSimulating iso14443a_tb_actual_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  Apr 29 19:30 2022
[34;01mNOTE: automatic random seed used: 3694685044[0m

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run
[34;01mNOTE: New UID: Fixed: 1110111111111110110001110000 (effec70), uid: 11101111111111101100011100000000 (effec700), levels: '{'heffec700} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 1110111111111110110001110000 (effec70), uid: 11101111111111101100011100001111 (effec70f), levels: '{'heffec70f} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 1110111111111110110001110000 (effec70), uid: 11101111111111101100011100000001 (effec701), levels: '{'heffec701} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 1110111111111110110001110000 (effec70), uid: 11101111111111101100011100001011 (effec70b), levels: '{'heffec70b} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 1110111111111110110001110000 (effec70), uid: 11101111111111101100011100000000 (effec700), levels: '{'heffec700} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 1110111111111110110001110000 (effec70), uid: 11101111111111101100011100000101 (effec705), levels: '{'heffec705} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 1110111111111110110001110000 (effec70), uid: 11101111111111101100011100001010 (effec70a), levels: '{'heffec70a} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 1110111111111110110001110000 (effec70), uid: 11101111111111101100011100000001 (effec701), levels: '{'heffec701} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)

[33;01mWarning-[SVART-AMAXINT] Exceeding INT_MAX assertion attempts[0m
  The number of attempts for an assertion has exceeded INT_MAX(-1). The number
  of attempts will continue to be maintained as INT_MAX.
  Please note that this warning will not be repeated for any assertion.


[33;01mWarning-[SVART-SMAXINT] Exceeding INT_MAX assertion successes[0m
  The number of successes for an assertion has exceeded INT_MAX(-1). The 
  number of failures will continue to be maintained as INT_MAX.
  Please note that this warning will not be repeated for any assertion.


[33;01mWarning-[SVART-SMAXINT] Exceeding INT_MAX assertion successes[0m
  The number of successes for an assertion has exceeded INT_MAX(-1). The 
  number of failures will continue to be maintained as INT_MAX.
  Please note that this warning will not be repeated for any assertion.

  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 1110111111111110110001110000 (effec70), uid: 11101111111111101100011100001001 (effec709), levels: '{'heffec709} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
[34;01mNOTE: New UID: Fixed: 1110111111111110110001110000 (effec70), uid: 11101111111111101100011100001011 (effec70b), levels: '{'heffec70b} [0m
State_IDLE + REQA/WUPA
State_IDLE + others
State_READY + AC
State_READY + SELECT
State_READY + others
State_ACTIVE + HLTA
State_ACTIVE + others
State_HALT + WUPA
State_HALT + others
State_READY_STAR + AC
State_READY_STAR + SEL
State_READY_STAR + others
State_ACTIVE_STAR + others
into and out of State_PROTOCOL*
State_READY + all ACs
State_READY + nAC/nSELECT
State_READY + AC/SELECT for wrong level
State_READY + AC/SELECT with level code incorrect
State_READY + SELECT with last bit wrong
State_READY_STAR + all ACs
State_READY_STAR + nAC/nSELECT
State_READY_STAR + AC/SELECT for wrong level
State_READY_STAR + AC/SELECT with level code incorrect
State_READY_STAR + SELECT with last bit wrong
Testing SELECT with CRC error
Testing HLTA with CRC error
Testing part4 comms messages are ignored
  Testing state: State_IDLE
  Testing state: State_READY
  Testing state: State_ACTIVE
  Testing state: State_HALT
  Testing state: State_READY_STAR
  Testing state: State_ACTIVE_STAR
Testing Rule 1) The first block shall be sent by the PCD
Testing State_EXPECT_RATS + valid RATS -> ATS
Testing State_EXPECT_RATS + invalid RATS
Testing State_EXPECT_RATS + others
Testing State_PPS_ALLOWED + valid PPS -> PPSR
Testing State_PPS_ALLOWED + invalid PPS (cid not us) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (dividers) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (crc) -> no reply
Testing State_PPS_ALLOWED + invalid PPS (error) -> no reply
Testing State_PPS_ALLOWED + RATS -> no reply
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_PPS_ALLOWED_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_BEFORE_EACH_TEST with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing S(DESELECT)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing PICC presence check Method 2 (before first I-Block exchange
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_RANDOM_NOT_ZERO
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing no CID
  Testing initialisation comms are ignored
Running test: TestType_STATE_STD_COMMS_ONCE with cid_type CID_NONE
  Testing RATS is ignored
  Testing PPS is ignored
  Testing S(PARAMETERS)
  Testing I-blocks with chaining
  Testing I-blocks with NADs
  Testing valid I-blocks
  Testing valid I-blocks with CRC fails
  Testing valid I-blocks with errors
  Testing R(ACK) with current PCD block num
  Testing R(NAK) with current PCD block num -> R(ACK)
  Testing R(ACK/NAK) with toggled PCD block num
  Testing invalid / errors
  Testing CRC errors
  Testing not for us
  Testing initialisation comms are ignored
ucli% assertion report -r .
[32;01m"iso14443a_tb.appResendLastOnlyWhenExpected", 3014 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_forwarded_to_app .forwardedToApp", 15674 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::verify_forwarded_to_app .appMsgAsExpected", 20796 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_not_forwarded_to_app .notForwarded", 426645 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::verify_dut_cid .cidAsExpected", 84885 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isProtocol2", 142584 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isProtocol1", 76020 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isActiveStar", 7658 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isReadyStar", 14959 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isHalt", 17849 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isActive", 78232 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isReady", 85504 successes, 0 failures[0m
[32;01m"iso14443a_tb.\ISO14443a_TbSequence::check_state .isIdle", 86361 successes, 0 failures[0m
[32;01m"iso14443a_tb.fdtVerificationBlock.foreverLoop.fdtTime", 331393 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_rx_iface.useAsserts.signalsInReset", 375375 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_rx_iface.useAsserts.socOnlyOneTick", 20796 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_rx_iface.useAsserts.eocOnlyOneTick", 20796 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_rx_iface.useAsserts.errorOnlyOneTick", 16550 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_rx_iface.useAsserts.dataValidOnlyOneTick", 125798 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_rx_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_tx_iface.useAsserts.signalsInReset", 375375 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_tx_iface.useAsserts.reqOnlyOneTick", 59669 successes, 0 failures[0m
[32;01m"iso14443a_tb.app_tx_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 70433 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2_to_part3_rx_iface.useAsserts.signalsInReset", 375375 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2_to_part3_rx_iface.useAsserts.socOnlyOneTick", 448539 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2_to_part3_rx_iface.useAsserts.eocOnlyOneTick", 448539 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2_to_part3_rx_iface.useAsserts.errorOnlyOneTick", 12569 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2_to_part3_rx_iface.useAsserts.dataValidOnlyOneTick", 19303041 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2_to_part3_rx_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part2_tx_iface.useAsserts.signalsInReset", 375375 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part2_tx_iface.useAsserts.reqOnlyOneTick", 8751255 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part2_tx_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 4348011 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2.tx_inst.be_iface.useAsserts.signalsInReset", 375375 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2.tx_inst.be_iface.useAsserts.reqOnlyOneTick", 9082648 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part2.tx_inst.be_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 4906677 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part4_rx_iface.useAsserts.signalsInReset", 375375 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part4_rx_iface.useAsserts.socOnlyOneTick", 246910 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part4_rx_iface.useAsserts.eocOnlyOneTick", 246910 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part4_rx_iface.useAsserts.errorOnlyOneTick", 12026 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part4_rx_iface.useAsserts.dataValidOnlyOneTick", 1203433 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3_to_part4_rx_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part4_to_part3_tx_iface.useAsserts.signalsInReset", 375375 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part4_to_part3_tx_iface.useAsserts.reqOnlyOneTick", 220709 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part4_to_part3_tx_iface.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 365358 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_routing.useAsserts.signalsInReset", 375375 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_routing.useAsserts.socOnlyOneTick", 448539 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_routing.useAsserts.eocOnlyOneTick", 448539 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_routing.useAsserts.errorOnlyOneTick", 12569 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_routing.useAsserts.dataValidOnlyOneTick", 2169071 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_routing.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_init.useAsserts.signalsInReset", 375375 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_init.useAsserts.socOnlyOneTick", 286519 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_init.useAsserts.eocOnlyOneTick", 286519 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_init.useAsserts.errorOnlyOneTick", 884 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_init.useAsserts.dataValidOnlyOneTick", 1312924 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bytes_to_init.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bits_to_init.useAsserts.signalsInReset", 375375 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bits_to_init.useAsserts.socOnlyOneTick", 448539 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bits_to_init.useAsserts.eocOnlyOneTick", 448539 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bits_to_init.useAsserts.errorOnlyOneTick", 12569 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bits_to_init.useAsserts.dataValidOnlyOneTick", 17248210 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.rx_iface_bits_to_init.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.tx_iface_from_routing.useAsserts.signalsInReset", 375375 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.tx_iface_from_routing.useAsserts.reqOnlyOneTick", 511532 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.tx_iface_from_routing.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 994525 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.tx_iface_from_init.useAsserts.signalsInReset", 375375 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.tx_iface_from_init.useAsserts.reqOnlyOneTick", 290823 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.tx_iface_from_init.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 477177 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.rx_iface_bits.useAsserts.signalsInReset", 375375 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.rx_iface_bits.useAsserts.socOnlyOneTick", 448539 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.rx_iface_bits.useAsserts.eocOnlyOneTick", 448539 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.rx_iface_bits.useAsserts.errorOnlyOneTick", 12569 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.rx_iface_bits.useAsserts.dataValidOnlyOneTick", 17248210 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.rx_iface_bits.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 4294967295 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.tx_iface_bits.useAsserts.signalsInReset", 375375 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.tx_iface_bits.useAsserts.reqOnlyOneTick", 4082983 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.framing_inst.tx_iface_bits.useAsserts.signalChangesOnlyAfterReqOrWhenIdle", 2811036 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.initialisation_inst.acSelSizeChecks.acSelSize", 1 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.initialisation_inst.acSelSizeChecks.uidDataSize", 1 successes, 0 failures[0m
[32;01m"iso14443a_tb.dut.part3.initialisation_inst.acSelSizeChecks.nvbSize", 1 successes, 0 failures[0m
ucli% quit

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 470639953298196 ps
CPU Time:  36259.500 seconds;       Data structure size:   0.2Mb
Sat Apr 30 05:35:19 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Note-[URG-RDG] Report directory generated
  Report written to directory iso14443a_tb_actual_sim/report

]0;aparlane@micro0:~/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs\]0;~/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs
[32maparlane@micro0 [33m~/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs[0m
$xit
]0;aparlane@micro0:~/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs\]0;~/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs
[32maparlane@micro0 [33m~/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs[0m
$make frame_decode_tb RANDOM_SEED=179330076[C[C[1@m[1@a[1@k[1@e[1@ [1@f[1@r[1@a[C[1@m[1@e[1@_[1@d[1@e[1@c[1@o[1@d[1@e[1@_[1@t[1@b[1@ [1@&[1@&[1@ 
[34;01mSimulating frame_decode_tb_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  May  2 15:58 2022
[34;01mNOTE: automatic random seed used: 2753726401[0m

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run
Testing an 8 bit frame with parity bit OK
Testing an 8 bit frame with parity FAIL
Testing an 8 bit frame with parity bit missing
Testing 8 bit frame with errors
Testing 0 to 7 bit frames
Testing random length frames
Testing random length frames with parity fail
Testing frames with missing last parity bit
ucli% assertion report -r .
[32;01m"frame_decode_tb.lastBitCorrect", 1008 successes, 0 failures[0m
[32;01m"frame_decode_tb.lastBitStableBetweenFrames", 4010 successes, 0 failures[0m
[32;01m"frame_decode_tb.do_test.recvQueueNotEmpty.receivedExpected", 4011 successes, 0 failures[0m
[32;01m"frame_decode_tb.do_test.receivedOneTransaction", 4011 successes, 0 failures[0m
[32;01m"frame_decode_tb.do_test.missingLastParity.lastBitIsParity", 1001 successes, 0 failures[0m
[32;01m"frame_decode_tb.in_iface.useAsserts.signalsInReset", 9 successes, 0 failures[0m
[32;01m"frame_decode_tb.in_iface.useAsserts.socOnlyOneTick", 4011 successes, 0 failures[0m
[32;01m"frame_decode_tb.in_iface.useAsserts.eocOnlyOneTick", 4011 successes, 0 failures[0m
[32;01m"frame_decode_tb.in_iface.useAsserts.errorOnlyOneTick", 1000 successes, 0 failures[0m
[32;01m"frame_decode_tb.in_iface.useAsserts.dataValidOnlyOneTick", 149912 successes, 0 failures[0m
[32;01m"frame_decode_tb.in_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 1009262 successes, 0 failures[0m
[32;01m"frame_decode_tb.out_iface.useAsserts.signalsInReset", 9 successes, 0 failures[0m
[32;01m"frame_decode_tb.out_iface.useAsserts.socOnlyOneTick", 4011 successes, 0 failures[0m
[32;01m"frame_decode_tb.out_iface.useAsserts.eocOnlyOneTick", 4011 successes, 0 failures[0m
[32;01m"frame_decode_tb.out_iface.useAsserts.errorOnlyOneTick", 3003 successes, 0 failures[0m
[32;01m"frame_decode_tb.out_iface.useAsserts.dataValidOnlyOneTick", 112572 successes, 0 failures[0m
[32;01m"frame_decode_tb.out_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 1009262 successes, 0 failures[0m
ucli% quit

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 74429072325 ps
CPU Time:      3.370 seconds;       Data structure size:   0.0Mb
Mon May  2 15:58:58 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Load Failed: 
Warning-[UCAPI-SNF] Shape Not Found
  'Fsm' coverage shape is not there in the vdb 'frame_decode_tb_sim/simv.vdb'.
  Coverage of this metric will not be reported.
  Please check if proper -cm option was used at compile time.

Note-[URG-RDG] Report directory generated
  Report written to directory frame_decode_tb_sim/report

[34;01mSimulating frame_decode_tb_sim[0m

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-6_Full64; Runtime version R-2020.12-SP2-6_Full64;  May  2 15:58 2022

 VCS Coverage Metrics Release R-2020.12-SP2-6_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
ucli% run
Testing an 8 bit frame with parity bit OK
Testing an 8 bit frame with parity FAIL
Testing an 8 bit frame with parity bit missing
Testing 8 bit frame with errors
Testing 0 to 7 bit frames
Testing random length frames
Testing random length frames with parity fail
Testing frames with missing last parity bit
ucli% assertion report -r .
[32;01m"frame_decode_tb.lastBitCorrect", 1008 successes, 0 failures[0m
[32;01m"frame_decode_tb.lastBitStableBetweenFrames", 4010 successes, 0 failures[0m
[32;01m"frame_decode_tb.do_test.recvQueueNotEmpty.receivedExpected", 4011 successes, 0 failures[0m
[32;01m"frame_decode_tb.do_test.receivedOneTransaction", 4011 successes, 0 failures[0m
[32;01m"frame_decode_tb.do_test.missingLastParity.lastBitIsParity", 1001 successes, 0 failures[0m
[32;01m"frame_decode_tb.in_iface.useAsserts.signalsInReset", 9 successes, 0 failures[0m
[32;01m"frame_decode_tb.in_iface.useAsserts.socOnlyOneTick", 4011 successes, 0 failures[0m
[32;01m"frame_decode_tb.in_iface.useAsserts.eocOnlyOneTick", 4011 successes, 0 failures[0m
[32;01m"frame_decode_tb.in_iface.useAsserts.errorOnlyOneTick", 1000 successes, 0 failures[0m
[32;01m"frame_decode_tb.in_iface.useAsserts.dataValidOnlyOneTick", 152362 successes, 0 failures[0m
[32;01m"frame_decode_tb.in_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 1023956 successes, 0 failures[0m
[32;01m"frame_decode_tb.out_iface.useAsserts.signalsInReset", 9 successes, 0 failures[0m
[32;01m"frame_decode_tb.out_iface.useAsserts.socOnlyOneTick", 4011 successes, 0 failures[0m
[32;01m"frame_decode_tb.out_iface.useAsserts.eocOnlyOneTick", 4011 successes, 0 failures[0m
[32;01m"frame_decode_tb.out_iface.useAsserts.errorOnlyOneTick", 3003 successes, 0 failures[0m
[32;01m"frame_decode_tb.out_iface.useAsserts.dataValidOnlyOneTick", 114534 successes, 0 failures[0m
[32;01m"frame_decode_tb.out_iface.useAsserts.rxInterfaceInitial.foreverBlock.outputsValid", 1023956 successes, 0 failures[0m
ucli% quit

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 75512696049 ps
CPU Time:      3.410 seconds;       Data structure size:   0.0Mb
Mon May  2 15:59:02 2022
Note: Bumping stack limit from 10240 to unlimited Kbytes.
URG Version R-2020.12-SP2-6                                    infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Load Failed: 
Warning-[UCAPI-SNF] Shape Not Found
  'Fsm' coverage shape is not there in the vdb 'frame_decode_tb_sim/simv.vdb'.
  Coverage of this metric will not be reported.
  Please check if proper -cm option was used at compile time.

Note-[URG-RDG] Report directory generated
  Report written to directory frame_decode_tb_sim/report
