Warning (10268): Verilog HDL information at isZeroReg.v(13): always construct contains both blocking and non-blocking assignments
