--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml optohybrid_top.twx optohybrid_top.ncd -o optohybrid_top.twr
optohybrid_top.pcf

Design file:              optohybrid_top.ncd
Physical constraint file: optohybrid_top.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN2
  Clock network: fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN2
  Clock network: fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 18.148ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN2
  Clock network: fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk40MHz = PERIOD TIMEGRP "clk40MHz" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk40MHz = PERIOD TIMEGRP "clk40MHz" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y42.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y40.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y43.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk40MHz_0 = PERIOD TIMEGRP "clk40MHz_0" TS_fpga_clk / 
0.8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 43029 paths analyzed, 15639 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.004ns.
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_71 (SLICE_X42Y104.CE), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_71 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.022ns (Levels of Logic = 2)
  Clock Path Skew:      0.147ns (1.000 - 0.853)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_71
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y87.AQ      Tcko                  0.408   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<1>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0
    SLICE_X86Y82.D1      net (fanout=387)      1.807   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<0>
    SLICE_X86Y82.CMUX    Topdc                 0.338   link_tracking_1_inst/tracking_core_inst/fifo_din<190>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0045[191:0]_4100
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0045[191:0]_2_f7_99
    SLICE_X78Y84.A1      net (fanout=1)        1.087   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0045[191:0]<190>
    SLICE_X78Y84.A       Tilo                  0.205   link_tracking_1_inst/tracking_core_inst/fifo_wr
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0072_inv1
    SLICE_X42Y104.CE     net (fanout=192)      3.863   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/en_o_rstpot
    SLICE_X42Y104.CLK    Tceck                 0.314   link_tracking_1_inst/tracking_core_inst/fifo_din<71>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_71
    -------------------------------------------------  ---------------------------
    Total                                      8.022ns (1.265ns logic, 6.757ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_71 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.930ns (Levels of Logic = 2)
  Clock Path Skew:      0.147ns (1.000 - 0.853)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_71
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y87.AQ      Tcko                  0.408   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<1>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0
    SLICE_X86Y82.C4      net (fanout=387)      1.710   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<0>
    SLICE_X86Y82.CMUX    Tilo                  0.343   link_tracking_1_inst/tracking_core_inst/fifo_din<190>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0045[191:0]_3100
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0045[191:0]_2_f7_99
    SLICE_X78Y84.A1      net (fanout=1)        1.087   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0045[191:0]<190>
    SLICE_X78Y84.A       Tilo                  0.205   link_tracking_1_inst/tracking_core_inst/fifo_wr
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0072_inv1
    SLICE_X42Y104.CE     net (fanout=192)      3.863   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/en_o_rstpot
    SLICE_X42Y104.CLK    Tceck                 0.314   link_tracking_1_inst/tracking_core_inst/fifo_din<71>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_71
    -------------------------------------------------  ---------------------------
    Total                                      7.930ns (1.270ns logic, 6.660ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_71 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.727ns (Levels of Logic = 2)
  Clock Path Skew:      0.147ns (1.000 - 0.853)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_71
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y87.AQ      Tcko                  0.408   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<1>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0
    SLICE_X84Y83.C4      net (fanout=387)      1.680   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<0>
    SLICE_X84Y83.CMUX    Tilo                  0.361   link_tracking_1_inst/tracking_core_inst/fifo_din<191>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0045[191:0]_3101
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0045[191:0]_2_f7_100
    SLICE_X78Y84.A2      net (fanout=1)        0.896   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0045[191:0]<191>
    SLICE_X78Y84.A       Tilo                  0.205   link_tracking_1_inst/tracking_core_inst/fifo_wr
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0072_inv1
    SLICE_X42Y104.CE     net (fanout=192)      3.863   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/en_o_rstpot
    SLICE_X42Y104.CLK    Tceck                 0.314   link_tracking_1_inst/tracking_core_inst/fifo_din<71>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_71
    -------------------------------------------------  ---------------------------
    Total                                      7.727ns (1.288ns logic, 6.439ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_75 (SLICE_X42Y101.CE), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_75 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.997ns (Levels of Logic = 2)
  Clock Path Skew:      0.152ns (1.005 - 0.853)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y87.AQ      Tcko                  0.408   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<1>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0
    SLICE_X86Y82.D1      net (fanout=387)      1.807   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<0>
    SLICE_X86Y82.CMUX    Topdc                 0.338   link_tracking_1_inst/tracking_core_inst/fifo_din<190>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0045[191:0]_4100
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0045[191:0]_2_f7_99
    SLICE_X78Y84.A1      net (fanout=1)        1.087   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0045[191:0]<190>
    SLICE_X78Y84.A       Tilo                  0.205   link_tracking_1_inst/tracking_core_inst/fifo_wr
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0072_inv1
    SLICE_X42Y101.CE     net (fanout=192)      3.838   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/en_o_rstpot
    SLICE_X42Y101.CLK    Tceck                 0.314   link_tracking_1_inst/tracking_core_inst/fifo_din<75>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_75
    -------------------------------------------------  ---------------------------
    Total                                      7.997ns (1.265ns logic, 6.732ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_75 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.905ns (Levels of Logic = 2)
  Clock Path Skew:      0.152ns (1.005 - 0.853)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y87.AQ      Tcko                  0.408   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<1>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0
    SLICE_X86Y82.C4      net (fanout=387)      1.710   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<0>
    SLICE_X86Y82.CMUX    Tilo                  0.343   link_tracking_1_inst/tracking_core_inst/fifo_din<190>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0045[191:0]_3100
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0045[191:0]_2_f7_99
    SLICE_X78Y84.A1      net (fanout=1)        1.087   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0045[191:0]<190>
    SLICE_X78Y84.A       Tilo                  0.205   link_tracking_1_inst/tracking_core_inst/fifo_wr
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0072_inv1
    SLICE_X42Y101.CE     net (fanout=192)      3.838   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/en_o_rstpot
    SLICE_X42Y101.CLK    Tceck                 0.314   link_tracking_1_inst/tracking_core_inst/fifo_din<75>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_75
    -------------------------------------------------  ---------------------------
    Total                                      7.905ns (1.270ns logic, 6.635ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_75 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.702ns (Levels of Logic = 2)
  Clock Path Skew:      0.152ns (1.005 - 0.853)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y87.AQ      Tcko                  0.408   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<1>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0
    SLICE_X84Y83.C4      net (fanout=387)      1.680   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<0>
    SLICE_X84Y83.CMUX    Tilo                  0.361   link_tracking_1_inst/tracking_core_inst/fifo_din<191>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0045[191:0]_3101
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0045[191:0]_2_f7_100
    SLICE_X78Y84.A2      net (fanout=1)        0.896   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0045[191:0]<191>
    SLICE_X78Y84.A       Tilo                  0.205   link_tracking_1_inst/tracking_core_inst/fifo_wr
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0072_inv1
    SLICE_X42Y101.CE     net (fanout=192)      3.838   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/en_o_rstpot
    SLICE_X42Y101.CLK    Tceck                 0.314   link_tracking_1_inst/tracking_core_inst/fifo_din<75>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_75
    -------------------------------------------------  ---------------------------
    Total                                      7.702ns (1.288ns logic, 6.414ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_72 (SLICE_X46Y101.CE), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_72 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.993ns (Levels of Logic = 2)
  Clock Path Skew:      0.153ns (1.006 - 0.853)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_72
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y87.AQ      Tcko                  0.408   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<1>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0
    SLICE_X86Y82.D1      net (fanout=387)      1.807   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<0>
    SLICE_X86Y82.CMUX    Topdc                 0.338   link_tracking_1_inst/tracking_core_inst/fifo_din<190>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0045[191:0]_4100
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0045[191:0]_2_f7_99
    SLICE_X78Y84.A1      net (fanout=1)        1.087   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0045[191:0]<190>
    SLICE_X78Y84.A       Tilo                  0.205   link_tracking_1_inst/tracking_core_inst/fifo_wr
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0072_inv1
    SLICE_X46Y101.CE     net (fanout=192)      3.834   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/en_o_rstpot
    SLICE_X46Y101.CLK    Tceck                 0.314   link_tracking_1_inst/tracking_core_inst/fifo_din<72>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_72
    -------------------------------------------------  ---------------------------
    Total                                      7.993ns (1.265ns logic, 6.728ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_72 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.901ns (Levels of Logic = 2)
  Clock Path Skew:      0.153ns (1.006 - 0.853)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_72
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y87.AQ      Tcko                  0.408   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<1>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0
    SLICE_X86Y82.C4      net (fanout=387)      1.710   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<0>
    SLICE_X86Y82.CMUX    Tilo                  0.343   link_tracking_1_inst/tracking_core_inst/fifo_din<190>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0045[191:0]_3100
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0045[191:0]_2_f7_99
    SLICE_X78Y84.A1      net (fanout=1)        1.087   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0045[191:0]<190>
    SLICE_X78Y84.A       Tilo                  0.205   link_tracking_1_inst/tracking_core_inst/fifo_wr
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0072_inv1
    SLICE_X46Y101.CE     net (fanout=192)      3.834   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/en_o_rstpot
    SLICE_X46Y101.CLK    Tceck                 0.314   link_tracking_1_inst/tracking_core_inst/fifo_din<72>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_72
    -------------------------------------------------  ---------------------------
    Total                                      7.901ns (1.270ns logic, 6.631ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_72 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.698ns (Levels of Logic = 2)
  Clock Path Skew:      0.153ns (1.006 - 0.853)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_72
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y87.AQ      Tcko                  0.408   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<1>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt_0
    SLICE_X84Y83.C4      net (fanout=387)      1.680   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/cnt<0>
    SLICE_X84Y83.CMUX    Tilo                  0.361   link_tracking_1_inst/tracking_core_inst/fifo_din<191>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0045[191:0]_3101
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/Mmux_n0045[191:0]_2_f7_100
    SLICE_X78Y84.A2      net (fanout=1)        0.896   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/n0045[191:0]<191>
    SLICE_X78Y84.A       Tilo                  0.205   link_tracking_1_inst/tracking_core_inst/fifo_wr
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/_n0072_inv1
    SLICE_X46Y101.CE     net (fanout=192)      3.834   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/en_o_rstpot
    SLICE_X46Y101.CLK    Tceck                 0.314   link_tracking_1_inst/tracking_core_inst/fifo_din<72>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_72
    -------------------------------------------------  ---------------------------
    Total                                      7.698ns (1.288ns logic, 6.410ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk40MHz_0 = PERIOD TIMEGRP "clk40MHz_0" TS_fpga_clk / 0.8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X3Y42.DIBDI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_186 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.071 - 0.069)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_186 to link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y85.CQ      Tcko                  0.200   link_tracking_1_inst/tracking_core_inst/fifo_din<186>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_186
    RAMB8_X3Y42.DIBDI0   net (fanout=1)        0.123   link_tracking_1_inst/tracking_core_inst/fifo_din<186>
    RAMB8_X3Y42.CLKAWRCLKTrckd_DIB   (-Th)     0.053   link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.147ns logic, 0.123ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X3Y42.DIBDI8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_189 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.338ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.071 - 0.069)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_189 to link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y85.CQ      Tcko                  0.234   link_tracking_1_inst/tracking_core_inst/fifo_din<189>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_189
    RAMB8_X3Y42.DIBDI8   net (fanout=1)        0.157   link_tracking_1_inst/tracking_core_inst/fifo_din<189>
    RAMB8_X3Y42.CLKAWRCLKTrckd_DIB   (-Th)     0.053   link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.338ns (0.181ns logic, 0.157ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y50.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.380ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_75 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.383ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.070 - 0.067)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_75 to link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y101.CQ     Tcko                  0.200   link_tracking_1_inst/tracking_core_inst/fifo_din<75>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_75
    RAMB8_X2Y50.DIADI3   net (fanout=1)        0.236   link_tracking_1_inst/tracking_core_inst/fifo_din<75>
    RAMB8_X2Y50.CLKAWRCLKTrckd_DIA   (-Th)     0.053   link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.383ns (0.147ns logic, 0.236ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk40MHz_0 = PERIOD TIMEGRP "clk40MHz_0" TS_fpga_clk / 0.8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y42.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y40.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y43.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_fpga_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fpga_clk                    |     20.000ns|      5.000ns|      6.403ns|            0|            0|            0|        43029|
| TS_clk40MHz_0                 |     25.000ns|      8.004ns|          N/A|            0|            0|        43029|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk_i     |    8.004|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 43029 paths, 0 nets, and 15192 connections

Design statistics:
   Minimum period:   8.004ns{1}   (Maximum frequency: 124.938MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 13 15:10:50 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 348 MB



