$date
  Thu Oct 27 16:25:05 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module bcd7seg_tb $end
$var reg 4 ! tx[3:0] $end
$var reg 7 " ty1[6:0] $end
$var reg 7 # ty2[6:0] $end
$scope module uut1 $end
$var reg 4 $ x[3:0] $end
$var reg 7 % y[6:0] $end
$upscope $end
$scope module uut2 $end
$var reg 4 & x[3:0] $end
$var reg 7 ' y[6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
b1011110 "
b0000001 #
b0000 $
b1011110 %
b0000 &
b0000001 '
#10000000
b0001 !
b1011111 "
b1001111 #
b0001 $
b1011111 %
b0001 &
b1001111 '
#20000000
b0010 !
b0010011 "
b0010010 #
b0010 $
b0010011 %
b0010 &
b0010010 '
#30000000
b0011 !
b1011011 "
b0000110 #
b0011 $
b1011011 %
b0011 &
b0000110 '
#40000000
b0100 !
b1001101 "
b1001100 #
b0100 $
b1001101 %
b0100 &
b1001100 '
#50000000
b0101 !
b1001111 "
b0100100 #
b0101 $
b1001111 %
b0101 &
b0100100 '
#60000000
b0110 !
b1011111 "
b0100000 #
b0110 $
b1011111 %
b0110 &
b0100000 '
#70000000
b0111 !
b0001111 #
b0111 $
b0111 &
b0001111 '
#80000000
b1000 !
b0010000 "
b0000000 #
b1000 $
b0010000 %
b1000 &
b0000000 '
#90000000
b1001 !
b1011011 "
b0000100 #
b1001 $
b1011011 %
b1001 &
b0000100 '
#100000000
