-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Mon Sep 13 19:31:41 EDT 2021                        

Solution Settings: inPlaceNTT_DIF_precomp.v5
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/utils.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/src/main.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF_precomp/core                     267  174267     174273            0  0        ? 
    Design Total:                                    267  174267     174273            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                    Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ------------------------------------------------- ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                              
    BLOCK_2R1W_RBW_DUAL_rport(38,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(39,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(40,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(41,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(42,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(43,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(44,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(45,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(46,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(47,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(48,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(49,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(50,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(51,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(52,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(53,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(54,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(55,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(56,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(57,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(58,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(59,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(60,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(61,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(62,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(63,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(64,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(65,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(66,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(67,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(68,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(69,6,32,64,64,32,1)          0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(22,6,32,64,64,32,1)        0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(23,6,32,64,64,32,1)        0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(24,6,32,64,64,32,1)        0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(25,6,32,64,64,32,1)        0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(26,6,32,64,64,32,1)        0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(27,6,32,64,64,32,1)        0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(28,6,32,64,64,32,1)        0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(29,6,32,64,64,32,1)        0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(30,6,32,64,64,32,1)        0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(31,6,32,64,64,32,1)        0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(32,6,32,64,64,32,1)        0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(33,6,32,64,64,32,1)        0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(34,6,32,64,64,32,1)        0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(35,6,32,64,64,32,1)        0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(36,6,32,64,64,32,1)        0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(37,6,32,64,64,32,1)        0.000     0.000      0.000            0.000 2.400          2           0 
    [Lib: ccs_ioport]                                                                                                               
    ccs_in(14,32)                                          0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_in(15,32)                                          0.000     0.000      0.000            0.000 0.000          1           0 
    ccs_sync_in_wait(12)                                   0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_sync_out_wait(18)                                  0.000     0.000      0.000            0.000 0.000          1           1 
    [Lib: cluster]                                                                                                                  
    modulo_add_12aaf73a68dd9ce714254cc9a57be62160d2()     96.000     0.000      0.000            0.000 0.320          1           1 
    modulo_sub_cc250ff62aef060f45cde5681b558542635b()     64.000     0.000      0.000            0.000 0.320          1           1 
    mult_b3d4a0c17af05a92530fe047f70695c970ca()         6426.000     0.000      0.000            0.000 0.320          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                
    mgc_add(10,0,10,0,10)                                 10.000     0.000     10.000            9.000 1.035          3           3 
    mgc_add(10,0,2,1,11)                                  10.000     0.000     10.000            9.000 1.035          1           1 
    mgc_add(11,0,10,0,11)                                 11.000     0.000     11.000           10.000 1.050          1           1 
    mgc_add(11,0,11,0,11)                                 11.000     0.000     11.000           10.000 1.050          1           1 
    mgc_add(32,0,32,0,32)                                 32.000     0.000     32.000           31.000 1.365          2           2 
    mgc_add(4,0,1,1,4)                                     4.000     0.000      4.000            3.000 0.945          1           1 
    mgc_add(4,0,4,0,4)                                     4.000     0.000      4.000            3.000 0.945          1           1 
    mgc_add(5,0,2,1,5)                                     5.000     0.000      5.000            4.000 0.960          1           1 
    mgc_and(1,2)                                           1.000     0.000      1.000            0.000 0.550          0         341 
    mgc_and(1,3)                                           1.000     0.000      1.000            0.000 0.550          0         103 
    mgc_and(1,4)                                           1.000     0.000      1.000            0.000 0.550          0          15 
    mgc_and(10,2)                                         10.000     0.000     10.000            0.000 0.550          0           2 
    mgc_and(2,2)                                           2.000     0.000      2.000            0.000 0.550          0          16 
    mgc_mul(10,0,10,0,10)                                608.000     1.000      0.000            0.000 3.713          1           1 
    mgc_mux(1,1,2)                                         1.000     0.000      1.000            0.000 0.080          0           2 
    mgc_mux(32,1,2)                                       32.000     0.000     32.000            0.000 0.080          0          65 
    mgc_mux(4,1,2)                                         4.000     0.000      4.000            0.000 0.080          0           2 
    mgc_mux1hot(10,3)                                     14.463     0.000     14.463            0.000 0.550          0           1 
    mgc_mux1hot(32,16)                                   206.036     0.000    206.036            0.000 1.500          2           4 
    mgc_mux1hot(6,3)                                       8.678     0.000      8.678            0.000 0.550          0           1 
    mgc_nor(1,2)                                           1.000     0.000      1.000            0.000 0.550          0         156 
    mgc_nor(1,3)                                           1.000     0.000      1.000            0.000 0.550          0          13 
    mgc_nor(1,4)                                           1.000     0.000      1.000            0.000 0.550          0           3 
    mgc_nor(1,6)                                           1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_not(1)                                             0.000     0.000      0.000            0.000 0.000          0         243 
    mgc_not(10)                                            0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(32)                                            0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(4)                                             0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_or(1,2)                                            1.000     0.000      1.000            0.000 0.550          0          22 
    mgc_or(1,3)                                            1.000     0.000      1.000            0.000 0.550          0          17 
    mgc_or(1,4)                                            1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_or(1,7)                                            2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                             0.000     0.000      0.000            0.000 0.320          0          67 
    mgc_reg_pos(1,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000 0.320          0         101 
    mgc_reg_pos(10,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(10,0,0,1,1,1,1)                            0.000     0.000      0.000            0.000 0.320          0           3 
    mgc_reg_pos(11,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(11,0,0,1,1,1,1)                            0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(32,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000 0.320          0          69 
    mgc_reg_pos(4,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_shift_l(1,0,4,10)                                  8.738     0.000      8.738            0.000 0.550          1           0 
    mgc_shift_l(1,0,4,11)                                  9.595     0.000      9.595            0.000 0.550          1           1 
    [Lib: mgc_ioport]                                                                                                               
    mgc_io_sync(0)                                         0.000     0.000      0.000            0.000 0.000         50          50 
                                                                                                                                    
    TOTAL AREA (After Assignment):                     11005.880     1.000   3812.000          128.000                              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   7763.4         11140.3         11010.9        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           7763.4 (100%)  11135.3 (100%)  11005.9 (100%) 
      MUX:               412.1   (5%)   3118.0  (28%)   2937.3  (27%) 
      FUNC:             7351.3  (95%)   7287.3  (65%)   7342.6  (67%) 
      LOGIC:               0.0           730.0   (7%)    726.0   (7%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             5.0   (0%)      5.0   (0%) 
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             5.0 (100%)      5.0 (100%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                                Size(bits) Gated Register CG Opt Done Variables                                             
    --------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    p.sva                                           32         Y           Y      p.sva                                                 
    tmp#1.lpi#4.dfm                                 32         Y                  tmp#1.lpi#4.dfm                                       
    tmp#2.lpi#3.dfm                                 32         Y           Y      tmp#2.lpi#3.dfm                                       
    tmp#3.lpi#3.dfm                                 32         Y           Y      tmp#3.lpi#3.dfm                                       
    tmp.lpi#4.dfm                                   32         Y                  tmp.lpi#4.dfm                                         
    twiddle:rsc(0)(0)i.qb_d.bfwt                    32         Y           Y      twiddle:rsc(0)(0)i.qb_d.bfwt                          
    twiddle:rsc(0)(1)i.qb_d.bfwt                    32         Y           Y      twiddle:rsc(0)(1)i.qb_d.bfwt                          
    twiddle:rsc(0)(2)i.qb_d.bfwt                    32         Y           Y      twiddle:rsc(0)(2)i.qb_d.bfwt                          
    twiddle:rsc(0)(3)i.qb_d.bfwt                    32         Y           Y      twiddle:rsc(0)(3)i.qb_d.bfwt                          
    twiddle:rsc(0)(4)i.qb_d.bfwt                    32         Y           Y      twiddle:rsc(0)(4)i.qb_d.bfwt                          
    twiddle:rsc(0)(5)i.qb_d.bfwt                    32         Y           Y      twiddle:rsc(0)(5)i.qb_d.bfwt                          
    twiddle:rsc(0)(6)i.qb_d.bfwt                    32         Y           Y      twiddle:rsc(0)(6)i.qb_d.bfwt                          
    twiddle:rsc(0)(7)i.qb_d.bfwt                    32         Y           Y      twiddle:rsc(0)(7)i.qb_d.bfwt                          
    twiddle:rsc(1)(0)i.qb_d.bfwt                    32         Y           Y      twiddle:rsc(1)(0)i.qb_d.bfwt                          
    twiddle:rsc(1)(1)i.qb_d.bfwt                    32         Y           Y      twiddle:rsc(1)(1)i.qb_d.bfwt                          
    twiddle:rsc(1)(2)i.qb_d.bfwt                    32         Y           Y      twiddle:rsc(1)(2)i.qb_d.bfwt                          
    twiddle:rsc(1)(3)i.qb_d.bfwt                    32         Y           Y      twiddle:rsc(1)(3)i.qb_d.bfwt                          
    twiddle:rsc(1)(4)i.qb_d.bfwt                    32         Y           Y      twiddle:rsc(1)(4)i.qb_d.bfwt                          
    twiddle:rsc(1)(5)i.qb_d.bfwt                    32         Y           Y      twiddle:rsc(1)(5)i.qb_d.bfwt                          
    twiddle:rsc(1)(6)i.qb_d.bfwt                    32         Y           Y      twiddle:rsc(1)(6)i.qb_d.bfwt                          
    twiddle:rsc(1)(7)i.qb_d.bfwt                    32         Y           Y      twiddle:rsc(1)(7)i.qb_d.bfwt                          
    twiddle_h:rsc(0)(0)i.qb_d.bfwt                  32         Y           Y      twiddle_h:rsc(0)(0)i.qb_d.bfwt                        
    twiddle_h:rsc(0)(1)i.qb_d.bfwt                  32         Y           Y      twiddle_h:rsc(0)(1)i.qb_d.bfwt                        
    twiddle_h:rsc(0)(2)i.qb_d.bfwt                  32         Y           Y      twiddle_h:rsc(0)(2)i.qb_d.bfwt                        
    twiddle_h:rsc(0)(3)i.qb_d.bfwt                  32         Y           Y      twiddle_h:rsc(0)(3)i.qb_d.bfwt                        
    twiddle_h:rsc(0)(4)i.qb_d.bfwt                  32         Y           Y      twiddle_h:rsc(0)(4)i.qb_d.bfwt                        
    twiddle_h:rsc(0)(5)i.qb_d.bfwt                  32         Y           Y      twiddle_h:rsc(0)(5)i.qb_d.bfwt                        
    twiddle_h:rsc(0)(6)i.qb_d.bfwt                  32         Y           Y      twiddle_h:rsc(0)(6)i.qb_d.bfwt                        
    twiddle_h:rsc(0)(7)i.qb_d.bfwt                  32         Y           Y      twiddle_h:rsc(0)(7)i.qb_d.bfwt                        
    twiddle_h:rsc(1)(0)i.qb_d.bfwt                  32         Y           Y      twiddle_h:rsc(1)(0)i.qb_d.bfwt                        
    twiddle_h:rsc(1)(1)i.qb_d.bfwt                  32         Y           Y      twiddle_h:rsc(1)(1)i.qb_d.bfwt                        
    twiddle_h:rsc(1)(2)i.qb_d.bfwt                  32         Y           Y      twiddle_h:rsc(1)(2)i.qb_d.bfwt                        
    twiddle_h:rsc(1)(3)i.qb_d.bfwt                  32         Y           Y      twiddle_h:rsc(1)(3)i.qb_d.bfwt                        
    twiddle_h:rsc(1)(4)i.qb_d.bfwt                  32         Y           Y      twiddle_h:rsc(1)(4)i.qb_d.bfwt                        
    twiddle_h:rsc(1)(5)i.qb_d.bfwt                  32         Y           Y      twiddle_h:rsc(1)(5)i.qb_d.bfwt                        
    twiddle_h:rsc(1)(6)i.qb_d.bfwt                  32         Y           Y      twiddle_h:rsc(1)(6)i.qb_d.bfwt                        
    twiddle_h:rsc(1)(7)i.qb_d.bfwt                  32         Y           Y      twiddle_h:rsc(1)(7)i.qb_d.bfwt                        
    vec:rsc(0)(0)i.qa_d.bfwt(31:0)                  32         Y           Y      vec:rsc(0)(0)i.qa_d.bfwt(31:0)                        
    vec:rsc(0)(0)i.qa_d.bfwt(63:32)                 32         Y           Y      vec:rsc(0)(0)i.qa_d.bfwt(63:32)                       
    vec:rsc(0)(1)i.qa_d.bfwt(31:0)                  32         Y           Y      vec:rsc(0)(1)i.qa_d.bfwt(31:0)                        
    vec:rsc(0)(1)i.qa_d.bfwt(63:32)                 32         Y           Y      vec:rsc(0)(1)i.qa_d.bfwt(63:32)                       
    vec:rsc(0)(2)i.qa_d.bfwt(31:0)                  32         Y           Y      vec:rsc(0)(2)i.qa_d.bfwt(31:0)                        
    vec:rsc(0)(2)i.qa_d.bfwt(63:32)                 32         Y           Y      vec:rsc(0)(2)i.qa_d.bfwt(63:32)                       
    vec:rsc(0)(3)i.qa_d.bfwt(31:0)                  32         Y           Y      vec:rsc(0)(3)i.qa_d.bfwt(31:0)                        
    vec:rsc(0)(3)i.qa_d.bfwt(63:32)                 32         Y           Y      vec:rsc(0)(3)i.qa_d.bfwt(63:32)                       
    vec:rsc(0)(4)i.qa_d.bfwt(31:0)                  32         Y           Y      vec:rsc(0)(4)i.qa_d.bfwt(31:0)                        
    vec:rsc(0)(4)i.qa_d.bfwt(63:32)                 32         Y           Y      vec:rsc(0)(4)i.qa_d.bfwt(63:32)                       
    vec:rsc(0)(5)i.qa_d.bfwt(31:0)                  32         Y           Y      vec:rsc(0)(5)i.qa_d.bfwt(31:0)                        
    vec:rsc(0)(5)i.qa_d.bfwt(63:32)                 32         Y           Y      vec:rsc(0)(5)i.qa_d.bfwt(63:32)                       
    vec:rsc(0)(6)i.qa_d.bfwt(31:0)                  32         Y           Y      vec:rsc(0)(6)i.qa_d.bfwt(31:0)                        
    vec:rsc(0)(6)i.qa_d.bfwt(63:32)                 32         Y           Y      vec:rsc(0)(6)i.qa_d.bfwt(63:32)                       
    vec:rsc(0)(7)i.qa_d.bfwt(31:0)                  32         Y           Y      vec:rsc(0)(7)i.qa_d.bfwt(31:0)                        
    vec:rsc(0)(7)i.qa_d.bfwt(63:32)                 32         Y           Y      vec:rsc(0)(7)i.qa_d.bfwt(63:32)                       
    vec:rsc(1)(0)i.qa_d.bfwt(31:0)                  32         Y           Y      vec:rsc(1)(0)i.qa_d.bfwt(31:0)                        
    vec:rsc(1)(0)i.qa_d.bfwt(63:32)                 32         Y           Y      vec:rsc(1)(0)i.qa_d.bfwt(63:32)                       
    vec:rsc(1)(1)i.qa_d.bfwt(31:0)                  32         Y           Y      vec:rsc(1)(1)i.qa_d.bfwt(31:0)                        
    vec:rsc(1)(1)i.qa_d.bfwt(63:32)                 32         Y           Y      vec:rsc(1)(1)i.qa_d.bfwt(63:32)                       
    vec:rsc(1)(2)i.qa_d.bfwt(31:0)                  32         Y           Y      vec:rsc(1)(2)i.qa_d.bfwt(31:0)                        
    vec:rsc(1)(2)i.qa_d.bfwt(63:32)                 32         Y           Y      vec:rsc(1)(2)i.qa_d.bfwt(63:32)                       
    vec:rsc(1)(3)i.qa_d.bfwt(31:0)                  32         Y           Y      vec:rsc(1)(3)i.qa_d.bfwt(31:0)                        
    vec:rsc(1)(3)i.qa_d.bfwt(63:32)                 32         Y           Y      vec:rsc(1)(3)i.qa_d.bfwt(63:32)                       
    vec:rsc(1)(4)i.qa_d.bfwt(31:0)                  32         Y           Y      vec:rsc(1)(4)i.qa_d.bfwt(31:0)                        
    vec:rsc(1)(4)i.qa_d.bfwt(63:32)                 32         Y           Y      vec:rsc(1)(4)i.qa_d.bfwt(63:32)                       
    vec:rsc(1)(5)i.qa_d.bfwt(31:0)                  32         Y           Y      vec:rsc(1)(5)i.qa_d.bfwt(31:0)                        
    vec:rsc(1)(5)i.qa_d.bfwt(63:32)                 32         Y           Y      vec:rsc(1)(5)i.qa_d.bfwt(63:32)                       
    vec:rsc(1)(6)i.qa_d.bfwt(31:0)                  32         Y           Y      vec:rsc(1)(6)i.qa_d.bfwt(31:0)                        
    vec:rsc(1)(6)i.qa_d.bfwt(63:32)                 32         Y           Y      vec:rsc(1)(6)i.qa_d.bfwt(63:32)                       
    vec:rsc(1)(7)i.qa_d.bfwt(31:0)                  32         Y           Y      vec:rsc(1)(7)i.qa_d.bfwt(31:0)                        
    vec:rsc(1)(7)i.qa_d.bfwt(63:32)                 32         Y           Y      vec:rsc(1)(7)i.qa_d.bfwt(63:32)                       
    STAGE_LOOP:lshift.psp.sva                       11         Y           Y      STAGE_LOOP:lshift.psp.sva                             
    VEC_LOOP:j(10:0).sva#1                          11         Y           Y      VEC_LOOP:j(10:0).sva#1                                
    COMP_LOOP:k(10:0).sva(9:0)                      10         Y           Y      COMP_LOOP:k(10:0).sva(9:0)                            
    COMP_LOOP:twiddle_f:lshift.itm                  10         Y           Y      COMP_LOOP:twiddle_f:lshift.itm                        
                                                                                  VEC_LOOP:acc#1.cse.sva                                
                                                                                  VEC_LOOP:j(10:0).sva(9:0)                             
    COMP_LOOP:twiddle_f:mul.cse.sva                 10         Y           Y      COMP_LOOP:twiddle_f:mul.cse.sva                       
    VEC_LOOP:acc#10.cse.sva                         10         Y           Y      VEC_LOOP:acc#10.cse.sva                               
    STAGE_LOOP:i(3:0).sva                            4         Y           Y      STAGE_LOOP:i(3:0).sva                                 
    COMP_LOOP:twiddle_f:equal.tmp                    1         Y           Y      COMP_LOOP:twiddle_f:equal.tmp                         
    COMP_LOOP:twiddle_f:equal.tmp#10                 1         Y           Y      COMP_LOOP:twiddle_f:equal.tmp#10                      
    COMP_LOOP:twiddle_f:equal.tmp#11                 1         Y           Y      COMP_LOOP:twiddle_f:equal.tmp#11                      
    COMP_LOOP:twiddle_f:equal.tmp#12                 1         Y           Y      COMP_LOOP:twiddle_f:equal.tmp#12                      
    COMP_LOOP:twiddle_f:equal.tmp#13                 1         Y           Y      COMP_LOOP:twiddle_f:equal.tmp#13                      
    COMP_LOOP:twiddle_f:equal.tmp#14                 1         Y           Y      COMP_LOOP:twiddle_f:equal.tmp#14                      
    COMP_LOOP:twiddle_f:equal.tmp#15                 1         Y           Y      COMP_LOOP:twiddle_f:equal.tmp#15                      
    COMP_LOOP:twiddle_f:equal.tmp#3                  1         Y           Y      COMP_LOOP:twiddle_f:equal.tmp#3                       
    COMP_LOOP:twiddle_f:equal.tmp#5                  1         Y           Y      COMP_LOOP:twiddle_f:equal.tmp#5                       
    COMP_LOOP:twiddle_f:equal.tmp#6                  1         Y           Y      COMP_LOOP:twiddle_f:equal.tmp#6                       
    COMP_LOOP:twiddle_f:equal.tmp#7                  1         Y           Y      COMP_LOOP:twiddle_f:equal.tmp#7                       
    COMP_LOOP:twiddle_f:equal.tmp#9                  1         Y           Y      COMP_LOOP:twiddle_f:equal.tmp#9                       
    COMP_LOOP:twiddle_f:nor#1.itm                    1         Y           Y      COMP_LOOP:twiddle_f:nor#1.itm                         
    COMP_LOOP:twiddle_f:nor#3.itm                    1         Y           Y      COMP_LOOP:twiddle_f:nor#3.itm                         
    COMP_LOOP:twiddle_f:nor#6.itm                    1         Y           Y      COMP_LOOP:twiddle_f:nor#6.itm                         
    COMP_LOOP:twiddle_f:nor.itm                      1         Y           Y      COMP_LOOP:twiddle_f:nor.itm                           
    VEC_LOOP:VEC_LOOP:and#10.itm                     1         Y           Y      VEC_LOOP:VEC_LOOP:and#10.itm                          
                                                                                  run_ac_sync_tmp_dobj.sva                              
    VEC_LOOP:VEC_LOOP:and#11.itm                     1         Y                  VEC_LOOP:VEC_LOOP:and#11.itm                          
    VEC_LOOP:VEC_LOOP:and#12.itm                     1         Y                  VEC_LOOP:VEC_LOOP:and#12.itm                          
    VEC_LOOP:VEC_LOOP:and#13.itm                     1         Y                  VEC_LOOP:VEC_LOOP:and#13.itm                          
    VEC_LOOP:VEC_LOOP:and#14.itm                     1         Y                  VEC_LOOP:VEC_LOOP:and#14.itm                          
    VEC_LOOP:VEC_LOOP:and#17.itm                     1         Y                  VEC_LOOP:VEC_LOOP:and#17.itm                          
    VEC_LOOP:VEC_LOOP:and#19.itm                     1         Y                  VEC_LOOP:VEC_LOOP:and#19.itm                          
    VEC_LOOP:VEC_LOOP:and#2.itm                      1         Y                  VEC_LOOP:VEC_LOOP:and#2.itm                           
    VEC_LOOP:VEC_LOOP:and#20.itm                     1         Y                  VEC_LOOP:VEC_LOOP:and#20.itm                          
    VEC_LOOP:VEC_LOOP:and#21.itm                     1         Y                  VEC_LOOP:VEC_LOOP:and#21.itm                          
    VEC_LOOP:VEC_LOOP:and#23.itm                     1         Y                  VEC_LOOP:VEC_LOOP:and#23.itm                          
    VEC_LOOP:VEC_LOOP:and#24.itm                     1         Y                  VEC_LOOP:VEC_LOOP:and#24.itm                          
    VEC_LOOP:VEC_LOOP:and#25.itm                     1         Y                  VEC_LOOP:VEC_LOOP:and#25.itm                          
    VEC_LOOP:VEC_LOOP:and#26.itm                     1         Y                  VEC_LOOP:VEC_LOOP:and#26.itm                          
    VEC_LOOP:VEC_LOOP:and#27.itm                     1         Y                  VEC_LOOP:VEC_LOOP:and#27.itm                          
    VEC_LOOP:VEC_LOOP:and#28.itm                     1         Y                  VEC_LOOP:VEC_LOOP:and#28.itm                          
    VEC_LOOP:VEC_LOOP:and#29.itm                     1         Y                  VEC_LOOP:VEC_LOOP:and#29.itm                          
    VEC_LOOP:VEC_LOOP:and#4.itm                      1         Y                  VEC_LOOP:VEC_LOOP:and#4.itm                           
    VEC_LOOP:VEC_LOOP:and#5.itm                      1         Y                  VEC_LOOP:VEC_LOOP:and#5.itm                           
    VEC_LOOP:VEC_LOOP:and#6.itm                      1         Y                  VEC_LOOP:VEC_LOOP:and#6.itm                           
    VEC_LOOP:VEC_LOOP:and#8.itm                      1         Y                  VEC_LOOP:VEC_LOOP:and#8.itm                           
    VEC_LOOP:VEC_LOOP:and#9.itm                      1         Y                  VEC_LOOP:VEC_LOOP:and#9.itm                           
    VEC_LOOP:VEC_LOOP:nor#1.itm                      1         Y                  VEC_LOOP:VEC_LOOP:nor#1.itm                           
    VEC_LOOP:VEC_LOOP:nor.itm                        1         Y                  VEC_LOOP:VEC_LOOP:nor.itm                             
    VEC_LOOP:nor#1.itm                               1         Y                  VEC_LOOP:nor#1.itm                                    
    VEC_LOOP:nor#10.itm                              1         Y                  VEC_LOOP:nor#10.itm                                   
    VEC_LOOP:nor#11.itm                              1         Y                  VEC_LOOP:nor#11.itm                                   
    VEC_LOOP:nor#13.itm                              1         Y                  VEC_LOOP:nor#13.itm                                   
    VEC_LOOP:nor#16.itm                              1         Y                  VEC_LOOP:nor#16.itm                                   
    VEC_LOOP:nor#3.itm                               1         Y                  VEC_LOOP:nor#3.itm                                    
    VEC_LOOP:nor#6.itm                               1         Y                  VEC_LOOP:nor#6.itm                                    
    VEC_LOOP:nor.itm                                 1         Y                  VEC_LOOP:nor.itm                                      
    complete:rsci.bcwt                               1                            complete:rsci.bcwt                                    
    core.wten.reg                                    1                            core.wten.reg                                         
    reg(complete:rsci.oswt).cse                      1         Y                  reg(complete:rsci.oswt).cse                           
    reg(ensig.cgo#1).cse                             1         Y                  reg(ensig.cgo#1).cse                                  
    reg(ensig.cgo).cse                               1         Y                  reg(ensig.cgo).cse                                    
    reg(run:rsci.oswt).cse                           1         Y                  reg(run:rsci.oswt).cse                                
    reg(twiddle:rsc(0)(0)i.oswt).cse                 1         Y                  reg(twiddle:rsc(0)(0)i.oswt).cse                      
    reg(twiddle:rsc(0)(1)i.oswt).cse                 1         Y                  reg(twiddle:rsc(0)(1)i.oswt).cse                      
    reg(twiddle:rsc(0)(2)i.oswt).cse                 1         Y                  reg(twiddle:rsc(0)(2)i.oswt).cse                      
    reg(twiddle:rsc(0)(3)i.oswt).cse                 1         Y                  reg(twiddle:rsc(0)(3)i.oswt).cse                      
    reg(twiddle:rsc(0)(4)i.oswt).cse                 1         Y                  reg(twiddle:rsc(0)(4)i.oswt).cse                      
    reg(twiddle:rsc(0)(5)i.oswt).cse                 1         Y                  reg(twiddle:rsc(0)(5)i.oswt).cse                      
    reg(twiddle:rsc(0)(6)i.oswt).cse                 1         Y                  reg(twiddle:rsc(0)(6)i.oswt).cse                      
    reg(twiddle:rsc(0)(7)i.oswt).cse                 1         Y                  reg(twiddle:rsc(0)(7)i.oswt).cse                      
    reg(twiddle:rsc(1)(0)i.oswt).cse                 1         Y                  reg(twiddle:rsc(1)(0)i.oswt).cse                      
    reg(twiddle:rsc(1)(1)i.oswt).cse                 1         Y                  reg(twiddle:rsc(1)(1)i.oswt).cse                      
    reg(twiddle:rsc(1)(2)i.oswt).cse                 1         Y                  reg(twiddle:rsc(1)(2)i.oswt).cse                      
    reg(twiddle:rsc(1)(3)i.oswt).cse                 1         Y                  reg(twiddle:rsc(1)(3)i.oswt).cse                      
    reg(twiddle:rsc(1)(4)i.oswt).cse                 1         Y                  reg(twiddle:rsc(1)(4)i.oswt).cse                      
    reg(twiddle:rsc(1)(5)i.oswt).cse                 1         Y                  reg(twiddle:rsc(1)(5)i.oswt).cse                      
    reg(twiddle:rsc(1)(6)i.oswt).cse                 1         Y                  reg(twiddle:rsc(1)(6)i.oswt).cse                      
    reg(twiddle:rsc(1)(7)i.oswt).cse                 1         Y                  reg(twiddle:rsc(1)(7)i.oswt).cse                      
    reg(vec:rsc(0)(0)i.oswt#1).cse                   1         Y                  reg(vec:rsc(0)(0)i.oswt#1).cse                        
    reg(vec:rsc(0)(0)i.oswt).cse                     1         Y                  reg(vec:rsc(0)(0)i.oswt).cse                          
    reg(vec:rsc(0)(1)i.oswt#1).cse                   1         Y                  reg(vec:rsc(0)(1)i.oswt#1).cse                        
    reg(vec:rsc(0)(1)i.oswt).cse                     1         Y                  reg(vec:rsc(0)(1)i.oswt).cse                          
    reg(vec:rsc(0)(2)i.oswt#1).cse                   1         Y                  reg(vec:rsc(0)(2)i.oswt#1).cse                        
    reg(vec:rsc(0)(2)i.oswt).cse                     1         Y                  reg(vec:rsc(0)(2)i.oswt).cse                          
    reg(vec:rsc(0)(3)i.oswt#1).cse                   1         Y                  reg(vec:rsc(0)(3)i.oswt#1).cse                        
    reg(vec:rsc(0)(3)i.oswt).cse                     1         Y                  reg(vec:rsc(0)(3)i.oswt).cse                          
    reg(vec:rsc(0)(4)i.oswt#1).cse                   1         Y                  reg(vec:rsc(0)(4)i.oswt#1).cse                        
    reg(vec:rsc(0)(4)i.oswt).cse                     1         Y                  reg(vec:rsc(0)(4)i.oswt).cse                          
    reg(vec:rsc(0)(5)i.oswt#1).cse                   1         Y                  reg(vec:rsc(0)(5)i.oswt#1).cse                        
    reg(vec:rsc(0)(5)i.oswt).cse                     1         Y                  reg(vec:rsc(0)(5)i.oswt).cse                          
    reg(vec:rsc(0)(6)i.oswt#1).cse                   1         Y                  reg(vec:rsc(0)(6)i.oswt#1).cse                        
    reg(vec:rsc(0)(6)i.oswt).cse                     1         Y                  reg(vec:rsc(0)(6)i.oswt).cse                          
    reg(vec:rsc(0)(7)i.oswt#1).cse                   1         Y                  reg(vec:rsc(0)(7)i.oswt#1).cse                        
    reg(vec:rsc(0)(7)i.oswt).cse                     1         Y                  reg(vec:rsc(0)(7)i.oswt).cse                          
    reg(vec:rsc(1)(0)i.oswt#1).cse                   1         Y                  reg(vec:rsc(1)(0)i.oswt#1).cse                        
    reg(vec:rsc(1)(0)i.oswt).cse                     1         Y                  reg(vec:rsc(1)(0)i.oswt).cse                          
    reg(vec:rsc(1)(1)i.oswt#1).cse                   1         Y                  reg(vec:rsc(1)(1)i.oswt#1).cse                        
    reg(vec:rsc(1)(1)i.oswt).cse                     1         Y                  reg(vec:rsc(1)(1)i.oswt).cse                          
    reg(vec:rsc(1)(2)i.oswt#1).cse                   1         Y                  reg(vec:rsc(1)(2)i.oswt#1).cse                        
    reg(vec:rsc(1)(2)i.oswt).cse                     1         Y                  reg(vec:rsc(1)(2)i.oswt).cse                          
    reg(vec:rsc(1)(3)i.oswt#1).cse                   1         Y                  reg(vec:rsc(1)(3)i.oswt#1).cse                        
    reg(vec:rsc(1)(3)i.oswt).cse                     1         Y                  reg(vec:rsc(1)(3)i.oswt).cse                          
    reg(vec:rsc(1)(4)i.oswt#1).cse                   1         Y                  reg(vec:rsc(1)(4)i.oswt#1).cse                        
    reg(vec:rsc(1)(4)i.oswt).cse                     1         Y                  reg(vec:rsc(1)(4)i.oswt).cse                          
    reg(vec:rsc(1)(5)i.oswt#1).cse                   1         Y                  reg(vec:rsc(1)(5)i.oswt#1).cse                        
    reg(vec:rsc(1)(5)i.oswt).cse                     1         Y                  reg(vec:rsc(1)(5)i.oswt).cse                          
    reg(vec:rsc(1)(6)i.oswt#1).cse                   1         Y                  reg(vec:rsc(1)(6)i.oswt#1).cse                        
    reg(vec:rsc(1)(6)i.oswt).cse                     1         Y                  reg(vec:rsc(1)(6)i.oswt).cse                          
    reg(vec:rsc(1)(7)i.oswt#1).cse                   1         Y                  reg(vec:rsc(1)(7)i.oswt#1).cse                        
    reg(vec:rsc(1)(7)i.oswt).cse                     1         Y                  reg(vec:rsc(1)(7)i.oswt).cse                          
    reg(vec:rsc.triosy(1)(7):obj.iswt0).cse          1         Y                  reg(vec:rsc.triosy(1)(7):obj.iswt0).cse               
    run:rsci.bcwt                                    1                            run:rsci.bcwt                                         
    run:rsci.ivld.bfwt                               1         Y           Y      run:rsci.ivld.bfwt                                    
    twiddle:rsc(0)(0)i.bcwt                          1                            twiddle:rsc(0)(0)i.bcwt                               
    twiddle:rsc(0)(1)i.bcwt                          1                            twiddle:rsc(0)(1)i.bcwt                               
    twiddle:rsc(0)(2)i.bcwt                          1                            twiddle:rsc(0)(2)i.bcwt                               
    twiddle:rsc(0)(3)i.bcwt                          1                            twiddle:rsc(0)(3)i.bcwt                               
    twiddle:rsc(0)(4)i.bcwt                          1                            twiddle:rsc(0)(4)i.bcwt                               
    twiddle:rsc(0)(5)i.bcwt                          1                            twiddle:rsc(0)(5)i.bcwt                               
    twiddle:rsc(0)(6)i.bcwt                          1                            twiddle:rsc(0)(6)i.bcwt                               
    twiddle:rsc(0)(7)i.bcwt                          1                            twiddle:rsc(0)(7)i.bcwt                               
    twiddle:rsc(1)(0)i.bcwt                          1                            twiddle:rsc(1)(0)i.bcwt                               
    twiddle:rsc(1)(1)i.bcwt                          1                            twiddle:rsc(1)(1)i.bcwt                               
    twiddle:rsc(1)(2)i.bcwt                          1                            twiddle:rsc(1)(2)i.bcwt                               
    twiddle:rsc(1)(3)i.bcwt                          1                            twiddle:rsc(1)(3)i.bcwt                               
    twiddle:rsc(1)(4)i.bcwt                          1                            twiddle:rsc(1)(4)i.bcwt                               
    twiddle:rsc(1)(5)i.bcwt                          1                            twiddle:rsc(1)(5)i.bcwt                               
    twiddle:rsc(1)(6)i.bcwt                          1                            twiddle:rsc(1)(6)i.bcwt                               
    twiddle:rsc(1)(7)i.bcwt                          1                            twiddle:rsc(1)(7)i.bcwt                               
    twiddle_h:rsc(0)(0)i.bcwt                        1                            twiddle_h:rsc(0)(0)i.bcwt                             
    twiddle_h:rsc(0)(1)i.bcwt                        1                            twiddle_h:rsc(0)(1)i.bcwt                             
    twiddle_h:rsc(0)(2)i.bcwt                        1                            twiddle_h:rsc(0)(2)i.bcwt                             
    twiddle_h:rsc(0)(3)i.bcwt                        1                            twiddle_h:rsc(0)(3)i.bcwt                             
    twiddle_h:rsc(0)(4)i.bcwt                        1                            twiddle_h:rsc(0)(4)i.bcwt                             
    twiddle_h:rsc(0)(5)i.bcwt                        1                            twiddle_h:rsc(0)(5)i.bcwt                             
    twiddle_h:rsc(0)(6)i.bcwt                        1                            twiddle_h:rsc(0)(6)i.bcwt                             
    twiddle_h:rsc(0)(7)i.bcwt                        1                            twiddle_h:rsc(0)(7)i.bcwt                             
    twiddle_h:rsc(1)(0)i.bcwt                        1                            twiddle_h:rsc(1)(0)i.bcwt                             
    twiddle_h:rsc(1)(1)i.bcwt                        1                            twiddle_h:rsc(1)(1)i.bcwt                             
    twiddle_h:rsc(1)(2)i.bcwt                        1                            twiddle_h:rsc(1)(2)i.bcwt                             
    twiddle_h:rsc(1)(3)i.bcwt                        1                            twiddle_h:rsc(1)(3)i.bcwt                             
    twiddle_h:rsc(1)(4)i.bcwt                        1                            twiddle_h:rsc(1)(4)i.bcwt                             
    twiddle_h:rsc(1)(5)i.bcwt                        1                            twiddle_h:rsc(1)(5)i.bcwt                             
    twiddle_h:rsc(1)(6)i.bcwt                        1                            twiddle_h:rsc(1)(6)i.bcwt                             
    twiddle_h:rsc(1)(7)i.bcwt                        1                            twiddle_h:rsc(1)(7)i.bcwt                             
    vec:rsc(0)(0)i.bcwt                              1                            vec:rsc(0)(0)i.bcwt                                   
    vec:rsc(0)(0)i.bcwt#1                            1                            vec:rsc(0)(0)i.bcwt#1                                 
    vec:rsc(0)(1)i.bcwt                              1                            vec:rsc(0)(1)i.bcwt                                   
    vec:rsc(0)(1)i.bcwt#1                            1                            vec:rsc(0)(1)i.bcwt#1                                 
    vec:rsc(0)(2)i.bcwt                              1                            vec:rsc(0)(2)i.bcwt                                   
    vec:rsc(0)(2)i.bcwt#1                            1                            vec:rsc(0)(2)i.bcwt#1                                 
    vec:rsc(0)(3)i.bcwt                              1                            vec:rsc(0)(3)i.bcwt                                   
    vec:rsc(0)(3)i.bcwt#1                            1                            vec:rsc(0)(3)i.bcwt#1                                 
    vec:rsc(0)(4)i.bcwt                              1                            vec:rsc(0)(4)i.bcwt                                   
    vec:rsc(0)(4)i.bcwt#1                            1                            vec:rsc(0)(4)i.bcwt#1                                 
    vec:rsc(0)(5)i.bcwt                              1                            vec:rsc(0)(5)i.bcwt                                   
    vec:rsc(0)(5)i.bcwt#1                            1                            vec:rsc(0)(5)i.bcwt#1                                 
    vec:rsc(0)(6)i.bcwt                              1                            vec:rsc(0)(6)i.bcwt                                   
    vec:rsc(0)(6)i.bcwt#1                            1                            vec:rsc(0)(6)i.bcwt#1                                 
    vec:rsc(0)(7)i.bcwt                              1                            vec:rsc(0)(7)i.bcwt                                   
    vec:rsc(0)(7)i.bcwt#1                            1                            vec:rsc(0)(7)i.bcwt#1                                 
    vec:rsc(1)(0)i.bcwt                              1                            vec:rsc(1)(0)i.bcwt                                   
    vec:rsc(1)(0)i.bcwt#1                            1                            vec:rsc(1)(0)i.bcwt#1                                 
    vec:rsc(1)(1)i.bcwt                              1                            vec:rsc(1)(1)i.bcwt                                   
    vec:rsc(1)(1)i.bcwt#1                            1                            vec:rsc(1)(1)i.bcwt#1                                 
    vec:rsc(1)(2)i.bcwt                              1                            vec:rsc(1)(2)i.bcwt                                   
    vec:rsc(1)(2)i.bcwt#1                            1                            vec:rsc(1)(2)i.bcwt#1                                 
    vec:rsc(1)(3)i.bcwt                              1                            vec:rsc(1)(3)i.bcwt                                   
    vec:rsc(1)(3)i.bcwt#1                            1                            vec:rsc(1)(3)i.bcwt#1                                 
    vec:rsc(1)(4)i.bcwt                              1                            vec:rsc(1)(4)i.bcwt                                   
    vec:rsc(1)(4)i.bcwt#1                            1                            vec:rsc(1)(4)i.bcwt#1                                 
    vec:rsc(1)(5)i.bcwt                              1                            vec:rsc(1)(5)i.bcwt                                   
    vec:rsc(1)(5)i.bcwt#1                            1                            vec:rsc(1)(5)i.bcwt#1                                 
    vec:rsc(1)(6)i.bcwt                              1                            vec:rsc(1)(6)i.bcwt                                   
    vec:rsc(1)(6)i.bcwt#1                            1                            vec:rsc(1)(6)i.bcwt#1                                 
    vec:rsc(1)(7)i.bcwt                              1                            vec:rsc(1)(7)i.bcwt                                   
    vec:rsc(1)(7)i.bcwt#1                            1                            vec:rsc(1)(7)i.bcwt#1                                 
                                                                                                                                        
    Total:                                        2443           2376        2228 (Total Gating Ratio: 0.97, CG Opt Gating Ratio: 0.91) 
    
  Timing Report
    Critical Path
      Max Delay:  4.605001
      Slack:      0.3949990000000003
      
      Path                                                                                                                                      Startpoint                                                  Endpoint                                 Delay  Slack  
      ----------------------------------------------------------------------------------------------------------------------------------------- ----------------------------------------------------------- ---------------------------------------- ------ ------
      1                                                                                                                                         inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:lshift) inPlaceNTT_DIF_precomp/vec:rsc(0)(1).wea 4.6050 0.3950 
                                                                                                                                                                                                                                                                   
        Instance                                                                                                                                Component                                                                                            Delta  Delay  
        --------                                                                                                                                ---------                                                                                            -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:lshift)                                                                             mgc_reg_pos_10_0_0_1_1_1_1                                                                           0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:lshift.itm                                                                                                                                                                                   0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1                                                                                              mgc_addc_10_0_10_0_10                                                                                1.0350 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.tmp                                                                                                                                                                                               0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.tmp)(1)#3                                                                                                                                                                            0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.tmp)(1)#3.itm                                                                                                                                                                        0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/not#51                                                                                                      mgc_not_1                                                                                            0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/not#51.itm                                                                                                                                                                                                       0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/and#31                                                                                                      mgc_and_1_2                                                                                          0.5500 1.9050 
        inPlaceNTT_DIF_precomp:core/and.dcpl#21                                                                                                                                                                                                      0.0000 1.9050 
        inPlaceNTT_DIF_precomp:core/and#179                                                                                                     mgc_and_1_3                                                                                          0.5500 2.4550 
        inPlaceNTT_DIF_precomp:core/and#179.cse                                                                                                                                                                                                      0.0000 2.4550 
        inPlaceNTT_DIF_precomp:core/or#24                                                                                                       mgc_or_1_3                                                                                           0.5500 3.0050 
        inPlaceNTT_DIF_precomp:core/or#24.rmff                                                                                                                                                                                                       0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(1)i#1/vec:rsc(0)(1)i.oswt.pff                                                                                                                                                                         0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(1)i#1:vec:rsc(0)(1).@:wait_ctrl/vec:rsc(0)(1)i.oswt.pff                                                                                                                                               0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(1)i#1:vec:rsc(0)(1).@:wait_ctrl/VEC_LOOP:and#22                                                  mgc_and_1_2                                                                                          0.5500 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(1)i#1:vec:rsc(0)(1).@:wait_ctrl/vec:rsc(0)(1)i.dswt.pff                                                                                                                                               0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(1)i#1:vec:rsc(0)(1).@:wait_ctrl/VEC_LOOP:and#21                                                  mgc_and_1_2                                                                                          0.5500 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(1)i#1:vec:rsc(0)(1).@:wait_ctrl/VEC_LOOP:and#21.itm                                                                                                                                                   0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(1)i#1:vec:rsc(0)(1).@:wait_ctrl/VEC_LOOP:conc#31                                                                                                                                                      0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(1)i#1:vec:rsc(0)(1).@:wait_ctrl/vec:rsc(0)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct                                                                                                              0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(1)i#1/vec:rsc(0)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct                                                                                                                                        0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(1)i#1/VEC_LOOP:asn(vec:rsc(0)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d)                                                                                                                                   0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(1)i#1/vec:rsc(0)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                 0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core/vec:rsc(0)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d.reg                                                                                                                                                              0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(vec:rsc(0)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d)                                                                                                                                                    0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core/vec:rsc(0)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                  0.0000 4.1050 
        inPlaceNTT_DIF_precomp/vec:rsc(0)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                       0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(23,6,32,64,64,32,1)gen/rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                       0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(23,6,32,64,64,32,1)gen/VEC_LOOP:slc(rwA_rw_ram_ir_internal_WMASK_B_d)(0)                                                                                                      0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(23,6,32,64,64,32,1)gen/VEC_LOOP:slc()(0)#1                                                                                                                                    0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(23,6,32,64,64,32,1)gen/VEC_LOOP:asn(wea)                                                                                                                                      0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(23,6,32,64,64,32,1)gen/wea                                                                                                                                                    0.0000 4.1050 
        inPlaceNTT_DIF_precomp/vec:rsc(0)(1).wea                                                                                                                                                                                                     0.5000 4.6050 
                                                                                                                                                                                                                                                                   
      2                                                                                                                                         inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:lshift) inPlaceNTT_DIF_precomp/vec:rsc(0)(1).web 4.6050 0.3950 
                                                                                                                                                                                                                                                                   
        Instance                                                                                                                                Component                                                                                            Delta  Delay  
        --------                                                                                                                                ---------                                                                                            -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:lshift)                                                                             mgc_reg_pos_10_0_0_1_1_1_1                                                                           0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:lshift.itm                                                                                                                                                                                   0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1                                                                                              mgc_addc_10_0_10_0_10                                                                                1.0350 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.tmp                                                                                                                                                                                               0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.tmp)(1)#3                                                                                                                                                                            0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.tmp)(1)#3.itm                                                                                                                                                                        0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/not#51                                                                                                      mgc_not_1                                                                                            0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/not#51.itm                                                                                                                                                                                                       0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/and#31                                                                                                      mgc_and_1_2                                                                                          0.5500 1.9050 
        inPlaceNTT_DIF_precomp:core/and.dcpl#21                                                                                                                                                                                                      0.0000 1.9050 
        inPlaceNTT_DIF_precomp:core/and#179                                                                                                     mgc_and_1_3                                                                                          0.5500 2.4550 
        inPlaceNTT_DIF_precomp:core/and#179.cse                                                                                                                                                                                                      0.0000 2.4550 
        inPlaceNTT_DIF_precomp:core/or#24                                                                                                       mgc_or_1_3                                                                                           0.5500 3.0050 
        inPlaceNTT_DIF_precomp:core/or#24.rmff                                                                                                                                                                                                       0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(1)i#1/vec:rsc(0)(1)i.oswt.pff                                                                                                                                                                         0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(1)i#1:vec:rsc(0)(1).@:wait_ctrl/vec:rsc(0)(1)i.oswt.pff                                                                                                                                               0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(1)i#1:vec:rsc(0)(1).@:wait_ctrl/VEC_LOOP:and#22                                                  mgc_and_1_2                                                                                          0.5500 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(1)i#1:vec:rsc(0)(1).@:wait_ctrl/vec:rsc(0)(1)i.dswt.pff                                                                                                                                               0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(1)i#1:vec:rsc(0)(1).@:wait_ctrl/VEC_LOOP:and#21                                                  mgc_and_1_2                                                                                          0.5500 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(1)i#1:vec:rsc(0)(1).@:wait_ctrl/VEC_LOOP:and#21.itm                                                                                                                                                   0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(1)i#1:vec:rsc(0)(1).@:wait_ctrl/VEC_LOOP:conc#31                                                                                                                                                      0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(1)i#1:vec:rsc(0)(1).@:wait_ctrl/vec:rsc(0)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct                                                                                                              0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(1)i#1/vec:rsc(0)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct                                                                                                                                        0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(1)i#1/VEC_LOOP:asn(vec:rsc(0)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d)                                                                                                                                   0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(1)i#1/vec:rsc(0)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                 0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core/vec:rsc(0)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d.reg                                                                                                                                                              0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(vec:rsc(0)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d)                                                                                                                                                    0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core/vec:rsc(0)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                  0.0000 4.1050 
        inPlaceNTT_DIF_precomp/vec:rsc(0)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                       0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(23,6,32,64,64,32,1)gen/rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                       0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(23,6,32,64,64,32,1)gen/VEC_LOOP:slc(rwA_rw_ram_ir_internal_WMASK_B_d)(1)                                                                                                      0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(23,6,32,64,64,32,1)gen/VEC_LOOP:slc()(0)                                                                                                                                      0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(23,6,32,64,64,32,1)gen/VEC_LOOP:asn(web)                                                                                                                                      0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(23,6,32,64,64,32,1)gen/web                                                                                                                                                    0.0000 4.1050 
        inPlaceNTT_DIF_precomp/vec:rsc(0)(1).web                                                                                                                                                                                                     0.5000 4.6050 
                                                                                                                                                                                                                                                                   
      3                                                                                                                                         inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:lshift) inPlaceNTT_DIF_precomp/vec:rsc(1)(1).wea 4.6050 0.3950 
                                                                                                                                                                                                                                                                   
        Instance                                                                                                                                Component                                                                                            Delta  Delay  
        --------                                                                                                                                ---------                                                                                            -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:lshift)                                                                             mgc_reg_pos_10_0_0_1_1_1_1                                                                           0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:lshift.itm                                                                                                                                                                                   0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1                                                                                              mgc_addc_10_0_10_0_10                                                                                1.0350 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.tmp                                                                                                                                                                                               0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.tmp)(2)#1                                                                                                                                                                            0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.tmp)(2)#1.itm                                                                                                                                                                        0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/not#17                                                                                                      mgc_not_1                                                                                            0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/not#17.itm                                                                                                                                                                                                       0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/and#75                                                                                                      mgc_and_1_2                                                                                          0.5500 1.9050 
        inPlaceNTT_DIF_precomp:core/and.dcpl#65                                                                                                                                                                                                      0.0000 1.9050 
        inPlaceNTT_DIF_precomp:core/and#283                                                                                                     mgc_and_1_3                                                                                          0.5500 2.4550 
        inPlaceNTT_DIF_precomp:core/and#283.cse                                                                                                                                                                                                      0.0000 2.4550 
        inPlaceNTT_DIF_precomp:core/or#64                                                                                                       mgc_or_1_3                                                                                           0.5500 3.0050 
        inPlaceNTT_DIF_precomp:core/or#64.rmff                                                                                                                                                                                                       0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1/vec:rsc(1)(1)i.oswt.pff                                                                                                                                                                         0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1:vec:rsc(1)(1).@:wait_ctrl/vec:rsc(1)(1)i.oswt.pff                                                                                                                                               0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1:vec:rsc(1)(1).@:wait_ctrl/VEC_LOOP:and#110                                                 mgc_and_1_2                                                                                          0.5500 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1:vec:rsc(1)(1).@:wait_ctrl/vec:rsc(1)(1)i.dswt.pff                                                                                                                                               0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1:vec:rsc(1)(1).@:wait_ctrl/VEC_LOOP:and#109                                                 mgc_and_1_2                                                                                          0.5500 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1:vec:rsc(1)(1).@:wait_ctrl/VEC_LOOP:and#109.itm                                                                                                                                                  0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1:vec:rsc(1)(1).@:wait_ctrl/VEC_LOOP:conc#127                                                                                                                                                     0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1:vec:rsc(1)(1).@:wait_ctrl/vec:rsc(1)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct                                                                                                              0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1/vec:rsc(1)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct                                                                                                                                        0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1/VEC_LOOP:asn(vec:rsc(1)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d)                                                                                                                                   0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1/vec:rsc(1)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                 0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core/vec:rsc(1)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d.reg                                                                                                                                                              0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(vec:rsc(1)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d)                                                                                                                                                    0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core/vec:rsc(1)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                  0.0000 4.1050 
        inPlaceNTT_DIF_precomp/vec:rsc(1)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                       0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(31,6,32,64,64,32,1)gen/rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                       0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(31,6,32,64,64,32,1)gen/VEC_LOOP:slc(rwA_rw_ram_ir_internal_WMASK_B_d)(0)                                                                                                      0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(31,6,32,64,64,32,1)gen/VEC_LOOP:slc()(0)#1                                                                                                                                    0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(31,6,32,64,64,32,1)gen/VEC_LOOP:asn(wea)                                                                                                                                      0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(31,6,32,64,64,32,1)gen/wea                                                                                                                                                    0.0000 4.1050 
        inPlaceNTT_DIF_precomp/vec:rsc(1)(1).wea                                                                                                                                                                                                     0.5000 4.6050 
                                                                                                                                                                                                                                                                   
      4                                                                                                                                         inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:lshift) inPlaceNTT_DIF_precomp/vec:rsc(1)(0).web 4.6050 0.3950 
                                                                                                                                                                                                                                                                   
        Instance                                                                                                                                Component                                                                                            Delta  Delay  
        --------                                                                                                                                ---------                                                                                            -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:lshift)                                                                             mgc_reg_pos_10_0_0_1_1_1_1                                                                           0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:lshift.itm                                                                                                                                                                                   0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1                                                                                              mgc_addc_10_0_10_0_10                                                                                1.0350 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.tmp                                                                                                                                                                                               0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.tmp)(2)#1                                                                                                                                                                            0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.tmp)(2)#1.itm                                                                                                                                                                        0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/not#17                                                                                                      mgc_not_1                                                                                            0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/not#17.itm                                                                                                                                                                                                       0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/and#75                                                                                                      mgc_and_1_2                                                                                          0.5500 1.9050 
        inPlaceNTT_DIF_precomp:core/and.dcpl#65                                                                                                                                                                                                      0.0000 1.9050 
        inPlaceNTT_DIF_precomp:core/and#270                                                                                                     mgc_and_1_3                                                                                          0.5500 2.4550 
        inPlaceNTT_DIF_precomp:core/and#270.cse                                                                                                                                                                                                      0.0000 2.4550 
        inPlaceNTT_DIF_precomp:core/or#59                                                                                                       mgc_or_1_3                                                                                           0.5500 3.0050 
        inPlaceNTT_DIF_precomp:core/or#59.rmff                                                                                                                                                                                                       0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(0)i#1/vec:rsc(1)(0)i.oswt.pff                                                                                                                                                                         0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(0)i#1:vec:rsc(1)(0).@:wait_ctrl/vec:rsc(1)(0)i.oswt.pff                                                                                                                                               0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(0)i#1:vec:rsc(1)(0).@:wait_ctrl/VEC_LOOP:and#99                                                  mgc_and_1_2                                                                                          0.5500 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(0)i#1:vec:rsc(1)(0).@:wait_ctrl/vec:rsc(1)(0)i.dswt.pff                                                                                                                                               0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(0)i#1:vec:rsc(1)(0).@:wait_ctrl/VEC_LOOP:and#98                                                  mgc_and_1_2                                                                                          0.5500 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(0)i#1:vec:rsc(1)(0).@:wait_ctrl/VEC_LOOP:and#98.itm                                                                                                                                                   0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(0)i#1:vec:rsc(1)(0).@:wait_ctrl/VEC_LOOP:conc#115                                                                                                                                                     0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(0)i#1:vec:rsc(1)(0).@:wait_ctrl/vec:rsc(1)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct                                                                                                              0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(0)i#1/vec:rsc(1)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct                                                                                                                                        0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(0)i#1/VEC_LOOP:asn(vec:rsc(1)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d)                                                                                                                                   0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(0)i#1/vec:rsc(1)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                 0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core/vec:rsc(1)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d.reg                                                                                                                                                              0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(vec:rsc(1)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d)                                                                                                                                                    0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core/vec:rsc(1)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                  0.0000 4.1050 
        inPlaceNTT_DIF_precomp/vec:rsc(1)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                       0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(30,6,32,64,64,32,1)gen/rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                       0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(30,6,32,64,64,32,1)gen/VEC_LOOP:slc(rwA_rw_ram_ir_internal_WMASK_B_d)(1)                                                                                                      0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(30,6,32,64,64,32,1)gen/VEC_LOOP:slc()(0)                                                                                                                                      0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(30,6,32,64,64,32,1)gen/VEC_LOOP:asn(web)                                                                                                                                      0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(30,6,32,64,64,32,1)gen/web                                                                                                                                                    0.0000 4.1050 
        inPlaceNTT_DIF_precomp/vec:rsc(1)(0).web                                                                                                                                                                                                     0.5000 4.6050 
                                                                                                                                                                                                                                                                   
      5                                                                                                                                         inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:lshift) inPlaceNTT_DIF_precomp/vec:rsc(1)(0).wea 4.6050 0.3950 
                                                                                                                                                                                                                                                                   
        Instance                                                                                                                                Component                                                                                            Delta  Delay  
        --------                                                                                                                                ---------                                                                                            -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:lshift)                                                                             mgc_reg_pos_10_0_0_1_1_1_1                                                                           0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:lshift.itm                                                                                                                                                                                   0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1                                                                                              mgc_addc_10_0_10_0_10                                                                                1.0350 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.tmp                                                                                                                                                                                               0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.tmp)(2)#1                                                                                                                                                                            0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.tmp)(2)#1.itm                                                                                                                                                                        0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/not#17                                                                                                      mgc_not_1                                                                                            0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/not#17.itm                                                                                                                                                                                                       0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/and#75                                                                                                      mgc_and_1_2                                                                                          0.5500 1.9050 
        inPlaceNTT_DIF_precomp:core/and.dcpl#65                                                                                                                                                                                                      0.0000 1.9050 
        inPlaceNTT_DIF_precomp:core/and#270                                                                                                     mgc_and_1_3                                                                                          0.5500 2.4550 
        inPlaceNTT_DIF_precomp:core/and#270.cse                                                                                                                                                                                                      0.0000 2.4550 
        inPlaceNTT_DIF_precomp:core/or#59                                                                                                       mgc_or_1_3                                                                                           0.5500 3.0050 
        inPlaceNTT_DIF_precomp:core/or#59.rmff                                                                                                                                                                                                       0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(0)i#1/vec:rsc(1)(0)i.oswt.pff                                                                                                                                                                         0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(0)i#1:vec:rsc(1)(0).@:wait_ctrl/vec:rsc(1)(0)i.oswt.pff                                                                                                                                               0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(0)i#1:vec:rsc(1)(0).@:wait_ctrl/VEC_LOOP:and#99                                                  mgc_and_1_2                                                                                          0.5500 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(0)i#1:vec:rsc(1)(0).@:wait_ctrl/vec:rsc(1)(0)i.dswt.pff                                                                                                                                               0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(0)i#1:vec:rsc(1)(0).@:wait_ctrl/VEC_LOOP:and#98                                                  mgc_and_1_2                                                                                          0.5500 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(0)i#1:vec:rsc(1)(0).@:wait_ctrl/VEC_LOOP:and#98.itm                                                                                                                                                   0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(0)i#1:vec:rsc(1)(0).@:wait_ctrl/VEC_LOOP:conc#115                                                                                                                                                     0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(0)i#1:vec:rsc(1)(0).@:wait_ctrl/vec:rsc(1)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct                                                                                                              0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(0)i#1/vec:rsc(1)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct                                                                                                                                        0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(0)i#1/VEC_LOOP:asn(vec:rsc(1)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d)                                                                                                                                   0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(0)i#1/vec:rsc(1)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                 0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core/vec:rsc(1)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d.reg                                                                                                                                                              0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(vec:rsc(1)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d)                                                                                                                                                    0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core/vec:rsc(1)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                  0.0000 4.1050 
        inPlaceNTT_DIF_precomp/vec:rsc(1)(0)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                       0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(30,6,32,64,64,32,1)gen/rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                       0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(30,6,32,64,64,32,1)gen/VEC_LOOP:slc(rwA_rw_ram_ir_internal_WMASK_B_d)(0)                                                                                                      0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(30,6,32,64,64,32,1)gen/VEC_LOOP:slc()(0)#1                                                                                                                                    0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(30,6,32,64,64,32,1)gen/VEC_LOOP:asn(wea)                                                                                                                                      0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(30,6,32,64,64,32,1)gen/wea                                                                                                                                                    0.0000 4.1050 
        inPlaceNTT_DIF_precomp/vec:rsc(1)(0).wea                                                                                                                                                                                                     0.5000 4.6050 
                                                                                                                                                                                                                                                                   
      6                                                                                                                                         inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:lshift) inPlaceNTT_DIF_precomp/vec:rsc(0)(7).web 4.6050 0.3950 
                                                                                                                                                                                                                                                                   
        Instance                                                                                                                                Component                                                                                            Delta  Delay  
        --------                                                                                                                                ---------                                                                                            -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:lshift)                                                                             mgc_reg_pos_10_0_0_1_1_1_1                                                                           0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:lshift.itm                                                                                                                                                                                   0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1                                                                                              mgc_addc_10_0_10_0_10                                                                                1.0350 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.tmp                                                                                                                                                                                               0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.tmp)(9)#3                                                                                                                                                                            0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.tmp)(9)#3.itm                                                                                                                                                                        0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/not#53                                                                                                      mgc_not_1                                                                                            0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/not#53.itm                                                                                                                                                                                                       0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/and#55                                                                                                      mgc_and_1_2                                                                                          0.5500 1.9050 
        inPlaceNTT_DIF_precomp:core/and.dcpl#45                                                                                                                                                                                                      0.0000 1.9050 
        inPlaceNTT_DIF_precomp:core/and#257                                                                                                     mgc_and_1_3                                                                                          0.5500 2.4550 
        inPlaceNTT_DIF_precomp:core/and#257.cse                                                                                                                                                                                                      0.0000 2.4550 
        inPlaceNTT_DIF_precomp:core/or#54                                                                                                       mgc_or_1_3                                                                                           0.5500 3.0050 
        inPlaceNTT_DIF_precomp:core/or#54.rmff                                                                                                                                                                                                       0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(7)i#1/vec:rsc(0)(7)i.oswt.pff                                                                                                                                                                         0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(7)i#1:vec:rsc(0)(7).@:wait_ctrl/vec:rsc(0)(7)i.oswt.pff                                                                                                                                               0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(7)i#1:vec:rsc(0)(7).@:wait_ctrl/VEC_LOOP:and#88                                                  mgc_and_1_2                                                                                          0.5500 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(7)i#1:vec:rsc(0)(7).@:wait_ctrl/vec:rsc(0)(7)i.dswt.pff                                                                                                                                               0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(7)i#1:vec:rsc(0)(7).@:wait_ctrl/VEC_LOOP:and#87                                                  mgc_and_1_2                                                                                          0.5500 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(7)i#1:vec:rsc(0)(7).@:wait_ctrl/VEC_LOOP:and#87.itm                                                                                                                                                   0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(7)i#1:vec:rsc(0)(7).@:wait_ctrl/VEC_LOOP:conc#103                                                                                                                                                     0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(7)i#1:vec:rsc(0)(7).@:wait_ctrl/vec:rsc(0)(7)i.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct                                                                                                              0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(7)i#1/vec:rsc(0)(7)i.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct                                                                                                                                        0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(7)i#1/VEC_LOOP:asn(vec:rsc(0)(7)i.rwA_rw_ram_ir_internal_WMASK_B_d)                                                                                                                                   0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(7)i#1/vec:rsc(0)(7)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                 0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core/vec:rsc(0)(7)i.rwA_rw_ram_ir_internal_WMASK_B_d.reg                                                                                                                                                              0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(vec:rsc(0)(7)i.rwA_rw_ram_ir_internal_WMASK_B_d)                                                                                                                                                    0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core/vec:rsc(0)(7)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                  0.0000 4.1050 
        inPlaceNTT_DIF_precomp/vec:rsc(0)(7)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                       0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(29,6,32,64,64,32,1)gen/rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                       0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(29,6,32,64,64,32,1)gen/VEC_LOOP:slc(rwA_rw_ram_ir_internal_WMASK_B_d)(1)                                                                                                      0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(29,6,32,64,64,32,1)gen/VEC_LOOP:slc()(0)                                                                                                                                      0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(29,6,32,64,64,32,1)gen/VEC_LOOP:asn(web)                                                                                                                                      0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(29,6,32,64,64,32,1)gen/web                                                                                                                                                    0.0000 4.1050 
        inPlaceNTT_DIF_precomp/vec:rsc(0)(7).web                                                                                                                                                                                                     0.5000 4.6050 
                                                                                                                                                                                                                                                                   
      7                                                                                                                                         inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:lshift) inPlaceNTT_DIF_precomp/vec:rsc(0)(4).web 4.6050 0.3950 
                                                                                                                                                                                                                                                                   
        Instance                                                                                                                                Component                                                                                            Delta  Delay  
        --------                                                                                                                                ---------                                                                                            -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:lshift)                                                                             mgc_reg_pos_10_0_0_1_1_1_1                                                                           0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:lshift.itm                                                                                                                                                                                   0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1                                                                                              mgc_addc_10_0_10_0_10                                                                                1.0350 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.tmp                                                                                                                                                                                               0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.tmp)(9)#3                                                                                                                                                                            0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.tmp)(9)#3.itm                                                                                                                                                                        0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/not#53                                                                                                      mgc_not_1                                                                                            0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/not#53.itm                                                                                                                                                                                                       0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/and#55                                                                                                      mgc_and_1_2                                                                                          0.5500 1.9050 
        inPlaceNTT_DIF_precomp:core/and.dcpl#45                                                                                                                                                                                                      0.0000 1.9050 
        inPlaceNTT_DIF_precomp:core/and#218                                                                                                     mgc_and_1_3                                                                                          0.5500 2.4550 
        inPlaceNTT_DIF_precomp:core/and#218.cse                                                                                                                                                                                                      0.0000 2.4550 
        inPlaceNTT_DIF_precomp:core/or#39                                                                                                       mgc_or_1_3                                                                                           0.5500 3.0050 
        inPlaceNTT_DIF_precomp:core/or#39.rmff                                                                                                                                                                                                       0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(4)i#1/vec:rsc(0)(4)i.oswt.pff                                                                                                                                                                         0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(4)i#1:vec:rsc(0)(4).@:wait_ctrl/vec:rsc(0)(4)i.oswt.pff                                                                                                                                               0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(4)i#1:vec:rsc(0)(4).@:wait_ctrl/VEC_LOOP:and#55                                                  mgc_and_1_2                                                                                          0.5500 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(4)i#1:vec:rsc(0)(4).@:wait_ctrl/vec:rsc(0)(4)i.dswt.pff                                                                                                                                               0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(4)i#1:vec:rsc(0)(4).@:wait_ctrl/VEC_LOOP:and#54                                                  mgc_and_1_2                                                                                          0.5500 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(4)i#1:vec:rsc(0)(4).@:wait_ctrl/VEC_LOOP:and#54.itm                                                                                                                                                   0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(4)i#1:vec:rsc(0)(4).@:wait_ctrl/VEC_LOOP:conc#67                                                                                                                                                      0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(4)i#1:vec:rsc(0)(4).@:wait_ctrl/vec:rsc(0)(4)i.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct                                                                                                              0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(4)i#1/vec:rsc(0)(4)i.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct                                                                                                                                        0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(4)i#1/VEC_LOOP:asn(vec:rsc(0)(4)i.rwA_rw_ram_ir_internal_WMASK_B_d)                                                                                                                                   0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(0)(4)i#1/vec:rsc(0)(4)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                 0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core/vec:rsc(0)(4)i.rwA_rw_ram_ir_internal_WMASK_B_d.reg                                                                                                                                                              0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(vec:rsc(0)(4)i.rwA_rw_ram_ir_internal_WMASK_B_d)                                                                                                                                                    0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core/vec:rsc(0)(4)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                  0.0000 4.1050 
        inPlaceNTT_DIF_precomp/vec:rsc(0)(4)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                       0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(26,6,32,64,64,32,1)gen/rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                       0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(26,6,32,64,64,32,1)gen/VEC_LOOP:slc(rwA_rw_ram_ir_internal_WMASK_B_d)(1)                                                                                                      0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(26,6,32,64,64,32,1)gen/VEC_LOOP:slc()(0)                                                                                                                                      0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(26,6,32,64,64,32,1)gen/VEC_LOOP:asn(web)                                                                                                                                      0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(26,6,32,64,64,32,1)gen/web                                                                                                                                                    0.0000 4.1050 
        inPlaceNTT_DIF_precomp/vec:rsc(0)(4).web                                                                                                                                                                                                     0.5000 4.6050 
                                                                                                                                                                                                                                                                   
      8                                                                                                                                         inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:lshift) inPlaceNTT_DIF_precomp/vec:rsc(1)(1).wea 4.6050 0.3950 
                                                                                                                                                                                                                                                                   
        Instance                                                                                                                                Component                                                                                            Delta  Delay  
        --------                                                                                                                                ---------                                                                                            -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:lshift)                                                                             mgc_reg_pos_10_0_0_1_1_1_1                                                                           0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:lshift.itm                                                                                                                                                                                   0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1                                                                                              mgc_addc_10_0_10_0_10                                                                                1.0350 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.tmp                                                                                                                                                                                               0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.tmp)(1)#3                                                                                                                                                                            0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.tmp)(1)#3.itm                                                                                                                                                                        0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/not#51                                                                                                      mgc_not_1                                                                                            0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/not#51.itm                                                                                                                                                                                                       0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/and#31                                                                                                      mgc_and_1_2                                                                                          0.5500 1.9050 
        inPlaceNTT_DIF_precomp:core/and.dcpl#21                                                                                                                                                                                                      0.0000 1.9050 
        inPlaceNTT_DIF_precomp:core/and#283                                                                                                     mgc_and_1_3                                                                                          0.5500 2.4550 
        inPlaceNTT_DIF_precomp:core/and#283.cse                                                                                                                                                                                                      0.0000 2.4550 
        inPlaceNTT_DIF_precomp:core/or#64                                                                                                       mgc_or_1_3                                                                                           0.5500 3.0050 
        inPlaceNTT_DIF_precomp:core/or#64.rmff                                                                                                                                                                                                       0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1/vec:rsc(1)(1)i.oswt.pff                                                                                                                                                                         0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1:vec:rsc(1)(1).@:wait_ctrl/vec:rsc(1)(1)i.oswt.pff                                                                                                                                               0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1:vec:rsc(1)(1).@:wait_ctrl/VEC_LOOP:and#110                                                 mgc_and_1_2                                                                                          0.5500 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1:vec:rsc(1)(1).@:wait_ctrl/vec:rsc(1)(1)i.dswt.pff                                                                                                                                               0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1:vec:rsc(1)(1).@:wait_ctrl/VEC_LOOP:and#109                                                 mgc_and_1_2                                                                                          0.5500 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1:vec:rsc(1)(1).@:wait_ctrl/VEC_LOOP:and#109.itm                                                                                                                                                  0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1:vec:rsc(1)(1).@:wait_ctrl/VEC_LOOP:conc#127                                                                                                                                                     0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1:vec:rsc(1)(1).@:wait_ctrl/vec:rsc(1)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct                                                                                                              0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1/vec:rsc(1)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct                                                                                                                                        0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1/VEC_LOOP:asn(vec:rsc(1)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d)                                                                                                                                   0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1/vec:rsc(1)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                 0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core/vec:rsc(1)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d.reg                                                                                                                                                              0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(vec:rsc(1)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d)                                                                                                                                                    0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core/vec:rsc(1)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                  0.0000 4.1050 
        inPlaceNTT_DIF_precomp/vec:rsc(1)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                       0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(31,6,32,64,64,32,1)gen/rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                       0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(31,6,32,64,64,32,1)gen/VEC_LOOP:slc(rwA_rw_ram_ir_internal_WMASK_B_d)(0)                                                                                                      0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(31,6,32,64,64,32,1)gen/VEC_LOOP:slc()(0)#1                                                                                                                                    0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(31,6,32,64,64,32,1)gen/VEC_LOOP:asn(wea)                                                                                                                                      0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(31,6,32,64,64,32,1)gen/wea                                                                                                                                                    0.0000 4.1050 
        inPlaceNTT_DIF_precomp/vec:rsc(1)(1).wea                                                                                                                                                                                                     0.5000 4.6050 
                                                                                                                                                                                                                                                                   
      9                                                                                                                                         inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:lshift) inPlaceNTT_DIF_precomp/vec:rsc(1)(1).web 4.6050 0.3950 
                                                                                                                                                                                                                                                                   
        Instance                                                                                                                                Component                                                                                            Delta  Delay  
        --------                                                                                                                                ---------                                                                                            -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:lshift)                                                                             mgc_reg_pos_10_0_0_1_1_1_1                                                                           0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:lshift.itm                                                                                                                                                                                   0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1                                                                                              mgc_addc_10_0_10_0_10                                                                                1.0350 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.tmp                                                                                                                                                                                               0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.tmp)(2)#1                                                                                                                                                                            0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.tmp)(2)#1.itm                                                                                                                                                                        0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/not#17                                                                                                      mgc_not_1                                                                                            0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/not#17.itm                                                                                                                                                                                                       0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/and#75                                                                                                      mgc_and_1_2                                                                                          0.5500 1.9050 
        inPlaceNTT_DIF_precomp:core/and.dcpl#65                                                                                                                                                                                                      0.0000 1.9050 
        inPlaceNTT_DIF_precomp:core/and#283                                                                                                     mgc_and_1_3                                                                                          0.5500 2.4550 
        inPlaceNTT_DIF_precomp:core/and#283.cse                                                                                                                                                                                                      0.0000 2.4550 
        inPlaceNTT_DIF_precomp:core/or#64                                                                                                       mgc_or_1_3                                                                                           0.5500 3.0050 
        inPlaceNTT_DIF_precomp:core/or#64.rmff                                                                                                                                                                                                       0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1/vec:rsc(1)(1)i.oswt.pff                                                                                                                                                                         0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1:vec:rsc(1)(1).@:wait_ctrl/vec:rsc(1)(1)i.oswt.pff                                                                                                                                               0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1:vec:rsc(1)(1).@:wait_ctrl/VEC_LOOP:and#110                                                 mgc_and_1_2                                                                                          0.5500 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1:vec:rsc(1)(1).@:wait_ctrl/vec:rsc(1)(1)i.dswt.pff                                                                                                                                               0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1:vec:rsc(1)(1).@:wait_ctrl/VEC_LOOP:and#109                                                 mgc_and_1_2                                                                                          0.5500 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1:vec:rsc(1)(1).@:wait_ctrl/VEC_LOOP:and#109.itm                                                                                                                                                  0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1:vec:rsc(1)(1).@:wait_ctrl/VEC_LOOP:conc#127                                                                                                                                                     0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1:vec:rsc(1)(1).@:wait_ctrl/vec:rsc(1)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct                                                                                                              0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1/vec:rsc(1)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct                                                                                                                                        0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1/VEC_LOOP:asn(vec:rsc(1)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d)                                                                                                                                   0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1/vec:rsc(1)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                 0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core/vec:rsc(1)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d.reg                                                                                                                                                              0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(vec:rsc(1)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d)                                                                                                                                                    0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core/vec:rsc(1)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                  0.0000 4.1050 
        inPlaceNTT_DIF_precomp/vec:rsc(1)(1)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                       0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(31,6,32,64,64,32,1)gen/rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                       0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(31,6,32,64,64,32,1)gen/VEC_LOOP:slc(rwA_rw_ram_ir_internal_WMASK_B_d)(1)                                                                                                      0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(31,6,32,64,64,32,1)gen/VEC_LOOP:slc()(0)                                                                                                                                      0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(31,6,32,64,64,32,1)gen/VEC_LOOP:asn(web)                                                                                                                                      0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(31,6,32,64,64,32,1)gen/web                                                                                                                                                    0.0000 4.1050 
        inPlaceNTT_DIF_precomp/vec:rsc(1)(1).web                                                                                                                                                                                                     0.5000 4.6050 
                                                                                                                                                                                                                                                                   
      10                                                                                                                                        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:lshift) inPlaceNTT_DIF_precomp/vec:rsc(1)(2).wea 4.6050 0.3950 
                                                                                                                                                                                                                                                                   
        Instance                                                                                                                                Component                                                                                            Delta  Delay  
        --------                                                                                                                                ---------                                                                                            -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:lshift)                                                                             mgc_reg_pos_10_0_0_1_1_1_1                                                                           0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:lshift.itm                                                                                                                                                                                   0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1                                                                                              mgc_addc_10_0_10_0_10                                                                                1.0350 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.tmp                                                                                                                                                                                               0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.tmp)(2)#1                                                                                                                                                                            0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.tmp)(2)#1.itm                                                                                                                                                                        0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/not#17                                                                                                      mgc_not_1                                                                                            0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/not#17.itm                                                                                                                                                                                                       0.0000 1.3550 
        inPlaceNTT_DIF_precomp:core/and#75                                                                                                      mgc_and_1_2                                                                                          0.5500 1.9050 
        inPlaceNTT_DIF_precomp:core/and.dcpl#65                                                                                                                                                                                                      0.0000 1.9050 
        inPlaceNTT_DIF_precomp:core/and#296                                                                                                     mgc_and_1_3                                                                                          0.5500 2.4550 
        inPlaceNTT_DIF_precomp:core/and#296.cse                                                                                                                                                                                                      0.0000 2.4550 
        inPlaceNTT_DIF_precomp:core/or#69                                                                                                       mgc_or_1_3                                                                                           0.5500 3.0050 
        inPlaceNTT_DIF_precomp:core/or#69.rmff                                                                                                                                                                                                       0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(2)i#1/vec:rsc(1)(2)i.oswt.pff                                                                                                                                                                         0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(2)i#1:vec:rsc(1)(2).@:wait_ctrl/vec:rsc(1)(2)i.oswt.pff                                                                                                                                               0.0000 3.0050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(2)i#1:vec:rsc(1)(2).@:wait_ctrl/VEC_LOOP:and#121                                                 mgc_and_1_2                                                                                          0.5500 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(2)i#1:vec:rsc(1)(2).@:wait_ctrl/vec:rsc(1)(2)i.dswt.pff                                                                                                                                               0.0000 3.5550 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(2)i#1:vec:rsc(1)(2).@:wait_ctrl/VEC_LOOP:and#120                                                 mgc_and_1_2                                                                                          0.5500 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(2)i#1:vec:rsc(1)(2).@:wait_ctrl/VEC_LOOP:and#120.itm                                                                                                                                                  0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(2)i#1:vec:rsc(1)(2).@:wait_ctrl/VEC_LOOP:conc#139                                                                                                                                                     0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(2)i#1:vec:rsc(1)(2).@:wait_ctrl/vec:rsc(1)(2)i.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct                                                                                                              0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(2)i#1/vec:rsc(1)(2)i.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct                                                                                                                                        0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(2)i#1/VEC_LOOP:asn(vec:rsc(1)(2)i.rwA_rw_ram_ir_internal_WMASK_B_d)                                                                                                                                   0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core:vec:rsc(1)(2)i#1/vec:rsc(1)(2)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                 0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core/vec:rsc(1)(2)i.rwA_rw_ram_ir_internal_WMASK_B_d.reg                                                                                                                                                              0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(vec:rsc(1)(2)i.rwA_rw_ram_ir_internal_WMASK_B_d)                                                                                                                                                    0.0000 4.1050 
        inPlaceNTT_DIF_precomp:core/vec:rsc(1)(2)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                  0.0000 4.1050 
        inPlaceNTT_DIF_precomp/vec:rsc(1)(2)i.rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                                                                       0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(32,6,32,64,64,32,1)gen/rwA_rw_ram_ir_internal_WMASK_B_d                                                                                                                       0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(32,6,32,64,64,32,1)gen/VEC_LOOP:slc(rwA_rw_ram_ir_internal_WMASK_B_d)(0)                                                                                                      0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(32,6,32,64,64,32,1)gen/VEC_LOOP:slc()(0)#1                                                                                                                                    0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(32,6,32,64,64,32,1)gen/VEC_LOOP:asn(wea)                                                                                                                                      0.0000 4.1050 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(32,6,32,64,64,32,1)gen/wea                                                                                                                                                    0.0000 4.1050 
        inPlaceNTT_DIF_precomp/vec:rsc(1)(2).wea                                                                                                                                                                                                     0.5000 4.6050 
                                                                                                                                                                                                                                                                   
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 5.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                                             Port                                                     Slack (Delay) Messages 
      -------------------------------------------------------------------------------------------------------------------- ------------------------------------------------------- ------ ------- --------
      inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt)                                                                       slc(fsm_output)(0)#2.itm                                5.0000  0.0000          
      inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt)                                                                  and#155.itm                                             2.2250  2.7750          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(0)(0)i.oswt)                                                                 or#15.rmff                                              1.4450  3.5550          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(0)(0)i.oswt#1)                                                               and#161.rmff                                            2.0600  2.9400          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(0)(1)i.oswt)                                                                 or#24.rmff                                              0.8950  4.1050          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(0)(1)i.oswt#1)                                                               and#182.rmff                                            1.5100  3.4900          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(0)(2)i.oswt)                                                                 or#29.rmff                                              0.8950  4.1050          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(0)(2)i.oswt#1)                                                               and#195.rmff                                            1.5100  3.4900          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(0)(3)i.oswt)                                                                 or#34.rmff                                              1.4450  3.5550          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(0)(3)i.oswt#1)                                                               and#208.rmff                                            2.0600  2.9400          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(0)(4)i.oswt)                                                                 or#39.rmff                                              0.8950  4.1050          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(0)(4)i.oswt#1)                                                               and#221.rmff                                            1.5100  3.4900          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(0)(5)i.oswt)                                                                 or#44.rmff                                              0.8950  4.1050          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(0)(5)i.oswt#1)                                                               and#234.rmff                                            1.5100  3.4900          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(0)(6)i.oswt)                                                                 or#49.rmff                                              0.8950  4.1050          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(0)(6)i.oswt#1)                                                               and#247.rmff                                            1.5100  3.4900          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(0)(7)i.oswt)                                                                 or#54.rmff                                              0.8950  4.1050          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(0)(7)i.oswt#1)                                                               and#260.rmff                                            1.5100  3.4900          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(1)(0)i.oswt)                                                                 or#59.rmff                                              0.8950  4.1050          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(1)(0)i.oswt#1)                                                               and#273.rmff                                            1.5100  3.4900          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(1)(1)i.oswt)                                                                 or#64.rmff                                              0.8950  4.1050          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(1)(1)i.oswt#1)                                                               and#286.rmff                                            1.5100  3.4900          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(1)(2)i.oswt)                                                                 or#69.rmff                                              0.8950  4.1050          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(1)(2)i.oswt#1)                                                               and#299.rmff                                            1.5100  3.4900          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(1)(3)i.oswt)                                                                 or#74.rmff                                              0.8950  4.1050          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(1)(3)i.oswt#1)                                                               and#312.rmff                                            1.5100  3.4900          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(1)(4)i.oswt)                                                                 or#79.rmff                                              1.4450  3.5550          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(1)(4)i.oswt#1)                                                               and#325.rmff                                            2.0600  2.9400          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(1)(5)i.oswt)                                                                 or#84.rmff                                              0.8950  4.1050          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(1)(5)i.oswt#1)                                                               and#338.rmff                                            1.5100  3.4900          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(1)(6)i.oswt)                                                                 or#89.rmff                                              0.8950  4.1050          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(1)(6)i.oswt#1)                                                               and#351.rmff                                            1.5100  3.4900          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(1)(7)i.oswt)                                                                 or#94.rmff                                              1.4450  3.5550          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc(1)(7)i.oswt#1)                                                               and#364.rmff                                            2.0600  2.9400          
      inPlaceNTT_DIF_precomp:core/reg(twiddle:rsc(0)(0)i.oswt)                                                             and#373.rmff                                            4.1300  0.8700          
      inPlaceNTT_DIF_precomp:core/reg(twiddle:rsc(0)(1)i.oswt)                                                             and#375.rmff                                            3.5800  1.4200          
      inPlaceNTT_DIF_precomp:core/reg(twiddle:rsc(0)(2)i.oswt)                                                             and#377.rmff                                            3.5800  1.4200          
      inPlaceNTT_DIF_precomp:core/reg(twiddle:rsc(0)(3)i.oswt)                                                             and#379.rmff                                            4.1300  0.8700          
      inPlaceNTT_DIF_precomp:core/reg(twiddle:rsc(0)(4)i.oswt)                                                             and#381.rmff                                            3.5800  1.4200          
      inPlaceNTT_DIF_precomp:core/reg(twiddle:rsc(0)(5)i.oswt)                                                             and#383.rmff                                            3.5800  1.4200          
      inPlaceNTT_DIF_precomp:core/reg(twiddle:rsc(0)(6)i.oswt)                                                             and#385.rmff                                            3.5800  1.4200          
      inPlaceNTT_DIF_precomp:core/reg(twiddle:rsc(0)(7)i.oswt)                                                             and#387.rmff                                            3.5800  1.4200          
      inPlaceNTT_DIF_precomp:core/reg(twiddle:rsc(1)(0)i.oswt)                                                             and#389.rmff                                            3.5800  1.4200          
      inPlaceNTT_DIF_precomp:core/reg(twiddle:rsc(1)(1)i.oswt)                                                             and#391.rmff                                            3.5800  1.4200          
      inPlaceNTT_DIF_precomp:core/reg(twiddle:rsc(1)(2)i.oswt)                                                             and#393.rmff                                            3.5800  1.4200          
      inPlaceNTT_DIF_precomp:core/reg(twiddle:rsc(1)(3)i.oswt)                                                             and#395.rmff                                            3.5800  1.4200          
      inPlaceNTT_DIF_precomp:core/reg(twiddle:rsc(1)(4)i.oswt)                                                             and#397.rmff                                            4.1300  0.8700          
      inPlaceNTT_DIF_precomp:core/reg(twiddle:rsc(1)(5)i.oswt)                                                             and#399.rmff                                            3.5800  1.4200          
      inPlaceNTT_DIF_precomp:core/reg(twiddle:rsc(1)(6)i.oswt)                                                             and#401.rmff                                            3.5800  1.4200          
      inPlaceNTT_DIF_precomp:core/reg(twiddle:rsc(1)(7)i.oswt)                                                             and#403.rmff                                            4.1300  0.8700          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy(1)(7):obj.iswt0)                                                      slc(fsm_output)(20)#4.itm                               5.0000  0.0000          
      inPlaceNTT_DIF_precomp:core/reg(ensig.cgo)                                                                           or#116.rmff                                             1.7130  3.2870          
      inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1)                                                                         or#118.rmff                                             2.4550  2.5450          
      inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                                                                   STAGE_LOOP:i:STAGE_LOOP:i:mux.itm                       3.6550  1.3450          
      inPlaceNTT_DIF_precomp:core/reg(p)                                                                                   p:rsci.idat                                             5.0000  0.0000          
      inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:lshift.psp)                                                               z.out                                                   2.0050  2.9950          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:k(10:0).sva(9:0))                                                          COMP_LOOP:k:COMP_LOOP:k:and.itm                         3.0950  1.9050          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:lshift)                                                          COMP_LOOP:twiddle_f:and.itm                             2.0050  2.9950          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:mul)                                                             COMP_LOOP:twiddle_f:mul.cse.sva:mx0w0                   0.4175  4.5825          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:equal)                                                           COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:nor.itm         0.4175  4.5825          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:equal)#1                                                         COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#2.itm       0.4175  4.5825          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:equal)#2                                                         COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#4.itm       0.4175  4.5825          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:equal)#3                                                         COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#5.itm       0.4175  4.5825          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:equal)#4                                                         COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6.itm       0.4175  4.5825          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:equal)#5                                                         COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#8.itm       0.4175  4.5825          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:equal)#6                                                         COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#9.itm       0.4175  4.5825          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:equal)#7                                                         COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#10.itm      0.4175  4.5825          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:equal)#8                                                         COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#11.itm      0.4175  4.5825          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:equal)#9                                                         COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#12.itm      0.4175  4.5825          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:equal)#10                                                        COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#13.itm      0.4175  4.5825          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:equal)#11                                                        COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#14.itm      0.4175  4.5825          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:nor#6)                                                           COMP_LOOP:twiddle_f:nor#6.itm#2                         0.4175  4.5825          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:nor#3)                                                           COMP_LOOP:twiddle_f:nor#3.itm#2                         0.4175  4.5825          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:nor#1)                                                           COMP_LOOP:twiddle_f:nor#1.itm#2                         0.4175  4.5825          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:nor)                                                             COMP_LOOP:twiddle_f:nor.itm#2                           0.4175  4.5825          
      inPlaceNTT_DIF_precomp:core/reg(tmp#3.lpi#3.dfm)                                                                     COMP_LOOP:twiddle_help:COMP_LOOP:twiddle_help:mux1h.itm 1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core/reg(tmp#2.lpi#3.dfm)                                                                     COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux1h.itm       1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#10)                                                                     VEC_LOOP:acc#10.tmp                                     1.5100  3.4900          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j(10:0))                                                                    VEC_LOOP:acc#9.itm                                      3.6300  1.3700          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:VEC_LOOP:nor#1)                                                             VEC_LOOP:VEC_LOOP:nor#1.itm#3                           2.0600  2.9400          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:nor#10)                                                                     VEC_LOOP:nor#10.itm#3                                   2.0600  2.9400          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:nor#11)                                                                     VEC_LOOP:nor#11.itm#3                                   2.0600  2.9400          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:VEC_LOOP:and#17)                                                            VEC_LOOP:VEC_LOOP:and#17.itm#3                          2.0600  2.9400          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:nor#13)                                                                     VEC_LOOP:nor#13.itm#3                                   2.0600  2.9400          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:VEC_LOOP:and#19)                                                            VEC_LOOP:VEC_LOOP:and#19.itm#3                          2.0600  2.9400          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:VEC_LOOP:and#20)                                                            VEC_LOOP:VEC_LOOP:and#20.itm#3                          2.0600  2.9400          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:VEC_LOOP:and#21)                                                            VEC_LOOP:VEC_LOOP:and#21.itm#3                          2.0600  2.9400          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:nor#16)                                                                     VEC_LOOP:nor#16.itm#3                                   2.0600  2.9400          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:VEC_LOOP:and#23)                                                            VEC_LOOP:VEC_LOOP:and#23.itm#3                          2.0600  2.9400          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:VEC_LOOP:and#24)                                                            VEC_LOOP:VEC_LOOP:and#24.itm#3                          2.0600  2.9400          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:VEC_LOOP:and#25)                                                            VEC_LOOP:VEC_LOOP:and#25.itm#3                          2.0600  2.9400          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:VEC_LOOP:and#26)                                                            VEC_LOOP:VEC_LOOP:and#26.itm#3                          2.0600  2.9400          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:VEC_LOOP:and#27)                                                            VEC_LOOP:VEC_LOOP:and#27.itm#3                          2.0600  2.9400          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:VEC_LOOP:and#28)                                                            VEC_LOOP:VEC_LOOP:and#28.itm#3                          2.0600  2.9400          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:VEC_LOOP:and#29)                                                            VEC_LOOP:VEC_LOOP:and#29.itm#3                          2.0600  2.9400          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:VEC_LOOP:nor)                                                               VEC_LOOP:VEC_LOOP:nor.itm#3                             3.0950  1.9050          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:nor)                                                                        VEC_LOOP:nor.itm#3                                      3.0950  1.9050          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:nor#1)                                                                      VEC_LOOP:nor#1.itm#3                                    3.0950  1.9050          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:VEC_LOOP:and#2)                                                             VEC_LOOP:VEC_LOOP:and#2.itm#3                           3.0950  1.9050          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:nor#3)                                                                      VEC_LOOP:nor#3.itm#3                                    3.0950  1.9050          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:VEC_LOOP:and#4)                                                             VEC_LOOP:VEC_LOOP:and#4.itm#3                           3.0950  1.9050          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:VEC_LOOP:and#5)                                                             VEC_LOOP:VEC_LOOP:and#5.itm#3                           3.0950  1.9050          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:VEC_LOOP:and#6)                                                             VEC_LOOP:VEC_LOOP:and#6.itm#3                           3.0950  1.9050          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:nor#6)                                                                      VEC_LOOP:nor#6.itm#3                                    3.0950  1.9050          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:VEC_LOOP:and#8)                                                             VEC_LOOP:VEC_LOOP:and#8.itm#3                           3.0950  1.9050          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:VEC_LOOP:and#9)                                                             VEC_LOOP:VEC_LOOP:and#9.itm#3                           3.0950  1.9050          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:VEC_LOOP:and#10)                                                            VEC_LOOP:VEC_LOOP:mux.itm                               3.0150  1.9850          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:VEC_LOOP:and#11)                                                            VEC_LOOP:VEC_LOOP:and#11.itm#3                          3.0950  1.9050          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:VEC_LOOP:and#12)                                                            VEC_LOOP:VEC_LOOP:and#12.itm#3                          3.0950  1.9050          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:VEC_LOOP:and#13)                                                            VEC_LOOP:VEC_LOOP:and#13.itm#3                          3.0950  1.9050          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:VEC_LOOP:and#14)                                                            VEC_LOOP:VEC_LOOP:and#14.itm#3                          3.0950  1.9050          
      inPlaceNTT_DIF_precomp:core/reg(tmp.lpi#4.dfm)                                                                       VEC_LOOP:mux1h#2.itm                                    1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core/reg(tmp#1.lpi#4.dfm)                                                                     VEC_LOOP:mux1h#3.itm                                    1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)                                                  if:nor.itm                                              1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)                                             run:rsci.ivld                                           4.9200  0.0800          
      inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)                                   if:nor#3.itm                                            1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1:vec:rsc(0)(0).@:wait_dp/reg(vec:rsc(0)(0)i.bcwt)                        VEC_LOOP:nor.itm                                        1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1:vec:rsc(0)(0).@:wait_dp/reg(vec:rsc(0)(0)i.bcwt#1)                      VEC_LOOP:nor#2.itm                                      1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1:vec:rsc(0)(0).@:wait_dp/reg(vec:rsc(0)(0)i.qa_d.bfwt)                   VEC_LOOP:slc(vec:rsc(0)(0)i.qa_d)(63-32).itm            2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(0)i#1:vec:rsc(0)(0).@:wait_dp/reg(vec:rsc(0)(0)i.qa_d.bfwt)#1                 VEC_LOOP:slc(vec:rsc(0)(0)i.qa_d)(31-0).itm             2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(1)i#1:vec:rsc(0)(1).@:wait_dp/reg(vec:rsc(0)(1)i.bcwt)                        VEC_LOOP:nor#14.itm                                     1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(1)i#1:vec:rsc(0)(1).@:wait_dp/reg(vec:rsc(0)(1)i.bcwt#1)                      VEC_LOOP:nor#16.itm                                     1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(1)i#1:vec:rsc(0)(1).@:wait_dp/reg(vec:rsc(0)(1)i.qa_d.bfwt)                   VEC_LOOP:slc(vec:rsc(0)(1)i.qa_d)(63-32).itm            2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(1)i#1:vec:rsc(0)(1).@:wait_dp/reg(vec:rsc(0)(1)i.qa_d.bfwt)#1                 VEC_LOOP:slc(vec:rsc(0)(1)i.qa_d)(31-0).itm             2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(2)i#1:vec:rsc(0)(2).@:wait_dp/reg(vec:rsc(0)(2)i.bcwt)                        VEC_LOOP:nor#28.itm                                     1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(2)i#1:vec:rsc(0)(2).@:wait_dp/reg(vec:rsc(0)(2)i.bcwt#1)                      VEC_LOOP:nor#30.itm                                     1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(2)i#1:vec:rsc(0)(2).@:wait_dp/reg(vec:rsc(0)(2)i.qa_d.bfwt)                   VEC_LOOP:slc(vec:rsc(0)(2)i.qa_d)(63-32).itm            2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(2)i#1:vec:rsc(0)(2).@:wait_dp/reg(vec:rsc(0)(2)i.qa_d.bfwt)#1                 VEC_LOOP:slc(vec:rsc(0)(2)i.qa_d)(31-0).itm             2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(3)i#1:vec:rsc(0)(3).@:wait_dp/reg(vec:rsc(0)(3)i.bcwt)                        VEC_LOOP:nor#42.itm                                     1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(3)i#1:vec:rsc(0)(3).@:wait_dp/reg(vec:rsc(0)(3)i.bcwt#1)                      VEC_LOOP:nor#44.itm                                     1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(3)i#1:vec:rsc(0)(3).@:wait_dp/reg(vec:rsc(0)(3)i.qa_d.bfwt)                   VEC_LOOP:slc(vec:rsc(0)(3)i.qa_d)(63-32).itm            2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(3)i#1:vec:rsc(0)(3).@:wait_dp/reg(vec:rsc(0)(3)i.qa_d.bfwt)#1                 VEC_LOOP:slc(vec:rsc(0)(3)i.qa_d)(31-0).itm             2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(4)i#1:vec:rsc(0)(4).@:wait_dp/reg(vec:rsc(0)(4)i.bcwt)                        VEC_LOOP:nor#56.itm                                     1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(4)i#1:vec:rsc(0)(4).@:wait_dp/reg(vec:rsc(0)(4)i.bcwt#1)                      VEC_LOOP:nor#58.itm                                     1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(4)i#1:vec:rsc(0)(4).@:wait_dp/reg(vec:rsc(0)(4)i.qa_d.bfwt)                   VEC_LOOP:slc(vec:rsc(0)(4)i.qa_d)(63-32).itm            2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(4)i#1:vec:rsc(0)(4).@:wait_dp/reg(vec:rsc(0)(4)i.qa_d.bfwt)#1                 VEC_LOOP:slc(vec:rsc(0)(4)i.qa_d)(31-0).itm             2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(5)i#1:vec:rsc(0)(5).@:wait_dp/reg(vec:rsc(0)(5)i.bcwt)                        VEC_LOOP:nor#70.itm                                     1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(5)i#1:vec:rsc(0)(5).@:wait_dp/reg(vec:rsc(0)(5)i.bcwt#1)                      VEC_LOOP:nor#72.itm                                     1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(5)i#1:vec:rsc(0)(5).@:wait_dp/reg(vec:rsc(0)(5)i.qa_d.bfwt)                   VEC_LOOP:slc(vec:rsc(0)(5)i.qa_d)(63-32).itm            2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(5)i#1:vec:rsc(0)(5).@:wait_dp/reg(vec:rsc(0)(5)i.qa_d.bfwt)#1                 VEC_LOOP:slc(vec:rsc(0)(5)i.qa_d)(31-0).itm             2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(6)i#1:vec:rsc(0)(6).@:wait_dp/reg(vec:rsc(0)(6)i.bcwt)                        VEC_LOOP:nor#84.itm                                     1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(6)i#1:vec:rsc(0)(6).@:wait_dp/reg(vec:rsc(0)(6)i.bcwt#1)                      VEC_LOOP:nor#86.itm                                     1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(6)i#1:vec:rsc(0)(6).@:wait_dp/reg(vec:rsc(0)(6)i.qa_d.bfwt)                   VEC_LOOP:slc(vec:rsc(0)(6)i.qa_d)(63-32).itm            2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(6)i#1:vec:rsc(0)(6).@:wait_dp/reg(vec:rsc(0)(6)i.qa_d.bfwt)#1                 VEC_LOOP:slc(vec:rsc(0)(6)i.qa_d)(31-0).itm             2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(7)i#1:vec:rsc(0)(7).@:wait_dp/reg(vec:rsc(0)(7)i.bcwt)                        VEC_LOOP:nor#98.itm                                     1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(7)i#1:vec:rsc(0)(7).@:wait_dp/reg(vec:rsc(0)(7)i.bcwt#1)                      VEC_LOOP:nor#100.itm                                    1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(7)i#1:vec:rsc(0)(7).@:wait_dp/reg(vec:rsc(0)(7)i.qa_d.bfwt)                   VEC_LOOP:slc(vec:rsc(0)(7)i.qa_d)(63-32).itm            2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(0)(7)i#1:vec:rsc(0)(7).@:wait_dp/reg(vec:rsc(0)(7)i.qa_d.bfwt)#1                 VEC_LOOP:slc(vec:rsc(0)(7)i.qa_d)(31-0).itm             2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(0)i#1:vec:rsc(1)(0).@:wait_dp/reg(vec:rsc(1)(0)i.bcwt)                        VEC_LOOP:nor#112.itm                                    1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(0)i#1:vec:rsc(1)(0).@:wait_dp/reg(vec:rsc(1)(0)i.bcwt#1)                      VEC_LOOP:nor#114.itm                                    1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(0)i#1:vec:rsc(1)(0).@:wait_dp/reg(vec:rsc(1)(0)i.qa_d.bfwt)                   VEC_LOOP:slc(vec:rsc(1)(0)i.qa_d)(63-32).itm            2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(0)i#1:vec:rsc(1)(0).@:wait_dp/reg(vec:rsc(1)(0)i.qa_d.bfwt)#1                 VEC_LOOP:slc(vec:rsc(1)(0)i.qa_d)(31-0).itm             2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1:vec:rsc(1)(1).@:wait_dp/reg(vec:rsc(1)(1)i.bcwt)                        VEC_LOOP:nor#126.itm                                    1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1:vec:rsc(1)(1).@:wait_dp/reg(vec:rsc(1)(1)i.bcwt#1)                      VEC_LOOP:nor#128.itm                                    1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1:vec:rsc(1)(1).@:wait_dp/reg(vec:rsc(1)(1)i.qa_d.bfwt)                   VEC_LOOP:slc(vec:rsc(1)(1)i.qa_d)(63-32).itm            2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(1)i#1:vec:rsc(1)(1).@:wait_dp/reg(vec:rsc(1)(1)i.qa_d.bfwt)#1                 VEC_LOOP:slc(vec:rsc(1)(1)i.qa_d)(31-0).itm             2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(2)i#1:vec:rsc(1)(2).@:wait_dp/reg(vec:rsc(1)(2)i.bcwt)                        VEC_LOOP:nor#140.itm                                    1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(2)i#1:vec:rsc(1)(2).@:wait_dp/reg(vec:rsc(1)(2)i.bcwt#1)                      VEC_LOOP:nor#142.itm                                    1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(2)i#1:vec:rsc(1)(2).@:wait_dp/reg(vec:rsc(1)(2)i.qa_d.bfwt)                   VEC_LOOP:slc(vec:rsc(1)(2)i.qa_d)(63-32).itm            2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(2)i#1:vec:rsc(1)(2).@:wait_dp/reg(vec:rsc(1)(2)i.qa_d.bfwt)#1                 VEC_LOOP:slc(vec:rsc(1)(2)i.qa_d)(31-0).itm             2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(3)i#1:vec:rsc(1)(3).@:wait_dp/reg(vec:rsc(1)(3)i.bcwt)                        VEC_LOOP:nor#154.itm                                    1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(3)i#1:vec:rsc(1)(3).@:wait_dp/reg(vec:rsc(1)(3)i.bcwt#1)                      VEC_LOOP:nor#156.itm                                    1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(3)i#1:vec:rsc(1)(3).@:wait_dp/reg(vec:rsc(1)(3)i.qa_d.bfwt)                   VEC_LOOP:slc(vec:rsc(1)(3)i.qa_d)(63-32).itm            2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(3)i#1:vec:rsc(1)(3).@:wait_dp/reg(vec:rsc(1)(3)i.qa_d.bfwt)#1                 VEC_LOOP:slc(vec:rsc(1)(3)i.qa_d)(31-0).itm             2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(4)i#1:vec:rsc(1)(4).@:wait_dp/reg(vec:rsc(1)(4)i.bcwt)                        VEC_LOOP:nor#168.itm                                    1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(4)i#1:vec:rsc(1)(4).@:wait_dp/reg(vec:rsc(1)(4)i.bcwt#1)                      VEC_LOOP:nor#170.itm                                    1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(4)i#1:vec:rsc(1)(4).@:wait_dp/reg(vec:rsc(1)(4)i.qa_d.bfwt)                   VEC_LOOP:slc(vec:rsc(1)(4)i.qa_d)(63-32).itm            2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(4)i#1:vec:rsc(1)(4).@:wait_dp/reg(vec:rsc(1)(4)i.qa_d.bfwt)#1                 VEC_LOOP:slc(vec:rsc(1)(4)i.qa_d)(31-0).itm             2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(5)i#1:vec:rsc(1)(5).@:wait_dp/reg(vec:rsc(1)(5)i.bcwt)                        VEC_LOOP:nor#182.itm                                    1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(5)i#1:vec:rsc(1)(5).@:wait_dp/reg(vec:rsc(1)(5)i.bcwt#1)                      VEC_LOOP:nor#184.itm                                    1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(5)i#1:vec:rsc(1)(5).@:wait_dp/reg(vec:rsc(1)(5)i.qa_d.bfwt)                   VEC_LOOP:slc(vec:rsc(1)(5)i.qa_d)(63-32).itm            2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(5)i#1:vec:rsc(1)(5).@:wait_dp/reg(vec:rsc(1)(5)i.qa_d.bfwt)#1                 VEC_LOOP:slc(vec:rsc(1)(5)i.qa_d)(31-0).itm             2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(6)i#1:vec:rsc(1)(6).@:wait_dp/reg(vec:rsc(1)(6)i.bcwt)                        VEC_LOOP:nor#196.itm                                    1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(6)i#1:vec:rsc(1)(6).@:wait_dp/reg(vec:rsc(1)(6)i.bcwt#1)                      VEC_LOOP:nor#198.itm                                    1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(6)i#1:vec:rsc(1)(6).@:wait_dp/reg(vec:rsc(1)(6)i.qa_d.bfwt)                   VEC_LOOP:slc(vec:rsc(1)(6)i.qa_d)(63-32).itm            2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(6)i#1:vec:rsc(1)(6).@:wait_dp/reg(vec:rsc(1)(6)i.qa_d.bfwt)#1                 VEC_LOOP:slc(vec:rsc(1)(6)i.qa_d)(31-0).itm             2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(7)i#1:vec:rsc(1)(7).@:wait_dp/reg(vec:rsc(1)(7)i.bcwt)                        VEC_LOOP:nor#210.itm                                    1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(7)i#1:vec:rsc(1)(7).@:wait_dp/reg(vec:rsc(1)(7)i.bcwt#1)                      VEC_LOOP:nor#212.itm                                    1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(7)i#1:vec:rsc(1)(7).@:wait_dp/reg(vec:rsc(1)(7)i.qa_d.bfwt)                   VEC_LOOP:slc(vec:rsc(1)(7)i.qa_d)(63-32).itm            2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsc(1)(7)i#1:vec:rsc(1)(7).@:wait_dp/reg(vec:rsc(1)(7)i.qa_d.bfwt)#1                 VEC_LOOP:slc(vec:rsc(1)(7)i.qa_d)(31-0).itm             2.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(0)(0)i#1:twiddle:rsc(0)(0).@:wait_dp/reg(twiddle:rsc(0)(0)i.bcwt)            COMP_LOOP:twiddle_f:nor.itm                             1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(0)(0)i#1:twiddle:rsc(0)(0).@:wait_dp/reg(twiddle:rsc(0)(0)i.qb_d.bfwt)       twiddle:rsc(0)(0)i.qb_d                                 1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(0)(1)i#1:twiddle:rsc(0)(1).@:wait_dp/reg(twiddle:rsc(0)(1)i.bcwt)            COMP_LOOP:twiddle_f:nor#4.itm                           1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(0)(1)i#1:twiddle:rsc(0)(1).@:wait_dp/reg(twiddle:rsc(0)(1)i.qb_d.bfwt)       twiddle:rsc(0)(1)i.qb_d                                 1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(0)(2)i#1:twiddle:rsc(0)(2).@:wait_dp/reg(twiddle:rsc(0)(2)i.bcwt)            COMP_LOOP:twiddle_f:nor#8.itm                           1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(0)(2)i#1:twiddle:rsc(0)(2).@:wait_dp/reg(twiddle:rsc(0)(2)i.qb_d.bfwt)       twiddle:rsc(0)(2)i.qb_d                                 1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(0)(3)i#1:twiddle:rsc(0)(3).@:wait_dp/reg(twiddle:rsc(0)(3)i.bcwt)            COMP_LOOP:twiddle_f:nor#12.itm                          1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(0)(3)i#1:twiddle:rsc(0)(3).@:wait_dp/reg(twiddle:rsc(0)(3)i.qb_d.bfwt)       twiddle:rsc(0)(3)i.qb_d                                 1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(0)(4)i#1:twiddle:rsc(0)(4).@:wait_dp/reg(twiddle:rsc(0)(4)i.bcwt)            COMP_LOOP:twiddle_f:nor#16.itm                          1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(0)(4)i#1:twiddle:rsc(0)(4).@:wait_dp/reg(twiddle:rsc(0)(4)i.qb_d.bfwt)       twiddle:rsc(0)(4)i.qb_d                                 1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(0)(5)i#1:twiddle:rsc(0)(5).@:wait_dp/reg(twiddle:rsc(0)(5)i.bcwt)            COMP_LOOP:twiddle_f:nor#20.itm                          1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(0)(5)i#1:twiddle:rsc(0)(5).@:wait_dp/reg(twiddle:rsc(0)(5)i.qb_d.bfwt)       twiddle:rsc(0)(5)i.qb_d                                 1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(0)(6)i#1:twiddle:rsc(0)(6).@:wait_dp/reg(twiddle:rsc(0)(6)i.bcwt)            COMP_LOOP:twiddle_f:nor#24.itm                          1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(0)(6)i#1:twiddle:rsc(0)(6).@:wait_dp/reg(twiddle:rsc(0)(6)i.qb_d.bfwt)       twiddle:rsc(0)(6)i.qb_d                                 1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(0)(7)i#1:twiddle:rsc(0)(7).@:wait_dp/reg(twiddle:rsc(0)(7)i.bcwt)            COMP_LOOP:twiddle_f:nor#28.itm                          1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(0)(7)i#1:twiddle:rsc(0)(7).@:wait_dp/reg(twiddle:rsc(0)(7)i.qb_d.bfwt)       twiddle:rsc(0)(7)i.qb_d                                 1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(1)(0)i#1:twiddle:rsc(1)(0).@:wait_dp/reg(twiddle:rsc(1)(0)i.bcwt)            COMP_LOOP:twiddle_f:nor#32.itm                          1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(1)(0)i#1:twiddle:rsc(1)(0).@:wait_dp/reg(twiddle:rsc(1)(0)i.qb_d.bfwt)       twiddle:rsc(1)(0)i.qb_d                                 1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(1)(1)i#1:twiddle:rsc(1)(1).@:wait_dp/reg(twiddle:rsc(1)(1)i.bcwt)            COMP_LOOP:twiddle_f:nor#36.itm                          1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(1)(1)i#1:twiddle:rsc(1)(1).@:wait_dp/reg(twiddle:rsc(1)(1)i.qb_d.bfwt)       twiddle:rsc(1)(1)i.qb_d                                 1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(1)(2)i#1:twiddle:rsc(1)(2).@:wait_dp/reg(twiddle:rsc(1)(2)i.bcwt)            COMP_LOOP:twiddle_f:nor#40.itm                          1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(1)(2)i#1:twiddle:rsc(1)(2).@:wait_dp/reg(twiddle:rsc(1)(2)i.qb_d.bfwt)       twiddle:rsc(1)(2)i.qb_d                                 1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(1)(3)i#1:twiddle:rsc(1)(3).@:wait_dp/reg(twiddle:rsc(1)(3)i.bcwt)            COMP_LOOP:twiddle_f:nor#44.itm                          1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(1)(3)i#1:twiddle:rsc(1)(3).@:wait_dp/reg(twiddle:rsc(1)(3)i.qb_d.bfwt)       twiddle:rsc(1)(3)i.qb_d                                 1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(1)(4)i#1:twiddle:rsc(1)(4).@:wait_dp/reg(twiddle:rsc(1)(4)i.bcwt)            COMP_LOOP:twiddle_f:nor#48.itm                          1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(1)(4)i#1:twiddle:rsc(1)(4).@:wait_dp/reg(twiddle:rsc(1)(4)i.qb_d.bfwt)       twiddle:rsc(1)(4)i.qb_d                                 1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(1)(5)i#1:twiddle:rsc(1)(5).@:wait_dp/reg(twiddle:rsc(1)(5)i.bcwt)            COMP_LOOP:twiddle_f:nor#52.itm                          1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(1)(5)i#1:twiddle:rsc(1)(5).@:wait_dp/reg(twiddle:rsc(1)(5)i.qb_d.bfwt)       twiddle:rsc(1)(5)i.qb_d                                 1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(1)(6)i#1:twiddle:rsc(1)(6).@:wait_dp/reg(twiddle:rsc(1)(6)i.bcwt)            COMP_LOOP:twiddle_f:nor#56.itm                          1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(1)(6)i#1:twiddle:rsc(1)(6).@:wait_dp/reg(twiddle:rsc(1)(6)i.qb_d.bfwt)       twiddle:rsc(1)(6)i.qb_d                                 1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(1)(7)i#1:twiddle:rsc(1)(7).@:wait_dp/reg(twiddle:rsc(1)(7)i.bcwt)            COMP_LOOP:twiddle_f:nor#60.itm                          1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle:rsc(1)(7)i#1:twiddle:rsc(1)(7).@:wait_dp/reg(twiddle:rsc(1)(7)i.qb_d.bfwt)       twiddle:rsc(1)(7)i.qb_d                                 1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(0)(0)i#1:twiddle_h:rsc(0)(0).@:wait_dp/reg(twiddle_h:rsc(0)(0)i.bcwt)      COMP_LOOP:twiddle_help:nor.itm                          1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(0)(0)i#1:twiddle_h:rsc(0)(0).@:wait_dp/reg(twiddle_h:rsc(0)(0)i.qb_d.bfwt) twiddle_h:rsc(0)(0)i.qb_d                               1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(0)(1)i#1:twiddle_h:rsc(0)(1).@:wait_dp/reg(twiddle_h:rsc(0)(1)i.bcwt)      COMP_LOOP:twiddle_help:nor#4.itm                        1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(0)(1)i#1:twiddle_h:rsc(0)(1).@:wait_dp/reg(twiddle_h:rsc(0)(1)i.qb_d.bfwt) twiddle_h:rsc(0)(1)i.qb_d                               1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(0)(2)i#1:twiddle_h:rsc(0)(2).@:wait_dp/reg(twiddle_h:rsc(0)(2)i.bcwt)      COMP_LOOP:twiddle_help:nor#8.itm                        1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(0)(2)i#1:twiddle_h:rsc(0)(2).@:wait_dp/reg(twiddle_h:rsc(0)(2)i.qb_d.bfwt) twiddle_h:rsc(0)(2)i.qb_d                               1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(0)(3)i#1:twiddle_h:rsc(0)(3).@:wait_dp/reg(twiddle_h:rsc(0)(3)i.bcwt)      COMP_LOOP:twiddle_help:nor#12.itm                       1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(0)(3)i#1:twiddle_h:rsc(0)(3).@:wait_dp/reg(twiddle_h:rsc(0)(3)i.qb_d.bfwt) twiddle_h:rsc(0)(3)i.qb_d                               1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(0)(4)i#1:twiddle_h:rsc(0)(4).@:wait_dp/reg(twiddle_h:rsc(0)(4)i.bcwt)      COMP_LOOP:twiddle_help:nor#16.itm                       1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(0)(4)i#1:twiddle_h:rsc(0)(4).@:wait_dp/reg(twiddle_h:rsc(0)(4)i.qb_d.bfwt) twiddle_h:rsc(0)(4)i.qb_d                               1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(0)(5)i#1:twiddle_h:rsc(0)(5).@:wait_dp/reg(twiddle_h:rsc(0)(5)i.bcwt)      COMP_LOOP:twiddle_help:nor#20.itm                       1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(0)(5)i#1:twiddle_h:rsc(0)(5).@:wait_dp/reg(twiddle_h:rsc(0)(5)i.qb_d.bfwt) twiddle_h:rsc(0)(5)i.qb_d                               1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(0)(6)i#1:twiddle_h:rsc(0)(6).@:wait_dp/reg(twiddle_h:rsc(0)(6)i.bcwt)      COMP_LOOP:twiddle_help:nor#24.itm                       1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(0)(6)i#1:twiddle_h:rsc(0)(6).@:wait_dp/reg(twiddle_h:rsc(0)(6)i.qb_d.bfwt) twiddle_h:rsc(0)(6)i.qb_d                               1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(0)(7)i#1:twiddle_h:rsc(0)(7).@:wait_dp/reg(twiddle_h:rsc(0)(7)i.bcwt)      COMP_LOOP:twiddle_help:nor#28.itm                       1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(0)(7)i#1:twiddle_h:rsc(0)(7).@:wait_dp/reg(twiddle_h:rsc(0)(7)i.qb_d.bfwt) twiddle_h:rsc(0)(7)i.qb_d                               1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(1)(0)i#1:twiddle_h:rsc(1)(0).@:wait_dp/reg(twiddle_h:rsc(1)(0)i.bcwt)      COMP_LOOP:twiddle_help:nor#32.itm                       1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(1)(0)i#1:twiddle_h:rsc(1)(0).@:wait_dp/reg(twiddle_h:rsc(1)(0)i.qb_d.bfwt) twiddle_h:rsc(1)(0)i.qb_d                               1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(1)(1)i#1:twiddle_h:rsc(1)(1).@:wait_dp/reg(twiddle_h:rsc(1)(1)i.bcwt)      COMP_LOOP:twiddle_help:nor#36.itm                       1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(1)(1)i#1:twiddle_h:rsc(1)(1).@:wait_dp/reg(twiddle_h:rsc(1)(1)i.qb_d.bfwt) twiddle_h:rsc(1)(1)i.qb_d                               1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(1)(2)i#1:twiddle_h:rsc(1)(2).@:wait_dp/reg(twiddle_h:rsc(1)(2)i.bcwt)      COMP_LOOP:twiddle_help:nor#40.itm                       1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(1)(2)i#1:twiddle_h:rsc(1)(2).@:wait_dp/reg(twiddle_h:rsc(1)(2)i.qb_d.bfwt) twiddle_h:rsc(1)(2)i.qb_d                               1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(1)(3)i#1:twiddle_h:rsc(1)(3).@:wait_dp/reg(twiddle_h:rsc(1)(3)i.bcwt)      COMP_LOOP:twiddle_help:nor#44.itm                       1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(1)(3)i#1:twiddle_h:rsc(1)(3).@:wait_dp/reg(twiddle_h:rsc(1)(3)i.qb_d.bfwt) twiddle_h:rsc(1)(3)i.qb_d                               1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(1)(4)i#1:twiddle_h:rsc(1)(4).@:wait_dp/reg(twiddle_h:rsc(1)(4)i.bcwt)      COMP_LOOP:twiddle_help:nor#48.itm                       1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(1)(4)i#1:twiddle_h:rsc(1)(4).@:wait_dp/reg(twiddle_h:rsc(1)(4)i.qb_d.bfwt) twiddle_h:rsc(1)(4)i.qb_d                               1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(1)(5)i#1:twiddle_h:rsc(1)(5).@:wait_dp/reg(twiddle_h:rsc(1)(5)i.bcwt)      COMP_LOOP:twiddle_help:nor#52.itm                       1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(1)(5)i#1:twiddle_h:rsc(1)(5).@:wait_dp/reg(twiddle_h:rsc(1)(5)i.qb_d.bfwt) twiddle_h:rsc(1)(5)i.qb_d                               1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(1)(6)i#1:twiddle_h:rsc(1)(6).@:wait_dp/reg(twiddle_h:rsc(1)(6)i.bcwt)      COMP_LOOP:twiddle_help:nor#56.itm                       1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(1)(6)i#1:twiddle_h:rsc(1)(6).@:wait_dp/reg(twiddle_h:rsc(1)(6)i.qb_d.bfwt) twiddle_h:rsc(1)(6)i.qb_d                               1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(1)(7)i#1:twiddle_h:rsc(1)(7).@:wait_dp/reg(twiddle_h:rsc(1)(7)i.bcwt)      COMP_LOOP:twiddle_help:nor#60.itm                       1.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsc(1)(7)i#1:twiddle_h:rsc(1)(7).@:wait_dp/reg(twiddle_h:rsc(1)(7)i.qb_d.bfwt) twiddle_h:rsc(1)(7)i.qb_d                               1.0200  3.9800          
      inPlaceNTT_DIF_precomp:core:staller/reg(core.wten)                                                                   not#1.itm                                               3.0300  1.9700          
      inPlaceNTT_DIF_precomp                                                                                               run:rsc.rdy                                             4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(0).adra                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(0).da                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(0).wea                                       0.9450  4.0550          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(0).adrb                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(0).db                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(0).web                                       0.9450  4.0550          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc.triosy(0)(0).lz                                 4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(1).adra                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(1).da                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(1).wea                                       0.3950  4.6050          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(1).adrb                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(1).db                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(1).web                                       0.3950  4.6050          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc.triosy(0)(1).lz                                 4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(2).adra                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(2).da                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(2).wea                                       0.3950  4.6050          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(2).adrb                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(2).db                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(2).web                                       0.3950  4.6050          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc.triosy(0)(2).lz                                 4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(3).adra                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(3).da                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(3).wea                                       0.9450  4.0550          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(3).adrb                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(3).db                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(3).web                                       0.9450  4.0550          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc.triosy(0)(3).lz                                 4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(4).adra                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(4).da                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(4).wea                                       0.3950  4.6050          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(4).adrb                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(4).db                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(4).web                                       0.3950  4.6050          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc.triosy(0)(4).lz                                 4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(5).adra                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(5).da                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(5).wea                                       0.3950  4.6050          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(5).adrb                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(5).db                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(5).web                                       0.3950  4.6050          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc.triosy(0)(5).lz                                 4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(6).adra                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(6).da                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(6).wea                                       0.3950  4.6050          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(6).adrb                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(6).db                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(6).web                                       0.3950  4.6050          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc.triosy(0)(6).lz                                 4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(7).adra                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(7).da                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(7).wea                                       0.3950  4.6050          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(7).adrb                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(7).db                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(0)(7).web                                       0.3950  4.6050          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc.triosy(0)(7).lz                                 4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(0).adra                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(0).da                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(0).wea                                       0.3950  4.6050          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(0).adrb                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(0).db                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(0).web                                       0.3950  4.6050          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc.triosy(1)(0).lz                                 4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(1).adra                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(1).da                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(1).wea                                       0.3950  4.6050          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(1).adrb                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(1).db                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(1).web                                       0.3950  4.6050          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc.triosy(1)(1).lz                                 4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(2).adra                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(2).da                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(2).wea                                       0.3950  4.6050          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(2).adrb                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(2).db                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(2).web                                       0.3950  4.6050          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc.triosy(1)(2).lz                                 4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(3).adra                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(3).da                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(3).wea                                       0.3950  4.6050          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(3).adrb                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(3).db                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(3).web                                       0.3950  4.6050          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc.triosy(1)(3).lz                                 4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(4).adra                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(4).da                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(4).wea                                       0.9450  4.0550          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(4).adrb                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(4).db                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(4).web                                       0.9450  4.0550          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc.triosy(1)(4).lz                                 4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(5).adra                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(5).da                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(5).wea                                       0.3950  4.6050          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(5).adrb                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(5).db                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(5).web                                       0.3950  4.6050          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc.triosy(1)(5).lz                                 4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(6).adra                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(6).da                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(6).wea                                       0.3950  4.6050          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(6).adrb                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(6).db                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(6).web                                       0.3950  4.6050          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc.triosy(1)(6).lz                                 4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(7).adra                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(7).da                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(7).wea                                       0.9450  4.0550          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(7).adrb                                      2.1100  2.8900          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(7).db                                        4.1000  0.9000          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc(1)(7).web                                       0.9450  4.0550          
      inPlaceNTT_DIF_precomp                                                                                               vec:rsc.triosy(1)(7).lz                                 4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               p:rsc.triosy.lz                                         4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               r:rsc.triosy.lz                                         4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc(0)(0).adrb                                  4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc.triosy(0)(0).lz                             4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc(0)(1).adrb                                  4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc.triosy(0)(1).lz                             4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc(0)(2).adrb                                  4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc.triosy(0)(2).lz                             4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc(0)(3).adrb                                  4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc.triosy(0)(3).lz                             4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc(0)(4).adrb                                  4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc.triosy(0)(4).lz                             4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc(0)(5).adrb                                  4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc.triosy(0)(5).lz                             4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc(0)(6).adrb                                  4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc.triosy(0)(6).lz                             4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc(0)(7).adrb                                  4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc.triosy(0)(7).lz                             4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc(1)(0).adrb                                  4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc.triosy(1)(0).lz                             4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc(1)(1).adrb                                  4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc.triosy(1)(1).lz                             4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc(1)(2).adrb                                  4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc.triosy(1)(2).lz                             4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc(1)(3).adrb                                  4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc.triosy(1)(3).lz                             4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc(1)(4).adrb                                  4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc.triosy(1)(4).lz                             4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc(1)(5).adrb                                  4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc.triosy(1)(5).lz                             4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc(1)(6).adrb                                  4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc.triosy(1)(6).lz                             4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc(1)(7).adrb                                  4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle:rsc.triosy(1)(7).lz                             4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc(0)(0).adrb                                4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc.triosy(0)(0).lz                           4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc(0)(1).adrb                                4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc.triosy(0)(1).lz                           4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc(0)(2).adrb                                4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc.triosy(0)(2).lz                           4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc(0)(3).adrb                                4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc.triosy(0)(3).lz                           4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc(0)(4).adrb                                4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc.triosy(0)(4).lz                           4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc(0)(5).adrb                                4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc.triosy(0)(5).lz                           4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc(0)(6).adrb                                4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc.triosy(0)(6).lz                           4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc(0)(7).adrb                                4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc.triosy(0)(7).lz                           4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc(1)(0).adrb                                4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc.triosy(1)(0).lz                           4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc(1)(1).adrb                                4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc.triosy(1)(1).lz                           4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc(1)(2).adrb                                4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc.triosy(1)(2).lz                           4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc(1)(3).adrb                                4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc.triosy(1)(3).lz                           4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc(1)(4).adrb                                4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc.triosy(1)(4).lz                           4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc(1)(5).adrb                                4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc.triosy(1)(5).lz                           4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc(1)(6).adrb                                4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc.triosy(1)(6).lz                           4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc(1)(7).adrb                                4.1800  0.8200          
      inPlaceNTT_DIF_precomp                                                                                               twiddle_h:rsc.triosy(1)(7).lz                           4.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                                               complete:rsc.vld                                        4.1300  0.8700          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         5     1 
    -                                                         4     2 
    -                                                        32     2 
    -                                                        11     3 
    -                                                        10     3 
    and                                                               
    -                                                         2    16 
    -                                                        10     2 
    -                                                         1   459 
    chread_sync                                                       
    -                                                         0     1 
    chwrite_sync                                                      
    -                                                         0     1 
    lshift                                                            
    -                                                        11     1 
    modulo_add_12aaf73a68dd9ce714254cc9a57be62160d2                   
    -                                                        32     1 
    modulo_sub_cc250ff62aef060f45cde5681b558542635b                   
    -                                                        32     1 
    mul                                                               
    -                                                        10     1 
    mult_b3d4a0c17af05a92530fe047f70695c970ca                         
    -                                                        32     1 
    mux                                                               
    -                                                         4     2 
    -                                                        32    65 
    -                                                         1     2 
    mux1h                                                             
    -                                                         6     1 
    -                                                        32     4 
    -                                                        10     1 
    nor                                                               
    -                                                         1   173 
    not                                                               
    -                                                         4     2 
    -                                                        32     1 
    -                                                        10     1 
    -                                                         1   243 
    or                                                                
    -                                                         1    41 
    read_port                                                         
    -                                                        32     1 
    read_sync                                                         
    -                                                         0    50 
    reg                                                               
    -                                                         4     1 
    -                                                        32    69 
    -                                                        11     2 
    -                                                        10     4 
    -                                                         1   169 
    
  End of Report
