INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/DCL/Lab6/lab6.srcs/sources_1/new/lab6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/DCL/Lab6/lab6.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projects/DCL/Lab6/lab6.srcs/sources_1/new/lab6_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_tb
