<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="xc7z020_1" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="E0698DBB7E4F5BCEA82CFC5D3D48BAA4"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/U0/probe0_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="E0698DBB7E4F5BCEA82CFC5D3D48BAA4"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/U0/probe1_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="E0698DBB7E4F5BCEA82CFC5D3D48BAA4"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/U0/probe2_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="E0698DBB7E4F5BCEA82CFC5D3D48BAA4"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="24"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/U0/probe3_1[23]"/>
        <net name="design_1_i/system_ila_0/U0/probe3_1[22]"/>
        <net name="design_1_i/system_ila_0/U0/probe3_1[21]"/>
        <net name="design_1_i/system_ila_0/U0/probe3_1[20]"/>
        <net name="design_1_i/system_ila_0/U0/probe3_1[19]"/>
        <net name="design_1_i/system_ila_0/U0/probe3_1[18]"/>
        <net name="design_1_i/system_ila_0/U0/probe3_1[17]"/>
        <net name="design_1_i/system_ila_0/U0/probe3_1[16]"/>
        <net name="design_1_i/system_ila_0/U0/probe3_1[15]"/>
        <net name="design_1_i/system_ila_0/U0/probe3_1[14]"/>
        <net name="design_1_i/system_ila_0/U0/probe3_1[13]"/>
        <net name="design_1_i/system_ila_0/U0/probe3_1[12]"/>
        <net name="design_1_i/system_ila_0/U0/probe3_1[11]"/>
        <net name="design_1_i/system_ila_0/U0/probe3_1[10]"/>
        <net name="design_1_i/system_ila_0/U0/probe3_1[9]"/>
        <net name="design_1_i/system_ila_0/U0/probe3_1[8]"/>
        <net name="design_1_i/system_ila_0/U0/probe3_1[7]"/>
        <net name="design_1_i/system_ila_0/U0/probe3_1[6]"/>
        <net name="design_1_i/system_ila_0/U0/probe3_1[5]"/>
        <net name="design_1_i/system_ila_0/U0/probe3_1[4]"/>
        <net name="design_1_i/system_ila_0/U0/probe3_1[3]"/>
        <net name="design_1_i/system_ila_0/U0/probe3_1[2]"/>
        <net name="design_1_i/system_ila_0/U0/probe3_1[1]"/>
        <net name="design_1_i/system_ila_0/U0/probe3_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="E0698DBB7E4F5BCEA82CFC5D3D48BAA4"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/U0/probe4_1[31]"/>
        <net name="design_1_i/system_ila_0/U0/probe4_1[30]"/>
        <net name="design_1_i/system_ila_0/U0/probe4_1[29]"/>
        <net name="design_1_i/system_ila_0/U0/probe4_1[28]"/>
        <net name="design_1_i/system_ila_0/U0/probe4_1[27]"/>
        <net name="design_1_i/system_ila_0/U0/probe4_1[26]"/>
        <net name="design_1_i/system_ila_0/U0/probe4_1[25]"/>
        <net name="design_1_i/system_ila_0/U0/probe4_1[24]"/>
        <net name="design_1_i/system_ila_0/U0/probe4_1[23]"/>
        <net name="design_1_i/system_ila_0/U0/probe4_1[22]"/>
        <net name="design_1_i/system_ila_0/U0/probe4_1[21]"/>
        <net name="design_1_i/system_ila_0/U0/probe4_1[20]"/>
        <net name="design_1_i/system_ila_0/U0/probe4_1[19]"/>
        <net name="design_1_i/system_ila_0/U0/probe4_1[18]"/>
        <net name="design_1_i/system_ila_0/U0/probe4_1[17]"/>
        <net name="design_1_i/system_ila_0/U0/probe4_1[16]"/>
        <net name="design_1_i/system_ila_0/U0/probe4_1[15]"/>
        <net name="design_1_i/system_ila_0/U0/probe4_1[14]"/>
        <net name="design_1_i/system_ila_0/U0/probe4_1[13]"/>
        <net name="design_1_i/system_ila_0/U0/probe4_1[12]"/>
        <net name="design_1_i/system_ila_0/U0/probe4_1[11]"/>
        <net name="design_1_i/system_ila_0/U0/probe4_1[10]"/>
        <net name="design_1_i/system_ila_0/U0/probe4_1[9]"/>
        <net name="design_1_i/system_ila_0/U0/probe4_1[8]"/>
        <net name="design_1_i/system_ila_0/U0/probe4_1[7]"/>
        <net name="design_1_i/system_ila_0/U0/probe4_1[6]"/>
        <net name="design_1_i/system_ila_0/U0/probe4_1[5]"/>
        <net name="design_1_i/system_ila_0/U0/probe4_1[4]"/>
        <net name="design_1_i/system_ila_0/U0/probe4_1[3]"/>
        <net name="design_1_i/system_ila_0/U0/probe4_1[2]"/>
        <net name="design_1_i/system_ila_0/U0/probe4_1[1]"/>
        <net name="design_1_i/system_ila_0/U0/probe4_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="E0698DBB7E4F5BCEA82CFC5D3D48BAA4"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/U0/probe5_1"/>
      </nets>
    </probe>
  </probeset>
</probeData>
