Command: synth_design -mode out_of_context -flatten_hierarchy full -top amber -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20074 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1059.668 ; gain = 174.590 ; free physical = 10386 ; free virtual = 34011
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'amber' [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/amber.v:45]
INFO: [Synth 8-638] synthesizing module 'a25_fetch' [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_fetch.v:45]
	Parameter MAIN_MSB bound to: 26 - type: integer 
	Parameter BOOT_MSB bound to: 13 - type: integer 
	Parameter MAIN_BASE bound to: 0 - type: integer 
	Parameter BOOT_BASE bound to: 0 - type: integer 
	Parameter AMBER_TM_BASE bound to: 16'b0001001100000000 
	Parameter AMBER_IC_BASE bound to: 16'b0001010000000000 
	Parameter AMBER_UART0_BASE bound to: 16'b0001011000000000 
	Parameter AMBER_UART1_BASE bound to: 16'b0001011100000000 
	Parameter ETHMAC_BASE bound to: 16'b0010000000000000 
	Parameter HIBOOT_BASE bound to: 671088640 - type: integer 
	Parameter TEST_BASE bound to: 16'b1111000000000000 
INFO: [Synth 8-638] synthesizing module 'a25_icache' [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_icache.v:46]
	Parameter CACHE_LINES bound to: 256 - type: integer 
	Parameter CACHE_WORDS_PER_LINE bound to: 4 - type: integer 
	Parameter WAYS bound to: 4 - type: integer 
	Parameter CACHE_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter WORD_SEL_WIDTH bound to: 2 - type: integer 
	Parameter TAG_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter TAG_WIDTH bound to: 21 - type: integer 
	Parameter CACHE_LINE_WIDTH bound to: 128 - type: integer 
	Parameter TAG_ADDR32_LSB bound to: 12 - type: integer 
	Parameter CACHE_ADDR32_MSB bound to: 11 - type: integer 
	Parameter CACHE_ADDR32_LSB bound to: 4 - type: integer 
	Parameter WORD_SEL_MSB bound to: 3 - type: integer 
	Parameter WORD_SEL_LSB bound to: 2 - type: integer 
	Parameter REGOP bound to: 4'b0000 
	Parameter MULT bound to: 4'b0001 
	Parameter SWAP bound to: 4'b0010 
	Parameter TRANS bound to: 4'b0011 
	Parameter MTRANS bound to: 4'b0100 
	Parameter BRANCH bound to: 4'b0101 
	Parameter CODTRANS bound to: 4'b0110 
	Parameter COREGOP bound to: 4'b0111 
	Parameter CORTRANS bound to: 4'b1000 
	Parameter SWI bound to: 4'b1001 
	Parameter AND bound to: 4'b0000 
	Parameter EOR bound to: 4'b0001 
	Parameter SUB bound to: 4'b0010 
	Parameter RSB bound to: 4'b0011 
	Parameter ADD bound to: 4'b0100 
	Parameter ADC bound to: 4'b0101 
	Parameter SBC bound to: 4'b0110 
	Parameter RSC bound to: 4'b0111 
	Parameter TST bound to: 4'b1000 
	Parameter TEQ bound to: 4'b1001 
	Parameter CMP bound to: 4'b1010 
	Parameter CMN bound to: 4'b1011 
	Parameter ORR bound to: 4'b1100 
	Parameter MOV bound to: 4'b1101 
	Parameter BIC bound to: 4'b1110 
	Parameter MVN bound to: 4'b1111 
	Parameter EQ bound to: 4'b0000 
	Parameter NE bound to: 4'b0001 
	Parameter CS bound to: 4'b0010 
	Parameter CC bound to: 4'b0011 
	Parameter MI bound to: 4'b0100 
	Parameter PL bound to: 4'b0101 
	Parameter VS bound to: 4'b0110 
	Parameter VC bound to: 4'b0111 
	Parameter HI bound to: 4'b1000 
	Parameter LS bound to: 4'b1001 
	Parameter GE bound to: 4'b1010 
	Parameter LT bound to: 4'b1011 
	Parameter GT bound to: 4'b1100 
	Parameter LE bound to: 4'b1101 
	Parameter AL bound to: 4'b1110 
	Parameter NV bound to: 4'b1111 
	Parameter LSL bound to: 2'b00 
	Parameter LSR bound to: 2'b01 
	Parameter ASR bound to: 2'b10 
	Parameter RRX bound to: 2'b11 
	Parameter ROR bound to: 2'b11 
	Parameter SVC bound to: 2'b11 
	Parameter IRQ bound to: 2'b10 
	Parameter FIRQ bound to: 2'b01 
	Parameter USR bound to: 2'b00 
	Parameter OH_USR bound to: 6'b000000 
	Parameter OH_IRQ bound to: 6'b000001 
	Parameter OH_FIRQ bound to: 6'b000010 
	Parameter OH_SVC bound to: 6'b000011 
	Parameter C_INIT bound to: 0 - type: integer 
	Parameter C_CORE bound to: 1 - type: integer 
	Parameter C_FILL bound to: 2 - type: integer 
	Parameter C_INVA bound to: 3 - type: integer 
	Parameter C_STATES bound to: 4 - type: integer 
	Parameter CS_INIT bound to: 4'b0000 
	Parameter CS_IDLE bound to: 4'b0001 
	Parameter CS_FILL0 bound to: 4'b0010 
	Parameter CS_FILL1 bound to: 4'b0011 
	Parameter CS_FILL2 bound to: 4'b0100 
	Parameter CS_FILL3 bound to: 4'b0101 
	Parameter CS_FILL4 bound to: 4'b0110 
	Parameter CS_FILL_COMPLETE bound to: 4'b0111 
	Parameter CS_TURN_AROUND bound to: 4'b1000 
	Parameter CS_WRITE_HIT1 bound to: 4'b1001 
	Parameter CS_EX_DELETE bound to: 4'b1010 
INFO: [Synth 8-638] synthesizing module 'generic_sram_line_en' [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/generic_sram_line_en.v:42]
	Parameter DATA_WIDTH bound to: 21 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 8 - type: integer 
	Parameter INITIALIZE_TO_ZERO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_sram_line_en' (1#1) [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/generic_sram_line_en.v:42]
INFO: [Synth 8-638] synthesizing module 'generic_sram_byte_en' [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/generic_sram_byte_en.v:43]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_sram_byte_en' (2#1) [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/generic_sram_byte_en.v:43]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_icache.v:236]
INFO: [Synth 8-256] done synthesizing module 'a25_icache' (3#1) [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_icache.v:46]
INFO: [Synth 8-256] done synthesizing module 'a25_fetch' (4#1) [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_fetch.v:45]
INFO: [Synth 8-638] synthesizing module 'a25_decode' [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_decode.v:44]
	Parameter REGOP bound to: 4'b0000 
	Parameter MULT bound to: 4'b0001 
	Parameter SWAP bound to: 4'b0010 
	Parameter TRANS bound to: 4'b0011 
	Parameter MTRANS bound to: 4'b0100 
	Parameter BRANCH bound to: 4'b0101 
	Parameter CODTRANS bound to: 4'b0110 
	Parameter COREGOP bound to: 4'b0111 
	Parameter CORTRANS bound to: 4'b1000 
	Parameter SWI bound to: 4'b1001 
	Parameter AND bound to: 4'b0000 
	Parameter EOR bound to: 4'b0001 
	Parameter SUB bound to: 4'b0010 
	Parameter RSB bound to: 4'b0011 
	Parameter ADD bound to: 4'b0100 
	Parameter ADC bound to: 4'b0101 
	Parameter SBC bound to: 4'b0110 
	Parameter RSC bound to: 4'b0111 
	Parameter TST bound to: 4'b1000 
	Parameter TEQ bound to: 4'b1001 
	Parameter CMP bound to: 4'b1010 
	Parameter CMN bound to: 4'b1011 
	Parameter ORR bound to: 4'b1100 
	Parameter MOV bound to: 4'b1101 
	Parameter BIC bound to: 4'b1110 
	Parameter MVN bound to: 4'b1111 
	Parameter EQ bound to: 4'b0000 
	Parameter NE bound to: 4'b0001 
	Parameter CS bound to: 4'b0010 
	Parameter CC bound to: 4'b0011 
	Parameter MI bound to: 4'b0100 
	Parameter PL bound to: 4'b0101 
	Parameter VS bound to: 4'b0110 
	Parameter VC bound to: 4'b0111 
	Parameter HI bound to: 4'b1000 
	Parameter LS bound to: 4'b1001 
	Parameter GE bound to: 4'b1010 
	Parameter LT bound to: 4'b1011 
	Parameter GT bound to: 4'b1100 
	Parameter LE bound to: 4'b1101 
	Parameter AL bound to: 4'b1110 
	Parameter NV bound to: 4'b1111 
	Parameter LSL bound to: 2'b00 
	Parameter LSR bound to: 2'b01 
	Parameter ASR bound to: 2'b10 
	Parameter RRX bound to: 2'b11 
	Parameter ROR bound to: 2'b11 
	Parameter SVC bound to: 2'b11 
	Parameter IRQ bound to: 2'b10 
	Parameter FIRQ bound to: 2'b01 
	Parameter USR bound to: 2'b00 
	Parameter OH_USR bound to: 6'b000000 
	Parameter OH_IRQ bound to: 6'b000001 
	Parameter OH_FIRQ bound to: 6'b000010 
	Parameter OH_SVC bound to: 6'b000011 
	Parameter RST_WAIT1 bound to: 5'b00000 
	Parameter RST_WAIT2 bound to: 5'b00001 
	Parameter INT_WAIT1 bound to: 5'b00010 
	Parameter INT_WAIT2 bound to: 5'b00011 
	Parameter EXECUTE bound to: 5'b00100 
	Parameter PRE_FETCH_EXEC bound to: 5'b00101 
	Parameter MEM_WAIT1 bound to: 5'b00110 
	Parameter MEM_WAIT2 bound to: 5'b00111 
	Parameter PC_STALL1 bound to: 5'b01000 
	Parameter PC_STALL2 bound to: 5'b01001 
	Parameter MTRANS_EXEC1 bound to: 5'b01010 
	Parameter MTRANS_EXEC2 bound to: 5'b01011 
	Parameter MTRANS_ABORT bound to: 5'b01100 
	Parameter MULT_PROC1 bound to: 5'b01101 
	Parameter MULT_PROC2 bound to: 5'b01110 
	Parameter MULT_STORE bound to: 5'b01111 
	Parameter MULT_ACCUMU bound to: 5'b10000 
	Parameter SWAP_WRITE bound to: 5'b10001 
	Parameter SWAP_WAIT1 bound to: 5'b10010 
	Parameter SWAP_WAIT2 bound to: 5'b10011 
	Parameter COPRO_WAIT bound to: 5'b10100 
WARNING: [Synth 8-152] case item 12'b00xxxxxxxxxx overlaps with previous case item(s) [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_functions.vh:49]
INFO: [Synth 8-256] done synthesizing module 'a25_decode' (5#1) [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_decode.v:44]
INFO: [Synth 8-638] synthesizing module 'a25_execute' [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_execute.v:45]
	Parameter REGOP bound to: 4'b0000 
	Parameter MULT bound to: 4'b0001 
	Parameter SWAP bound to: 4'b0010 
	Parameter TRANS bound to: 4'b0011 
	Parameter MTRANS bound to: 4'b0100 
	Parameter BRANCH bound to: 4'b0101 
	Parameter CODTRANS bound to: 4'b0110 
	Parameter COREGOP bound to: 4'b0111 
	Parameter CORTRANS bound to: 4'b1000 
	Parameter SWI bound to: 4'b1001 
	Parameter AND bound to: 4'b0000 
	Parameter EOR bound to: 4'b0001 
	Parameter SUB bound to: 4'b0010 
	Parameter RSB bound to: 4'b0011 
	Parameter ADD bound to: 4'b0100 
	Parameter ADC bound to: 4'b0101 
	Parameter SBC bound to: 4'b0110 
	Parameter RSC bound to: 4'b0111 
	Parameter TST bound to: 4'b1000 
	Parameter TEQ bound to: 4'b1001 
	Parameter CMP bound to: 4'b1010 
	Parameter CMN bound to: 4'b1011 
	Parameter ORR bound to: 4'b1100 
	Parameter MOV bound to: 4'b1101 
	Parameter BIC bound to: 4'b1110 
	Parameter MVN bound to: 4'b1111 
	Parameter EQ bound to: 4'b0000 
	Parameter NE bound to: 4'b0001 
	Parameter CS bound to: 4'b0010 
	Parameter CC bound to: 4'b0011 
	Parameter MI bound to: 4'b0100 
	Parameter PL bound to: 4'b0101 
	Parameter VS bound to: 4'b0110 
	Parameter VC bound to: 4'b0111 
	Parameter HI bound to: 4'b1000 
	Parameter LS bound to: 4'b1001 
	Parameter GE bound to: 4'b1010 
	Parameter LT bound to: 4'b1011 
	Parameter GT bound to: 4'b1100 
	Parameter LE bound to: 4'b1101 
	Parameter AL bound to: 4'b1110 
	Parameter NV bound to: 4'b1111 
	Parameter LSL bound to: 2'b00 
	Parameter LSR bound to: 2'b01 
	Parameter ASR bound to: 2'b10 
	Parameter RRX bound to: 2'b11 
	Parameter ROR bound to: 2'b11 
	Parameter SVC bound to: 2'b11 
	Parameter IRQ bound to: 2'b10 
	Parameter FIRQ bound to: 2'b01 
	Parameter USR bound to: 2'b00 
	Parameter OH_USR bound to: 6'b000000 
	Parameter OH_IRQ bound to: 6'b000001 
	Parameter OH_FIRQ bound to: 6'b000010 
	Parameter OH_SVC bound to: 6'b000011 
INFO: [Synth 8-638] synthesizing module 'a25_barrel_shift' [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_barrel_shift.v:42]
INFO: [Synth 8-638] synthesizing module 'a25_shifter' [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_shifter.v:42]
	Parameter FULL_BARREL bound to: 1 - type: integer 
	Parameter REGOP bound to: 4'b0000 
	Parameter MULT bound to: 4'b0001 
	Parameter SWAP bound to: 4'b0010 
	Parameter TRANS bound to: 4'b0011 
	Parameter MTRANS bound to: 4'b0100 
	Parameter BRANCH bound to: 4'b0101 
	Parameter CODTRANS bound to: 4'b0110 
	Parameter COREGOP bound to: 4'b0111 
	Parameter CORTRANS bound to: 4'b1000 
	Parameter SWI bound to: 4'b1001 
	Parameter AND bound to: 4'b0000 
	Parameter EOR bound to: 4'b0001 
	Parameter SUB bound to: 4'b0010 
	Parameter RSB bound to: 4'b0011 
	Parameter ADD bound to: 4'b0100 
	Parameter ADC bound to: 4'b0101 
	Parameter SBC bound to: 4'b0110 
	Parameter RSC bound to: 4'b0111 
	Parameter TST bound to: 4'b1000 
	Parameter TEQ bound to: 4'b1001 
	Parameter CMP bound to: 4'b1010 
	Parameter CMN bound to: 4'b1011 
	Parameter ORR bound to: 4'b1100 
	Parameter MOV bound to: 4'b1101 
	Parameter BIC bound to: 4'b1110 
	Parameter MVN bound to: 4'b1111 
	Parameter EQ bound to: 4'b0000 
	Parameter NE bound to: 4'b0001 
	Parameter CS bound to: 4'b0010 
	Parameter CC bound to: 4'b0011 
	Parameter MI bound to: 4'b0100 
	Parameter PL bound to: 4'b0101 
	Parameter VS bound to: 4'b0110 
	Parameter VC bound to: 4'b0111 
	Parameter HI bound to: 4'b1000 
	Parameter LS bound to: 4'b1001 
	Parameter GE bound to: 4'b1010 
	Parameter LT bound to: 4'b1011 
	Parameter GT bound to: 4'b1100 
	Parameter LE bound to: 4'b1101 
	Parameter AL bound to: 4'b1110 
	Parameter NV bound to: 4'b1111 
	Parameter LSL bound to: 2'b00 
	Parameter LSR bound to: 2'b01 
	Parameter ASR bound to: 2'b10 
	Parameter RRX bound to: 2'b11 
	Parameter ROR bound to: 2'b11 
	Parameter SVC bound to: 2'b11 
	Parameter IRQ bound to: 2'b10 
	Parameter FIRQ bound to: 2'b01 
	Parameter USR bound to: 2'b00 
	Parameter OH_USR bound to: 6'b000000 
	Parameter OH_IRQ bound to: 6'b000001 
	Parameter OH_FIRQ bound to: 6'b000010 
	Parameter OH_SVC bound to: 6'b000011 
INFO: [Synth 8-256] done synthesizing module 'a25_shifter' (6#1) [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_shifter.v:42]
INFO: [Synth 8-638] synthesizing module 'a25_shifter__parameterized0' [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_shifter.v:42]
	Parameter FULL_BARREL bound to: 0 - type: integer 
	Parameter REGOP bound to: 4'b0000 
	Parameter MULT bound to: 4'b0001 
	Parameter SWAP bound to: 4'b0010 
	Parameter TRANS bound to: 4'b0011 
	Parameter MTRANS bound to: 4'b0100 
	Parameter BRANCH bound to: 4'b0101 
	Parameter CODTRANS bound to: 4'b0110 
	Parameter COREGOP bound to: 4'b0111 
	Parameter CORTRANS bound to: 4'b1000 
	Parameter SWI bound to: 4'b1001 
	Parameter AND bound to: 4'b0000 
	Parameter EOR bound to: 4'b0001 
	Parameter SUB bound to: 4'b0010 
	Parameter RSB bound to: 4'b0011 
	Parameter ADD bound to: 4'b0100 
	Parameter ADC bound to: 4'b0101 
	Parameter SBC bound to: 4'b0110 
	Parameter RSC bound to: 4'b0111 
	Parameter TST bound to: 4'b1000 
	Parameter TEQ bound to: 4'b1001 
	Parameter CMP bound to: 4'b1010 
	Parameter CMN bound to: 4'b1011 
	Parameter ORR bound to: 4'b1100 
	Parameter MOV bound to: 4'b1101 
	Parameter BIC bound to: 4'b1110 
	Parameter MVN bound to: 4'b1111 
	Parameter EQ bound to: 4'b0000 
	Parameter NE bound to: 4'b0001 
	Parameter CS bound to: 4'b0010 
	Parameter CC bound to: 4'b0011 
	Parameter MI bound to: 4'b0100 
	Parameter PL bound to: 4'b0101 
	Parameter VS bound to: 4'b0110 
	Parameter VC bound to: 4'b0111 
	Parameter HI bound to: 4'b1000 
	Parameter LS bound to: 4'b1001 
	Parameter GE bound to: 4'b1010 
	Parameter LT bound to: 4'b1011 
	Parameter GT bound to: 4'b1100 
	Parameter LE bound to: 4'b1101 
	Parameter AL bound to: 4'b1110 
	Parameter NV bound to: 4'b1111 
	Parameter LSL bound to: 2'b00 
	Parameter LSR bound to: 2'b01 
	Parameter ASR bound to: 2'b10 
	Parameter RRX bound to: 2'b11 
	Parameter ROR bound to: 2'b11 
	Parameter SVC bound to: 2'b11 
	Parameter IRQ bound to: 2'b10 
	Parameter FIRQ bound to: 2'b01 
	Parameter USR bound to: 2'b00 
	Parameter OH_USR bound to: 6'b000000 
	Parameter OH_IRQ bound to: 6'b000001 
	Parameter OH_FIRQ bound to: 6'b000010 
	Parameter OH_SVC bound to: 6'b000011 
INFO: [Synth 8-256] done synthesizing module 'a25_shifter__parameterized0' (6#1) [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_shifter.v:42]
INFO: [Synth 8-256] done synthesizing module 'a25_barrel_shift' (7#1) [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_barrel_shift.v:42]
INFO: [Synth 8-638] synthesizing module 'a25_alu' [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_alu.v:43]
INFO: [Synth 8-256] done synthesizing module 'a25_alu' (8#1) [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_alu.v:43]
INFO: [Synth 8-638] synthesizing module 'a25_multiply' [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_multiply.v:56]
INFO: [Synth 8-256] done synthesizing module 'a25_multiply' (9#1) [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_multiply.v:56]
INFO: [Synth 8-638] synthesizing module 'a25_register_bank' [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_register_bank.v:44]
	Parameter REGOP bound to: 4'b0000 
	Parameter MULT bound to: 4'b0001 
	Parameter SWAP bound to: 4'b0010 
	Parameter TRANS bound to: 4'b0011 
	Parameter MTRANS bound to: 4'b0100 
	Parameter BRANCH bound to: 4'b0101 
	Parameter CODTRANS bound to: 4'b0110 
	Parameter COREGOP bound to: 4'b0111 
	Parameter CORTRANS bound to: 4'b1000 
	Parameter SWI bound to: 4'b1001 
	Parameter AND bound to: 4'b0000 
	Parameter EOR bound to: 4'b0001 
	Parameter SUB bound to: 4'b0010 
	Parameter RSB bound to: 4'b0011 
	Parameter ADD bound to: 4'b0100 
	Parameter ADC bound to: 4'b0101 
	Parameter SBC bound to: 4'b0110 
	Parameter RSC bound to: 4'b0111 
	Parameter TST bound to: 4'b1000 
	Parameter TEQ bound to: 4'b1001 
	Parameter CMP bound to: 4'b1010 
	Parameter CMN bound to: 4'b1011 
	Parameter ORR bound to: 4'b1100 
	Parameter MOV bound to: 4'b1101 
	Parameter BIC bound to: 4'b1110 
	Parameter MVN bound to: 4'b1111 
	Parameter EQ bound to: 4'b0000 
	Parameter NE bound to: 4'b0001 
	Parameter CS bound to: 4'b0010 
	Parameter CC bound to: 4'b0011 
	Parameter MI bound to: 4'b0100 
	Parameter PL bound to: 4'b0101 
	Parameter VS bound to: 4'b0110 
	Parameter VC bound to: 4'b0111 
	Parameter HI bound to: 4'b1000 
	Parameter LS bound to: 4'b1001 
	Parameter GE bound to: 4'b1010 
	Parameter LT bound to: 4'b1011 
	Parameter GT bound to: 4'b1100 
	Parameter LE bound to: 4'b1101 
	Parameter AL bound to: 4'b1110 
	Parameter NV bound to: 4'b1111 
	Parameter LSL bound to: 2'b00 
	Parameter LSR bound to: 2'b01 
	Parameter ASR bound to: 2'b10 
	Parameter RRX bound to: 2'b11 
	Parameter ROR bound to: 2'b11 
	Parameter SVC bound to: 2'b11 
	Parameter IRQ bound to: 2'b10 
	Parameter FIRQ bound to: 2'b01 
	Parameter USR bound to: 2'b00 
	Parameter OH_USR bound to: 6'b000000 
	Parameter OH_IRQ bound to: 6'b000001 
	Parameter OH_FIRQ bound to: 6'b000010 
	Parameter OH_SVC bound to: 6'b000011 
INFO: [Synth 8-256] done synthesizing module 'a25_register_bank' (10#1) [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_register_bank.v:44]
INFO: [Synth 8-256] done synthesizing module 'a25_execute' (11#1) [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_execute.v:45]
INFO: [Synth 8-638] synthesizing module 'a25_mem' [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_mem.v:45]
	Parameter MAIN_MSB bound to: 26 - type: integer 
	Parameter BOOT_MSB bound to: 13 - type: integer 
	Parameter MAIN_BASE bound to: 0 - type: integer 
	Parameter BOOT_BASE bound to: 0 - type: integer 
	Parameter AMBER_TM_BASE bound to: 16'b0001001100000000 
	Parameter AMBER_IC_BASE bound to: 16'b0001010000000000 
	Parameter AMBER_UART0_BASE bound to: 16'b0001011000000000 
	Parameter AMBER_UART1_BASE bound to: 16'b0001011100000000 
	Parameter ETHMAC_BASE bound to: 16'b0010000000000000 
	Parameter HIBOOT_BASE bound to: 671088640 - type: integer 
	Parameter TEST_BASE bound to: 16'b1111000000000000 
INFO: [Synth 8-638] synthesizing module 'a25_dcache' [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_dcache.v:48]
	Parameter CACHE_LINES bound to: 256 - type: integer 
	Parameter CACHE_WORDS_PER_LINE bound to: 4 - type: integer 
	Parameter WAYS bound to: 4 - type: integer 
	Parameter CACHE_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter WORD_SEL_WIDTH bound to: 2 - type: integer 
	Parameter TAG_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter TAG_WIDTH bound to: 21 - type: integer 
	Parameter CACHE_LINE_WIDTH bound to: 128 - type: integer 
	Parameter TAG_ADDR32_LSB bound to: 12 - type: integer 
	Parameter CACHE_ADDR32_MSB bound to: 11 - type: integer 
	Parameter CACHE_ADDR32_LSB bound to: 4 - type: integer 
	Parameter WORD_SEL_MSB bound to: 3 - type: integer 
	Parameter WORD_SEL_LSB bound to: 2 - type: integer 
	Parameter REGOP bound to: 4'b0000 
	Parameter MULT bound to: 4'b0001 
	Parameter SWAP bound to: 4'b0010 
	Parameter TRANS bound to: 4'b0011 
	Parameter MTRANS bound to: 4'b0100 
	Parameter BRANCH bound to: 4'b0101 
	Parameter CODTRANS bound to: 4'b0110 
	Parameter COREGOP bound to: 4'b0111 
	Parameter CORTRANS bound to: 4'b1000 
	Parameter SWI bound to: 4'b1001 
	Parameter AND bound to: 4'b0000 
	Parameter EOR bound to: 4'b0001 
	Parameter SUB bound to: 4'b0010 
	Parameter RSB bound to: 4'b0011 
	Parameter ADD bound to: 4'b0100 
	Parameter ADC bound to: 4'b0101 
	Parameter SBC bound to: 4'b0110 
	Parameter RSC bound to: 4'b0111 
	Parameter TST bound to: 4'b1000 
	Parameter TEQ bound to: 4'b1001 
	Parameter CMP bound to: 4'b1010 
	Parameter CMN bound to: 4'b1011 
	Parameter ORR bound to: 4'b1100 
	Parameter MOV bound to: 4'b1101 
	Parameter BIC bound to: 4'b1110 
	Parameter MVN bound to: 4'b1111 
	Parameter EQ bound to: 4'b0000 
	Parameter NE bound to: 4'b0001 
	Parameter CS bound to: 4'b0010 
	Parameter CC bound to: 4'b0011 
	Parameter MI bound to: 4'b0100 
	Parameter PL bound to: 4'b0101 
	Parameter VS bound to: 4'b0110 
	Parameter VC bound to: 4'b0111 
	Parameter HI bound to: 4'b1000 
	Parameter LS bound to: 4'b1001 
	Parameter GE bound to: 4'b1010 
	Parameter LT bound to: 4'b1011 
	Parameter GT bound to: 4'b1100 
	Parameter LE bound to: 4'b1101 
	Parameter AL bound to: 4'b1110 
	Parameter NV bound to: 4'b1111 
	Parameter LSL bound to: 2'b00 
	Parameter LSR bound to: 2'b01 
	Parameter ASR bound to: 2'b10 
	Parameter RRX bound to: 2'b11 
	Parameter ROR bound to: 2'b11 
	Parameter SVC bound to: 2'b11 
	Parameter IRQ bound to: 2'b10 
	Parameter FIRQ bound to: 2'b01 
	Parameter USR bound to: 2'b00 
	Parameter OH_USR bound to: 6'b000000 
	Parameter OH_IRQ bound to: 6'b000001 
	Parameter OH_FIRQ bound to: 6'b000010 
	Parameter OH_SVC bound to: 6'b000011 
	Parameter C_INIT bound to: 0 - type: integer 
	Parameter C_CORE bound to: 1 - type: integer 
	Parameter C_FILL bound to: 2 - type: integer 
	Parameter C_INVA bound to: 3 - type: integer 
	Parameter C_STATES bound to: 4 - type: integer 
	Parameter CS_INIT bound to: 4'b0000 
	Parameter CS_IDLE bound to: 4'b0001 
	Parameter CS_FILL bound to: 4'b0010 
	Parameter CS_FILL_COMPLETE bound to: 4'b0011 
	Parameter CS_TURN_AROUND bound to: 4'b0100 
	Parameter CS_WRITE_HIT bound to: 4'b0101 
	Parameter CS_WRITE_HIT_WAIT_WB bound to: 4'b0110 
	Parameter CS_WRITE_MISS_WAIT_WB bound to: 4'b0111 
	Parameter CS_EX_DELETE bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_dcache.v:242]
INFO: [Synth 8-256] done synthesizing module 'a25_dcache' (12#1) [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_dcache.v:48]
INFO: [Synth 8-256] done synthesizing module 'a25_mem' (13#1) [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_mem.v:45]
INFO: [Synth 8-638] synthesizing module 'a25_write_back' [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_write_back.v:42]
INFO: [Synth 8-256] done synthesizing module 'a25_write_back' (14#1) [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_write_back.v:42]
INFO: [Synth 8-638] synthesizing module 'a25_wishbone' [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_wishbone.v:60]
	Parameter WBUF bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'a25_wishbone_buf' [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_wishbone_buf.v:52]
INFO: [Synth 8-256] done synthesizing module 'a25_wishbone_buf' (15#1) [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_wishbone_buf.v:52]
INFO: [Synth 8-256] done synthesizing module 'a25_wishbone' (16#1) [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_wishbone.v:60]
INFO: [Synth 8-638] synthesizing module 'a25_coprocessor' [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_coprocessor.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_coprocessor.v:123]
INFO: [Synth 8-256] done synthesizing module 'a25_coprocessor' (17#1) [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_coprocessor.v:41]
INFO: [Synth 8-256] done synthesizing module 'amber' (18#1) [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/amber.v:45]
WARNING: [Synth 8-3331] design a25_coprocessor has unconnected port i_copro_opcode1[2]
WARNING: [Synth 8-3331] design a25_coprocessor has unconnected port i_copro_opcode1[1]
WARNING: [Synth 8-3331] design a25_coprocessor has unconnected port i_copro_opcode1[0]
WARNING: [Synth 8-3331] design a25_coprocessor has unconnected port i_copro_opcode2[2]
WARNING: [Synth 8-3331] design a25_coprocessor has unconnected port i_copro_opcode2[1]
WARNING: [Synth 8-3331] design a25_coprocessor has unconnected port i_copro_opcode2[0]
WARNING: [Synth 8-3331] design a25_coprocessor has unconnected port i_copro_crm[3]
WARNING: [Synth 8-3331] design a25_coprocessor has unconnected port i_copro_crm[2]
WARNING: [Synth 8-3331] design a25_coprocessor has unconnected port i_copro_crm[1]
WARNING: [Synth 8-3331] design a25_coprocessor has unconnected port i_copro_crm[0]
WARNING: [Synth 8-3331] design a25_coprocessor has unconnected port i_copro_num[3]
WARNING: [Synth 8-3331] design a25_coprocessor has unconnected port i_copro_num[2]
WARNING: [Synth 8-3331] design a25_coprocessor has unconnected port i_copro_num[1]
WARNING: [Synth 8-3331] design a25_coprocessor has unconnected port i_copro_num[0]
WARNING: [Synth 8-3331] design a25_wishbone has unconnected port i_wb_err
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[31]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[30]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[29]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[28]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[27]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[26]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[25]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[24]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[23]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[22]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[21]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[20]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[19]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[18]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[17]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[16]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[15]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[14]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[13]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[12]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[11]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[10]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[9]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[8]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[7]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[6]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[5]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[4]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[3]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[2]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[1]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress[0]
WARNING: [Synth 8-3331] design a25_write_back has unconnected port i_daddress_valid
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[31]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[30]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[29]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[28]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[27]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[26]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[25]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[24]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[23]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[22]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[21]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[20]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[19]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[18]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[17]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[16]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[15]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[14]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[13]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[12]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[3]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[2]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[1]
WARNING: [Synth 8-3331] design a25_dcache has unconnected port i_address_nxt[0]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_daddress[31]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_daddress[30]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_daddress[29]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_daddress[28]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_daddress[27]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_daddress[26]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_daddress[25]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_daddress[24]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_daddress[23]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_daddress[22]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_daddress[21]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_daddress[20]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_daddress[19]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_daddress[18]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_daddress[17]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_daddress[16]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_daddress[15]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_daddress[14]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_daddress[13]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_daddress[12]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_daddress[11]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_daddress[10]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_daddress[9]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_daddress[8]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_daddress[7]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_daddress[6]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_daddress[5]
WARNING: [Synth 8-3331] design a25_decode has unconnected port i_execute_daddress[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1139.105 ; gain = 254.027 ; free physical = 10308 ; free virtual = 33934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1139.105 ; gain = 254.027 ; free physical = 10308 ; free virtual = 33934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1147.109 ; gain = 262.031 ; free physical = 10308 ; free virtual = 33934
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'a25_icache'
INFO: [Synth 8-5544] ROM "pick_way" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_bits_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "source_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "select_way" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pick_way" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_bits_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "source_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "select_way" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "source_sel" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wb_address" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'o_status_bits_irq_mask_wen_reg' into 'o_status_bits_mode_wen_reg' [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_decode.v:1666]
INFO: [Synth 8-4471] merging register 'o_copro_crm_reg[3:0]' into 'o_rm_sel_reg[3:0]' [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_decode.v:1672]
INFO: [Synth 8-5544] ROM "o_user_mode_regs_store_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status_bits_firq_mask_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_exclusive_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_iaccess_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_cin_sel_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "multiply_function_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iaddress_sel_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status_bits_sel_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_write_sel_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "base_address_wen_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_user_mode_regs_store_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status_bits_firq_mask_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_exclusive_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_iaccess_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_cin_sel_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "multiply_function_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iaddress_sel_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status_bits_sel_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_write_sel_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "base_address_wen_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "multiply_function_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "instruction_sel1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load_rd_d1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "barrel_shift_data_sel_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "daddress_sel_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "daddress_sel_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "daddress_sel_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "daddress_sel_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "daddress_sel_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status_bits_sel_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "control_state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "control_state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "control_state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "control_state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "control_state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'a25_dcache'
INFO: [Synth 8-5544] ROM "pick_way" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_bits_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pick_way" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_bits_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "source_sel" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "source_sel" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wb_address" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'o_wb_cyc_reg' into 'o_wb_stb_reg' [/home/sean/vivado_workspace/ooc_amber/Sources/hdl/a25_wishbone.v:211]
INFO: [Synth 8-5544] ROM "cache_control" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cacheable_area" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "updateable_area" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "disruptive_area" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5583] The signal mem_reg_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_1 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_2 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_3 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_4 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_5 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_6 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_7 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_8 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_9 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_10 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_11 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_12 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_13 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_14 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_15 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_16 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_17 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_18 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_19 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_20 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_21 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_22 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_23 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_24 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_25 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_26 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_27 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_28 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_29 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_30 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_31 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_32 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_33 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_34 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_35 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_36 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_37 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_38 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_39 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_40 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_41 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_42 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_43 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_44 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_45 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_46 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_47 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_48 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_49 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_50 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_51 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_52 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_53 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_54 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_55 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_56 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_57 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_58 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_59 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_60 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_61 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_62 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_63 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_64 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_65 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_66 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_67 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_68 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_69 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_70 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_71 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_72 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_73 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_74 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_75 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_76 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_77 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_78 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_79 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_80 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_81 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_82 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_83 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_84 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_85 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_86 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_87 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_88 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_89 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_90 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_91 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_92 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_93 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_94 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_95 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_96 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_97 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_98 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg_99 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Common 17-14] Message 'Synth 8-5583' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Block RAM mem_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.byte width (1) is not a multiple of 8(data_only) or 9(data + parity)---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 CS_INIT |                              001 |                             0000
          CS_TURN_AROUND |                              010 |                             1000
                 CS_IDLE |                              000 |                             0001
                CS_FILL3 |                              011 |                             0101
        CS_FILL_COMPLETE |                              100 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'a25_icache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 CS_INIT |                        000000010 |                             0000
          CS_TURN_AROUND |                        000000100 |                             0100
                 CS_IDLE |                        000000001 |                             0001
            CS_EX_DELETE |                        000001000 |                             1000
                 CS_FILL |                        000010000 |                             0010
        CS_FILL_COMPLETE |                        100000000 |                             0011
   CS_WRITE_MISS_WAIT_WB |                        000100000 |                             0111
            CS_WRITE_HIT |                        001000000 |                             0101
    CS_WRITE_HIT_WAIT_WB |                        010000000 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'one-hot' in module 'a25_dcache'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1232.250 ; gain = 347.172 ; free physical = 10222 ; free virtual = 33848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   2 Input     26 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 5     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 12    
	               68 Bit    Registers := 1     
	               32 Bit    Registers := 56    
	               24 Bit    Registers := 1     
	               21 Bit    Registers := 8     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 25    
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 76    
+---RAMs : 
	              32K Bit         RAMs := 8     
	               5K Bit         RAMs := 8     
	              256 Bit         RAMs := 3     
	               64 Bit         RAMs := 3     
	               32 Bit         RAMs := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 9     
	   4 Input    128 Bit        Muxes := 2     
	   3 Input     68 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 5     
	   3 Input     34 Bit        Muxes := 1     
	   4 Input     33 Bit        Muxes := 6     
	   2 Input     33 Bit        Muxes := 12    
	   2 Input     32 Bit        Muxes := 96    
	   4 Input     32 Bit        Muxes := 11    
	  16 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
	   4 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     15 Bit        Muxes := 19    
	   3 Input     15 Bit        Muxes := 1     
	  16 Input     15 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	  14 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   6 Input      5 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   3 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 33    
	   7 Input      4 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 66    
	   8 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 166   
	   5 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 6     
	  17 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module amber 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module generic_sram_line_en 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module generic_sram_byte_en 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module a25_icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 4     
Module a25_fetch 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
Module a25_decode 
Detailed RTL Component Info : 
+---Adders : 
	  16 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 39    
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 19    
	   3 Input     15 Bit        Muxes := 1     
	  16 Input     15 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   3 Input      5 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 22    
	   4 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 53    
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 103   
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 6     
	  17 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module a25_shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 7     
Module a25_shifter__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     33 Bit        Muxes := 5     
	   2 Input     33 Bit        Muxes := 5     
Module a25_barrel_shift 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module a25_alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module a25_multiply 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               68 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     68 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 5     
	   3 Input     34 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
Module a25_register_bank 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 26    
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 42    
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	  16 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
Module a25_execute 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 29    
	   2 Input     26 Bit        Muxes := 2     
	   4 Input     26 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   8 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module a25_dcache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   4 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 2     
	  14 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   9 Input      1 Bit        Muxes := 5     
Module a25_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module a25_write_back 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module a25_wishbone_buf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              256 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module a25_wishbone 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module a25_coprocessor 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1232.250 ; gain = 347.172 ; free physical = 10222 ; free virtual = 33848
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1233.258 ; gain = 348.180 ; free physical = 10222 ; free virtual = 33848
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1233.258 ; gain = 348.180 ; free physical = 10222 ; free virtual = 33848

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|generic_sram_line_en | mem_reg                | 256 x 21(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|a25_icache           | rams[0].u_data/mem_reg | 256 x 128(READ_FIRST)  | W | R |                        |   |   | Port A           | 4      | 0      | 
|generic_sram_line_en | mem_reg                | 256 x 21(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|a25_icache           | rams[1].u_data/mem_reg | 256 x 128(READ_FIRST)  | W | R |                        |   |   | Port A           | 4      | 0      | 
|generic_sram_line_en | mem_reg                | 256 x 21(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|a25_icache           | rams[2].u_data/mem_reg | 256 x 128(READ_FIRST)  | W | R |                        |   |   | Port A           | 4      | 0      | 
|generic_sram_line_en | mem_reg                | 256 x 21(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|a25_icache           | rams[3].u_data/mem_reg | 256 x 128(READ_FIRST)  | W | R |                        |   |   | Port A           | 4      | 0      | 
|generic_sram_line_en | mem_reg                | 256 x 21(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|a25_dcache           | rams[0].u_data/mem_reg | 256 x 128(READ_FIRST)  | W | R |                        |   |   | Port A           | 4      | 0      | 
|generic_sram_line_en | mem_reg                | 256 x 21(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|a25_dcache           | rams[1].u_data/mem_reg | 256 x 128(READ_FIRST)  | W | R |                        |   |   | Port A           | 4      | 0      | 
|generic_sram_line_en | mem_reg                | 256 x 21(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|a25_dcache           | rams[2].u_data/mem_reg | 256 x 128(READ_FIRST)  | W | R |                        |   |   | Port A           | 4      | 0      | 
|generic_sram_line_en | mem_reg                | 256 x 21(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|a25_dcache           | rams[3].u_data/mem_reg | 256 x 128(READ_FIRST)  | W | R |                        |   |   | Port A           | 4      | 0      | 
+---------------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------+----------------------------------------+-----------+----------------------+---------------+
|Module Name  | RTL Object                             | Inference | Size (Depth x Width) | Primitives    | 
+-------------+----------------------------------------+-----------+----------------------+---------------+
|a25_wishbone | u_a25_wishbone_buf_p0/wbuf_be_r_reg    | Implied   | 2 x 16               | RAM32M x 3    | 
|a25_wishbone | u_a25_wishbone_buf_p0/wbuf_wdata_r_reg | Implied   | 2 x 128              | RAM32M x 22   | 
|a25_wishbone | u_a25_wishbone_buf_p0/wbuf_addr_r_reg  | Implied   | 2 x 32               | RAM32M x 6    | 
|a25_wishbone | u_a25_wishbone_buf_p1/wbuf_be_r_reg    | Implied   | 2 x 16               | RAM32M x 3    | 
|a25_wishbone | u_a25_wishbone_buf_p1/wbuf_wdata_r_reg | Implied   | 2 x 128              | RAM32M x 22   | 
|a25_wishbone | u_a25_wishbone_buf_p1/wbuf_addr_r_reg  | Implied   | 2 x 32               | RAM32M x 6    | 
|a25_wishbone | u_a25_wishbone_buf_p2/wbuf_be_r_reg    | Implied   | 2 x 16               | RAM32M x 3    | 
|a25_wishbone | u_a25_wishbone_buf_p2/wbuf_wdata_r_reg | Implied   | 2 x 128              | RAM32M x 22   | 
|a25_wishbone | u_a25_wishbone_buf_p2/wbuf_addr_r_reg  | Implied   | 2 x 32               | RAM32M x 6    | 
+-------------+----------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'u_execute/u_multiply/product_reg[67]' (FDE) to 'u_execute/u_multiply/product_reg[66]'
INFO: [Synth 8-3886] merging instance 'u_decode/abt_status_reg_reg[2]' (FDE) to 'u_decode/abt_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_decode/abt_status_reg_reg[3]' (FDE) to 'u_decode/abt_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_decode/abt_status_reg_reg[4]' (FDE) to 'u_decode/abt_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_decode/abt_status_reg_reg[5]' (FDE) to 'u_decode/abt_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_decode/abt_status_reg_reg[7]' (FDE) to 'u_decode/abt_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_decode/pre_fetch_instruction_iabt_status_reg[0]' (FDE) to 'u_decode/pre_fetch_instruction_iabt_status_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_decode/abt_status_reg_reg[0]' (FDE) to 'u_decode/abt_status_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_decode/pre_fetch_instruction_iabt_status_reg[1]' (FDE) to 'u_decode/pre_fetch_instruction_iabt_status_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_decode/abt_status_reg_reg[1]' (FDE) to 'u_decode/abt_status_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_decode/pre_fetch_instruction_iabt_status_reg[6]' (FDE) to 'u_decode/pre_fetch_instruction_iabt_status_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_decode/\abt_status_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_decode/status_bits_firq_mask_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_decode/status_bits_irq_mask_r_reg)
INFO: [Synth 8-3886] merging instance 'u_decode/o_copro_opcode1_reg[0]' (FDE) to 'u_decode/hold_instruction_reg[21]'
INFO: [Synth 8-3886] merging instance 'u_decode/o_copro_opcode1_reg[2]' (FDE) to 'u_decode/hold_instruction_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_decode/o_copro_opcode1_reg[1]' (FDE) to 'u_decode/hold_instruction_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_decode/o_byte_enable_sel_reg[1]' (FDRE) to 'u_decode/iaddress_sel_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_fetch/u_cache/wb_address_reg[0]' (FDE) to 'u_fetch/u_cache/wb_address_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_fetch/u_cache/\wb_address_reg[1] )
INFO: [Synth 8-3886] merging instance 'u_fetch/u_cache/source_sel_reg[2]' (FDRE) to 'u_fetch/u_cache/source_sel_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_fetch/u_cache/\source_sel_reg[3] )
INFO: [Synth 8-3886] merging instance 'u_decode/iaddress_sel_r_reg[2]' (FDRE) to 'u_decode/iaddress_sel_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_decode/iaddress_sel_r_reg[3]' (FDRE) to 'u_decode/daddress_sel_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_decode/o_copro_crn_reg[2]' (FDE) to 'u_decode/hold_instruction_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_decode/o_copro_crn_reg[3]' (FDE) to 'u_decode/hold_instruction_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_decode/o_copro_crn_reg[1]' (FDE) to 'u_decode/hold_instruction_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_decode/o_copro_crn_reg[0]' (FDE) to 'u_decode/hold_instruction_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_decode/\pc_sel_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_decode/dabt_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_decode/iabt_reg_reg)
INFO: [Synth 8-3886] merging instance 'u_decode/o_load_rd_reg[3]' (FDE) to 'u_decode/o_rs_sel_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_decode/o_load_rd_reg[0]' (FDE) to 'u_decode/o_rs_sel_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_decode/o_load_rd_reg[1]' (FDE) to 'u_decode/o_rs_sel_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_decode/o_load_rd_reg[2]' (FDE) to 'u_decode/o_rs_sel_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_decode/hold_instruction_reg[3]' (FDE) to 'u_decode/o_rm_sel_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_decode/hold_instruction_reg[2]' (FDE) to 'u_decode/o_rm_sel_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_decode/hold_instruction_reg[1]' (FDE) to 'u_decode/o_rm_sel_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_decode/hold_instruction_reg[0]' (FDE) to 'u_decode/o_rm_sel_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_decode/o_copro_opcode2_reg[2]' (FDE) to 'u_decode/hold_instruction_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_decode/hold_instruction_reg[7]' (FDE) to 'u_decode/o_imm_shift_amount_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_decode/o_copro_opcode2_reg[1]' (FDE) to 'u_decode/hold_instruction_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_decode/o_copro_opcode2_reg[0]' (FDE) to 'u_decode/hold_instruction_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_decode/o_copro_num_reg[2]' (FDE) to 'u_decode/hold_instruction_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_decode/hold_instruction_reg[10]' (FDE) to 'u_decode/o_imm_shift_amount_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_decode/o_copro_num_reg[3]' (FDE) to 'u_decode/hold_instruction_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_decode/hold_instruction_reg[11]' (FDE) to 'u_decode/o_imm_shift_amount_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_decode/o_copro_num_reg[1]' (FDE) to 'u_decode/hold_instruction_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_decode/hold_instruction_reg[9]' (FDE) to 'u_decode/o_imm_shift_amount_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_decode/o_copro_num_reg[0]' (FDE) to 'u_decode/hold_instruction_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_decode/hold_instruction_reg[8]' (FDE) to 'u_decode/o_imm_shift_amount_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_decode/\daddress_sel_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_decode/\o_barrel_shift_data_sel_reg[0] )
INFO: [Synth 8-3886] merging instance 'u_decode/o_alu_function_reg[1]' (FDE) to 'u_decode/o_alu_function_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wishbone/\u_a25_wishbone_buf_p2/wbuf_write_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wishbone/\u_a25_wishbone_buf_p2/wbuf_write_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_wishbone/\u_a25_wishbone_buf_p2/ack_owed_r_reg )
INFO: [Synth 8-3886] merging instance 'u_decode/pre_fetch_instruction_iabt_status_reg[3]' (FDE) to 'u_decode/pre_fetch_instruction_iabt_status_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_decode/pre_fetch_instruction_iabt_status_reg[4]' (FDE) to 'u_decode/pre_fetch_instruction_iabt_status_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_decode/pre_fetch_instruction_iabt_status_reg[5]' (FDE) to 'u_decode/pre_fetch_instruction_iabt_status_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_decode/pre_fetch_instruction_iabt_status_reg[7]' (FDE) to 'u_decode/pre_fetch_instruction_iabt_status_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_decode/\pre_fetch_instruction_iabt_status_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_decode/dabt_reg_d1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_decode/pre_fetch_instruction_iabt_reg)
INFO: [Synth 8-3886] merging instance 'u_wishbone/o_wb_dat_reg[0]' (FDE) to 'u_wishbone/o_wb_dat_reg[96]'
INFO: [Synth 8-3886] merging instance 'u_wishbone/o_wb_dat_reg[1]' (FDE) to 'u_wishbone/o_wb_dat_reg[97]'
INFO: [Synth 8-3886] merging instance 'u_wishbone/o_wb_dat_reg[2]' (FDE) to 'u_wishbone/o_wb_dat_reg[98]'
INFO: [Synth 8-3886] merging instance 'u_wishbone/o_wb_dat_reg[3]' (FDE) to 'u_wishbone/o_wb_dat_reg[99]'
INFO: [Synth 8-3886] merging instance 'u_wishbone/o_wb_dat_reg[4]' (FDE) to 'u_wishbone/o_wb_dat_reg[100]'
INFO: [Synth 8-3886] merging instance 'u_wishbone/o_wb_dat_reg[5]' (FDE) to 'u_wishbone/o_wb_dat_reg[101]'
INFO: [Synth 8-3886] merging instance 'u_wishbone/o_wb_dat_reg[6]' (FDE) to 'u_wishbone/o_wb_dat_reg[102]'
INFO: [Synth 8-3886] merging instance 'u_wishbone/o_wb_dat_reg[7]' (FDE) to 'u_wishbone/o_wb_dat_reg[103]'
INFO: [Synth 8-3886] merging instance 'u_wishbone/o_wb_dat_reg[8]' (FDE) to 'u_wishbone/o_wb_dat_reg[104]'
INFO: [Synth 8-3886] merging instance 'u_wishbone/o_wb_dat_reg[9]' (FDE) to 'u_wishbone/o_wb_dat_reg[105]'
INFO: [Synth 8-3886] merging instance 'u_wishbone/o_wb_dat_reg[10]' (FDE) to 'u_wishbone/o_wb_dat_reg[106]'
INFO: [Synth 8-3886] merging instance 'u_wishbone/o_wb_dat_reg[11]' (FDE) to 'u_wishbone/o_wb_dat_reg[107]'
INFO: [Synth 8-3886] merging instance 'u_wishbone/o_wb_dat_reg[12]' (FDE) to 'u_wishbone/o_wb_dat_reg[108]'
INFO: [Synth 8-3886] merging instance 'u_wishbone/o_wb_dat_reg[13]' (FDE) to 'u_wishbone/o_wb_dat_reg[109]'
INFO: [Synth 8-3886] merging instance 'u_wishbone/o_wb_dat_reg[14]' (FDE) to 'u_wishbone/o_wb_dat_reg[110]'
INFO: [Synth 8-3886] merging instance 'u_wishbone/o_wb_dat_reg[15]' (FDE) to 'u_wishbone/o_wb_dat_reg[111]'
INFO: [Synth 8-3886] merging instance 'u_wishbone/o_wb_dat_reg[16]' (FDE) to 'u_wishbone/o_wb_dat_reg[112]'
INFO: [Synth 8-3886] merging instance 'u_wishbone/o_wb_dat_reg[17]' (FDE) to 'u_wishbone/o_wb_dat_reg[113]'
INFO: [Synth 8-3886] merging instance 'u_wishbone/o_wb_dat_reg[18]' (FDE) to 'u_wishbone/o_wb_dat_reg[114]'
INFO: [Synth 8-3886] merging instance 'u_wishbone/o_wb_dat_reg[19]' (FDE) to 'u_wishbone/o_wb_dat_reg[115]'
INFO: [Synth 8-3886] merging instance 'u_wishbone/o_wb_dat_reg[20]' (FDE) to 'u_wishbone/o_wb_dat_reg[116]'
INFO: [Synth 8-3886] merging instance 'u_wishbone/o_wb_dat_reg[21]' (FDE) to 'u_wishbone/o_wb_dat_reg[117]'
INFO: [Synth 8-3886] merging instance 'u_wishbone/o_wb_dat_reg[22]' (FDE) to 'u_wishbone/o_wb_dat_reg[118]'
INFO: [Synth 8-3886] merging instance 'u_wishbone/o_wb_dat_reg[23]' (FDE) to 'u_wishbone/o_wb_dat_reg[119]'
INFO: [Synth 8-3886] merging instance 'u_wishbone/o_wb_dat_reg[24]' (FDE) to 'u_wishbone/o_wb_dat_reg[120]'
INFO: [Synth 8-3886] merging instance 'u_wishbone/o_wb_dat_reg[25]' (FDE) to 'u_wishbone/o_wb_dat_reg[121]'
INFO: [Synth 8-3886] merging instance 'u_wishbone/o_wb_dat_reg[26]' (FDE) to 'u_wishbone/o_wb_dat_reg[122]'
INFO: [Synth 8-3886] merging instance 'u_wishbone/o_wb_dat_reg[27]' (FDE) to 'u_wishbone/o_wb_dat_reg[123]'
INFO: [Synth 8-3886] merging instance 'u_wishbone/o_wb_dat_reg[28]' (FDE) to 'u_wishbone/o_wb_dat_reg[124]'
INFO: [Synth 8-3886] merging instance 'u_wishbone/o_wb_dat_reg[29]' (FDE) to 'u_wishbone/o_wb_dat_reg[125]'
WARNING: [Synth 8-3332] Sequential element (miss_address_reg[3]) is unused and will be removed from module a25_icache.
WARNING: [Synth 8-3332] Sequential element (miss_address_reg[2]) is unused and will be removed from module a25_icache.
WARNING: [Synth 8-3332] Sequential element (miss_address_reg[1]) is unused and will be removed from module a25_icache.
WARNING: [Synth 8-3332] Sequential element (miss_address_reg[0]) is unused and will be removed from module a25_icache.
WARNING: [Synth 8-3332] Sequential element (read_buf_addr_r_reg[3]) is unused and will be removed from module a25_icache.
WARNING: [Synth 8-3332] Sequential element (read_buf_addr_r_reg[2]) is unused and will be removed from module a25_icache.
WARNING: [Synth 8-3332] Sequential element (read_buf_addr_r_reg[1]) is unused and will be removed from module a25_icache.
WARNING: [Synth 8-3332] Sequential element (read_buf_addr_r_reg[0]) is unused and will be removed from module a25_icache.
WARNING: [Synth 8-3332] Sequential element (wb_address_reg[1]) is unused and will be removed from module a25_icache.
WARNING: [Synth 8-3332] Sequential element (wb_address_reg[0]) is unused and will be removed from module a25_icache.
WARNING: [Synth 8-3332] Sequential element (source_sel_reg[3]) is unused and will be removed from module a25_icache.
WARNING: [Synth 8-3332] Sequential element (source_sel_reg[2]) is unused and will be removed from module a25_icache.
WARNING: [Synth 8-3332] Sequential element (source_sel_reg[1]) is unused and will be removed from module a25_icache.
WARNING: [Synth 8-3332] Sequential element (fetch_instruction_r_reg[27]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (fetch_instruction_r_reg[26]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (pre_fetch_instruction_reg[27]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (pre_fetch_instruction_reg[26]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (hold_instruction_reg[27]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (hold_instruction_reg[26]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (saved_current_instruction_reg[27]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (saved_current_instruction_reg[26]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (iabt_reg_reg) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (pre_fetch_instruction_iabt_reg) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (dabt_reg_reg) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (load_rd_d1_reg[6]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (load_rd_d1_reg[5]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (status_bits_irq_mask_r_reg) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (status_bits_firq_mask_r_reg) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (o_barrel_shift_data_sel_reg[0]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (o_alu_function_reg[1]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (pc_sel_r_reg[2]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (abt_status_reg_reg[7]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (abt_status_reg_reg[6]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (abt_status_reg_reg[5]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (abt_status_reg_reg[4]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (abt_status_reg_reg[3]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (abt_status_reg_reg[2]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (abt_status_reg_reg[1]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (abt_status_reg_reg[0]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (pre_fetch_instruction_iabt_status_reg[7]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (pre_fetch_instruction_iabt_status_reg[6]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (pre_fetch_instruction_iabt_status_reg[5]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (pre_fetch_instruction_iabt_status_reg[4]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (pre_fetch_instruction_iabt_status_reg[3]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (pre_fetch_instruction_iabt_status_reg[2]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (pre_fetch_instruction_iabt_status_reg[1]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (pre_fetch_instruction_iabt_status_reg[0]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (dabt_reg_d1_reg) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (o_copro_opcode1_reg[0]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (o_copro_opcode1_reg[2]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (o_copro_opcode1_reg[1]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (iaddress_sel_r_reg[2]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (o_byte_enable_sel_reg[1]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (iaddress_sel_r_reg[3]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (daddress_sel_r_reg[3]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (o_copro_crn_reg[2]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (o_copro_crn_reg[3]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (o_copro_crn_reg[1]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (o_copro_crn_reg[0]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (o_load_rd_reg[3]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (o_load_rd_reg[0]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (o_load_rd_reg[1]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (o_load_rd_reg[2]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (hold_instruction_reg[3]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (hold_instruction_reg[2]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (hold_instruction_reg[1]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (hold_instruction_reg[0]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (hold_instruction_reg[7]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (o_copro_opcode2_reg[2]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (o_copro_opcode2_reg[1]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (o_copro_opcode2_reg[0]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (hold_instruction_reg[10]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (o_copro_num_reg[2]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (hold_instruction_reg[11]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (o_copro_num_reg[3]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (hold_instruction_reg[9]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (o_copro_num_reg[1]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (hold_instruction_reg[8]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (o_copro_num_reg[0]) is unused and will be removed from module a25_decode.
WARNING: [Synth 8-3332] Sequential element (u_multiply/product_reg[67]) is unused and will be removed from module a25_execute.
WARNING: [Synth 8-3332] Sequential element (o_priviledged_reg) is unused and will be removed from module a25_execute.
WARNING: [Synth 8-3332] Sequential element (miss_address_reg[3]) is unused and will be removed from module a25_dcache.
WARNING: [Synth 8-3332] Sequential element (miss_address_reg[2]) is unused and will be removed from module a25_dcache.
WARNING: [Synth 8-3332] Sequential element (miss_address_reg[1]) is unused and will be removed from module a25_dcache.
WARNING: [Synth 8-3332] Sequential element (miss_address_reg[0]) is unused and will be removed from module a25_dcache.
WARNING: [Synth 8-3332] Sequential element (u_a25_wishbone_buf_p2/wbuf_write_r_reg[1]) is unused and will be removed from module a25_wishbone.
WARNING: [Synth 8-3332] Sequential element (u_a25_wishbone_buf_p2/wbuf_write_r_reg[0]) is unused and will be removed from module a25_wishbone.
WARNING: [Synth 8-3332] Sequential element (u_a25_wishbone_buf_p2/ack_owed_r_reg) is unused and will be removed from module a25_wishbone.
WARNING: [Synth 8-3332] Sequential element (o_wb_dat_reg[29]) is unused and will be removed from module a25_wishbone.
WARNING: [Synth 8-3332] Sequential element (o_wb_dat_reg[28]) is unused and will be removed from module a25_wishbone.
WARNING: [Synth 8-3332] Sequential element (o_wb_dat_reg[27]) is unused and will be removed from module a25_wishbone.
WARNING: [Synth 8-3332] Sequential element (o_wb_dat_reg[26]) is unused and will be removed from module a25_wishbone.
WARNING: [Synth 8-3332] Sequential element (o_wb_dat_reg[25]) is unused and will be removed from module a25_wishbone.
WARNING: [Synth 8-3332] Sequential element (o_wb_dat_reg[24]) is unused and will be removed from module a25_wishbone.
WARNING: [Synth 8-3332] Sequential element (o_wb_dat_reg[23]) is unused and will be removed from module a25_wishbone.
WARNING: [Synth 8-3332] Sequential element (o_wb_dat_reg[22]) is unused and will be removed from module a25_wishbone.
WARNING: [Synth 8-3332] Sequential element (o_wb_dat_reg[21]) is unused and will be removed from module a25_wishbone.
WARNING: [Synth 8-3332] Sequential element (o_wb_dat_reg[20]) is unused and will be removed from module a25_wishbone.
WARNING: [Synth 8-3332] Sequential element (o_wb_dat_reg[19]) is unused and will be removed from module a25_wishbone.
WARNING: [Synth 8-3332] Sequential element (o_wb_dat_reg[18]) is unused and will be removed from module a25_wishbone.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 1465.344 ; gain = 580.266 ; free physical = 9991 ; free virtual = 33617
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 1465.344 ; gain = 580.266 ; free physical = 9991 ; free virtual = 33617

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 1465.344 ; gain = 580.266 ; free physical = 9991 ; free virtual = 33617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_coprocessor/fault_address_reg[7] )
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[0].u_tag/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[0].u_tag/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[0].u_data/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[0].u_data/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[0].u_data/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[0].u_data/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[0].u_data/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[0].u_data/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[0].u_data/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[0].u_data/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[1].u_tag/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[1].u_tag/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[1].u_data/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[1].u_data/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[1].u_data/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[1].u_data/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[1].u_data/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[1].u_data/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[1].u_data/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[1].u_data/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[2].u_tag/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[2].u_tag/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[2].u_data/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[2].u_data/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[2].u_data/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[2].u_data/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[2].u_data/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[2].u_data/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[2].u_data/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[2].u_data/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[3].u_tag/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[3].u_tag/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[3].u_data/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[3].u_data/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[3].u_data/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[3].u_data/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[3].u_data/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[3].u_data/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[3].u_data/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_fetch/u_cache/rams[3].u_data/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[0].u_tag/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[0].u_tag/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[0].u_data/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[0].u_data/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[0].u_data/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[0].u_data/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[0].u_data/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[0].u_data/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[0].u_data/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[0].u_data/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[1].u_tag/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[1].u_tag/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[1].u_data/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[1].u_data/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[1].u_data/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[1].u_data/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[1].u_data/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[1].u_data/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[1].u_data/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[1].u_data/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[2].u_tag/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[2].u_tag/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[2].u_data/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[2].u_data/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[2].u_data/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[2].u_data/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[2].u_data/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[2].u_data/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[2].u_data/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[2].u_data/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[3].u_tag/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[3].u_tag/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[3].u_data/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[3].u_data/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[3].u_data/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[3].u_data/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[3].u_data/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[3].u_data/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[3].u_data/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_mem/u_dcache/rams[3].u_data/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:48 . Memory (MB): peak = 1544.344 ; gain = 659.266 ; free physical = 9911 ; free virtual = 33538
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:49 ; elapsed = 00:00:48 . Memory (MB): peak = 1544.344 ; gain = 659.266 ; free physical = 9911 ; free virtual = 33538

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:49 ; elapsed = 00:00:48 . Memory (MB): peak = 1544.344 ; gain = 659.266 ; free physical = 9911 ; free virtual = 33538
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:48 . Memory (MB): peak = 1544.344 ; gain = 659.266 ; free physical = 9911 ; free virtual = 33537
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:48 . Memory (MB): peak = 1544.344 ; gain = 659.266 ; free physical = 9911 ; free virtual = 33537
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:49 . Memory (MB): peak = 1544.344 ; gain = 659.266 ; free physical = 9911 ; free virtual = 33537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|amber       | u_fetch/u_cache/random_num_reg[2] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|amber       | u_mem/u_dcache/random_num_reg[2]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   103|
|2     |LUT1     |   124|
|3     |LUT2     |   284|
|4     |LUT3     |  1312|
|5     |LUT4     |   452|
|6     |LUT5     |  1085|
|7     |LUT6     |  3016|
|8     |MUXF7    |   223|
|9     |MUXF8    |    29|
|10    |RAM32M   |    61|
|11    |RAMB18E1 |    40|
|12    |SRL16E   |     2|
|13    |FDRE     |  2500|
|14    |FDSE     |    10|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  9241|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:49 . Memory (MB): peak = 1544.344 ; gain = 659.266 ; free physical = 9911 ; free virtual = 33537
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 506 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:47 . Memory (MB): peak = 1544.344 ; gain = 563.672 ; free physical = 9911 ; free virtual = 33537
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:49 . Memory (MB): peak = 1544.352 ; gain = 659.273 ; free physical = 9911 ; free virtual = 33537
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 204 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'amber' is not ideal for floorplanning, since the cellview 'amber' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 61 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 61 instances

INFO: [Common 17-83] Releasing license: Synthesis
428 Infos, 202 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:49 . Memory (MB): peak = 1638.215 ; gain = 670.129 ; free physical = 9913 ; free virtual = 33539
