// Seed: 1518685970
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_3;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  always id_2 <= #1 id_1;
  assign id_2 = id_1;
  always return 0;
  id_3(
      .id_0(id_2),
      .id_1(1),
      .id_2(id_1),
      .id_3(id_1),
      .id_4(id_1),
      .id_5(id_2),
      .id_6(),
      .id_7(id_2),
      .id_8(id_1),
      .id_9(1),
      .id_10(id_2),
      .id_11(id_1),
      .id_12(id_2),
      .id_13(id_2),
      .id_14(1),
      .id_15(1),
      .id_16(id_1),
      .sum(id_2 - ~1 ==? id_1),
      .id_17(id_1)
  );
  assign id_3 = id_3;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
