$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module $unit $end
   $var wire 32 q ZERO [31:0] $end
   $var wire 21 r jtype_insn__Vstatic__imm_jtype [20:0] $end
  $upscope $end
  $scope module top_tb $end
   $var wire 1 f clk $end
   $var wire 1 g rst $end
   $var wire 32 k DWIDTH [31:0] $end
   $var wire 32 k AWIDTH [31:0] $end
   $var wire 32 h insn [31:0] $end
   $var wire 32 i index [31:0] $end
   $scope module hut $end
    $var wire 32 k AWIDTH [31:0] $end
    $var wire 32 k DWIDTH [31:0] $end
    $var wire 1 f clk $end
    $var wire 1 g reset $end
    $var wire 1 C c_pcsel $end
    $var wire 1 D c_immsel $end
    $var wire 1 E c_regwren $end
    $var wire 1 F c_rs1sel $end
    $var wire 1 G c_rs2sel $end
    $var wire 1 H c_memren $end
    $var wire 1 I c_memwren $end
    $var wire 2 J c_wbsel [1:0] $end
    $var wire 4 K c_alusel [3:0] $end
    $var wire 32 b f_pc [31:0] $end
    $var wire 32 L f_insn [31:0] $end
    $var wire 7 M d_opcode [6:0] $end
    $var wire 5 N d_rd [4:0] $end
    $var wire 5 O d_rs1 [4:0] $end
    $var wire 5 P d_rs2 [4:0] $end
    $var wire 7 Q d_funct7 [6:0] $end
    $var wire 3 R d_funct3 [2:0] $end
    $var wire 5 S d_shamt [4:0] $end
    $var wire 32 T d_imm [31:0] $end
    $var wire 32 T igen_imm [31:0] $end
    $var wire 32 j r_rs1data [31:0] $end
    $var wire 32 U r_rs2data [31:0] $end
    $var wire 32 V e_rs1 [31:0] $end
    $var wire 32 W e_rs2 [31:0] $end
    $var wire 32 X e_res [31:0] $end
    $var wire 1 Y e_brtaken $end
    $var wire 32 Z m_data_o [31:0] $end
    $var wire 1 l m_memren $end
    $var wire 1 l read_en $end
    $var wire 2 [ m_size_encoded [1:0] $end
    $var wire 3 \ m_funct3 [2:0] $end
    $var wire 32 ] wb_data [31:0] $end
    $var wire 32 ^ wb_nextPC [31:0] $end
    $scope module control1 $end
     $var wire 32 k DWIDTH [31:0] $end
     $var wire 32 L insn_i [31:0] $end
     $var wire 7 M opcode_i [6:0] $end
     $var wire 7 Q funct7_i [6:0] $end
     $var wire 3 R funct3_i [2:0] $end
     $var wire 1 C pcsel_o $end
     $var wire 1 D immsel_o $end
     $var wire 1 E regwren_o $end
     $var wire 1 F rs1sel_o $end
     $var wire 1 G rs2sel_o $end
     $var wire 1 H memren_o $end
     $var wire 1 I memwren_o $end
     $var wire 2 J wbsel_o [1:0] $end
     $var wire 4 K alusel_o [3:0] $end
    $upscope $end
    $scope module decode1 $end
     $var wire 32 k DWIDTH [31:0] $end
     $var wire 32 k AWIDTH [31:0] $end
     $var wire 1 f clk $end
     $var wire 1 g rst $end
     $var wire 32 L insn_i [31:0] $end
     $var wire 32 b pc_i [31:0] $end
     $var wire 32 c pc_o [31:0] $end
     $var wire 32 L insn_o [31:0] $end
     $var wire 7 M opcode_o [6:0] $end
     $var wire 5 N rd_o [4:0] $end
     $var wire 5 O rs1_o [4:0] $end
     $var wire 5 P rs2_o [4:0] $end
     $var wire 7 Q funct7_o [6:0] $end
     $var wire 3 R funct3_o [2:0] $end
     $var wire 5 S shamt_o [4:0] $end
     $var wire 32 T imm_o [31:0] $end
    $upscope $end
    $scope module e_alu1 $end
     $var wire 32 k DWIDTH [31:0] $end
     $var wire 32 k AWIDTH [31:0] $end
     $var wire 32 b pc_i [31:0] $end
     $var wire 32 V rs1_i [31:0] $end
     $var wire 32 W rs2_i [31:0] $end
     $var wire 3 R funct3_i [2:0] $end
     $var wire 7 Q funct7_i [6:0] $end
     $var wire 7 M opcode_i [6:0] $end
     $var wire 32 T imm_i [31:0] $end
     $var wire 4 K alusel_i [3:0] $end
     $var wire 32 X res_o [31:0] $end
     $var wire 1 Y brtaken_o $end
     $var wire 1 _ breq $end
     $var wire 1 ` brlt $end
     $scope module bc $end
      $var wire 32 k DWIDTH [31:0] $end
      $var wire 7 M opcode_i [6:0] $end
      $var wire 3 R funct3_i [2:0] $end
      $var wire 32 V rs1_i [31:0] $end
      $var wire 32 W rs2_i [31:0] $end
      $var wire 1 _ breq_o $end
      $var wire 1 ` brlt_o $end
     $upscope $end
    $upscope $end
    $scope module fetch1 $end
     $var wire 32 k DWIDTH [31:0] $end
     $var wire 32 k AWIDTH [31:0] $end
     $var wire 32 m BASEADDR [31:0] $end
     $var wire 1 f clk $end
     $var wire 1 g rst $end
     $var wire 32 ^ next_pc_i [31:0] $end
     $var wire 32 b pc_o [31:0] $end
     $var wire 32 n insn_o [31:0] $end
     $var wire 32 c pc [31:0] $end
    $upscope $end
    $scope module igen1 $end
     $var wire 32 k DWIDTH [31:0] $end
     $var wire 7 M opcode_i [6:0] $end
     $var wire 32 L insn_i [31:0] $end
     $var wire 32 T imm_o [31:0] $end
    $upscope $end
    $scope module memory1 $end
     $var wire 32 k AWIDTH [31:0] $end
     $var wire 32 k DWIDTH [31:0] $end
     $var wire 32 o BASE_ADDR [31:0] $end
     $var wire 1 f clk $end
     $var wire 1 g rst $end
     $var wire 32 b pc_i [31:0] $end
     $var wire 32 U data_i [31:0] $end
     $var wire 32 X addr_i [31:0] $end
     $var wire 3 \ funct3_i [2:0] $end
     $var wire 1 l memren_i $end
     $var wire 1 l read_en_i $end
     $var wire 1 I write_en_i $end
     $var wire 32 L insn_o [31:0] $end
     $var wire 32 Z data_o [31:0] $end
     $var wire 32 p MEM_BYTES [31:0] $end
     $var wire 32 d program_counter [31:0] $end
     $var wire 32 a address [31:0] $end
    $upscope $end
    $scope module register_file1 $end
     $var wire 32 k DWIDTH [31:0] $end
     $var wire 1 f clk $end
     $var wire 1 g rst $end
     $var wire 5 O rs1_i [4:0] $end
     $var wire 5 P rs2_i [4:0] $end
     $var wire 5 N rd_i [4:0] $end
     $var wire 32 ] datawb_i [31:0] $end
     $var wire 1 E regwren_i $end
     $var wire 32 j rs1data_o [31:0] $end
     $var wire 32 U rs2data_o [31:0] $end
     $var wire 32 # x[0] [31:0] $end
     $var wire 32 $ x[1] [31:0] $end
     $var wire 32 % x[2] [31:0] $end
     $var wire 32 & x[3] [31:0] $end
     $var wire 32 ' x[4] [31:0] $end
     $var wire 32 ( x[5] [31:0] $end
     $var wire 32 ) x[6] [31:0] $end
     $var wire 32 * x[7] [31:0] $end
     $var wire 32 + x[8] [31:0] $end
     $var wire 32 , x[9] [31:0] $end
     $var wire 32 - x[10] [31:0] $end
     $var wire 32 . x[11] [31:0] $end
     $var wire 32 / x[12] [31:0] $end
     $var wire 32 0 x[13] [31:0] $end
     $var wire 32 1 x[14] [31:0] $end
     $var wire 32 2 x[15] [31:0] $end
     $var wire 32 3 x[16] [31:0] $end
     $var wire 32 4 x[17] [31:0] $end
     $var wire 32 5 x[18] [31:0] $end
     $var wire 32 6 x[19] [31:0] $end
     $var wire 32 7 x[20] [31:0] $end
     $var wire 32 8 x[21] [31:0] $end
     $var wire 32 9 x[22] [31:0] $end
     $var wire 32 : x[23] [31:0] $end
     $var wire 32 ; x[24] [31:0] $end
     $var wire 32 < x[25] [31:0] $end
     $var wire 32 = x[26] [31:0] $end
     $var wire 32 > x[27] [31:0] $end
     $var wire 32 ? x[28] [31:0] $end
     $var wire 32 @ x[29] [31:0] $end
     $var wire 32 A x[30] [31:0] $end
     $var wire 32 B x[31] [31:0] $end
     $scope module unnamedblk1 $end
      $var wire 32 e i [31:0] $end
     $upscope $end
    $upscope $end
    $scope module wb_wb1 $end
     $var wire 32 k DWIDTH [31:0] $end
     $var wire 32 k AWIDTH [31:0] $end
     $var wire 32 b pc_i [31:0] $end
     $var wire 32 X alu_res_i [31:0] $end
     $var wire 32 Z memory_data_i [31:0] $end
     $var wire 2 J wbsel_i [1:0] $end
     $var wire 1 Y brtaken_i $end
     $var wire 32 T imm_i [31:0] $end
     $var wire 1 C pcsel_i $end
     $var wire 32 ] writeback_data_o [31:0] $end
     $var wire 32 ^ next_pc_o [31:0] $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000 #
b00000000000000000000000000000000 $
b00000000000000000000000000000000 %
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
b00000000000000000000000000000000 (
b00000000000000000000000000000000 )
b00000000000000000000000000000000 *
b00000000000000000000000000000000 +
b00000000000000000000000000000000 ,
b00000000000000000000000000000000 -
b00000000000000000000000000000000 .
b00000000000000000000000000000000 /
b00000000000000000000000000000000 0
b00000000000000000000000000000000 1
b00000000000000000000000000000000 2
b00000000000000000000000000000000 3
b00000000000000000000000000000000 4
b00000000000000000000000000000000 5
b00000000000000000000000000000000 6
b00000000000000000000000000000000 7
b00000000000000000000000000000000 8
b00000000000000000000000000000000 9
b00000000000000000000000000000000 :
b00000000000000000000000000000000 ;
b00000000000000000000000000000000 <
b00000000000000000000000000000000 =
b00000000000000000000000000000000 >
b00000000000000000000000000000000 ?
b00000000000000000000000000000000 @
b00000000000000000000000000000000 A
b00000000000000000000000000000000 B
0C
0D
0E
0F
0G
0H
0I
b00 J
b1111 K
b00000000000000000000000000000000 L
b0000000 M
b00000 N
b00000 O
b00000 P
b0000000 Q
b000 R
b00000 S
b00000000000000000000000000000000 T
b00000000000000000000000000000000 U
b00000001000000000000000000000000 V
b00000000000000000000000000000000 W
b00000000000000000000000000000000 X
0Y
b00000000000000000000000000000000 Z
b00 [
b010 \
b00000000000000000000000000000000 ]
b00000001000000000000000000000100 ^
0_
0`
b11111111000000000000000000000000 a
b00000001000000000000000000000000 b
b00000001000000000000000000000000 c
b00000000000000000000000000000000 d
b00000000000000000000000000000000 e
0f
0g
b00000000000000000000000000000000 h
b00000000000000000000000000000000 i
b00000000000000000000000000000000 j
b00000000000000000000000000100000 k
1l
b00000001000000000000000000000000 m
b00000000000000000000000000000000 n
b00000001000000000000000000000000 o
b00000000000100000000000000000000 p
b00000000000000000000000000000000 q
b000000000000000000000 r
#2000
b00000001000100000000000000000000 %
1D
1E
1F
b0000 K
b00000110010001010000010100010011 L
b0010011 M
b01010 N
b01010 O
b00100 P
b0000011 Q
b00100 S
b00000000000000000000000001100100 T
b00000000000000000000000000000000 V
b00000000000000000000000001100100 W
b00000000000000000000000001100100 X
b00000000000000000000000001100100 ]
b11111111000000000000000001100100 a
b00000000000000000000000000100000 e
1f
1g
b11111101100000010010101100000011 h
b00000000000000000000000000011100 i
#4000
0f
#6000
b00000000000000000000000001100100 -
b11011110101011011011111011101111 @
b00001001011001011000010110010011 L
b01011 N
b01011 O
b10110 P
b0000100 Q
b10110 S
b00000000000000000000000010010110 T
b00000000000000000000000010010110 W
b00000000000000000000000010010110 X
b00000000000000000000000010010110 ]
b00000001000000000000000000001000 ^
b11111111000000000000000010010110 a
b00000001000000000000000000000100 b
b00000001000000000000000000000100 c
b00000000000000000000000000000100 d
1f
0g
#8000
0f
#10000
b00000000000000000000000010010110 .
b11111100111001101000011010010011 L
b01101 N
b01101 O
b01110 P
b1111110 Q
b01110 S
b11111111111111111111111111001110 T
b11111111111111111111111111001110 W
b11111111111111111111111111001110 X
b11111111111111111111111111001110 ]
b00000001000000000000000000001100 ^
b11111110111111111111111111001110 a
b00000001000000000000000000001000 b
b00000001000000000000000000001000 c
b00000000000000000000000000001000 d
1f
#12000
0f
#14000
b11111111111111111111111111001110 0
0D
1G
b00000000101101010000011000110011 L
b0110011 M
b01100 N
b01010 O
b01011 P
b0000000 Q
b00000 S
b00000000000000000000000000000000 T
b00000000000000000000000010010110 U
b00000000000000000000000001100100 V
b00000000000000000000000010010110 W
b00000000000000000000000011111010 X
b00000000000000000000000011111010 ]
b00000001000000000000000000010000 ^
b11111111000000000000000011111010 a
b00000001000000000000000000001100 b
b00000001000000000000000000001100 c
b00000000000000000000000000001100 d
1f
b00000000000000000000000001100100 j
#16000
0f
#18000
b00000000000000000000000011111010 /
b0001 K
b01000000101101010000011100110011 L
b01110 N
b0100000 Q
b11111111111111111111111111001110 X
b11111111111111111111111111001110 ]
b00000001000000000000000000010100 ^
b11111110111111111111111111001110 a
b00000001000000000000000000010000 b
b00000001000000000000000000010000 c
b00000000000000000000000000010000 d
1f
#20000
0f
#22000
b11111111111111111111111111001110 1
1D
0E
0G
1I
b0000 K
b11111101110100010010110000100011 L
b0100011 M
b11000 N
b00010 O
b11101 P
b1111110 Q
b010 R
b11000 S
b11111111111111111111111111011000 T
b11011110101011011011111011101111 U
b00000001000100000000000000000000 V
b11111111111111111111111111011000 W
b00000001000011111111111111011000 X
b10 [
b00000001000011111111111111011000 ]
b00000001000000000000000000011000 ^
b00000000000011111111111111011000 a
b00000001000000000000000000010100 b
b00000001000000000000000000010100 c
b00000000000000000000000000010100 d
1f
b00000001000100000000000000000000 j
#24000
0f
#26000
1E
1H
0I
b01 J
b11111101100000010010101100000011 L
b0000011 M
b10110 N
b11000 P
b00000000000000000000000000000000 U
b11011110101011011011111011101111 Z
b11011110101011011011111011101111 ]
b00000001000000000000000000011100 ^
b00000001000000000000000000011000 b
b00000001000000000000000000011000 c
b00000000000000000000000000011000 d
1f
#28000
0f
#30000
b11011110101011011011111011101111 9
0D
0E
0F
0H
b00 J
b1111 K
b00000000000000000000000000000000 L
b0000000 M
b00000 N
b00000 O
b00000 P
b0000000 Q
b000 R
b00000 S
b00000000000000000000000000000000 T
b00000001000000000000000000011100 V
b00000000000000000000000000000000 W
b00000000000000000000000000000000 X
b00000110010001010000010100010011 Z
b00 [
b00000000000000000000000000000000 ]
b00000001000000000000000000100000 ^
b11111111000000000000000000000000 a
b00000001000000000000000000011100 b
b00000001000000000000000000011100 c
b00000000000000000000000000011100 d
1f
b00000000000000000000000000000000 j
#32000
0f
#34000
b00000001000000000000000000100000 V
b00000001000000000000000000100100 ^
b00000001000000000000000000100000 b
b00000001000000000000000000100000 c
b00000000000000000000000000100000 d
1f
#36000
0f
#38000
b00000001000000000000000000100100 V
b00000001000000000000000000101000 ^
b00000001000000000000000000100100 b
b00000001000000000000000000100100 c
b00000000000000000000000000100100 d
1f
#40000
0f
#42000
b00000001000000000000000000101000 V
b00000001000000000000000000101100 ^
b00000001000000000000000000101000 b
b00000001000000000000000000101000 c
b00000000000000000000000000101000 d
1f
#44000
0f
#46000
b00000001000000000000000000101100 V
b00000001000000000000000000110000 ^
b00000001000000000000000000101100 b
b00000001000000000000000000101100 c
b00000000000000000000000000101100 d
1f
#48000
0f
#50000
b00000001000000000000000000110000 V
b00000001000000000000000000110100 ^
b00000001000000000000000000110000 b
b00000001000000000000000000110000 c
b00000000000000000000000000110000 d
1f
#52000
0f
#54000
b00000001000000000000000000110100 V
b00000001000000000000000000111000 ^
b00000001000000000000000000110100 b
b00000001000000000000000000110100 c
b00000000000000000000000000110100 d
1f
