
spudglo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ae00  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000204  0800af90  0800af90  0001af90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b194  0800b194  000200cc  2**0
                  CONTENTS
  4 .ARM          00000000  0800b194  0800b194  000200cc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b194  0800b194  000200cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b194  0800b194  0001b194  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b198  0800b198  0001b198  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000cc  20000000  0800b19c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003d5c  200000cc  0800b268  000200cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003e28  0800b268  00023e28  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d6f1  00000000  00000000  0002013f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004d60  00000000  00000000  0003d830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001b58  00000000  00000000  00042590  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000154e  00000000  00000000  000440e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029779  00000000  00000000  00045636  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00022aea  00000000  00000000  0006edaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f7fb6  00000000  00000000  00091899  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007ba8  00000000  00000000  00189850  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  001913f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000cc 	.word	0x200000cc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800af78 	.word	0x0800af78

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000d0 	.word	0x200000d0
 80001cc:	0800af78 	.word	0x0800af78

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2f>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a14:	bf24      	itt	cs
 8000a16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a1e:	d90d      	bls.n	8000a3c <__aeabi_d2f+0x30>
 8000a20:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a2c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a34:	bf08      	it	eq
 8000a36:	f020 0001 	biceq.w	r0, r0, #1
 8000a3a:	4770      	bx	lr
 8000a3c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a40:	d121      	bne.n	8000a86 <__aeabi_d2f+0x7a>
 8000a42:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a46:	bfbc      	itt	lt
 8000a48:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	4770      	bxlt	lr
 8000a4e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a56:	f1c2 0218 	rsb	r2, r2, #24
 8000a5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a62:	fa20 f002 	lsr.w	r0, r0, r2
 8000a66:	bf18      	it	ne
 8000a68:	f040 0001 	orrne.w	r0, r0, #1
 8000a6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a78:	ea40 000c 	orr.w	r0, r0, ip
 8000a7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a84:	e7cc      	b.n	8000a20 <__aeabi_d2f+0x14>
 8000a86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a8a:	d107      	bne.n	8000a9c <__aeabi_d2f+0x90>
 8000a8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a90:	bf1e      	ittt	ne
 8000a92:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a96:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a9a:	4770      	bxne	lr
 8000a9c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000aa0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000aa4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop

08000aac <current_monitor_set>:
float g_absolute_max_current_ratio = 0.0f; // DO NOT EXCEED!
p_current_t gp_current_monitor_strip[NUM_STRIPS];


void current_monitor_set(float value)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b083      	sub	sp, #12
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	ed87 0a01 	vstr	s0, [r7, #4]
    if (value < g_absolute_max_current_ratio)
 8000ab6:	4b0c      	ldr	r3, [pc, #48]	; (8000ae8 <current_monitor_set+0x3c>)
 8000ab8:	edd3 7a00 	vldr	s15, [r3]
 8000abc:	ed97 7a01 	vldr	s14, [r7, #4]
 8000ac0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ac4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ac8:	d503      	bpl.n	8000ad2 <current_monitor_set+0x26>
    {
        g_max_current_ratio = value;
 8000aca:	4a08      	ldr	r2, [pc, #32]	; (8000aec <current_monitor_set+0x40>)
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	6013      	str	r3, [r2, #0]
    }
    else
    {
        g_max_current_ratio = g_absolute_max_current_ratio;
    }
}
 8000ad0:	e003      	b.n	8000ada <current_monitor_set+0x2e>
        g_max_current_ratio = g_absolute_max_current_ratio;
 8000ad2:	4b05      	ldr	r3, [pc, #20]	; (8000ae8 <current_monitor_set+0x3c>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	4a05      	ldr	r2, [pc, #20]	; (8000aec <current_monitor_set+0x40>)
 8000ad8:	6013      	str	r3, [r2, #0]
}
 8000ada:	bf00      	nop
 8000adc:	370c      	adds	r7, #12
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop
 8000ae8:	200000e8 	.word	0x200000e8
 8000aec:	20000000 	.word	0x20000000

08000af0 <current_monitor_ratio>:


float current_monitor_ratio(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0
    return g_max_current_ratio;
 8000af4:	4b04      	ldr	r3, [pc, #16]	; (8000b08 <current_monitor_ratio+0x18>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	ee07 3a90 	vmov	s15, r3
}
 8000afc:	eeb0 0a67 	vmov.f32	s0, s15
 8000b00:	46bd      	mov	sp, r7
 8000b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b06:	4770      	bx	lr
 8000b08:	20000000 	.word	0x20000000

08000b0c <current_monitor_init>:


void current_monitor_init(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0
    while ((g_max_current_ratio * ((float)CURRENT_MONITOR_MAX_CURRENT_PER_LED_MA / 1000) * NUM_LEDS) > (float)CURRENT_MONITOR_MAX_CURRENT_DRAW_A)
 8000b10:	e009      	b.n	8000b26 <current_monitor_init+0x1a>
    {
        g_max_current_ratio -= 0.05f;
 8000b12:	4b17      	ldr	r3, [pc, #92]	; (8000b70 <current_monitor_init+0x64>)
 8000b14:	edd3 7a00 	vldr	s15, [r3]
 8000b18:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8000b74 <current_monitor_init+0x68>
 8000b1c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000b20:	4b13      	ldr	r3, [pc, #76]	; (8000b70 <current_monitor_init+0x64>)
 8000b22:	edc3 7a00 	vstr	s15, [r3]
    while ((g_max_current_ratio * ((float)CURRENT_MONITOR_MAX_CURRENT_PER_LED_MA / 1000) * NUM_LEDS) > (float)CURRENT_MONITOR_MAX_CURRENT_DRAW_A)
 8000b26:	4b12      	ldr	r3, [pc, #72]	; (8000b70 <current_monitor_init+0x64>)
 8000b28:	edd3 7a00 	vldr	s15, [r3]
 8000b2c:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8000b78 <current_monitor_init+0x6c>
 8000b30:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b34:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8000b7c <current_monitor_init+0x70>
 8000b38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b3c:	eeb2 7a03 	vmov.f32	s14, #35	; 0x41180000  9.5
 8000b40:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b48:	dce3      	bgt.n	8000b12 <current_monitor_init+0x6>
    }
    if (g_max_current_ratio <= 0) while(1); // broken..
 8000b4a:	4b09      	ldr	r3, [pc, #36]	; (8000b70 <current_monitor_init+0x64>)
 8000b4c:	edd3 7a00 	vldr	s15, [r3]
 8000b50:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000b54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b58:	d800      	bhi.n	8000b5c <current_monitor_init+0x50>
 8000b5a:	e7fe      	b.n	8000b5a <current_monitor_init+0x4e>
    g_absolute_max_current_ratio = g_max_current_ratio;
 8000b5c:	4b04      	ldr	r3, [pc, #16]	; (8000b70 <current_monitor_init+0x64>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a07      	ldr	r2, [pc, #28]	; (8000b80 <current_monitor_init+0x74>)
 8000b62:	6013      	str	r3, [r2, #0]
}
 8000b64:	bf00      	nop
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop
 8000b70:	20000000 	.word	0x20000000
 8000b74:	3d4ccccd 	.word	0x3d4ccccd
 8000b78:	3d23d70a 	.word	0x3d23d70a
 8000b7c:	441f0000 	.word	0x441f0000
 8000b80:	200000e8 	.word	0x200000e8

08000b84 <animate_led_show_strip>:
 * @brief   Write data stored in `gp_ws28128b_strip` array to the strip
 * @param   strip_mask - the strip to write to
 * @return  void
 */
void animate_led_show_strip(const strip_mask_t strip_mask)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b082      	sub	sp, #8
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	80fb      	strh	r3, [r7, #6]
    if (strip_mask & STRIP_BIT_1)
 8000b8e:	88fb      	ldrh	r3, [r7, #6]
 8000b90:	f003 0301 	and.w	r3, r3, #1
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d001      	beq.n	8000b9c <animate_led_show_strip+0x18>
    {
        ws2812b_show_strip_one();
 8000b98:	f001 f85a 	bl	8001c50 <ws2812b_show_strip_one>
    {
        // STRIP_BIT_3
        ws2812b_show_strip_three();
    }
#endif
}
 8000b9c:	bf00      	nop
 8000b9e:	3708      	adds	r7, #8
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}

08000ba4 <animate_led_set_pixel>:


void animate_led_set_pixel(const strip_mask_t mask, const uint16_t pixel, const uint8_t red, const uint8_t green,
                           const uint8_t blue)
{
 8000ba4:	b590      	push	{r4, r7, lr}
 8000ba6:	b087      	sub	sp, #28
 8000ba8:	af02      	add	r7, sp, #8
 8000baa:	4604      	mov	r4, r0
 8000bac:	4608      	mov	r0, r1
 8000bae:	4611      	mov	r1, r2
 8000bb0:	461a      	mov	r2, r3
 8000bb2:	4623      	mov	r3, r4
 8000bb4:	80fb      	strh	r3, [r7, #6]
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	80bb      	strh	r3, [r7, #4]
 8000bba:	460b      	mov	r3, r1
 8000bbc:	70fb      	strb	r3, [r7, #3]
 8000bbe:	4613      	mov	r3, r2
 8000bc0:	70bb      	strb	r3, [r7, #2]
    if (STRIP_BIT_ALL_SET == mask)
 8000bc2:	88fb      	ldrh	r3, [r7, #6]
 8000bc4:	2b01      	cmp	r3, #1
 8000bc6:	d11c      	bne.n	8000c02 <animate_led_set_pixel+0x5e>
    {
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 8000bc8:	2301      	movs	r3, #1
 8000bca:	73fb      	strb	r3, [r7, #15]
 8000bcc:	e015      	b.n	8000bfa <animate_led_set_pixel+0x56>
        {
            //offset = animate_led_get_strip_offset(strip_bit);
            if (ws2812_pixel_is_in_strip_range(strip_bit, pixel)) ws2812b_set_led(strip_bit, pixel, red, green, blue);
 8000bce:	88ba      	ldrh	r2, [r7, #4]
 8000bd0:	7bfb      	ldrb	r3, [r7, #15]
 8000bd2:	4611      	mov	r1, r2
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f000 fe99 	bl	800190c <ws2812_pixel_is_in_strip_range>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d009      	beq.n	8000bf4 <animate_led_set_pixel+0x50>
 8000be0:	78bc      	ldrb	r4, [r7, #2]
 8000be2:	78fa      	ldrb	r2, [r7, #3]
 8000be4:	88b9      	ldrh	r1, [r7, #4]
 8000be6:	7bf8      	ldrb	r0, [r7, #15]
 8000be8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000bec:	9300      	str	r3, [sp, #0]
 8000bee:	4623      	mov	r3, r4
 8000bf0:	f000 fea6 	bl	8001940 <ws2812b_set_led>
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 8000bf4:	7bfb      	ldrb	r3, [r7, #15]
 8000bf6:	3301      	adds	r3, #1
 8000bf8:	73fb      	strb	r3, [r7, #15]
 8000bfa:	7bfb      	ldrb	r3, [r7, #15]
 8000bfc:	2b01      	cmp	r3, #1
 8000bfe:	d9e6      	bls.n	8000bce <animate_led_set_pixel+0x2a>
                if (ws2812_pixel_is_in_strip_range(strip_bit, pixel)) ws2812b_set_led(strip_bit, pixel, red, green, blue);
            }
        }
    }
    //animate_led_show_strip(mask);
}
 8000c00:	e020      	b.n	8000c44 <animate_led_set_pixel+0xa0>
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 8000c02:	2301      	movs	r3, #1
 8000c04:	73bb      	strb	r3, [r7, #14]
 8000c06:	e01a      	b.n	8000c3e <animate_led_set_pixel+0x9a>
            if (mask & strip_bit)
 8000c08:	88fa      	ldrh	r2, [r7, #6]
 8000c0a:	7bbb      	ldrb	r3, [r7, #14]
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d012      	beq.n	8000c38 <animate_led_set_pixel+0x94>
                if (ws2812_pixel_is_in_strip_range(strip_bit, pixel)) ws2812b_set_led(strip_bit, pixel, red, green, blue);
 8000c12:	88ba      	ldrh	r2, [r7, #4]
 8000c14:	7bbb      	ldrb	r3, [r7, #14]
 8000c16:	4611      	mov	r1, r2
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f000 fe77 	bl	800190c <ws2812_pixel_is_in_strip_range>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d009      	beq.n	8000c38 <animate_led_set_pixel+0x94>
 8000c24:	78bc      	ldrb	r4, [r7, #2]
 8000c26:	78fa      	ldrb	r2, [r7, #3]
 8000c28:	88b9      	ldrh	r1, [r7, #4]
 8000c2a:	7bb8      	ldrb	r0, [r7, #14]
 8000c2c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000c30:	9300      	str	r3, [sp, #0]
 8000c32:	4623      	mov	r3, r4
 8000c34:	f000 fe84 	bl	8001940 <ws2812b_set_led>
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 8000c38:	7bbb      	ldrb	r3, [r7, #14]
 8000c3a:	3301      	adds	r3, #1
 8000c3c:	73bb      	strb	r3, [r7, #14]
 8000c3e:	7bbb      	ldrb	r3, [r7, #14]
 8000c40:	2b01      	cmp	r3, #1
 8000c42:	d9e1      	bls.n	8000c08 <animate_led_set_pixel+0x64>
}
 8000c44:	bf00      	nop
 8000c46:	3714      	adds	r7, #20
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd90      	pop	{r4, r7, pc}

08000c4c <animate_led_set_all_pixels>:


void animate_led_set_all_pixels(const strip_mask_t mask, const uint8_t red, const uint8_t green, const uint8_t blue)
{
 8000c4c:	b590      	push	{r4, r7, lr}
 8000c4e:	b089      	sub	sp, #36	; 0x24
 8000c50:	af02      	add	r7, sp, #8
 8000c52:	4604      	mov	r4, r0
 8000c54:	4608      	mov	r0, r1
 8000c56:	4611      	mov	r1, r2
 8000c58:	461a      	mov	r2, r3
 8000c5a:	4623      	mov	r3, r4
 8000c5c:	80fb      	strh	r3, [r7, #6]
 8000c5e:	4603      	mov	r3, r0
 8000c60:	717b      	strb	r3, [r7, #5]
 8000c62:	460b      	mov	r3, r1
 8000c64:	713b      	strb	r3, [r7, #4]
 8000c66:	4613      	mov	r3, r2
 8000c68:	70fb      	strb	r3, [r7, #3]
    uint16_t strip_size = 0;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	81fb      	strh	r3, [r7, #14]
    if (mask == g_all_strip_mask)
 8000c6e:	4b2b      	ldr	r3, [pc, #172]	; (8000d1c <animate_led_set_all_pixels+0xd0>)
 8000c70:	881b      	ldrh	r3, [r3, #0]
 8000c72:	88fa      	ldrh	r2, [r7, #6]
 8000c74:	429a      	cmp	r2, r3
 8000c76:	d122      	bne.n	8000cbe <animate_led_set_all_pixels+0x72>
    {
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 8000c78:	2301      	movs	r3, #1
 8000c7a:	75fb      	strb	r3, [r7, #23]
 8000c7c:	e01b      	b.n	8000cb6 <animate_led_set_all_pixels+0x6a>
        {
            strip_size = ws2812_get_strip_size(strip_bit);
 8000c7e:	7dfb      	ldrb	r3, [r7, #23]
 8000c80:	4618      	mov	r0, r3
 8000c82:	f000 fddb 	bl	800183c <ws2812_get_strip_size>
 8000c86:	4603      	mov	r3, r0
 8000c88:	81fb      	strh	r3, [r7, #14]
            //offset = animate_led_get_strip_offset(strip_bit);
            for (uint16_t iii = 0; iii < strip_size; iii++) ws2812b_set_led(strip_bit, iii, red, green, blue);
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	82bb      	strh	r3, [r7, #20]
 8000c8e:	e00b      	b.n	8000ca8 <animate_led_set_all_pixels+0x5c>
 8000c90:	793c      	ldrb	r4, [r7, #4]
 8000c92:	797a      	ldrb	r2, [r7, #5]
 8000c94:	8ab9      	ldrh	r1, [r7, #20]
 8000c96:	7df8      	ldrb	r0, [r7, #23]
 8000c98:	78fb      	ldrb	r3, [r7, #3]
 8000c9a:	9300      	str	r3, [sp, #0]
 8000c9c:	4623      	mov	r3, r4
 8000c9e:	f000 fe4f 	bl	8001940 <ws2812b_set_led>
 8000ca2:	8abb      	ldrh	r3, [r7, #20]
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	82bb      	strh	r3, [r7, #20]
 8000ca8:	8aba      	ldrh	r2, [r7, #20]
 8000caa:	89fb      	ldrh	r3, [r7, #14]
 8000cac:	429a      	cmp	r2, r3
 8000cae:	d3ef      	bcc.n	8000c90 <animate_led_set_all_pixels+0x44>
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 8000cb0:	7dfb      	ldrb	r3, [r7, #23]
 8000cb2:	3301      	adds	r3, #1
 8000cb4:	75fb      	strb	r3, [r7, #23]
 8000cb6:	7dfb      	ldrb	r3, [r7, #23]
 8000cb8:	2b01      	cmp	r3, #1
 8000cba:	d9e0      	bls.n	8000c7e <animate_led_set_all_pixels+0x32>
 8000cbc:	e026      	b.n	8000d0c <animate_led_set_all_pixels+0xc0>
        }
    }
    else
    {
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	74fb      	strb	r3, [r7, #19]
 8000cc2:	e020      	b.n	8000d06 <animate_led_set_all_pixels+0xba>
        {
            if (mask & strip_bit)
 8000cc4:	88fa      	ldrh	r2, [r7, #6]
 8000cc6:	7cfb      	ldrb	r3, [r7, #19]
 8000cc8:	4013      	ands	r3, r2
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d018      	beq.n	8000d00 <animate_led_set_all_pixels+0xb4>
            {
                strip_size = ws2812_get_strip_size(strip_bit);
 8000cce:	7cfb      	ldrb	r3, [r7, #19]
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f000 fdb3 	bl	800183c <ws2812_get_strip_size>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	81fb      	strh	r3, [r7, #14]
                for (uint16_t yyy = 0; yyy < strip_size; yyy++) ws2812b_set_led(strip_bit, yyy, red, green, blue);
 8000cda:	2300      	movs	r3, #0
 8000cdc:	823b      	strh	r3, [r7, #16]
 8000cde:	e00b      	b.n	8000cf8 <animate_led_set_all_pixels+0xac>
 8000ce0:	793c      	ldrb	r4, [r7, #4]
 8000ce2:	797a      	ldrb	r2, [r7, #5]
 8000ce4:	8a39      	ldrh	r1, [r7, #16]
 8000ce6:	7cf8      	ldrb	r0, [r7, #19]
 8000ce8:	78fb      	ldrb	r3, [r7, #3]
 8000cea:	9300      	str	r3, [sp, #0]
 8000cec:	4623      	mov	r3, r4
 8000cee:	f000 fe27 	bl	8001940 <ws2812b_set_led>
 8000cf2:	8a3b      	ldrh	r3, [r7, #16]
 8000cf4:	3301      	adds	r3, #1
 8000cf6:	823b      	strh	r3, [r7, #16]
 8000cf8:	8a3a      	ldrh	r2, [r7, #16]
 8000cfa:	89fb      	ldrh	r3, [r7, #14]
 8000cfc:	429a      	cmp	r2, r3
 8000cfe:	d3ef      	bcc.n	8000ce0 <animate_led_set_all_pixels+0x94>
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 8000d00:	7cfb      	ldrb	r3, [r7, #19]
 8000d02:	3301      	adds	r3, #1
 8000d04:	74fb      	strb	r3, [r7, #19]
 8000d06:	7cfb      	ldrb	r3, [r7, #19]
 8000d08:	2b01      	cmp	r3, #1
 8000d0a:	d9db      	bls.n	8000cc4 <animate_led_set_all_pixels+0x78>
            }
        }
    }
    animate_led_show_strip(mask);
 8000d0c:	88fb      	ldrh	r3, [r7, #6]
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f7ff ff38 	bl	8000b84 <animate_led_show_strip>
}
 8000d14:	bf00      	nop
 8000d16:	371c      	adds	r7, #28
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd90      	pop	{r4, r7, pc}
 8000d1c:	20000866 	.word	0x20000866

08000d20 <animate_led_solid_custom_color>:
	}
}


void animate_led_solid_custom_color(const strip_mask_t mask_solid, const color_hex_code_e color_solid)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b084      	sub	sp, #16
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	4603      	mov	r3, r0
 8000d28:	6039      	str	r1, [r7, #0]
 8000d2a:	80fb      	strh	r3, [r7, #6]
    uint8_t color_solid_rgb[sizeof(ws2812b_led_t)] = {0};
 8000d2c:	4b0c      	ldr	r3, [pc, #48]	; (8000d60 <animate_led_solid_custom_color+0x40>)
 8000d2e:	881b      	ldrh	r3, [r3, #0]
 8000d30:	81bb      	strh	r3, [r7, #12]
 8000d32:	2300      	movs	r3, #0
 8000d34:	73bb      	strb	r3, [r7, #14]
    color_led_hex_to_rgb(color_solid, color_solid_rgb);
 8000d36:	f107 030c 	add.w	r3, r7, #12
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	6838      	ldr	r0, [r7, #0]
 8000d3e:	f000 fcf7 	bl	8001730 <color_led_hex_to_rgb>
    animate_led_set_all_pixels(mask_solid, color_solid_rgb[offsetof(ws2812b_led_t, red)],
 8000d42:	7b39      	ldrb	r1, [r7, #12]
 8000d44:	7b7a      	ldrb	r2, [r7, #13]
 8000d46:	7bbb      	ldrb	r3, [r7, #14]
 8000d48:	88f8      	ldrh	r0, [r7, #6]
 8000d4a:	f7ff ff7f 	bl	8000c4c <animate_led_set_all_pixels>
                               color_solid_rgb[offsetof(ws2812b_led_t, green)],
                               color_solid_rgb[offsetof(ws2812b_led_t, blue)]);
    animate_led_show_strip(mask_solid);
 8000d4e:	88fb      	ldrh	r3, [r7, #6]
 8000d50:	4618      	mov	r0, r3
 8000d52:	f7ff ff17 	bl	8000b84 <animate_led_show_strip>
}
 8000d56:	bf00      	nop
 8000d58:	3710      	adds	r7, #16
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	0800af90 	.word	0x0800af90

08000d64 <animate_led_turn_all_pixels_off>:
 * @param   void
 * @return  void
 * @note    This function will set `gp_ws28128b_strip` array and write it to the strip(s).
 */
void animate_led_turn_all_pixels_off(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0
	animate_led_set_all_pixels((strip_mask_t)STRIP_BIT_ALL_SET, 0, 0, 0);
 8000d68:	2300      	movs	r3, #0
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	2001      	movs	r0, #1
 8000d70:	f7ff ff6c 	bl	8000c4c <animate_led_set_all_pixels>
}
 8000d74:	bf00      	nop
 8000d76:	bd80      	pop	{r7, pc}

08000d78 <animate_led_only_spell_word>:
}


void animate_led_only_spell_word(const strip_mask_t mask_spell, const color_hex_code_e color_spell,
                                 const uint16_t time_ms)
{
 8000d78:	b590      	push	{r4, r7, lr}
 8000d7a:	ed2d 8b02 	vpush	{d8}
 8000d7e:	b089      	sub	sp, #36	; 0x24
 8000d80:	af02      	add	r7, sp, #8
 8000d82:	4603      	mov	r3, r0
 8000d84:	6039      	str	r1, [r7, #0]
 8000d86:	80fb      	strh	r3, [r7, #6]
 8000d88:	4613      	mov	r3, r2
 8000d8a:	80bb      	strh	r3, [r7, #4]
	uint16_t strip_size = ws2812_led_get_max_strip_size(mask_spell);
 8000d8c:	88fb      	ldrh	r3, [r7, #6]
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f000 fd98 	bl	80018c4 <ws2812_led_get_max_strip_size>
 8000d94:	4603      	mov	r3, r0
 8000d96:	827b      	strh	r3, [r7, #18]
    uint8_t color_spell_rgb[sizeof(ws2812b_led_t)] = {0};
 8000d98:	4b26      	ldr	r3, [pc, #152]	; (8000e34 <animate_led_only_spell_word+0xbc>)
 8000d9a:	881b      	ldrh	r3, [r3, #0]
 8000d9c:	81bb      	strh	r3, [r7, #12]
 8000d9e:	2300      	movs	r3, #0
 8000da0:	73bb      	strb	r3, [r7, #14]
    color_led_hex_to_rgb(color_spell, color_spell_rgb);
 8000da2:	f107 030c 	add.w	r3, r7, #12
 8000da6:	4619      	mov	r1, r3
 8000da8:	6838      	ldr	r0, [r7, #0]
 8000daa:	f000 fcc1 	bl	8001730 <color_led_hex_to_rgb>
	for (int i = 0; i < strip_size; i++)
 8000dae:	2300      	movs	r3, #0
 8000db0:	617b      	str	r3, [r7, #20]
 8000db2:	e034      	b.n	8000e1e <animate_led_only_spell_word+0xa6>
	{
        if (task_button_press_interrupt_occurred())
 8000db4:	f000 ff52 	bl	8001c5c <task_button_press_interrupt_occurred>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d00d      	beq.n	8000dda <animate_led_only_spell_word+0x62>
        {
            if (task_button_press_check_interrupts(&color_spell_rgb[offsetof(ws2812b_led_t, red)], &color_spell_rgb[offsetof(ws2812b_led_t, green)], &color_spell_rgb[offsetof(ws2812b_led_t, blue)]))
 8000dbe:	f107 030c 	add.w	r3, r7, #12
 8000dc2:	1c9a      	adds	r2, r3, #2
 8000dc4:	f107 030c 	add.w	r3, r7, #12
 8000dc8:	1c59      	adds	r1, r3, #1
 8000dca:	f107 030c 	add.w	r3, r7, #12
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f000 ffa8 	bl	8001d24 <task_button_press_check_interrupts>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d126      	bne.n	8000e28 <animate_led_only_spell_word+0xb0>
            {
                return;
            }
        }
        animate_led_set_pixel(mask_spell, i,
 8000dda:	697b      	ldr	r3, [r7, #20]
 8000ddc:	b299      	uxth	r1, r3
 8000dde:	7b3a      	ldrb	r2, [r7, #12]
 8000de0:	7b7c      	ldrb	r4, [r7, #13]
 8000de2:	7bbb      	ldrb	r3, [r7, #14]
 8000de4:	88f8      	ldrh	r0, [r7, #6]
 8000de6:	9300      	str	r3, [sp, #0]
 8000de8:	4623      	mov	r3, r4
 8000dea:	f7ff fedb 	bl	8000ba4 <animate_led_set_pixel>
                              color_spell_rgb[offsetof(ws2812b_led_t, red)],
                              color_spell_rgb[offsetof(ws2812b_led_t, green)],
                              color_spell_rgb[offsetof(ws2812b_led_t, blue)]);
        animate_led_show_strip(mask_spell);
 8000dee:	88fb      	ldrh	r3, [r7, #6]
 8000df0:	4618      	mov	r0, r3
 8000df2:	f7ff fec7 	bl	8000b84 <animate_led_show_strip>
 		task_led_ctrl_delay(time_ms / task_led_ctrl_speed());
 8000df6:	88bb      	ldrh	r3, [r7, #4]
 8000df8:	ee07 3a90 	vmov	s15, r3
 8000dfc:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8000e00:	f001 fba4 	bl	800254c <task_led_ctrl_speed>
 8000e04:	eeb0 7a40 	vmov.f32	s14, s0
 8000e08:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8000e0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e10:	ee17 0a90 	vmov	r0, s15
 8000e14:	f001 fa34 	bl	8002280 <task_led_ctrl_delay>
	for (int i = 0; i < strip_size; i++)
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	3301      	adds	r3, #1
 8000e1c:	617b      	str	r3, [r7, #20]
 8000e1e:	8a7b      	ldrh	r3, [r7, #18]
 8000e20:	697a      	ldr	r2, [r7, #20]
 8000e22:	429a      	cmp	r2, r3
 8000e24:	dbc6      	blt.n	8000db4 <animate_led_only_spell_word+0x3c>
 8000e26:	e000      	b.n	8000e2a <animate_led_only_spell_word+0xb2>
                return;
 8000e28:	bf00      	nop
	}
}
 8000e2a:	371c      	adds	r7, #28
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	ecbd 8b02 	vpop	{d8}
 8000e32:	bd90      	pop	{r4, r7, pc}
 8000e34:	0800af90 	.word	0x0800af90

08000e38 <animate_led_fade_in_fade_out>:
    }
}


void animate_led_fade_in_fade_out(const strip_mask_t mask_fade, const color_hex_code_e color_fade)
{
 8000e38:	b5b0      	push	{r4, r5, r7, lr}
 8000e3a:	b08a      	sub	sp, #40	; 0x28
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	4603      	mov	r3, r0
 8000e40:	60b9      	str	r1, [r7, #8]
 8000e42:	81fb      	strh	r3, [r7, #14]
    float r, g, b;
    uint8_t color_fade_rgb[sizeof(ws2812b_led_t)] = {0};
 8000e44:	4b9b      	ldr	r3, [pc, #620]	; (80010b4 <animate_led_fade_in_fade_out+0x27c>)
 8000e46:	881b      	ldrh	r3, [r3, #0]
 8000e48:	823b      	strh	r3, [r7, #16]
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	74bb      	strb	r3, [r7, #18]
    color_led_hex_to_rgb(color_fade, color_fade_rgb);
 8000e4e:	f107 0310 	add.w	r3, r7, #16
 8000e52:	4619      	mov	r1, r3
 8000e54:	68b8      	ldr	r0, [r7, #8]
 8000e56:	f000 fc6b 	bl	8001730 <color_led_hex_to_rgb>
    for (int iii = 0; iii < 256; iii++)
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	627b      	str	r3, [r7, #36]	; 0x24
 8000e5e:	e08b      	b.n	8000f78 <animate_led_fade_in_fade_out+0x140>
    {
        if (task_button_press_interrupt_occurred())
 8000e60:	f000 fefc 	bl	8001c5c <task_button_press_interrupt_occurred>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d00e      	beq.n	8000e88 <animate_led_fade_in_fade_out+0x50>
        {
            if (task_button_press_check_interrupts(&color_fade_rgb[offsetof(ws2812b_led_t, red)], &color_fade_rgb[offsetof(ws2812b_led_t, green)], &color_fade_rgb[offsetof(ws2812b_led_t, blue)]))
 8000e6a:	f107 0310 	add.w	r3, r7, #16
 8000e6e:	1c9a      	adds	r2, r3, #2
 8000e70:	f107 0310 	add.w	r3, r7, #16
 8000e74:	1c59      	adds	r1, r3, #1
 8000e76:	f107 0310 	add.w	r3, r7, #16
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f000 ff52 	bl	8001d24 <task_button_press_check_interrupts>
 8000e80:	4603      	mov	r3, r0
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	f040 810f 	bne.w	80010a6 <animate_led_fade_in_fade_out+0x26e>
            {
                return;
            }
        }
        r = (iii / 256.0) * color_fade_rgb[offsetof(ws2812b_led_t, red)];
 8000e88:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000e8a:	f7ff fb43 	bl	8000514 <__aeabi_i2d>
 8000e8e:	f04f 0200 	mov.w	r2, #0
 8000e92:	4b89      	ldr	r3, [pc, #548]	; (80010b8 <animate_led_fade_in_fade_out+0x280>)
 8000e94:	f7ff fcd2 	bl	800083c <__aeabi_ddiv>
 8000e98:	4602      	mov	r2, r0
 8000e9a:	460b      	mov	r3, r1
 8000e9c:	4614      	mov	r4, r2
 8000e9e:	461d      	mov	r5, r3
 8000ea0:	7c3b      	ldrb	r3, [r7, #16]
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f7ff fb36 	bl	8000514 <__aeabi_i2d>
 8000ea8:	4602      	mov	r2, r0
 8000eaa:	460b      	mov	r3, r1
 8000eac:	4620      	mov	r0, r4
 8000eae:	4629      	mov	r1, r5
 8000eb0:	f7ff fb9a 	bl	80005e8 <__aeabi_dmul>
 8000eb4:	4602      	mov	r2, r0
 8000eb6:	460b      	mov	r3, r1
 8000eb8:	4610      	mov	r0, r2
 8000eba:	4619      	mov	r1, r3
 8000ebc:	f7ff fda6 	bl	8000a0c <__aeabi_d2f>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	61fb      	str	r3, [r7, #28]
        g = (iii / 256.0) * color_fade_rgb[offsetof(ws2812b_led_t, green)];
 8000ec4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000ec6:	f7ff fb25 	bl	8000514 <__aeabi_i2d>
 8000eca:	f04f 0200 	mov.w	r2, #0
 8000ece:	4b7a      	ldr	r3, [pc, #488]	; (80010b8 <animate_led_fade_in_fade_out+0x280>)
 8000ed0:	f7ff fcb4 	bl	800083c <__aeabi_ddiv>
 8000ed4:	4602      	mov	r2, r0
 8000ed6:	460b      	mov	r3, r1
 8000ed8:	4614      	mov	r4, r2
 8000eda:	461d      	mov	r5, r3
 8000edc:	7c7b      	ldrb	r3, [r7, #17]
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f7ff fb18 	bl	8000514 <__aeabi_i2d>
 8000ee4:	4602      	mov	r2, r0
 8000ee6:	460b      	mov	r3, r1
 8000ee8:	4620      	mov	r0, r4
 8000eea:	4629      	mov	r1, r5
 8000eec:	f7ff fb7c 	bl	80005e8 <__aeabi_dmul>
 8000ef0:	4602      	mov	r2, r0
 8000ef2:	460b      	mov	r3, r1
 8000ef4:	4610      	mov	r0, r2
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	f7ff fd88 	bl	8000a0c <__aeabi_d2f>
 8000efc:	4603      	mov	r3, r0
 8000efe:	61bb      	str	r3, [r7, #24]
        b = (iii / 256.0) * color_fade_rgb[offsetof(ws2812b_led_t, blue)];
 8000f00:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000f02:	f7ff fb07 	bl	8000514 <__aeabi_i2d>
 8000f06:	f04f 0200 	mov.w	r2, #0
 8000f0a:	4b6b      	ldr	r3, [pc, #428]	; (80010b8 <animate_led_fade_in_fade_out+0x280>)
 8000f0c:	f7ff fc96 	bl	800083c <__aeabi_ddiv>
 8000f10:	4602      	mov	r2, r0
 8000f12:	460b      	mov	r3, r1
 8000f14:	4614      	mov	r4, r2
 8000f16:	461d      	mov	r5, r3
 8000f18:	7cbb      	ldrb	r3, [r7, #18]
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f7ff fafa 	bl	8000514 <__aeabi_i2d>
 8000f20:	4602      	mov	r2, r0
 8000f22:	460b      	mov	r3, r1
 8000f24:	4620      	mov	r0, r4
 8000f26:	4629      	mov	r1, r5
 8000f28:	f7ff fb5e 	bl	80005e8 <__aeabi_dmul>
 8000f2c:	4602      	mov	r2, r0
 8000f2e:	460b      	mov	r3, r1
 8000f30:	4610      	mov	r0, r2
 8000f32:	4619      	mov	r1, r3
 8000f34:	f7ff fd6a 	bl	8000a0c <__aeabi_d2f>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	617b      	str	r3, [r7, #20]
        animate_led_set_all_pixels(mask_fade, r, g, b);
 8000f3c:	edd7 7a07 	vldr	s15, [r7, #28]
 8000f40:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f44:	edc7 7a01 	vstr	s15, [r7, #4]
 8000f48:	793b      	ldrb	r3, [r7, #4]
 8000f4a:	b2d9      	uxtb	r1, r3
 8000f4c:	edd7 7a06 	vldr	s15, [r7, #24]
 8000f50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f54:	edc7 7a01 	vstr	s15, [r7, #4]
 8000f58:	793b      	ldrb	r3, [r7, #4]
 8000f5a:	b2da      	uxtb	r2, r3
 8000f5c:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f64:	edc7 7a01 	vstr	s15, [r7, #4]
 8000f68:	793b      	ldrb	r3, [r7, #4]
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	89f8      	ldrh	r0, [r7, #14]
 8000f6e:	f7ff fe6d 	bl	8000c4c <animate_led_set_all_pixels>
    for (int iii = 0; iii < 256; iii++)
 8000f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f74:	3301      	adds	r3, #1
 8000f76:	627b      	str	r3, [r7, #36]	; 0x24
 8000f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f7a:	2bff      	cmp	r3, #255	; 0xff
 8000f7c:	f77f af70 	ble.w	8000e60 <animate_led_fade_in_fade_out+0x28>
    }
    for (int iii = 255; iii >= 0; iii = iii-2)
 8000f80:	23ff      	movs	r3, #255	; 0xff
 8000f82:	623b      	str	r3, [r7, #32]
 8000f84:	e08a      	b.n	800109c <animate_led_fade_in_fade_out+0x264>
    {
        if (task_button_press_interrupt_occurred())
 8000f86:	f000 fe69 	bl	8001c5c <task_button_press_interrupt_occurred>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d00d      	beq.n	8000fac <animate_led_fade_in_fade_out+0x174>
        {
            if (task_button_press_check_interrupts(&color_fade_rgb[offsetof(ws2812b_led_t, red)], &color_fade_rgb[offsetof(ws2812b_led_t, green)], &color_fade_rgb[offsetof(ws2812b_led_t, blue)]))
 8000f90:	f107 0310 	add.w	r3, r7, #16
 8000f94:	1c9a      	adds	r2, r3, #2
 8000f96:	f107 0310 	add.w	r3, r7, #16
 8000f9a:	1c59      	adds	r1, r3, #1
 8000f9c:	f107 0310 	add.w	r3, r7, #16
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f000 febf 	bl	8001d24 <task_button_press_check_interrupts>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d17e      	bne.n	80010aa <animate_led_fade_in_fade_out+0x272>
            {
                return;
            }
        }
        r = (iii / 256.0) * color_fade_rgb[offsetof(ws2812b_led_t, red)];
 8000fac:	6a38      	ldr	r0, [r7, #32]
 8000fae:	f7ff fab1 	bl	8000514 <__aeabi_i2d>
 8000fb2:	f04f 0200 	mov.w	r2, #0
 8000fb6:	4b40      	ldr	r3, [pc, #256]	; (80010b8 <animate_led_fade_in_fade_out+0x280>)
 8000fb8:	f7ff fc40 	bl	800083c <__aeabi_ddiv>
 8000fbc:	4602      	mov	r2, r0
 8000fbe:	460b      	mov	r3, r1
 8000fc0:	4614      	mov	r4, r2
 8000fc2:	461d      	mov	r5, r3
 8000fc4:	7c3b      	ldrb	r3, [r7, #16]
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f7ff faa4 	bl	8000514 <__aeabi_i2d>
 8000fcc:	4602      	mov	r2, r0
 8000fce:	460b      	mov	r3, r1
 8000fd0:	4620      	mov	r0, r4
 8000fd2:	4629      	mov	r1, r5
 8000fd4:	f7ff fb08 	bl	80005e8 <__aeabi_dmul>
 8000fd8:	4602      	mov	r2, r0
 8000fda:	460b      	mov	r3, r1
 8000fdc:	4610      	mov	r0, r2
 8000fde:	4619      	mov	r1, r3
 8000fe0:	f7ff fd14 	bl	8000a0c <__aeabi_d2f>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	61fb      	str	r3, [r7, #28]
        g = (iii / 256.0) * color_fade_rgb[offsetof(ws2812b_led_t, green)];
 8000fe8:	6a38      	ldr	r0, [r7, #32]
 8000fea:	f7ff fa93 	bl	8000514 <__aeabi_i2d>
 8000fee:	f04f 0200 	mov.w	r2, #0
 8000ff2:	4b31      	ldr	r3, [pc, #196]	; (80010b8 <animate_led_fade_in_fade_out+0x280>)
 8000ff4:	f7ff fc22 	bl	800083c <__aeabi_ddiv>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	460b      	mov	r3, r1
 8000ffc:	4614      	mov	r4, r2
 8000ffe:	461d      	mov	r5, r3
 8001000:	7c7b      	ldrb	r3, [r7, #17]
 8001002:	4618      	mov	r0, r3
 8001004:	f7ff fa86 	bl	8000514 <__aeabi_i2d>
 8001008:	4602      	mov	r2, r0
 800100a:	460b      	mov	r3, r1
 800100c:	4620      	mov	r0, r4
 800100e:	4629      	mov	r1, r5
 8001010:	f7ff faea 	bl	80005e8 <__aeabi_dmul>
 8001014:	4602      	mov	r2, r0
 8001016:	460b      	mov	r3, r1
 8001018:	4610      	mov	r0, r2
 800101a:	4619      	mov	r1, r3
 800101c:	f7ff fcf6 	bl	8000a0c <__aeabi_d2f>
 8001020:	4603      	mov	r3, r0
 8001022:	61bb      	str	r3, [r7, #24]
        b = (iii / 256.0) * color_fade_rgb[offsetof(ws2812b_led_t, blue)];
 8001024:	6a38      	ldr	r0, [r7, #32]
 8001026:	f7ff fa75 	bl	8000514 <__aeabi_i2d>
 800102a:	f04f 0200 	mov.w	r2, #0
 800102e:	4b22      	ldr	r3, [pc, #136]	; (80010b8 <animate_led_fade_in_fade_out+0x280>)
 8001030:	f7ff fc04 	bl	800083c <__aeabi_ddiv>
 8001034:	4602      	mov	r2, r0
 8001036:	460b      	mov	r3, r1
 8001038:	4614      	mov	r4, r2
 800103a:	461d      	mov	r5, r3
 800103c:	7cbb      	ldrb	r3, [r7, #18]
 800103e:	4618      	mov	r0, r3
 8001040:	f7ff fa68 	bl	8000514 <__aeabi_i2d>
 8001044:	4602      	mov	r2, r0
 8001046:	460b      	mov	r3, r1
 8001048:	4620      	mov	r0, r4
 800104a:	4629      	mov	r1, r5
 800104c:	f7ff facc 	bl	80005e8 <__aeabi_dmul>
 8001050:	4602      	mov	r2, r0
 8001052:	460b      	mov	r3, r1
 8001054:	4610      	mov	r0, r2
 8001056:	4619      	mov	r1, r3
 8001058:	f7ff fcd8 	bl	8000a0c <__aeabi_d2f>
 800105c:	4603      	mov	r3, r0
 800105e:	617b      	str	r3, [r7, #20]
        animate_led_set_all_pixels(mask_fade, r, g, b);
 8001060:	edd7 7a07 	vldr	s15, [r7, #28]
 8001064:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001068:	edc7 7a01 	vstr	s15, [r7, #4]
 800106c:	793b      	ldrb	r3, [r7, #4]
 800106e:	b2d9      	uxtb	r1, r3
 8001070:	edd7 7a06 	vldr	s15, [r7, #24]
 8001074:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001078:	edc7 7a01 	vstr	s15, [r7, #4]
 800107c:	793b      	ldrb	r3, [r7, #4]
 800107e:	b2da      	uxtb	r2, r3
 8001080:	edd7 7a05 	vldr	s15, [r7, #20]
 8001084:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001088:	edc7 7a01 	vstr	s15, [r7, #4]
 800108c:	793b      	ldrb	r3, [r7, #4]
 800108e:	b2db      	uxtb	r3, r3
 8001090:	89f8      	ldrh	r0, [r7, #14]
 8001092:	f7ff fddb 	bl	8000c4c <animate_led_set_all_pixels>
    for (int iii = 255; iii >= 0; iii = iii-2)
 8001096:	6a3b      	ldr	r3, [r7, #32]
 8001098:	3b02      	subs	r3, #2
 800109a:	623b      	str	r3, [r7, #32]
 800109c:	6a3b      	ldr	r3, [r7, #32]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	f6bf af71 	bge.w	8000f86 <animate_led_fade_in_fade_out+0x14e>
 80010a4:	e002      	b.n	80010ac <animate_led_fade_in_fade_out+0x274>
                return;
 80010a6:	bf00      	nop
 80010a8:	e000      	b.n	80010ac <animate_led_fade_in_fade_out+0x274>
                return;
 80010aa:	bf00      	nop
    }
}
 80010ac:	3728      	adds	r7, #40	; 0x28
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bdb0      	pop	{r4, r5, r7, pc}
 80010b2:	bf00      	nop
 80010b4:	0800af90 	.word	0x0800af90
 80010b8:	40700000 	.word	0x40700000

080010bc <animate_led_twinkle>:
}


void animate_led_twinkle(const strip_mask_t twinkle_mask, const color_hex_code_e color_twinkle, const uint16_t count,
                         const uint16_t speed_delay, const bool only_one)
{
 80010bc:	b590      	push	{r4, r7, lr}
 80010be:	ed2d 8b02 	vpush	{d8}
 80010c2:	b08b      	sub	sp, #44	; 0x2c
 80010c4:	af02      	add	r7, sp, #8
 80010c6:	60b9      	str	r1, [r7, #8]
 80010c8:	4611      	mov	r1, r2
 80010ca:	461a      	mov	r2, r3
 80010cc:	4603      	mov	r3, r0
 80010ce:	81fb      	strh	r3, [r7, #14]
 80010d0:	460b      	mov	r3, r1
 80010d2:	81bb      	strh	r3, [r7, #12]
 80010d4:	4613      	mov	r3, r2
 80010d6:	80fb      	strh	r3, [r7, #6]
	uint16_t strip_size = ws2812_led_get_max_strip_size(twinkle_mask);
 80010d8:	89fb      	ldrh	r3, [r7, #14]
 80010da:	4618      	mov	r0, r3
 80010dc:	f000 fbf2 	bl	80018c4 <ws2812_led_get_max_strip_size>
 80010e0:	4603      	mov	r3, r0
 80010e2:	837b      	strh	r3, [r7, #26]
    uint8_t color_twinkle_rgb[sizeof(ws2812b_led_t)] = {0};
 80010e4:	4b2e      	ldr	r3, [pc, #184]	; (80011a0 <animate_led_twinkle+0xe4>)
 80010e6:	881b      	ldrh	r3, [r3, #0]
 80010e8:	82bb      	strh	r3, [r7, #20]
 80010ea:	2300      	movs	r3, #0
 80010ec:	75bb      	strb	r3, [r7, #22]
    color_led_hex_to_rgb(color_twinkle, color_twinkle_rgb);
 80010ee:	f107 0314 	add.w	r3, r7, #20
 80010f2:	4619      	mov	r1, r3
 80010f4:	68b8      	ldr	r0, [r7, #8]
 80010f6:	f000 fb1b 	bl	8001730 <color_led_hex_to_rgb>
    for (int iii = 0; iii < count; iii++)
 80010fa:	2300      	movs	r3, #0
 80010fc:	61fb      	str	r3, [r7, #28]
 80010fe:	e043      	b.n	8001188 <animate_led_twinkle+0xcc>
    {
        if (task_button_press_interrupt_occurred())
 8001100:	f000 fdac 	bl	8001c5c <task_button_press_interrupt_occurred>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d00d      	beq.n	8001126 <animate_led_twinkle+0x6a>
        {
            if (task_button_press_check_interrupts(&color_twinkle_rgb[offsetof(ws2812b_led_t, red)], &color_twinkle_rgb[offsetof(ws2812b_led_t, green)], &color_twinkle_rgb[offsetof(ws2812b_led_t, blue)]))
 800110a:	f107 0314 	add.w	r3, r7, #20
 800110e:	1c9a      	adds	r2, r3, #2
 8001110:	f107 0314 	add.w	r3, r7, #20
 8001114:	1c59      	adds	r1, r3, #1
 8001116:	f107 0314 	add.w	r3, r7, #20
 800111a:	4618      	mov	r0, r3
 800111c:	f000 fe02 	bl	8001d24 <task_button_press_check_interrupts>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d135      	bne.n	8001192 <animate_led_twinkle+0xd6>
            {
                return;
            }
        }
        animate_led_set_pixel(twinkle_mask, random_num(0, strip_size),
 8001126:	8b7b      	ldrh	r3, [r7, #26]
 8001128:	4619      	mov	r1, r3
 800112a:	2000      	movs	r0, #0
 800112c:	f008 fe8c 	bl	8009e48 <random_num>
 8001130:	4603      	mov	r3, r0
 8001132:	b299      	uxth	r1, r3
 8001134:	7d3a      	ldrb	r2, [r7, #20]
 8001136:	7d7c      	ldrb	r4, [r7, #21]
 8001138:	7dbb      	ldrb	r3, [r7, #22]
 800113a:	89f8      	ldrh	r0, [r7, #14]
 800113c:	9300      	str	r3, [sp, #0]
 800113e:	4623      	mov	r3, r4
 8001140:	f7ff fd30 	bl	8000ba4 <animate_led_set_pixel>
                              (color_twinkle_rgb[offsetof(ws2812b_led_t, red)]),
                              (color_twinkle_rgb[offsetof(ws2812b_led_t, green)]),
                              (color_twinkle_rgb[offsetof(ws2812b_led_t, blue)]));
        animate_led_show_strip(twinkle_mask);
 8001144:	89fb      	ldrh	r3, [r7, #14]
 8001146:	4618      	mov	r0, r3
 8001148:	f7ff fd1c 	bl	8000b84 <animate_led_show_strip>
        task_led_ctrl_delay(speed_delay / task_led_ctrl_speed());
 800114c:	88fb      	ldrh	r3, [r7, #6]
 800114e:	ee07 3a90 	vmov	s15, r3
 8001152:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8001156:	f001 f9f9 	bl	800254c <task_led_ctrl_speed>
 800115a:	eeb0 7a40 	vmov.f32	s14, s0
 800115e:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8001162:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001166:	ee17 0a90 	vmov	r0, s15
 800116a:	f001 f889 	bl	8002280 <task_led_ctrl_delay>
        if (only_one) animate_led_set_all_pixels(twinkle_mask, 0, 0, 0);
 800116e:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001172:	2b00      	cmp	r3, #0
 8001174:	d005      	beq.n	8001182 <animate_led_twinkle+0xc6>
 8001176:	89f8      	ldrh	r0, [r7, #14]
 8001178:	2300      	movs	r3, #0
 800117a:	2200      	movs	r2, #0
 800117c:	2100      	movs	r1, #0
 800117e:	f7ff fd65 	bl	8000c4c <animate_led_set_all_pixels>
    for (int iii = 0; iii < count; iii++)
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	3301      	adds	r3, #1
 8001186:	61fb      	str	r3, [r7, #28]
 8001188:	89bb      	ldrh	r3, [r7, #12]
 800118a:	69fa      	ldr	r2, [r7, #28]
 800118c:	429a      	cmp	r2, r3
 800118e:	dbb7      	blt.n	8001100 <animate_led_twinkle+0x44>
 8001190:	e000      	b.n	8001194 <animate_led_twinkle+0xd8>
                return;
 8001192:	bf00      	nop
    }

    //task_led_ctrl_delay(speed_delay / task_led_ctrl_speed());
}
 8001194:	3724      	adds	r7, #36	; 0x24
 8001196:	46bd      	mov	sp, r7
 8001198:	ecbd 8b02 	vpop	{d8}
 800119c:	bd90      	pop	{r4, r7, pc}
 800119e:	bf00      	nop
 80011a0:	0800af90 	.word	0x0800af90

080011a4 <animate_led_sparkle_only_random_color>:
}


void animate_led_sparkle_only_random_color(const strip_mask_t mask_sparkle_random, const bool fill,
                                           const uint16_t speed_delay)
{
 80011a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011a6:	ed2d 8b02 	vpush	{d8}
 80011aa:	b08b      	sub	sp, #44	; 0x2c
 80011ac:	af02      	add	r7, sp, #8
 80011ae:	4603      	mov	r3, r0
 80011b0:	80fb      	strh	r3, [r7, #6]
 80011b2:	460b      	mov	r3, r1
 80011b4:	717b      	strb	r3, [r7, #5]
 80011b6:	4613      	mov	r3, r2
 80011b8:	807b      	strh	r3, [r7, #2]
	float percent_to_fill = 0.7;
 80011ba:	4b42      	ldr	r3, [pc, #264]	; (80012c4 <animate_led_sparkle_only_random_color+0x120>)
 80011bc:	61bb      	str	r3, [r7, #24]
	uint16_t strip_size = ws2812_led_get_max_strip_size(mask_sparkle_random);
 80011be:	88fb      	ldrh	r3, [r7, #6]
 80011c0:	4618      	mov	r0, r3
 80011c2:	f000 fb7f 	bl	80018c4 <ws2812_led_get_max_strip_size>
 80011c6:	4603      	mov	r3, r0
 80011c8:	82fb      	strh	r3, [r7, #22]
	uint16_t num_active_leds = ws2812_get_num_active_animation_leds(mask_sparkle_random);
 80011ca:	88fb      	ldrh	r3, [r7, #6]
 80011cc:	4618      	mov	r0, r3
 80011ce:	f000 fb57 	bl	8001880 <ws2812_get_num_active_animation_leds>
 80011d2:	4603      	mov	r3, r0
 80011d4:	82bb      	strh	r3, [r7, #20]
    uint8_t dummy_red, dummy_green, dummy_blue; // not used but not worth creating a unique function IMO
	for (uint16_t iii = 0; iii < (percent_to_fill * (float)num_active_leds); iii++)
 80011d6:	2300      	movs	r3, #0
 80011d8:	83fb      	strh	r3, [r7, #30]
 80011da:	e059      	b.n	8001290 <animate_led_sparkle_only_random_color+0xec>
	{
	    if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 80011dc:	f000 fd3e 	bl	8001c5c <task_button_press_interrupt_occurred>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d00b      	beq.n	80011fe <animate_led_sparkle_only_random_color+0x5a>
 80011e6:	f107 020d 	add.w	r2, r7, #13
 80011ea:	f107 010e 	add.w	r1, r7, #14
 80011ee:	f107 030f 	add.w	r3, r7, #15
 80011f2:	4618      	mov	r0, r3
 80011f4:	f000 fd96 	bl	8001d24 <task_button_press_check_interrupts>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d15c      	bne.n	80012b8 <animate_led_sparkle_only_random_color+0x114>
		int pix = random_num(0, strip_size);
 80011fe:	8afb      	ldrh	r3, [r7, #22]
 8001200:	4619      	mov	r1, r3
 8001202:	2000      	movs	r0, #0
 8001204:	f008 fe20 	bl	8009e48 <random_num>
 8001208:	4603      	mov	r3, r0
 800120a:	613b      	str	r3, [r7, #16]
		animate_led_set_pixel(mask_sparkle_random, pix, random_num(0, 255), random_num(0, 255), random_num(0, 255));
 800120c:	693b      	ldr	r3, [r7, #16]
 800120e:	b29c      	uxth	r4, r3
 8001210:	21ff      	movs	r1, #255	; 0xff
 8001212:	2000      	movs	r0, #0
 8001214:	f008 fe18 	bl	8009e48 <random_num>
 8001218:	4603      	mov	r3, r0
 800121a:	b2dd      	uxtb	r5, r3
 800121c:	21ff      	movs	r1, #255	; 0xff
 800121e:	2000      	movs	r0, #0
 8001220:	f008 fe12 	bl	8009e48 <random_num>
 8001224:	4603      	mov	r3, r0
 8001226:	b2de      	uxtb	r6, r3
 8001228:	21ff      	movs	r1, #255	; 0xff
 800122a:	2000      	movs	r0, #0
 800122c:	f008 fe0c 	bl	8009e48 <random_num>
 8001230:	4603      	mov	r3, r0
 8001232:	b2db      	uxtb	r3, r3
 8001234:	88f8      	ldrh	r0, [r7, #6]
 8001236:	9300      	str	r3, [sp, #0]
 8001238:	4633      	mov	r3, r6
 800123a:	462a      	mov	r2, r5
 800123c:	4621      	mov	r1, r4
 800123e:	f7ff fcb1 	bl	8000ba4 <animate_led_set_pixel>
		animate_led_show_strip(mask_sparkle_random);
 8001242:	88fb      	ldrh	r3, [r7, #6]
 8001244:	4618      	mov	r0, r3
 8001246:	f7ff fc9d 	bl	8000b84 <animate_led_show_strip>
        task_led_ctrl_delay((float_t)speed_delay / task_led_ctrl_speed());
 800124a:	887b      	ldrh	r3, [r7, #2]
 800124c:	ee07 3a90 	vmov	s15, r3
 8001250:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8001254:	f001 f97a 	bl	800254c <task_led_ctrl_speed>
 8001258:	eeb0 7a40 	vmov.f32	s14, s0
 800125c:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8001260:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001264:	ee17 0a90 	vmov	r0, s15
 8001268:	f001 f80a 	bl	8002280 <task_led_ctrl_delay>
		if (!fill) animate_led_set_pixel(mask_sparkle_random, pix, 0, 0, 0);
 800126c:	797b      	ldrb	r3, [r7, #5]
 800126e:	f083 0301 	eor.w	r3, r3, #1
 8001272:	b2db      	uxtb	r3, r3
 8001274:	2b00      	cmp	r3, #0
 8001276:	d008      	beq.n	800128a <animate_led_sparkle_only_random_color+0xe6>
 8001278:	693b      	ldr	r3, [r7, #16]
 800127a:	b299      	uxth	r1, r3
 800127c:	88f8      	ldrh	r0, [r7, #6]
 800127e:	2300      	movs	r3, #0
 8001280:	9300      	str	r3, [sp, #0]
 8001282:	2300      	movs	r3, #0
 8001284:	2200      	movs	r2, #0
 8001286:	f7ff fc8d 	bl	8000ba4 <animate_led_set_pixel>
	for (uint16_t iii = 0; iii < (percent_to_fill * (float)num_active_leds); iii++)
 800128a:	8bfb      	ldrh	r3, [r7, #30]
 800128c:	3301      	adds	r3, #1
 800128e:	83fb      	strh	r3, [r7, #30]
 8001290:	8bfb      	ldrh	r3, [r7, #30]
 8001292:	ee07 3a90 	vmov	s15, r3
 8001296:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800129a:	8abb      	ldrh	r3, [r7, #20]
 800129c:	ee07 3a90 	vmov	s15, r3
 80012a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80012a4:	edd7 7a06 	vldr	s15, [r7, #24]
 80012a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012b4:	d492      	bmi.n	80011dc <animate_led_sparkle_only_random_color+0x38>
 80012b6:	e000      	b.n	80012ba <animate_led_sparkle_only_random_color+0x116>
	    if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 80012b8:	bf00      	nop
	}
}
 80012ba:	3724      	adds	r7, #36	; 0x24
 80012bc:	46bd      	mov	sp, r7
 80012be:	ecbd 8b02 	vpop	{d8}
 80012c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012c4:	3f333333 	.word	0x3f333333

080012c8 <animate_led_rainbow_cycle>:
    }
}


void animate_led_rainbow_cycle(const strip_mask_t mask_rainbow_cycle, const uint16_t speed_delay)
{
 80012c8:	b590      	push	{r4, r7, lr}
 80012ca:	ed2d 8b02 	vpush	{d8}
 80012ce:	b089      	sub	sp, #36	; 0x24
 80012d0:	af02      	add	r7, sp, #8
 80012d2:	4603      	mov	r3, r0
 80012d4:	460a      	mov	r2, r1
 80012d6:	80fb      	strh	r3, [r7, #6]
 80012d8:	4613      	mov	r3, r2
 80012da:	80bb      	strh	r3, [r7, #4]
	uint8_t dummy_red, dummy_green, dummy_blue;
	uint16_t strip_size = ws2812_led_get_max_strip_size(mask_rainbow_cycle);
 80012dc:	88fb      	ldrh	r3, [r7, #6]
 80012de:	4618      	mov	r0, r3
 80012e0:	f000 faf0 	bl	80018c4 <ws2812_led_get_max_strip_size>
 80012e4:	4603      	mov	r3, r0
 80012e6:	827b      	strh	r3, [r7, #18]
    uint8_t *c;
    uint16_t iii, jjj;
    for (jjj = 256 * 5; jjj > 0; jjj--)
 80012e8:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 80012ec:	82bb      	strh	r3, [r7, #20]
 80012ee:	e06c      	b.n	80013ca <animate_led_rainbow_cycle+0x102>
    {
        if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 80012f0:	f000 fcb4 	bl	8001c5c <task_button_press_interrupt_occurred>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d00b      	beq.n	8001312 <animate_led_rainbow_cycle+0x4a>
 80012fa:	f107 0209 	add.w	r2, r7, #9
 80012fe:	f107 010a 	add.w	r1, r7, #10
 8001302:	f107 030b 	add.w	r3, r7, #11
 8001306:	4618      	mov	r0, r3
 8001308:	f000 fd0c 	bl	8001d24 <task_button_press_check_interrupts>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d15f      	bne.n	80013d2 <animate_led_rainbow_cycle+0x10a>
        for (iii = 0; iii < strip_size; iii++)
 8001312:	2300      	movs	r3, #0
 8001314:	82fb      	strh	r3, [r7, #22]
 8001316:	e02f      	b.n	8001378 <animate_led_rainbow_cycle+0xb0>
        {
            if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 8001318:	f000 fca0 	bl	8001c5c <task_button_press_interrupt_occurred>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d00b      	beq.n	800133a <animate_led_rainbow_cycle+0x72>
 8001322:	f107 0209 	add.w	r2, r7, #9
 8001326:	f107 010a 	add.w	r1, r7, #10
 800132a:	f107 030b 	add.w	r3, r7, #11
 800132e:	4618      	mov	r0, r3
 8001330:	f000 fcf8 	bl	8001d24 <task_button_press_check_interrupts>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d14d      	bne.n	80013d6 <animate_led_rainbow_cycle+0x10e>
            c = animate_led_wheel(((iii * 256 / strip_size) + jjj) & 255);
 800133a:	8afb      	ldrh	r3, [r7, #22]
 800133c:	021a      	lsls	r2, r3, #8
 800133e:	8a7b      	ldrh	r3, [r7, #18]
 8001340:	fb92 f3f3 	sdiv	r3, r2, r3
 8001344:	b2da      	uxtb	r2, r3
 8001346:	8abb      	ldrh	r3, [r7, #20]
 8001348:	b2db      	uxtb	r3, r3
 800134a:	4413      	add	r3, r2
 800134c:	b2db      	uxtb	r3, r3
 800134e:	4618      	mov	r0, r3
 8001350:	f000 f848 	bl	80013e4 <animate_led_wheel>
 8001354:	60f8      	str	r0, [r7, #12]
            animate_led_set_pixel(mask_rainbow_cycle, iii, *c, *(c + 1), *(c + 2));
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	781a      	ldrb	r2, [r3, #0]
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	3301      	adds	r3, #1
 800135e:	781c      	ldrb	r4, [r3, #0]
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	3302      	adds	r3, #2
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	8af9      	ldrh	r1, [r7, #22]
 8001368:	88f8      	ldrh	r0, [r7, #6]
 800136a:	9300      	str	r3, [sp, #0]
 800136c:	4623      	mov	r3, r4
 800136e:	f7ff fc19 	bl	8000ba4 <animate_led_set_pixel>
        for (iii = 0; iii < strip_size; iii++)
 8001372:	8afb      	ldrh	r3, [r7, #22]
 8001374:	3301      	adds	r3, #1
 8001376:	82fb      	strh	r3, [r7, #22]
 8001378:	8afa      	ldrh	r2, [r7, #22]
 800137a:	8a7b      	ldrh	r3, [r7, #18]
 800137c:	429a      	cmp	r2, r3
 800137e:	d3cb      	bcc.n	8001318 <animate_led_rainbow_cycle+0x50>
        }
        animate_led_show_strip(mask_rainbow_cycle);
 8001380:	88fb      	ldrh	r3, [r7, #6]
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff fbfe 	bl	8000b84 <animate_led_show_strip>
        if (LED_SPEED_10X == task_led_ctrl_speed()) task_led_ctrl_delay(0);
 8001388:	f001 f8e0 	bl	800254c <task_led_ctrl_speed>
 800138c:	eef0 7a40 	vmov.f32	s15, s0
 8001390:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001394:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001398:	d103      	bne.n	80013a2 <animate_led_rainbow_cycle+0xda>
 800139a:	2000      	movs	r0, #0
 800139c:	f000 ff70 	bl	8002280 <task_led_ctrl_delay>
 80013a0:	e010      	b.n	80013c4 <animate_led_rainbow_cycle+0xfc>
        else task_led_ctrl_delay((float_t)speed_delay / task_led_ctrl_speed());
 80013a2:	88bb      	ldrh	r3, [r7, #4]
 80013a4:	ee07 3a90 	vmov	s15, r3
 80013a8:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 80013ac:	f001 f8ce 	bl	800254c <task_led_ctrl_speed>
 80013b0:	eeb0 7a40 	vmov.f32	s14, s0
 80013b4:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80013b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013bc:	ee17 0a90 	vmov	r0, s15
 80013c0:	f000 ff5e 	bl	8002280 <task_led_ctrl_delay>
    for (jjj = 256 * 5; jjj > 0; jjj--)
 80013c4:	8abb      	ldrh	r3, [r7, #20]
 80013c6:	3b01      	subs	r3, #1
 80013c8:	82bb      	strh	r3, [r7, #20]
 80013ca:	8abb      	ldrh	r3, [r7, #20]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d18f      	bne.n	80012f0 <animate_led_rainbow_cycle+0x28>
 80013d0:	e002      	b.n	80013d8 <animate_led_rainbow_cycle+0x110>
        if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 80013d2:	bf00      	nop
 80013d4:	e000      	b.n	80013d8 <animate_led_rainbow_cycle+0x110>
            if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 80013d6:	bf00      	nop
    }
}
 80013d8:	371c      	adds	r7, #28
 80013da:	46bd      	mov	sp, r7
 80013dc:	ecbd 8b02 	vpop	{d8}
 80013e0:	bd90      	pop	{r4, r7, pc}
	...

080013e4 <animate_led_wheel>:


uint8_t* animate_led_wheel(uint8_t wheel_pos)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	4603      	mov	r3, r0
 80013ec:	71fb      	strb	r3, [r7, #7]
    static uint8_t c[3];
    if (wheel_pos < 85)
 80013ee:	79fb      	ldrb	r3, [r7, #7]
 80013f0:	2b54      	cmp	r3, #84	; 0x54
 80013f2:	d813      	bhi.n	800141c <animate_led_wheel+0x38>
    {
        c[0] = wheel_pos * 3;
 80013f4:	79fb      	ldrb	r3, [r7, #7]
 80013f6:	461a      	mov	r2, r3
 80013f8:	0052      	lsls	r2, r2, #1
 80013fa:	4413      	add	r3, r2
 80013fc:	b2da      	uxtb	r2, r3
 80013fe:	4b23      	ldr	r3, [pc, #140]	; (800148c <animate_led_wheel+0xa8>)
 8001400:	701a      	strb	r2, [r3, #0]
        c[1] = 255 - wheel_pos * 3; 
 8001402:	79fb      	ldrb	r3, [r7, #7]
 8001404:	461a      	mov	r2, r3
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	b2db      	uxtb	r3, r3
 800140c:	3b01      	subs	r3, #1
 800140e:	b2da      	uxtb	r2, r3
 8001410:	4b1e      	ldr	r3, [pc, #120]	; (800148c <animate_led_wheel+0xa8>)
 8001412:	705a      	strb	r2, [r3, #1]
        c[2] = 0;
 8001414:	4b1d      	ldr	r3, [pc, #116]	; (800148c <animate_led_wheel+0xa8>)
 8001416:	2200      	movs	r2, #0
 8001418:	709a      	strb	r2, [r3, #2]
 800141a:	e02f      	b.n	800147c <animate_led_wheel+0x98>
    }
    else if(wheel_pos < 170)
 800141c:	79fb      	ldrb	r3, [r7, #7]
 800141e:	2ba9      	cmp	r3, #169	; 0xa9
 8001420:	d816      	bhi.n	8001450 <animate_led_wheel+0x6c>
    {
        wheel_pos -= 85;
 8001422:	79fb      	ldrb	r3, [r7, #7]
 8001424:	3b55      	subs	r3, #85	; 0x55
 8001426:	71fb      	strb	r3, [r7, #7]
        c[0] = 255 - wheel_pos * 3;
 8001428:	79fb      	ldrb	r3, [r7, #7]
 800142a:	461a      	mov	r2, r3
 800142c:	009b      	lsls	r3, r3, #2
 800142e:	1ad3      	subs	r3, r2, r3
 8001430:	b2db      	uxtb	r3, r3
 8001432:	3b01      	subs	r3, #1
 8001434:	b2da      	uxtb	r2, r3
 8001436:	4b15      	ldr	r3, [pc, #84]	; (800148c <animate_led_wheel+0xa8>)
 8001438:	701a      	strb	r2, [r3, #0]
        c[1] = 0;
 800143a:	4b14      	ldr	r3, [pc, #80]	; (800148c <animate_led_wheel+0xa8>)
 800143c:	2200      	movs	r2, #0
 800143e:	705a      	strb	r2, [r3, #1]
        c[2] = wheel_pos * 3;
 8001440:	79fb      	ldrb	r3, [r7, #7]
 8001442:	461a      	mov	r2, r3
 8001444:	0052      	lsls	r2, r2, #1
 8001446:	4413      	add	r3, r2
 8001448:	b2da      	uxtb	r2, r3
 800144a:	4b10      	ldr	r3, [pc, #64]	; (800148c <animate_led_wheel+0xa8>)
 800144c:	709a      	strb	r2, [r3, #2]
 800144e:	e015      	b.n	800147c <animate_led_wheel+0x98>
    }
    else
    {
        wheel_pos -= 170;
 8001450:	79fb      	ldrb	r3, [r7, #7]
 8001452:	3356      	adds	r3, #86	; 0x56
 8001454:	71fb      	strb	r3, [r7, #7]
        c[0] = 0;
 8001456:	4b0d      	ldr	r3, [pc, #52]	; (800148c <animate_led_wheel+0xa8>)
 8001458:	2200      	movs	r2, #0
 800145a:	701a      	strb	r2, [r3, #0]
        c[1] = wheel_pos * 3; 
 800145c:	79fb      	ldrb	r3, [r7, #7]
 800145e:	461a      	mov	r2, r3
 8001460:	0052      	lsls	r2, r2, #1
 8001462:	4413      	add	r3, r2
 8001464:	b2da      	uxtb	r2, r3
 8001466:	4b09      	ldr	r3, [pc, #36]	; (800148c <animate_led_wheel+0xa8>)
 8001468:	705a      	strb	r2, [r3, #1]
        c[2] = 255 - wheel_pos * 3;
 800146a:	79fb      	ldrb	r3, [r7, #7]
 800146c:	461a      	mov	r2, r3
 800146e:	009b      	lsls	r3, r3, #2
 8001470:	1ad3      	subs	r3, r2, r3
 8001472:	b2db      	uxtb	r3, r3
 8001474:	3b01      	subs	r3, #1
 8001476:	b2da      	uxtb	r2, r3
 8001478:	4b04      	ldr	r3, [pc, #16]	; (800148c <animate_led_wheel+0xa8>)
 800147a:	709a      	strb	r2, [r3, #2]
    }
    return c;
 800147c:	4b03      	ldr	r3, [pc, #12]	; (800148c <animate_led_wheel+0xa8>)
}
 800147e:	4618      	mov	r0, r3
 8001480:	370c      	adds	r7, #12
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	200000ec 	.word	0x200000ec

08001490 <animate_led_theater_chase>:
}


void animate_led_theater_chase(const strip_mask_t mask_theater_chase, const color_hex_code_e color_theater_chase,
                               const uint16_t speed_delay)
{
 8001490:	b590      	push	{r4, r7, lr}
 8001492:	ed2d 8b02 	vpush	{d8}
 8001496:	b08b      	sub	sp, #44	; 0x2c
 8001498:	af02      	add	r7, sp, #8
 800149a:	4603      	mov	r3, r0
 800149c:	6039      	str	r1, [r7, #0]
 800149e:	80fb      	strh	r3, [r7, #6]
 80014a0:	4613      	mov	r3, r2
 80014a2:	80bb      	strh	r3, [r7, #4]
	uint16_t strip_size = ws2812_led_get_max_strip_size(mask_theater_chase);
 80014a4:	88fb      	ldrh	r3, [r7, #6]
 80014a6:	4618      	mov	r0, r3
 80014a8:	f000 fa0c 	bl	80018c4 <ws2812_led_get_max_strip_size>
 80014ac:	4603      	mov	r3, r0
 80014ae:	81fb      	strh	r3, [r7, #14]
    uint8_t color_theater_chase_rgb[sizeof(ws2812b_led_t)] = {0};
 80014b0:	4b47      	ldr	r3, [pc, #284]	; (80015d0 <animate_led_theater_chase+0x140>)
 80014b2:	881b      	ldrh	r3, [r3, #0]
 80014b4:	813b      	strh	r3, [r7, #8]
 80014b6:	2300      	movs	r3, #0
 80014b8:	72bb      	strb	r3, [r7, #10]
    color_led_hex_to_rgb(color_theater_chase, color_theater_chase_rgb);
 80014ba:	f107 0308 	add.w	r3, r7, #8
 80014be:	4619      	mov	r1, r3
 80014c0:	6838      	ldr	r0, [r7, #0]
 80014c2:	f000 f935 	bl	8001730 <color_led_hex_to_rgb>
    for (int jjj = 0; jjj < 10; jjj++)
 80014c6:	2300      	movs	r3, #0
 80014c8:	61fb      	str	r3, [r7, #28]
 80014ca:	e075      	b.n	80015b8 <animate_led_theater_chase+0x128>
    {
        for (int qqq = 0; qqq < 3; qqq++)
 80014cc:	2300      	movs	r3, #0
 80014ce:	61bb      	str	r3, [r7, #24]
 80014d0:	e06c      	b.n	80015ac <animate_led_theater_chase+0x11c>
        {
            if (task_button_press_interrupt_occurred())
 80014d2:	f000 fbc3 	bl	8001c5c <task_button_press_interrupt_occurred>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d00d      	beq.n	80014f8 <animate_led_theater_chase+0x68>
            {
                if (task_button_press_check_interrupts(&color_theater_chase_rgb[offsetof(ws2812b_led_t, red)], &color_theater_chase_rgb[offsetof(ws2812b_led_t, green)], &color_theater_chase_rgb[offsetof(ws2812b_led_t, blue)]))
 80014dc:	f107 0308 	add.w	r3, r7, #8
 80014e0:	1c9a      	adds	r2, r3, #2
 80014e2:	f107 0308 	add.w	r3, r7, #8
 80014e6:	1c59      	adds	r1, r3, #1
 80014e8:	f107 0308 	add.w	r3, r7, #8
 80014ec:	4618      	mov	r0, r3
 80014ee:	f000 fc19 	bl	8001d24 <task_button_press_check_interrupts>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d163      	bne.n	80015c0 <animate_led_theater_chase+0x130>
                {
                    return;
                }
            }
            for (int iii = 0; iii < strip_size; iii += 3)
 80014f8:	2300      	movs	r3, #0
 80014fa:	617b      	str	r3, [r7, #20]
 80014fc:	e010      	b.n	8001520 <animate_led_theater_chase+0x90>
            {
                animate_led_set_pixel(mask_theater_chase, iii + qqq,
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	b29a      	uxth	r2, r3
 8001502:	69bb      	ldr	r3, [r7, #24]
 8001504:	b29b      	uxth	r3, r3
 8001506:	4413      	add	r3, r2
 8001508:	b299      	uxth	r1, r3
 800150a:	7a3a      	ldrb	r2, [r7, #8]
 800150c:	7a7c      	ldrb	r4, [r7, #9]
 800150e:	7abb      	ldrb	r3, [r7, #10]
 8001510:	88f8      	ldrh	r0, [r7, #6]
 8001512:	9300      	str	r3, [sp, #0]
 8001514:	4623      	mov	r3, r4
 8001516:	f7ff fb45 	bl	8000ba4 <animate_led_set_pixel>
            for (int iii = 0; iii < strip_size; iii += 3)
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	3303      	adds	r3, #3
 800151e:	617b      	str	r3, [r7, #20]
 8001520:	89fb      	ldrh	r3, [r7, #14]
 8001522:	697a      	ldr	r2, [r7, #20]
 8001524:	429a      	cmp	r2, r3
 8001526:	dbea      	blt.n	80014fe <animate_led_theater_chase+0x6e>
                                      (color_theater_chase_rgb[offsetof(ws2812b_led_t, red)]),
                                      (color_theater_chase_rgb[offsetof(ws2812b_led_t, green)]),
                                      (color_theater_chase_rgb[offsetof(ws2812b_led_t, blue)]));
            }
            animate_led_show_strip(mask_theater_chase);
 8001528:	88fb      	ldrh	r3, [r7, #6]
 800152a:	4618      	mov	r0, r3
 800152c:	f7ff fb2a 	bl	8000b84 <animate_led_show_strip>
            if (task_button_press_interrupt_occurred())
 8001530:	f000 fb94 	bl	8001c5c <task_button_press_interrupt_occurred>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d00d      	beq.n	8001556 <animate_led_theater_chase+0xc6>
            {
                if (task_button_press_check_interrupts(&color_theater_chase_rgb[offsetof(ws2812b_led_t, red)], &color_theater_chase_rgb[offsetof(ws2812b_led_t, green)], &color_theater_chase_rgb[offsetof(ws2812b_led_t, blue)]))
 800153a:	f107 0308 	add.w	r3, r7, #8
 800153e:	1c9a      	adds	r2, r3, #2
 8001540:	f107 0308 	add.w	r3, r7, #8
 8001544:	1c59      	adds	r1, r3, #1
 8001546:	f107 0308 	add.w	r3, r7, #8
 800154a:	4618      	mov	r0, r3
 800154c:	f000 fbea 	bl	8001d24 <task_button_press_check_interrupts>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d136      	bne.n	80015c4 <animate_led_theater_chase+0x134>
                {
                    return;
                }
            }
            task_led_ctrl_delay((float_t)speed_delay / task_led_ctrl_speed());
 8001556:	88bb      	ldrh	r3, [r7, #4]
 8001558:	ee07 3a90 	vmov	s15, r3
 800155c:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8001560:	f000 fff4 	bl	800254c <task_led_ctrl_speed>
 8001564:	eeb0 7a40 	vmov.f32	s14, s0
 8001568:	eec8 7a07 	vdiv.f32	s15, s16, s14
 800156c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001570:	ee17 0a90 	vmov	r0, s15
 8001574:	f000 fe84 	bl	8002280 <task_led_ctrl_delay>
            for (int iii = 0; iii < strip_size; iii += 3) animate_led_set_pixel(mask_theater_chase, iii + qqq, 0, 0, 0); // turn every third pixel off
 8001578:	2300      	movs	r3, #0
 800157a:	613b      	str	r3, [r7, #16]
 800157c:	e00f      	b.n	800159e <animate_led_theater_chase+0x10e>
 800157e:	693b      	ldr	r3, [r7, #16]
 8001580:	b29a      	uxth	r2, r3
 8001582:	69bb      	ldr	r3, [r7, #24]
 8001584:	b29b      	uxth	r3, r3
 8001586:	4413      	add	r3, r2
 8001588:	b299      	uxth	r1, r3
 800158a:	88f8      	ldrh	r0, [r7, #6]
 800158c:	2300      	movs	r3, #0
 800158e:	9300      	str	r3, [sp, #0]
 8001590:	2300      	movs	r3, #0
 8001592:	2200      	movs	r2, #0
 8001594:	f7ff fb06 	bl	8000ba4 <animate_led_set_pixel>
 8001598:	693b      	ldr	r3, [r7, #16]
 800159a:	3303      	adds	r3, #3
 800159c:	613b      	str	r3, [r7, #16]
 800159e:	89fb      	ldrh	r3, [r7, #14]
 80015a0:	693a      	ldr	r2, [r7, #16]
 80015a2:	429a      	cmp	r2, r3
 80015a4:	dbeb      	blt.n	800157e <animate_led_theater_chase+0xee>
        for (int qqq = 0; qqq < 3; qqq++)
 80015a6:	69bb      	ldr	r3, [r7, #24]
 80015a8:	3301      	adds	r3, #1
 80015aa:	61bb      	str	r3, [r7, #24]
 80015ac:	69bb      	ldr	r3, [r7, #24]
 80015ae:	2b02      	cmp	r3, #2
 80015b0:	dd8f      	ble.n	80014d2 <animate_led_theater_chase+0x42>
    for (int jjj = 0; jjj < 10; jjj++)
 80015b2:	69fb      	ldr	r3, [r7, #28]
 80015b4:	3301      	adds	r3, #1
 80015b6:	61fb      	str	r3, [r7, #28]
 80015b8:	69fb      	ldr	r3, [r7, #28]
 80015ba:	2b09      	cmp	r3, #9
 80015bc:	dd86      	ble.n	80014cc <animate_led_theater_chase+0x3c>
 80015be:	e002      	b.n	80015c6 <animate_led_theater_chase+0x136>
                    return;
 80015c0:	bf00      	nop
 80015c2:	e000      	b.n	80015c6 <animate_led_theater_chase+0x136>
                    return;
 80015c4:	bf00      	nop
        }
    }
}
 80015c6:	3724      	adds	r7, #36	; 0x24
 80015c8:	46bd      	mov	sp, r7
 80015ca:	ecbd 8b02 	vpop	{d8}
 80015ce:	bd90      	pop	{r4, r7, pc}
 80015d0:	0800af90 	.word	0x0800af90

080015d4 <animate_led_theater_chase_rainbow>:


void animate_led_theater_chase_rainbow(const strip_mask_t mask_theater_chase, const uint16_t speed_delay)
{
 80015d4:	b590      	push	{r4, r7, lr}
 80015d6:	ed2d 8b02 	vpush	{d8}
 80015da:	b08d      	sub	sp, #52	; 0x34
 80015dc:	af02      	add	r7, sp, #8
 80015de:	4603      	mov	r3, r0
 80015e0:	460a      	mov	r2, r1
 80015e2:	80fb      	strh	r3, [r7, #6]
 80015e4:	4613      	mov	r3, r2
 80015e6:	80bb      	strh	r3, [r7, #4]
	uint8_t dummy_red, dummy_green, dummy_blue;
	uint16_t strip_size = ws2812_led_get_max_strip_size(mask_theater_chase);
 80015e8:	88fb      	ldrh	r3, [r7, #6]
 80015ea:	4618      	mov	r0, r3
 80015ec:	f000 f96a 	bl	80018c4 <ws2812_led_get_max_strip_size>
 80015f0:	4603      	mov	r3, r0
 80015f2:	82fb      	strh	r3, [r7, #22]
    uint8_t *c;
    for (int jjj = 0; jjj < 256; jjj++) // cycel all 256 colors in the animate_led_wheel
 80015f4:	2300      	movs	r3, #0
 80015f6:	627b      	str	r3, [r7, #36]	; 0x24
 80015f8:	e08a      	b.n	8001710 <animate_led_theater_chase_rainbow+0x13c>
    {
        for (int qqq = 0; qqq < 3; qqq++)
 80015fa:	2300      	movs	r3, #0
 80015fc:	623b      	str	r3, [r7, #32]
 80015fe:	e080      	b.n	8001702 <animate_led_theater_chase_rainbow+0x12e>
        {
            if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 8001600:	f000 fb2c 	bl	8001c5c <task_button_press_interrupt_occurred>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d00b      	beq.n	8001622 <animate_led_theater_chase_rainbow+0x4e>
 800160a:	f107 020d 	add.w	r2, r7, #13
 800160e:	f107 010e 	add.w	r1, r7, #14
 8001612:	f107 030f 	add.w	r3, r7, #15
 8001616:	4618      	mov	r0, r3
 8001618:	f000 fb84 	bl	8001d24 <task_button_press_check_interrupts>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d17b      	bne.n	800171a <animate_led_theater_chase_rainbow+0x146>
            for (int iii = 0; iii < strip_size; iii += 3)
 8001622:	2300      	movs	r3, #0
 8001624:	61fb      	str	r3, [r7, #28]
 8001626:	e039      	b.n	800169c <animate_led_theater_chase_rainbow+0xc8>
            {
                if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 8001628:	f000 fb18 	bl	8001c5c <task_button_press_interrupt_occurred>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d00b      	beq.n	800164a <animate_led_theater_chase_rainbow+0x76>
 8001632:	f107 020d 	add.w	r2, r7, #13
 8001636:	f107 010e 	add.w	r1, r7, #14
 800163a:	f107 030f 	add.w	r3, r7, #15
 800163e:	4618      	mov	r0, r3
 8001640:	f000 fb70 	bl	8001d24 <task_button_press_check_interrupts>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d169      	bne.n	800171e <animate_led_theater_chase_rainbow+0x14a>
                c = animate_led_wheel((iii + jjj) % 255);
 800164a:	69fa      	ldr	r2, [r7, #28]
 800164c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800164e:	441a      	add	r2, r3
 8001650:	4b36      	ldr	r3, [pc, #216]	; (800172c <animate_led_theater_chase_rainbow+0x158>)
 8001652:	fb83 1302 	smull	r1, r3, r3, r2
 8001656:	4413      	add	r3, r2
 8001658:	11d9      	asrs	r1, r3, #7
 800165a:	17d3      	asrs	r3, r2, #31
 800165c:	1ac9      	subs	r1, r1, r3
 800165e:	460b      	mov	r3, r1
 8001660:	021b      	lsls	r3, r3, #8
 8001662:	1a5b      	subs	r3, r3, r1
 8001664:	1ad1      	subs	r1, r2, r3
 8001666:	b2cb      	uxtb	r3, r1
 8001668:	4618      	mov	r0, r3
 800166a:	f7ff febb 	bl	80013e4 <animate_led_wheel>
 800166e:	6138      	str	r0, [r7, #16]
                animate_led_set_pixel(mask_theater_chase, iii + qqq, *c, *(c + 1), *(c + 2)); // turn every third pixel on
 8001670:	69fb      	ldr	r3, [r7, #28]
 8001672:	b29a      	uxth	r2, r3
 8001674:	6a3b      	ldr	r3, [r7, #32]
 8001676:	b29b      	uxth	r3, r3
 8001678:	4413      	add	r3, r2
 800167a:	b299      	uxth	r1, r3
 800167c:	693b      	ldr	r3, [r7, #16]
 800167e:	781a      	ldrb	r2, [r3, #0]
 8001680:	693b      	ldr	r3, [r7, #16]
 8001682:	3301      	adds	r3, #1
 8001684:	781c      	ldrb	r4, [r3, #0]
 8001686:	693b      	ldr	r3, [r7, #16]
 8001688:	3302      	adds	r3, #2
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	88f8      	ldrh	r0, [r7, #6]
 800168e:	9300      	str	r3, [sp, #0]
 8001690:	4623      	mov	r3, r4
 8001692:	f7ff fa87 	bl	8000ba4 <animate_led_set_pixel>
            for (int iii = 0; iii < strip_size; iii += 3)
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	3303      	adds	r3, #3
 800169a:	61fb      	str	r3, [r7, #28]
 800169c:	8afb      	ldrh	r3, [r7, #22]
 800169e:	69fa      	ldr	r2, [r7, #28]
 80016a0:	429a      	cmp	r2, r3
 80016a2:	dbc1      	blt.n	8001628 <animate_led_theater_chase_rainbow+0x54>
            }
            animate_led_show_strip(mask_theater_chase);
 80016a4:	88fb      	ldrh	r3, [r7, #6]
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7ff fa6c 	bl	8000b84 <animate_led_show_strip>
            task_led_ctrl_delay((float_t)speed_delay / task_led_ctrl_speed());
 80016ac:	88bb      	ldrh	r3, [r7, #4]
 80016ae:	ee07 3a90 	vmov	s15, r3
 80016b2:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 80016b6:	f000 ff49 	bl	800254c <task_led_ctrl_speed>
 80016ba:	eeb0 7a40 	vmov.f32	s14, s0
 80016be:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80016c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016c6:	ee17 0a90 	vmov	r0, s15
 80016ca:	f000 fdd9 	bl	8002280 <task_led_ctrl_delay>
            for (int iii = 0; iii < strip_size; iii += 3) animate_led_set_pixel(mask_theater_chase, iii + qqq, 0, 0, 0); // turn every third pixel off
 80016ce:	2300      	movs	r3, #0
 80016d0:	61bb      	str	r3, [r7, #24]
 80016d2:	e00f      	b.n	80016f4 <animate_led_theater_chase_rainbow+0x120>
 80016d4:	69bb      	ldr	r3, [r7, #24]
 80016d6:	b29a      	uxth	r2, r3
 80016d8:	6a3b      	ldr	r3, [r7, #32]
 80016da:	b29b      	uxth	r3, r3
 80016dc:	4413      	add	r3, r2
 80016de:	b299      	uxth	r1, r3
 80016e0:	88f8      	ldrh	r0, [r7, #6]
 80016e2:	2300      	movs	r3, #0
 80016e4:	9300      	str	r3, [sp, #0]
 80016e6:	2300      	movs	r3, #0
 80016e8:	2200      	movs	r2, #0
 80016ea:	f7ff fa5b 	bl	8000ba4 <animate_led_set_pixel>
 80016ee:	69bb      	ldr	r3, [r7, #24]
 80016f0:	3303      	adds	r3, #3
 80016f2:	61bb      	str	r3, [r7, #24]
 80016f4:	8afb      	ldrh	r3, [r7, #22]
 80016f6:	69ba      	ldr	r2, [r7, #24]
 80016f8:	429a      	cmp	r2, r3
 80016fa:	dbeb      	blt.n	80016d4 <animate_led_theater_chase_rainbow+0x100>
        for (int qqq = 0; qqq < 3; qqq++)
 80016fc:	6a3b      	ldr	r3, [r7, #32]
 80016fe:	3301      	adds	r3, #1
 8001700:	623b      	str	r3, [r7, #32]
 8001702:	6a3b      	ldr	r3, [r7, #32]
 8001704:	2b02      	cmp	r3, #2
 8001706:	f77f af7b 	ble.w	8001600 <animate_led_theater_chase_rainbow+0x2c>
    for (int jjj = 0; jjj < 256; jjj++) // cycel all 256 colors in the animate_led_wheel
 800170a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800170c:	3301      	adds	r3, #1
 800170e:	627b      	str	r3, [r7, #36]	; 0x24
 8001710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001712:	2bff      	cmp	r3, #255	; 0xff
 8001714:	f77f af71 	ble.w	80015fa <animate_led_theater_chase_rainbow+0x26>
 8001718:	e002      	b.n	8001720 <animate_led_theater_chase_rainbow+0x14c>
            if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 800171a:	bf00      	nop
 800171c:	e000      	b.n	8001720 <animate_led_theater_chase_rainbow+0x14c>
                if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 800171e:	bf00      	nop
        }
    }
}
 8001720:	372c      	adds	r7, #44	; 0x2c
 8001722:	46bd      	mov	sp, r7
 8001724:	ecbd 8b02 	vpop	{d8}
 8001728:	bd90      	pop	{r4, r7, pc}
 800172a:	bf00      	nop
 800172c:	80808081 	.word	0x80808081

08001730 <color_led_hex_to_rgb>:
    [COLORS_BROWN] = COLOR_HEX_BROWN
};


void color_led_hex_to_rgb(const color_hex_code_e color, uint8_t *color_array)
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	6039      	str	r1, [r7, #0]
    color_array[offsetof(ws2812b_led_t, red)] = ((color & 0xFF0000) >> (BITS_PER_BYTE * (2 - offsetof(ws2812b_led_t, red))));
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	0c1b      	lsrs	r3, r3, #16
 800173e:	b2da      	uxtb	r2, r3
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	701a      	strb	r2, [r3, #0]
    color_array[offsetof(ws2812b_led_t, green)] = ((color & 0x00FF00) >> (BITS_PER_BYTE * (2 - offsetof(ws2812b_led_t, green))));
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	0a1a      	lsrs	r2, r3, #8
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	3301      	adds	r3, #1
 800174c:	b2d2      	uxtb	r2, r2
 800174e:	701a      	strb	r2, [r3, #0]
    color_array[offsetof(ws2812b_led_t, blue)] = ((color & 0x0000FF) >> (BITS_PER_BYTE * (2 - offsetof(ws2812b_led_t, blue))));
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	3302      	adds	r3, #2
 8001754:	687a      	ldr	r2, [r7, #4]
 8001756:	b2d2      	uxtb	r2, r2
 8001758:	701a      	strb	r2, [r3, #0]
}
 800175a:	bf00      	nop
 800175c:	370c      	adds	r7, #12
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr
	...

08001768 <reset_ws2812b>:

extern volatile int datasentflag;

uint16_t pwm_reset[50] = {0};
void reset_ws2812b(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
    //xSemaphoreTake(g_dma_transfer_semaphore, portMAX_DELAY);
    //xTaskNotify(g_dma_transfer_handle, 0, eSetValueWithOverwrite);
    HAL_TIM_PWM_Start_DMA(&g_tim1_handle, TIM_CHANNEL_1, (uint32_t *)pwm_reset, sizeof(pwm_reset));
 800176c:	2364      	movs	r3, #100	; 0x64
 800176e:	4a09      	ldr	r2, [pc, #36]	; (8001794 <reset_ws2812b+0x2c>)
 8001770:	2100      	movs	r1, #0
 8001772:	4809      	ldr	r0, [pc, #36]	; (8001798 <reset_ws2812b+0x30>)
 8001774:	f006 f846 	bl	8007804 <HAL_TIM_PWM_Start_DMA>
    HAL_TIM_PWM_Start_DMA(&g_tim1_handle, TIM_CHANNEL_2, (uint32_t *)pwm_reset, sizeof(pwm_reset));
 8001778:	2364      	movs	r3, #100	; 0x64
 800177a:	4a06      	ldr	r2, [pc, #24]	; (8001794 <reset_ws2812b+0x2c>)
 800177c:	2104      	movs	r1, #4
 800177e:	4806      	ldr	r0, [pc, #24]	; (8001798 <reset_ws2812b+0x30>)
 8001780:	f006 f840 	bl	8007804 <HAL_TIM_PWM_Start_DMA>
    HAL_TIM_PWM_Start_DMA(&g_tim1_handle, TIM_CHANNEL_3, (uint32_t *)pwm_reset, sizeof(pwm_reset));
 8001784:	2364      	movs	r3, #100	; 0x64
 8001786:	4a03      	ldr	r2, [pc, #12]	; (8001794 <reset_ws2812b+0x2c>)
 8001788:	2108      	movs	r1, #8
 800178a:	4803      	ldr	r0, [pc, #12]	; (8001798 <reset_ws2812b+0x30>)
 800178c:	f006 f83a 	bl	8007804 <HAL_TIM_PWM_Start_DMA>
}
 8001790:	bf00      	nop
 8001792:	bd80      	pop	{r7, pc}
 8001794:	20000874 	.word	0x20000874
 8001798:	200023b4 	.word	0x200023b4

0800179c <ws2812_convert_strip_num_to_strip_bit>:

static strip_bit_e ws2812_convert_strip_num_to_strip_bit(const strip_num_e strip_num)
{
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	4603      	mov	r3, r0
 80017a4:	71fb      	strb	r3, [r7, #7]
	return (strip_bit_e)(strip_num + 1);
 80017a6:	79fb      	ldrb	r3, [r7, #7]
 80017a8:	3301      	adds	r3, #1
 80017aa:	b2db      	uxtb	r3, r3
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	370c      	adds	r7, #12
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr

080017b8 <ws2812_convert_strip_bit_to_strip_num>:


static strip_num_e ws2812_convert_strip_bit_to_strip_num(const strip_bit_e strip_bit)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b083      	sub	sp, #12
 80017bc:	af00      	add	r7, sp, #0
 80017be:	4603      	mov	r3, r0
 80017c0:	71fb      	strb	r3, [r7, #7]
	return (strip_num_e)(strip_bit - 1);
 80017c2:	79fb      	ldrb	r3, [r7, #7]
 80017c4:	3b01      	subs	r3, #1
 80017c6:	b2db      	uxtb	r3, r3
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	370c      	adds	r7, #12
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr

080017d4 <ws2812_get_pwm_strip_offset>:


uint16_t ws2812_get_pwm_strip_offset(const strip_bit_e strip_bit)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b085      	sub	sp, #20
 80017d8:	af00      	add	r7, sp, #0
 80017da:	4603      	mov	r3, r0
 80017dc:	71fb      	strb	r3, [r7, #7]
    uint16_t offset = 0;
 80017de:	2300      	movs	r3, #0
 80017e0:	81fb      	strh	r3, [r7, #14]
    uint8_t strip_num = 0;
 80017e2:	2300      	movs	r3, #0
 80017e4:	737b      	strb	r3, [r7, #13]
    switch (strip_bit)
 80017e6:	79fb      	ldrb	r3, [r7, #7]
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d104      	bne.n	80017f6 <ws2812_get_pwm_strip_offset+0x22>
    {
#if defined(STRIP_1_LENGTH)
        case STRIP_BIT_1:
            offset = 0;
 80017ec:	2300      	movs	r3, #0
 80017ee:	81fb      	strh	r3, [r7, #14]
            strip_num = 1;
 80017f0:	2301      	movs	r3, #1
 80017f2:	737b      	strb	r3, [r7, #13]
        break;
 80017f4:	e000      	b.n	80017f8 <ws2812_get_pwm_strip_offset+0x24>
        case STRIP_BIT_5:
            offset = STRIP_1_LENGTH + STRIP_2_LENGTH + STRIP_3_LENGTH + STRIP_4_LENGTH;
        break;
#endif
        default:
        break;
 80017f6:	bf00      	nop
    }
    return ((offset * BITS_PER_BYTE * sizeof(ws2812b_led_t)) + (strip_num * WS2812B_RESET_TIME_CYCLES));
 80017f8:	89fa      	ldrh	r2, [r7, #14]
 80017fa:	4613      	mov	r3, r2
 80017fc:	005b      	lsls	r3, r3, #1
 80017fe:	4413      	add	r3, r2
 8001800:	00db      	lsls	r3, r3, #3
 8001802:	ee07 3a90 	vmov	s15, r3
 8001806:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800180a:	7b7b      	ldrb	r3, [r7, #13]
 800180c:	ee07 3a90 	vmov	s15, r3
 8001810:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001814:	eddf 6a08 	vldr	s13, [pc, #32]	; 8001838 <ws2812_get_pwm_strip_offset+0x64>
 8001818:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800181c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001820:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001824:	ee17 3a90 	vmov	r3, s15
 8001828:	b29b      	uxth	r3, r3
}
 800182a:	4618      	mov	r0, r3
 800182c:	3714      	adds	r7, #20
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr
 8001836:	bf00      	nop
 8001838:	453b8000 	.word	0x453b8000

0800183c <ws2812_get_strip_size>:


uint16_t ws2812_get_strip_size(const strip_bit_e strip_bit)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b084      	sub	sp, #16
 8001840:	af00      	add	r7, sp, #0
 8001842:	4603      	mov	r3, r0
 8001844:	71fb      	strb	r3, [r7, #7]
	uint16_t strip_size = 0;
 8001846:	2300      	movs	r3, #0
 8001848:	81fb      	strh	r3, [r7, #14]
	if (STRIP_BIT_ALL_SET == strip_bit) strip_size = g_max_strip_length;
 800184a:	79fb      	ldrb	r3, [r7, #7]
 800184c:	2b01      	cmp	r3, #1
 800184e:	d103      	bne.n	8001858 <ws2812_get_strip_size+0x1c>
 8001850:	4b09      	ldr	r3, [pc, #36]	; (8001878 <ws2812_get_strip_size+0x3c>)
 8001852:	881b      	ldrh	r3, [r3, #0]
 8001854:	81fb      	strh	r3, [r7, #14]
 8001856:	e009      	b.n	800186c <ws2812_get_strip_size+0x30>
	else strip_size = strip_length[ws2812_convert_strip_num_to_strip_bit(strip_bit)];
 8001858:	79fb      	ldrb	r3, [r7, #7]
 800185a:	4618      	mov	r0, r3
 800185c:	f7ff ff9e 	bl	800179c <ws2812_convert_strip_num_to_strip_bit>
 8001860:	4603      	mov	r3, r0
 8001862:	461a      	mov	r2, r3
 8001864:	4b05      	ldr	r3, [pc, #20]	; (800187c <ws2812_get_strip_size+0x40>)
 8001866:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800186a:	81fb      	strh	r3, [r7, #14]
	return strip_size;
 800186c:	89fb      	ldrh	r3, [r7, #14]
}
 800186e:	4618      	mov	r0, r3
 8001870:	3710      	adds	r7, #16
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	20000868 	.word	0x20000868
 800187c:	2000005c 	.word	0x2000005c

08001880 <ws2812_get_num_active_animation_leds>:
	return STRIP_BIT_NO_MORE_SET;  // if this is returned
}


uint16_t ws2812_get_num_active_animation_leds(const strip_mask_t strip_mask)
{
 8001880:	b480      	push	{r7}
 8001882:	b085      	sub	sp, #20
 8001884:	af00      	add	r7, sp, #0
 8001886:	4603      	mov	r3, r0
 8001888:	80fb      	strh	r3, [r7, #6]
	uint16_t strip_size = 0;
 800188a:	2300      	movs	r3, #0
 800188c:	81fb      	strh	r3, [r7, #14]
	if (STRIP_BIT_ALL_SET == strip_mask) strip_size = g_num_leds;
 800188e:	88fb      	ldrh	r3, [r7, #6]
 8001890:	2b01      	cmp	r3, #1
 8001892:	d103      	bne.n	800189c <ws2812_get_num_active_animation_leds+0x1c>
 8001894:	4b0a      	ldr	r3, [pc, #40]	; (80018c0 <ws2812_get_num_active_animation_leds+0x40>)
 8001896:	881b      	ldrh	r3, [r3, #0]
 8001898:	81fb      	strh	r3, [r7, #14]
 800189a:	e009      	b.n	80018b0 <ws2812_get_num_active_animation_leds+0x30>
	else
	{
#if defined(STRIP_1_LENGTH)
		if (STRIP_BIT_1 & strip_mask) strip_size += STRIP_1_LENGTH;
 800189c:	88fb      	ldrh	r3, [r7, #6]
 800189e:	f003 0301 	and.w	r3, r3, #1
 80018a2:	b29b      	uxth	r3, r3
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d003      	beq.n	80018b0 <ws2812_get_num_active_animation_leds+0x30>
 80018a8:	89fb      	ldrh	r3, [r7, #14]
 80018aa:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80018ae:	81fb      	strh	r3, [r7, #14]
#endif
#if defined(STRIP_9_LENGTH)
		if (STRIP_BIT_9 & strip_mask) strip_size += STRIP_9_LENGTH;
#endif
	}
	return strip_size;
 80018b0:	89fb      	ldrh	r3, [r7, #14]
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3714      	adds	r7, #20
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop
 80018c0:	20000864 	.word	0x20000864

080018c4 <ws2812_led_get_max_strip_size>:


uint16_t ws2812_led_get_max_strip_size(const strip_mask_t strip_mask)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b085      	sub	sp, #20
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	4603      	mov	r3, r0
 80018cc:	80fb      	strh	r3, [r7, #6]
	uint16_t strip_size = 0;
 80018ce:	2300      	movs	r3, #0
 80018d0:	81fb      	strh	r3, [r7, #14]
	if (STRIP_BIT_ALL_SET == strip_mask) strip_size = g_max_strip_length;
 80018d2:	88fb      	ldrh	r3, [r7, #6]
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d103      	bne.n	80018e0 <ws2812_led_get_max_strip_size+0x1c>
 80018d8:	4b0b      	ldr	r3, [pc, #44]	; (8001908 <ws2812_led_get_max_strip_size+0x44>)
 80018da:	881b      	ldrh	r3, [r3, #0]
 80018dc:	81fb      	strh	r3, [r7, #14]
 80018de:	e00c      	b.n	80018fa <ws2812_led_get_max_strip_size+0x36>
	else
	{
#if defined(STRIP_1_LENGTH)
		if ((STRIP_BIT_1 & strip_mask) && (strip_size < STRIP_1_LENGTH)) strip_size = STRIP_1_LENGTH;
 80018e0:	88fb      	ldrh	r3, [r7, #6]
 80018e2:	f003 0301 	and.w	r3, r3, #1
 80018e6:	b29b      	uxth	r3, r3
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d006      	beq.n	80018fa <ws2812_led_get_max_strip_size+0x36>
 80018ec:	89fb      	ldrh	r3, [r7, #14]
 80018ee:	f5b3 7f1f 	cmp.w	r3, #636	; 0x27c
 80018f2:	d202      	bcs.n	80018fa <ws2812_led_get_max_strip_size+0x36>
 80018f4:	f44f 731f 	mov.w	r3, #636	; 0x27c
 80018f8:	81fb      	strh	r3, [r7, #14]
#endif
#if defined(STRIP_9_LENGTH)
		if ((STRIP_BIT_9 & strip_mask) && (strip_size < STRIP_9_LENGTH)) strip_size = STRIP_9_LENGTH;
#endif
	}
	return strip_size;
 80018fa:	89fb      	ldrh	r3, [r7, #14]
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	3714      	adds	r7, #20
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr
 8001908:	20000868 	.word	0x20000868

0800190c <ws2812_pixel_is_in_strip_range>:


bool ws2812_pixel_is_in_strip_range(const strip_bit_e strip_bit, const uint16_t pixel)
{
 800190c:	b480      	push	{r7}
 800190e:	b085      	sub	sp, #20
 8001910:	af00      	add	r7, sp, #0
 8001912:	4603      	mov	r3, r0
 8001914:	460a      	mov	r2, r1
 8001916:	71fb      	strb	r3, [r7, #7]
 8001918:	4613      	mov	r3, r2
 800191a:	80bb      	strh	r3, [r7, #4]
	bool return_val = false;
 800191c:	2300      	movs	r3, #0
 800191e:	73fb      	strb	r3, [r7, #15]
#if defined(STRIP_1_LENGTH)
	if ((STRIP_BIT_1 == strip_bit) && (pixel < STRIP_1_LENGTH)) return_val = true;
 8001920:	79fb      	ldrb	r3, [r7, #7]
 8001922:	2b01      	cmp	r3, #1
 8001924:	d105      	bne.n	8001932 <ws2812_pixel_is_in_strip_range+0x26>
 8001926:	88bb      	ldrh	r3, [r7, #4]
 8001928:	f5b3 7f1f 	cmp.w	r3, #636	; 0x27c
 800192c:	d201      	bcs.n	8001932 <ws2812_pixel_is_in_strip_range+0x26>
 800192e:	2301      	movs	r3, #1
 8001930:	73fb      	strb	r3, [r7, #15]
	else if ((STRIP_BIT_8 == strip_bit) && (pixel < STRIP_8_LENGTH)) return_val = true;
#endif
#if defined(STRIP_9_LENGTH)
	else if ((STRIP_BIT_9 == strip_bit) && (pixel < STRIP_9_LENGTH)) return_val = true;
#endif
	return return_val;
 8001932:	7bfb      	ldrb	r3, [r7, #15]
}
 8001934:	4618      	mov	r0, r3
 8001936:	3714      	adds	r7, #20
 8001938:	46bd      	mov	sp, r7
 800193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193e:	4770      	bx	lr

08001940 <ws2812b_set_led>:


void ws2812b_set_led(const strip_bit_e strip_bit, const uint16_t led_num, const color_t red, const color_t green,
                     const color_t blue)
{
 8001940:	b590      	push	{r4, r7, lr}
 8001942:	b087      	sub	sp, #28
 8001944:	af00      	add	r7, sp, #0
 8001946:	4604      	mov	r4, r0
 8001948:	4608      	mov	r0, r1
 800194a:	4611      	mov	r1, r2
 800194c:	461a      	mov	r2, r3
 800194e:	4623      	mov	r3, r4
 8001950:	73fb      	strb	r3, [r7, #15]
 8001952:	4603      	mov	r3, r0
 8001954:	81bb      	strh	r3, [r7, #12]
 8001956:	460b      	mov	r3, r1
 8001958:	73bb      	strb	r3, [r7, #14]
 800195a:	4613      	mov	r3, r2
 800195c:	72fb      	strb	r3, [r7, #11]
	strip_num_e strip_num = ws2812_convert_strip_bit_to_strip_num(strip_bit);
 800195e:	7bfb      	ldrb	r3, [r7, #15]
 8001960:	4618      	mov	r0, r3
 8001962:	f7ff ff29 	bl	80017b8 <ws2812_convert_strip_bit_to_strip_num>
 8001966:	4603      	mov	r3, r0
 8001968:	75fb      	strb	r3, [r7, #23]
    (gp_ws28128b_strip[strip_num] + led_num)->red = red * g_max_current_ratio;
 800196a:	7bbb      	ldrb	r3, [r7, #14]
 800196c:	ee07 3a90 	vmov	s15, r3
 8001970:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001974:	4b26      	ldr	r3, [pc, #152]	; (8001a10 <ws2812b_set_led+0xd0>)
 8001976:	edd3 7a00 	vldr	s15, [r3]
 800197a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800197e:	7dfb      	ldrb	r3, [r7, #23]
 8001980:	4a24      	ldr	r2, [pc, #144]	; (8001a14 <ws2812b_set_led+0xd4>)
 8001982:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001986:	89ba      	ldrh	r2, [r7, #12]
 8001988:	4613      	mov	r3, r2
 800198a:	005b      	lsls	r3, r3, #1
 800198c:	4413      	add	r3, r2
 800198e:	440b      	add	r3, r1
 8001990:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001994:	edc7 7a01 	vstr	s15, [r7, #4]
 8001998:	793a      	ldrb	r2, [r7, #4]
 800199a:	b2d2      	uxtb	r2, r2
 800199c:	701a      	strb	r2, [r3, #0]
    (gp_ws28128b_strip[strip_num] + led_num)->green = green * g_max_current_ratio;
 800199e:	7afb      	ldrb	r3, [r7, #11]
 80019a0:	ee07 3a90 	vmov	s15, r3
 80019a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019a8:	4b19      	ldr	r3, [pc, #100]	; (8001a10 <ws2812b_set_led+0xd0>)
 80019aa:	edd3 7a00 	vldr	s15, [r3]
 80019ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019b2:	7dfb      	ldrb	r3, [r7, #23]
 80019b4:	4a17      	ldr	r2, [pc, #92]	; (8001a14 <ws2812b_set_led+0xd4>)
 80019b6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80019ba:	89ba      	ldrh	r2, [r7, #12]
 80019bc:	4613      	mov	r3, r2
 80019be:	005b      	lsls	r3, r3, #1
 80019c0:	4413      	add	r3, r2
 80019c2:	440b      	add	r3, r1
 80019c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80019c8:	edc7 7a01 	vstr	s15, [r7, #4]
 80019cc:	793a      	ldrb	r2, [r7, #4]
 80019ce:	b2d2      	uxtb	r2, r2
 80019d0:	705a      	strb	r2, [r3, #1]
    (gp_ws28128b_strip[strip_num] + led_num)->blue = blue * g_max_current_ratio;
 80019d2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80019d6:	ee07 3a90 	vmov	s15, r3
 80019da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019de:	4b0c      	ldr	r3, [pc, #48]	; (8001a10 <ws2812b_set_led+0xd0>)
 80019e0:	edd3 7a00 	vldr	s15, [r3]
 80019e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019e8:	7dfb      	ldrb	r3, [r7, #23]
 80019ea:	4a0a      	ldr	r2, [pc, #40]	; (8001a14 <ws2812b_set_led+0xd4>)
 80019ec:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80019f0:	89ba      	ldrh	r2, [r7, #12]
 80019f2:	4613      	mov	r3, r2
 80019f4:	005b      	lsls	r3, r3, #1
 80019f6:	4413      	add	r3, r2
 80019f8:	440b      	add	r3, r1
 80019fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80019fe:	edc7 7a01 	vstr	s15, [r7, #4]
 8001a02:	793a      	ldrb	r2, [r7, #4]
 8001a04:	b2d2      	uxtb	r2, r2
 8001a06:	709a      	strb	r2, [r3, #2]
}
 8001a08:	bf00      	nop
 8001a0a:	371c      	adds	r7, #28
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd90      	pop	{r4, r7, pc}
 8001a10:	20000000 	.word	0x20000000
 8001a14:	20000870 	.word	0x20000870

08001a18 <ws2812b_fill_pwm_buffer_strip_one>:



#if defined(STRIP_1_LENGTH)
void ws2812b_fill_pwm_buffer_strip_one(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b086      	sub	sp, #24
 8001a1c:	af00      	add	r7, sp, #0
    uint32_t color = 0;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	60fb      	str	r3, [r7, #12]
    uint32_t strip_size = STRIP_1_LENGTH;
 8001a22:	f44f 731f 	mov.w	r3, #636	; 0x27c
 8001a26:	60bb      	str	r3, [r7, #8]
    uint32_t strip_pwm_offset = ws2812_get_pwm_strip_offset(STRIP_BIT_1);
 8001a28:	2001      	movs	r0, #1
 8001a2a:	f7ff fed3 	bl	80017d4 <ws2812_get_pwm_strip_offset>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	607b      	str	r3, [r7, #4]
    while (!gb_dma_cmplt_strip_2)
 8001a32:	e002      	b.n	8001a3a <ws2812b_fill_pwm_buffer_strip_one+0x22>
    {
        osDelay(1);
 8001a34:	2001      	movs	r0, #1
 8001a36:	f000 ff67 	bl	8002908 <osDelay>
    while (!gb_dma_cmplt_strip_2)
 8001a3a:	4b44      	ldr	r3, [pc, #272]	; (8001b4c <ws2812b_fill_pwm_buffer_strip_one+0x134>)
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	f083 0301 	eor.w	r3, r3, #1
 8001a42:	b2db      	uxtb	r3, r3
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d1f5      	bne.n	8001a34 <ws2812b_fill_pwm_buffer_strip_one+0x1c>
    }
    for (uint16_t iii = 0; iii < strip_size; iii++)
 8001a48:	2300      	movs	r3, #0
 8001a4a:	82fb      	strh	r3, [r7, #22]
 8001a4c:	e046      	b.n	8001adc <ws2812b_fill_pwm_buffer_strip_one+0xc4>
    {
        color = (((gp_ws28128b_strip[STRIP_NUM_1] + iii)->green) << 16) | \
 8001a4e:	4b40      	ldr	r3, [pc, #256]	; (8001b50 <ws2812b_fill_pwm_buffer_strip_one+0x138>)
 8001a50:	6819      	ldr	r1, [r3, #0]
 8001a52:	8afa      	ldrh	r2, [r7, #22]
 8001a54:	4613      	mov	r3, r2
 8001a56:	005b      	lsls	r3, r3, #1
 8001a58:	4413      	add	r3, r2
 8001a5a:	440b      	add	r3, r1
 8001a5c:	785b      	ldrb	r3, [r3, #1]
 8001a5e:	0419      	lsls	r1, r3, #16
                                (((gp_ws28128b_strip[STRIP_NUM_1] + iii)->red) << 8) | \
 8001a60:	4b3b      	ldr	r3, [pc, #236]	; (8001b50 <ws2812b_fill_pwm_buffer_strip_one+0x138>)
 8001a62:	6818      	ldr	r0, [r3, #0]
 8001a64:	8afa      	ldrh	r2, [r7, #22]
 8001a66:	4613      	mov	r3, r2
 8001a68:	005b      	lsls	r3, r3, #1
 8001a6a:	4413      	add	r3, r2
 8001a6c:	4403      	add	r3, r0
 8001a6e:	781b      	ldrb	r3, [r3, #0]
 8001a70:	021b      	lsls	r3, r3, #8
        color = (((gp_ws28128b_strip[STRIP_NUM_1] + iii)->green) << 16) | \
 8001a72:	4319      	orrs	r1, r3
                                (((gp_ws28128b_strip[STRIP_NUM_1] + iii)->blue));
 8001a74:	4b36      	ldr	r3, [pc, #216]	; (8001b50 <ws2812b_fill_pwm_buffer_strip_one+0x138>)
 8001a76:	6818      	ldr	r0, [r3, #0]
 8001a78:	8afa      	ldrh	r2, [r7, #22]
 8001a7a:	4613      	mov	r3, r2
 8001a7c:	005b      	lsls	r3, r3, #1
 8001a7e:	4413      	add	r3, r2
 8001a80:	4403      	add	r3, r0
 8001a82:	789b      	ldrb	r3, [r3, #2]
                                (((gp_ws28128b_strip[STRIP_NUM_1] + iii)->red) << 8) | \
 8001a84:	430b      	orrs	r3, r1
        color = (((gp_ws28128b_strip[STRIP_NUM_1] + iii)->green) << 16) | \
 8001a86:	60fb      	str	r3, [r7, #12]
        for (uint8_t yyy = 0; yyy < BITS_PER_BYTE * sizeof(ws2812b_led_t); yyy++)
 8001a88:	2300      	movs	r3, #0
 8001a8a:	757b      	strb	r3, [r7, #21]
 8001a8c:	e020      	b.n	8001ad0 <ws2812b_fill_pwm_buffer_strip_one+0xb8>
        {
            gp_pwm_data_fill[strip_pwm_offset + (iii * BITS_PER_BYTE * sizeof(ws2812b_led_t)) + yyy] = (color & (1 << (23 - yyy))) ? (uint16_t)(WS2812B_BIT_SET_CYCLES + 1) : (uint16_t)WS2812B_BIT_RESET_CYCLES;
 8001a8e:	7d7b      	ldrb	r3, [r7, #21]
 8001a90:	f1c3 0317 	rsb	r3, r3, #23
 8001a94:	2201      	movs	r2, #1
 8001a96:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9a:	461a      	mov	r2, r3
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d001      	beq.n	8001aa8 <ws2812b_fill_pwm_buffer_strip_one+0x90>
 8001aa4:	2028      	movs	r0, #40	; 0x28
 8001aa6:	e000      	b.n	8001aaa <ws2812b_fill_pwm_buffer_strip_one+0x92>
 8001aa8:	2014      	movs	r0, #20
 8001aaa:	4b2a      	ldr	r3, [pc, #168]	; (8001b54 <ws2812b_fill_pwm_buffer_strip_one+0x13c>)
 8001aac:	6819      	ldr	r1, [r3, #0]
 8001aae:	8afa      	ldrh	r2, [r7, #22]
 8001ab0:	4613      	mov	r3, r2
 8001ab2:	005b      	lsls	r3, r3, #1
 8001ab4:	4413      	add	r3, r2
 8001ab6:	00db      	lsls	r3, r3, #3
 8001ab8:	461a      	mov	r2, r3
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	441a      	add	r2, r3
 8001abe:	7d7b      	ldrb	r3, [r7, #21]
 8001ac0:	4413      	add	r3, r2
 8001ac2:	005b      	lsls	r3, r3, #1
 8001ac4:	440b      	add	r3, r1
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	801a      	strh	r2, [r3, #0]
        for (uint8_t yyy = 0; yyy < BITS_PER_BYTE * sizeof(ws2812b_led_t); yyy++)
 8001aca:	7d7b      	ldrb	r3, [r7, #21]
 8001acc:	3301      	adds	r3, #1
 8001ace:	757b      	strb	r3, [r7, #21]
 8001ad0:	7d7b      	ldrb	r3, [r7, #21]
 8001ad2:	2b17      	cmp	r3, #23
 8001ad4:	d9db      	bls.n	8001a8e <ws2812b_fill_pwm_buffer_strip_one+0x76>
    for (uint16_t iii = 0; iii < strip_size; iii++)
 8001ad6:	8afb      	ldrh	r3, [r7, #22]
 8001ad8:	3301      	adds	r3, #1
 8001ada:	82fb      	strh	r3, [r7, #22]
 8001adc:	8afb      	ldrh	r3, [r7, #22]
 8001ade:	68ba      	ldr	r2, [r7, #8]
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d8b4      	bhi.n	8001a4e <ws2812b_fill_pwm_buffer_strip_one+0x36>
        }
    }
    for (uint16_t iii = 0; iii < WS2812B_RESET_TIME_CYCLES; iii++)
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	827b      	strh	r3, [r7, #18]
 8001ae8:	e012      	b.n	8001b10 <ws2812b_fill_pwm_buffer_strip_one+0xf8>
    {
        gp_pwm_data_fill[(strip_pwm_offset + (strip_size * BITS_PER_BYTE * sizeof(ws2812b_led_t))) + iii] = 0;
 8001aea:	4b1a      	ldr	r3, [pc, #104]	; (8001b54 <ws2812b_fill_pwm_buffer_strip_one+0x13c>)
 8001aec:	6819      	ldr	r1, [r3, #0]
 8001aee:	68ba      	ldr	r2, [r7, #8]
 8001af0:	4613      	mov	r3, r2
 8001af2:	005b      	lsls	r3, r3, #1
 8001af4:	4413      	add	r3, r2
 8001af6:	00db      	lsls	r3, r3, #3
 8001af8:	461a      	mov	r2, r3
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	441a      	add	r2, r3
 8001afe:	8a7b      	ldrh	r3, [r7, #18]
 8001b00:	4413      	add	r3, r2
 8001b02:	005b      	lsls	r3, r3, #1
 8001b04:	440b      	add	r3, r1
 8001b06:	2200      	movs	r2, #0
 8001b08:	801a      	strh	r2, [r3, #0]
    for (uint16_t iii = 0; iii < WS2812B_RESET_TIME_CYCLES; iii++)
 8001b0a:	8a7b      	ldrh	r3, [r7, #18]
 8001b0c:	3301      	adds	r3, #1
 8001b0e:	827b      	strh	r3, [r7, #18]
 8001b10:	8a7b      	ldrh	r3, [r7, #18]
 8001b12:	ee07 3a90 	vmov	s15, r3
 8001b16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b1a:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001b58 <ws2812b_fill_pwm_buffer_strip_one+0x140>
 8001b1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b26:	d4e0      	bmi.n	8001aea <ws2812b_fill_pwm_buffer_strip_one+0xd2>
    }
    gb_dma_cmplt_strip_1 = false;
 8001b28:	4b0c      	ldr	r3, [pc, #48]	; (8001b5c <ws2812b_fill_pwm_buffer_strip_one+0x144>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_Start_DMA(&g_tim1_handle, TIM_CHANNEL_1, (uint32_t *)(gp_pwm_data_fill + strip_pwm_offset), (STRIP_1_LENGTH * BITS_PER_BYTE * sizeof(ws2812b_led_t)) + WS2812B_RESET_TIME_CYCLES);
 8001b2e:	4b09      	ldr	r3, [pc, #36]	; (8001b54 <ws2812b_fill_pwm_buffer_strip_one+0x13c>)
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	005b      	lsls	r3, r3, #1
 8001b36:	441a      	add	r2, r3
 8001b38:	f244 7358 	movw	r3, #18264	; 0x4758
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	4808      	ldr	r0, [pc, #32]	; (8001b60 <ws2812b_fill_pwm_buffer_strip_one+0x148>)
 8001b40:	f005 fe60 	bl	8007804 <HAL_TIM_PWM_Start_DMA>
}
 8001b44:	bf00      	nop
 8001b46:	3718      	adds	r7, #24
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	2000006a 	.word	0x2000006a
 8001b50:	20000870 	.word	0x20000870
 8001b54:	2000086c 	.word	0x2000086c
 8001b58:	453b8000 	.word	0x453b8000
 8001b5c:	20000069 	.word	0x20000069
 8001b60:	200023b4 	.word	0x200023b4

08001b64 <ws2812b_init>:


uint32_t g_size = 0;

void ws2812b_init(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0

#if defined(STRIP_1_LENGTH)
	gp_ws28128b_strip[STRIP_NUM_1] = g_strip_1;
 8001b6a:	4b31      	ldr	r3, [pc, #196]	; (8001c30 <ws2812b_init+0xcc>)
 8001b6c:	4a31      	ldr	r2, [pc, #196]	; (8001c34 <ws2812b_init+0xd0>)
 8001b6e:	601a      	str	r2, [r3, #0]
#endif
#if defined(STRIP_4_LENGTH)
	gp_ws28128b_strip[STRIP_NUM_4] = g_strip_4;
#endif

	uint8_t num_strips = NUM_STRIPS;
 8001b70:	2301      	movs	r3, #1
 8001b72:	70fb      	strb	r3, [r7, #3]
	for (int iii = 0; iii < NUM_STRIPS; iii++) g_all_strip_mask |= 1 << iii;
 8001b74:	2300      	movs	r3, #0
 8001b76:	607b      	str	r3, [r7, #4]
 8001b78:	e00f      	b.n	8001b9a <ws2812b_init+0x36>
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b82:	b21a      	sxth	r2, r3
 8001b84:	4b2c      	ldr	r3, [pc, #176]	; (8001c38 <ws2812b_init+0xd4>)
 8001b86:	881b      	ldrh	r3, [r3, #0]
 8001b88:	b21b      	sxth	r3, r3
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	b21b      	sxth	r3, r3
 8001b8e:	b29a      	uxth	r2, r3
 8001b90:	4b29      	ldr	r3, [pc, #164]	; (8001c38 <ws2812b_init+0xd4>)
 8001b92:	801a      	strh	r2, [r3, #0]
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	3301      	adds	r3, #1
 8001b98:	607b      	str	r3, [r7, #4]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	ddec      	ble.n	8001b7a <ws2812b_init+0x16>
	switch (num_strips)
 8001ba0:	78fb      	ldrb	r3, [r7, #3]
 8001ba2:	2b01      	cmp	r3, #1
 8001ba4:	d110      	bne.n	8001bc8 <ws2812b_init+0x64>
		case 2:
			g_num_leds += STRIP_2_LENGTH;
			if (STRIP_2_LENGTH > g_max_strip_length) g_max_strip_length = STRIP_2_LENGTH;
#endif
		case 1:
			g_num_leds += STRIP_1_LENGTH;
 8001ba6:	4b25      	ldr	r3, [pc, #148]	; (8001c3c <ws2812b_init+0xd8>)
 8001ba8:	881b      	ldrh	r3, [r3, #0]
 8001baa:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8001bae:	b29a      	uxth	r2, r3
 8001bb0:	4b22      	ldr	r3, [pc, #136]	; (8001c3c <ws2812b_init+0xd8>)
 8001bb2:	801a      	strh	r2, [r3, #0]
			if (STRIP_1_LENGTH > g_max_strip_length) g_max_strip_length = STRIP_1_LENGTH;
 8001bb4:	4b22      	ldr	r3, [pc, #136]	; (8001c40 <ws2812b_init+0xdc>)
 8001bb6:	881b      	ldrh	r3, [r3, #0]
 8001bb8:	f5b3 7f1f 	cmp.w	r3, #636	; 0x27c
 8001bbc:	d203      	bcs.n	8001bc6 <ws2812b_init+0x62>
 8001bbe:	4b20      	ldr	r3, [pc, #128]	; (8001c40 <ws2812b_init+0xdc>)
 8001bc0:	f44f 721f 	mov.w	r2, #636	; 0x27c
 8001bc4:	801a      	strh	r2, [r3, #0]
		break;
 8001bc6:	bf00      	nop
	}
    gp_pwm_data_fill = malloc((sizeof(ws2812b_led_t) * BITS_PER_BYTE * g_num_leds) + (NUM_STRIPS * WS2812B_RESET_TIME_CYCLES));
 8001bc8:	4b1c      	ldr	r3, [pc, #112]	; (8001c3c <ws2812b_init+0xd8>)
 8001bca:	881b      	ldrh	r3, [r3, #0]
 8001bcc:	461a      	mov	r2, r3
 8001bce:	4613      	mov	r3, r2
 8001bd0:	005b      	lsls	r3, r3, #1
 8001bd2:	4413      	add	r3, r2
 8001bd4:	00db      	lsls	r3, r3, #3
 8001bd6:	ee07 3a90 	vmov	s15, r3
 8001bda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001bde:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001c44 <ws2812b_init+0xe0>
 8001be2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001be6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001bea:	ee17 0a90 	vmov	r0, s15
 8001bee:	f008 f96d 	bl	8009ecc <malloc>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	461a      	mov	r2, r3
 8001bf6:	4b14      	ldr	r3, [pc, #80]	; (8001c48 <ws2812b_init+0xe4>)
 8001bf8:	601a      	str	r2, [r3, #0]
    //gp_pwm_data_ping = malloc((sizeof(ws2812b_led_t) * BITS_PER_BYTE * g_num_leds) + (NUM_STRIPS * WS2812B_RESET_TIME_CYCLES));
    //gp_pwm_data_pong = malloc((sizeof(ws2812b_led_t) * BITS_PER_BYTE * g_num_leds) + (NUM_STRIPS * WS2812B_RESET_TIME_CYCLES));
    g_size = (sizeof(ws2812b_led_t) * BITS_PER_BYTE * g_num_leds) + (NUM_STRIPS * WS2812B_RESET_TIME_CYCLES);
 8001bfa:	4b10      	ldr	r3, [pc, #64]	; (8001c3c <ws2812b_init+0xd8>)
 8001bfc:	881b      	ldrh	r3, [r3, #0]
 8001bfe:	461a      	mov	r2, r3
 8001c00:	4613      	mov	r3, r2
 8001c02:	005b      	lsls	r3, r3, #1
 8001c04:	4413      	add	r3, r2
 8001c06:	00db      	lsls	r3, r3, #3
 8001c08:	ee07 3a90 	vmov	s15, r3
 8001c0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c10:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8001c44 <ws2812b_init+0xe0>
 8001c14:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001c18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c1c:	ee17 2a90 	vmov	r2, s15
 8001c20:	4b0a      	ldr	r3, [pc, #40]	; (8001c4c <ws2812b_init+0xe8>)
 8001c22:	601a      	str	r2, [r3, #0]
    //gp_pwm_data_fill = malloc((sizeof(ws2812b_led_t) * BITS_PER_BYTE * g_max_strip_length) + WS2812B_RESET_TIME_CYCLES);
	current_monitor_init();
 8001c24:	f7fe ff72 	bl	8000b0c <current_monitor_init>
}
 8001c28:	bf00      	nop
 8001c2a:	3708      	adds	r7, #8
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	20000870 	.word	0x20000870
 8001c34:	200000f0 	.word	0x200000f0
 8001c38:	20000866 	.word	0x20000866
 8001c3c:	20000864 	.word	0x20000864
 8001c40:	20000868 	.word	0x20000868
 8001c44:	453b8000 	.word	0x453b8000
 8001c48:	2000086c 	.word	0x2000086c
 8001c4c:	200008d8 	.word	0x200008d8

08001c50 <ws2812b_show_strip_one>:


void ws2812b_show_strip_one(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
    ws2812b_fill_pwm_buffer_strip_one();
 8001c54:	f7ff fee0 	bl	8001a18 <ws2812b_fill_pwm_buffer_strip_one>
}
 8001c58:	bf00      	nop
 8001c5a:	bd80      	pop	{r7, pc}

08001c5c <task_button_press_interrupt_occurred>:
bool        g_animate_led_pause_flag = false;
bool        g_animate_led_interrupt = false;
bool        g_interrupt_flag[NUM_ISR] = {false};

bool task_button_press_interrupt_occurred(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
    return g_animate_led_interrupt;
 8001c60:	4b03      	ldr	r3, [pc, #12]	; (8001c70 <task_button_press_interrupt_occurred+0x14>)
 8001c62:	781b      	ldrb	r3, [r3, #0]
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	200008ff 	.word	0x200008ff

08001c74 <task_led_ctrl_button_to_isr>:


isr_e task_led_ctrl_button_to_isr(const board_init_push_buttons_e button)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b085      	sub	sp, #20
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	71fb      	strb	r3, [r7, #7]
    isr_e return_val;
    switch (button)
 8001c7e:	79fb      	ldrb	r3, [r7, #7]
 8001c80:	2b03      	cmp	r3, #3
 8001c82:	d817      	bhi.n	8001cb4 <task_led_ctrl_button_to_isr+0x40>
 8001c84:	a201      	add	r2, pc, #4	; (adr r2, 8001c8c <task_led_ctrl_button_to_isr+0x18>)
 8001c86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c8a:	bf00      	nop
 8001c8c:	08001c9d 	.word	0x08001c9d
 8001c90:	08001ca3 	.word	0x08001ca3
 8001c94:	08001ca9 	.word	0x08001ca9
 8001c98:	08001caf 	.word	0x08001caf
    {
        case PUSH_BUTTON_A:
            return_val = ISR_SPEED;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	73fb      	strb	r3, [r7, #15]
        break;
 8001ca0:	e009      	b.n	8001cb6 <task_led_ctrl_button_to_isr+0x42>
        case PUSH_BUTTON_B:
            return_val = ISR_STATE;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	73fb      	strb	r3, [r7, #15]
        break;
 8001ca6:	e006      	b.n	8001cb6 <task_led_ctrl_button_to_isr+0x42>
        case PUSH_BUTTON_C:
            return_val = ISR_COLOR;
 8001ca8:	2302      	movs	r3, #2
 8001caa:	73fb      	strb	r3, [r7, #15]
        break;
 8001cac:	e003      	b.n	8001cb6 <task_led_ctrl_button_to_isr+0x42>
        case PUSH_BUTTON_D:
            return_val = ISR_PAUSE;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	73fb      	strb	r3, [r7, #15]
        break;
 8001cb2:	e000      	b.n	8001cb6 <task_led_ctrl_button_to_isr+0x42>
        default: // do nothing!
        break;
 8001cb4:	bf00      	nop
    }
    return return_val;
 8001cb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	3714      	adds	r7, #20
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc2:	4770      	bx	lr

08001cc4 <task_button_press_ctrl_set_interrupt_flag>:


void task_button_press_ctrl_set_interrupt_flag(const isr_e src)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b083      	sub	sp, #12
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	4603      	mov	r3, r0
 8001ccc:	71fb      	strb	r3, [r7, #7]
    g_animate_led_interrupt = true;
 8001cce:	4b06      	ldr	r3, [pc, #24]	; (8001ce8 <task_button_press_ctrl_set_interrupt_flag+0x24>)
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	701a      	strb	r2, [r3, #0]
    g_interrupt_flag[src] = true;
 8001cd4:	79fb      	ldrb	r3, [r7, #7]
 8001cd6:	4a05      	ldr	r2, [pc, #20]	; (8001cec <task_button_press_ctrl_set_interrupt_flag+0x28>)
 8001cd8:	2101      	movs	r1, #1
 8001cda:	54d1      	strb	r1, [r2, r3]
}
 8001cdc:	bf00      	nop
 8001cde:	370c      	adds	r7, #12
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr
 8001ce8:	200008ff 	.word	0x200008ff
 8001cec:	20000900 	.word	0x20000900

08001cf0 <task_button_press_ctrl_interrupt_flag>:


bool task_button_press_ctrl_interrupt_flag(const isr_e src)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b085      	sub	sp, #20
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	71fb      	strb	r3, [r7, #7]
    bool return_val = g_interrupt_flag[src];
 8001cfa:	79fb      	ldrb	r3, [r7, #7]
 8001cfc:	4a08      	ldr	r2, [pc, #32]	; (8001d20 <task_button_press_ctrl_interrupt_flag+0x30>)
 8001cfe:	5cd3      	ldrb	r3, [r2, r3]
 8001d00:	73fb      	strb	r3, [r7, #15]
    if (return_val) g_interrupt_flag[src] = false; // auto clear
 8001d02:	7bfb      	ldrb	r3, [r7, #15]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d003      	beq.n	8001d10 <task_button_press_ctrl_interrupt_flag+0x20>
 8001d08:	79fb      	ldrb	r3, [r7, #7]
 8001d0a:	4a05      	ldr	r2, [pc, #20]	; (8001d20 <task_button_press_ctrl_interrupt_flag+0x30>)
 8001d0c:	2100      	movs	r1, #0
 8001d0e:	54d1      	strb	r1, [r2, r3]
    return return_val;
 8001d10:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	3714      	adds	r7, #20
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	20000900 	.word	0x20000900

08001d24 <task_button_press_check_interrupts>:


bool task_button_press_check_interrupts(uint8_t *red, uint8_t *green, uint8_t *blue)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b086      	sub	sp, #24
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	60f8      	str	r0, [r7, #12]
 8001d2c:	60b9      	str	r1, [r7, #8]
 8001d2e:	607a      	str	r2, [r7, #4]
    bool return_val = false;
 8001d30:	2300      	movs	r3, #0
 8001d32:	75fb      	strb	r3, [r7, #23]
    if (task_button_press_major_state_change())
 8001d34:	f000 f85a 	bl	8001dec <task_button_press_major_state_change>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d008      	beq.n	8001d50 <task_button_press_check_interrupts+0x2c>
    {
        task_button_press_interrupt_flag_clear();
 8001d3e:	f000 f849 	bl	8001dd4 <task_button_press_interrupt_flag_clear>
        return_val = true;
 8001d42:	2301      	movs	r3, #1
 8001d44:	75fb      	strb	r3, [r7, #23]
        animate_led_solid_custom_color((uint16_t)STRIP_BIT_ALL_SET, COLOR_HEX_BLACK);
 8001d46:	2100      	movs	r1, #0
 8001d48:	2001      	movs	r0, #1
 8001d4a:	f7fe ffe9 	bl	8000d20 <animate_led_solid_custom_color>
 8001d4e:	e039      	b.n	8001dc4 <task_button_press_check_interrupts+0xa0>
    }
    else if (task_button_press_ctrl_interrupt_flag(ISR_STATE))
 8001d50:	2001      	movs	r0, #1
 8001d52:	f7ff ffcd 	bl	8001cf0 <task_button_press_ctrl_interrupt_flag>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d008      	beq.n	8001d6e <task_button_press_check_interrupts+0x4a>
    {
        task_button_press_interrupt_flag_clear();
 8001d5c:	f000 f83a 	bl	8001dd4 <task_button_press_interrupt_flag_clear>
        return_val = true;
 8001d60:	2301      	movs	r3, #1
 8001d62:	75fb      	strb	r3, [r7, #23]
        animate_led_solid_custom_color((uint16_t)STRIP_BIT_ALL_SET, COLOR_HEX_BLACK);
 8001d64:	2100      	movs	r1, #0
 8001d66:	2001      	movs	r0, #1
 8001d68:	f7fe ffda 	bl	8000d20 <animate_led_solid_custom_color>
 8001d6c:	e02a      	b.n	8001dc4 <task_button_press_check_interrupts+0xa0>
    }
    else if (task_button_press_ctrl_interrupt_flag(ISR_PAUSE))
 8001d6e:	2003      	movs	r0, #3
 8001d70:	f7ff ffbe 	bl	8001cf0 <task_button_press_ctrl_interrupt_flag>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d00a      	beq.n	8001d90 <task_button_press_check_interrupts+0x6c>
    {
        task_button_press_interrupt_flag_clear();
 8001d7a:	f000 f82b 	bl	8001dd4 <task_button_press_interrupt_flag_clear>
        while (g_animate_led_pause_flag)
 8001d7e:	e002      	b.n	8001d86 <task_button_press_check_interrupts+0x62>
        {
            osDelay(10);
 8001d80:	200a      	movs	r0, #10
 8001d82:	f000 fdc1 	bl	8002908 <osDelay>
        while (g_animate_led_pause_flag)
 8001d86:	4b12      	ldr	r3, [pc, #72]	; (8001dd0 <task_button_press_check_interrupts+0xac>)
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d1f8      	bne.n	8001d80 <task_button_press_check_interrupts+0x5c>
 8001d8e:	e019      	b.n	8001dc4 <task_button_press_check_interrupts+0xa0>
        }
    }
    else if (task_button_press_ctrl_interrupt_flag(ISR_COLOR))
 8001d90:	2002      	movs	r0, #2
 8001d92:	f7ff ffad 	bl	8001cf0 <task_button_press_ctrl_interrupt_flag>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d013      	beq.n	8001dc4 <task_button_press_check_interrupts+0xa0>
    {
        task_button_press_interrupt_flag_clear();
 8001d9c:	f000 f81a 	bl	8001dd4 <task_button_press_interrupt_flag_clear>
        // interrupt modifies the current color... apply it to the animation!
        *red = task_led_ctrl_color_red_hex();
 8001da0:	f000 fb38 	bl	8002414 <task_led_ctrl_color_red_hex>
 8001da4:	4603      	mov	r3, r0
 8001da6:	461a      	mov	r2, r3
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	701a      	strb	r2, [r3, #0]
        *green = task_led_ctrl_color_green_hex();
 8001dac:	f000 fb5a 	bl	8002464 <task_led_ctrl_color_green_hex>
 8001db0:	4603      	mov	r3, r0
 8001db2:	461a      	mov	r2, r3
 8001db4:	68bb      	ldr	r3, [r7, #8]
 8001db6:	701a      	strb	r2, [r3, #0]
        *blue = task_led_ctrl_color_blue_hex();
 8001db8:	f000 fb7c 	bl	80024b4 <task_led_ctrl_color_blue_hex>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	461a      	mov	r2, r3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	701a      	strb	r2, [r3, #0]
    }
    return return_val;
 8001dc4:	7dfb      	ldrb	r3, [r7, #23]
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3718      	adds	r7, #24
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	200008fe 	.word	0x200008fe

08001dd4 <task_button_press_interrupt_flag_clear>:


void task_button_press_interrupt_flag_clear(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0
    g_animate_led_interrupt = false;
 8001dd8:	4b03      	ldr	r3, [pc, #12]	; (8001de8 <task_button_press_interrupt_flag_clear+0x14>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	701a      	strb	r2, [r3, #0]
}
 8001dde:	bf00      	nop
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr
 8001de8:	200008ff 	.word	0x200008ff

08001dec <task_button_press_major_state_change>:
uint32_t c_ok_count = 0;
uint32_t d_ok_count = 0;


bool task_button_press_major_state_change(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
    return task_button_press_major_change;
 8001df0:	4b03      	ldr	r3, [pc, #12]	; (8001e00 <task_button_press_major_state_change+0x14>)
 8001df2:	781b      	ldrb	r3, [r3, #0]
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr
 8001dfe:	bf00      	nop
 8001e00:	200008fd 	.word	0x200008fd

08001e04 <task_button_press>:
    task_button_press_major_change = false;
}


void task_button_press(void *argument)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b086      	sub	sp, #24
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
    uint32_t button_pressed_bit = 0;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	60bb      	str	r3, [r7, #8]
    uint32_t timestamp_diff = 0;
 8001e10:	2300      	movs	r3, #0
 8001e12:	60fb      	str	r3, [r7, #12]
    color_hex_code_e color = COLOR_HEX_BLACK;
 8001e14:	2300      	movs	r3, #0
 8001e16:	617b      	str	r3, [r7, #20]
    IRQn_Type irq_type = 0;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	74fb      	strb	r3, [r7, #19]
    while (1)
    {
        xTaskNotifyWait(0, button_pressed_bit, &button_pressed_bit, portMAX_DELAY);
 8001e1c:	68b9      	ldr	r1, [r7, #8]
 8001e1e:	f107 0208 	add.w	r2, r7, #8
 8001e22:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e26:	2000      	movs	r0, #0
 8001e28:	f002 fa1a 	bl	8004260 <xTaskNotifyWait>
        HAL_GPIO_WritePin(PIN_PORT_B, PIN_INT_LVL_EN, GPIO_PIN_RESET);
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	2101      	movs	r1, #1
 8001e30:	488b      	ldr	r0, [pc, #556]	; (8002060 <task_button_press+0x25c>)
 8001e32:	f004 f909 	bl	8006048 <HAL_GPIO_WritePin>
        osDelay(700);
 8001e36:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8001e3a:	f000 fd65 	bl	8002908 <osDelay>
        HAL_GPIO_WritePin(PIN_PORT_B, PIN_INT_LVL_EN, GPIO_PIN_SET);
 8001e3e:	2201      	movs	r2, #1
 8001e40:	2101      	movs	r1, #1
 8001e42:	4887      	ldr	r0, [pc, #540]	; (8002060 <task_button_press+0x25c>)
 8001e44:	f004 f900 	bl	8006048 <HAL_GPIO_WritePin>

        timestamp_diff = g_button_press_timestamp[(board_init_push_buttons_e) button_pressed_bit][TIMESTAMP_CURRENT] - \
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	b2db      	uxtb	r3, r3
 8001e4c:	461a      	mov	r2, r3
 8001e4e:	4b85      	ldr	r3, [pc, #532]	; (8002064 <task_button_press+0x260>)
 8001e50:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
                        g_button_press_timestamp[(board_init_push_buttons_e)button_pressed_bit][TIMESTAMP_PREVIOUS];
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	4982      	ldr	r1, [pc, #520]	; (8002064 <task_button_press+0x260>)
 8001e5a:	00db      	lsls	r3, r3, #3
 8001e5c:	440b      	add	r3, r1
 8001e5e:	685b      	ldr	r3, [r3, #4]
        timestamp_diff = g_button_press_timestamp[(board_init_push_buttons_e) button_pressed_bit][TIMESTAMP_CURRENT] - \
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	60fb      	str	r3, [r7, #12]
        if (timestamp_diff < SWITCH_FAST_PRESS_TIME_MILLISECONDS) fast_press_count++;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001e6a:	d206      	bcs.n	8001e7a <task_button_press+0x76>
 8001e6c:	4b7e      	ldr	r3, [pc, #504]	; (8002068 <task_button_press+0x264>)
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	3301      	adds	r3, #1
 8001e72:	b2da      	uxtb	r2, r3
 8001e74:	4b7c      	ldr	r3, [pc, #496]	; (8002068 <task_button_press+0x264>)
 8001e76:	701a      	strb	r2, [r3, #0]
 8001e78:	e002      	b.n	8001e80 <task_button_press+0x7c>
        else fast_press_count = 0;
 8001e7a:	4b7b      	ldr	r3, [pc, #492]	; (8002068 <task_button_press+0x264>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	701a      	strb	r2, [r3, #0]
        task_button_press_ctrl_set_interrupt_flag(task_led_ctrl_button_to_isr((board_init_push_buttons_e) button_pressed_bit));
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	b2db      	uxtb	r3, r3
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7ff fef5 	bl	8001c74 <task_led_ctrl_button_to_isr>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f7ff ff19 	bl	8001cc4 <task_button_press_ctrl_set_interrupt_flag>
        if (fast_press_count >= (SWITCH_HISTORY_DEPTH-1))
 8001e92:	4b75      	ldr	r3, [pc, #468]	; (8002068 <task_button_press+0x264>)
 8001e94:	781b      	ldrb	r3, [r3, #0]
 8001e96:	2b03      	cmp	r3, #3
 8001e98:	d975      	bls.n	8001f86 <task_button_press+0x182>
        {
            task_button_press_major_change = true;
 8001e9a:	4b74      	ldr	r3, [pc, #464]	; (800206c <task_button_press+0x268>)
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	701a      	strb	r2, [r3, #0]
            fast_press_count = 0;
 8001ea0:	4b71      	ldr	r3, [pc, #452]	; (8002068 <task_button_press+0x264>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	701a      	strb	r2, [r3, #0]
            switch ((board_init_push_buttons_e) button_pressed_bit)
 8001ea6:	68bb      	ldr	r3, [r7, #8]
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	2b03      	cmp	r3, #3
 8001eac:	d841      	bhi.n	8001f32 <task_button_press+0x12e>
 8001eae:	a201      	add	r2, pc, #4	; (adr r2, 8001eb4 <task_button_press+0xb0>)
 8001eb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001eb4:	08001ec5 	.word	0x08001ec5
 8001eb8:	08001edf 	.word	0x08001edf
 8001ebc:	08001efb 	.word	0x08001efb
 8001ec0:	08001f15 	.word	0x08001f15
            {
                case PUSH_BUTTON_A:
                    a_ok_count++;
 8001ec4:	4b6a      	ldr	r3, [pc, #424]	; (8002070 <task_button_press+0x26c>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	3301      	adds	r3, #1
 8001eca:	4a69      	ldr	r2, [pc, #420]	; (8002070 <task_button_press+0x26c>)
 8001ecc:	6013      	str	r3, [r2, #0]
                    color = COLOR_HEX_GREEN;
 8001ece:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001ed2:	617b      	str	r3, [r7, #20]
                    irq_type = PUSH_BUTTON_A_IRQ;
 8001ed4:	2308      	movs	r3, #8
 8001ed6:	74fb      	strb	r3, [r7, #19]
                    task_led_ctrl_speed_reset();
 8001ed8:	f000 fb8c 	bl	80025f4 <task_led_ctrl_speed_reset>

                break;
 8001edc:	e02a      	b.n	8001f34 <task_button_press+0x130>
                case PUSH_BUTTON_B:
                    b_ok_count++;
 8001ede:	4b65      	ldr	r3, [pc, #404]	; (8002074 <task_button_press+0x270>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	3301      	adds	r3, #1
 8001ee4:	4a63      	ldr	r2, [pc, #396]	; (8002074 <task_button_press+0x270>)
 8001ee6:	6013      	str	r3, [r2, #0]
                    color = COLOR_HEX_BLUE;
 8001ee8:	23ff      	movs	r3, #255	; 0xff
 8001eea:	617b      	str	r3, [r7, #20]
                    irq_type = PUSH_BUTTON_B_IRQ;
 8001eec:	2328      	movs	r3, #40	; 0x28
 8001eee:	74fb      	strb	r3, [r7, #19]
                    task_led_ctrl_animate_iteration_reset();
 8001ef0:	f000 fb8c 	bl	800260c <task_led_ctrl_animate_iteration_reset>
                    task_led_ctrl_animate_state_demo(); // enter demo state
 8001ef4:	f000 fbb4 	bl	8002660 <task_led_ctrl_animate_state_demo>
                break;
 8001ef8:	e01c      	b.n	8001f34 <task_button_press+0x130>
                case PUSH_BUTTON_C:
                    c_ok_count++;
 8001efa:	4b5f      	ldr	r3, [pc, #380]	; (8002078 <task_button_press+0x274>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	3301      	adds	r3, #1
 8001f00:	4a5d      	ldr	r2, [pc, #372]	; (8002078 <task_button_press+0x274>)
 8001f02:	6013      	str	r3, [r2, #0]
                    color = COLOR_HEX_RED;
 8001f04:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
 8001f08:	617b      	str	r3, [r7, #20]
                    irq_type = PUSH_BUTTON_C_IRQ;
 8001f0a:	2317      	movs	r3, #23
 8001f0c:	74fb      	strb	r3, [r7, #19]
                    // don't change iteration count.  Simply go to color demo mode.
                    task_led_ctrl_color_state_demo();
 8001f0e:	f000 fa33 	bl	8002378 <task_led_ctrl_color_state_demo>
                break;
 8001f12:	e00f      	b.n	8001f34 <task_button_press+0x130>
                case PUSH_BUTTON_D:
                    task_led_ctrl_brightness_adjust();
 8001f14:	f000 f9ca 	bl	80022ac <task_led_ctrl_brightness_adjust>
                    task_led_ctrl_clear_pause();
 8001f18:	f000 f9f8 	bl	800230c <task_led_ctrl_clear_pause>
                    d_ok_count++;
 8001f1c:	4b57      	ldr	r3, [pc, #348]	; (800207c <task_button_press+0x278>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	3301      	adds	r3, #1
 8001f22:	4a56      	ldr	r2, [pc, #344]	; (800207c <task_button_press+0x278>)
 8001f24:	6013      	str	r3, [r2, #0]
                    color = COLOR_HEX_WHITE;
 8001f26:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8001f2a:	617b      	str	r3, [r7, #20]
                    irq_type = PUSH_BUTTON_D_IRQ;
 8001f2c:	2306      	movs	r3, #6
 8001f2e:	74fb      	strb	r3, [r7, #19]
                break;
 8001f30:	e000      	b.n	8001f34 <task_button_press+0x130>
                default:
                break;
 8001f32:	bf00      	nop
            }
            for (uint8_t iii = 0; iii < 3; iii++)
 8001f34:	2300      	movs	r3, #0
 8001f36:	74bb      	strb	r3, [r7, #18]
 8001f38:	e012      	b.n	8001f60 <task_button_press+0x15c>
            {
                animate_led_solid_custom_color((uint16_t)STRIP_BIT_ALL_SET, color);
 8001f3a:	6979      	ldr	r1, [r7, #20]
 8001f3c:	2001      	movs	r0, #1
 8001f3e:	f7fe feef 	bl	8000d20 <animate_led_solid_custom_color>
                osDelay(500);
 8001f42:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001f46:	f000 fcdf 	bl	8002908 <osDelay>
                animate_led_solid_custom_color((uint16_t)STRIP_BIT_ALL_SET, COLOR_HEX_BLACK);
 8001f4a:	2100      	movs	r1, #0
 8001f4c:	2001      	movs	r0, #1
 8001f4e:	f7fe fee7 	bl	8000d20 <animate_led_solid_custom_color>
                osDelay(500);
 8001f52:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001f56:	f000 fcd7 	bl	8002908 <osDelay>
            for (uint8_t iii = 0; iii < 3; iii++)
 8001f5a:	7cbb      	ldrb	r3, [r7, #18]
 8001f5c:	3301      	adds	r3, #1
 8001f5e:	74bb      	strb	r3, [r7, #18]
 8001f60:	7cbb      	ldrb	r3, [r7, #18]
 8001f62:	2b02      	cmp	r3, #2
 8001f64:	d9e9      	bls.n	8001f3a <task_button_press+0x136>
            }
            HAL_NVIC_SetPriority(irq_type, 24, 0);
 8001f66:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	2118      	movs	r1, #24
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f003 fc2b 	bl	80057ca <HAL_NVIC_SetPriority>
            HAL_NVIC_EnableIRQ(irq_type);
 8001f74:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f003 fc42 	bl	8005802 <HAL_NVIC_EnableIRQ>
            task_button_press_major_change = false;
 8001f7e:	4b3b      	ldr	r3, [pc, #236]	; (800206c <task_button_press+0x268>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	701a      	strb	r2, [r3, #0]
 8001f84:	e74a      	b.n	8001e1c <task_button_press+0x18>
        }
        else
        {
            // no state change here
            task_button_press_ctrl_set_interrupt_flag(task_led_ctrl_button_to_isr((board_init_push_buttons_e) button_pressed_bit));
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	b2db      	uxtb	r3, r3
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f7ff fe72 	bl	8001c74 <task_led_ctrl_button_to_isr>
 8001f90:	4603      	mov	r3, r0
 8001f92:	4618      	mov	r0, r3
 8001f94:	f7ff fe96 	bl	8001cc4 <task_button_press_ctrl_set_interrupt_flag>
            switch ((board_init_push_buttons_e) button_pressed_bit)
 8001f98:	68bb      	ldr	r3, [r7, #8]
 8001f9a:	b2db      	uxtb	r3, r3
 8001f9c:	2b03      	cmp	r3, #3
 8001f9e:	d85d      	bhi.n	800205c <task_button_press+0x258>
 8001fa0:	a201      	add	r2, pc, #4	; (adr r2, 8001fa8 <task_button_press+0x1a4>)
 8001fa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fa6:	bf00      	nop
 8001fa8:	08001fb9 	.word	0x08001fb9
 8001fac:	08001fd9 	.word	0x08001fd9
 8001fb0:	0800200d 	.word	0x0800200d
 8001fb4:	0800203d 	.word	0x0800203d
            {
                case PUSH_BUTTON_A:
                    a_ok_count++;
 8001fb8:	4b2d      	ldr	r3, [pc, #180]	; (8002070 <task_button_press+0x26c>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	3301      	adds	r3, #1
 8001fbe:	4a2c      	ldr	r2, [pc, #176]	; (8002070 <task_button_press+0x26c>)
 8001fc0:	6013      	str	r3, [r2, #0]
                    task_led_ctrl_speed_adjust();
 8001fc2:	f000 faff 	bl	80025c4 <task_led_ctrl_speed_adjust>
                    HAL_NVIC_SetPriority(PUSH_BUTTON_A_IRQ, 24, 0);
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	2118      	movs	r1, #24
 8001fca:	2008      	movs	r0, #8
 8001fcc:	f003 fbfd 	bl	80057ca <HAL_NVIC_SetPriority>
                    HAL_NVIC_EnableIRQ(PUSH_BUTTON_A_IRQ);
 8001fd0:	2008      	movs	r0, #8
 8001fd2:	f003 fc16 	bl	8005802 <HAL_NVIC_EnableIRQ>
                break;
 8001fd6:	e042      	b.n	800205e <task_button_press+0x25a>
                case PUSH_BUTTON_B:
                    b_ok_count++;
 8001fd8:	4b26      	ldr	r3, [pc, #152]	; (8002074 <task_button_press+0x270>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	3301      	adds	r3, #1
 8001fde:	4a25      	ldr	r2, [pc, #148]	; (8002074 <task_button_press+0x270>)
 8001fe0:	6013      	str	r3, [r2, #0]
                    if (MASTER_LED_STATE_DEMO == task_led_ctrl_animate_state())
 8001fe2:	f000 fb65 	bl	80026b0 <task_led_ctrl_animate_state>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d102      	bne.n	8001ff2 <task_button_press+0x1ee>
                    {
                        task_led_ctrl_animate_state_fixed(); // animation count is auto cleared here.
 8001fec:	f000 fb4a 	bl	8002684 <task_led_ctrl_animate_state_fixed>
 8001ff0:	e003      	b.n	8001ffa <task_button_press+0x1f6>
                    }
                    else
                    {
                        task_led_ctrl_animate_iteration_reset();
 8001ff2:	f000 fb0b 	bl	800260c <task_led_ctrl_animate_iteration_reset>
                        task_led_ctrl_animate_adjust_state();
 8001ff6:	f000 fb15 	bl	8002624 <task_led_ctrl_animate_adjust_state>
                    }
                    HAL_NVIC_SetPriority(PUSH_BUTTON_B_IRQ, 24, 0);
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	2118      	movs	r1, #24
 8001ffe:	2028      	movs	r0, #40	; 0x28
 8002000:	f003 fbe3 	bl	80057ca <HAL_NVIC_SetPriority>
                    HAL_NVIC_EnableIRQ(PUSH_BUTTON_B_IRQ);
 8002004:	2028      	movs	r0, #40	; 0x28
 8002006:	f003 fbfc 	bl	8005802 <HAL_NVIC_EnableIRQ>
                break;
 800200a:	e028      	b.n	800205e <task_button_press+0x25a>
                case PUSH_BUTTON_C:
                    c_ok_count++;
 800200c:	4b1a      	ldr	r3, [pc, #104]	; (8002078 <task_button_press+0x274>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	3301      	adds	r3, #1
 8002012:	4a19      	ldr	r2, [pc, #100]	; (8002078 <task_button_press+0x274>)
 8002014:	6013      	str	r3, [r2, #0]
                    if (MASTER_COLOR_STATE_DEMO == task_led_ctrl_color_state())
 8002016:	f000 f9a3 	bl	8002360 <task_led_ctrl_color_state>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d102      	bne.n	8002026 <task_button_press+0x222>
                    {
                        task_led_ctrl_color_state_fixed();
 8002020:	f000 f9b6 	bl	8002390 <task_led_ctrl_color_state_fixed>
 8002024:	e001      	b.n	800202a <task_button_press+0x226>
                    }
                    else
                    {
                        task_led_ctrl_color_adjust();
 8002026:	f000 f9c5 	bl	80023b4 <task_led_ctrl_color_adjust>
                    }
                    HAL_NVIC_SetPriority(PUSH_BUTTON_C_IRQ, 24, 0);
 800202a:	2200      	movs	r2, #0
 800202c:	2118      	movs	r1, #24
 800202e:	2017      	movs	r0, #23
 8002030:	f003 fbcb 	bl	80057ca <HAL_NVIC_SetPriority>
                    HAL_NVIC_EnableIRQ(PUSH_BUTTON_C_IRQ);
 8002034:	2017      	movs	r0, #23
 8002036:	f003 fbe4 	bl	8005802 <HAL_NVIC_EnableIRQ>

                break;
 800203a:	e010      	b.n	800205e <task_button_press+0x25a>
                case PUSH_BUTTON_D:
                    d_ok_count++;
 800203c:	4b0f      	ldr	r3, [pc, #60]	; (800207c <task_button_press+0x278>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	3301      	adds	r3, #1
 8002042:	4a0e      	ldr	r2, [pc, #56]	; (800207c <task_button_press+0x278>)
 8002044:	6013      	str	r3, [r2, #0]
                    task_led_ctrl_pause();
 8002046:	f000 f96d 	bl	8002324 <task_led_ctrl_pause>
                    HAL_NVIC_SetPriority(PUSH_BUTTON_D_IRQ, 24, 0);
 800204a:	2200      	movs	r2, #0
 800204c:	2118      	movs	r1, #24
 800204e:	2006      	movs	r0, #6
 8002050:	f003 fbbb 	bl	80057ca <HAL_NVIC_SetPriority>
                    HAL_NVIC_EnableIRQ(PUSH_BUTTON_D_IRQ);
 8002054:	2006      	movs	r0, #6
 8002056:	f003 fbd4 	bl	8005802 <HAL_NVIC_EnableIRQ>
                break;
 800205a:	e000      	b.n	800205e <task_button_press+0x25a>
                default:
                break;
 800205c:	bf00      	nop
        xTaskNotifyWait(0, button_pressed_bit, &button_pressed_bit, portMAX_DELAY);
 800205e:	e6dd      	b.n	8001e1c <task_button_press+0x18>
 8002060:	48000400 	.word	0x48000400
 8002064:	200008dc 	.word	0x200008dc
 8002068:	200008fc 	.word	0x200008fc
 800206c:	200008fd 	.word	0x200008fd
 8002070:	20000904 	.word	0x20000904
 8002074:	20000908 	.word	0x20000908
 8002078:	2000090c 	.word	0x2000090c
 800207c:	20000910 	.word	0x20000910

08002080 <task_led_ctrl_adjust_parameters>:
extern bool             task_button_press_major_change;


static void task_led_ctrl_adjust_parameters(const task_led_ctrl_loop_iterations_e max_iterations,
                                            const task_led_ctrl_delay_ms_e animation_delay_ms)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	af00      	add	r7, sp, #0
 8002086:	4603      	mov	r3, r0
 8002088:	460a      	mov	r2, r1
 800208a:	71fb      	strb	r3, [r7, #7]
 800208c:	4613      	mov	r3, r2
 800208e:	80bb      	strh	r3, [r7, #4]
    g_animation_iterations++;
 8002090:	4b18      	ldr	r3, [pc, #96]	; (80020f4 <task_led_ctrl_adjust_parameters+0x74>)
 8002092:	781b      	ldrb	r3, [r3, #0]
 8002094:	3301      	adds	r3, #1
 8002096:	b2da      	uxtb	r2, r3
 8002098:	4b16      	ldr	r3, [pc, #88]	; (80020f4 <task_led_ctrl_adjust_parameters+0x74>)
 800209a:	701a      	strb	r2, [r3, #0]
    if (MASTER_LED_STATE_DEMO == g_master_led_state)
 800209c:	4b16      	ldr	r3, [pc, #88]	; (80020f8 <task_led_ctrl_adjust_parameters+0x78>)
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d11b      	bne.n	80020dc <task_led_ctrl_adjust_parameters+0x5c>
    {
        if (TASK_LED_CTRL_DELAY_MS_0 != animation_delay_ms) task_led_ctrl_delay(animation_delay_ms);
 80020a4:	88bb      	ldrh	r3, [r7, #4]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d003      	beq.n	80020b2 <task_led_ctrl_adjust_parameters+0x32>
 80020aa:	88bb      	ldrh	r3, [r7, #4]
 80020ac:	4618      	mov	r0, r3
 80020ae:	f000 f8e7 	bl	8002280 <task_led_ctrl_delay>
        if (max_iterations == g_animation_iterations)
 80020b2:	4b10      	ldr	r3, [pc, #64]	; (80020f4 <task_led_ctrl_adjust_parameters+0x74>)
 80020b4:	781b      	ldrb	r3, [r3, #0]
 80020b6:	79fa      	ldrb	r2, [r7, #7]
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d10f      	bne.n	80020dc <task_led_ctrl_adjust_parameters+0x5c>
        {
            g_led_state = (led_state_e) (g_led_state + 1);
 80020bc:	4b0f      	ldr	r3, [pc, #60]	; (80020fc <task_led_ctrl_adjust_parameters+0x7c>)
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	3301      	adds	r3, #1
 80020c2:	b2da      	uxtb	r2, r3
 80020c4:	4b0d      	ldr	r3, [pc, #52]	; (80020fc <task_led_ctrl_adjust_parameters+0x7c>)
 80020c6:	701a      	strb	r2, [r3, #0]
            if (NUM_LED_STATES == g_led_state) g_led_state = LED_STATE_FIRST;
 80020c8:	4b0c      	ldr	r3, [pc, #48]	; (80020fc <task_led_ctrl_adjust_parameters+0x7c>)
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	2b0a      	cmp	r3, #10
 80020ce:	d102      	bne.n	80020d6 <task_led_ctrl_adjust_parameters+0x56>
 80020d0:	4b0a      	ldr	r3, [pc, #40]	; (80020fc <task_led_ctrl_adjust_parameters+0x7c>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	701a      	strb	r2, [r3, #0]
            g_animation_iterations = 0;
 80020d6:	4b07      	ldr	r3, [pc, #28]	; (80020f4 <task_led_ctrl_adjust_parameters+0x74>)
 80020d8:	2200      	movs	r2, #0
 80020da:	701a      	strb	r2, [r3, #0]
        }
    }
    if (MASTER_COLOR_STATE_DEMO == task_led_ctrl_color_state()) task_led_ctrl_color_random();
 80020dc:	f000 f940 	bl	8002360 <task_led_ctrl_color_state>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d101      	bne.n	80020ea <task_led_ctrl_adjust_parameters+0x6a>
 80020e6:	f000 fa0b 	bl	8002500 <task_led_ctrl_color_random>
}
 80020ea:	bf00      	nop
 80020ec:	3708      	adds	r7, #8
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	20000919 	.word	0x20000919
 80020f8:	20000914 	.word	0x20000914
 80020fc:	20000915 	.word	0x20000915

08002100 <task_led_ctrl_strip_one>:


void task_led_ctrl_strip_one(void *argument)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b084      	sub	sp, #16
 8002104:	af02      	add	r7, sp, #8
 8002106:	6078      	str	r0, [r7, #4]
    osDelay(10);
 8002108:	200a      	movs	r0, #10
 800210a:	f000 fbfd 	bl	8002908 <osDelay>
    while (1)
    {
        while(task_button_press_major_state_change()) osDelay(100);
 800210e:	e002      	b.n	8002116 <task_led_ctrl_strip_one+0x16>
 8002110:	2064      	movs	r0, #100	; 0x64
 8002112:	f000 fbf9 	bl	8002908 <osDelay>
 8002116:	f7ff fe69 	bl	8001dec <task_button_press_major_state_change>
 800211a:	4603      	mov	r3, r0
 800211c:	2b00      	cmp	r3, #0
 800211e:	d1f7      	bne.n	8002110 <task_led_ctrl_strip_one+0x10>

        if (flash_info_animation_enabled(g_led_state))
 8002120:	4b55      	ldr	r3, [pc, #340]	; (8002278 <task_led_ctrl_strip_one+0x178>)
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	4618      	mov	r0, r3
 8002126:	f007 fd15 	bl	8009b54 <flash_info_animation_enabled>
 800212a:	4603      	mov	r3, r0
 800212c:	2b00      	cmp	r3, #0
 800212e:	d0f2      	beq.n	8002116 <task_led_ctrl_strip_one+0x16>
        {
            switch(g_led_state)
 8002130:	4b51      	ldr	r3, [pc, #324]	; (8002278 <task_led_ctrl_strip_one+0x178>)
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	2b09      	cmp	r3, #9
 8002136:	f200 809d 	bhi.w	8002274 <task_led_ctrl_strip_one+0x174>
 800213a:	a201      	add	r2, pc, #4	; (adr r2, 8002140 <task_led_ctrl_strip_one+0x40>)
 800213c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002140:	0800225b 	.word	0x0800225b
 8002144:	08002169 	.word	0x08002169
 8002148:	0800217f 	.word	0x0800217f
 800214c:	080021b5 	.word	0x080021b5
 8002150:	080021cd 	.word	0x080021cd
 8002154:	080021e1 	.word	0x080021e1
 8002158:	080021f3 	.word	0x080021f3
 800215c:	0800220d 	.word	0x0800220d
 8002160:	0800221f 	.word	0x0800221f
 8002164:	08002237 	.word	0x08002237
            {
                case LED_STATE_WHITE_COLOR:
                    animate_led_solid_custom_color((uint16_t)STRIP_BIT_1, COLOR_HEX_WHITE);
 8002168:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800216c:	2001      	movs	r0, #1
 800216e:	f7fe fdd7 	bl	8000d20 <animate_led_solid_custom_color>
                    task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_1, TASK_LED_CTRL_DELAY_MS_5000);
 8002172:	f241 3188 	movw	r1, #5000	; 0x1388
 8002176:	2001      	movs	r0, #1
 8002178:	f7ff ff82 	bl	8002080 <task_led_ctrl_adjust_parameters>
                break;
 800217c:	e07b      	b.n	8002276 <task_led_ctrl_strip_one+0x176>
                case LED_STATE_SOLID_COLOR:
                    animate_led_solid_custom_color((uint16_t)STRIP_BIT_1, task_led_ctrl_color_hex());
 800217e:	f000 f937 	bl	80023f0 <task_led_ctrl_color_hex>
 8002182:	4603      	mov	r3, r0
 8002184:	4619      	mov	r1, r3
 8002186:	2001      	movs	r0, #1
 8002188:	f7fe fdca 	bl	8000d20 <animate_led_solid_custom_color>
                    if (MASTER_LED_STATE_FIXED == g_master_led_state)
 800218c:	4b3b      	ldr	r3, [pc, #236]	; (800227c <task_led_ctrl_strip_one+0x17c>)
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	2b01      	cmp	r3, #1
 8002192:	d109      	bne.n	80021a8 <task_led_ctrl_strip_one+0xa8>
                    {
                        task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_5, TASK_LED_CTRL_DELAY_MS_1000);
 8002194:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002198:	2005      	movs	r0, #5
 800219a:	f7ff ff71 	bl	8002080 <task_led_ctrl_adjust_parameters>
                        task_led_ctrl_delay(1000);
 800219e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80021a2:	f000 f86d 	bl	8002280 <task_led_ctrl_delay>
                    }
                    else task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_5, TASK_LED_CTRL_DELAY_MS_5000);
                break;
 80021a6:	e066      	b.n	8002276 <task_led_ctrl_strip_one+0x176>
                    else task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_5, TASK_LED_CTRL_DELAY_MS_5000);
 80021a8:	f241 3188 	movw	r1, #5000	; 0x1388
 80021ac:	2005      	movs	r0, #5
 80021ae:	f7ff ff67 	bl	8002080 <task_led_ctrl_adjust_parameters>
                break;
 80021b2:	e060      	b.n	8002276 <task_led_ctrl_strip_one+0x176>
                case LED_STATE_SPARKLE_NO_FILL:
                    animate_led_turn_all_pixels_off();
 80021b4:	f7fe fdd6 	bl	8000d64 <animate_led_turn_all_pixels_off>
                    animate_led_sparkle_only_random_color(STRIP_BIT_1, false, 100);//random(0, 50));
 80021b8:	2264      	movs	r2, #100	; 0x64
 80021ba:	2100      	movs	r1, #0
 80021bc:	2001      	movs	r0, #1
 80021be:	f7fe fff1 	bl	80011a4 <animate_led_sparkle_only_random_color>
                    task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_5, TASK_LED_CTRL_DELAY_MS_0);
 80021c2:	2100      	movs	r1, #0
 80021c4:	2005      	movs	r0, #5
 80021c6:	f7ff ff5b 	bl	8002080 <task_led_ctrl_adjust_parameters>
                break;
 80021ca:	e054      	b.n	8002276 <task_led_ctrl_strip_one+0x176>
                case LED_STATE_SPARKLE_FILL:
                    animate_led_sparkle_only_random_color(STRIP_BIT_1, true, 100);
 80021cc:	2264      	movs	r2, #100	; 0x64
 80021ce:	2101      	movs	r1, #1
 80021d0:	2001      	movs	r0, #1
 80021d2:	f7fe ffe7 	bl	80011a4 <animate_led_sparkle_only_random_color>
                    task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_10, TASK_LED_CTRL_DELAY_MS_0);
 80021d6:	2100      	movs	r1, #0
 80021d8:	200a      	movs	r0, #10
 80021da:	f7ff ff51 	bl	8002080 <task_led_ctrl_adjust_parameters>
                break;
 80021de:	e04a      	b.n	8002276 <task_led_ctrl_strip_one+0x176>
                case LED_STATE_RAINBOW_CYCLE:
                    animate_led_rainbow_cycle(STRIP_BIT_1, 10);
 80021e0:	210a      	movs	r1, #10
 80021e2:	2001      	movs	r0, #1
 80021e4:	f7ff f870 	bl	80012c8 <animate_led_rainbow_cycle>
                    task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_5, TASK_LED_CTRL_DELAY_MS_0);
 80021e8:	2100      	movs	r1, #0
 80021ea:	2005      	movs	r0, #5
 80021ec:	f7ff ff48 	bl	8002080 <task_led_ctrl_adjust_parameters>
                break;
 80021f0:	e041      	b.n	8002276 <task_led_ctrl_strip_one+0x176>
                case LED_STATE_THEATER_CHASE:
                    animate_led_theater_chase(STRIP_BIT_1, task_led_ctrl_color_hex(), 20);
 80021f2:	f000 f8fd 	bl	80023f0 <task_led_ctrl_color_hex>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2214      	movs	r2, #20
 80021fa:	4619      	mov	r1, r3
 80021fc:	2001      	movs	r0, #1
 80021fe:	f7ff f947 	bl	8001490 <animate_led_theater_chase>
                    task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_10, TASK_LED_CTRL_DELAY_MS_0);
 8002202:	2100      	movs	r1, #0
 8002204:	200a      	movs	r0, #10
 8002206:	f7ff ff3b 	bl	8002080 <task_led_ctrl_adjust_parameters>
                break;
 800220a:	e034      	b.n	8002276 <task_led_ctrl_strip_one+0x176>
                case LED_STATE_THEATER_CHASE_RAINBOW:\
                    animate_led_theater_chase_rainbow(STRIP_BIT_1, 20);
 800220c:	2114      	movs	r1, #20
 800220e:	2001      	movs	r0, #1
 8002210:	f7ff f9e0 	bl	80015d4 <animate_led_theater_chase_rainbow>
                    task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_2, TASK_LED_CTRL_DELAY_MS_0);
 8002214:	2100      	movs	r1, #0
 8002216:	2002      	movs	r0, #2
 8002218:	f7ff ff32 	bl	8002080 <task_led_ctrl_adjust_parameters>
                break;
 800221c:	e02b      	b.n	8002276 <task_led_ctrl_strip_one+0x176>
                case LED_STATE_FADE_IN_AND_OUT:
                    animate_led_fade_in_fade_out((uint16_t)STRIP_BIT_1, task_led_ctrl_color_hex());
 800221e:	f000 f8e7 	bl	80023f0 <task_led_ctrl_color_hex>
 8002222:	4603      	mov	r3, r0
 8002224:	4619      	mov	r1, r3
 8002226:	2001      	movs	r0, #1
 8002228:	f7fe fe06 	bl	8000e38 <animate_led_fade_in_fade_out>
                    task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_10, TASK_LED_CTRL_DELAY_MS_0);
 800222c:	2100      	movs	r1, #0
 800222e:	200a      	movs	r0, #10
 8002230:	f7ff ff26 	bl	8002080 <task_led_ctrl_adjust_parameters>
                break;
 8002234:	e01f      	b.n	8002276 <task_led_ctrl_strip_one+0x176>
                case LED_STATE_TWINKLE:
                    animate_led_turn_all_pixels_off();
 8002236:	f7fe fd95 	bl	8000d64 <animate_led_turn_all_pixels_off>
                    animate_led_twinkle(STRIP_BIT_1, task_led_ctrl_color_hex(), (uint32_t)((float)NUM_LEDS * (float)0.9), 20, false);
 800223a:	f000 f8d9 	bl	80023f0 <task_led_ctrl_color_hex>
 800223e:	4601      	mov	r1, r0
 8002240:	2300      	movs	r3, #0
 8002242:	9300      	str	r3, [sp, #0]
 8002244:	2314      	movs	r3, #20
 8002246:	f44f 720f 	mov.w	r2, #572	; 0x23c
 800224a:	2001      	movs	r0, #1
 800224c:	f7fe ff36 	bl	80010bc <animate_led_twinkle>
                    task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_5, TASK_LED_CTRL_DELAY_MS_0);
 8002250:	2100      	movs	r1, #0
 8002252:	2005      	movs	r0, #5
 8002254:	f7ff ff14 	bl	8002080 <task_led_ctrl_adjust_parameters>
                break;
 8002258:	e00d      	b.n	8002276 <task_led_ctrl_strip_one+0x176>
                case LED_STATE_SPELL:
                    animate_led_only_spell_word(STRIP_BIT_1, task_led_ctrl_color_hex(), 20);
 800225a:	f000 f8c9 	bl	80023f0 <task_led_ctrl_color_hex>
 800225e:	4603      	mov	r3, r0
 8002260:	2214      	movs	r2, #20
 8002262:	4619      	mov	r1, r3
 8002264:	2001      	movs	r0, #1
 8002266:	f7fe fd87 	bl	8000d78 <animate_led_only_spell_word>
                    task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_10, TASK_LED_CTRL_DELAY_MS_0);
 800226a:	2100      	movs	r1, #0
 800226c:	200a      	movs	r0, #10
 800226e:	f7ff ff07 	bl	8002080 <task_led_ctrl_adjust_parameters>
                break;
 8002272:	e000      	b.n	8002276 <task_led_ctrl_strip_one+0x176>
                default:
                break;
 8002274:	bf00      	nop
        while(task_button_press_major_state_change()) osDelay(100);
 8002276:	e74e      	b.n	8002116 <task_led_ctrl_strip_one+0x16>
 8002278:	20000915 	.word	0x20000915
 800227c:	20000914 	.word	0x20000914

08002280 <task_led_ctrl_delay>:
    }
}


void task_led_ctrl_delay(const uint32_t time_ms)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b084      	sub	sp, #16
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
    uint32_t ms_count = 0;
 8002288:	2300      	movs	r3, #0
 800228a:	60fb      	str	r3, [r7, #12]
    while (ms_count++ < time_ms)
 800228c:	e002      	b.n	8002294 <task_led_ctrl_delay+0x14>
    {
        osDelay(portTICK_PERIOD_MS);
 800228e:	2001      	movs	r0, #1
 8002290:	f000 fb3a 	bl	8002908 <osDelay>
    while (ms_count++ < time_ms)
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	1c5a      	adds	r2, r3, #1
 8002298:	60fa      	str	r2, [r7, #12]
 800229a:	687a      	ldr	r2, [r7, #4]
 800229c:	429a      	cmp	r2, r3
 800229e:	d8f6      	bhi.n	800228e <task_led_ctrl_delay+0xe>
    }
}
 80022a0:	bf00      	nop
 80022a2:	bf00      	nop
 80022a4:	3710      	adds	r7, #16
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
	...

080022ac <task_led_ctrl_brightness_adjust>:


void task_led_ctrl_brightness_adjust(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	af00      	add	r7, sp, #0
    if (LED_BRIGHTNESS_FIRST == g_led_brightness) g_led_brightness = LED_BRIGHTNESS_LAST;
 80022b0:	4b14      	ldr	r3, [pc, #80]	; (8002304 <task_led_ctrl_brightness_adjust+0x58>)
 80022b2:	781b      	ldrb	r3, [r3, #0]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d103      	bne.n	80022c0 <task_led_ctrl_brightness_adjust+0x14>
 80022b8:	4b12      	ldr	r3, [pc, #72]	; (8002304 <task_led_ctrl_brightness_adjust+0x58>)
 80022ba:	2202      	movs	r2, #2
 80022bc:	701a      	strb	r2, [r3, #0]
 80022be:	e005      	b.n	80022cc <task_led_ctrl_brightness_adjust+0x20>
    else g_led_brightness = (led_brightness_e) (g_led_brightness - 1);
 80022c0:	4b10      	ldr	r3, [pc, #64]	; (8002304 <task_led_ctrl_brightness_adjust+0x58>)
 80022c2:	781b      	ldrb	r3, [r3, #0]
 80022c4:	3b01      	subs	r3, #1
 80022c6:	b2da      	uxtb	r2, r3
 80022c8:	4b0e      	ldr	r3, [pc, #56]	; (8002304 <task_led_ctrl_brightness_adjust+0x58>)
 80022ca:	701a      	strb	r2, [r3, #0]
    switch (g_led_brightness)
 80022cc:	4b0d      	ldr	r3, [pc, #52]	; (8002304 <task_led_ctrl_brightness_adjust+0x58>)
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	2b02      	cmp	r3, #2
 80022d2:	d010      	beq.n	80022f6 <task_led_ctrl_brightness_adjust+0x4a>
 80022d4:	2b02      	cmp	r3, #2
 80022d6:	dc13      	bgt.n	8002300 <task_led_ctrl_brightness_adjust+0x54>
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d002      	beq.n	80022e2 <task_led_ctrl_brightness_adjust+0x36>
 80022dc:	2b01      	cmp	r3, #1
 80022de:	d005      	beq.n	80022ec <task_led_ctrl_brightness_adjust+0x40>
        break;
        case LED_BRIGHTNESS_1_PERCENT:
            current_monitor_set(0.01f);
        break;
    }
}
 80022e0:	e00e      	b.n	8002300 <task_led_ctrl_brightness_adjust+0x54>
            current_monitor_set(1.0f);
 80022e2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80022e6:	f7fe fbe1 	bl	8000aac <current_monitor_set>
        break;
 80022ea:	e009      	b.n	8002300 <task_led_ctrl_brightness_adjust+0x54>
            current_monitor_set(0.25f);
 80022ec:	eeb5 0a00 	vmov.f32	s0, #80	; 0x3e800000  0.250
 80022f0:	f7fe fbdc 	bl	8000aac <current_monitor_set>
        break;
 80022f4:	e004      	b.n	8002300 <task_led_ctrl_brightness_adjust+0x54>
            current_monitor_set(0.01f);
 80022f6:	ed9f 0a04 	vldr	s0, [pc, #16]	; 8002308 <task_led_ctrl_brightness_adjust+0x5c>
 80022fa:	f7fe fbd7 	bl	8000aac <current_monitor_set>
        break;
 80022fe:	bf00      	nop
}
 8002300:	bf00      	nop
 8002302:	bd80      	pop	{r7, pc}
 8002304:	20000917 	.word	0x20000917
 8002308:	3c23d70a 	.word	0x3c23d70a

0800230c <task_led_ctrl_clear_pause>:


void task_led_ctrl_clear_pause(void)
{
 800230c:	b480      	push	{r7}
 800230e:	af00      	add	r7, sp, #0
    g_animate_led_pause_flag = false;
 8002310:	4b03      	ldr	r3, [pc, #12]	; (8002320 <task_led_ctrl_clear_pause+0x14>)
 8002312:	2200      	movs	r2, #0
 8002314:	701a      	strb	r2, [r3, #0]
}
 8002316:	bf00      	nop
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr
 8002320:	200008fe 	.word	0x200008fe

08002324 <task_led_ctrl_pause>:


void task_led_ctrl_pause(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0
    static uint8_t flip_or_flop = 1;
    if (flip_or_flop) g_animate_led_pause_flag = true;
 8002328:	4b0b      	ldr	r3, [pc, #44]	; (8002358 <task_led_ctrl_pause+0x34>)
 800232a:	781b      	ldrb	r3, [r3, #0]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d003      	beq.n	8002338 <task_led_ctrl_pause+0x14>
 8002330:	4b0a      	ldr	r3, [pc, #40]	; (800235c <task_led_ctrl_pause+0x38>)
 8002332:	2201      	movs	r2, #1
 8002334:	701a      	strb	r2, [r3, #0]
 8002336:	e002      	b.n	800233e <task_led_ctrl_pause+0x1a>
    else g_animate_led_pause_flag = false;
 8002338:	4b08      	ldr	r3, [pc, #32]	; (800235c <task_led_ctrl_pause+0x38>)
 800233a:	2200      	movs	r2, #0
 800233c:	701a      	strb	r2, [r3, #0]
    flip_or_flop ^= 1;
 800233e:	4b06      	ldr	r3, [pc, #24]	; (8002358 <task_led_ctrl_pause+0x34>)
 8002340:	781b      	ldrb	r3, [r3, #0]
 8002342:	f083 0301 	eor.w	r3, r3, #1
 8002346:	b2da      	uxtb	r2, r3
 8002348:	4b03      	ldr	r3, [pc, #12]	; (8002358 <task_led_ctrl_pause+0x34>)
 800234a:	701a      	strb	r2, [r3, #0]
}
 800234c:	bf00      	nop
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop
 8002358:	2000005f 	.word	0x2000005f
 800235c:	200008fe 	.word	0x200008fe

08002360 <task_led_ctrl_color_state>:


master_color_state_e task_led_ctrl_color_state(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
    return g_master_color_state;
 8002364:	4b03      	ldr	r3, [pc, #12]	; (8002374 <task_led_ctrl_color_state+0x14>)
 8002366:	781b      	ldrb	r3, [r3, #0]
}
 8002368:	4618      	mov	r0, r3
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr
 8002372:	bf00      	nop
 8002374:	20000918 	.word	0x20000918

08002378 <task_led_ctrl_color_state_demo>:


void task_led_ctrl_color_state_demo(void)
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0
    g_master_color_state = MASTER_COLOR_STATE_DEMO;
 800237c:	4b03      	ldr	r3, [pc, #12]	; (800238c <task_led_ctrl_color_state_demo+0x14>)
 800237e:	2200      	movs	r2, #0
 8002380:	701a      	strb	r2, [r3, #0]
}
 8002382:	bf00      	nop
 8002384:	46bd      	mov	sp, r7
 8002386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238a:	4770      	bx	lr
 800238c:	20000918 	.word	0x20000918

08002390 <task_led_ctrl_color_state_fixed>:


void task_led_ctrl_color_state_fixed(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
    g_master_color_state = MASTER_COLOR_STATE_FIXED;
 8002394:	4b05      	ldr	r3, [pc, #20]	; (80023ac <task_led_ctrl_color_state_fixed+0x1c>)
 8002396:	2201      	movs	r2, #1
 8002398:	701a      	strb	r2, [r3, #0]
    g_led_color = COLORS_FIRST;
 800239a:	4b05      	ldr	r3, [pc, #20]	; (80023b0 <task_led_ctrl_color_state_fixed+0x20>)
 800239c:	2200      	movs	r2, #0
 800239e:	701a      	strb	r2, [r3, #0]
}
 80023a0:	bf00      	nop
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr
 80023aa:	bf00      	nop
 80023ac:	20000918 	.word	0x20000918
 80023b0:	2000005e 	.word	0x2000005e

080023b4 <task_led_ctrl_color_adjust>:
    g_led_color = COLORS_RED;
}


bool task_led_ctrl_color_adjust(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b083      	sub	sp, #12
 80023b8:	af00      	add	r7, sp, #0
    bool return_val = false;
 80023ba:	2300      	movs	r3, #0
 80023bc:	71fb      	strb	r3, [r7, #7]
    if (COLORS_LAST == g_led_color)
 80023be:	4b0b      	ldr	r3, [pc, #44]	; (80023ec <task_led_ctrl_color_adjust+0x38>)
 80023c0:	781b      	ldrb	r3, [r3, #0]
 80023c2:	2b15      	cmp	r3, #21
 80023c4:	d105      	bne.n	80023d2 <task_led_ctrl_color_adjust+0x1e>
    {
        g_led_color = COLORS_FIRST;
 80023c6:	4b09      	ldr	r3, [pc, #36]	; (80023ec <task_led_ctrl_color_adjust+0x38>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	701a      	strb	r2, [r3, #0]
        return_val = true;
 80023cc:	2301      	movs	r3, #1
 80023ce:	71fb      	strb	r3, [r7, #7]
 80023d0:	e005      	b.n	80023de <task_led_ctrl_color_adjust+0x2a>
    }
    else g_led_color = (all_colors_e) (g_led_color + 1);
 80023d2:	4b06      	ldr	r3, [pc, #24]	; (80023ec <task_led_ctrl_color_adjust+0x38>)
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	3301      	adds	r3, #1
 80023d8:	b2da      	uxtb	r2, r3
 80023da:	4b04      	ldr	r3, [pc, #16]	; (80023ec <task_led_ctrl_color_adjust+0x38>)
 80023dc:	701a      	strb	r2, [r3, #0]
    return return_val;
 80023de:	79fb      	ldrb	r3, [r7, #7]
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	370c      	adds	r7, #12
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr
 80023ec:	2000005e 	.word	0x2000005e

080023f0 <task_led_ctrl_color_hex>:
    return g_led_color;
}


color_hex_code_e task_led_ctrl_color_hex(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	af00      	add	r7, sp, #0
    return g_color_hex_codes[g_led_color];
 80023f4:	4b05      	ldr	r3, [pc, #20]	; (800240c <task_led_ctrl_color_hex+0x1c>)
 80023f6:	781b      	ldrb	r3, [r3, #0]
 80023f8:	461a      	mov	r2, r3
 80023fa:	4b05      	ldr	r3, [pc, #20]	; (8002410 <task_led_ctrl_color_hex+0x20>)
 80023fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
}
 8002400:	4618      	mov	r0, r3
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr
 800240a:	bf00      	nop
 800240c:	2000005e 	.word	0x2000005e
 8002410:	20000004 	.word	0x20000004

08002414 <task_led_ctrl_color_red_hex>:


uint8_t task_led_ctrl_color_red_hex(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	ed2d 8b02 	vpush	{d8}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
    return (((g_color_hex_codes[g_led_color] & 0xFF0000) >> 16) / current_monitor_ratio());
 800241e:	4b0f      	ldr	r3, [pc, #60]	; (800245c <task_led_ctrl_color_red_hex+0x48>)
 8002420:	781b      	ldrb	r3, [r3, #0]
 8002422:	461a      	mov	r2, r3
 8002424:	4b0e      	ldr	r3, [pc, #56]	; (8002460 <task_led_ctrl_color_red_hex+0x4c>)
 8002426:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800242a:	0c1b      	lsrs	r3, r3, #16
 800242c:	b2db      	uxtb	r3, r3
 800242e:	ee07 3a90 	vmov	s15, r3
 8002432:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8002436:	f7fe fb5b 	bl	8000af0 <current_monitor_ratio>
 800243a:	eeb0 7a40 	vmov.f32	s14, s0
 800243e:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8002442:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002446:	edc7 7a01 	vstr	s15, [r7, #4]
 800244a:	793b      	ldrb	r3, [r7, #4]
 800244c:	b2db      	uxtb	r3, r3
}
 800244e:	4618      	mov	r0, r3
 8002450:	3708      	adds	r7, #8
 8002452:	46bd      	mov	sp, r7
 8002454:	ecbd 8b02 	vpop	{d8}
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	2000005e 	.word	0x2000005e
 8002460:	20000004 	.word	0x20000004

08002464 <task_led_ctrl_color_green_hex>:


uint8_t task_led_ctrl_color_green_hex(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	ed2d 8b02 	vpush	{d8}
 800246a:	b082      	sub	sp, #8
 800246c:	af00      	add	r7, sp, #0
    return (((g_color_hex_codes[g_led_color] & 0x00FF00) >> 8) / current_monitor_ratio());
 800246e:	4b0f      	ldr	r3, [pc, #60]	; (80024ac <task_led_ctrl_color_green_hex+0x48>)
 8002470:	781b      	ldrb	r3, [r3, #0]
 8002472:	461a      	mov	r2, r3
 8002474:	4b0e      	ldr	r3, [pc, #56]	; (80024b0 <task_led_ctrl_color_green_hex+0x4c>)
 8002476:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800247a:	0a1b      	lsrs	r3, r3, #8
 800247c:	b2db      	uxtb	r3, r3
 800247e:	ee07 3a90 	vmov	s15, r3
 8002482:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8002486:	f7fe fb33 	bl	8000af0 <current_monitor_ratio>
 800248a:	eeb0 7a40 	vmov.f32	s14, s0
 800248e:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8002492:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002496:	edc7 7a01 	vstr	s15, [r7, #4]
 800249a:	793b      	ldrb	r3, [r7, #4]
 800249c:	b2db      	uxtb	r3, r3
}
 800249e:	4618      	mov	r0, r3
 80024a0:	3708      	adds	r7, #8
 80024a2:	46bd      	mov	sp, r7
 80024a4:	ecbd 8b02 	vpop	{d8}
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	2000005e 	.word	0x2000005e
 80024b0:	20000004 	.word	0x20000004

080024b4 <task_led_ctrl_color_blue_hex>:


uint8_t task_led_ctrl_color_blue_hex(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	ed2d 8b02 	vpush	{d8}
 80024ba:	b082      	sub	sp, #8
 80024bc:	af00      	add	r7, sp, #0
    return ((g_color_hex_codes[g_led_color] & 0x0000FF) / current_monitor_ratio());
 80024be:	4b0e      	ldr	r3, [pc, #56]	; (80024f8 <task_led_ctrl_color_blue_hex+0x44>)
 80024c0:	781b      	ldrb	r3, [r3, #0]
 80024c2:	461a      	mov	r2, r3
 80024c4:	4b0d      	ldr	r3, [pc, #52]	; (80024fc <task_led_ctrl_color_blue_hex+0x48>)
 80024c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024ca:	b2db      	uxtb	r3, r3
 80024cc:	ee07 3a90 	vmov	s15, r3
 80024d0:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 80024d4:	f7fe fb0c 	bl	8000af0 <current_monitor_ratio>
 80024d8:	eeb0 7a40 	vmov.f32	s14, s0
 80024dc:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80024e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024e4:	edc7 7a01 	vstr	s15, [r7, #4]
 80024e8:	793b      	ldrb	r3, [r7, #4]
 80024ea:	b2db      	uxtb	r3, r3
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3708      	adds	r7, #8
 80024f0:	46bd      	mov	sp, r7
 80024f2:	ecbd 8b02 	vpop	{d8}
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	2000005e 	.word	0x2000005e
 80024fc:	20000004 	.word	0x20000004

08002500 <task_led_ctrl_color_random>:
    return g_color_hex_codes[color];
}


void task_led_ctrl_color_random(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
    all_colors_e color = (all_colors_e)(random_num(0, NUM_COLORS));
 8002506:	2116      	movs	r1, #22
 8002508:	2000      	movs	r0, #0
 800250a:	f007 fc9d 	bl	8009e48 <random_num>
 800250e:	4603      	mov	r3, r0
 8002510:	71fb      	strb	r3, [r7, #7]
    if (g_led_color == color)
 8002512:	4b0d      	ldr	r3, [pc, #52]	; (8002548 <task_led_ctrl_color_random+0x48>)
 8002514:	781b      	ldrb	r3, [r3, #0]
 8002516:	79fa      	ldrb	r2, [r7, #7]
 8002518:	429a      	cmp	r2, r3
 800251a:	d10e      	bne.n	800253a <task_led_ctrl_color_random+0x3a>
    {
        if ((COLORS_LAST) == color) g_led_color = (all_colors_e)(color - 1);
 800251c:	79fb      	ldrb	r3, [r7, #7]
 800251e:	2b15      	cmp	r3, #21
 8002520:	d105      	bne.n	800252e <task_led_ctrl_color_random+0x2e>
 8002522:	79fb      	ldrb	r3, [r7, #7]
 8002524:	3b01      	subs	r3, #1
 8002526:	b2da      	uxtb	r2, r3
 8002528:	4b07      	ldr	r3, [pc, #28]	; (8002548 <task_led_ctrl_color_random+0x48>)
 800252a:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        g_led_color = color;
    }
}
 800252c:	e008      	b.n	8002540 <task_led_ctrl_color_random+0x40>
        else g_led_color = (all_colors_e)(color + 1);
 800252e:	79fb      	ldrb	r3, [r7, #7]
 8002530:	3301      	adds	r3, #1
 8002532:	b2da      	uxtb	r2, r3
 8002534:	4b04      	ldr	r3, [pc, #16]	; (8002548 <task_led_ctrl_color_random+0x48>)
 8002536:	701a      	strb	r2, [r3, #0]
}
 8002538:	e002      	b.n	8002540 <task_led_ctrl_color_random+0x40>
        g_led_color = color;
 800253a:	4a03      	ldr	r2, [pc, #12]	; (8002548 <task_led_ctrl_color_random+0x48>)
 800253c:	79fb      	ldrb	r3, [r7, #7]
 800253e:	7013      	strb	r3, [r2, #0]
}
 8002540:	bf00      	nop
 8002542:	3708      	adds	r7, #8
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}
 8002548:	2000005e 	.word	0x2000005e

0800254c <task_led_ctrl_speed>:
    g_led_state = LED_STATE_FIRST;
}


float task_led_ctrl_speed(void)
{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
    float speed_factor = 0.0;
 8002552:	f04f 0300 	mov.w	r3, #0
 8002556:	607b      	str	r3, [r7, #4]
    switch(g_led_speed)
 8002558:	4b17      	ldr	r3, [pc, #92]	; (80025b8 <task_led_ctrl_speed+0x6c>)
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	2b04      	cmp	r3, #4
 800255e:	d81f      	bhi.n	80025a0 <task_led_ctrl_speed+0x54>
 8002560:	a201      	add	r2, pc, #4	; (adr r2, 8002568 <task_led_ctrl_speed+0x1c>)
 8002562:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002566:	bf00      	nop
 8002568:	0800257d 	.word	0x0800257d
 800256c:	08002583 	.word	0x08002583
 8002570:	08002589 	.word	0x08002589
 8002574:	08002591 	.word	0x08002591
 8002578:	08002599 	.word	0x08002599
    {
        case LED_SPEED_10X:
            speed_factor = 10;
 800257c:	4b0f      	ldr	r3, [pc, #60]	; (80025bc <task_led_ctrl_speed+0x70>)
 800257e:	607b      	str	r3, [r7, #4]
        break;
 8002580:	e00f      	b.n	80025a2 <task_led_ctrl_speed+0x56>
        case LED_SPEED_5X:
            speed_factor = 5;
 8002582:	4b0f      	ldr	r3, [pc, #60]	; (80025c0 <task_led_ctrl_speed+0x74>)
 8002584:	607b      	str	r3, [r7, #4]
        break;
 8002586:	e00c      	b.n	80025a2 <task_led_ctrl_speed+0x56>
//        case LED_SPEED_2X:
//            speed_factor = 2;
//        break;
        case LED_SPEED_1X:
            speed_factor = 1;
 8002588:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800258c:	607b      	str	r3, [r7, #4]
        break;
 800258e:	e008      	b.n	80025a2 <task_led_ctrl_speed+0x56>
        case LED_SPEED_0P5X:
            speed_factor = 0.5;
 8002590:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8002594:	607b      	str	r3, [r7, #4]
        break;
 8002596:	e004      	b.n	80025a2 <task_led_ctrl_speed+0x56>
        case LED_SPEED_0P25X:
            speed_factor = 0.25;
 8002598:	f04f 537a 	mov.w	r3, #1048576000	; 0x3e800000
 800259c:	607b      	str	r3, [r7, #4]
        break;
 800259e:	e000      	b.n	80025a2 <task_led_ctrl_speed+0x56>
        default:
        break;
 80025a0:	bf00      	nop
        case LED_SPEED_0P1X:
            speed_factor = 0.1;
        break;
        */
    }
    return speed_factor;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	ee07 3a90 	vmov	s15, r3
}
 80025a8:	eeb0 0a67 	vmov.f32	s0, s15
 80025ac:	370c      	adds	r7, #12
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr
 80025b6:	bf00      	nop
 80025b8:	20000916 	.word	0x20000916
 80025bc:	41200000 	.word	0x41200000
 80025c0:	40a00000 	.word	0x40a00000

080025c4 <task_led_ctrl_speed_adjust>:


void task_led_ctrl_speed_adjust(void)
{
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0
    if (LED_SPEED_FIRST == g_led_speed) g_led_speed = LED_SPEED_LAST;
 80025c8:	4b09      	ldr	r3, [pc, #36]	; (80025f0 <task_led_ctrl_speed_adjust+0x2c>)
 80025ca:	781b      	ldrb	r3, [r3, #0]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d103      	bne.n	80025d8 <task_led_ctrl_speed_adjust+0x14>
 80025d0:	4b07      	ldr	r3, [pc, #28]	; (80025f0 <task_led_ctrl_speed_adjust+0x2c>)
 80025d2:	2204      	movs	r2, #4
 80025d4:	701a      	strb	r2, [r3, #0]
    else g_led_speed = (led_speed_e) (g_led_speed - 1);
}
 80025d6:	e005      	b.n	80025e4 <task_led_ctrl_speed_adjust+0x20>
    else g_led_speed = (led_speed_e) (g_led_speed - 1);
 80025d8:	4b05      	ldr	r3, [pc, #20]	; (80025f0 <task_led_ctrl_speed_adjust+0x2c>)
 80025da:	781b      	ldrb	r3, [r3, #0]
 80025dc:	3b01      	subs	r3, #1
 80025de:	b2da      	uxtb	r2, r3
 80025e0:	4b03      	ldr	r3, [pc, #12]	; (80025f0 <task_led_ctrl_speed_adjust+0x2c>)
 80025e2:	701a      	strb	r2, [r3, #0]
}
 80025e4:	bf00      	nop
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr
 80025ee:	bf00      	nop
 80025f0:	20000916 	.word	0x20000916

080025f4 <task_led_ctrl_speed_reset>:


void task_led_ctrl_speed_reset(void)
{
 80025f4:	b480      	push	{r7}
 80025f6:	af00      	add	r7, sp, #0
    g_led_speed = LED_SPEED_1X;
 80025f8:	4b03      	ldr	r3, [pc, #12]	; (8002608 <task_led_ctrl_speed_reset+0x14>)
 80025fa:	2202      	movs	r2, #2
 80025fc:	701a      	strb	r2, [r3, #0]
}
 80025fe:	bf00      	nop
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr
 8002608:	20000916 	.word	0x20000916

0800260c <task_led_ctrl_animate_iteration_reset>:
    return ((float)g_delay_in_animation_ms / task_led_ctrl_speed());
}


void task_led_ctrl_animate_iteration_reset(void)
{
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0
    g_animation_iterations = 0;
 8002610:	4b03      	ldr	r3, [pc, #12]	; (8002620 <task_led_ctrl_animate_iteration_reset+0x14>)
 8002612:	2200      	movs	r2, #0
 8002614:	701a      	strb	r2, [r3, #0]
}
 8002616:	bf00      	nop
 8002618:	46bd      	mov	sp, r7
 800261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261e:	4770      	bx	lr
 8002620:	20000919 	.word	0x20000919

08002624 <task_led_ctrl_animate_adjust_state>:


bool task_led_ctrl_animate_adjust_state(void)
{
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
    bool return_val = false;
 800262a:	2300      	movs	r3, #0
 800262c:	71fb      	strb	r3, [r7, #7]
    if (LED_STATE_LAST == g_led_state)
 800262e:	4b0b      	ldr	r3, [pc, #44]	; (800265c <task_led_ctrl_animate_adjust_state+0x38>)
 8002630:	781b      	ldrb	r3, [r3, #0]
 8002632:	2b09      	cmp	r3, #9
 8002634:	d105      	bne.n	8002642 <task_led_ctrl_animate_adjust_state+0x1e>
    {
        g_led_state = LED_STATE_FIRST;
 8002636:	4b09      	ldr	r3, [pc, #36]	; (800265c <task_led_ctrl_animate_adjust_state+0x38>)
 8002638:	2200      	movs	r2, #0
 800263a:	701a      	strb	r2, [r3, #0]
        return_val = true;
 800263c:	2301      	movs	r3, #1
 800263e:	71fb      	strb	r3, [r7, #7]
 8002640:	e005      	b.n	800264e <task_led_ctrl_animate_adjust_state+0x2a>
    }
    else g_led_state = (led_state_e) (g_led_state + 1);
 8002642:	4b06      	ldr	r3, [pc, #24]	; (800265c <task_led_ctrl_animate_adjust_state+0x38>)
 8002644:	781b      	ldrb	r3, [r3, #0]
 8002646:	3301      	adds	r3, #1
 8002648:	b2da      	uxtb	r2, r3
 800264a:	4b04      	ldr	r3, [pc, #16]	; (800265c <task_led_ctrl_animate_adjust_state+0x38>)
 800264c:	701a      	strb	r2, [r3, #0]
    return return_val;
 800264e:	79fb      	ldrb	r3, [r7, #7]
}
 8002650:	4618      	mov	r0, r3
 8002652:	370c      	adds	r7, #12
 8002654:	46bd      	mov	sp, r7
 8002656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265a:	4770      	bx	lr
 800265c:	20000915 	.word	0x20000915

08002660 <task_led_ctrl_animate_state_demo>:


void task_led_ctrl_animate_state_demo(void)
{
 8002660:	b480      	push	{r7}
 8002662:	af00      	add	r7, sp, #0
    g_master_led_state = MASTER_LED_STATE_DEMO;
 8002664:	4b05      	ldr	r3, [pc, #20]	; (800267c <task_led_ctrl_animate_state_demo+0x1c>)
 8002666:	2200      	movs	r2, #0
 8002668:	701a      	strb	r2, [r3, #0]
    g_animation_iterations = 0;
 800266a:	4b05      	ldr	r3, [pc, #20]	; (8002680 <task_led_ctrl_animate_state_demo+0x20>)
 800266c:	2200      	movs	r2, #0
 800266e:	701a      	strb	r2, [r3, #0]
}
 8002670:	bf00      	nop
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr
 800267a:	bf00      	nop
 800267c:	20000914 	.word	0x20000914
 8002680:	20000919 	.word	0x20000919

08002684 <task_led_ctrl_animate_state_fixed>:


void task_led_ctrl_animate_state_fixed(void)
{
 8002684:	b480      	push	{r7}
 8002686:	af00      	add	r7, sp, #0
    g_master_led_state = MASTER_LED_STATE_FIXED;
 8002688:	4b06      	ldr	r3, [pc, #24]	; (80026a4 <task_led_ctrl_animate_state_fixed+0x20>)
 800268a:	2201      	movs	r2, #1
 800268c:	701a      	strb	r2, [r3, #0]
    g_led_state = LED_STATE_FIRST; // set first state
 800268e:	4b06      	ldr	r3, [pc, #24]	; (80026a8 <task_led_ctrl_animate_state_fixed+0x24>)
 8002690:	2200      	movs	r2, #0
 8002692:	701a      	strb	r2, [r3, #0]
    g_animation_iterations = 0;
 8002694:	4b05      	ldr	r3, [pc, #20]	; (80026ac <task_led_ctrl_animate_state_fixed+0x28>)
 8002696:	2200      	movs	r2, #0
 8002698:	701a      	strb	r2, [r3, #0]
}
 800269a:	bf00      	nop
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr
 80026a4:	20000914 	.word	0x20000914
 80026a8:	20000915 	.word	0x20000915
 80026ac:	20000919 	.word	0x20000919

080026b0 <task_led_ctrl_animate_state>:


master_led_state_e task_led_ctrl_animate_state(void)
{
 80026b0:	b480      	push	{r7}
 80026b2:	af00      	add	r7, sp, #0
    return g_master_led_state;
 80026b4:	4b03      	ldr	r3, [pc, #12]	; (80026c4 <task_led_ctrl_animate_state+0x14>)
 80026b6:	781b      	ldrb	r3, [r3, #0]
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr
 80026c2:	bf00      	nop
 80026c4:	20000914 	.word	0x20000914

080026c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b083      	sub	sp, #12
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	4603      	mov	r3, r0
 80026d0:	6039      	str	r1, [r7, #0]
 80026d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	db0a      	blt.n	80026f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	b2da      	uxtb	r2, r3
 80026e0:	490c      	ldr	r1, [pc, #48]	; (8002714 <__NVIC_SetPriority+0x4c>)
 80026e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e6:	0112      	lsls	r2, r2, #4
 80026e8:	b2d2      	uxtb	r2, r2
 80026ea:	440b      	add	r3, r1
 80026ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026f0:	e00a      	b.n	8002708 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	b2da      	uxtb	r2, r3
 80026f6:	4908      	ldr	r1, [pc, #32]	; (8002718 <__NVIC_SetPriority+0x50>)
 80026f8:	79fb      	ldrb	r3, [r7, #7]
 80026fa:	f003 030f 	and.w	r3, r3, #15
 80026fe:	3b04      	subs	r3, #4
 8002700:	0112      	lsls	r2, r2, #4
 8002702:	b2d2      	uxtb	r2, r2
 8002704:	440b      	add	r3, r1
 8002706:	761a      	strb	r2, [r3, #24]
}
 8002708:	bf00      	nop
 800270a:	370c      	adds	r7, #12
 800270c:	46bd      	mov	sp, r7
 800270e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002712:	4770      	bx	lr
 8002714:	e000e100 	.word	0xe000e100
 8002718:	e000ed00 	.word	0xe000ed00

0800271c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800271c:	b580      	push	{r7, lr}
 800271e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002720:	4b05      	ldr	r3, [pc, #20]	; (8002738 <SysTick_Handler+0x1c>)
 8002722:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002724:	f001 fd10 	bl	8004148 <xTaskGetSchedulerState>
 8002728:	4603      	mov	r3, r0
 800272a:	2b01      	cmp	r3, #1
 800272c:	d001      	beq.n	8002732 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800272e:	f002 fc2b 	bl	8004f88 <xPortSysTickHandler>
  }
}
 8002732:	bf00      	nop
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	e000e010 	.word	0xe000e010

0800273c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800273c:	b580      	push	{r7, lr}
 800273e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8002740:	2100      	movs	r1, #0
 8002742:	f06f 0004 	mvn.w	r0, #4
 8002746:	f7ff ffbf 	bl	80026c8 <__NVIC_SetPriority>
#endif
}
 800274a:	bf00      	nop
 800274c:	bd80      	pop	{r7, pc}
	...

08002750 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002750:	b480      	push	{r7}
 8002752:	b083      	sub	sp, #12
 8002754:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002756:	f3ef 8305 	mrs	r3, IPSR
 800275a:	603b      	str	r3, [r7, #0]
  return(result);
 800275c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800275e:	2b00      	cmp	r3, #0
 8002760:	d003      	beq.n	800276a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8002762:	f06f 0305 	mvn.w	r3, #5
 8002766:	607b      	str	r3, [r7, #4]
 8002768:	e00c      	b.n	8002784 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800276a:	4b0a      	ldr	r3, [pc, #40]	; (8002794 <osKernelInitialize+0x44>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d105      	bne.n	800277e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8002772:	4b08      	ldr	r3, [pc, #32]	; (8002794 <osKernelInitialize+0x44>)
 8002774:	2201      	movs	r2, #1
 8002776:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002778:	2300      	movs	r3, #0
 800277a:	607b      	str	r3, [r7, #4]
 800277c:	e002      	b.n	8002784 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800277e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002782:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002784:	687b      	ldr	r3, [r7, #4]
}
 8002786:	4618      	mov	r0, r3
 8002788:	370c      	adds	r7, #12
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr
 8002792:	bf00      	nop
 8002794:	2000091c 	.word	0x2000091c

08002798 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800279e:	f3ef 8305 	mrs	r3, IPSR
 80027a2:	603b      	str	r3, [r7, #0]
  return(result);
 80027a4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d003      	beq.n	80027b2 <osKernelStart+0x1a>
    stat = osErrorISR;
 80027aa:	f06f 0305 	mvn.w	r3, #5
 80027ae:	607b      	str	r3, [r7, #4]
 80027b0:	e010      	b.n	80027d4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80027b2:	4b0b      	ldr	r3, [pc, #44]	; (80027e0 <osKernelStart+0x48>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d109      	bne.n	80027ce <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80027ba:	f7ff ffbf 	bl	800273c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80027be:	4b08      	ldr	r3, [pc, #32]	; (80027e0 <osKernelStart+0x48>)
 80027c0:	2202      	movs	r2, #2
 80027c2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80027c4:	f001 f866 	bl	8003894 <vTaskStartScheduler>
      stat = osOK;
 80027c8:	2300      	movs	r3, #0
 80027ca:	607b      	str	r3, [r7, #4]
 80027cc:	e002      	b.n	80027d4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80027ce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80027d2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80027d4:	687b      	ldr	r3, [r7, #4]
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3708      	adds	r7, #8
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	bf00      	nop
 80027e0:	2000091c 	.word	0x2000091c

080027e4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b08e      	sub	sp, #56	; 0x38
 80027e8:	af04      	add	r7, sp, #16
 80027ea:	60f8      	str	r0, [r7, #12]
 80027ec:	60b9      	str	r1, [r7, #8]
 80027ee:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80027f0:	2300      	movs	r3, #0
 80027f2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80027f4:	f3ef 8305 	mrs	r3, IPSR
 80027f8:	617b      	str	r3, [r7, #20]
  return(result);
 80027fa:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d17e      	bne.n	80028fe <osThreadNew+0x11a>
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d07b      	beq.n	80028fe <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8002806:	2380      	movs	r3, #128	; 0x80
 8002808:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800280a:	2318      	movs	r3, #24
 800280c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800280e:	2300      	movs	r3, #0
 8002810:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8002812:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002816:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d045      	beq.n	80028aa <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d002      	beq.n	800282c <osThreadNew+0x48>
        name = attr->name;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	699b      	ldr	r3, [r3, #24]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d002      	beq.n	800283a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	699b      	ldr	r3, [r3, #24]
 8002838:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800283a:	69fb      	ldr	r3, [r7, #28]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d008      	beq.n	8002852 <osThreadNew+0x6e>
 8002840:	69fb      	ldr	r3, [r7, #28]
 8002842:	2b38      	cmp	r3, #56	; 0x38
 8002844:	d805      	bhi.n	8002852 <osThreadNew+0x6e>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	f003 0301 	and.w	r3, r3, #1
 800284e:	2b00      	cmp	r3, #0
 8002850:	d001      	beq.n	8002856 <osThreadNew+0x72>
        return (NULL);
 8002852:	2300      	movs	r3, #0
 8002854:	e054      	b.n	8002900 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	695b      	ldr	r3, [r3, #20]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d003      	beq.n	8002866 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	695b      	ldr	r3, [r3, #20]
 8002862:	089b      	lsrs	r3, r3, #2
 8002864:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d00e      	beq.n	800288c <osThreadNew+0xa8>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	68db      	ldr	r3, [r3, #12]
 8002872:	2b5b      	cmp	r3, #91	; 0x5b
 8002874:	d90a      	bls.n	800288c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800287a:	2b00      	cmp	r3, #0
 800287c:	d006      	beq.n	800288c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	695b      	ldr	r3, [r3, #20]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d002      	beq.n	800288c <osThreadNew+0xa8>
        mem = 1;
 8002886:	2301      	movs	r3, #1
 8002888:	61bb      	str	r3, [r7, #24]
 800288a:	e010      	b.n	80028ae <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	689b      	ldr	r3, [r3, #8]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d10c      	bne.n	80028ae <osThreadNew+0xca>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d108      	bne.n	80028ae <osThreadNew+0xca>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	691b      	ldr	r3, [r3, #16]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d104      	bne.n	80028ae <osThreadNew+0xca>
          mem = 0;
 80028a4:	2300      	movs	r3, #0
 80028a6:	61bb      	str	r3, [r7, #24]
 80028a8:	e001      	b.n	80028ae <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80028aa:	2300      	movs	r3, #0
 80028ac:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80028ae:	69bb      	ldr	r3, [r7, #24]
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d110      	bne.n	80028d6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80028b8:	687a      	ldr	r2, [r7, #4]
 80028ba:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80028bc:	9202      	str	r2, [sp, #8]
 80028be:	9301      	str	r3, [sp, #4]
 80028c0:	69fb      	ldr	r3, [r7, #28]
 80028c2:	9300      	str	r3, [sp, #0]
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	6a3a      	ldr	r2, [r7, #32]
 80028c8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80028ca:	68f8      	ldr	r0, [r7, #12]
 80028cc:	f000 fe0c 	bl	80034e8 <xTaskCreateStatic>
 80028d0:	4603      	mov	r3, r0
 80028d2:	613b      	str	r3, [r7, #16]
 80028d4:	e013      	b.n	80028fe <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80028d6:	69bb      	ldr	r3, [r7, #24]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d110      	bne.n	80028fe <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80028dc:	6a3b      	ldr	r3, [r7, #32]
 80028de:	b29a      	uxth	r2, r3
 80028e0:	f107 0310 	add.w	r3, r7, #16
 80028e4:	9301      	str	r3, [sp, #4]
 80028e6:	69fb      	ldr	r3, [r7, #28]
 80028e8:	9300      	str	r3, [sp, #0]
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80028ee:	68f8      	ldr	r0, [r7, #12]
 80028f0:	f000 fe57 	bl	80035a2 <xTaskCreate>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b01      	cmp	r3, #1
 80028f8:	d001      	beq.n	80028fe <osThreadNew+0x11a>
            hTask = NULL;
 80028fa:	2300      	movs	r3, #0
 80028fc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80028fe:	693b      	ldr	r3, [r7, #16]
}
 8002900:	4618      	mov	r0, r3
 8002902:	3728      	adds	r7, #40	; 0x28
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}

08002908 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8002908:	b580      	push	{r7, lr}
 800290a:	b084      	sub	sp, #16
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002910:	f3ef 8305 	mrs	r3, IPSR
 8002914:	60bb      	str	r3, [r7, #8]
  return(result);
 8002916:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002918:	2b00      	cmp	r3, #0
 800291a:	d003      	beq.n	8002924 <osDelay+0x1c>
    stat = osErrorISR;
 800291c:	f06f 0305 	mvn.w	r3, #5
 8002920:	60fb      	str	r3, [r7, #12]
 8002922:	e007      	b.n	8002934 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8002924:	2300      	movs	r3, #0
 8002926:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d002      	beq.n	8002934 <osDelay+0x2c>
      vTaskDelay(ticks);
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	f000 ff7c 	bl	800382c <vTaskDelay>
    }
  }

  return (stat);
 8002934:	68fb      	ldr	r3, [r7, #12]
}
 8002936:	4618      	mov	r0, r3
 8002938:	3710      	adds	r7, #16
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}
	...

08002940 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002940:	b480      	push	{r7}
 8002942:	b085      	sub	sp, #20
 8002944:	af00      	add	r7, sp, #0
 8002946:	60f8      	str	r0, [r7, #12]
 8002948:	60b9      	str	r1, [r7, #8]
 800294a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	4a07      	ldr	r2, [pc, #28]	; (800296c <vApplicationGetIdleTaskMemory+0x2c>)
 8002950:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	4a06      	ldr	r2, [pc, #24]	; (8002970 <vApplicationGetIdleTaskMemory+0x30>)
 8002956:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2280      	movs	r2, #128	; 0x80
 800295c:	601a      	str	r2, [r3, #0]
}
 800295e:	bf00      	nop
 8002960:	3714      	adds	r7, #20
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	20000920 	.word	0x20000920
 8002970:	2000097c 	.word	0x2000097c

08002974 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002974:	b480      	push	{r7}
 8002976:	b085      	sub	sp, #20
 8002978:	af00      	add	r7, sp, #0
 800297a:	60f8      	str	r0, [r7, #12]
 800297c:	60b9      	str	r1, [r7, #8]
 800297e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	4a07      	ldr	r2, [pc, #28]	; (80029a0 <vApplicationGetTimerTaskMemory+0x2c>)
 8002984:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	4a06      	ldr	r2, [pc, #24]	; (80029a4 <vApplicationGetTimerTaskMemory+0x30>)
 800298a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002992:	601a      	str	r2, [r3, #0]
}
 8002994:	bf00      	nop
 8002996:	3714      	adds	r7, #20
 8002998:	46bd      	mov	sp, r7
 800299a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299e:	4770      	bx	lr
 80029a0:	20000b7c 	.word	0x20000b7c
 80029a4:	20000bd8 	.word	0x20000bd8

080029a8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	f103 0208 	add.w	r2, r3, #8
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80029c0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	f103 0208 	add.w	r2, r3, #8
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f103 0208 	add.w	r2, r3, #8
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2200      	movs	r2, #0
 80029da:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80029dc:	bf00      	nop
 80029de:	370c      	adds	r7, #12
 80029e0:	46bd      	mov	sp, r7
 80029e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e6:	4770      	bx	lr

080029e8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80029e8:	b480      	push	{r7}
 80029ea:	b083      	sub	sp, #12
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2200      	movs	r2, #0
 80029f4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80029f6:	bf00      	nop
 80029f8:	370c      	adds	r7, #12
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr

08002a02 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002a02:	b480      	push	{r7}
 8002a04:	b085      	sub	sp, #20
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	6078      	str	r0, [r7, #4]
 8002a0a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	68fa      	ldr	r2, [r7, #12]
 8002a16:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	689a      	ldr	r2, [r3, #8]
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	689b      	ldr	r3, [r3, #8]
 8002a24:	683a      	ldr	r2, [r7, #0]
 8002a26:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	683a      	ldr	r2, [r7, #0]
 8002a2c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	687a      	ldr	r2, [r7, #4]
 8002a32:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	1c5a      	adds	r2, r3, #1
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	601a      	str	r2, [r3, #0]
}
 8002a3e:	bf00      	nop
 8002a40:	3714      	adds	r7, #20
 8002a42:	46bd      	mov	sp, r7
 8002a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a48:	4770      	bx	lr

08002a4a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002a4a:	b480      	push	{r7}
 8002a4c:	b085      	sub	sp, #20
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	6078      	str	r0, [r7, #4]
 8002a52:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002a60:	d103      	bne.n	8002a6a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	691b      	ldr	r3, [r3, #16]
 8002a66:	60fb      	str	r3, [r7, #12]
 8002a68:	e00c      	b.n	8002a84 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	3308      	adds	r3, #8
 8002a6e:	60fb      	str	r3, [r7, #12]
 8002a70:	e002      	b.n	8002a78 <vListInsert+0x2e>
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	60fb      	str	r3, [r7, #12]
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	68ba      	ldr	r2, [r7, #8]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d2f6      	bcs.n	8002a72 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	685a      	ldr	r2, [r3, #4]
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	683a      	ldr	r2, [r7, #0]
 8002a92:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	68fa      	ldr	r2, [r7, #12]
 8002a98:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	683a      	ldr	r2, [r7, #0]
 8002a9e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	687a      	ldr	r2, [r7, #4]
 8002aa4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	1c5a      	adds	r2, r3, #1
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	601a      	str	r2, [r3, #0]
}
 8002ab0:	bf00      	nop
 8002ab2:	3714      	adds	r7, #20
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr

08002abc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002abc:	b480      	push	{r7}
 8002abe:	b085      	sub	sp, #20
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	691b      	ldr	r3, [r3, #16]
 8002ac8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	687a      	ldr	r2, [r7, #4]
 8002ad0:	6892      	ldr	r2, [r2, #8]
 8002ad2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	687a      	ldr	r2, [r7, #4]
 8002ada:	6852      	ldr	r2, [r2, #4]
 8002adc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	687a      	ldr	r2, [r7, #4]
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d103      	bne.n	8002af0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	689a      	ldr	r2, [r3, #8]
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2200      	movs	r2, #0
 8002af4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	1e5a      	subs	r2, r3, #1
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	3714      	adds	r7, #20
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr

08002b10 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
 8002b18:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d10a      	bne.n	8002b3a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002b24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b28:	f383 8811 	msr	BASEPRI, r3
 8002b2c:	f3bf 8f6f 	isb	sy
 8002b30:	f3bf 8f4f 	dsb	sy
 8002b34:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002b36:	bf00      	nop
 8002b38:	e7fe      	b.n	8002b38 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002b3a:	f002 f993 	bl	8004e64 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681a      	ldr	r2, [r3, #0]
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b46:	68f9      	ldr	r1, [r7, #12]
 8002b48:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002b4a:	fb01 f303 	mul.w	r3, r1, r3
 8002b4e:	441a      	add	r2, r3
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2200      	movs	r2, #0
 8002b58:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b6a:	3b01      	subs	r3, #1
 8002b6c:	68f9      	ldr	r1, [r7, #12]
 8002b6e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002b70:	fb01 f303 	mul.w	r3, r1, r3
 8002b74:	441a      	add	r2, r3
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	22ff      	movs	r2, #255	; 0xff
 8002b7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	22ff      	movs	r2, #255	; 0xff
 8002b86:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d114      	bne.n	8002bba <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	691b      	ldr	r3, [r3, #16]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d01a      	beq.n	8002bce <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	3310      	adds	r3, #16
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f001 f915 	bl	8003dcc <xTaskRemoveFromEventList>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d012      	beq.n	8002bce <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002ba8:	4b0c      	ldr	r3, [pc, #48]	; (8002bdc <xQueueGenericReset+0xcc>)
 8002baa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002bae:	601a      	str	r2, [r3, #0]
 8002bb0:	f3bf 8f4f 	dsb	sy
 8002bb4:	f3bf 8f6f 	isb	sy
 8002bb8:	e009      	b.n	8002bce <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	3310      	adds	r3, #16
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f7ff fef2 	bl	80029a8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	3324      	adds	r3, #36	; 0x24
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f7ff feed 	bl	80029a8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002bce:	f002 f979 	bl	8004ec4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002bd2:	2301      	movs	r3, #1
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	3710      	adds	r7, #16
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	e000ed04 	.word	0xe000ed04

08002be0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b08e      	sub	sp, #56	; 0x38
 8002be4:	af02      	add	r7, sp, #8
 8002be6:	60f8      	str	r0, [r7, #12]
 8002be8:	60b9      	str	r1, [r7, #8]
 8002bea:	607a      	str	r2, [r7, #4]
 8002bec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d10a      	bne.n	8002c0a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002bf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bf8:	f383 8811 	msr	BASEPRI, r3
 8002bfc:	f3bf 8f6f 	isb	sy
 8002c00:	f3bf 8f4f 	dsb	sy
 8002c04:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002c06:	bf00      	nop
 8002c08:	e7fe      	b.n	8002c08 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d10a      	bne.n	8002c26 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002c10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c14:	f383 8811 	msr	BASEPRI, r3
 8002c18:	f3bf 8f6f 	isb	sy
 8002c1c:	f3bf 8f4f 	dsb	sy
 8002c20:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002c22:	bf00      	nop
 8002c24:	e7fe      	b.n	8002c24 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d002      	beq.n	8002c32 <xQueueGenericCreateStatic+0x52>
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d001      	beq.n	8002c36 <xQueueGenericCreateStatic+0x56>
 8002c32:	2301      	movs	r3, #1
 8002c34:	e000      	b.n	8002c38 <xQueueGenericCreateStatic+0x58>
 8002c36:	2300      	movs	r3, #0
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d10a      	bne.n	8002c52 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002c3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c40:	f383 8811 	msr	BASEPRI, r3
 8002c44:	f3bf 8f6f 	isb	sy
 8002c48:	f3bf 8f4f 	dsb	sy
 8002c4c:	623b      	str	r3, [r7, #32]
}
 8002c4e:	bf00      	nop
 8002c50:	e7fe      	b.n	8002c50 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d102      	bne.n	8002c5e <xQueueGenericCreateStatic+0x7e>
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d101      	bne.n	8002c62 <xQueueGenericCreateStatic+0x82>
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e000      	b.n	8002c64 <xQueueGenericCreateStatic+0x84>
 8002c62:	2300      	movs	r3, #0
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d10a      	bne.n	8002c7e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002c68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c6c:	f383 8811 	msr	BASEPRI, r3
 8002c70:	f3bf 8f6f 	isb	sy
 8002c74:	f3bf 8f4f 	dsb	sy
 8002c78:	61fb      	str	r3, [r7, #28]
}
 8002c7a:	bf00      	nop
 8002c7c:	e7fe      	b.n	8002c7c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002c7e:	2350      	movs	r3, #80	; 0x50
 8002c80:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	2b50      	cmp	r3, #80	; 0x50
 8002c86:	d00a      	beq.n	8002c9e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002c88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c8c:	f383 8811 	msr	BASEPRI, r3
 8002c90:	f3bf 8f6f 	isb	sy
 8002c94:	f3bf 8f4f 	dsb	sy
 8002c98:	61bb      	str	r3, [r7, #24]
}
 8002c9a:	bf00      	nop
 8002c9c:	e7fe      	b.n	8002c9c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002c9e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002ca4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d00d      	beq.n	8002cc6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002caa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cac:	2201      	movs	r2, #1
 8002cae:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002cb2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002cb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cb8:	9300      	str	r3, [sp, #0]
 8002cba:	4613      	mov	r3, r2
 8002cbc:	687a      	ldr	r2, [r7, #4]
 8002cbe:	68b9      	ldr	r1, [r7, #8]
 8002cc0:	68f8      	ldr	r0, [r7, #12]
 8002cc2:	f000 f805 	bl	8002cd0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002cc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	3730      	adds	r7, #48	; 0x30
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}

08002cd0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b084      	sub	sp, #16
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	60f8      	str	r0, [r7, #12]
 8002cd8:	60b9      	str	r1, [r7, #8]
 8002cda:	607a      	str	r2, [r7, #4]
 8002cdc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d103      	bne.n	8002cec <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002ce4:	69bb      	ldr	r3, [r7, #24]
 8002ce6:	69ba      	ldr	r2, [r7, #24]
 8002ce8:	601a      	str	r2, [r3, #0]
 8002cea:	e002      	b.n	8002cf2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002cec:	69bb      	ldr	r3, [r7, #24]
 8002cee:	687a      	ldr	r2, [r7, #4]
 8002cf0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002cf2:	69bb      	ldr	r3, [r7, #24]
 8002cf4:	68fa      	ldr	r2, [r7, #12]
 8002cf6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002cf8:	69bb      	ldr	r3, [r7, #24]
 8002cfa:	68ba      	ldr	r2, [r7, #8]
 8002cfc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002cfe:	2101      	movs	r1, #1
 8002d00:	69b8      	ldr	r0, [r7, #24]
 8002d02:	f7ff ff05 	bl	8002b10 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002d06:	69bb      	ldr	r3, [r7, #24]
 8002d08:	78fa      	ldrb	r2, [r7, #3]
 8002d0a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002d0e:	bf00      	nop
 8002d10:	3710      	adds	r7, #16
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
	...

08002d18 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b08e      	sub	sp, #56	; 0x38
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	60f8      	str	r0, [r7, #12]
 8002d20:	60b9      	str	r1, [r7, #8]
 8002d22:	607a      	str	r2, [r7, #4]
 8002d24:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002d26:	2300      	movs	r3, #0
 8002d28:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d10a      	bne.n	8002d4a <xQueueGenericSend+0x32>
	__asm volatile
 8002d34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d38:	f383 8811 	msr	BASEPRI, r3
 8002d3c:	f3bf 8f6f 	isb	sy
 8002d40:	f3bf 8f4f 	dsb	sy
 8002d44:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002d46:	bf00      	nop
 8002d48:	e7fe      	b.n	8002d48 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d103      	bne.n	8002d58 <xQueueGenericSend+0x40>
 8002d50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d101      	bne.n	8002d5c <xQueueGenericSend+0x44>
 8002d58:	2301      	movs	r3, #1
 8002d5a:	e000      	b.n	8002d5e <xQueueGenericSend+0x46>
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d10a      	bne.n	8002d78 <xQueueGenericSend+0x60>
	__asm volatile
 8002d62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d66:	f383 8811 	msr	BASEPRI, r3
 8002d6a:	f3bf 8f6f 	isb	sy
 8002d6e:	f3bf 8f4f 	dsb	sy
 8002d72:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002d74:	bf00      	nop
 8002d76:	e7fe      	b.n	8002d76 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	2b02      	cmp	r3, #2
 8002d7c:	d103      	bne.n	8002d86 <xQueueGenericSend+0x6e>
 8002d7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	d101      	bne.n	8002d8a <xQueueGenericSend+0x72>
 8002d86:	2301      	movs	r3, #1
 8002d88:	e000      	b.n	8002d8c <xQueueGenericSend+0x74>
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d10a      	bne.n	8002da6 <xQueueGenericSend+0x8e>
	__asm volatile
 8002d90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d94:	f383 8811 	msr	BASEPRI, r3
 8002d98:	f3bf 8f6f 	isb	sy
 8002d9c:	f3bf 8f4f 	dsb	sy
 8002da0:	623b      	str	r3, [r7, #32]
}
 8002da2:	bf00      	nop
 8002da4:	e7fe      	b.n	8002da4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002da6:	f001 f9cf 	bl	8004148 <xTaskGetSchedulerState>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d102      	bne.n	8002db6 <xQueueGenericSend+0x9e>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d101      	bne.n	8002dba <xQueueGenericSend+0xa2>
 8002db6:	2301      	movs	r3, #1
 8002db8:	e000      	b.n	8002dbc <xQueueGenericSend+0xa4>
 8002dba:	2300      	movs	r3, #0
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d10a      	bne.n	8002dd6 <xQueueGenericSend+0xbe>
	__asm volatile
 8002dc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dc4:	f383 8811 	msr	BASEPRI, r3
 8002dc8:	f3bf 8f6f 	isb	sy
 8002dcc:	f3bf 8f4f 	dsb	sy
 8002dd0:	61fb      	str	r3, [r7, #28]
}
 8002dd2:	bf00      	nop
 8002dd4:	e7fe      	b.n	8002dd4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002dd6:	f002 f845 	bl	8004e64 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ddc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002dde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002de0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d302      	bcc.n	8002dec <xQueueGenericSend+0xd4>
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	2b02      	cmp	r3, #2
 8002dea:	d129      	bne.n	8002e40 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002dec:	683a      	ldr	r2, [r7, #0]
 8002dee:	68b9      	ldr	r1, [r7, #8]
 8002df0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002df2:	f000 fa0b 	bl	800320c <prvCopyDataToQueue>
 8002df6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002df8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d010      	beq.n	8002e22 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e02:	3324      	adds	r3, #36	; 0x24
 8002e04:	4618      	mov	r0, r3
 8002e06:	f000 ffe1 	bl	8003dcc <xTaskRemoveFromEventList>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d013      	beq.n	8002e38 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002e10:	4b3f      	ldr	r3, [pc, #252]	; (8002f10 <xQueueGenericSend+0x1f8>)
 8002e12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e16:	601a      	str	r2, [r3, #0]
 8002e18:	f3bf 8f4f 	dsb	sy
 8002e1c:	f3bf 8f6f 	isb	sy
 8002e20:	e00a      	b.n	8002e38 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002e22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d007      	beq.n	8002e38 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002e28:	4b39      	ldr	r3, [pc, #228]	; (8002f10 <xQueueGenericSend+0x1f8>)
 8002e2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e2e:	601a      	str	r2, [r3, #0]
 8002e30:	f3bf 8f4f 	dsb	sy
 8002e34:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002e38:	f002 f844 	bl	8004ec4 <vPortExitCritical>
				return pdPASS;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	e063      	b.n	8002f08 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d103      	bne.n	8002e4e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002e46:	f002 f83d 	bl	8004ec4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	e05c      	b.n	8002f08 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002e4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d106      	bne.n	8002e62 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002e54:	f107 0314 	add.w	r3, r7, #20
 8002e58:	4618      	mov	r0, r3
 8002e5a:	f001 f81b 	bl	8003e94 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002e62:	f002 f82f 	bl	8004ec4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002e66:	f000 fd7b 	bl	8003960 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002e6a:	f001 fffb 	bl	8004e64 <vPortEnterCritical>
 8002e6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e70:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002e74:	b25b      	sxtb	r3, r3
 8002e76:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e7a:	d103      	bne.n	8002e84 <xQueueGenericSend+0x16c>
 8002e7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e7e:	2200      	movs	r2, #0
 8002e80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e86:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002e8a:	b25b      	sxtb	r3, r3
 8002e8c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e90:	d103      	bne.n	8002e9a <xQueueGenericSend+0x182>
 8002e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e94:	2200      	movs	r2, #0
 8002e96:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002e9a:	f002 f813 	bl	8004ec4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002e9e:	1d3a      	adds	r2, r7, #4
 8002ea0:	f107 0314 	add.w	r3, r7, #20
 8002ea4:	4611      	mov	r1, r2
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f001 f80a 	bl	8003ec0 <xTaskCheckForTimeOut>
 8002eac:	4603      	mov	r3, r0
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d124      	bne.n	8002efc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002eb2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002eb4:	f000 faa2 	bl	80033fc <prvIsQueueFull>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d018      	beq.n	8002ef0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002ebe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ec0:	3310      	adds	r3, #16
 8002ec2:	687a      	ldr	r2, [r7, #4]
 8002ec4:	4611      	mov	r1, r2
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f000 ff30 	bl	8003d2c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002ecc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002ece:	f000 fa2d 	bl	800332c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002ed2:	f000 fd53 	bl	800397c <xTaskResumeAll>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	f47f af7c 	bne.w	8002dd6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8002ede:	4b0c      	ldr	r3, [pc, #48]	; (8002f10 <xQueueGenericSend+0x1f8>)
 8002ee0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ee4:	601a      	str	r2, [r3, #0]
 8002ee6:	f3bf 8f4f 	dsb	sy
 8002eea:	f3bf 8f6f 	isb	sy
 8002eee:	e772      	b.n	8002dd6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002ef0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002ef2:	f000 fa1b 	bl	800332c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002ef6:	f000 fd41 	bl	800397c <xTaskResumeAll>
 8002efa:	e76c      	b.n	8002dd6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002efc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002efe:	f000 fa15 	bl	800332c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002f02:	f000 fd3b 	bl	800397c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002f06:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	3738      	adds	r7, #56	; 0x38
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	e000ed04 	.word	0xe000ed04

08002f14 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b090      	sub	sp, #64	; 0x40
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	60f8      	str	r0, [r7, #12]
 8002f1c:	60b9      	str	r1, [r7, #8]
 8002f1e:	607a      	str	r2, [r7, #4]
 8002f20:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8002f26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d10a      	bne.n	8002f42 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8002f2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f30:	f383 8811 	msr	BASEPRI, r3
 8002f34:	f3bf 8f6f 	isb	sy
 8002f38:	f3bf 8f4f 	dsb	sy
 8002f3c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002f3e:	bf00      	nop
 8002f40:	e7fe      	b.n	8002f40 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d103      	bne.n	8002f50 <xQueueGenericSendFromISR+0x3c>
 8002f48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d101      	bne.n	8002f54 <xQueueGenericSendFromISR+0x40>
 8002f50:	2301      	movs	r3, #1
 8002f52:	e000      	b.n	8002f56 <xQueueGenericSendFromISR+0x42>
 8002f54:	2300      	movs	r3, #0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d10a      	bne.n	8002f70 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8002f5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f5e:	f383 8811 	msr	BASEPRI, r3
 8002f62:	f3bf 8f6f 	isb	sy
 8002f66:	f3bf 8f4f 	dsb	sy
 8002f6a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002f6c:	bf00      	nop
 8002f6e:	e7fe      	b.n	8002f6e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	2b02      	cmp	r3, #2
 8002f74:	d103      	bne.n	8002f7e <xQueueGenericSendFromISR+0x6a>
 8002f76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f7a:	2b01      	cmp	r3, #1
 8002f7c:	d101      	bne.n	8002f82 <xQueueGenericSendFromISR+0x6e>
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e000      	b.n	8002f84 <xQueueGenericSendFromISR+0x70>
 8002f82:	2300      	movs	r3, #0
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d10a      	bne.n	8002f9e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8002f88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f8c:	f383 8811 	msr	BASEPRI, r3
 8002f90:	f3bf 8f6f 	isb	sy
 8002f94:	f3bf 8f4f 	dsb	sy
 8002f98:	623b      	str	r3, [r7, #32]
}
 8002f9a:	bf00      	nop
 8002f9c:	e7fe      	b.n	8002f9c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002f9e:	f002 f843 	bl	8005028 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002fa2:	f3ef 8211 	mrs	r2, BASEPRI
 8002fa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002faa:	f383 8811 	msr	BASEPRI, r3
 8002fae:	f3bf 8f6f 	isb	sy
 8002fb2:	f3bf 8f4f 	dsb	sy
 8002fb6:	61fa      	str	r2, [r7, #28]
 8002fb8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002fba:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002fbc:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002fbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fc0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002fc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fc6:	429a      	cmp	r2, r3
 8002fc8:	d302      	bcc.n	8002fd0 <xQueueGenericSendFromISR+0xbc>
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	2b02      	cmp	r3, #2
 8002fce:	d12f      	bne.n	8003030 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002fd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fd2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002fd6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002fda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fde:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002fe0:	683a      	ldr	r2, [r7, #0]
 8002fe2:	68b9      	ldr	r1, [r7, #8]
 8002fe4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002fe6:	f000 f911 	bl	800320c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002fea:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002fee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002ff2:	d112      	bne.n	800301a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002ff4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d016      	beq.n	800302a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002ffc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ffe:	3324      	adds	r3, #36	; 0x24
 8003000:	4618      	mov	r0, r3
 8003002:	f000 fee3 	bl	8003dcc <xTaskRemoveFromEventList>
 8003006:	4603      	mov	r3, r0
 8003008:	2b00      	cmp	r3, #0
 800300a:	d00e      	beq.n	800302a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d00b      	beq.n	800302a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2201      	movs	r2, #1
 8003016:	601a      	str	r2, [r3, #0]
 8003018:	e007      	b.n	800302a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800301a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800301e:	3301      	adds	r3, #1
 8003020:	b2db      	uxtb	r3, r3
 8003022:	b25a      	sxtb	r2, r3
 8003024:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003026:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800302a:	2301      	movs	r3, #1
 800302c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800302e:	e001      	b.n	8003034 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003030:	2300      	movs	r3, #0
 8003032:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003034:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003036:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003038:	697b      	ldr	r3, [r7, #20]
 800303a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800303e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003040:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8003042:	4618      	mov	r0, r3
 8003044:	3740      	adds	r7, #64	; 0x40
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}
	...

0800304c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b08c      	sub	sp, #48	; 0x30
 8003050:	af00      	add	r7, sp, #0
 8003052:	60f8      	str	r0, [r7, #12]
 8003054:	60b9      	str	r1, [r7, #8]
 8003056:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003058:	2300      	movs	r3, #0
 800305a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003060:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003062:	2b00      	cmp	r3, #0
 8003064:	d10a      	bne.n	800307c <xQueueReceive+0x30>
	__asm volatile
 8003066:	f04f 0350 	mov.w	r3, #80	; 0x50
 800306a:	f383 8811 	msr	BASEPRI, r3
 800306e:	f3bf 8f6f 	isb	sy
 8003072:	f3bf 8f4f 	dsb	sy
 8003076:	623b      	str	r3, [r7, #32]
}
 8003078:	bf00      	nop
 800307a:	e7fe      	b.n	800307a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d103      	bne.n	800308a <xQueueReceive+0x3e>
 8003082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003086:	2b00      	cmp	r3, #0
 8003088:	d101      	bne.n	800308e <xQueueReceive+0x42>
 800308a:	2301      	movs	r3, #1
 800308c:	e000      	b.n	8003090 <xQueueReceive+0x44>
 800308e:	2300      	movs	r3, #0
 8003090:	2b00      	cmp	r3, #0
 8003092:	d10a      	bne.n	80030aa <xQueueReceive+0x5e>
	__asm volatile
 8003094:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003098:	f383 8811 	msr	BASEPRI, r3
 800309c:	f3bf 8f6f 	isb	sy
 80030a0:	f3bf 8f4f 	dsb	sy
 80030a4:	61fb      	str	r3, [r7, #28]
}
 80030a6:	bf00      	nop
 80030a8:	e7fe      	b.n	80030a8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80030aa:	f001 f84d 	bl	8004148 <xTaskGetSchedulerState>
 80030ae:	4603      	mov	r3, r0
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d102      	bne.n	80030ba <xQueueReceive+0x6e>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d101      	bne.n	80030be <xQueueReceive+0x72>
 80030ba:	2301      	movs	r3, #1
 80030bc:	e000      	b.n	80030c0 <xQueueReceive+0x74>
 80030be:	2300      	movs	r3, #0
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d10a      	bne.n	80030da <xQueueReceive+0x8e>
	__asm volatile
 80030c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030c8:	f383 8811 	msr	BASEPRI, r3
 80030cc:	f3bf 8f6f 	isb	sy
 80030d0:	f3bf 8f4f 	dsb	sy
 80030d4:	61bb      	str	r3, [r7, #24]
}
 80030d6:	bf00      	nop
 80030d8:	e7fe      	b.n	80030d8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80030da:	f001 fec3 	bl	8004e64 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80030de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030e2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80030e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d01f      	beq.n	800312a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80030ea:	68b9      	ldr	r1, [r7, #8]
 80030ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80030ee:	f000 f8f7 	bl	80032e0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80030f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f4:	1e5a      	subs	r2, r3, #1
 80030f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030f8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80030fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030fc:	691b      	ldr	r3, [r3, #16]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d00f      	beq.n	8003122 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003104:	3310      	adds	r3, #16
 8003106:	4618      	mov	r0, r3
 8003108:	f000 fe60 	bl	8003dcc <xTaskRemoveFromEventList>
 800310c:	4603      	mov	r3, r0
 800310e:	2b00      	cmp	r3, #0
 8003110:	d007      	beq.n	8003122 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003112:	4b3d      	ldr	r3, [pc, #244]	; (8003208 <xQueueReceive+0x1bc>)
 8003114:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003118:	601a      	str	r2, [r3, #0]
 800311a:	f3bf 8f4f 	dsb	sy
 800311e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003122:	f001 fecf 	bl	8004ec4 <vPortExitCritical>
				return pdPASS;
 8003126:	2301      	movs	r3, #1
 8003128:	e069      	b.n	80031fe <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d103      	bne.n	8003138 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003130:	f001 fec8 	bl	8004ec4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003134:	2300      	movs	r3, #0
 8003136:	e062      	b.n	80031fe <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003138:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800313a:	2b00      	cmp	r3, #0
 800313c:	d106      	bne.n	800314c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800313e:	f107 0310 	add.w	r3, r7, #16
 8003142:	4618      	mov	r0, r3
 8003144:	f000 fea6 	bl	8003e94 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003148:	2301      	movs	r3, #1
 800314a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800314c:	f001 feba 	bl	8004ec4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003150:	f000 fc06 	bl	8003960 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003154:	f001 fe86 	bl	8004e64 <vPortEnterCritical>
 8003158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800315a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800315e:	b25b      	sxtb	r3, r3
 8003160:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003164:	d103      	bne.n	800316e <xQueueReceive+0x122>
 8003166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003168:	2200      	movs	r2, #0
 800316a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800316e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003170:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003174:	b25b      	sxtb	r3, r3
 8003176:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800317a:	d103      	bne.n	8003184 <xQueueReceive+0x138>
 800317c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800317e:	2200      	movs	r2, #0
 8003180:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003184:	f001 fe9e 	bl	8004ec4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003188:	1d3a      	adds	r2, r7, #4
 800318a:	f107 0310 	add.w	r3, r7, #16
 800318e:	4611      	mov	r1, r2
 8003190:	4618      	mov	r0, r3
 8003192:	f000 fe95 	bl	8003ec0 <xTaskCheckForTimeOut>
 8003196:	4603      	mov	r3, r0
 8003198:	2b00      	cmp	r3, #0
 800319a:	d123      	bne.n	80031e4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800319c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800319e:	f000 f917 	bl	80033d0 <prvIsQueueEmpty>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d017      	beq.n	80031d8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80031a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031aa:	3324      	adds	r3, #36	; 0x24
 80031ac:	687a      	ldr	r2, [r7, #4]
 80031ae:	4611      	mov	r1, r2
 80031b0:	4618      	mov	r0, r3
 80031b2:	f000 fdbb 	bl	8003d2c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80031b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80031b8:	f000 f8b8 	bl	800332c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80031bc:	f000 fbde 	bl	800397c <xTaskResumeAll>
 80031c0:	4603      	mov	r3, r0
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d189      	bne.n	80030da <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80031c6:	4b10      	ldr	r3, [pc, #64]	; (8003208 <xQueueReceive+0x1bc>)
 80031c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80031cc:	601a      	str	r2, [r3, #0]
 80031ce:	f3bf 8f4f 	dsb	sy
 80031d2:	f3bf 8f6f 	isb	sy
 80031d6:	e780      	b.n	80030da <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80031d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80031da:	f000 f8a7 	bl	800332c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80031de:	f000 fbcd 	bl	800397c <xTaskResumeAll>
 80031e2:	e77a      	b.n	80030da <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80031e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80031e6:	f000 f8a1 	bl	800332c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80031ea:	f000 fbc7 	bl	800397c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80031ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80031f0:	f000 f8ee 	bl	80033d0 <prvIsQueueEmpty>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	f43f af6f 	beq.w	80030da <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80031fc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3730      	adds	r7, #48	; 0x30
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	e000ed04 	.word	0xe000ed04

0800320c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b086      	sub	sp, #24
 8003210:	af00      	add	r7, sp, #0
 8003212:	60f8      	str	r0, [r7, #12]
 8003214:	60b9      	str	r1, [r7, #8]
 8003216:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003218:	2300      	movs	r3, #0
 800321a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003220:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003226:	2b00      	cmp	r3, #0
 8003228:	d10d      	bne.n	8003246 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d14d      	bne.n	80032ce <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	4618      	mov	r0, r3
 8003238:	f000 ffa4 	bl	8004184 <xTaskPriorityDisinherit>
 800323c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	2200      	movs	r2, #0
 8003242:	609a      	str	r2, [r3, #8]
 8003244:	e043      	b.n	80032ce <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d119      	bne.n	8003280 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6858      	ldr	r0, [r3, #4]
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003254:	461a      	mov	r2, r3
 8003256:	68b9      	ldr	r1, [r7, #8]
 8003258:	f007 f88b 	bl	800a372 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	685a      	ldr	r2, [r3, #4]
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003264:	441a      	add	r2, r3
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	685a      	ldr	r2, [r3, #4]
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	429a      	cmp	r2, r3
 8003274:	d32b      	bcc.n	80032ce <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	605a      	str	r2, [r3, #4]
 800327e:	e026      	b.n	80032ce <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	68d8      	ldr	r0, [r3, #12]
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003288:	461a      	mov	r2, r3
 800328a:	68b9      	ldr	r1, [r7, #8]
 800328c:	f007 f871 	bl	800a372 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	68da      	ldr	r2, [r3, #12]
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003298:	425b      	negs	r3, r3
 800329a:	441a      	add	r2, r3
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	68da      	ldr	r2, [r3, #12]
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	429a      	cmp	r2, r3
 80032aa:	d207      	bcs.n	80032bc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	689a      	ldr	r2, [r3, #8]
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b4:	425b      	negs	r3, r3
 80032b6:	441a      	add	r2, r3
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2b02      	cmp	r3, #2
 80032c0:	d105      	bne.n	80032ce <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d002      	beq.n	80032ce <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	3b01      	subs	r3, #1
 80032cc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	1c5a      	adds	r2, r3, #1
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80032d6:	697b      	ldr	r3, [r7, #20]
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3718      	adds	r7, #24
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}

080032e0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b082      	sub	sp, #8
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
 80032e8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d018      	beq.n	8003324 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	68da      	ldr	r2, [r3, #12]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032fa:	441a      	add	r2, r3
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	68da      	ldr	r2, [r3, #12]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	429a      	cmp	r2, r3
 800330a:	d303      	bcc.n	8003314 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	68d9      	ldr	r1, [r3, #12]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331c:	461a      	mov	r2, r3
 800331e:	6838      	ldr	r0, [r7, #0]
 8003320:	f007 f827 	bl	800a372 <memcpy>
	}
}
 8003324:	bf00      	nop
 8003326:	3708      	adds	r7, #8
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}

0800332c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b084      	sub	sp, #16
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003334:	f001 fd96 	bl	8004e64 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800333e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003340:	e011      	b.n	8003366 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003346:	2b00      	cmp	r3, #0
 8003348:	d012      	beq.n	8003370 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	3324      	adds	r3, #36	; 0x24
 800334e:	4618      	mov	r0, r3
 8003350:	f000 fd3c 	bl	8003dcc <xTaskRemoveFromEventList>
 8003354:	4603      	mov	r3, r0
 8003356:	2b00      	cmp	r3, #0
 8003358:	d001      	beq.n	800335e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800335a:	f000 fe13 	bl	8003f84 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800335e:	7bfb      	ldrb	r3, [r7, #15]
 8003360:	3b01      	subs	r3, #1
 8003362:	b2db      	uxtb	r3, r3
 8003364:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003366:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800336a:	2b00      	cmp	r3, #0
 800336c:	dce9      	bgt.n	8003342 <prvUnlockQueue+0x16>
 800336e:	e000      	b.n	8003372 <prvUnlockQueue+0x46>
					break;
 8003370:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	22ff      	movs	r2, #255	; 0xff
 8003376:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800337a:	f001 fda3 	bl	8004ec4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800337e:	f001 fd71 	bl	8004e64 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003388:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800338a:	e011      	b.n	80033b0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	691b      	ldr	r3, [r3, #16]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d012      	beq.n	80033ba <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	3310      	adds	r3, #16
 8003398:	4618      	mov	r0, r3
 800339a:	f000 fd17 	bl	8003dcc <xTaskRemoveFromEventList>
 800339e:	4603      	mov	r3, r0
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d001      	beq.n	80033a8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80033a4:	f000 fdee 	bl	8003f84 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80033a8:	7bbb      	ldrb	r3, [r7, #14]
 80033aa:	3b01      	subs	r3, #1
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80033b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	dce9      	bgt.n	800338c <prvUnlockQueue+0x60>
 80033b8:	e000      	b.n	80033bc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80033ba:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	22ff      	movs	r2, #255	; 0xff
 80033c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80033c4:	f001 fd7e 	bl	8004ec4 <vPortExitCritical>
}
 80033c8:	bf00      	nop
 80033ca:	3710      	adds	r7, #16
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}

080033d0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b084      	sub	sp, #16
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80033d8:	f001 fd44 	bl	8004e64 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d102      	bne.n	80033ea <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80033e4:	2301      	movs	r3, #1
 80033e6:	60fb      	str	r3, [r7, #12]
 80033e8:	e001      	b.n	80033ee <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80033ea:	2300      	movs	r3, #0
 80033ec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80033ee:	f001 fd69 	bl	8004ec4 <vPortExitCritical>

	return xReturn;
 80033f2:	68fb      	ldr	r3, [r7, #12]
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	3710      	adds	r7, #16
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}

080033fc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b084      	sub	sp, #16
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003404:	f001 fd2e 	bl	8004e64 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003410:	429a      	cmp	r2, r3
 8003412:	d102      	bne.n	800341a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003414:	2301      	movs	r3, #1
 8003416:	60fb      	str	r3, [r7, #12]
 8003418:	e001      	b.n	800341e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800341a:	2300      	movs	r3, #0
 800341c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800341e:	f001 fd51 	bl	8004ec4 <vPortExitCritical>

	return xReturn;
 8003422:	68fb      	ldr	r3, [r7, #12]
}
 8003424:	4618      	mov	r0, r3
 8003426:	3710      	adds	r7, #16
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}

0800342c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800342c:	b480      	push	{r7}
 800342e:	b085      	sub	sp, #20
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
 8003434:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003436:	2300      	movs	r3, #0
 8003438:	60fb      	str	r3, [r7, #12]
 800343a:	e014      	b.n	8003466 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800343c:	4a0f      	ldr	r2, [pc, #60]	; (800347c <vQueueAddToRegistry+0x50>)
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d10b      	bne.n	8003460 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003448:	490c      	ldr	r1, [pc, #48]	; (800347c <vQueueAddToRegistry+0x50>)
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	683a      	ldr	r2, [r7, #0]
 800344e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003452:	4a0a      	ldr	r2, [pc, #40]	; (800347c <vQueueAddToRegistry+0x50>)
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	00db      	lsls	r3, r3, #3
 8003458:	4413      	add	r3, r2
 800345a:	687a      	ldr	r2, [r7, #4]
 800345c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800345e:	e006      	b.n	800346e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	3301      	adds	r3, #1
 8003464:	60fb      	str	r3, [r7, #12]
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2b07      	cmp	r3, #7
 800346a:	d9e7      	bls.n	800343c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800346c:	bf00      	nop
 800346e:	bf00      	nop
 8003470:	3714      	adds	r7, #20
 8003472:	46bd      	mov	sp, r7
 8003474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003478:	4770      	bx	lr
 800347a:	bf00      	nop
 800347c:	20000fd8 	.word	0x20000fd8

08003480 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003480:	b580      	push	{r7, lr}
 8003482:	b086      	sub	sp, #24
 8003484:	af00      	add	r7, sp, #0
 8003486:	60f8      	str	r0, [r7, #12]
 8003488:	60b9      	str	r1, [r7, #8]
 800348a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003490:	f001 fce8 	bl	8004e64 <vPortEnterCritical>
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800349a:	b25b      	sxtb	r3, r3
 800349c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80034a0:	d103      	bne.n	80034aa <vQueueWaitForMessageRestricted+0x2a>
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	2200      	movs	r2, #0
 80034a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80034b0:	b25b      	sxtb	r3, r3
 80034b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80034b6:	d103      	bne.n	80034c0 <vQueueWaitForMessageRestricted+0x40>
 80034b8:	697b      	ldr	r3, [r7, #20]
 80034ba:	2200      	movs	r2, #0
 80034bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80034c0:	f001 fd00 	bl	8004ec4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d106      	bne.n	80034da <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	3324      	adds	r3, #36	; 0x24
 80034d0:	687a      	ldr	r2, [r7, #4]
 80034d2:	68b9      	ldr	r1, [r7, #8]
 80034d4:	4618      	mov	r0, r3
 80034d6:	f000 fc4d 	bl	8003d74 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80034da:	6978      	ldr	r0, [r7, #20]
 80034dc:	f7ff ff26 	bl	800332c <prvUnlockQueue>
	}
 80034e0:	bf00      	nop
 80034e2:	3718      	adds	r7, #24
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}

080034e8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b08e      	sub	sp, #56	; 0x38
 80034ec:	af04      	add	r7, sp, #16
 80034ee:	60f8      	str	r0, [r7, #12]
 80034f0:	60b9      	str	r1, [r7, #8]
 80034f2:	607a      	str	r2, [r7, #4]
 80034f4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80034f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d10a      	bne.n	8003512 <xTaskCreateStatic+0x2a>
	__asm volatile
 80034fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003500:	f383 8811 	msr	BASEPRI, r3
 8003504:	f3bf 8f6f 	isb	sy
 8003508:	f3bf 8f4f 	dsb	sy
 800350c:	623b      	str	r3, [r7, #32]
}
 800350e:	bf00      	nop
 8003510:	e7fe      	b.n	8003510 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003512:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003514:	2b00      	cmp	r3, #0
 8003516:	d10a      	bne.n	800352e <xTaskCreateStatic+0x46>
	__asm volatile
 8003518:	f04f 0350 	mov.w	r3, #80	; 0x50
 800351c:	f383 8811 	msr	BASEPRI, r3
 8003520:	f3bf 8f6f 	isb	sy
 8003524:	f3bf 8f4f 	dsb	sy
 8003528:	61fb      	str	r3, [r7, #28]
}
 800352a:	bf00      	nop
 800352c:	e7fe      	b.n	800352c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800352e:	235c      	movs	r3, #92	; 0x5c
 8003530:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	2b5c      	cmp	r3, #92	; 0x5c
 8003536:	d00a      	beq.n	800354e <xTaskCreateStatic+0x66>
	__asm volatile
 8003538:	f04f 0350 	mov.w	r3, #80	; 0x50
 800353c:	f383 8811 	msr	BASEPRI, r3
 8003540:	f3bf 8f6f 	isb	sy
 8003544:	f3bf 8f4f 	dsb	sy
 8003548:	61bb      	str	r3, [r7, #24]
}
 800354a:	bf00      	nop
 800354c:	e7fe      	b.n	800354c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800354e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003550:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003552:	2b00      	cmp	r3, #0
 8003554:	d01e      	beq.n	8003594 <xTaskCreateStatic+0xac>
 8003556:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003558:	2b00      	cmp	r3, #0
 800355a:	d01b      	beq.n	8003594 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800355c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800355e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003562:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003564:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003568:	2202      	movs	r2, #2
 800356a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800356e:	2300      	movs	r3, #0
 8003570:	9303      	str	r3, [sp, #12]
 8003572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003574:	9302      	str	r3, [sp, #8]
 8003576:	f107 0314 	add.w	r3, r7, #20
 800357a:	9301      	str	r3, [sp, #4]
 800357c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800357e:	9300      	str	r3, [sp, #0]
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	68b9      	ldr	r1, [r7, #8]
 8003586:	68f8      	ldr	r0, [r7, #12]
 8003588:	f000 f850 	bl	800362c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800358c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800358e:	f000 f8dd 	bl	800374c <prvAddNewTaskToReadyList>
 8003592:	e001      	b.n	8003598 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003594:	2300      	movs	r3, #0
 8003596:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003598:	697b      	ldr	r3, [r7, #20]
	}
 800359a:	4618      	mov	r0, r3
 800359c:	3728      	adds	r7, #40	; 0x28
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}

080035a2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80035a2:	b580      	push	{r7, lr}
 80035a4:	b08c      	sub	sp, #48	; 0x30
 80035a6:	af04      	add	r7, sp, #16
 80035a8:	60f8      	str	r0, [r7, #12]
 80035aa:	60b9      	str	r1, [r7, #8]
 80035ac:	603b      	str	r3, [r7, #0]
 80035ae:	4613      	mov	r3, r2
 80035b0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80035b2:	88fb      	ldrh	r3, [r7, #6]
 80035b4:	009b      	lsls	r3, r3, #2
 80035b6:	4618      	mov	r0, r3
 80035b8:	f001 fd76 	bl	80050a8 <pvPortMalloc>
 80035bc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d00e      	beq.n	80035e2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80035c4:	205c      	movs	r0, #92	; 0x5c
 80035c6:	f001 fd6f 	bl	80050a8 <pvPortMalloc>
 80035ca:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80035cc:	69fb      	ldr	r3, [r7, #28]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d003      	beq.n	80035da <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80035d2:	69fb      	ldr	r3, [r7, #28]
 80035d4:	697a      	ldr	r2, [r7, #20]
 80035d6:	631a      	str	r2, [r3, #48]	; 0x30
 80035d8:	e005      	b.n	80035e6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80035da:	6978      	ldr	r0, [r7, #20]
 80035dc:	f001 fe30 	bl	8005240 <vPortFree>
 80035e0:	e001      	b.n	80035e6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80035e2:	2300      	movs	r3, #0
 80035e4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d017      	beq.n	800361c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	2200      	movs	r2, #0
 80035f0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80035f4:	88fa      	ldrh	r2, [r7, #6]
 80035f6:	2300      	movs	r3, #0
 80035f8:	9303      	str	r3, [sp, #12]
 80035fa:	69fb      	ldr	r3, [r7, #28]
 80035fc:	9302      	str	r3, [sp, #8]
 80035fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003600:	9301      	str	r3, [sp, #4]
 8003602:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003604:	9300      	str	r3, [sp, #0]
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	68b9      	ldr	r1, [r7, #8]
 800360a:	68f8      	ldr	r0, [r7, #12]
 800360c:	f000 f80e 	bl	800362c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003610:	69f8      	ldr	r0, [r7, #28]
 8003612:	f000 f89b 	bl	800374c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003616:	2301      	movs	r3, #1
 8003618:	61bb      	str	r3, [r7, #24]
 800361a:	e002      	b.n	8003622 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800361c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003620:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003622:	69bb      	ldr	r3, [r7, #24]
	}
 8003624:	4618      	mov	r0, r3
 8003626:	3720      	adds	r7, #32
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}

0800362c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b088      	sub	sp, #32
 8003630:	af00      	add	r7, sp, #0
 8003632:	60f8      	str	r0, [r7, #12]
 8003634:	60b9      	str	r1, [r7, #8]
 8003636:	607a      	str	r2, [r7, #4]
 8003638:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800363a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800363c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	009b      	lsls	r3, r3, #2
 8003642:	461a      	mov	r2, r3
 8003644:	21a5      	movs	r1, #165	; 0xa5
 8003646:	f006 fe23 	bl	800a290 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800364a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800364c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003654:	3b01      	subs	r3, #1
 8003656:	009b      	lsls	r3, r3, #2
 8003658:	4413      	add	r3, r2
 800365a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800365c:	69bb      	ldr	r3, [r7, #24]
 800365e:	f023 0307 	bic.w	r3, r3, #7
 8003662:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003664:	69bb      	ldr	r3, [r7, #24]
 8003666:	f003 0307 	and.w	r3, r3, #7
 800366a:	2b00      	cmp	r3, #0
 800366c:	d00a      	beq.n	8003684 <prvInitialiseNewTask+0x58>
	__asm volatile
 800366e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003672:	f383 8811 	msr	BASEPRI, r3
 8003676:	f3bf 8f6f 	isb	sy
 800367a:	f3bf 8f4f 	dsb	sy
 800367e:	617b      	str	r3, [r7, #20]
}
 8003680:	bf00      	nop
 8003682:	e7fe      	b.n	8003682 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d01f      	beq.n	80036ca <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800368a:	2300      	movs	r3, #0
 800368c:	61fb      	str	r3, [r7, #28]
 800368e:	e012      	b.n	80036b6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003690:	68ba      	ldr	r2, [r7, #8]
 8003692:	69fb      	ldr	r3, [r7, #28]
 8003694:	4413      	add	r3, r2
 8003696:	7819      	ldrb	r1, [r3, #0]
 8003698:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800369a:	69fb      	ldr	r3, [r7, #28]
 800369c:	4413      	add	r3, r2
 800369e:	3334      	adds	r3, #52	; 0x34
 80036a0:	460a      	mov	r2, r1
 80036a2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80036a4:	68ba      	ldr	r2, [r7, #8]
 80036a6:	69fb      	ldr	r3, [r7, #28]
 80036a8:	4413      	add	r3, r2
 80036aa:	781b      	ldrb	r3, [r3, #0]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d006      	beq.n	80036be <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80036b0:	69fb      	ldr	r3, [r7, #28]
 80036b2:	3301      	adds	r3, #1
 80036b4:	61fb      	str	r3, [r7, #28]
 80036b6:	69fb      	ldr	r3, [r7, #28]
 80036b8:	2b0f      	cmp	r3, #15
 80036ba:	d9e9      	bls.n	8003690 <prvInitialiseNewTask+0x64>
 80036bc:	e000      	b.n	80036c0 <prvInitialiseNewTask+0x94>
			{
				break;
 80036be:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80036c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036c2:	2200      	movs	r2, #0
 80036c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80036c8:	e003      	b.n	80036d2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80036ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036cc:	2200      	movs	r2, #0
 80036ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80036d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036d4:	2b37      	cmp	r3, #55	; 0x37
 80036d6:	d901      	bls.n	80036dc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80036d8:	2337      	movs	r3, #55	; 0x37
 80036da:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80036dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80036e0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80036e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80036e6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80036e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036ea:	2200      	movs	r2, #0
 80036ec:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80036ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036f0:	3304      	adds	r3, #4
 80036f2:	4618      	mov	r0, r3
 80036f4:	f7ff f978 	bl	80029e8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80036f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036fa:	3318      	adds	r3, #24
 80036fc:	4618      	mov	r0, r3
 80036fe:	f7ff f973 	bl	80029e8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003704:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003706:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003708:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800370a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800370e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003710:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003712:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003714:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003716:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003718:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800371a:	2200      	movs	r2, #0
 800371c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800371e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003720:	2200      	movs	r2, #0
 8003722:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003726:	683a      	ldr	r2, [r7, #0]
 8003728:	68f9      	ldr	r1, [r7, #12]
 800372a:	69b8      	ldr	r0, [r7, #24]
 800372c:	f001 fa70 	bl	8004c10 <pxPortInitialiseStack>
 8003730:	4602      	mov	r2, r0
 8003732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003734:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003736:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003738:	2b00      	cmp	r3, #0
 800373a:	d002      	beq.n	8003742 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800373c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800373e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003740:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003742:	bf00      	nop
 8003744:	3720      	adds	r7, #32
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}
	...

0800374c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b082      	sub	sp, #8
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003754:	f001 fb86 	bl	8004e64 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003758:	4b2d      	ldr	r3, [pc, #180]	; (8003810 <prvAddNewTaskToReadyList+0xc4>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	3301      	adds	r3, #1
 800375e:	4a2c      	ldr	r2, [pc, #176]	; (8003810 <prvAddNewTaskToReadyList+0xc4>)
 8003760:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003762:	4b2c      	ldr	r3, [pc, #176]	; (8003814 <prvAddNewTaskToReadyList+0xc8>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d109      	bne.n	800377e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800376a:	4a2a      	ldr	r2, [pc, #168]	; (8003814 <prvAddNewTaskToReadyList+0xc8>)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003770:	4b27      	ldr	r3, [pc, #156]	; (8003810 <prvAddNewTaskToReadyList+0xc4>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	2b01      	cmp	r3, #1
 8003776:	d110      	bne.n	800379a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003778:	f000 fc28 	bl	8003fcc <prvInitialiseTaskLists>
 800377c:	e00d      	b.n	800379a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800377e:	4b26      	ldr	r3, [pc, #152]	; (8003818 <prvAddNewTaskToReadyList+0xcc>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d109      	bne.n	800379a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003786:	4b23      	ldr	r3, [pc, #140]	; (8003814 <prvAddNewTaskToReadyList+0xc8>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003790:	429a      	cmp	r2, r3
 8003792:	d802      	bhi.n	800379a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003794:	4a1f      	ldr	r2, [pc, #124]	; (8003814 <prvAddNewTaskToReadyList+0xc8>)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800379a:	4b20      	ldr	r3, [pc, #128]	; (800381c <prvAddNewTaskToReadyList+0xd0>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	3301      	adds	r3, #1
 80037a0:	4a1e      	ldr	r2, [pc, #120]	; (800381c <prvAddNewTaskToReadyList+0xd0>)
 80037a2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80037a4:	4b1d      	ldr	r3, [pc, #116]	; (800381c <prvAddNewTaskToReadyList+0xd0>)
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037b0:	4b1b      	ldr	r3, [pc, #108]	; (8003820 <prvAddNewTaskToReadyList+0xd4>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	429a      	cmp	r2, r3
 80037b6:	d903      	bls.n	80037c0 <prvAddNewTaskToReadyList+0x74>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037bc:	4a18      	ldr	r2, [pc, #96]	; (8003820 <prvAddNewTaskToReadyList+0xd4>)
 80037be:	6013      	str	r3, [r2, #0]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037c4:	4613      	mov	r3, r2
 80037c6:	009b      	lsls	r3, r3, #2
 80037c8:	4413      	add	r3, r2
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	4a15      	ldr	r2, [pc, #84]	; (8003824 <prvAddNewTaskToReadyList+0xd8>)
 80037ce:	441a      	add	r2, r3
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	3304      	adds	r3, #4
 80037d4:	4619      	mov	r1, r3
 80037d6:	4610      	mov	r0, r2
 80037d8:	f7ff f913 	bl	8002a02 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80037dc:	f001 fb72 	bl	8004ec4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80037e0:	4b0d      	ldr	r3, [pc, #52]	; (8003818 <prvAddNewTaskToReadyList+0xcc>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d00e      	beq.n	8003806 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80037e8:	4b0a      	ldr	r3, [pc, #40]	; (8003814 <prvAddNewTaskToReadyList+0xc8>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037f2:	429a      	cmp	r2, r3
 80037f4:	d207      	bcs.n	8003806 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80037f6:	4b0c      	ldr	r3, [pc, #48]	; (8003828 <prvAddNewTaskToReadyList+0xdc>)
 80037f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80037fc:	601a      	str	r2, [r3, #0]
 80037fe:	f3bf 8f4f 	dsb	sy
 8003802:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003806:	bf00      	nop
 8003808:	3708      	adds	r7, #8
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}
 800380e:	bf00      	nop
 8003810:	200014ec 	.word	0x200014ec
 8003814:	20001018 	.word	0x20001018
 8003818:	200014f8 	.word	0x200014f8
 800381c:	20001508 	.word	0x20001508
 8003820:	200014f4 	.word	0x200014f4
 8003824:	2000101c 	.word	0x2000101c
 8003828:	e000ed04 	.word	0xe000ed04

0800382c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800382c:	b580      	push	{r7, lr}
 800382e:	b084      	sub	sp, #16
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003834:	2300      	movs	r3, #0
 8003836:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d017      	beq.n	800386e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800383e:	4b13      	ldr	r3, [pc, #76]	; (800388c <vTaskDelay+0x60>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d00a      	beq.n	800385c <vTaskDelay+0x30>
	__asm volatile
 8003846:	f04f 0350 	mov.w	r3, #80	; 0x50
 800384a:	f383 8811 	msr	BASEPRI, r3
 800384e:	f3bf 8f6f 	isb	sy
 8003852:	f3bf 8f4f 	dsb	sy
 8003856:	60bb      	str	r3, [r7, #8]
}
 8003858:	bf00      	nop
 800385a:	e7fe      	b.n	800385a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800385c:	f000 f880 	bl	8003960 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003860:	2100      	movs	r1, #0
 8003862:	6878      	ldr	r0, [r7, #4]
 8003864:	f000 fe32 	bl	80044cc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003868:	f000 f888 	bl	800397c <xTaskResumeAll>
 800386c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d107      	bne.n	8003884 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8003874:	4b06      	ldr	r3, [pc, #24]	; (8003890 <vTaskDelay+0x64>)
 8003876:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800387a:	601a      	str	r2, [r3, #0]
 800387c:	f3bf 8f4f 	dsb	sy
 8003880:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003884:	bf00      	nop
 8003886:	3710      	adds	r7, #16
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}
 800388c:	20001514 	.word	0x20001514
 8003890:	e000ed04 	.word	0xe000ed04

08003894 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b08a      	sub	sp, #40	; 0x28
 8003898:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800389a:	2300      	movs	r3, #0
 800389c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800389e:	2300      	movs	r3, #0
 80038a0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80038a2:	463a      	mov	r2, r7
 80038a4:	1d39      	adds	r1, r7, #4
 80038a6:	f107 0308 	add.w	r3, r7, #8
 80038aa:	4618      	mov	r0, r3
 80038ac:	f7ff f848 	bl	8002940 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80038b0:	6839      	ldr	r1, [r7, #0]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	68ba      	ldr	r2, [r7, #8]
 80038b6:	9202      	str	r2, [sp, #8]
 80038b8:	9301      	str	r3, [sp, #4]
 80038ba:	2300      	movs	r3, #0
 80038bc:	9300      	str	r3, [sp, #0]
 80038be:	2300      	movs	r3, #0
 80038c0:	460a      	mov	r2, r1
 80038c2:	4921      	ldr	r1, [pc, #132]	; (8003948 <vTaskStartScheduler+0xb4>)
 80038c4:	4821      	ldr	r0, [pc, #132]	; (800394c <vTaskStartScheduler+0xb8>)
 80038c6:	f7ff fe0f 	bl	80034e8 <xTaskCreateStatic>
 80038ca:	4603      	mov	r3, r0
 80038cc:	4a20      	ldr	r2, [pc, #128]	; (8003950 <vTaskStartScheduler+0xbc>)
 80038ce:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80038d0:	4b1f      	ldr	r3, [pc, #124]	; (8003950 <vTaskStartScheduler+0xbc>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d002      	beq.n	80038de <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80038d8:	2301      	movs	r3, #1
 80038da:	617b      	str	r3, [r7, #20]
 80038dc:	e001      	b.n	80038e2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80038de:	2300      	movs	r3, #0
 80038e0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	2b01      	cmp	r3, #1
 80038e6:	d102      	bne.n	80038ee <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80038e8:	f000 fe44 	bl	8004574 <xTimerCreateTimerTask>
 80038ec:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80038ee:	697b      	ldr	r3, [r7, #20]
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d116      	bne.n	8003922 <vTaskStartScheduler+0x8e>
	__asm volatile
 80038f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038f8:	f383 8811 	msr	BASEPRI, r3
 80038fc:	f3bf 8f6f 	isb	sy
 8003900:	f3bf 8f4f 	dsb	sy
 8003904:	613b      	str	r3, [r7, #16]
}
 8003906:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003908:	4b12      	ldr	r3, [pc, #72]	; (8003954 <vTaskStartScheduler+0xc0>)
 800390a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800390e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003910:	4b11      	ldr	r3, [pc, #68]	; (8003958 <vTaskStartScheduler+0xc4>)
 8003912:	2201      	movs	r2, #1
 8003914:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003916:	4b11      	ldr	r3, [pc, #68]	; (800395c <vTaskStartScheduler+0xc8>)
 8003918:	2200      	movs	r2, #0
 800391a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800391c:	f001 fa00 	bl	8004d20 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003920:	e00e      	b.n	8003940 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003922:	697b      	ldr	r3, [r7, #20]
 8003924:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003928:	d10a      	bne.n	8003940 <vTaskStartScheduler+0xac>
	__asm volatile
 800392a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800392e:	f383 8811 	msr	BASEPRI, r3
 8003932:	f3bf 8f6f 	isb	sy
 8003936:	f3bf 8f4f 	dsb	sy
 800393a:	60fb      	str	r3, [r7, #12]
}
 800393c:	bf00      	nop
 800393e:	e7fe      	b.n	800393e <vTaskStartScheduler+0xaa>
}
 8003940:	bf00      	nop
 8003942:	3718      	adds	r7, #24
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}
 8003948:	0800af94 	.word	0x0800af94
 800394c:	08003f9d 	.word	0x08003f9d
 8003950:	20001510 	.word	0x20001510
 8003954:	2000150c 	.word	0x2000150c
 8003958:	200014f8 	.word	0x200014f8
 800395c:	200014f0 	.word	0x200014f0

08003960 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003960:	b480      	push	{r7}
 8003962:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003964:	4b04      	ldr	r3, [pc, #16]	; (8003978 <vTaskSuspendAll+0x18>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	3301      	adds	r3, #1
 800396a:	4a03      	ldr	r2, [pc, #12]	; (8003978 <vTaskSuspendAll+0x18>)
 800396c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800396e:	bf00      	nop
 8003970:	46bd      	mov	sp, r7
 8003972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003976:	4770      	bx	lr
 8003978:	20001514 	.word	0x20001514

0800397c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003982:	2300      	movs	r3, #0
 8003984:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003986:	2300      	movs	r3, #0
 8003988:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800398a:	4b42      	ldr	r3, [pc, #264]	; (8003a94 <xTaskResumeAll+0x118>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d10a      	bne.n	80039a8 <xTaskResumeAll+0x2c>
	__asm volatile
 8003992:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003996:	f383 8811 	msr	BASEPRI, r3
 800399a:	f3bf 8f6f 	isb	sy
 800399e:	f3bf 8f4f 	dsb	sy
 80039a2:	603b      	str	r3, [r7, #0]
}
 80039a4:	bf00      	nop
 80039a6:	e7fe      	b.n	80039a6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80039a8:	f001 fa5c 	bl	8004e64 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80039ac:	4b39      	ldr	r3, [pc, #228]	; (8003a94 <xTaskResumeAll+0x118>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	3b01      	subs	r3, #1
 80039b2:	4a38      	ldr	r2, [pc, #224]	; (8003a94 <xTaskResumeAll+0x118>)
 80039b4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80039b6:	4b37      	ldr	r3, [pc, #220]	; (8003a94 <xTaskResumeAll+0x118>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d162      	bne.n	8003a84 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80039be:	4b36      	ldr	r3, [pc, #216]	; (8003a98 <xTaskResumeAll+0x11c>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d05e      	beq.n	8003a84 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80039c6:	e02f      	b.n	8003a28 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80039c8:	4b34      	ldr	r3, [pc, #208]	; (8003a9c <xTaskResumeAll+0x120>)
 80039ca:	68db      	ldr	r3, [r3, #12]
 80039cc:	68db      	ldr	r3, [r3, #12]
 80039ce:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	3318      	adds	r3, #24
 80039d4:	4618      	mov	r0, r3
 80039d6:	f7ff f871 	bl	8002abc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	3304      	adds	r3, #4
 80039de:	4618      	mov	r0, r3
 80039e0:	f7ff f86c 	bl	8002abc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039e8:	4b2d      	ldr	r3, [pc, #180]	; (8003aa0 <xTaskResumeAll+0x124>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d903      	bls.n	80039f8 <xTaskResumeAll+0x7c>
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039f4:	4a2a      	ldr	r2, [pc, #168]	; (8003aa0 <xTaskResumeAll+0x124>)
 80039f6:	6013      	str	r3, [r2, #0]
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039fc:	4613      	mov	r3, r2
 80039fe:	009b      	lsls	r3, r3, #2
 8003a00:	4413      	add	r3, r2
 8003a02:	009b      	lsls	r3, r3, #2
 8003a04:	4a27      	ldr	r2, [pc, #156]	; (8003aa4 <xTaskResumeAll+0x128>)
 8003a06:	441a      	add	r2, r3
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	3304      	adds	r3, #4
 8003a0c:	4619      	mov	r1, r3
 8003a0e:	4610      	mov	r0, r2
 8003a10:	f7fe fff7 	bl	8002a02 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a18:	4b23      	ldr	r3, [pc, #140]	; (8003aa8 <xTaskResumeAll+0x12c>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	d302      	bcc.n	8003a28 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003a22:	4b22      	ldr	r3, [pc, #136]	; (8003aac <xTaskResumeAll+0x130>)
 8003a24:	2201      	movs	r2, #1
 8003a26:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003a28:	4b1c      	ldr	r3, [pc, #112]	; (8003a9c <xTaskResumeAll+0x120>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d1cb      	bne.n	80039c8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d001      	beq.n	8003a3a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003a36:	f000 fb67 	bl	8004108 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003a3a:	4b1d      	ldr	r3, [pc, #116]	; (8003ab0 <xTaskResumeAll+0x134>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d010      	beq.n	8003a68 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003a46:	f000 f859 	bl	8003afc <xTaskIncrementTick>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d002      	beq.n	8003a56 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003a50:	4b16      	ldr	r3, [pc, #88]	; (8003aac <xTaskResumeAll+0x130>)
 8003a52:	2201      	movs	r2, #1
 8003a54:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	3b01      	subs	r3, #1
 8003a5a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d1f1      	bne.n	8003a46 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8003a62:	4b13      	ldr	r3, [pc, #76]	; (8003ab0 <xTaskResumeAll+0x134>)
 8003a64:	2200      	movs	r2, #0
 8003a66:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003a68:	4b10      	ldr	r3, [pc, #64]	; (8003aac <xTaskResumeAll+0x130>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d009      	beq.n	8003a84 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003a70:	2301      	movs	r3, #1
 8003a72:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003a74:	4b0f      	ldr	r3, [pc, #60]	; (8003ab4 <xTaskResumeAll+0x138>)
 8003a76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a7a:	601a      	str	r2, [r3, #0]
 8003a7c:	f3bf 8f4f 	dsb	sy
 8003a80:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003a84:	f001 fa1e 	bl	8004ec4 <vPortExitCritical>

	return xAlreadyYielded;
 8003a88:	68bb      	ldr	r3, [r7, #8]
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3710      	adds	r7, #16
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}
 8003a92:	bf00      	nop
 8003a94:	20001514 	.word	0x20001514
 8003a98:	200014ec 	.word	0x200014ec
 8003a9c:	200014ac 	.word	0x200014ac
 8003aa0:	200014f4 	.word	0x200014f4
 8003aa4:	2000101c 	.word	0x2000101c
 8003aa8:	20001018 	.word	0x20001018
 8003aac:	20001500 	.word	0x20001500
 8003ab0:	200014fc 	.word	0x200014fc
 8003ab4:	e000ed04 	.word	0xe000ed04

08003ab8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b083      	sub	sp, #12
 8003abc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003abe:	4b05      	ldr	r3, [pc, #20]	; (8003ad4 <xTaskGetTickCount+0x1c>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003ac4:	687b      	ldr	r3, [r7, #4]
}
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	370c      	adds	r7, #12
 8003aca:	46bd      	mov	sp, r7
 8003acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad0:	4770      	bx	lr
 8003ad2:	bf00      	nop
 8003ad4:	200014f0 	.word	0x200014f0

08003ad8 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b082      	sub	sp, #8
 8003adc:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003ade:	f001 faa3 	bl	8005028 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8003ae6:	4b04      	ldr	r3, [pc, #16]	; (8003af8 <xTaskGetTickCountFromISR+0x20>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003aec:	683b      	ldr	r3, [r7, #0]
}
 8003aee:	4618      	mov	r0, r3
 8003af0:	3708      	adds	r7, #8
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}
 8003af6:	bf00      	nop
 8003af8:	200014f0 	.word	0x200014f0

08003afc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b086      	sub	sp, #24
 8003b00:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003b02:	2300      	movs	r3, #0
 8003b04:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b06:	4b4f      	ldr	r3, [pc, #316]	; (8003c44 <xTaskIncrementTick+0x148>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	f040 808f 	bne.w	8003c2e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003b10:	4b4d      	ldr	r3, [pc, #308]	; (8003c48 <xTaskIncrementTick+0x14c>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	3301      	adds	r3, #1
 8003b16:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003b18:	4a4b      	ldr	r2, [pc, #300]	; (8003c48 <xTaskIncrementTick+0x14c>)
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d120      	bne.n	8003b66 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003b24:	4b49      	ldr	r3, [pc, #292]	; (8003c4c <xTaskIncrementTick+0x150>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d00a      	beq.n	8003b44 <xTaskIncrementTick+0x48>
	__asm volatile
 8003b2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b32:	f383 8811 	msr	BASEPRI, r3
 8003b36:	f3bf 8f6f 	isb	sy
 8003b3a:	f3bf 8f4f 	dsb	sy
 8003b3e:	603b      	str	r3, [r7, #0]
}
 8003b40:	bf00      	nop
 8003b42:	e7fe      	b.n	8003b42 <xTaskIncrementTick+0x46>
 8003b44:	4b41      	ldr	r3, [pc, #260]	; (8003c4c <xTaskIncrementTick+0x150>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	60fb      	str	r3, [r7, #12]
 8003b4a:	4b41      	ldr	r3, [pc, #260]	; (8003c50 <xTaskIncrementTick+0x154>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a3f      	ldr	r2, [pc, #252]	; (8003c4c <xTaskIncrementTick+0x150>)
 8003b50:	6013      	str	r3, [r2, #0]
 8003b52:	4a3f      	ldr	r2, [pc, #252]	; (8003c50 <xTaskIncrementTick+0x154>)
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	6013      	str	r3, [r2, #0]
 8003b58:	4b3e      	ldr	r3, [pc, #248]	; (8003c54 <xTaskIncrementTick+0x158>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	3301      	adds	r3, #1
 8003b5e:	4a3d      	ldr	r2, [pc, #244]	; (8003c54 <xTaskIncrementTick+0x158>)
 8003b60:	6013      	str	r3, [r2, #0]
 8003b62:	f000 fad1 	bl	8004108 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003b66:	4b3c      	ldr	r3, [pc, #240]	; (8003c58 <xTaskIncrementTick+0x15c>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	693a      	ldr	r2, [r7, #16]
 8003b6c:	429a      	cmp	r2, r3
 8003b6e:	d349      	bcc.n	8003c04 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003b70:	4b36      	ldr	r3, [pc, #216]	; (8003c4c <xTaskIncrementTick+0x150>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d104      	bne.n	8003b84 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b7a:	4b37      	ldr	r3, [pc, #220]	; (8003c58 <xTaskIncrementTick+0x15c>)
 8003b7c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003b80:	601a      	str	r2, [r3, #0]
					break;
 8003b82:	e03f      	b.n	8003c04 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b84:	4b31      	ldr	r3, [pc, #196]	; (8003c4c <xTaskIncrementTick+0x150>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	68db      	ldr	r3, [r3, #12]
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003b94:	693a      	ldr	r2, [r7, #16]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d203      	bcs.n	8003ba4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003b9c:	4a2e      	ldr	r2, [pc, #184]	; (8003c58 <xTaskIncrementTick+0x15c>)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003ba2:	e02f      	b.n	8003c04 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	3304      	adds	r3, #4
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f7fe ff87 	bl	8002abc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d004      	beq.n	8003bc0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	3318      	adds	r3, #24
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f7fe ff7e 	bl	8002abc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bc4:	4b25      	ldr	r3, [pc, #148]	; (8003c5c <xTaskIncrementTick+0x160>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	429a      	cmp	r2, r3
 8003bca:	d903      	bls.n	8003bd4 <xTaskIncrementTick+0xd8>
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bd0:	4a22      	ldr	r2, [pc, #136]	; (8003c5c <xTaskIncrementTick+0x160>)
 8003bd2:	6013      	str	r3, [r2, #0]
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bd8:	4613      	mov	r3, r2
 8003bda:	009b      	lsls	r3, r3, #2
 8003bdc:	4413      	add	r3, r2
 8003bde:	009b      	lsls	r3, r3, #2
 8003be0:	4a1f      	ldr	r2, [pc, #124]	; (8003c60 <xTaskIncrementTick+0x164>)
 8003be2:	441a      	add	r2, r3
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	3304      	adds	r3, #4
 8003be8:	4619      	mov	r1, r3
 8003bea:	4610      	mov	r0, r2
 8003bec:	f7fe ff09 	bl	8002a02 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bf4:	4b1b      	ldr	r3, [pc, #108]	; (8003c64 <xTaskIncrementTick+0x168>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bfa:	429a      	cmp	r2, r3
 8003bfc:	d3b8      	bcc.n	8003b70 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c02:	e7b5      	b.n	8003b70 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003c04:	4b17      	ldr	r3, [pc, #92]	; (8003c64 <xTaskIncrementTick+0x168>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c0a:	4915      	ldr	r1, [pc, #84]	; (8003c60 <xTaskIncrementTick+0x164>)
 8003c0c:	4613      	mov	r3, r2
 8003c0e:	009b      	lsls	r3, r3, #2
 8003c10:	4413      	add	r3, r2
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	440b      	add	r3, r1
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d901      	bls.n	8003c20 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003c20:	4b11      	ldr	r3, [pc, #68]	; (8003c68 <xTaskIncrementTick+0x16c>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d007      	beq.n	8003c38 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	617b      	str	r3, [r7, #20]
 8003c2c:	e004      	b.n	8003c38 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003c2e:	4b0f      	ldr	r3, [pc, #60]	; (8003c6c <xTaskIncrementTick+0x170>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	3301      	adds	r3, #1
 8003c34:	4a0d      	ldr	r2, [pc, #52]	; (8003c6c <xTaskIncrementTick+0x170>)
 8003c36:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003c38:	697b      	ldr	r3, [r7, #20]
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3718      	adds	r7, #24
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}
 8003c42:	bf00      	nop
 8003c44:	20001514 	.word	0x20001514
 8003c48:	200014f0 	.word	0x200014f0
 8003c4c:	200014a4 	.word	0x200014a4
 8003c50:	200014a8 	.word	0x200014a8
 8003c54:	20001504 	.word	0x20001504
 8003c58:	2000150c 	.word	0x2000150c
 8003c5c:	200014f4 	.word	0x200014f4
 8003c60:	2000101c 	.word	0x2000101c
 8003c64:	20001018 	.word	0x20001018
 8003c68:	20001500 	.word	0x20001500
 8003c6c:	200014fc 	.word	0x200014fc

08003c70 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003c70:	b480      	push	{r7}
 8003c72:	b085      	sub	sp, #20
 8003c74:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003c76:	4b28      	ldr	r3, [pc, #160]	; (8003d18 <vTaskSwitchContext+0xa8>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d003      	beq.n	8003c86 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003c7e:	4b27      	ldr	r3, [pc, #156]	; (8003d1c <vTaskSwitchContext+0xac>)
 8003c80:	2201      	movs	r2, #1
 8003c82:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003c84:	e041      	b.n	8003d0a <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8003c86:	4b25      	ldr	r3, [pc, #148]	; (8003d1c <vTaskSwitchContext+0xac>)
 8003c88:	2200      	movs	r2, #0
 8003c8a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c8c:	4b24      	ldr	r3, [pc, #144]	; (8003d20 <vTaskSwitchContext+0xb0>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	60fb      	str	r3, [r7, #12]
 8003c92:	e010      	b.n	8003cb6 <vTaskSwitchContext+0x46>
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d10a      	bne.n	8003cb0 <vTaskSwitchContext+0x40>
	__asm volatile
 8003c9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c9e:	f383 8811 	msr	BASEPRI, r3
 8003ca2:	f3bf 8f6f 	isb	sy
 8003ca6:	f3bf 8f4f 	dsb	sy
 8003caa:	607b      	str	r3, [r7, #4]
}
 8003cac:	bf00      	nop
 8003cae:	e7fe      	b.n	8003cae <vTaskSwitchContext+0x3e>
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	3b01      	subs	r3, #1
 8003cb4:	60fb      	str	r3, [r7, #12]
 8003cb6:	491b      	ldr	r1, [pc, #108]	; (8003d24 <vTaskSwitchContext+0xb4>)
 8003cb8:	68fa      	ldr	r2, [r7, #12]
 8003cba:	4613      	mov	r3, r2
 8003cbc:	009b      	lsls	r3, r3, #2
 8003cbe:	4413      	add	r3, r2
 8003cc0:	009b      	lsls	r3, r3, #2
 8003cc2:	440b      	add	r3, r1
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d0e4      	beq.n	8003c94 <vTaskSwitchContext+0x24>
 8003cca:	68fa      	ldr	r2, [r7, #12]
 8003ccc:	4613      	mov	r3, r2
 8003cce:	009b      	lsls	r3, r3, #2
 8003cd0:	4413      	add	r3, r2
 8003cd2:	009b      	lsls	r3, r3, #2
 8003cd4:	4a13      	ldr	r2, [pc, #76]	; (8003d24 <vTaskSwitchContext+0xb4>)
 8003cd6:	4413      	add	r3, r2
 8003cd8:	60bb      	str	r3, [r7, #8]
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	685a      	ldr	r2, [r3, #4]
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	605a      	str	r2, [r3, #4]
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	685a      	ldr	r2, [r3, #4]
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	3308      	adds	r3, #8
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d104      	bne.n	8003cfa <vTaskSwitchContext+0x8a>
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	685a      	ldr	r2, [r3, #4]
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	605a      	str	r2, [r3, #4]
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	68db      	ldr	r3, [r3, #12]
 8003d00:	4a09      	ldr	r2, [pc, #36]	; (8003d28 <vTaskSwitchContext+0xb8>)
 8003d02:	6013      	str	r3, [r2, #0]
 8003d04:	4a06      	ldr	r2, [pc, #24]	; (8003d20 <vTaskSwitchContext+0xb0>)
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	6013      	str	r3, [r2, #0]
}
 8003d0a:	bf00      	nop
 8003d0c:	3714      	adds	r7, #20
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d14:	4770      	bx	lr
 8003d16:	bf00      	nop
 8003d18:	20001514 	.word	0x20001514
 8003d1c:	20001500 	.word	0x20001500
 8003d20:	200014f4 	.word	0x200014f4
 8003d24:	2000101c 	.word	0x2000101c
 8003d28:	20001018 	.word	0x20001018

08003d2c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b084      	sub	sp, #16
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
 8003d34:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d10a      	bne.n	8003d52 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003d3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d40:	f383 8811 	msr	BASEPRI, r3
 8003d44:	f3bf 8f6f 	isb	sy
 8003d48:	f3bf 8f4f 	dsb	sy
 8003d4c:	60fb      	str	r3, [r7, #12]
}
 8003d4e:	bf00      	nop
 8003d50:	e7fe      	b.n	8003d50 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003d52:	4b07      	ldr	r3, [pc, #28]	; (8003d70 <vTaskPlaceOnEventList+0x44>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	3318      	adds	r3, #24
 8003d58:	4619      	mov	r1, r3
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	f7fe fe75 	bl	8002a4a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003d60:	2101      	movs	r1, #1
 8003d62:	6838      	ldr	r0, [r7, #0]
 8003d64:	f000 fbb2 	bl	80044cc <prvAddCurrentTaskToDelayedList>
}
 8003d68:	bf00      	nop
 8003d6a:	3710      	adds	r7, #16
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	20001018 	.word	0x20001018

08003d74 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b086      	sub	sp, #24
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	60f8      	str	r0, [r7, #12]
 8003d7c:	60b9      	str	r1, [r7, #8]
 8003d7e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d10a      	bne.n	8003d9c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8003d86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d8a:	f383 8811 	msr	BASEPRI, r3
 8003d8e:	f3bf 8f6f 	isb	sy
 8003d92:	f3bf 8f4f 	dsb	sy
 8003d96:	617b      	str	r3, [r7, #20]
}
 8003d98:	bf00      	nop
 8003d9a:	e7fe      	b.n	8003d9a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003d9c:	4b0a      	ldr	r3, [pc, #40]	; (8003dc8 <vTaskPlaceOnEventListRestricted+0x54>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	3318      	adds	r3, #24
 8003da2:	4619      	mov	r1, r3
 8003da4:	68f8      	ldr	r0, [r7, #12]
 8003da6:	f7fe fe2c 	bl	8002a02 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d002      	beq.n	8003db6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8003db0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003db4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003db6:	6879      	ldr	r1, [r7, #4]
 8003db8:	68b8      	ldr	r0, [r7, #8]
 8003dba:	f000 fb87 	bl	80044cc <prvAddCurrentTaskToDelayedList>
	}
 8003dbe:	bf00      	nop
 8003dc0:	3718      	adds	r7, #24
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	20001018 	.word	0x20001018

08003dcc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b086      	sub	sp, #24
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	68db      	ldr	r3, [r3, #12]
 8003dd8:	68db      	ldr	r3, [r3, #12]
 8003dda:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d10a      	bne.n	8003df8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003de2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003de6:	f383 8811 	msr	BASEPRI, r3
 8003dea:	f3bf 8f6f 	isb	sy
 8003dee:	f3bf 8f4f 	dsb	sy
 8003df2:	60fb      	str	r3, [r7, #12]
}
 8003df4:	bf00      	nop
 8003df6:	e7fe      	b.n	8003df6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	3318      	adds	r3, #24
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f7fe fe5d 	bl	8002abc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003e02:	4b1e      	ldr	r3, [pc, #120]	; (8003e7c <xTaskRemoveFromEventList+0xb0>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d11d      	bne.n	8003e46 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	3304      	adds	r3, #4
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f7fe fe54 	bl	8002abc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e18:	4b19      	ldr	r3, [pc, #100]	; (8003e80 <xTaskRemoveFromEventList+0xb4>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d903      	bls.n	8003e28 <xTaskRemoveFromEventList+0x5c>
 8003e20:	693b      	ldr	r3, [r7, #16]
 8003e22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e24:	4a16      	ldr	r2, [pc, #88]	; (8003e80 <xTaskRemoveFromEventList+0xb4>)
 8003e26:	6013      	str	r3, [r2, #0]
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e2c:	4613      	mov	r3, r2
 8003e2e:	009b      	lsls	r3, r3, #2
 8003e30:	4413      	add	r3, r2
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	4a13      	ldr	r2, [pc, #76]	; (8003e84 <xTaskRemoveFromEventList+0xb8>)
 8003e36:	441a      	add	r2, r3
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	3304      	adds	r3, #4
 8003e3c:	4619      	mov	r1, r3
 8003e3e:	4610      	mov	r0, r2
 8003e40:	f7fe fddf 	bl	8002a02 <vListInsertEnd>
 8003e44:	e005      	b.n	8003e52 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	3318      	adds	r3, #24
 8003e4a:	4619      	mov	r1, r3
 8003e4c:	480e      	ldr	r0, [pc, #56]	; (8003e88 <xTaskRemoveFromEventList+0xbc>)
 8003e4e:	f7fe fdd8 	bl	8002a02 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e56:	4b0d      	ldr	r3, [pc, #52]	; (8003e8c <xTaskRemoveFromEventList+0xc0>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e5c:	429a      	cmp	r2, r3
 8003e5e:	d905      	bls.n	8003e6c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003e60:	2301      	movs	r3, #1
 8003e62:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003e64:	4b0a      	ldr	r3, [pc, #40]	; (8003e90 <xTaskRemoveFromEventList+0xc4>)
 8003e66:	2201      	movs	r2, #1
 8003e68:	601a      	str	r2, [r3, #0]
 8003e6a:	e001      	b.n	8003e70 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003e70:	697b      	ldr	r3, [r7, #20]
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3718      	adds	r7, #24
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	20001514 	.word	0x20001514
 8003e80:	200014f4 	.word	0x200014f4
 8003e84:	2000101c 	.word	0x2000101c
 8003e88:	200014ac 	.word	0x200014ac
 8003e8c:	20001018 	.word	0x20001018
 8003e90:	20001500 	.word	0x20001500

08003e94 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003e94:	b480      	push	{r7}
 8003e96:	b083      	sub	sp, #12
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003e9c:	4b06      	ldr	r3, [pc, #24]	; (8003eb8 <vTaskInternalSetTimeOutState+0x24>)
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003ea4:	4b05      	ldr	r3, [pc, #20]	; (8003ebc <vTaskInternalSetTimeOutState+0x28>)
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	605a      	str	r2, [r3, #4]
}
 8003eac:	bf00      	nop
 8003eae:	370c      	adds	r7, #12
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr
 8003eb8:	20001504 	.word	0x20001504
 8003ebc:	200014f0 	.word	0x200014f0

08003ec0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b088      	sub	sp, #32
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
 8003ec8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d10a      	bne.n	8003ee6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8003ed0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ed4:	f383 8811 	msr	BASEPRI, r3
 8003ed8:	f3bf 8f6f 	isb	sy
 8003edc:	f3bf 8f4f 	dsb	sy
 8003ee0:	613b      	str	r3, [r7, #16]
}
 8003ee2:	bf00      	nop
 8003ee4:	e7fe      	b.n	8003ee4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d10a      	bne.n	8003f02 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8003eec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ef0:	f383 8811 	msr	BASEPRI, r3
 8003ef4:	f3bf 8f6f 	isb	sy
 8003ef8:	f3bf 8f4f 	dsb	sy
 8003efc:	60fb      	str	r3, [r7, #12]
}
 8003efe:	bf00      	nop
 8003f00:	e7fe      	b.n	8003f00 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8003f02:	f000 ffaf 	bl	8004e64 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003f06:	4b1d      	ldr	r3, [pc, #116]	; (8003f7c <xTaskCheckForTimeOut+0xbc>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	69ba      	ldr	r2, [r7, #24]
 8003f12:	1ad3      	subs	r3, r2, r3
 8003f14:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003f1e:	d102      	bne.n	8003f26 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003f20:	2300      	movs	r3, #0
 8003f22:	61fb      	str	r3, [r7, #28]
 8003f24:	e023      	b.n	8003f6e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	4b15      	ldr	r3, [pc, #84]	; (8003f80 <xTaskCheckForTimeOut+0xc0>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	429a      	cmp	r2, r3
 8003f30:	d007      	beq.n	8003f42 <xTaskCheckForTimeOut+0x82>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	69ba      	ldr	r2, [r7, #24]
 8003f38:	429a      	cmp	r2, r3
 8003f3a:	d302      	bcc.n	8003f42 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	61fb      	str	r3, [r7, #28]
 8003f40:	e015      	b.n	8003f6e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	697a      	ldr	r2, [r7, #20]
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d20b      	bcs.n	8003f64 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	681a      	ldr	r2, [r3, #0]
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	1ad2      	subs	r2, r2, r3
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003f58:	6878      	ldr	r0, [r7, #4]
 8003f5a:	f7ff ff9b 	bl	8003e94 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	61fb      	str	r3, [r7, #28]
 8003f62:	e004      	b.n	8003f6e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	2200      	movs	r2, #0
 8003f68:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003f6e:	f000 ffa9 	bl	8004ec4 <vPortExitCritical>

	return xReturn;
 8003f72:	69fb      	ldr	r3, [r7, #28]
}
 8003f74:	4618      	mov	r0, r3
 8003f76:	3720      	adds	r7, #32
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}
 8003f7c:	200014f0 	.word	0x200014f0
 8003f80:	20001504 	.word	0x20001504

08003f84 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003f84:	b480      	push	{r7}
 8003f86:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003f88:	4b03      	ldr	r3, [pc, #12]	; (8003f98 <vTaskMissedYield+0x14>)
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	601a      	str	r2, [r3, #0]
}
 8003f8e:	bf00      	nop
 8003f90:	46bd      	mov	sp, r7
 8003f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f96:	4770      	bx	lr
 8003f98:	20001500 	.word	0x20001500

08003f9c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b082      	sub	sp, #8
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003fa4:	f000 f852 	bl	800404c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003fa8:	4b06      	ldr	r3, [pc, #24]	; (8003fc4 <prvIdleTask+0x28>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d9f9      	bls.n	8003fa4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003fb0:	4b05      	ldr	r3, [pc, #20]	; (8003fc8 <prvIdleTask+0x2c>)
 8003fb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003fb6:	601a      	str	r2, [r3, #0]
 8003fb8:	f3bf 8f4f 	dsb	sy
 8003fbc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003fc0:	e7f0      	b.n	8003fa4 <prvIdleTask+0x8>
 8003fc2:	bf00      	nop
 8003fc4:	2000101c 	.word	0x2000101c
 8003fc8:	e000ed04 	.word	0xe000ed04

08003fcc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b082      	sub	sp, #8
 8003fd0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	607b      	str	r3, [r7, #4]
 8003fd6:	e00c      	b.n	8003ff2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003fd8:	687a      	ldr	r2, [r7, #4]
 8003fda:	4613      	mov	r3, r2
 8003fdc:	009b      	lsls	r3, r3, #2
 8003fde:	4413      	add	r3, r2
 8003fe0:	009b      	lsls	r3, r3, #2
 8003fe2:	4a12      	ldr	r2, [pc, #72]	; (800402c <prvInitialiseTaskLists+0x60>)
 8003fe4:	4413      	add	r3, r2
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f7fe fcde 	bl	80029a8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	3301      	adds	r3, #1
 8003ff0:	607b      	str	r3, [r7, #4]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2b37      	cmp	r3, #55	; 0x37
 8003ff6:	d9ef      	bls.n	8003fd8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003ff8:	480d      	ldr	r0, [pc, #52]	; (8004030 <prvInitialiseTaskLists+0x64>)
 8003ffa:	f7fe fcd5 	bl	80029a8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003ffe:	480d      	ldr	r0, [pc, #52]	; (8004034 <prvInitialiseTaskLists+0x68>)
 8004000:	f7fe fcd2 	bl	80029a8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004004:	480c      	ldr	r0, [pc, #48]	; (8004038 <prvInitialiseTaskLists+0x6c>)
 8004006:	f7fe fccf 	bl	80029a8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800400a:	480c      	ldr	r0, [pc, #48]	; (800403c <prvInitialiseTaskLists+0x70>)
 800400c:	f7fe fccc 	bl	80029a8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004010:	480b      	ldr	r0, [pc, #44]	; (8004040 <prvInitialiseTaskLists+0x74>)
 8004012:	f7fe fcc9 	bl	80029a8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004016:	4b0b      	ldr	r3, [pc, #44]	; (8004044 <prvInitialiseTaskLists+0x78>)
 8004018:	4a05      	ldr	r2, [pc, #20]	; (8004030 <prvInitialiseTaskLists+0x64>)
 800401a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800401c:	4b0a      	ldr	r3, [pc, #40]	; (8004048 <prvInitialiseTaskLists+0x7c>)
 800401e:	4a05      	ldr	r2, [pc, #20]	; (8004034 <prvInitialiseTaskLists+0x68>)
 8004020:	601a      	str	r2, [r3, #0]
}
 8004022:	bf00      	nop
 8004024:	3708      	adds	r7, #8
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}
 800402a:	bf00      	nop
 800402c:	2000101c 	.word	0x2000101c
 8004030:	2000147c 	.word	0x2000147c
 8004034:	20001490 	.word	0x20001490
 8004038:	200014ac 	.word	0x200014ac
 800403c:	200014c0 	.word	0x200014c0
 8004040:	200014d8 	.word	0x200014d8
 8004044:	200014a4 	.word	0x200014a4
 8004048:	200014a8 	.word	0x200014a8

0800404c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b082      	sub	sp, #8
 8004050:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004052:	e019      	b.n	8004088 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004054:	f000 ff06 	bl	8004e64 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004058:	4b10      	ldr	r3, [pc, #64]	; (800409c <prvCheckTasksWaitingTermination+0x50>)
 800405a:	68db      	ldr	r3, [r3, #12]
 800405c:	68db      	ldr	r3, [r3, #12]
 800405e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	3304      	adds	r3, #4
 8004064:	4618      	mov	r0, r3
 8004066:	f7fe fd29 	bl	8002abc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800406a:	4b0d      	ldr	r3, [pc, #52]	; (80040a0 <prvCheckTasksWaitingTermination+0x54>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	3b01      	subs	r3, #1
 8004070:	4a0b      	ldr	r2, [pc, #44]	; (80040a0 <prvCheckTasksWaitingTermination+0x54>)
 8004072:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004074:	4b0b      	ldr	r3, [pc, #44]	; (80040a4 <prvCheckTasksWaitingTermination+0x58>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	3b01      	subs	r3, #1
 800407a:	4a0a      	ldr	r2, [pc, #40]	; (80040a4 <prvCheckTasksWaitingTermination+0x58>)
 800407c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800407e:	f000 ff21 	bl	8004ec4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f000 f810 	bl	80040a8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004088:	4b06      	ldr	r3, [pc, #24]	; (80040a4 <prvCheckTasksWaitingTermination+0x58>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d1e1      	bne.n	8004054 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004090:	bf00      	nop
 8004092:	bf00      	nop
 8004094:	3708      	adds	r7, #8
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}
 800409a:	bf00      	nop
 800409c:	200014c0 	.word	0x200014c0
 80040a0:	200014ec 	.word	0x200014ec
 80040a4:	200014d4 	.word	0x200014d4

080040a8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b084      	sub	sp, #16
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d108      	bne.n	80040cc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040be:	4618      	mov	r0, r3
 80040c0:	f001 f8be 	bl	8005240 <vPortFree>
				vPortFree( pxTCB );
 80040c4:	6878      	ldr	r0, [r7, #4]
 80040c6:	f001 f8bb 	bl	8005240 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80040ca:	e018      	b.n	80040fe <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d103      	bne.n	80040de <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f001 f8b2 	bl	8005240 <vPortFree>
	}
 80040dc:	e00f      	b.n	80040fe <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80040e4:	2b02      	cmp	r3, #2
 80040e6:	d00a      	beq.n	80040fe <prvDeleteTCB+0x56>
	__asm volatile
 80040e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040ec:	f383 8811 	msr	BASEPRI, r3
 80040f0:	f3bf 8f6f 	isb	sy
 80040f4:	f3bf 8f4f 	dsb	sy
 80040f8:	60fb      	str	r3, [r7, #12]
}
 80040fa:	bf00      	nop
 80040fc:	e7fe      	b.n	80040fc <prvDeleteTCB+0x54>
	}
 80040fe:	bf00      	nop
 8004100:	3710      	adds	r7, #16
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}
	...

08004108 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004108:	b480      	push	{r7}
 800410a:	b083      	sub	sp, #12
 800410c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800410e:	4b0c      	ldr	r3, [pc, #48]	; (8004140 <prvResetNextTaskUnblockTime+0x38>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d104      	bne.n	8004122 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004118:	4b0a      	ldr	r3, [pc, #40]	; (8004144 <prvResetNextTaskUnblockTime+0x3c>)
 800411a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800411e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004120:	e008      	b.n	8004134 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004122:	4b07      	ldr	r3, [pc, #28]	; (8004140 <prvResetNextTaskUnblockTime+0x38>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	68db      	ldr	r3, [r3, #12]
 8004128:	68db      	ldr	r3, [r3, #12]
 800412a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	4a04      	ldr	r2, [pc, #16]	; (8004144 <prvResetNextTaskUnblockTime+0x3c>)
 8004132:	6013      	str	r3, [r2, #0]
}
 8004134:	bf00      	nop
 8004136:	370c      	adds	r7, #12
 8004138:	46bd      	mov	sp, r7
 800413a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413e:	4770      	bx	lr
 8004140:	200014a4 	.word	0x200014a4
 8004144:	2000150c 	.word	0x2000150c

08004148 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004148:	b480      	push	{r7}
 800414a:	b083      	sub	sp, #12
 800414c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800414e:	4b0b      	ldr	r3, [pc, #44]	; (800417c <xTaskGetSchedulerState+0x34>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d102      	bne.n	800415c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004156:	2301      	movs	r3, #1
 8004158:	607b      	str	r3, [r7, #4]
 800415a:	e008      	b.n	800416e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800415c:	4b08      	ldr	r3, [pc, #32]	; (8004180 <xTaskGetSchedulerState+0x38>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d102      	bne.n	800416a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004164:	2302      	movs	r3, #2
 8004166:	607b      	str	r3, [r7, #4]
 8004168:	e001      	b.n	800416e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800416a:	2300      	movs	r3, #0
 800416c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800416e:	687b      	ldr	r3, [r7, #4]
	}
 8004170:	4618      	mov	r0, r3
 8004172:	370c      	adds	r7, #12
 8004174:	46bd      	mov	sp, r7
 8004176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417a:	4770      	bx	lr
 800417c:	200014f8 	.word	0x200014f8
 8004180:	20001514 	.word	0x20001514

08004184 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004184:	b580      	push	{r7, lr}
 8004186:	b086      	sub	sp, #24
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004190:	2300      	movs	r3, #0
 8004192:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d056      	beq.n	8004248 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800419a:	4b2e      	ldr	r3, [pc, #184]	; (8004254 <xTaskPriorityDisinherit+0xd0>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	693a      	ldr	r2, [r7, #16]
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d00a      	beq.n	80041ba <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80041a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041a8:	f383 8811 	msr	BASEPRI, r3
 80041ac:	f3bf 8f6f 	isb	sy
 80041b0:	f3bf 8f4f 	dsb	sy
 80041b4:	60fb      	str	r3, [r7, #12]
}
 80041b6:	bf00      	nop
 80041b8:	e7fe      	b.n	80041b8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d10a      	bne.n	80041d8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80041c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041c6:	f383 8811 	msr	BASEPRI, r3
 80041ca:	f3bf 8f6f 	isb	sy
 80041ce:	f3bf 8f4f 	dsb	sy
 80041d2:	60bb      	str	r3, [r7, #8]
}
 80041d4:	bf00      	nop
 80041d6:	e7fe      	b.n	80041d6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041dc:	1e5a      	subs	r2, r3, #1
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041ea:	429a      	cmp	r2, r3
 80041ec:	d02c      	beq.n	8004248 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d128      	bne.n	8004248 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	3304      	adds	r3, #4
 80041fa:	4618      	mov	r0, r3
 80041fc:	f7fe fc5e 	bl	8002abc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004200:	693b      	ldr	r3, [r7, #16]
 8004202:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800420c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004218:	4b0f      	ldr	r3, [pc, #60]	; (8004258 <xTaskPriorityDisinherit+0xd4>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	429a      	cmp	r2, r3
 800421e:	d903      	bls.n	8004228 <xTaskPriorityDisinherit+0xa4>
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004224:	4a0c      	ldr	r2, [pc, #48]	; (8004258 <xTaskPriorityDisinherit+0xd4>)
 8004226:	6013      	str	r3, [r2, #0]
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800422c:	4613      	mov	r3, r2
 800422e:	009b      	lsls	r3, r3, #2
 8004230:	4413      	add	r3, r2
 8004232:	009b      	lsls	r3, r3, #2
 8004234:	4a09      	ldr	r2, [pc, #36]	; (800425c <xTaskPriorityDisinherit+0xd8>)
 8004236:	441a      	add	r2, r3
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	3304      	adds	r3, #4
 800423c:	4619      	mov	r1, r3
 800423e:	4610      	mov	r0, r2
 8004240:	f7fe fbdf 	bl	8002a02 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004244:	2301      	movs	r3, #1
 8004246:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004248:	697b      	ldr	r3, [r7, #20]
	}
 800424a:	4618      	mov	r0, r3
 800424c:	3718      	adds	r7, #24
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}
 8004252:	bf00      	nop
 8004254:	20001018 	.word	0x20001018
 8004258:	200014f4 	.word	0x200014f4
 800425c:	2000101c 	.word	0x2000101c

08004260 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8004260:	b580      	push	{r7, lr}
 8004262:	b086      	sub	sp, #24
 8004264:	af00      	add	r7, sp, #0
 8004266:	60f8      	str	r0, [r7, #12]
 8004268:	60b9      	str	r1, [r7, #8]
 800426a:	607a      	str	r2, [r7, #4]
 800426c:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800426e:	f000 fdf9 	bl	8004e64 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8004272:	4b26      	ldr	r3, [pc, #152]	; (800430c <xTaskNotifyWait+0xac>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800427a:	b2db      	uxtb	r3, r3
 800427c:	2b02      	cmp	r3, #2
 800427e:	d01a      	beq.n	80042b6 <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8004280:	4b22      	ldr	r3, [pc, #136]	; (800430c <xTaskNotifyWait+0xac>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004286:	68fa      	ldr	r2, [r7, #12]
 8004288:	43d2      	mvns	r2, r2
 800428a:	400a      	ands	r2, r1
 800428c:	655a      	str	r2, [r3, #84]	; 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800428e:	4b1f      	ldr	r3, [pc, #124]	; (800430c <xTaskNotifyWait+0xac>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	2201      	movs	r2, #1
 8004294:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d00b      	beq.n	80042b6 <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800429e:	2101      	movs	r1, #1
 80042a0:	6838      	ldr	r0, [r7, #0]
 80042a2:	f000 f913 	bl	80044cc <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80042a6:	4b1a      	ldr	r3, [pc, #104]	; (8004310 <xTaskNotifyWait+0xb0>)
 80042a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80042ac:	601a      	str	r2, [r3, #0]
 80042ae:	f3bf 8f4f 	dsb	sy
 80042b2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80042b6:	f000 fe05 	bl	8004ec4 <vPortExitCritical>

		taskENTER_CRITICAL();
 80042ba:	f000 fdd3 	bl	8004e64 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d004      	beq.n	80042ce <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80042c4:	4b11      	ldr	r3, [pc, #68]	; (800430c <xTaskNotifyWait+0xac>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80042ce:	4b0f      	ldr	r3, [pc, #60]	; (800430c <xTaskNotifyWait+0xac>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80042d6:	b2db      	uxtb	r3, r3
 80042d8:	2b02      	cmp	r3, #2
 80042da:	d002      	beq.n	80042e2 <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 80042dc:	2300      	movs	r3, #0
 80042de:	617b      	str	r3, [r7, #20]
 80042e0:	e008      	b.n	80042f4 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80042e2:	4b0a      	ldr	r3, [pc, #40]	; (800430c <xTaskNotifyWait+0xac>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80042e8:	68ba      	ldr	r2, [r7, #8]
 80042ea:	43d2      	mvns	r2, r2
 80042ec:	400a      	ands	r2, r1
 80042ee:	655a      	str	r2, [r3, #84]	; 0x54
				xReturn = pdTRUE;
 80042f0:	2301      	movs	r3, #1
 80042f2:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80042f4:	4b05      	ldr	r3, [pc, #20]	; (800430c <xTaskNotifyWait+0xac>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	2200      	movs	r2, #0
 80042fa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 80042fe:	f000 fde1 	bl	8004ec4 <vPortExitCritical>

		return xReturn;
 8004302:	697b      	ldr	r3, [r7, #20]
	}
 8004304:	4618      	mov	r0, r3
 8004306:	3718      	adds	r7, #24
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}
 800430c:	20001018 	.word	0x20001018
 8004310:	e000ed04 	.word	0xe000ed04

08004314 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8004314:	b580      	push	{r7, lr}
 8004316:	b08e      	sub	sp, #56	; 0x38
 8004318:	af00      	add	r7, sp, #0
 800431a:	60f8      	str	r0, [r7, #12]
 800431c:	60b9      	str	r1, [r7, #8]
 800431e:	603b      	str	r3, [r7, #0]
 8004320:	4613      	mov	r3, r2
 8004322:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8004324:	2301      	movs	r3, #1
 8004326:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d10a      	bne.n	8004344 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 800432e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004332:	f383 8811 	msr	BASEPRI, r3
 8004336:	f3bf 8f6f 	isb	sy
 800433a:	f3bf 8f4f 	dsb	sy
 800433e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004340:	bf00      	nop
 8004342:	e7fe      	b.n	8004342 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004344:	f000 fe70 	bl	8005028 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 800434c:	f3ef 8211 	mrs	r2, BASEPRI
 8004350:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004354:	f383 8811 	msr	BASEPRI, r3
 8004358:	f3bf 8f6f 	isb	sy
 800435c:	f3bf 8f4f 	dsb	sy
 8004360:	623a      	str	r2, [r7, #32]
 8004362:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8004364:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004366:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d003      	beq.n	8004376 <xTaskGenericNotifyFromISR+0x62>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800436e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004370:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8004376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004378:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800437c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8004380:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004382:	2202      	movs	r2, #2
 8004384:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 8004388:	79fb      	ldrb	r3, [r7, #7]
 800438a:	2b04      	cmp	r3, #4
 800438c:	d828      	bhi.n	80043e0 <xTaskGenericNotifyFromISR+0xcc>
 800438e:	a201      	add	r2, pc, #4	; (adr r2, 8004394 <xTaskGenericNotifyFromISR+0x80>)
 8004390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004394:	08004401 	.word	0x08004401
 8004398:	080043a9 	.word	0x080043a9
 800439c:	080043b7 	.word	0x080043b7
 80043a0:	080043c3 	.word	0x080043c3
 80043a4:	080043cb 	.word	0x080043cb
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80043a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043aa:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	431a      	orrs	r2, r3
 80043b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043b2:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 80043b4:	e027      	b.n	8004406 <xTaskGenericNotifyFromISR+0xf2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80043b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043ba:	1c5a      	adds	r2, r3, #1
 80043bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043be:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 80043c0:	e021      	b.n	8004406 <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80043c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043c4:	68ba      	ldr	r2, [r7, #8]
 80043c6:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 80043c8:	e01d      	b.n	8004406 <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80043ca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80043ce:	2b02      	cmp	r3, #2
 80043d0:	d003      	beq.n	80043da <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80043d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043d4:	68ba      	ldr	r2, [r7, #8]
 80043d6:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80043d8:	e015      	b.n	8004406 <xTaskGenericNotifyFromISR+0xf2>
						xReturn = pdFAIL;
 80043da:	2300      	movs	r3, #0
 80043dc:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 80043de:	e012      	b.n	8004406 <xTaskGenericNotifyFromISR+0xf2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80043e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80043e8:	d00c      	beq.n	8004404 <xTaskGenericNotifyFromISR+0xf0>
	__asm volatile
 80043ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043ee:	f383 8811 	msr	BASEPRI, r3
 80043f2:	f3bf 8f6f 	isb	sy
 80043f6:	f3bf 8f4f 	dsb	sy
 80043fa:	61bb      	str	r3, [r7, #24]
}
 80043fc:	bf00      	nop
 80043fe:	e7fe      	b.n	80043fe <xTaskGenericNotifyFromISR+0xea>
					break;
 8004400:	bf00      	nop
 8004402:	e000      	b.n	8004406 <xTaskGenericNotifyFromISR+0xf2>
					break;
 8004404:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8004406:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800440a:	2b01      	cmp	r3, #1
 800440c:	d146      	bne.n	800449c <xTaskGenericNotifyFromISR+0x188>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800440e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004412:	2b00      	cmp	r3, #0
 8004414:	d00a      	beq.n	800442c <xTaskGenericNotifyFromISR+0x118>
	__asm volatile
 8004416:	f04f 0350 	mov.w	r3, #80	; 0x50
 800441a:	f383 8811 	msr	BASEPRI, r3
 800441e:	f3bf 8f6f 	isb	sy
 8004422:	f3bf 8f4f 	dsb	sy
 8004426:	617b      	str	r3, [r7, #20]
}
 8004428:	bf00      	nop
 800442a:	e7fe      	b.n	800442a <xTaskGenericNotifyFromISR+0x116>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800442c:	4b21      	ldr	r3, [pc, #132]	; (80044b4 <xTaskGenericNotifyFromISR+0x1a0>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d11d      	bne.n	8004470 <xTaskGenericNotifyFromISR+0x15c>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004436:	3304      	adds	r3, #4
 8004438:	4618      	mov	r0, r3
 800443a:	f7fe fb3f 	bl	8002abc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800443e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004440:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004442:	4b1d      	ldr	r3, [pc, #116]	; (80044b8 <xTaskGenericNotifyFromISR+0x1a4>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	429a      	cmp	r2, r3
 8004448:	d903      	bls.n	8004452 <xTaskGenericNotifyFromISR+0x13e>
 800444a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800444c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800444e:	4a1a      	ldr	r2, [pc, #104]	; (80044b8 <xTaskGenericNotifyFromISR+0x1a4>)
 8004450:	6013      	str	r3, [r2, #0]
 8004452:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004454:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004456:	4613      	mov	r3, r2
 8004458:	009b      	lsls	r3, r3, #2
 800445a:	4413      	add	r3, r2
 800445c:	009b      	lsls	r3, r3, #2
 800445e:	4a17      	ldr	r2, [pc, #92]	; (80044bc <xTaskGenericNotifyFromISR+0x1a8>)
 8004460:	441a      	add	r2, r3
 8004462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004464:	3304      	adds	r3, #4
 8004466:	4619      	mov	r1, r3
 8004468:	4610      	mov	r0, r2
 800446a:	f7fe faca 	bl	8002a02 <vListInsertEnd>
 800446e:	e005      	b.n	800447c <xTaskGenericNotifyFromISR+0x168>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8004470:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004472:	3318      	adds	r3, #24
 8004474:	4619      	mov	r1, r3
 8004476:	4812      	ldr	r0, [pc, #72]	; (80044c0 <xTaskGenericNotifyFromISR+0x1ac>)
 8004478:	f7fe fac3 	bl	8002a02 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800447c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800447e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004480:	4b10      	ldr	r3, [pc, #64]	; (80044c4 <xTaskGenericNotifyFromISR+0x1b0>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004486:	429a      	cmp	r2, r3
 8004488:	d908      	bls.n	800449c <xTaskGenericNotifyFromISR+0x188>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800448a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800448c:	2b00      	cmp	r3, #0
 800448e:	d002      	beq.n	8004496 <xTaskGenericNotifyFromISR+0x182>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8004490:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004492:	2201      	movs	r2, #1
 8004494:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8004496:	4b0c      	ldr	r3, [pc, #48]	; (80044c8 <xTaskGenericNotifyFromISR+0x1b4>)
 8004498:	2201      	movs	r2, #1
 800449a:	601a      	str	r2, [r3, #0]
 800449c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800449e:	613b      	str	r3, [r7, #16]
	__asm volatile
 80044a0:	693b      	ldr	r3, [r7, #16]
 80044a2:	f383 8811 	msr	BASEPRI, r3
}
 80044a6:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 80044a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3738      	adds	r7, #56	; 0x38
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	bf00      	nop
 80044b4:	20001514 	.word	0x20001514
 80044b8:	200014f4 	.word	0x200014f4
 80044bc:	2000101c 	.word	0x2000101c
 80044c0:	200014ac 	.word	0x200014ac
 80044c4:	20001018 	.word	0x20001018
 80044c8:	20001500 	.word	0x20001500

080044cc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b084      	sub	sp, #16
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
 80044d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80044d6:	4b21      	ldr	r3, [pc, #132]	; (800455c <prvAddCurrentTaskToDelayedList+0x90>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80044dc:	4b20      	ldr	r3, [pc, #128]	; (8004560 <prvAddCurrentTaskToDelayedList+0x94>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	3304      	adds	r3, #4
 80044e2:	4618      	mov	r0, r3
 80044e4:	f7fe faea 	bl	8002abc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80044ee:	d10a      	bne.n	8004506 <prvAddCurrentTaskToDelayedList+0x3a>
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d007      	beq.n	8004506 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80044f6:	4b1a      	ldr	r3, [pc, #104]	; (8004560 <prvAddCurrentTaskToDelayedList+0x94>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	3304      	adds	r3, #4
 80044fc:	4619      	mov	r1, r3
 80044fe:	4819      	ldr	r0, [pc, #100]	; (8004564 <prvAddCurrentTaskToDelayedList+0x98>)
 8004500:	f7fe fa7f 	bl	8002a02 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004504:	e026      	b.n	8004554 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004506:	68fa      	ldr	r2, [r7, #12]
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	4413      	add	r3, r2
 800450c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800450e:	4b14      	ldr	r3, [pc, #80]	; (8004560 <prvAddCurrentTaskToDelayedList+0x94>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	68ba      	ldr	r2, [r7, #8]
 8004514:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004516:	68ba      	ldr	r2, [r7, #8]
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	429a      	cmp	r2, r3
 800451c:	d209      	bcs.n	8004532 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800451e:	4b12      	ldr	r3, [pc, #72]	; (8004568 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004520:	681a      	ldr	r2, [r3, #0]
 8004522:	4b0f      	ldr	r3, [pc, #60]	; (8004560 <prvAddCurrentTaskToDelayedList+0x94>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	3304      	adds	r3, #4
 8004528:	4619      	mov	r1, r3
 800452a:	4610      	mov	r0, r2
 800452c:	f7fe fa8d 	bl	8002a4a <vListInsert>
}
 8004530:	e010      	b.n	8004554 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004532:	4b0e      	ldr	r3, [pc, #56]	; (800456c <prvAddCurrentTaskToDelayedList+0xa0>)
 8004534:	681a      	ldr	r2, [r3, #0]
 8004536:	4b0a      	ldr	r3, [pc, #40]	; (8004560 <prvAddCurrentTaskToDelayedList+0x94>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	3304      	adds	r3, #4
 800453c:	4619      	mov	r1, r3
 800453e:	4610      	mov	r0, r2
 8004540:	f7fe fa83 	bl	8002a4a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004544:	4b0a      	ldr	r3, [pc, #40]	; (8004570 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	68ba      	ldr	r2, [r7, #8]
 800454a:	429a      	cmp	r2, r3
 800454c:	d202      	bcs.n	8004554 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800454e:	4a08      	ldr	r2, [pc, #32]	; (8004570 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	6013      	str	r3, [r2, #0]
}
 8004554:	bf00      	nop
 8004556:	3710      	adds	r7, #16
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}
 800455c:	200014f0 	.word	0x200014f0
 8004560:	20001018 	.word	0x20001018
 8004564:	200014d8 	.word	0x200014d8
 8004568:	200014a8 	.word	0x200014a8
 800456c:	200014a4 	.word	0x200014a4
 8004570:	2000150c 	.word	0x2000150c

08004574 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b08a      	sub	sp, #40	; 0x28
 8004578:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800457a:	2300      	movs	r3, #0
 800457c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800457e:	f000 fb07 	bl	8004b90 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004582:	4b1c      	ldr	r3, [pc, #112]	; (80045f4 <xTimerCreateTimerTask+0x80>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d021      	beq.n	80045ce <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800458a:	2300      	movs	r3, #0
 800458c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800458e:	2300      	movs	r3, #0
 8004590:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004592:	1d3a      	adds	r2, r7, #4
 8004594:	f107 0108 	add.w	r1, r7, #8
 8004598:	f107 030c 	add.w	r3, r7, #12
 800459c:	4618      	mov	r0, r3
 800459e:	f7fe f9e9 	bl	8002974 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80045a2:	6879      	ldr	r1, [r7, #4]
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	68fa      	ldr	r2, [r7, #12]
 80045a8:	9202      	str	r2, [sp, #8]
 80045aa:	9301      	str	r3, [sp, #4]
 80045ac:	2302      	movs	r3, #2
 80045ae:	9300      	str	r3, [sp, #0]
 80045b0:	2300      	movs	r3, #0
 80045b2:	460a      	mov	r2, r1
 80045b4:	4910      	ldr	r1, [pc, #64]	; (80045f8 <xTimerCreateTimerTask+0x84>)
 80045b6:	4811      	ldr	r0, [pc, #68]	; (80045fc <xTimerCreateTimerTask+0x88>)
 80045b8:	f7fe ff96 	bl	80034e8 <xTaskCreateStatic>
 80045bc:	4603      	mov	r3, r0
 80045be:	4a10      	ldr	r2, [pc, #64]	; (8004600 <xTimerCreateTimerTask+0x8c>)
 80045c0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80045c2:	4b0f      	ldr	r3, [pc, #60]	; (8004600 <xTimerCreateTimerTask+0x8c>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d001      	beq.n	80045ce <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80045ca:	2301      	movs	r3, #1
 80045cc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d10a      	bne.n	80045ea <xTimerCreateTimerTask+0x76>
	__asm volatile
 80045d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045d8:	f383 8811 	msr	BASEPRI, r3
 80045dc:	f3bf 8f6f 	isb	sy
 80045e0:	f3bf 8f4f 	dsb	sy
 80045e4:	613b      	str	r3, [r7, #16]
}
 80045e6:	bf00      	nop
 80045e8:	e7fe      	b.n	80045e8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80045ea:	697b      	ldr	r3, [r7, #20]
}
 80045ec:	4618      	mov	r0, r3
 80045ee:	3718      	adds	r7, #24
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}
 80045f4:	20001548 	.word	0x20001548
 80045f8:	0800af9c 	.word	0x0800af9c
 80045fc:	08004739 	.word	0x08004739
 8004600:	2000154c 	.word	0x2000154c

08004604 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b08a      	sub	sp, #40	; 0x28
 8004608:	af00      	add	r7, sp, #0
 800460a:	60f8      	str	r0, [r7, #12]
 800460c:	60b9      	str	r1, [r7, #8]
 800460e:	607a      	str	r2, [r7, #4]
 8004610:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004612:	2300      	movs	r3, #0
 8004614:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d10a      	bne.n	8004632 <xTimerGenericCommand+0x2e>
	__asm volatile
 800461c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004620:	f383 8811 	msr	BASEPRI, r3
 8004624:	f3bf 8f6f 	isb	sy
 8004628:	f3bf 8f4f 	dsb	sy
 800462c:	623b      	str	r3, [r7, #32]
}
 800462e:	bf00      	nop
 8004630:	e7fe      	b.n	8004630 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004632:	4b1a      	ldr	r3, [pc, #104]	; (800469c <xTimerGenericCommand+0x98>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d02a      	beq.n	8004690 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004646:	68bb      	ldr	r3, [r7, #8]
 8004648:	2b05      	cmp	r3, #5
 800464a:	dc18      	bgt.n	800467e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800464c:	f7ff fd7c 	bl	8004148 <xTaskGetSchedulerState>
 8004650:	4603      	mov	r3, r0
 8004652:	2b02      	cmp	r3, #2
 8004654:	d109      	bne.n	800466a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004656:	4b11      	ldr	r3, [pc, #68]	; (800469c <xTimerGenericCommand+0x98>)
 8004658:	6818      	ldr	r0, [r3, #0]
 800465a:	f107 0110 	add.w	r1, r7, #16
 800465e:	2300      	movs	r3, #0
 8004660:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004662:	f7fe fb59 	bl	8002d18 <xQueueGenericSend>
 8004666:	6278      	str	r0, [r7, #36]	; 0x24
 8004668:	e012      	b.n	8004690 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800466a:	4b0c      	ldr	r3, [pc, #48]	; (800469c <xTimerGenericCommand+0x98>)
 800466c:	6818      	ldr	r0, [r3, #0]
 800466e:	f107 0110 	add.w	r1, r7, #16
 8004672:	2300      	movs	r3, #0
 8004674:	2200      	movs	r2, #0
 8004676:	f7fe fb4f 	bl	8002d18 <xQueueGenericSend>
 800467a:	6278      	str	r0, [r7, #36]	; 0x24
 800467c:	e008      	b.n	8004690 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800467e:	4b07      	ldr	r3, [pc, #28]	; (800469c <xTimerGenericCommand+0x98>)
 8004680:	6818      	ldr	r0, [r3, #0]
 8004682:	f107 0110 	add.w	r1, r7, #16
 8004686:	2300      	movs	r3, #0
 8004688:	683a      	ldr	r2, [r7, #0]
 800468a:	f7fe fc43 	bl	8002f14 <xQueueGenericSendFromISR>
 800468e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004692:	4618      	mov	r0, r3
 8004694:	3728      	adds	r7, #40	; 0x28
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}
 800469a:	bf00      	nop
 800469c:	20001548 	.word	0x20001548

080046a0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b088      	sub	sp, #32
 80046a4:	af02      	add	r7, sp, #8
 80046a6:	6078      	str	r0, [r7, #4]
 80046a8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80046aa:	4b22      	ldr	r3, [pc, #136]	; (8004734 <prvProcessExpiredTimer+0x94>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	68db      	ldr	r3, [r3, #12]
 80046b0:	68db      	ldr	r3, [r3, #12]
 80046b2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	3304      	adds	r3, #4
 80046b8:	4618      	mov	r0, r3
 80046ba:	f7fe f9ff 	bl	8002abc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80046c4:	f003 0304 	and.w	r3, r3, #4
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d022      	beq.n	8004712 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80046cc:	697b      	ldr	r3, [r7, #20]
 80046ce:	699a      	ldr	r2, [r3, #24]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	18d1      	adds	r1, r2, r3
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	683a      	ldr	r2, [r7, #0]
 80046d8:	6978      	ldr	r0, [r7, #20]
 80046da:	f000 f8d1 	bl	8004880 <prvInsertTimerInActiveList>
 80046de:	4603      	mov	r3, r0
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d01f      	beq.n	8004724 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80046e4:	2300      	movs	r3, #0
 80046e6:	9300      	str	r3, [sp, #0]
 80046e8:	2300      	movs	r3, #0
 80046ea:	687a      	ldr	r2, [r7, #4]
 80046ec:	2100      	movs	r1, #0
 80046ee:	6978      	ldr	r0, [r7, #20]
 80046f0:	f7ff ff88 	bl	8004604 <xTimerGenericCommand>
 80046f4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80046f6:	693b      	ldr	r3, [r7, #16]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d113      	bne.n	8004724 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80046fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004700:	f383 8811 	msr	BASEPRI, r3
 8004704:	f3bf 8f6f 	isb	sy
 8004708:	f3bf 8f4f 	dsb	sy
 800470c:	60fb      	str	r3, [r7, #12]
}
 800470e:	bf00      	nop
 8004710:	e7fe      	b.n	8004710 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004718:	f023 0301 	bic.w	r3, r3, #1
 800471c:	b2da      	uxtb	r2, r3
 800471e:	697b      	ldr	r3, [r7, #20]
 8004720:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	6a1b      	ldr	r3, [r3, #32]
 8004728:	6978      	ldr	r0, [r7, #20]
 800472a:	4798      	blx	r3
}
 800472c:	bf00      	nop
 800472e:	3718      	adds	r7, #24
 8004730:	46bd      	mov	sp, r7
 8004732:	bd80      	pop	{r7, pc}
 8004734:	20001540 	.word	0x20001540

08004738 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b084      	sub	sp, #16
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004740:	f107 0308 	add.w	r3, r7, #8
 8004744:	4618      	mov	r0, r3
 8004746:	f000 f857 	bl	80047f8 <prvGetNextExpireTime>
 800474a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	4619      	mov	r1, r3
 8004750:	68f8      	ldr	r0, [r7, #12]
 8004752:	f000 f803 	bl	800475c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004756:	f000 f8d5 	bl	8004904 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800475a:	e7f1      	b.n	8004740 <prvTimerTask+0x8>

0800475c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
 8004764:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004766:	f7ff f8fb 	bl	8003960 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800476a:	f107 0308 	add.w	r3, r7, #8
 800476e:	4618      	mov	r0, r3
 8004770:	f000 f866 	bl	8004840 <prvSampleTimeNow>
 8004774:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d130      	bne.n	80047de <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d10a      	bne.n	8004798 <prvProcessTimerOrBlockTask+0x3c>
 8004782:	687a      	ldr	r2, [r7, #4]
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	429a      	cmp	r2, r3
 8004788:	d806      	bhi.n	8004798 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800478a:	f7ff f8f7 	bl	800397c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800478e:	68f9      	ldr	r1, [r7, #12]
 8004790:	6878      	ldr	r0, [r7, #4]
 8004792:	f7ff ff85 	bl	80046a0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004796:	e024      	b.n	80047e2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d008      	beq.n	80047b0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800479e:	4b13      	ldr	r3, [pc, #76]	; (80047ec <prvProcessTimerOrBlockTask+0x90>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d101      	bne.n	80047ac <prvProcessTimerOrBlockTask+0x50>
 80047a8:	2301      	movs	r3, #1
 80047aa:	e000      	b.n	80047ae <prvProcessTimerOrBlockTask+0x52>
 80047ac:	2300      	movs	r3, #0
 80047ae:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80047b0:	4b0f      	ldr	r3, [pc, #60]	; (80047f0 <prvProcessTimerOrBlockTask+0x94>)
 80047b2:	6818      	ldr	r0, [r3, #0]
 80047b4:	687a      	ldr	r2, [r7, #4]
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	1ad3      	subs	r3, r2, r3
 80047ba:	683a      	ldr	r2, [r7, #0]
 80047bc:	4619      	mov	r1, r3
 80047be:	f7fe fe5f 	bl	8003480 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80047c2:	f7ff f8db 	bl	800397c <xTaskResumeAll>
 80047c6:	4603      	mov	r3, r0
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d10a      	bne.n	80047e2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80047cc:	4b09      	ldr	r3, [pc, #36]	; (80047f4 <prvProcessTimerOrBlockTask+0x98>)
 80047ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80047d2:	601a      	str	r2, [r3, #0]
 80047d4:	f3bf 8f4f 	dsb	sy
 80047d8:	f3bf 8f6f 	isb	sy
}
 80047dc:	e001      	b.n	80047e2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80047de:	f7ff f8cd 	bl	800397c <xTaskResumeAll>
}
 80047e2:	bf00      	nop
 80047e4:	3710      	adds	r7, #16
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}
 80047ea:	bf00      	nop
 80047ec:	20001544 	.word	0x20001544
 80047f0:	20001548 	.word	0x20001548
 80047f4:	e000ed04 	.word	0xe000ed04

080047f8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80047f8:	b480      	push	{r7}
 80047fa:	b085      	sub	sp, #20
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004800:	4b0e      	ldr	r3, [pc, #56]	; (800483c <prvGetNextExpireTime+0x44>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d101      	bne.n	800480e <prvGetNextExpireTime+0x16>
 800480a:	2201      	movs	r2, #1
 800480c:	e000      	b.n	8004810 <prvGetNextExpireTime+0x18>
 800480e:	2200      	movs	r2, #0
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d105      	bne.n	8004828 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800481c:	4b07      	ldr	r3, [pc, #28]	; (800483c <prvGetNextExpireTime+0x44>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	68db      	ldr	r3, [r3, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	60fb      	str	r3, [r7, #12]
 8004826:	e001      	b.n	800482c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004828:	2300      	movs	r3, #0
 800482a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800482c:	68fb      	ldr	r3, [r7, #12]
}
 800482e:	4618      	mov	r0, r3
 8004830:	3714      	adds	r7, #20
 8004832:	46bd      	mov	sp, r7
 8004834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004838:	4770      	bx	lr
 800483a:	bf00      	nop
 800483c:	20001540 	.word	0x20001540

08004840 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b084      	sub	sp, #16
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004848:	f7ff f936 	bl	8003ab8 <xTaskGetTickCount>
 800484c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800484e:	4b0b      	ldr	r3, [pc, #44]	; (800487c <prvSampleTimeNow+0x3c>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	68fa      	ldr	r2, [r7, #12]
 8004854:	429a      	cmp	r2, r3
 8004856:	d205      	bcs.n	8004864 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004858:	f000 f936 	bl	8004ac8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2201      	movs	r2, #1
 8004860:	601a      	str	r2, [r3, #0]
 8004862:	e002      	b.n	800486a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2200      	movs	r2, #0
 8004868:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800486a:	4a04      	ldr	r2, [pc, #16]	; (800487c <prvSampleTimeNow+0x3c>)
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004870:	68fb      	ldr	r3, [r7, #12]
}
 8004872:	4618      	mov	r0, r3
 8004874:	3710      	adds	r7, #16
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}
 800487a:	bf00      	nop
 800487c:	20001550 	.word	0x20001550

08004880 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b086      	sub	sp, #24
 8004884:	af00      	add	r7, sp, #0
 8004886:	60f8      	str	r0, [r7, #12]
 8004888:	60b9      	str	r1, [r7, #8]
 800488a:	607a      	str	r2, [r7, #4]
 800488c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800488e:	2300      	movs	r3, #0
 8004890:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	68ba      	ldr	r2, [r7, #8]
 8004896:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	68fa      	ldr	r2, [r7, #12]
 800489c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800489e:	68ba      	ldr	r2, [r7, #8]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	429a      	cmp	r2, r3
 80048a4:	d812      	bhi.n	80048cc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80048a6:	687a      	ldr	r2, [r7, #4]
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	1ad2      	subs	r2, r2, r3
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	699b      	ldr	r3, [r3, #24]
 80048b0:	429a      	cmp	r2, r3
 80048b2:	d302      	bcc.n	80048ba <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80048b4:	2301      	movs	r3, #1
 80048b6:	617b      	str	r3, [r7, #20]
 80048b8:	e01b      	b.n	80048f2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80048ba:	4b10      	ldr	r3, [pc, #64]	; (80048fc <prvInsertTimerInActiveList+0x7c>)
 80048bc:	681a      	ldr	r2, [r3, #0]
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	3304      	adds	r3, #4
 80048c2:	4619      	mov	r1, r3
 80048c4:	4610      	mov	r0, r2
 80048c6:	f7fe f8c0 	bl	8002a4a <vListInsert>
 80048ca:	e012      	b.n	80048f2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80048cc:	687a      	ldr	r2, [r7, #4]
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d206      	bcs.n	80048e2 <prvInsertTimerInActiveList+0x62>
 80048d4:	68ba      	ldr	r2, [r7, #8]
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	429a      	cmp	r2, r3
 80048da:	d302      	bcc.n	80048e2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80048dc:	2301      	movs	r3, #1
 80048de:	617b      	str	r3, [r7, #20]
 80048e0:	e007      	b.n	80048f2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80048e2:	4b07      	ldr	r3, [pc, #28]	; (8004900 <prvInsertTimerInActiveList+0x80>)
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	3304      	adds	r3, #4
 80048ea:	4619      	mov	r1, r3
 80048ec:	4610      	mov	r0, r2
 80048ee:	f7fe f8ac 	bl	8002a4a <vListInsert>
		}
	}

	return xProcessTimerNow;
 80048f2:	697b      	ldr	r3, [r7, #20]
}
 80048f4:	4618      	mov	r0, r3
 80048f6:	3718      	adds	r7, #24
 80048f8:	46bd      	mov	sp, r7
 80048fa:	bd80      	pop	{r7, pc}
 80048fc:	20001544 	.word	0x20001544
 8004900:	20001540 	.word	0x20001540

08004904 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b08e      	sub	sp, #56	; 0x38
 8004908:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800490a:	e0ca      	b.n	8004aa2 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2b00      	cmp	r3, #0
 8004910:	da18      	bge.n	8004944 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004912:	1d3b      	adds	r3, r7, #4
 8004914:	3304      	adds	r3, #4
 8004916:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004918:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800491a:	2b00      	cmp	r3, #0
 800491c:	d10a      	bne.n	8004934 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800491e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004922:	f383 8811 	msr	BASEPRI, r3
 8004926:	f3bf 8f6f 	isb	sy
 800492a:	f3bf 8f4f 	dsb	sy
 800492e:	61fb      	str	r3, [r7, #28]
}
 8004930:	bf00      	nop
 8004932:	e7fe      	b.n	8004932 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004934:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800493a:	6850      	ldr	r0, [r2, #4]
 800493c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800493e:	6892      	ldr	r2, [r2, #8]
 8004940:	4611      	mov	r1, r2
 8004942:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2b00      	cmp	r3, #0
 8004948:	f2c0 80ab 	blt.w	8004aa2 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004952:	695b      	ldr	r3, [r3, #20]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d004      	beq.n	8004962 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800495a:	3304      	adds	r3, #4
 800495c:	4618      	mov	r0, r3
 800495e:	f7fe f8ad 	bl	8002abc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004962:	463b      	mov	r3, r7
 8004964:	4618      	mov	r0, r3
 8004966:	f7ff ff6b 	bl	8004840 <prvSampleTimeNow>
 800496a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2b09      	cmp	r3, #9
 8004970:	f200 8096 	bhi.w	8004aa0 <prvProcessReceivedCommands+0x19c>
 8004974:	a201      	add	r2, pc, #4	; (adr r2, 800497c <prvProcessReceivedCommands+0x78>)
 8004976:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800497a:	bf00      	nop
 800497c:	080049a5 	.word	0x080049a5
 8004980:	080049a5 	.word	0x080049a5
 8004984:	080049a5 	.word	0x080049a5
 8004988:	08004a19 	.word	0x08004a19
 800498c:	08004a2d 	.word	0x08004a2d
 8004990:	08004a77 	.word	0x08004a77
 8004994:	080049a5 	.word	0x080049a5
 8004998:	080049a5 	.word	0x080049a5
 800499c:	08004a19 	.word	0x08004a19
 80049a0:	08004a2d 	.word	0x08004a2d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80049a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049a6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80049aa:	f043 0301 	orr.w	r3, r3, #1
 80049ae:	b2da      	uxtb	r2, r3
 80049b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049b2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80049b6:	68ba      	ldr	r2, [r7, #8]
 80049b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049ba:	699b      	ldr	r3, [r3, #24]
 80049bc:	18d1      	adds	r1, r2, r3
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80049c4:	f7ff ff5c 	bl	8004880 <prvInsertTimerInActiveList>
 80049c8:	4603      	mov	r3, r0
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d069      	beq.n	8004aa2 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80049ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049d0:	6a1b      	ldr	r3, [r3, #32]
 80049d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80049d4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80049d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80049dc:	f003 0304 	and.w	r3, r3, #4
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d05e      	beq.n	8004aa2 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80049e4:	68ba      	ldr	r2, [r7, #8]
 80049e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049e8:	699b      	ldr	r3, [r3, #24]
 80049ea:	441a      	add	r2, r3
 80049ec:	2300      	movs	r3, #0
 80049ee:	9300      	str	r3, [sp, #0]
 80049f0:	2300      	movs	r3, #0
 80049f2:	2100      	movs	r1, #0
 80049f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80049f6:	f7ff fe05 	bl	8004604 <xTimerGenericCommand>
 80049fa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80049fc:	6a3b      	ldr	r3, [r7, #32]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d14f      	bne.n	8004aa2 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8004a02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a06:	f383 8811 	msr	BASEPRI, r3
 8004a0a:	f3bf 8f6f 	isb	sy
 8004a0e:	f3bf 8f4f 	dsb	sy
 8004a12:	61bb      	str	r3, [r7, #24]
}
 8004a14:	bf00      	nop
 8004a16:	e7fe      	b.n	8004a16 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004a18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a1a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004a1e:	f023 0301 	bic.w	r3, r3, #1
 8004a22:	b2da      	uxtb	r2, r3
 8004a24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a26:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8004a2a:	e03a      	b.n	8004aa2 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004a2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a2e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004a32:	f043 0301 	orr.w	r3, r3, #1
 8004a36:	b2da      	uxtb	r2, r3
 8004a38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a3a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004a3e:	68ba      	ldr	r2, [r7, #8]
 8004a40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a42:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004a44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a46:	699b      	ldr	r3, [r3, #24]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d10a      	bne.n	8004a62 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8004a4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a50:	f383 8811 	msr	BASEPRI, r3
 8004a54:	f3bf 8f6f 	isb	sy
 8004a58:	f3bf 8f4f 	dsb	sy
 8004a5c:	617b      	str	r3, [r7, #20]
}
 8004a5e:	bf00      	nop
 8004a60:	e7fe      	b.n	8004a60 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004a62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a64:	699a      	ldr	r2, [r3, #24]
 8004a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a68:	18d1      	adds	r1, r2, r3
 8004a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a6e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004a70:	f7ff ff06 	bl	8004880 <prvInsertTimerInActiveList>
					break;
 8004a74:	e015      	b.n	8004aa2 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004a76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a78:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004a7c:	f003 0302 	and.w	r3, r3, #2
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d103      	bne.n	8004a8c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8004a84:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004a86:	f000 fbdb 	bl	8005240 <vPortFree>
 8004a8a:	e00a      	b.n	8004aa2 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004a8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a8e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004a92:	f023 0301 	bic.w	r3, r3, #1
 8004a96:	b2da      	uxtb	r2, r3
 8004a98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a9a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004a9e:	e000      	b.n	8004aa2 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8004aa0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004aa2:	4b08      	ldr	r3, [pc, #32]	; (8004ac4 <prvProcessReceivedCommands+0x1c0>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	1d39      	adds	r1, r7, #4
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	4618      	mov	r0, r3
 8004aac:	f7fe face 	bl	800304c <xQueueReceive>
 8004ab0:	4603      	mov	r3, r0
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	f47f af2a 	bne.w	800490c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004ab8:	bf00      	nop
 8004aba:	bf00      	nop
 8004abc:	3730      	adds	r7, #48	; 0x30
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}
 8004ac2:	bf00      	nop
 8004ac4:	20001548 	.word	0x20001548

08004ac8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b088      	sub	sp, #32
 8004acc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004ace:	e048      	b.n	8004b62 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004ad0:	4b2d      	ldr	r3, [pc, #180]	; (8004b88 <prvSwitchTimerLists+0xc0>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	68db      	ldr	r3, [r3, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ada:	4b2b      	ldr	r3, [pc, #172]	; (8004b88 <prvSwitchTimerLists+0xc0>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	68db      	ldr	r3, [r3, #12]
 8004ae0:	68db      	ldr	r3, [r3, #12]
 8004ae2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	3304      	adds	r3, #4
 8004ae8:	4618      	mov	r0, r3
 8004aea:	f7fd ffe7 	bl	8002abc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	6a1b      	ldr	r3, [r3, #32]
 8004af2:	68f8      	ldr	r0, [r7, #12]
 8004af4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004afc:	f003 0304 	and.w	r3, r3, #4
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d02e      	beq.n	8004b62 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	699b      	ldr	r3, [r3, #24]
 8004b08:	693a      	ldr	r2, [r7, #16]
 8004b0a:	4413      	add	r3, r2
 8004b0c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004b0e:	68ba      	ldr	r2, [r7, #8]
 8004b10:	693b      	ldr	r3, [r7, #16]
 8004b12:	429a      	cmp	r2, r3
 8004b14:	d90e      	bls.n	8004b34 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	68ba      	ldr	r2, [r7, #8]
 8004b1a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	68fa      	ldr	r2, [r7, #12]
 8004b20:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004b22:	4b19      	ldr	r3, [pc, #100]	; (8004b88 <prvSwitchTimerLists+0xc0>)
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	3304      	adds	r3, #4
 8004b2a:	4619      	mov	r1, r3
 8004b2c:	4610      	mov	r0, r2
 8004b2e:	f7fd ff8c 	bl	8002a4a <vListInsert>
 8004b32:	e016      	b.n	8004b62 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004b34:	2300      	movs	r3, #0
 8004b36:	9300      	str	r3, [sp, #0]
 8004b38:	2300      	movs	r3, #0
 8004b3a:	693a      	ldr	r2, [r7, #16]
 8004b3c:	2100      	movs	r1, #0
 8004b3e:	68f8      	ldr	r0, [r7, #12]
 8004b40:	f7ff fd60 	bl	8004604 <xTimerGenericCommand>
 8004b44:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d10a      	bne.n	8004b62 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8004b4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b50:	f383 8811 	msr	BASEPRI, r3
 8004b54:	f3bf 8f6f 	isb	sy
 8004b58:	f3bf 8f4f 	dsb	sy
 8004b5c:	603b      	str	r3, [r7, #0]
}
 8004b5e:	bf00      	nop
 8004b60:	e7fe      	b.n	8004b60 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004b62:	4b09      	ldr	r3, [pc, #36]	; (8004b88 <prvSwitchTimerLists+0xc0>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d1b1      	bne.n	8004ad0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004b6c:	4b06      	ldr	r3, [pc, #24]	; (8004b88 <prvSwitchTimerLists+0xc0>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004b72:	4b06      	ldr	r3, [pc, #24]	; (8004b8c <prvSwitchTimerLists+0xc4>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a04      	ldr	r2, [pc, #16]	; (8004b88 <prvSwitchTimerLists+0xc0>)
 8004b78:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004b7a:	4a04      	ldr	r2, [pc, #16]	; (8004b8c <prvSwitchTimerLists+0xc4>)
 8004b7c:	697b      	ldr	r3, [r7, #20]
 8004b7e:	6013      	str	r3, [r2, #0]
}
 8004b80:	bf00      	nop
 8004b82:	3718      	adds	r7, #24
 8004b84:	46bd      	mov	sp, r7
 8004b86:	bd80      	pop	{r7, pc}
 8004b88:	20001540 	.word	0x20001540
 8004b8c:	20001544 	.word	0x20001544

08004b90 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b082      	sub	sp, #8
 8004b94:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004b96:	f000 f965 	bl	8004e64 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004b9a:	4b15      	ldr	r3, [pc, #84]	; (8004bf0 <prvCheckForValidListAndQueue+0x60>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d120      	bne.n	8004be4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004ba2:	4814      	ldr	r0, [pc, #80]	; (8004bf4 <prvCheckForValidListAndQueue+0x64>)
 8004ba4:	f7fd ff00 	bl	80029a8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004ba8:	4813      	ldr	r0, [pc, #76]	; (8004bf8 <prvCheckForValidListAndQueue+0x68>)
 8004baa:	f7fd fefd 	bl	80029a8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004bae:	4b13      	ldr	r3, [pc, #76]	; (8004bfc <prvCheckForValidListAndQueue+0x6c>)
 8004bb0:	4a10      	ldr	r2, [pc, #64]	; (8004bf4 <prvCheckForValidListAndQueue+0x64>)
 8004bb2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004bb4:	4b12      	ldr	r3, [pc, #72]	; (8004c00 <prvCheckForValidListAndQueue+0x70>)
 8004bb6:	4a10      	ldr	r2, [pc, #64]	; (8004bf8 <prvCheckForValidListAndQueue+0x68>)
 8004bb8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004bba:	2300      	movs	r3, #0
 8004bbc:	9300      	str	r3, [sp, #0]
 8004bbe:	4b11      	ldr	r3, [pc, #68]	; (8004c04 <prvCheckForValidListAndQueue+0x74>)
 8004bc0:	4a11      	ldr	r2, [pc, #68]	; (8004c08 <prvCheckForValidListAndQueue+0x78>)
 8004bc2:	2110      	movs	r1, #16
 8004bc4:	200a      	movs	r0, #10
 8004bc6:	f7fe f80b 	bl	8002be0 <xQueueGenericCreateStatic>
 8004bca:	4603      	mov	r3, r0
 8004bcc:	4a08      	ldr	r2, [pc, #32]	; (8004bf0 <prvCheckForValidListAndQueue+0x60>)
 8004bce:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004bd0:	4b07      	ldr	r3, [pc, #28]	; (8004bf0 <prvCheckForValidListAndQueue+0x60>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d005      	beq.n	8004be4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004bd8:	4b05      	ldr	r3, [pc, #20]	; (8004bf0 <prvCheckForValidListAndQueue+0x60>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	490b      	ldr	r1, [pc, #44]	; (8004c0c <prvCheckForValidListAndQueue+0x7c>)
 8004bde:	4618      	mov	r0, r3
 8004be0:	f7fe fc24 	bl	800342c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004be4:	f000 f96e 	bl	8004ec4 <vPortExitCritical>
}
 8004be8:	bf00      	nop
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}
 8004bee:	bf00      	nop
 8004bf0:	20001548 	.word	0x20001548
 8004bf4:	20001518 	.word	0x20001518
 8004bf8:	2000152c 	.word	0x2000152c
 8004bfc:	20001540 	.word	0x20001540
 8004c00:	20001544 	.word	0x20001544
 8004c04:	200015f4 	.word	0x200015f4
 8004c08:	20001554 	.word	0x20001554
 8004c0c:	0800afa4 	.word	0x0800afa4

08004c10 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004c10:	b480      	push	{r7}
 8004c12:	b085      	sub	sp, #20
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	60f8      	str	r0, [r7, #12]
 8004c18:	60b9      	str	r1, [r7, #8]
 8004c1a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	3b04      	subs	r3, #4
 8004c20:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004c28:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	3b04      	subs	r3, #4
 8004c2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	f023 0201 	bic.w	r2, r3, #1
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	3b04      	subs	r3, #4
 8004c3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004c40:	4a0c      	ldr	r2, [pc, #48]	; (8004c74 <pxPortInitialiseStack+0x64>)
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	3b14      	subs	r3, #20
 8004c4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004c4c:	687a      	ldr	r2, [r7, #4]
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	3b04      	subs	r3, #4
 8004c56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f06f 0202 	mvn.w	r2, #2
 8004c5e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	3b20      	subs	r3, #32
 8004c64:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004c66:	68fb      	ldr	r3, [r7, #12]
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	3714      	adds	r7, #20
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr
 8004c74:	08004c79 	.word	0x08004c79

08004c78 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b085      	sub	sp, #20
 8004c7c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004c82:	4b12      	ldr	r3, [pc, #72]	; (8004ccc <prvTaskExitError+0x54>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c8a:	d00a      	beq.n	8004ca2 <prvTaskExitError+0x2a>
	__asm volatile
 8004c8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c90:	f383 8811 	msr	BASEPRI, r3
 8004c94:	f3bf 8f6f 	isb	sy
 8004c98:	f3bf 8f4f 	dsb	sy
 8004c9c:	60fb      	str	r3, [r7, #12]
}
 8004c9e:	bf00      	nop
 8004ca0:	e7fe      	b.n	8004ca0 <prvTaskExitError+0x28>
	__asm volatile
 8004ca2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ca6:	f383 8811 	msr	BASEPRI, r3
 8004caa:	f3bf 8f6f 	isb	sy
 8004cae:	f3bf 8f4f 	dsb	sy
 8004cb2:	60bb      	str	r3, [r7, #8]
}
 8004cb4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004cb6:	bf00      	nop
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d0fc      	beq.n	8004cb8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004cbe:	bf00      	nop
 8004cc0:	bf00      	nop
 8004cc2:	3714      	adds	r7, #20
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cca:	4770      	bx	lr
 8004ccc:	20000060 	.word	0x20000060

08004cd0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004cd0:	4b07      	ldr	r3, [pc, #28]	; (8004cf0 <pxCurrentTCBConst2>)
 8004cd2:	6819      	ldr	r1, [r3, #0]
 8004cd4:	6808      	ldr	r0, [r1, #0]
 8004cd6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cda:	f380 8809 	msr	PSP, r0
 8004cde:	f3bf 8f6f 	isb	sy
 8004ce2:	f04f 0000 	mov.w	r0, #0
 8004ce6:	f380 8811 	msr	BASEPRI, r0
 8004cea:	4770      	bx	lr
 8004cec:	f3af 8000 	nop.w

08004cf0 <pxCurrentTCBConst2>:
 8004cf0:	20001018 	.word	0x20001018
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004cf4:	bf00      	nop
 8004cf6:	bf00      	nop

08004cf8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004cf8:	4808      	ldr	r0, [pc, #32]	; (8004d1c <prvPortStartFirstTask+0x24>)
 8004cfa:	6800      	ldr	r0, [r0, #0]
 8004cfc:	6800      	ldr	r0, [r0, #0]
 8004cfe:	f380 8808 	msr	MSP, r0
 8004d02:	f04f 0000 	mov.w	r0, #0
 8004d06:	f380 8814 	msr	CONTROL, r0
 8004d0a:	b662      	cpsie	i
 8004d0c:	b661      	cpsie	f
 8004d0e:	f3bf 8f4f 	dsb	sy
 8004d12:	f3bf 8f6f 	isb	sy
 8004d16:	df00      	svc	0
 8004d18:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004d1a:	bf00      	nop
 8004d1c:	e000ed08 	.word	0xe000ed08

08004d20 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b086      	sub	sp, #24
 8004d24:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004d26:	4b46      	ldr	r3, [pc, #280]	; (8004e40 <xPortStartScheduler+0x120>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4a46      	ldr	r2, [pc, #280]	; (8004e44 <xPortStartScheduler+0x124>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d10a      	bne.n	8004d46 <xPortStartScheduler+0x26>
	__asm volatile
 8004d30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d34:	f383 8811 	msr	BASEPRI, r3
 8004d38:	f3bf 8f6f 	isb	sy
 8004d3c:	f3bf 8f4f 	dsb	sy
 8004d40:	613b      	str	r3, [r7, #16]
}
 8004d42:	bf00      	nop
 8004d44:	e7fe      	b.n	8004d44 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004d46:	4b3e      	ldr	r3, [pc, #248]	; (8004e40 <xPortStartScheduler+0x120>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a3f      	ldr	r2, [pc, #252]	; (8004e48 <xPortStartScheduler+0x128>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d10a      	bne.n	8004d66 <xPortStartScheduler+0x46>
	__asm volatile
 8004d50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d54:	f383 8811 	msr	BASEPRI, r3
 8004d58:	f3bf 8f6f 	isb	sy
 8004d5c:	f3bf 8f4f 	dsb	sy
 8004d60:	60fb      	str	r3, [r7, #12]
}
 8004d62:	bf00      	nop
 8004d64:	e7fe      	b.n	8004d64 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004d66:	4b39      	ldr	r3, [pc, #228]	; (8004e4c <xPortStartScheduler+0x12c>)
 8004d68:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004d6a:	697b      	ldr	r3, [r7, #20]
 8004d6c:	781b      	ldrb	r3, [r3, #0]
 8004d6e:	b2db      	uxtb	r3, r3
 8004d70:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	22ff      	movs	r2, #255	; 0xff
 8004d76:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	781b      	ldrb	r3, [r3, #0]
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004d80:	78fb      	ldrb	r3, [r7, #3]
 8004d82:	b2db      	uxtb	r3, r3
 8004d84:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004d88:	b2da      	uxtb	r2, r3
 8004d8a:	4b31      	ldr	r3, [pc, #196]	; (8004e50 <xPortStartScheduler+0x130>)
 8004d8c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004d8e:	4b31      	ldr	r3, [pc, #196]	; (8004e54 <xPortStartScheduler+0x134>)
 8004d90:	2207      	movs	r2, #7
 8004d92:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004d94:	e009      	b.n	8004daa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004d96:	4b2f      	ldr	r3, [pc, #188]	; (8004e54 <xPortStartScheduler+0x134>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	3b01      	subs	r3, #1
 8004d9c:	4a2d      	ldr	r2, [pc, #180]	; (8004e54 <xPortStartScheduler+0x134>)
 8004d9e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004da0:	78fb      	ldrb	r3, [r7, #3]
 8004da2:	b2db      	uxtb	r3, r3
 8004da4:	005b      	lsls	r3, r3, #1
 8004da6:	b2db      	uxtb	r3, r3
 8004da8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004daa:	78fb      	ldrb	r3, [r7, #3]
 8004dac:	b2db      	uxtb	r3, r3
 8004dae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004db2:	2b80      	cmp	r3, #128	; 0x80
 8004db4:	d0ef      	beq.n	8004d96 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004db6:	4b27      	ldr	r3, [pc, #156]	; (8004e54 <xPortStartScheduler+0x134>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f1c3 0307 	rsb	r3, r3, #7
 8004dbe:	2b04      	cmp	r3, #4
 8004dc0:	d00a      	beq.n	8004dd8 <xPortStartScheduler+0xb8>
	__asm volatile
 8004dc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dc6:	f383 8811 	msr	BASEPRI, r3
 8004dca:	f3bf 8f6f 	isb	sy
 8004dce:	f3bf 8f4f 	dsb	sy
 8004dd2:	60bb      	str	r3, [r7, #8]
}
 8004dd4:	bf00      	nop
 8004dd6:	e7fe      	b.n	8004dd6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004dd8:	4b1e      	ldr	r3, [pc, #120]	; (8004e54 <xPortStartScheduler+0x134>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	021b      	lsls	r3, r3, #8
 8004dde:	4a1d      	ldr	r2, [pc, #116]	; (8004e54 <xPortStartScheduler+0x134>)
 8004de0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004de2:	4b1c      	ldr	r3, [pc, #112]	; (8004e54 <xPortStartScheduler+0x134>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004dea:	4a1a      	ldr	r2, [pc, #104]	; (8004e54 <xPortStartScheduler+0x134>)
 8004dec:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	b2da      	uxtb	r2, r3
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004df6:	4b18      	ldr	r3, [pc, #96]	; (8004e58 <xPortStartScheduler+0x138>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4a17      	ldr	r2, [pc, #92]	; (8004e58 <xPortStartScheduler+0x138>)
 8004dfc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004e00:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004e02:	4b15      	ldr	r3, [pc, #84]	; (8004e58 <xPortStartScheduler+0x138>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a14      	ldr	r2, [pc, #80]	; (8004e58 <xPortStartScheduler+0x138>)
 8004e08:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004e0c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004e0e:	f000 f8dd 	bl	8004fcc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004e12:	4b12      	ldr	r3, [pc, #72]	; (8004e5c <xPortStartScheduler+0x13c>)
 8004e14:	2200      	movs	r2, #0
 8004e16:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004e18:	f000 f8fc 	bl	8005014 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004e1c:	4b10      	ldr	r3, [pc, #64]	; (8004e60 <xPortStartScheduler+0x140>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a0f      	ldr	r2, [pc, #60]	; (8004e60 <xPortStartScheduler+0x140>)
 8004e22:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004e26:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004e28:	f7ff ff66 	bl	8004cf8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004e2c:	f7fe ff20 	bl	8003c70 <vTaskSwitchContext>
	prvTaskExitError();
 8004e30:	f7ff ff22 	bl	8004c78 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004e34:	2300      	movs	r3, #0
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3718      	adds	r7, #24
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}
 8004e3e:	bf00      	nop
 8004e40:	e000ed00 	.word	0xe000ed00
 8004e44:	410fc271 	.word	0x410fc271
 8004e48:	410fc270 	.word	0x410fc270
 8004e4c:	e000e400 	.word	0xe000e400
 8004e50:	20001644 	.word	0x20001644
 8004e54:	20001648 	.word	0x20001648
 8004e58:	e000ed20 	.word	0xe000ed20
 8004e5c:	20000060 	.word	0x20000060
 8004e60:	e000ef34 	.word	0xe000ef34

08004e64 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004e64:	b480      	push	{r7}
 8004e66:	b083      	sub	sp, #12
 8004e68:	af00      	add	r7, sp, #0
	__asm volatile
 8004e6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e6e:	f383 8811 	msr	BASEPRI, r3
 8004e72:	f3bf 8f6f 	isb	sy
 8004e76:	f3bf 8f4f 	dsb	sy
 8004e7a:	607b      	str	r3, [r7, #4]
}
 8004e7c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004e7e:	4b0f      	ldr	r3, [pc, #60]	; (8004ebc <vPortEnterCritical+0x58>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	3301      	adds	r3, #1
 8004e84:	4a0d      	ldr	r2, [pc, #52]	; (8004ebc <vPortEnterCritical+0x58>)
 8004e86:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004e88:	4b0c      	ldr	r3, [pc, #48]	; (8004ebc <vPortEnterCritical+0x58>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	2b01      	cmp	r3, #1
 8004e8e:	d10f      	bne.n	8004eb0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004e90:	4b0b      	ldr	r3, [pc, #44]	; (8004ec0 <vPortEnterCritical+0x5c>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d00a      	beq.n	8004eb0 <vPortEnterCritical+0x4c>
	__asm volatile
 8004e9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e9e:	f383 8811 	msr	BASEPRI, r3
 8004ea2:	f3bf 8f6f 	isb	sy
 8004ea6:	f3bf 8f4f 	dsb	sy
 8004eaa:	603b      	str	r3, [r7, #0]
}
 8004eac:	bf00      	nop
 8004eae:	e7fe      	b.n	8004eae <vPortEnterCritical+0x4a>
	}
}
 8004eb0:	bf00      	nop
 8004eb2:	370c      	adds	r7, #12
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr
 8004ebc:	20000060 	.word	0x20000060
 8004ec0:	e000ed04 	.word	0xe000ed04

08004ec4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b083      	sub	sp, #12
 8004ec8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004eca:	4b12      	ldr	r3, [pc, #72]	; (8004f14 <vPortExitCritical+0x50>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d10a      	bne.n	8004ee8 <vPortExitCritical+0x24>
	__asm volatile
 8004ed2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ed6:	f383 8811 	msr	BASEPRI, r3
 8004eda:	f3bf 8f6f 	isb	sy
 8004ede:	f3bf 8f4f 	dsb	sy
 8004ee2:	607b      	str	r3, [r7, #4]
}
 8004ee4:	bf00      	nop
 8004ee6:	e7fe      	b.n	8004ee6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004ee8:	4b0a      	ldr	r3, [pc, #40]	; (8004f14 <vPortExitCritical+0x50>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	3b01      	subs	r3, #1
 8004eee:	4a09      	ldr	r2, [pc, #36]	; (8004f14 <vPortExitCritical+0x50>)
 8004ef0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004ef2:	4b08      	ldr	r3, [pc, #32]	; (8004f14 <vPortExitCritical+0x50>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d105      	bne.n	8004f06 <vPortExitCritical+0x42>
 8004efa:	2300      	movs	r3, #0
 8004efc:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	f383 8811 	msr	BASEPRI, r3
}
 8004f04:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004f06:	bf00      	nop
 8004f08:	370c      	adds	r7, #12
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f10:	4770      	bx	lr
 8004f12:	bf00      	nop
 8004f14:	20000060 	.word	0x20000060
	...

08004f20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004f20:	f3ef 8009 	mrs	r0, PSP
 8004f24:	f3bf 8f6f 	isb	sy
 8004f28:	4b15      	ldr	r3, [pc, #84]	; (8004f80 <pxCurrentTCBConst>)
 8004f2a:	681a      	ldr	r2, [r3, #0]
 8004f2c:	f01e 0f10 	tst.w	lr, #16
 8004f30:	bf08      	it	eq
 8004f32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004f36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f3a:	6010      	str	r0, [r2, #0]
 8004f3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004f40:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004f44:	f380 8811 	msr	BASEPRI, r0
 8004f48:	f3bf 8f4f 	dsb	sy
 8004f4c:	f3bf 8f6f 	isb	sy
 8004f50:	f7fe fe8e 	bl	8003c70 <vTaskSwitchContext>
 8004f54:	f04f 0000 	mov.w	r0, #0
 8004f58:	f380 8811 	msr	BASEPRI, r0
 8004f5c:	bc09      	pop	{r0, r3}
 8004f5e:	6819      	ldr	r1, [r3, #0]
 8004f60:	6808      	ldr	r0, [r1, #0]
 8004f62:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f66:	f01e 0f10 	tst.w	lr, #16
 8004f6a:	bf08      	it	eq
 8004f6c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004f70:	f380 8809 	msr	PSP, r0
 8004f74:	f3bf 8f6f 	isb	sy
 8004f78:	4770      	bx	lr
 8004f7a:	bf00      	nop
 8004f7c:	f3af 8000 	nop.w

08004f80 <pxCurrentTCBConst>:
 8004f80:	20001018 	.word	0x20001018
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004f84:	bf00      	nop
 8004f86:	bf00      	nop

08004f88 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b082      	sub	sp, #8
 8004f8c:	af00      	add	r7, sp, #0
	__asm volatile
 8004f8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f92:	f383 8811 	msr	BASEPRI, r3
 8004f96:	f3bf 8f6f 	isb	sy
 8004f9a:	f3bf 8f4f 	dsb	sy
 8004f9e:	607b      	str	r3, [r7, #4]
}
 8004fa0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004fa2:	f7fe fdab 	bl	8003afc <xTaskIncrementTick>
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d003      	beq.n	8004fb4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004fac:	4b06      	ldr	r3, [pc, #24]	; (8004fc8 <xPortSysTickHandler+0x40>)
 8004fae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004fb2:	601a      	str	r2, [r3, #0]
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	f383 8811 	msr	BASEPRI, r3
}
 8004fbe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004fc0:	bf00      	nop
 8004fc2:	3708      	adds	r7, #8
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}
 8004fc8:	e000ed04 	.word	0xe000ed04

08004fcc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004fcc:	b480      	push	{r7}
 8004fce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004fd0:	4b0b      	ldr	r3, [pc, #44]	; (8005000 <vPortSetupTimerInterrupt+0x34>)
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004fd6:	4b0b      	ldr	r3, [pc, #44]	; (8005004 <vPortSetupTimerInterrupt+0x38>)
 8004fd8:	2200      	movs	r2, #0
 8004fda:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004fdc:	4b0a      	ldr	r3, [pc, #40]	; (8005008 <vPortSetupTimerInterrupt+0x3c>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a0a      	ldr	r2, [pc, #40]	; (800500c <vPortSetupTimerInterrupt+0x40>)
 8004fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8004fe6:	099b      	lsrs	r3, r3, #6
 8004fe8:	4a09      	ldr	r2, [pc, #36]	; (8005010 <vPortSetupTimerInterrupt+0x44>)
 8004fea:	3b01      	subs	r3, #1
 8004fec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004fee:	4b04      	ldr	r3, [pc, #16]	; (8005000 <vPortSetupTimerInterrupt+0x34>)
 8004ff0:	2207      	movs	r2, #7
 8004ff2:	601a      	str	r2, [r3, #0]
}
 8004ff4:	bf00      	nop
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffc:	4770      	bx	lr
 8004ffe:	bf00      	nop
 8005000:	e000e010 	.word	0xe000e010
 8005004:	e000e018 	.word	0xe000e018
 8005008:	2000006c 	.word	0x2000006c
 800500c:	10624dd3 	.word	0x10624dd3
 8005010:	e000e014 	.word	0xe000e014

08005014 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005014:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005024 <vPortEnableVFP+0x10>
 8005018:	6801      	ldr	r1, [r0, #0]
 800501a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800501e:	6001      	str	r1, [r0, #0]
 8005020:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005022:	bf00      	nop
 8005024:	e000ed88 	.word	0xe000ed88

08005028 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005028:	b480      	push	{r7}
 800502a:	b085      	sub	sp, #20
 800502c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800502e:	f3ef 8305 	mrs	r3, IPSR
 8005032:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2b0f      	cmp	r3, #15
 8005038:	d914      	bls.n	8005064 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800503a:	4a17      	ldr	r2, [pc, #92]	; (8005098 <vPortValidateInterruptPriority+0x70>)
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	4413      	add	r3, r2
 8005040:	781b      	ldrb	r3, [r3, #0]
 8005042:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005044:	4b15      	ldr	r3, [pc, #84]	; (800509c <vPortValidateInterruptPriority+0x74>)
 8005046:	781b      	ldrb	r3, [r3, #0]
 8005048:	7afa      	ldrb	r2, [r7, #11]
 800504a:	429a      	cmp	r2, r3
 800504c:	d20a      	bcs.n	8005064 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800504e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005052:	f383 8811 	msr	BASEPRI, r3
 8005056:	f3bf 8f6f 	isb	sy
 800505a:	f3bf 8f4f 	dsb	sy
 800505e:	607b      	str	r3, [r7, #4]
}
 8005060:	bf00      	nop
 8005062:	e7fe      	b.n	8005062 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005064:	4b0e      	ldr	r3, [pc, #56]	; (80050a0 <vPortValidateInterruptPriority+0x78>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800506c:	4b0d      	ldr	r3, [pc, #52]	; (80050a4 <vPortValidateInterruptPriority+0x7c>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	429a      	cmp	r2, r3
 8005072:	d90a      	bls.n	800508a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8005074:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005078:	f383 8811 	msr	BASEPRI, r3
 800507c:	f3bf 8f6f 	isb	sy
 8005080:	f3bf 8f4f 	dsb	sy
 8005084:	603b      	str	r3, [r7, #0]
}
 8005086:	bf00      	nop
 8005088:	e7fe      	b.n	8005088 <vPortValidateInterruptPriority+0x60>
	}
 800508a:	bf00      	nop
 800508c:	3714      	adds	r7, #20
 800508e:	46bd      	mov	sp, r7
 8005090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005094:	4770      	bx	lr
 8005096:	bf00      	nop
 8005098:	e000e3f0 	.word	0xe000e3f0
 800509c:	20001644 	.word	0x20001644
 80050a0:	e000ed0c 	.word	0xe000ed0c
 80050a4:	20001648 	.word	0x20001648

080050a8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b08a      	sub	sp, #40	; 0x28
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80050b0:	2300      	movs	r3, #0
 80050b2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80050b4:	f7fe fc54 	bl	8003960 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80050b8:	4b5b      	ldr	r3, [pc, #364]	; (8005228 <pvPortMalloc+0x180>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d101      	bne.n	80050c4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80050c0:	f000 f920 	bl	8005304 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80050c4:	4b59      	ldr	r3, [pc, #356]	; (800522c <pvPortMalloc+0x184>)
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	4013      	ands	r3, r2
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	f040 8093 	bne.w	80051f8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d01d      	beq.n	8005114 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80050d8:	2208      	movs	r2, #8
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	4413      	add	r3, r2
 80050de:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	f003 0307 	and.w	r3, r3, #7
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d014      	beq.n	8005114 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	f023 0307 	bic.w	r3, r3, #7
 80050f0:	3308      	adds	r3, #8
 80050f2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	f003 0307 	and.w	r3, r3, #7
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d00a      	beq.n	8005114 <pvPortMalloc+0x6c>
	__asm volatile
 80050fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005102:	f383 8811 	msr	BASEPRI, r3
 8005106:	f3bf 8f6f 	isb	sy
 800510a:	f3bf 8f4f 	dsb	sy
 800510e:	617b      	str	r3, [r7, #20]
}
 8005110:	bf00      	nop
 8005112:	e7fe      	b.n	8005112 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d06e      	beq.n	80051f8 <pvPortMalloc+0x150>
 800511a:	4b45      	ldr	r3, [pc, #276]	; (8005230 <pvPortMalloc+0x188>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	687a      	ldr	r2, [r7, #4]
 8005120:	429a      	cmp	r2, r3
 8005122:	d869      	bhi.n	80051f8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005124:	4b43      	ldr	r3, [pc, #268]	; (8005234 <pvPortMalloc+0x18c>)
 8005126:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005128:	4b42      	ldr	r3, [pc, #264]	; (8005234 <pvPortMalloc+0x18c>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800512e:	e004      	b.n	800513a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005132:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800513a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	687a      	ldr	r2, [r7, #4]
 8005140:	429a      	cmp	r2, r3
 8005142:	d903      	bls.n	800514c <pvPortMalloc+0xa4>
 8005144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d1f1      	bne.n	8005130 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800514c:	4b36      	ldr	r3, [pc, #216]	; (8005228 <pvPortMalloc+0x180>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005152:	429a      	cmp	r2, r3
 8005154:	d050      	beq.n	80051f8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005156:	6a3b      	ldr	r3, [r7, #32]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	2208      	movs	r2, #8
 800515c:	4413      	add	r3, r2
 800515e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	6a3b      	ldr	r3, [r7, #32]
 8005166:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800516a:	685a      	ldr	r2, [r3, #4]
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	1ad2      	subs	r2, r2, r3
 8005170:	2308      	movs	r3, #8
 8005172:	005b      	lsls	r3, r3, #1
 8005174:	429a      	cmp	r2, r3
 8005176:	d91f      	bls.n	80051b8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005178:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	4413      	add	r3, r2
 800517e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005180:	69bb      	ldr	r3, [r7, #24]
 8005182:	f003 0307 	and.w	r3, r3, #7
 8005186:	2b00      	cmp	r3, #0
 8005188:	d00a      	beq.n	80051a0 <pvPortMalloc+0xf8>
	__asm volatile
 800518a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800518e:	f383 8811 	msr	BASEPRI, r3
 8005192:	f3bf 8f6f 	isb	sy
 8005196:	f3bf 8f4f 	dsb	sy
 800519a:	613b      	str	r3, [r7, #16]
}
 800519c:	bf00      	nop
 800519e:	e7fe      	b.n	800519e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80051a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051a2:	685a      	ldr	r2, [r3, #4]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	1ad2      	subs	r2, r2, r3
 80051a8:	69bb      	ldr	r3, [r7, #24]
 80051aa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80051ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ae:	687a      	ldr	r2, [r7, #4]
 80051b0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80051b2:	69b8      	ldr	r0, [r7, #24]
 80051b4:	f000 f908 	bl	80053c8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80051b8:	4b1d      	ldr	r3, [pc, #116]	; (8005230 <pvPortMalloc+0x188>)
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	1ad3      	subs	r3, r2, r3
 80051c2:	4a1b      	ldr	r2, [pc, #108]	; (8005230 <pvPortMalloc+0x188>)
 80051c4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80051c6:	4b1a      	ldr	r3, [pc, #104]	; (8005230 <pvPortMalloc+0x188>)
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	4b1b      	ldr	r3, [pc, #108]	; (8005238 <pvPortMalloc+0x190>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	429a      	cmp	r2, r3
 80051d0:	d203      	bcs.n	80051da <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80051d2:	4b17      	ldr	r3, [pc, #92]	; (8005230 <pvPortMalloc+0x188>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	4a18      	ldr	r2, [pc, #96]	; (8005238 <pvPortMalloc+0x190>)
 80051d8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80051da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051dc:	685a      	ldr	r2, [r3, #4]
 80051de:	4b13      	ldr	r3, [pc, #76]	; (800522c <pvPortMalloc+0x184>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	431a      	orrs	r2, r3
 80051e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051e6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80051e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ea:	2200      	movs	r2, #0
 80051ec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80051ee:	4b13      	ldr	r3, [pc, #76]	; (800523c <pvPortMalloc+0x194>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	3301      	adds	r3, #1
 80051f4:	4a11      	ldr	r2, [pc, #68]	; (800523c <pvPortMalloc+0x194>)
 80051f6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80051f8:	f7fe fbc0 	bl	800397c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80051fc:	69fb      	ldr	r3, [r7, #28]
 80051fe:	f003 0307 	and.w	r3, r3, #7
 8005202:	2b00      	cmp	r3, #0
 8005204:	d00a      	beq.n	800521c <pvPortMalloc+0x174>
	__asm volatile
 8005206:	f04f 0350 	mov.w	r3, #80	; 0x50
 800520a:	f383 8811 	msr	BASEPRI, r3
 800520e:	f3bf 8f6f 	isb	sy
 8005212:	f3bf 8f4f 	dsb	sy
 8005216:	60fb      	str	r3, [r7, #12]
}
 8005218:	bf00      	nop
 800521a:	e7fe      	b.n	800521a <pvPortMalloc+0x172>
	return pvReturn;
 800521c:	69fb      	ldr	r3, [r7, #28]
}
 800521e:	4618      	mov	r0, r3
 8005220:	3728      	adds	r7, #40	; 0x28
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}
 8005226:	bf00      	nop
 8005228:	2000220c 	.word	0x2000220c
 800522c:	20002220 	.word	0x20002220
 8005230:	20002210 	.word	0x20002210
 8005234:	20002204 	.word	0x20002204
 8005238:	20002214 	.word	0x20002214
 800523c:	20002218 	.word	0x20002218

08005240 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b086      	sub	sp, #24
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d04d      	beq.n	80052ee <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005252:	2308      	movs	r3, #8
 8005254:	425b      	negs	r3, r3
 8005256:	697a      	ldr	r2, [r7, #20]
 8005258:	4413      	add	r3, r2
 800525a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005260:	693b      	ldr	r3, [r7, #16]
 8005262:	685a      	ldr	r2, [r3, #4]
 8005264:	4b24      	ldr	r3, [pc, #144]	; (80052f8 <vPortFree+0xb8>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4013      	ands	r3, r2
 800526a:	2b00      	cmp	r3, #0
 800526c:	d10a      	bne.n	8005284 <vPortFree+0x44>
	__asm volatile
 800526e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005272:	f383 8811 	msr	BASEPRI, r3
 8005276:	f3bf 8f6f 	isb	sy
 800527a:	f3bf 8f4f 	dsb	sy
 800527e:	60fb      	str	r3, [r7, #12]
}
 8005280:	bf00      	nop
 8005282:	e7fe      	b.n	8005282 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005284:	693b      	ldr	r3, [r7, #16]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d00a      	beq.n	80052a2 <vPortFree+0x62>
	__asm volatile
 800528c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005290:	f383 8811 	msr	BASEPRI, r3
 8005294:	f3bf 8f6f 	isb	sy
 8005298:	f3bf 8f4f 	dsb	sy
 800529c:	60bb      	str	r3, [r7, #8]
}
 800529e:	bf00      	nop
 80052a0:	e7fe      	b.n	80052a0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	685a      	ldr	r2, [r3, #4]
 80052a6:	4b14      	ldr	r3, [pc, #80]	; (80052f8 <vPortFree+0xb8>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4013      	ands	r3, r2
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d01e      	beq.n	80052ee <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d11a      	bne.n	80052ee <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	685a      	ldr	r2, [r3, #4]
 80052bc:	4b0e      	ldr	r3, [pc, #56]	; (80052f8 <vPortFree+0xb8>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	43db      	mvns	r3, r3
 80052c2:	401a      	ands	r2, r3
 80052c4:	693b      	ldr	r3, [r7, #16]
 80052c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80052c8:	f7fe fb4a 	bl	8003960 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80052cc:	693b      	ldr	r3, [r7, #16]
 80052ce:	685a      	ldr	r2, [r3, #4]
 80052d0:	4b0a      	ldr	r3, [pc, #40]	; (80052fc <vPortFree+0xbc>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4413      	add	r3, r2
 80052d6:	4a09      	ldr	r2, [pc, #36]	; (80052fc <vPortFree+0xbc>)
 80052d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80052da:	6938      	ldr	r0, [r7, #16]
 80052dc:	f000 f874 	bl	80053c8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80052e0:	4b07      	ldr	r3, [pc, #28]	; (8005300 <vPortFree+0xc0>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	3301      	adds	r3, #1
 80052e6:	4a06      	ldr	r2, [pc, #24]	; (8005300 <vPortFree+0xc0>)
 80052e8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80052ea:	f7fe fb47 	bl	800397c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80052ee:	bf00      	nop
 80052f0:	3718      	adds	r7, #24
 80052f2:	46bd      	mov	sp, r7
 80052f4:	bd80      	pop	{r7, pc}
 80052f6:	bf00      	nop
 80052f8:	20002220 	.word	0x20002220
 80052fc:	20002210 	.word	0x20002210
 8005300:	2000221c 	.word	0x2000221c

08005304 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005304:	b480      	push	{r7}
 8005306:	b085      	sub	sp, #20
 8005308:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800530a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800530e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005310:	4b27      	ldr	r3, [pc, #156]	; (80053b0 <prvHeapInit+0xac>)
 8005312:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	f003 0307 	and.w	r3, r3, #7
 800531a:	2b00      	cmp	r3, #0
 800531c:	d00c      	beq.n	8005338 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	3307      	adds	r3, #7
 8005322:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	f023 0307 	bic.w	r3, r3, #7
 800532a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800532c:	68ba      	ldr	r2, [r7, #8]
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	1ad3      	subs	r3, r2, r3
 8005332:	4a1f      	ldr	r2, [pc, #124]	; (80053b0 <prvHeapInit+0xac>)
 8005334:	4413      	add	r3, r2
 8005336:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800533c:	4a1d      	ldr	r2, [pc, #116]	; (80053b4 <prvHeapInit+0xb0>)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005342:	4b1c      	ldr	r3, [pc, #112]	; (80053b4 <prvHeapInit+0xb0>)
 8005344:	2200      	movs	r2, #0
 8005346:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	68ba      	ldr	r2, [r7, #8]
 800534c:	4413      	add	r3, r2
 800534e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005350:	2208      	movs	r2, #8
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	1a9b      	subs	r3, r3, r2
 8005356:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	f023 0307 	bic.w	r3, r3, #7
 800535e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	4a15      	ldr	r2, [pc, #84]	; (80053b8 <prvHeapInit+0xb4>)
 8005364:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005366:	4b14      	ldr	r3, [pc, #80]	; (80053b8 <prvHeapInit+0xb4>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	2200      	movs	r2, #0
 800536c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800536e:	4b12      	ldr	r3, [pc, #72]	; (80053b8 <prvHeapInit+0xb4>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	2200      	movs	r2, #0
 8005374:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	68fa      	ldr	r2, [r7, #12]
 800537e:	1ad2      	subs	r2, r2, r3
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005384:	4b0c      	ldr	r3, [pc, #48]	; (80053b8 <prvHeapInit+0xb4>)
 8005386:	681a      	ldr	r2, [r3, #0]
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	4a0a      	ldr	r2, [pc, #40]	; (80053bc <prvHeapInit+0xb8>)
 8005392:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	4a09      	ldr	r2, [pc, #36]	; (80053c0 <prvHeapInit+0xbc>)
 800539a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800539c:	4b09      	ldr	r3, [pc, #36]	; (80053c4 <prvHeapInit+0xc0>)
 800539e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80053a2:	601a      	str	r2, [r3, #0]
}
 80053a4:	bf00      	nop
 80053a6:	3714      	adds	r7, #20
 80053a8:	46bd      	mov	sp, r7
 80053aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ae:	4770      	bx	lr
 80053b0:	2000164c 	.word	0x2000164c
 80053b4:	20002204 	.word	0x20002204
 80053b8:	2000220c 	.word	0x2000220c
 80053bc:	20002214 	.word	0x20002214
 80053c0:	20002210 	.word	0x20002210
 80053c4:	20002220 	.word	0x20002220

080053c8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80053c8:	b480      	push	{r7}
 80053ca:	b085      	sub	sp, #20
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80053d0:	4b28      	ldr	r3, [pc, #160]	; (8005474 <prvInsertBlockIntoFreeList+0xac>)
 80053d2:	60fb      	str	r3, [r7, #12]
 80053d4:	e002      	b.n	80053dc <prvInsertBlockIntoFreeList+0x14>
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	60fb      	str	r3, [r7, #12]
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	687a      	ldr	r2, [r7, #4]
 80053e2:	429a      	cmp	r2, r3
 80053e4:	d8f7      	bhi.n	80053d6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	68ba      	ldr	r2, [r7, #8]
 80053f0:	4413      	add	r3, r2
 80053f2:	687a      	ldr	r2, [r7, #4]
 80053f4:	429a      	cmp	r2, r3
 80053f6:	d108      	bne.n	800540a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	685a      	ldr	r2, [r3, #4]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	441a      	add	r2, r3
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	685b      	ldr	r3, [r3, #4]
 8005412:	68ba      	ldr	r2, [r7, #8]
 8005414:	441a      	add	r2, r3
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	429a      	cmp	r2, r3
 800541c:	d118      	bne.n	8005450 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681a      	ldr	r2, [r3, #0]
 8005422:	4b15      	ldr	r3, [pc, #84]	; (8005478 <prvInsertBlockIntoFreeList+0xb0>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	429a      	cmp	r2, r3
 8005428:	d00d      	beq.n	8005446 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	685a      	ldr	r2, [r3, #4]
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	441a      	add	r2, r3
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	681a      	ldr	r2, [r3, #0]
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	601a      	str	r2, [r3, #0]
 8005444:	e008      	b.n	8005458 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005446:	4b0c      	ldr	r3, [pc, #48]	; (8005478 <prvInsertBlockIntoFreeList+0xb0>)
 8005448:	681a      	ldr	r2, [r3, #0]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	601a      	str	r2, [r3, #0]
 800544e:	e003      	b.n	8005458 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681a      	ldr	r2, [r3, #0]
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005458:	68fa      	ldr	r2, [r7, #12]
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	429a      	cmp	r2, r3
 800545e:	d002      	beq.n	8005466 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	687a      	ldr	r2, [r7, #4]
 8005464:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005466:	bf00      	nop
 8005468:	3714      	adds	r7, #20
 800546a:	46bd      	mov	sp, r7
 800546c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005470:	4770      	bx	lr
 8005472:	bf00      	nop
 8005474:	20002204 	.word	0x20002204
 8005478:	2000220c 	.word	0x2000220c

0800547c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b082      	sub	sp, #8
 8005480:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005482:	2300      	movs	r3, #0
 8005484:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set In terrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005486:	2003      	movs	r0, #3
 8005488:	f000 f994 	bl	80057b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800548c:	2000      	movs	r0, #0
 800548e:	f000 f80d 	bl	80054ac <HAL_InitTick>
 8005492:	4603      	mov	r3, r0
 8005494:	2b00      	cmp	r3, #0
 8005496:	d002      	beq.n	800549e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005498:	2301      	movs	r3, #1
 800549a:	71fb      	strb	r3, [r7, #7]
 800549c:	e001      	b.n	80054a2 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800549e:	f003 ff0f 	bl	80092c0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80054a2:	79fb      	ldrb	r3, [r7, #7]
}
 80054a4:	4618      	mov	r0, r3
 80054a6:	3708      	adds	r7, #8
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bd80      	pop	{r7, pc}

080054ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b084      	sub	sp, #16
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80054b4:	2300      	movs	r3, #0
 80054b6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80054b8:	4b17      	ldr	r3, [pc, #92]	; (8005518 <HAL_InitTick+0x6c>)
 80054ba:	781b      	ldrb	r3, [r3, #0]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d023      	beq.n	8005508 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80054c0:	4b16      	ldr	r3, [pc, #88]	; (800551c <HAL_InitTick+0x70>)
 80054c2:	681a      	ldr	r2, [r3, #0]
 80054c4:	4b14      	ldr	r3, [pc, #80]	; (8005518 <HAL_InitTick+0x6c>)
 80054c6:	781b      	ldrb	r3, [r3, #0]
 80054c8:	4619      	mov	r1, r3
 80054ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80054ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80054d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80054d6:	4618      	mov	r0, r3
 80054d8:	f000 f9af 	bl	800583a <HAL_SYSTICK_Config>
 80054dc:	4603      	mov	r3, r0
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d10f      	bne.n	8005502 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2b0f      	cmp	r3, #15
 80054e6:	d809      	bhi.n	80054fc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80054e8:	2200      	movs	r2, #0
 80054ea:	6879      	ldr	r1, [r7, #4]
 80054ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80054f0:	f000 f96b 	bl	80057ca <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80054f4:	4a0a      	ldr	r2, [pc, #40]	; (8005520 <HAL_InitTick+0x74>)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6013      	str	r3, [r2, #0]
 80054fa:	e007      	b.n	800550c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	73fb      	strb	r3, [r7, #15]
 8005500:	e004      	b.n	800550c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	73fb      	strb	r3, [r7, #15]
 8005506:	e001      	b.n	800550c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800550c:	7bfb      	ldrb	r3, [r7, #15]
}
 800550e:	4618      	mov	r0, r3
 8005510:	3710      	adds	r7, #16
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}
 8005516:	bf00      	nop
 8005518:	20000068 	.word	0x20000068
 800551c:	2000006c 	.word	0x2000006c
 8005520:	20000064 	.word	0x20000064

08005524 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005524:	b480      	push	{r7}
 8005526:	af00      	add	r7, sp, #0
    //return xTaskGetTickCount();
    return uwTick;
 8005528:	4b03      	ldr	r3, [pc, #12]	; (8005538 <HAL_GetTick+0x14>)
 800552a:	681b      	ldr	r3, [r3, #0]
}
 800552c:	4618      	mov	r0, r3
 800552e:	46bd      	mov	sp, r7
 8005530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005534:	4770      	bx	lr
 8005536:	bf00      	nop
 8005538:	20002224 	.word	0x20002224

0800553c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b084      	sub	sp, #16
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005544:	f7ff ffee 	bl	8005524 <HAL_GetTick>
 8005548:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005554:	d005      	beq.n	8005562 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8005556:	4b0a      	ldr	r3, [pc, #40]	; (8005580 <HAL_Delay+0x44>)
 8005558:	781b      	ldrb	r3, [r3, #0]
 800555a:	461a      	mov	r2, r3
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	4413      	add	r3, r2
 8005560:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005562:	bf00      	nop
 8005564:	f7ff ffde 	bl	8005524 <HAL_GetTick>
 8005568:	4602      	mov	r2, r0
 800556a:	68bb      	ldr	r3, [r7, #8]
 800556c:	1ad3      	subs	r3, r2, r3
 800556e:	68fa      	ldr	r2, [r7, #12]
 8005570:	429a      	cmp	r2, r3
 8005572:	d8f7      	bhi.n	8005564 <HAL_Delay+0x28>
  {
  }
}
 8005574:	bf00      	nop
 8005576:	bf00      	nop
 8005578:	3710      	adds	r7, #16
 800557a:	46bd      	mov	sp, r7
 800557c:	bd80      	pop	{r7, pc}
 800557e:	bf00      	nop
 8005580:	20000068 	.word	0x20000068

08005584 <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8005584:	b480      	push	{r7}
 8005586:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)UID_BASE)));
 8005588:	4b03      	ldr	r3, [pc, #12]	; (8005598 <HAL_GetUIDw0+0x14>)
 800558a:	681b      	ldr	r3, [r3, #0]
}
 800558c:	4618      	mov	r0, r3
 800558e:	46bd      	mov	sp, r7
 8005590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005594:	4770      	bx	lr
 8005596:	bf00      	nop
 8005598:	1fff7590 	.word	0x1fff7590

0800559c <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 800559c:	b480      	push	{r7}
 800559e:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 80055a0:	4b03      	ldr	r3, [pc, #12]	; (80055b0 <HAL_GetUIDw1+0x14>)
 80055a2:	681b      	ldr	r3, [r3, #0]
}
 80055a4:	4618      	mov	r0, r3
 80055a6:	46bd      	mov	sp, r7
 80055a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ac:	4770      	bx	lr
 80055ae:	bf00      	nop
 80055b0:	1fff7594 	.word	0x1fff7594

080055b4 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 80055b4:	b480      	push	{r7}
 80055b6:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 80055b8:	4b03      	ldr	r3, [pc, #12]	; (80055c8 <HAL_GetUIDw2+0x14>)
 80055ba:	681b      	ldr	r3, [r3, #0]
}
 80055bc:	4618      	mov	r0, r3
 80055be:	46bd      	mov	sp, r7
 80055c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c4:	4770      	bx	lr
 80055c6:	bf00      	nop
 80055c8:	1fff7598 	.word	0x1fff7598

080055cc <__NVIC_SetPriorityGrouping>:
{
 80055cc:	b480      	push	{r7}
 80055ce:	b085      	sub	sp, #20
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	f003 0307 	and.w	r3, r3, #7
 80055da:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80055dc:	4b0c      	ldr	r3, [pc, #48]	; (8005610 <__NVIC_SetPriorityGrouping+0x44>)
 80055de:	68db      	ldr	r3, [r3, #12]
 80055e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80055e2:	68ba      	ldr	r2, [r7, #8]
 80055e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80055e8:	4013      	ands	r3, r2
 80055ea:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80055f0:	68bb      	ldr	r3, [r7, #8]
 80055f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80055f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80055f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80055fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80055fe:	4a04      	ldr	r2, [pc, #16]	; (8005610 <__NVIC_SetPriorityGrouping+0x44>)
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	60d3      	str	r3, [r2, #12]
}
 8005604:	bf00      	nop
 8005606:	3714      	adds	r7, #20
 8005608:	46bd      	mov	sp, r7
 800560a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560e:	4770      	bx	lr
 8005610:	e000ed00 	.word	0xe000ed00

08005614 <__NVIC_GetPriorityGrouping>:
{
 8005614:	b480      	push	{r7}
 8005616:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005618:	4b04      	ldr	r3, [pc, #16]	; (800562c <__NVIC_GetPriorityGrouping+0x18>)
 800561a:	68db      	ldr	r3, [r3, #12]
 800561c:	0a1b      	lsrs	r3, r3, #8
 800561e:	f003 0307 	and.w	r3, r3, #7
}
 8005622:	4618      	mov	r0, r3
 8005624:	46bd      	mov	sp, r7
 8005626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562a:	4770      	bx	lr
 800562c:	e000ed00 	.word	0xe000ed00

08005630 <__NVIC_EnableIRQ>:
{
 8005630:	b480      	push	{r7}
 8005632:	b083      	sub	sp, #12
 8005634:	af00      	add	r7, sp, #0
 8005636:	4603      	mov	r3, r0
 8005638:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800563a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800563e:	2b00      	cmp	r3, #0
 8005640:	db0b      	blt.n	800565a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005642:	79fb      	ldrb	r3, [r7, #7]
 8005644:	f003 021f 	and.w	r2, r3, #31
 8005648:	4907      	ldr	r1, [pc, #28]	; (8005668 <__NVIC_EnableIRQ+0x38>)
 800564a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800564e:	095b      	lsrs	r3, r3, #5
 8005650:	2001      	movs	r0, #1
 8005652:	fa00 f202 	lsl.w	r2, r0, r2
 8005656:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800565a:	bf00      	nop
 800565c:	370c      	adds	r7, #12
 800565e:	46bd      	mov	sp, r7
 8005660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005664:	4770      	bx	lr
 8005666:	bf00      	nop
 8005668:	e000e100 	.word	0xe000e100

0800566c <__NVIC_DisableIRQ>:
{
 800566c:	b480      	push	{r7}
 800566e:	b083      	sub	sp, #12
 8005670:	af00      	add	r7, sp, #0
 8005672:	4603      	mov	r3, r0
 8005674:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800567a:	2b00      	cmp	r3, #0
 800567c:	db12      	blt.n	80056a4 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800567e:	79fb      	ldrb	r3, [r7, #7]
 8005680:	f003 021f 	and.w	r2, r3, #31
 8005684:	490a      	ldr	r1, [pc, #40]	; (80056b0 <__NVIC_DisableIRQ+0x44>)
 8005686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800568a:	095b      	lsrs	r3, r3, #5
 800568c:	2001      	movs	r0, #1
 800568e:	fa00 f202 	lsl.w	r2, r0, r2
 8005692:	3320      	adds	r3, #32
 8005694:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005698:	f3bf 8f4f 	dsb	sy
}
 800569c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800569e:	f3bf 8f6f 	isb	sy
}
 80056a2:	bf00      	nop
}
 80056a4:	bf00      	nop
 80056a6:	370c      	adds	r7, #12
 80056a8:	46bd      	mov	sp, r7
 80056aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ae:	4770      	bx	lr
 80056b0:	e000e100 	.word	0xe000e100

080056b4 <__NVIC_SetPriority>:
{
 80056b4:	b480      	push	{r7}
 80056b6:	b083      	sub	sp, #12
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	4603      	mov	r3, r0
 80056bc:	6039      	str	r1, [r7, #0]
 80056be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80056c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	db0a      	blt.n	80056de <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	b2da      	uxtb	r2, r3
 80056cc:	490c      	ldr	r1, [pc, #48]	; (8005700 <__NVIC_SetPriority+0x4c>)
 80056ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056d2:	0112      	lsls	r2, r2, #4
 80056d4:	b2d2      	uxtb	r2, r2
 80056d6:	440b      	add	r3, r1
 80056d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80056dc:	e00a      	b.n	80056f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	b2da      	uxtb	r2, r3
 80056e2:	4908      	ldr	r1, [pc, #32]	; (8005704 <__NVIC_SetPriority+0x50>)
 80056e4:	79fb      	ldrb	r3, [r7, #7]
 80056e6:	f003 030f 	and.w	r3, r3, #15
 80056ea:	3b04      	subs	r3, #4
 80056ec:	0112      	lsls	r2, r2, #4
 80056ee:	b2d2      	uxtb	r2, r2
 80056f0:	440b      	add	r3, r1
 80056f2:	761a      	strb	r2, [r3, #24]
}
 80056f4:	bf00      	nop
 80056f6:	370c      	adds	r7, #12
 80056f8:	46bd      	mov	sp, r7
 80056fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fe:	4770      	bx	lr
 8005700:	e000e100 	.word	0xe000e100
 8005704:	e000ed00 	.word	0xe000ed00

08005708 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005708:	b480      	push	{r7}
 800570a:	b089      	sub	sp, #36	; 0x24
 800570c:	af00      	add	r7, sp, #0
 800570e:	60f8      	str	r0, [r7, #12]
 8005710:	60b9      	str	r1, [r7, #8]
 8005712:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	f003 0307 	and.w	r3, r3, #7
 800571a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800571c:	69fb      	ldr	r3, [r7, #28]
 800571e:	f1c3 0307 	rsb	r3, r3, #7
 8005722:	2b04      	cmp	r3, #4
 8005724:	bf28      	it	cs
 8005726:	2304      	movcs	r3, #4
 8005728:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800572a:	69fb      	ldr	r3, [r7, #28]
 800572c:	3304      	adds	r3, #4
 800572e:	2b06      	cmp	r3, #6
 8005730:	d902      	bls.n	8005738 <NVIC_EncodePriority+0x30>
 8005732:	69fb      	ldr	r3, [r7, #28]
 8005734:	3b03      	subs	r3, #3
 8005736:	e000      	b.n	800573a <NVIC_EncodePriority+0x32>
 8005738:	2300      	movs	r3, #0
 800573a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800573c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005740:	69bb      	ldr	r3, [r7, #24]
 8005742:	fa02 f303 	lsl.w	r3, r2, r3
 8005746:	43da      	mvns	r2, r3
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	401a      	ands	r2, r3
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005750:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	fa01 f303 	lsl.w	r3, r1, r3
 800575a:	43d9      	mvns	r1, r3
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005760:	4313      	orrs	r3, r2
         );
}
 8005762:	4618      	mov	r0, r3
 8005764:	3724      	adds	r7, #36	; 0x24
 8005766:	46bd      	mov	sp, r7
 8005768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576c:	4770      	bx	lr
	...

08005770 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b082      	sub	sp, #8
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	3b01      	subs	r3, #1
 800577c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005780:	d301      	bcc.n	8005786 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005782:	2301      	movs	r3, #1
 8005784:	e00f      	b.n	80057a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005786:	4a0a      	ldr	r2, [pc, #40]	; (80057b0 <SysTick_Config+0x40>)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	3b01      	subs	r3, #1
 800578c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800578e:	210f      	movs	r1, #15
 8005790:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005794:	f7ff ff8e 	bl	80056b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005798:	4b05      	ldr	r3, [pc, #20]	; (80057b0 <SysTick_Config+0x40>)
 800579a:	2200      	movs	r2, #0
 800579c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800579e:	4b04      	ldr	r3, [pc, #16]	; (80057b0 <SysTick_Config+0x40>)
 80057a0:	2207      	movs	r2, #7
 80057a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80057a4:	2300      	movs	r3, #0
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	3708      	adds	r7, #8
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}
 80057ae:	bf00      	nop
 80057b0:	e000e010 	.word	0xe000e010

080057b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b082      	sub	sp, #8
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80057bc:	6878      	ldr	r0, [r7, #4]
 80057be:	f7ff ff05 	bl	80055cc <__NVIC_SetPriorityGrouping>
}
 80057c2:	bf00      	nop
 80057c4:	3708      	adds	r7, #8
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd80      	pop	{r7, pc}

080057ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80057ca:	b580      	push	{r7, lr}
 80057cc:	b086      	sub	sp, #24
 80057ce:	af00      	add	r7, sp, #0
 80057d0:	4603      	mov	r3, r0
 80057d2:	60b9      	str	r1, [r7, #8]
 80057d4:	607a      	str	r2, [r7, #4]
 80057d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80057d8:	2300      	movs	r3, #0
 80057da:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80057dc:	f7ff ff1a 	bl	8005614 <__NVIC_GetPriorityGrouping>
 80057e0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80057e2:	687a      	ldr	r2, [r7, #4]
 80057e4:	68b9      	ldr	r1, [r7, #8]
 80057e6:	6978      	ldr	r0, [r7, #20]
 80057e8:	f7ff ff8e 	bl	8005708 <NVIC_EncodePriority>
 80057ec:	4602      	mov	r2, r0
 80057ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057f2:	4611      	mov	r1, r2
 80057f4:	4618      	mov	r0, r3
 80057f6:	f7ff ff5d 	bl	80056b4 <__NVIC_SetPriority>
}
 80057fa:	bf00      	nop
 80057fc:	3718      	adds	r7, #24
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}

08005802 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005802:	b580      	push	{r7, lr}
 8005804:	b082      	sub	sp, #8
 8005806:	af00      	add	r7, sp, #0
 8005808:	4603      	mov	r3, r0
 800580a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800580c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005810:	4618      	mov	r0, r3
 8005812:	f7ff ff0d 	bl	8005630 <__NVIC_EnableIRQ>
}
 8005816:	bf00      	nop
 8005818:	3708      	adds	r7, #8
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}

0800581e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800581e:	b580      	push	{r7, lr}
 8005820:	b082      	sub	sp, #8
 8005822:	af00      	add	r7, sp, #0
 8005824:	4603      	mov	r3, r0
 8005826:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005828:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800582c:	4618      	mov	r0, r3
 800582e:	f7ff ff1d 	bl	800566c <__NVIC_DisableIRQ>
}
 8005832:	bf00      	nop
 8005834:	3708      	adds	r7, #8
 8005836:	46bd      	mov	sp, r7
 8005838:	bd80      	pop	{r7, pc}

0800583a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800583a:	b580      	push	{r7, lr}
 800583c:	b082      	sub	sp, #8
 800583e:	af00      	add	r7, sp, #0
 8005840:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f7ff ff94 	bl	8005770 <SysTick_Config>
 8005848:	4603      	mov	r3, r0
}
 800584a:	4618      	mov	r0, r3
 800584c:	3708      	adds	r7, #8
 800584e:	46bd      	mov	sp, r7
 8005850:	bd80      	pop	{r7, pc}
	...

08005854 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005854:	b480      	push	{r7}
 8005856:	b085      	sub	sp, #20
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d101      	bne.n	8005866 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005862:	2301      	movs	r3, #1
 8005864:	e098      	b.n	8005998 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	461a      	mov	r2, r3
 800586c:	4b4d      	ldr	r3, [pc, #308]	; (80059a4 <HAL_DMA_Init+0x150>)
 800586e:	429a      	cmp	r2, r3
 8005870:	d80f      	bhi.n	8005892 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	461a      	mov	r2, r3
 8005878:	4b4b      	ldr	r3, [pc, #300]	; (80059a8 <HAL_DMA_Init+0x154>)
 800587a:	4413      	add	r3, r2
 800587c:	4a4b      	ldr	r2, [pc, #300]	; (80059ac <HAL_DMA_Init+0x158>)
 800587e:	fba2 2303 	umull	r2, r3, r2, r3
 8005882:	091b      	lsrs	r3, r3, #4
 8005884:	009a      	lsls	r2, r3, #2
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	4a48      	ldr	r2, [pc, #288]	; (80059b0 <HAL_DMA_Init+0x15c>)
 800588e:	641a      	str	r2, [r3, #64]	; 0x40
 8005890:	e00e      	b.n	80058b0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	461a      	mov	r2, r3
 8005898:	4b46      	ldr	r3, [pc, #280]	; (80059b4 <HAL_DMA_Init+0x160>)
 800589a:	4413      	add	r3, r2
 800589c:	4a43      	ldr	r2, [pc, #268]	; (80059ac <HAL_DMA_Init+0x158>)
 800589e:	fba2 2303 	umull	r2, r3, r2, r3
 80058a2:	091b      	lsrs	r3, r3, #4
 80058a4:	009a      	lsls	r2, r3, #2
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	4a42      	ldr	r2, [pc, #264]	; (80059b8 <HAL_DMA_Init+0x164>)
 80058ae:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2202      	movs	r2, #2
 80058b4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80058c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058ca:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80058d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	691b      	ldr	r3, [r3, #16]
 80058da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80058e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	699b      	ldr	r3, [r3, #24]
 80058e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80058ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6a1b      	ldr	r3, [r3, #32]
 80058f2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80058f4:	68fa      	ldr	r2, [r7, #12]
 80058f6:	4313      	orrs	r3, r2
 80058f8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	68fa      	ldr	r2, [r7, #12]
 8005900:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	689b      	ldr	r3, [r3, #8]
 8005906:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800590a:	d039      	beq.n	8005980 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005910:	4a27      	ldr	r2, [pc, #156]	; (80059b0 <HAL_DMA_Init+0x15c>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d11a      	bne.n	800594c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005916:	4b29      	ldr	r3, [pc, #164]	; (80059bc <HAL_DMA_Init+0x168>)
 8005918:	681a      	ldr	r2, [r3, #0]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800591e:	f003 031c 	and.w	r3, r3, #28
 8005922:	210f      	movs	r1, #15
 8005924:	fa01 f303 	lsl.w	r3, r1, r3
 8005928:	43db      	mvns	r3, r3
 800592a:	4924      	ldr	r1, [pc, #144]	; (80059bc <HAL_DMA_Init+0x168>)
 800592c:	4013      	ands	r3, r2
 800592e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005930:	4b22      	ldr	r3, [pc, #136]	; (80059bc <HAL_DMA_Init+0x168>)
 8005932:	681a      	ldr	r2, [r3, #0]
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6859      	ldr	r1, [r3, #4]
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800593c:	f003 031c 	and.w	r3, r3, #28
 8005940:	fa01 f303 	lsl.w	r3, r1, r3
 8005944:	491d      	ldr	r1, [pc, #116]	; (80059bc <HAL_DMA_Init+0x168>)
 8005946:	4313      	orrs	r3, r2
 8005948:	600b      	str	r3, [r1, #0]
 800594a:	e019      	b.n	8005980 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800594c:	4b1c      	ldr	r3, [pc, #112]	; (80059c0 <HAL_DMA_Init+0x16c>)
 800594e:	681a      	ldr	r2, [r3, #0]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005954:	f003 031c 	and.w	r3, r3, #28
 8005958:	210f      	movs	r1, #15
 800595a:	fa01 f303 	lsl.w	r3, r1, r3
 800595e:	43db      	mvns	r3, r3
 8005960:	4917      	ldr	r1, [pc, #92]	; (80059c0 <HAL_DMA_Init+0x16c>)
 8005962:	4013      	ands	r3, r2
 8005964:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005966:	4b16      	ldr	r3, [pc, #88]	; (80059c0 <HAL_DMA_Init+0x16c>)
 8005968:	681a      	ldr	r2, [r3, #0]
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6859      	ldr	r1, [r3, #4]
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005972:	f003 031c 	and.w	r3, r3, #28
 8005976:	fa01 f303 	lsl.w	r3, r1, r3
 800597a:	4911      	ldr	r1, [pc, #68]	; (80059c0 <HAL_DMA_Init+0x16c>)
 800597c:	4313      	orrs	r3, r2
 800597e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2200      	movs	r2, #0
 8005984:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2201      	movs	r2, #1
 800598a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2200      	movs	r2, #0
 8005992:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005996:	2300      	movs	r3, #0
}
 8005998:	4618      	mov	r0, r3
 800599a:	3714      	adds	r7, #20
 800599c:	46bd      	mov	sp, r7
 800599e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a2:	4770      	bx	lr
 80059a4:	40020407 	.word	0x40020407
 80059a8:	bffdfff8 	.word	0xbffdfff8
 80059ac:	cccccccd 	.word	0xcccccccd
 80059b0:	40020000 	.word	0x40020000
 80059b4:	bffdfbf8 	.word	0xbffdfbf8
 80059b8:	40020400 	.word	0x40020400
 80059bc:	400200a8 	.word	0x400200a8
 80059c0:	400204a8 	.word	0x400204a8

080059c4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b086      	sub	sp, #24
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	60f8      	str	r0, [r7, #12]
 80059cc:	60b9      	str	r1, [r7, #8]
 80059ce:	607a      	str	r2, [r7, #4]
 80059d0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80059d2:	2300      	movs	r3, #0
 80059d4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80059dc:	2b01      	cmp	r3, #1
 80059de:	d101      	bne.n	80059e4 <HAL_DMA_Start_IT+0x20>
 80059e0:	2302      	movs	r3, #2
 80059e2:	e04b      	b.n	8005a7c <HAL_DMA_Start_IT+0xb8>
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	2201      	movs	r2, #1
 80059e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80059f2:	b2db      	uxtb	r3, r3
 80059f4:	2b01      	cmp	r3, #1
 80059f6:	d13a      	bne.n	8005a6e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	2202      	movs	r2, #2
 80059fc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	2200      	movs	r2, #0
 8005a04:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	681a      	ldr	r2, [r3, #0]
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f022 0201 	bic.w	r2, r2, #1
 8005a14:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	687a      	ldr	r2, [r7, #4]
 8005a1a:	68b9      	ldr	r1, [r7, #8]
 8005a1c:	68f8      	ldr	r0, [r7, #12]
 8005a1e:	f000 f969 	bl	8005cf4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d008      	beq.n	8005a3c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	681a      	ldr	r2, [r3, #0]
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f042 020e 	orr.w	r2, r2, #14
 8005a38:	601a      	str	r2, [r3, #0]
 8005a3a:	e00f      	b.n	8005a5c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	681a      	ldr	r2, [r3, #0]
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f022 0204 	bic.w	r2, r2, #4
 8005a4a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	681a      	ldr	r2, [r3, #0]
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f042 020a 	orr.w	r2, r2, #10
 8005a5a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	681a      	ldr	r2, [r3, #0]
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f042 0201 	orr.w	r2, r2, #1
 8005a6a:	601a      	str	r2, [r3, #0]
 8005a6c:	e005      	b.n	8005a7a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2200      	movs	r2, #0
 8005a72:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005a76:	2302      	movs	r3, #2
 8005a78:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005a7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	3718      	adds	r7, #24
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bd80      	pop	{r7, pc}

08005a84 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b084      	sub	sp, #16
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005a96:	b2db      	uxtb	r3, r3
 8005a98:	2b02      	cmp	r3, #2
 8005a9a:	d005      	beq.n	8005aa8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2204      	movs	r2, #4
 8005aa0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	73fb      	strb	r3, [r7, #15]
 8005aa6:	e029      	b.n	8005afc <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f022 020e 	bic.w	r2, r2, #14
 8005ab6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	681a      	ldr	r2, [r3, #0]
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f022 0201 	bic.w	r2, r2, #1
 8005ac6:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005acc:	f003 021c 	and.w	r2, r3, #28
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ad4:	2101      	movs	r1, #1
 8005ad6:	fa01 f202 	lsl.w	r2, r1, r2
 8005ada:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d003      	beq.n	8005afc <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	4798      	blx	r3
    }
  }
  return status;
 8005afc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3710      	adds	r7, #16
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}

08005b06 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005b06:	b580      	push	{r7, lr}
 8005b08:	b084      	sub	sp, #16
 8005b0a:	af00      	add	r7, sp, #0
 8005b0c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b22:	f003 031c 	and.w	r3, r3, #28
 8005b26:	2204      	movs	r2, #4
 8005b28:	409a      	lsls	r2, r3
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	4013      	ands	r3, r2
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d026      	beq.n	8005b80 <HAL_DMA_IRQHandler+0x7a>
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	f003 0304 	and.w	r3, r3, #4
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d021      	beq.n	8005b80 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f003 0320 	and.w	r3, r3, #32
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d107      	bne.n	8005b5a <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	681a      	ldr	r2, [r3, #0]
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f022 0204 	bic.w	r2, r2, #4
 8005b58:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b5e:	f003 021c 	and.w	r2, r3, #28
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b66:	2104      	movs	r1, #4
 8005b68:	fa01 f202 	lsl.w	r2, r1, r2
 8005b6c:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d071      	beq.n	8005c5a <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8005b7e:	e06c      	b.n	8005c5a <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b84:	f003 031c 	and.w	r3, r3, #28
 8005b88:	2202      	movs	r2, #2
 8005b8a:	409a      	lsls	r2, r3
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	4013      	ands	r3, r2
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d02e      	beq.n	8005bf2 <HAL_DMA_IRQHandler+0xec>
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	f003 0302 	and.w	r3, r3, #2
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d029      	beq.n	8005bf2 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f003 0320 	and.w	r3, r3, #32
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d10b      	bne.n	8005bc4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	681a      	ldr	r2, [r3, #0]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f022 020a 	bic.w	r2, r2, #10
 8005bba:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bc8:	f003 021c 	and.w	r2, r3, #28
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bd0:	2102      	movs	r1, #2
 8005bd2:	fa01 f202 	lsl.w	r2, r1, r2
 8005bd6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d038      	beq.n	8005c5a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bec:	6878      	ldr	r0, [r7, #4]
 8005bee:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8005bf0:	e033      	b.n	8005c5a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bf6:	f003 031c 	and.w	r3, r3, #28
 8005bfa:	2208      	movs	r2, #8
 8005bfc:	409a      	lsls	r2, r3
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	4013      	ands	r3, r2
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d02a      	beq.n	8005c5c <HAL_DMA_IRQHandler+0x156>
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	f003 0308 	and.w	r3, r3, #8
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d025      	beq.n	8005c5c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	681a      	ldr	r2, [r3, #0]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f022 020e 	bic.w	r2, r2, #14
 8005c1e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c24:	f003 021c 	and.w	r2, r3, #28
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c2c:	2101      	movs	r1, #1
 8005c2e:	fa01 f202 	lsl.w	r2, r1, r2
 8005c32:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2201      	movs	r2, #1
 8005c38:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2201      	movs	r2, #1
 8005c3e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2200      	movs	r2, #0
 8005c46:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d004      	beq.n	8005c5c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c56:	6878      	ldr	r0, [r7, #4]
 8005c58:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005c5a:	bf00      	nop
 8005c5c:	bf00      	nop
}
 8005c5e:	3710      	adds	r7, #16
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bd80      	pop	{r7, pc}

08005c64 <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callbacsk function which has pointer to
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)( DMA_HandleTypeDef * _hdma))
{
 8005c64:	b480      	push	{r7}
 8005c66:	b087      	sub	sp, #28
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	60f8      	str	r0, [r7, #12]
 8005c6c:	460b      	mov	r3, r1
 8005c6e:	607a      	str	r2, [r7, #4]
 8005c70:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8005c72:	2300      	movs	r3, #0
 8005c74:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	d101      	bne.n	8005c84 <HAL_DMA_RegisterCallback+0x20>
 8005c80:	2302      	movs	r3, #2
 8005c82:	e031      	b.n	8005ce8 <HAL_DMA_RegisterCallback+0x84>
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	2201      	movs	r2, #1
 8005c88:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005c92:	b2db      	uxtb	r3, r3
 8005c94:	2b01      	cmp	r3, #1
 8005c96:	d120      	bne.n	8005cda <HAL_DMA_RegisterCallback+0x76>
  {
    switch (CallbackID)
 8005c98:	7afb      	ldrb	r3, [r7, #11]
 8005c9a:	2b03      	cmp	r3, #3
 8005c9c:	d81a      	bhi.n	8005cd4 <HAL_DMA_RegisterCallback+0x70>
 8005c9e:	a201      	add	r2, pc, #4	; (adr r2, 8005ca4 <HAL_DMA_RegisterCallback+0x40>)
 8005ca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ca4:	08005cb5 	.word	0x08005cb5
 8005ca8:	08005cbd 	.word	0x08005cbd
 8005cac:	08005cc5 	.word	0x08005cc5
 8005cb0:	08005ccd 	.word	0x08005ccd
    {
     case  HAL_DMA_XFER_CPLT_CB_ID:
           hdma->XferCpltCallback = pCallback;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	687a      	ldr	r2, [r7, #4]
 8005cb8:	62da      	str	r2, [r3, #44]	; 0x2c
           break;
 8005cba:	e010      	b.n	8005cde <HAL_DMA_RegisterCallback+0x7a>

     case  HAL_DMA_XFER_HALFCPLT_CB_ID:
           hdma->XferHalfCpltCallback = pCallback;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	687a      	ldr	r2, [r7, #4]
 8005cc0:	631a      	str	r2, [r3, #48]	; 0x30
           break;
 8005cc2:	e00c      	b.n	8005cde <HAL_DMA_RegisterCallback+0x7a>

     case  HAL_DMA_XFER_ERROR_CB_ID:
           hdma->XferErrorCallback = pCallback;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	687a      	ldr	r2, [r7, #4]
 8005cc8:	635a      	str	r2, [r3, #52]	; 0x34
           break;
 8005cca:	e008      	b.n	8005cde <HAL_DMA_RegisterCallback+0x7a>

     case  HAL_DMA_XFER_ABORT_CB_ID:
           hdma->XferAbortCallback = pCallback;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	687a      	ldr	r2, [r7, #4]
 8005cd0:	639a      	str	r2, [r3, #56]	; 0x38
           break;
 8005cd2:	e004      	b.n	8005cde <HAL_DMA_RegisterCallback+0x7a>

     default:
           status = HAL_ERROR;
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	75fb      	strb	r3, [r7, #23]
           break;
 8005cd8:	e001      	b.n	8005cde <HAL_DMA_RegisterCallback+0x7a>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005cda:	2301      	movs	r3, #1
 8005cdc:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8005ce6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ce8:	4618      	mov	r0, r3
 8005cea:	371c      	adds	r7, #28
 8005cec:	46bd      	mov	sp, r7
 8005cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf2:	4770      	bx	lr

08005cf4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005cf4:	b480      	push	{r7}
 8005cf6:	b085      	sub	sp, #20
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	60f8      	str	r0, [r7, #12]
 8005cfc:	60b9      	str	r1, [r7, #8]
 8005cfe:	607a      	str	r2, [r7, #4]
 8005d00:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d06:	f003 021c 	and.w	r2, r3, #28
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d0e:	2101      	movs	r1, #1
 8005d10:	fa01 f202 	lsl.w	r2, r1, r2
 8005d14:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	683a      	ldr	r2, [r7, #0]
 8005d1c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	689b      	ldr	r3, [r3, #8]
 8005d22:	2b10      	cmp	r3, #16
 8005d24:	d108      	bne.n	8005d38 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	687a      	ldr	r2, [r7, #4]
 8005d2c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	68ba      	ldr	r2, [r7, #8]
 8005d34:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005d36:	e007      	b.n	8005d48 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	68ba      	ldr	r2, [r7, #8]
 8005d3e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	687a      	ldr	r2, [r7, #4]
 8005d46:	60da      	str	r2, [r3, #12]
}
 8005d48:	bf00      	nop
 8005d4a:	3714      	adds	r7, #20
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d52:	4770      	bx	lr

08005d54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005d54:	b480      	push	{r7}
 8005d56:	b087      	sub	sp, #28
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
 8005d5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005d62:	e154      	b.n	800600e <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	681a      	ldr	r2, [r3, #0]
 8005d68:	2101      	movs	r1, #1
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	fa01 f303 	lsl.w	r3, r1, r3
 8005d70:	4013      	ands	r3, r2
 8005d72:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	f000 8146 	beq.w	8006008 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	f003 0303 	and.w	r3, r3, #3
 8005d84:	2b01      	cmp	r3, #1
 8005d86:	d005      	beq.n	8005d94 <HAL_GPIO_Init+0x40>
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	f003 0303 	and.w	r3, r3, #3
 8005d90:	2b02      	cmp	r3, #2
 8005d92:	d130      	bne.n	8005df6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	689b      	ldr	r3, [r3, #8]
 8005d98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005d9a:	697b      	ldr	r3, [r7, #20]
 8005d9c:	005b      	lsls	r3, r3, #1
 8005d9e:	2203      	movs	r2, #3
 8005da0:	fa02 f303 	lsl.w	r3, r2, r3
 8005da4:	43db      	mvns	r3, r3
 8005da6:	693a      	ldr	r2, [r7, #16]
 8005da8:	4013      	ands	r3, r2
 8005daa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	68da      	ldr	r2, [r3, #12]
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	005b      	lsls	r3, r3, #1
 8005db4:	fa02 f303 	lsl.w	r3, r2, r3
 8005db8:	693a      	ldr	r2, [r7, #16]
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	693a      	ldr	r2, [r7, #16]
 8005dc2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005dca:	2201      	movs	r2, #1
 8005dcc:	697b      	ldr	r3, [r7, #20]
 8005dce:	fa02 f303 	lsl.w	r3, r2, r3
 8005dd2:	43db      	mvns	r3, r3
 8005dd4:	693a      	ldr	r2, [r7, #16]
 8005dd6:	4013      	ands	r3, r2
 8005dd8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	091b      	lsrs	r3, r3, #4
 8005de0:	f003 0201 	and.w	r2, r3, #1
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	fa02 f303 	lsl.w	r3, r2, r3
 8005dea:	693a      	ldr	r2, [r7, #16]
 8005dec:	4313      	orrs	r3, r2
 8005dee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	693a      	ldr	r2, [r7, #16]
 8005df4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	f003 0303 	and.w	r3, r3, #3
 8005dfe:	2b03      	cmp	r3, #3
 8005e00:	d017      	beq.n	8005e32 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	68db      	ldr	r3, [r3, #12]
 8005e06:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	005b      	lsls	r3, r3, #1
 8005e0c:	2203      	movs	r2, #3
 8005e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e12:	43db      	mvns	r3, r3
 8005e14:	693a      	ldr	r2, [r7, #16]
 8005e16:	4013      	ands	r3, r2
 8005e18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	689a      	ldr	r2, [r3, #8]
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	005b      	lsls	r3, r3, #1
 8005e22:	fa02 f303 	lsl.w	r3, r2, r3
 8005e26:	693a      	ldr	r2, [r7, #16]
 8005e28:	4313      	orrs	r3, r2
 8005e2a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	693a      	ldr	r2, [r7, #16]
 8005e30:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	685b      	ldr	r3, [r3, #4]
 8005e36:	f003 0303 	and.w	r3, r3, #3
 8005e3a:	2b02      	cmp	r3, #2
 8005e3c:	d123      	bne.n	8005e86 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005e3e:	697b      	ldr	r3, [r7, #20]
 8005e40:	08da      	lsrs	r2, r3, #3
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	3208      	adds	r2, #8
 8005e46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e4a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005e4c:	697b      	ldr	r3, [r7, #20]
 8005e4e:	f003 0307 	and.w	r3, r3, #7
 8005e52:	009b      	lsls	r3, r3, #2
 8005e54:	220f      	movs	r2, #15
 8005e56:	fa02 f303 	lsl.w	r3, r2, r3
 8005e5a:	43db      	mvns	r3, r3
 8005e5c:	693a      	ldr	r2, [r7, #16]
 8005e5e:	4013      	ands	r3, r2
 8005e60:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	691a      	ldr	r2, [r3, #16]
 8005e66:	697b      	ldr	r3, [r7, #20]
 8005e68:	f003 0307 	and.w	r3, r3, #7
 8005e6c:	009b      	lsls	r3, r3, #2
 8005e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e72:	693a      	ldr	r2, [r7, #16]
 8005e74:	4313      	orrs	r3, r2
 8005e76:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005e78:	697b      	ldr	r3, [r7, #20]
 8005e7a:	08da      	lsrs	r2, r3, #3
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	3208      	adds	r2, #8
 8005e80:	6939      	ldr	r1, [r7, #16]
 8005e82:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	005b      	lsls	r3, r3, #1
 8005e90:	2203      	movs	r2, #3
 8005e92:	fa02 f303 	lsl.w	r3, r2, r3
 8005e96:	43db      	mvns	r3, r3
 8005e98:	693a      	ldr	r2, [r7, #16]
 8005e9a:	4013      	ands	r3, r2
 8005e9c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	f003 0203 	and.w	r2, r3, #3
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	005b      	lsls	r3, r3, #1
 8005eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8005eae:	693a      	ldr	r2, [r7, #16]
 8005eb0:	4313      	orrs	r3, r2
 8005eb2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	693a      	ldr	r2, [r7, #16]
 8005eb8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	f000 80a0 	beq.w	8006008 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005ec8:	4b58      	ldr	r3, [pc, #352]	; (800602c <HAL_GPIO_Init+0x2d8>)
 8005eca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ecc:	4a57      	ldr	r2, [pc, #348]	; (800602c <HAL_GPIO_Init+0x2d8>)
 8005ece:	f043 0301 	orr.w	r3, r3, #1
 8005ed2:	6613      	str	r3, [r2, #96]	; 0x60
 8005ed4:	4b55      	ldr	r3, [pc, #340]	; (800602c <HAL_GPIO_Init+0x2d8>)
 8005ed6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ed8:	f003 0301 	and.w	r3, r3, #1
 8005edc:	60bb      	str	r3, [r7, #8]
 8005ede:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005ee0:	4a53      	ldr	r2, [pc, #332]	; (8006030 <HAL_GPIO_Init+0x2dc>)
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	089b      	lsrs	r3, r3, #2
 8005ee6:	3302      	adds	r3, #2
 8005ee8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005eec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005eee:	697b      	ldr	r3, [r7, #20]
 8005ef0:	f003 0303 	and.w	r3, r3, #3
 8005ef4:	009b      	lsls	r3, r3, #2
 8005ef6:	220f      	movs	r2, #15
 8005ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8005efc:	43db      	mvns	r3, r3
 8005efe:	693a      	ldr	r2, [r7, #16]
 8005f00:	4013      	ands	r3, r2
 8005f02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005f0a:	d019      	beq.n	8005f40 <HAL_GPIO_Init+0x1ec>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	4a49      	ldr	r2, [pc, #292]	; (8006034 <HAL_GPIO_Init+0x2e0>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d013      	beq.n	8005f3c <HAL_GPIO_Init+0x1e8>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	4a48      	ldr	r2, [pc, #288]	; (8006038 <HAL_GPIO_Init+0x2e4>)
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d00d      	beq.n	8005f38 <HAL_GPIO_Init+0x1e4>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	4a47      	ldr	r2, [pc, #284]	; (800603c <HAL_GPIO_Init+0x2e8>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d007      	beq.n	8005f34 <HAL_GPIO_Init+0x1e0>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	4a46      	ldr	r2, [pc, #280]	; (8006040 <HAL_GPIO_Init+0x2ec>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d101      	bne.n	8005f30 <HAL_GPIO_Init+0x1dc>
 8005f2c:	2304      	movs	r3, #4
 8005f2e:	e008      	b.n	8005f42 <HAL_GPIO_Init+0x1ee>
 8005f30:	2307      	movs	r3, #7
 8005f32:	e006      	b.n	8005f42 <HAL_GPIO_Init+0x1ee>
 8005f34:	2303      	movs	r3, #3
 8005f36:	e004      	b.n	8005f42 <HAL_GPIO_Init+0x1ee>
 8005f38:	2302      	movs	r3, #2
 8005f3a:	e002      	b.n	8005f42 <HAL_GPIO_Init+0x1ee>
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	e000      	b.n	8005f42 <HAL_GPIO_Init+0x1ee>
 8005f40:	2300      	movs	r3, #0
 8005f42:	697a      	ldr	r2, [r7, #20]
 8005f44:	f002 0203 	and.w	r2, r2, #3
 8005f48:	0092      	lsls	r2, r2, #2
 8005f4a:	4093      	lsls	r3, r2
 8005f4c:	693a      	ldr	r2, [r7, #16]
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005f52:	4937      	ldr	r1, [pc, #220]	; (8006030 <HAL_GPIO_Init+0x2dc>)
 8005f54:	697b      	ldr	r3, [r7, #20]
 8005f56:	089b      	lsrs	r3, r3, #2
 8005f58:	3302      	adds	r3, #2
 8005f5a:	693a      	ldr	r2, [r7, #16]
 8005f5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005f60:	4b38      	ldr	r3, [pc, #224]	; (8006044 <HAL_GPIO_Init+0x2f0>)
 8005f62:	689b      	ldr	r3, [r3, #8]
 8005f64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	43db      	mvns	r3, r3
 8005f6a:	693a      	ldr	r2, [r7, #16]
 8005f6c:	4013      	ands	r3, r2
 8005f6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d003      	beq.n	8005f84 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8005f7c:	693a      	ldr	r2, [r7, #16]
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	4313      	orrs	r3, r2
 8005f82:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005f84:	4a2f      	ldr	r2, [pc, #188]	; (8006044 <HAL_GPIO_Init+0x2f0>)
 8005f86:	693b      	ldr	r3, [r7, #16]
 8005f88:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005f8a:	4b2e      	ldr	r3, [pc, #184]	; (8006044 <HAL_GPIO_Init+0x2f0>)
 8005f8c:	68db      	ldr	r3, [r3, #12]
 8005f8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	43db      	mvns	r3, r3
 8005f94:	693a      	ldr	r2, [r7, #16]
 8005f96:	4013      	ands	r3, r2
 8005f98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d003      	beq.n	8005fae <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8005fa6:	693a      	ldr	r2, [r7, #16]
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	4313      	orrs	r3, r2
 8005fac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005fae:	4a25      	ldr	r2, [pc, #148]	; (8006044 <HAL_GPIO_Init+0x2f0>)
 8005fb0:	693b      	ldr	r3, [r7, #16]
 8005fb2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005fb4:	4b23      	ldr	r3, [pc, #140]	; (8006044 <HAL_GPIO_Init+0x2f0>)
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	43db      	mvns	r3, r3
 8005fbe:	693a      	ldr	r2, [r7, #16]
 8005fc0:	4013      	ands	r3, r2
 8005fc2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	685b      	ldr	r3, [r3, #4]
 8005fc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d003      	beq.n	8005fd8 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8005fd0:	693a      	ldr	r2, [r7, #16]
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	4313      	orrs	r3, r2
 8005fd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005fd8:	4a1a      	ldr	r2, [pc, #104]	; (8006044 <HAL_GPIO_Init+0x2f0>)
 8005fda:	693b      	ldr	r3, [r7, #16]
 8005fdc:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005fde:	4b19      	ldr	r3, [pc, #100]	; (8006044 <HAL_GPIO_Init+0x2f0>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	43db      	mvns	r3, r3
 8005fe8:	693a      	ldr	r2, [r7, #16]
 8005fea:	4013      	ands	r3, r2
 8005fec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	685b      	ldr	r3, [r3, #4]
 8005ff2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d003      	beq.n	8006002 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8005ffa:	693a      	ldr	r2, [r7, #16]
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	4313      	orrs	r3, r2
 8006000:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006002:	4a10      	ldr	r2, [pc, #64]	; (8006044 <HAL_GPIO_Init+0x2f0>)
 8006004:	693b      	ldr	r3, [r7, #16]
 8006006:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	3301      	adds	r3, #1
 800600c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	681a      	ldr	r2, [r3, #0]
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	fa22 f303 	lsr.w	r3, r2, r3
 8006018:	2b00      	cmp	r3, #0
 800601a:	f47f aea3 	bne.w	8005d64 <HAL_GPIO_Init+0x10>
  }
}
 800601e:	bf00      	nop
 8006020:	bf00      	nop
 8006022:	371c      	adds	r7, #28
 8006024:	46bd      	mov	sp, r7
 8006026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602a:	4770      	bx	lr
 800602c:	40021000 	.word	0x40021000
 8006030:	40010000 	.word	0x40010000
 8006034:	48000400 	.word	0x48000400
 8006038:	48000800 	.word	0x48000800
 800603c:	48000c00 	.word	0x48000c00
 8006040:	48001000 	.word	0x48001000
 8006044:	40010400 	.word	0x40010400

08006048 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006048:	b480      	push	{r7}
 800604a:	b083      	sub	sp, #12
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
 8006050:	460b      	mov	r3, r1
 8006052:	807b      	strh	r3, [r7, #2]
 8006054:	4613      	mov	r3, r2
 8006056:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006058:	787b      	ldrb	r3, [r7, #1]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d003      	beq.n	8006066 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800605e:	887a      	ldrh	r2, [r7, #2]
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006064:	e002      	b.n	800606c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006066:	887a      	ldrh	r2, [r7, #2]
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800606c:	bf00      	nop
 800606e:	370c      	adds	r7, #12
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr

08006078 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b082      	sub	sp, #8
 800607c:	af00      	add	r7, sp, #0
 800607e:	4603      	mov	r3, r0
 8006080:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8006082:	4b08      	ldr	r3, [pc, #32]	; (80060a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006084:	695a      	ldr	r2, [r3, #20]
 8006086:	88fb      	ldrh	r3, [r7, #6]
 8006088:	4013      	ands	r3, r2
 800608a:	2b00      	cmp	r3, #0
 800608c:	d006      	beq.n	800609c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800608e:	4a05      	ldr	r2, [pc, #20]	; (80060a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006090:	88fb      	ldrh	r3, [r7, #6]
 8006092:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006094:	88fb      	ldrh	r3, [r7, #6]
 8006096:	4618      	mov	r0, r3
 8006098:	f003 fc10 	bl	80098bc <HAL_GPIO_EXTI_Callback>
  }
}
 800609c:	bf00      	nop
 800609e:	3708      	adds	r7, #8
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bd80      	pop	{r7, pc}
 80060a4:	40010400 	.word	0x40010400

080060a8 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80060a8:	b480      	push	{r7}
 80060aa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80060ac:	4b05      	ldr	r3, [pc, #20]	; (80060c4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4a04      	ldr	r2, [pc, #16]	; (80060c4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80060b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80060b6:	6013      	str	r3, [r2, #0]
}
 80060b8:	bf00      	nop
 80060ba:	46bd      	mov	sp, r7
 80060bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c0:	4770      	bx	lr
 80060c2:	bf00      	nop
 80060c4:	40007000 	.word	0x40007000

080060c8 <HAL_PWR_ConfigPVD>:
  *         more details about the voltage thresholds corresponding to each
  *         detection level.
  * @retval None
  */
HAL_StatusTypeDef HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)
{
 80060c8:	b480      	push	{r7}
 80060ca:	b083      	sub	sp, #12
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS bits according to PVDLevel value */
  MODIFY_REG(PWR->CR2, PWR_CR2_PLS, sConfigPVD->PVDLevel);
 80060d0:	4b2b      	ldr	r3, [pc, #172]	; (8006180 <HAL_PWR_ConfigPVD+0xb8>)
 80060d2:	685b      	ldr	r3, [r3, #4]
 80060d4:	f023 020e 	bic.w	r2, r3, #14
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4928      	ldr	r1, [pc, #160]	; (8006180 <HAL_PWR_ConfigPVD+0xb8>)
 80060de:	4313      	orrs	r3, r2
 80060e0:	604b      	str	r3, [r1, #4]

  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
 80060e2:	4b28      	ldr	r3, [pc, #160]	; (8006184 <HAL_PWR_ConfigPVD+0xbc>)
 80060e4:	685b      	ldr	r3, [r3, #4]
 80060e6:	4a27      	ldr	r2, [pc, #156]	; (8006184 <HAL_PWR_ConfigPVD+0xbc>)
 80060e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80060ec:	6053      	str	r3, [r2, #4]
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
 80060ee:	4b25      	ldr	r3, [pc, #148]	; (8006184 <HAL_PWR_ConfigPVD+0xbc>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	4a24      	ldr	r2, [pc, #144]	; (8006184 <HAL_PWR_ConfigPVD+0xbc>)
 80060f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80060f8:	6013      	str	r3, [r2, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
 80060fa:	4b22      	ldr	r3, [pc, #136]	; (8006184 <HAL_PWR_ConfigPVD+0xbc>)
 80060fc:	68db      	ldr	r3, [r3, #12]
 80060fe:	4a21      	ldr	r2, [pc, #132]	; (8006184 <HAL_PWR_ConfigPVD+0xbc>)
 8006100:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006104:	60d3      	str	r3, [r2, #12]
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 8006106:	4b1f      	ldr	r3, [pc, #124]	; (8006184 <HAL_PWR_ConfigPVD+0xbc>)
 8006108:	689b      	ldr	r3, [r3, #8]
 800610a:	4a1e      	ldr	r2, [pc, #120]	; (8006184 <HAL_PWR_ConfigPVD+0xbc>)
 800610c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006110:	6093      	str	r3, [r2, #8]

  /* Configure interrupt mode */
  if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	685b      	ldr	r3, [r3, #4]
 8006116:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800611a:	2b00      	cmp	r3, #0
 800611c:	d005      	beq.n	800612a <HAL_PWR_ConfigPVD+0x62>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 800611e:	4b19      	ldr	r3, [pc, #100]	; (8006184 <HAL_PWR_ConfigPVD+0xbc>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	4a18      	ldr	r2, [pc, #96]	; (8006184 <HAL_PWR_ConfigPVD+0xbc>)
 8006124:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006128:	6013      	str	r3, [r2, #0]
  }

  /* Configure event mode */
  if((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006132:	2b00      	cmp	r3, #0
 8006134:	d005      	beq.n	8006142 <HAL_PWR_ConfigPVD+0x7a>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 8006136:	4b13      	ldr	r3, [pc, #76]	; (8006184 <HAL_PWR_ConfigPVD+0xbc>)
 8006138:	685b      	ldr	r3, [r3, #4]
 800613a:	4a12      	ldr	r2, [pc, #72]	; (8006184 <HAL_PWR_ConfigPVD+0xbc>)
 800613c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006140:	6053      	str	r3, [r2, #4]
  }

  /* Configure the edge */
  if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	685b      	ldr	r3, [r3, #4]
 8006146:	f003 0301 	and.w	r3, r3, #1
 800614a:	2b00      	cmp	r3, #0
 800614c:	d005      	beq.n	800615a <HAL_PWR_ConfigPVD+0x92>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 800614e:	4b0d      	ldr	r3, [pc, #52]	; (8006184 <HAL_PWR_ConfigPVD+0xbc>)
 8006150:	689b      	ldr	r3, [r3, #8]
 8006152:	4a0c      	ldr	r2, [pc, #48]	; (8006184 <HAL_PWR_ConfigPVD+0xbc>)
 8006154:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006158:	6093      	str	r3, [r2, #8]
  }

  if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	685b      	ldr	r3, [r3, #4]
 800615e:	f003 0302 	and.w	r3, r3, #2
 8006162:	2b00      	cmp	r3, #0
 8006164:	d005      	beq.n	8006172 <HAL_PWR_ConfigPVD+0xaa>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 8006166:	4b07      	ldr	r3, [pc, #28]	; (8006184 <HAL_PWR_ConfigPVD+0xbc>)
 8006168:	68db      	ldr	r3, [r3, #12]
 800616a:	4a06      	ldr	r2, [pc, #24]	; (8006184 <HAL_PWR_ConfigPVD+0xbc>)
 800616c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006170:	60d3      	str	r3, [r2, #12]
  }

  return HAL_OK;
 8006172:	2300      	movs	r3, #0
}
 8006174:	4618      	mov	r0, r3
 8006176:	370c      	adds	r7, #12
 8006178:	46bd      	mov	sp, r7
 800617a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617e:	4770      	bx	lr
 8006180:	40007000 	.word	0x40007000
 8006184:	40010400 	.word	0x40010400

08006188 <HAL_PWR_EnablePVD>:
/**
  * @brief Enable the Power Voltage Detector (PVD).
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
 8006188:	b480      	push	{r7}
 800618a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_PVDE);
 800618c:	4b05      	ldr	r3, [pc, #20]	; (80061a4 <HAL_PWR_EnablePVD+0x1c>)
 800618e:	685b      	ldr	r3, [r3, #4]
 8006190:	4a04      	ldr	r2, [pc, #16]	; (80061a4 <HAL_PWR_EnablePVD+0x1c>)
 8006192:	f043 0301 	orr.w	r3, r3, #1
 8006196:	6053      	str	r3, [r2, #4]
}
 8006198:	bf00      	nop
 800619a:	46bd      	mov	sp, r7
 800619c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a0:	4770      	bx	lr
 80061a2:	bf00      	nop
 80061a4:	40007000 	.word	0x40007000

080061a8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80061a8:	b480      	push	{r7}
 80061aa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80061ac:	4b04      	ldr	r3, [pc, #16]	; (80061c0 <HAL_PWREx_GetVoltageRange+0x18>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80061b4:	4618      	mov	r0, r3
 80061b6:	46bd      	mov	sp, r7
 80061b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061bc:	4770      	bx	lr
 80061be:	bf00      	nop
 80061c0:	40007000 	.word	0x40007000

080061c4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80061c4:	b480      	push	{r7}
 80061c6:	b085      	sub	sp, #20
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80061d2:	d130      	bne.n	8006236 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80061d4:	4b23      	ldr	r3, [pc, #140]	; (8006264 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80061dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80061e0:	d038      	beq.n	8006254 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80061e2:	4b20      	ldr	r3, [pc, #128]	; (8006264 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80061ea:	4a1e      	ldr	r2, [pc, #120]	; (8006264 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80061ec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80061f0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80061f2:	4b1d      	ldr	r3, [pc, #116]	; (8006268 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	2232      	movs	r2, #50	; 0x32
 80061f8:	fb02 f303 	mul.w	r3, r2, r3
 80061fc:	4a1b      	ldr	r2, [pc, #108]	; (800626c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80061fe:	fba2 2303 	umull	r2, r3, r2, r3
 8006202:	0c9b      	lsrs	r3, r3, #18
 8006204:	3301      	adds	r3, #1
 8006206:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006208:	e002      	b.n	8006210 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	3b01      	subs	r3, #1
 800620e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006210:	4b14      	ldr	r3, [pc, #80]	; (8006264 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006212:	695b      	ldr	r3, [r3, #20]
 8006214:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006218:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800621c:	d102      	bne.n	8006224 <HAL_PWREx_ControlVoltageScaling+0x60>
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d1f2      	bne.n	800620a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006224:	4b0f      	ldr	r3, [pc, #60]	; (8006264 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006226:	695b      	ldr	r3, [r3, #20]
 8006228:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800622c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006230:	d110      	bne.n	8006254 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8006232:	2303      	movs	r3, #3
 8006234:	e00f      	b.n	8006256 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8006236:	4b0b      	ldr	r3, [pc, #44]	; (8006264 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800623e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006242:	d007      	beq.n	8006254 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006244:	4b07      	ldr	r3, [pc, #28]	; (8006264 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800624c:	4a05      	ldr	r2, [pc, #20]	; (8006264 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800624e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006252:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006254:	2300      	movs	r3, #0
}
 8006256:	4618      	mov	r0, r3
 8006258:	3714      	adds	r7, #20
 800625a:	46bd      	mov	sp, r7
 800625c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006260:	4770      	bx	lr
 8006262:	bf00      	nop
 8006264:	40007000 	.word	0x40007000
 8006268:	2000006c 	.word	0x2000006c
 800626c:	431bde83 	.word	0x431bde83

08006270 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b088      	sub	sp, #32
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d102      	bne.n	8006284 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800627e:	2301      	movs	r3, #1
 8006280:	f000 bc02 	b.w	8006a88 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006284:	4b96      	ldr	r3, [pc, #600]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 8006286:	689b      	ldr	r3, [r3, #8]
 8006288:	f003 030c 	and.w	r3, r3, #12
 800628c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800628e:	4b94      	ldr	r3, [pc, #592]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 8006290:	68db      	ldr	r3, [r3, #12]
 8006292:	f003 0303 	and.w	r3, r3, #3
 8006296:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f003 0310 	and.w	r3, r3, #16
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	f000 80e4 	beq.w	800646e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80062a6:	69bb      	ldr	r3, [r7, #24]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d007      	beq.n	80062bc <HAL_RCC_OscConfig+0x4c>
 80062ac:	69bb      	ldr	r3, [r7, #24]
 80062ae:	2b0c      	cmp	r3, #12
 80062b0:	f040 808b 	bne.w	80063ca <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80062b4:	697b      	ldr	r3, [r7, #20]
 80062b6:	2b01      	cmp	r3, #1
 80062b8:	f040 8087 	bne.w	80063ca <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80062bc:	4b88      	ldr	r3, [pc, #544]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f003 0302 	and.w	r3, r3, #2
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d005      	beq.n	80062d4 <HAL_RCC_OscConfig+0x64>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	699b      	ldr	r3, [r3, #24]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d101      	bne.n	80062d4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80062d0:	2301      	movs	r3, #1
 80062d2:	e3d9      	b.n	8006a88 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6a1a      	ldr	r2, [r3, #32]
 80062d8:	4b81      	ldr	r3, [pc, #516]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f003 0308 	and.w	r3, r3, #8
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d004      	beq.n	80062ee <HAL_RCC_OscConfig+0x7e>
 80062e4:	4b7e      	ldr	r3, [pc, #504]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80062ec:	e005      	b.n	80062fa <HAL_RCC_OscConfig+0x8a>
 80062ee:	4b7c      	ldr	r3, [pc, #496]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 80062f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80062f4:	091b      	lsrs	r3, r3, #4
 80062f6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d223      	bcs.n	8006346 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6a1b      	ldr	r3, [r3, #32]
 8006302:	4618      	mov	r0, r3
 8006304:	f000 fd54 	bl	8006db0 <RCC_SetFlashLatencyFromMSIRange>
 8006308:	4603      	mov	r3, r0
 800630a:	2b00      	cmp	r3, #0
 800630c:	d001      	beq.n	8006312 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800630e:	2301      	movs	r3, #1
 8006310:	e3ba      	b.n	8006a88 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006312:	4b73      	ldr	r3, [pc, #460]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	4a72      	ldr	r2, [pc, #456]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 8006318:	f043 0308 	orr.w	r3, r3, #8
 800631c:	6013      	str	r3, [r2, #0]
 800631e:	4b70      	ldr	r3, [pc, #448]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6a1b      	ldr	r3, [r3, #32]
 800632a:	496d      	ldr	r1, [pc, #436]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 800632c:	4313      	orrs	r3, r2
 800632e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006330:	4b6b      	ldr	r3, [pc, #428]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 8006332:	685b      	ldr	r3, [r3, #4]
 8006334:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	69db      	ldr	r3, [r3, #28]
 800633c:	021b      	lsls	r3, r3, #8
 800633e:	4968      	ldr	r1, [pc, #416]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 8006340:	4313      	orrs	r3, r2
 8006342:	604b      	str	r3, [r1, #4]
 8006344:	e025      	b.n	8006392 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006346:	4b66      	ldr	r3, [pc, #408]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a65      	ldr	r2, [pc, #404]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 800634c:	f043 0308 	orr.w	r3, r3, #8
 8006350:	6013      	str	r3, [r2, #0]
 8006352:	4b63      	ldr	r3, [pc, #396]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6a1b      	ldr	r3, [r3, #32]
 800635e:	4960      	ldr	r1, [pc, #384]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 8006360:	4313      	orrs	r3, r2
 8006362:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006364:	4b5e      	ldr	r3, [pc, #376]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	69db      	ldr	r3, [r3, #28]
 8006370:	021b      	lsls	r3, r3, #8
 8006372:	495b      	ldr	r1, [pc, #364]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 8006374:	4313      	orrs	r3, r2
 8006376:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006378:	69bb      	ldr	r3, [r7, #24]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d109      	bne.n	8006392 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6a1b      	ldr	r3, [r3, #32]
 8006382:	4618      	mov	r0, r3
 8006384:	f000 fd14 	bl	8006db0 <RCC_SetFlashLatencyFromMSIRange>
 8006388:	4603      	mov	r3, r0
 800638a:	2b00      	cmp	r3, #0
 800638c:	d001      	beq.n	8006392 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800638e:	2301      	movs	r3, #1
 8006390:	e37a      	b.n	8006a88 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006392:	f000 fc81 	bl	8006c98 <HAL_RCC_GetSysClockFreq>
 8006396:	4602      	mov	r2, r0
 8006398:	4b51      	ldr	r3, [pc, #324]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 800639a:	689b      	ldr	r3, [r3, #8]
 800639c:	091b      	lsrs	r3, r3, #4
 800639e:	f003 030f 	and.w	r3, r3, #15
 80063a2:	4950      	ldr	r1, [pc, #320]	; (80064e4 <HAL_RCC_OscConfig+0x274>)
 80063a4:	5ccb      	ldrb	r3, [r1, r3]
 80063a6:	f003 031f 	and.w	r3, r3, #31
 80063aa:	fa22 f303 	lsr.w	r3, r2, r3
 80063ae:	4a4e      	ldr	r2, [pc, #312]	; (80064e8 <HAL_RCC_OscConfig+0x278>)
 80063b0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80063b2:	4b4e      	ldr	r3, [pc, #312]	; (80064ec <HAL_RCC_OscConfig+0x27c>)
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	4618      	mov	r0, r3
 80063b8:	f7ff f878 	bl	80054ac <HAL_InitTick>
 80063bc:	4603      	mov	r3, r0
 80063be:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80063c0:	7bfb      	ldrb	r3, [r7, #15]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d052      	beq.n	800646c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80063c6:	7bfb      	ldrb	r3, [r7, #15]
 80063c8:	e35e      	b.n	8006a88 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	699b      	ldr	r3, [r3, #24]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d032      	beq.n	8006438 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80063d2:	4b43      	ldr	r3, [pc, #268]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4a42      	ldr	r2, [pc, #264]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 80063d8:	f043 0301 	orr.w	r3, r3, #1
 80063dc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80063de:	f7ff f8a1 	bl	8005524 <HAL_GetTick>
 80063e2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80063e4:	e008      	b.n	80063f8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80063e6:	f7ff f89d 	bl	8005524 <HAL_GetTick>
 80063ea:	4602      	mov	r2, r0
 80063ec:	693b      	ldr	r3, [r7, #16]
 80063ee:	1ad3      	subs	r3, r2, r3
 80063f0:	2b02      	cmp	r3, #2
 80063f2:	d901      	bls.n	80063f8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80063f4:	2303      	movs	r3, #3
 80063f6:	e347      	b.n	8006a88 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80063f8:	4b39      	ldr	r3, [pc, #228]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f003 0302 	and.w	r3, r3, #2
 8006400:	2b00      	cmp	r3, #0
 8006402:	d0f0      	beq.n	80063e6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006404:	4b36      	ldr	r3, [pc, #216]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4a35      	ldr	r2, [pc, #212]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 800640a:	f043 0308 	orr.w	r3, r3, #8
 800640e:	6013      	str	r3, [r2, #0]
 8006410:	4b33      	ldr	r3, [pc, #204]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6a1b      	ldr	r3, [r3, #32]
 800641c:	4930      	ldr	r1, [pc, #192]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 800641e:	4313      	orrs	r3, r2
 8006420:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006422:	4b2f      	ldr	r3, [pc, #188]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 8006424:	685b      	ldr	r3, [r3, #4]
 8006426:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	69db      	ldr	r3, [r3, #28]
 800642e:	021b      	lsls	r3, r3, #8
 8006430:	492b      	ldr	r1, [pc, #172]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 8006432:	4313      	orrs	r3, r2
 8006434:	604b      	str	r3, [r1, #4]
 8006436:	e01a      	b.n	800646e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006438:	4b29      	ldr	r3, [pc, #164]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	4a28      	ldr	r2, [pc, #160]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 800643e:	f023 0301 	bic.w	r3, r3, #1
 8006442:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006444:	f7ff f86e 	bl	8005524 <HAL_GetTick>
 8006448:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800644a:	e008      	b.n	800645e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800644c:	f7ff f86a 	bl	8005524 <HAL_GetTick>
 8006450:	4602      	mov	r2, r0
 8006452:	693b      	ldr	r3, [r7, #16]
 8006454:	1ad3      	subs	r3, r2, r3
 8006456:	2b02      	cmp	r3, #2
 8006458:	d901      	bls.n	800645e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800645a:	2303      	movs	r3, #3
 800645c:	e314      	b.n	8006a88 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800645e:	4b20      	ldr	r3, [pc, #128]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f003 0302 	and.w	r3, r3, #2
 8006466:	2b00      	cmp	r3, #0
 8006468:	d1f0      	bne.n	800644c <HAL_RCC_OscConfig+0x1dc>
 800646a:	e000      	b.n	800646e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800646c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f003 0301 	and.w	r3, r3, #1
 8006476:	2b00      	cmp	r3, #0
 8006478:	d073      	beq.n	8006562 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800647a:	69bb      	ldr	r3, [r7, #24]
 800647c:	2b08      	cmp	r3, #8
 800647e:	d005      	beq.n	800648c <HAL_RCC_OscConfig+0x21c>
 8006480:	69bb      	ldr	r3, [r7, #24]
 8006482:	2b0c      	cmp	r3, #12
 8006484:	d10e      	bne.n	80064a4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006486:	697b      	ldr	r3, [r7, #20]
 8006488:	2b03      	cmp	r3, #3
 800648a:	d10b      	bne.n	80064a4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800648c:	4b14      	ldr	r3, [pc, #80]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006494:	2b00      	cmp	r3, #0
 8006496:	d063      	beq.n	8006560 <HAL_RCC_OscConfig+0x2f0>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	685b      	ldr	r3, [r3, #4]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d15f      	bne.n	8006560 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80064a0:	2301      	movs	r3, #1
 80064a2:	e2f1      	b.n	8006a88 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	685b      	ldr	r3, [r3, #4]
 80064a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064ac:	d106      	bne.n	80064bc <HAL_RCC_OscConfig+0x24c>
 80064ae:	4b0c      	ldr	r3, [pc, #48]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	4a0b      	ldr	r2, [pc, #44]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 80064b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80064b8:	6013      	str	r3, [r2, #0]
 80064ba:	e025      	b.n	8006508 <HAL_RCC_OscConfig+0x298>
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	685b      	ldr	r3, [r3, #4]
 80064c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80064c4:	d114      	bne.n	80064f0 <HAL_RCC_OscConfig+0x280>
 80064c6:	4b06      	ldr	r3, [pc, #24]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	4a05      	ldr	r2, [pc, #20]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 80064cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80064d0:	6013      	str	r3, [r2, #0]
 80064d2:	4b03      	ldr	r3, [pc, #12]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4a02      	ldr	r2, [pc, #8]	; (80064e0 <HAL_RCC_OscConfig+0x270>)
 80064d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80064dc:	6013      	str	r3, [r2, #0]
 80064de:	e013      	b.n	8006508 <HAL_RCC_OscConfig+0x298>
 80064e0:	40021000 	.word	0x40021000
 80064e4:	0800b02c 	.word	0x0800b02c
 80064e8:	2000006c 	.word	0x2000006c
 80064ec:	20000064 	.word	0x20000064
 80064f0:	4ba0      	ldr	r3, [pc, #640]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4a9f      	ldr	r2, [pc, #636]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 80064f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80064fa:	6013      	str	r3, [r2, #0]
 80064fc:	4b9d      	ldr	r3, [pc, #628]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a9c      	ldr	r2, [pc, #624]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 8006502:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006506:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d013      	beq.n	8006538 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006510:	f7ff f808 	bl	8005524 <HAL_GetTick>
 8006514:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006516:	e008      	b.n	800652a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006518:	f7ff f804 	bl	8005524 <HAL_GetTick>
 800651c:	4602      	mov	r2, r0
 800651e:	693b      	ldr	r3, [r7, #16]
 8006520:	1ad3      	subs	r3, r2, r3
 8006522:	2b64      	cmp	r3, #100	; 0x64
 8006524:	d901      	bls.n	800652a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006526:	2303      	movs	r3, #3
 8006528:	e2ae      	b.n	8006a88 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800652a:	4b92      	ldr	r3, [pc, #584]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006532:	2b00      	cmp	r3, #0
 8006534:	d0f0      	beq.n	8006518 <HAL_RCC_OscConfig+0x2a8>
 8006536:	e014      	b.n	8006562 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006538:	f7fe fff4 	bl	8005524 <HAL_GetTick>
 800653c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800653e:	e008      	b.n	8006552 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006540:	f7fe fff0 	bl	8005524 <HAL_GetTick>
 8006544:	4602      	mov	r2, r0
 8006546:	693b      	ldr	r3, [r7, #16]
 8006548:	1ad3      	subs	r3, r2, r3
 800654a:	2b64      	cmp	r3, #100	; 0x64
 800654c:	d901      	bls.n	8006552 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800654e:	2303      	movs	r3, #3
 8006550:	e29a      	b.n	8006a88 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006552:	4b88      	ldr	r3, [pc, #544]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800655a:	2b00      	cmp	r3, #0
 800655c:	d1f0      	bne.n	8006540 <HAL_RCC_OscConfig+0x2d0>
 800655e:	e000      	b.n	8006562 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006560:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f003 0302 	and.w	r3, r3, #2
 800656a:	2b00      	cmp	r3, #0
 800656c:	d060      	beq.n	8006630 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800656e:	69bb      	ldr	r3, [r7, #24]
 8006570:	2b04      	cmp	r3, #4
 8006572:	d005      	beq.n	8006580 <HAL_RCC_OscConfig+0x310>
 8006574:	69bb      	ldr	r3, [r7, #24]
 8006576:	2b0c      	cmp	r3, #12
 8006578:	d119      	bne.n	80065ae <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800657a:	697b      	ldr	r3, [r7, #20]
 800657c:	2b02      	cmp	r3, #2
 800657e:	d116      	bne.n	80065ae <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006580:	4b7c      	ldr	r3, [pc, #496]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006588:	2b00      	cmp	r3, #0
 800658a:	d005      	beq.n	8006598 <HAL_RCC_OscConfig+0x328>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	68db      	ldr	r3, [r3, #12]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d101      	bne.n	8006598 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006594:	2301      	movs	r3, #1
 8006596:	e277      	b.n	8006a88 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006598:	4b76      	ldr	r3, [pc, #472]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 800659a:	685b      	ldr	r3, [r3, #4]
 800659c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	691b      	ldr	r3, [r3, #16]
 80065a4:	061b      	lsls	r3, r3, #24
 80065a6:	4973      	ldr	r1, [pc, #460]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 80065a8:	4313      	orrs	r3, r2
 80065aa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80065ac:	e040      	b.n	8006630 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	68db      	ldr	r3, [r3, #12]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d023      	beq.n	80065fe <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80065b6:	4b6f      	ldr	r3, [pc, #444]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	4a6e      	ldr	r2, [pc, #440]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 80065bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80065c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065c2:	f7fe ffaf 	bl	8005524 <HAL_GetTick>
 80065c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80065c8:	e008      	b.n	80065dc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80065ca:	f7fe ffab 	bl	8005524 <HAL_GetTick>
 80065ce:	4602      	mov	r2, r0
 80065d0:	693b      	ldr	r3, [r7, #16]
 80065d2:	1ad3      	subs	r3, r2, r3
 80065d4:	2b02      	cmp	r3, #2
 80065d6:	d901      	bls.n	80065dc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80065d8:	2303      	movs	r3, #3
 80065da:	e255      	b.n	8006a88 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80065dc:	4b65      	ldr	r3, [pc, #404]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d0f0      	beq.n	80065ca <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065e8:	4b62      	ldr	r3, [pc, #392]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	691b      	ldr	r3, [r3, #16]
 80065f4:	061b      	lsls	r3, r3, #24
 80065f6:	495f      	ldr	r1, [pc, #380]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 80065f8:	4313      	orrs	r3, r2
 80065fa:	604b      	str	r3, [r1, #4]
 80065fc:	e018      	b.n	8006630 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80065fe:	4b5d      	ldr	r3, [pc, #372]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	4a5c      	ldr	r2, [pc, #368]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 8006604:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006608:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800660a:	f7fe ff8b 	bl	8005524 <HAL_GetTick>
 800660e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006610:	e008      	b.n	8006624 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006612:	f7fe ff87 	bl	8005524 <HAL_GetTick>
 8006616:	4602      	mov	r2, r0
 8006618:	693b      	ldr	r3, [r7, #16]
 800661a:	1ad3      	subs	r3, r2, r3
 800661c:	2b02      	cmp	r3, #2
 800661e:	d901      	bls.n	8006624 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006620:	2303      	movs	r3, #3
 8006622:	e231      	b.n	8006a88 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006624:	4b53      	ldr	r3, [pc, #332]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800662c:	2b00      	cmp	r3, #0
 800662e:	d1f0      	bne.n	8006612 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f003 0308 	and.w	r3, r3, #8
 8006638:	2b00      	cmp	r3, #0
 800663a:	d03c      	beq.n	80066b6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	695b      	ldr	r3, [r3, #20]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d01c      	beq.n	800667e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006644:	4b4b      	ldr	r3, [pc, #300]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 8006646:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800664a:	4a4a      	ldr	r2, [pc, #296]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 800664c:	f043 0301 	orr.w	r3, r3, #1
 8006650:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006654:	f7fe ff66 	bl	8005524 <HAL_GetTick>
 8006658:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800665a:	e008      	b.n	800666e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800665c:	f7fe ff62 	bl	8005524 <HAL_GetTick>
 8006660:	4602      	mov	r2, r0
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	1ad3      	subs	r3, r2, r3
 8006666:	2b02      	cmp	r3, #2
 8006668:	d901      	bls.n	800666e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800666a:	2303      	movs	r3, #3
 800666c:	e20c      	b.n	8006a88 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800666e:	4b41      	ldr	r3, [pc, #260]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 8006670:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006674:	f003 0302 	and.w	r3, r3, #2
 8006678:	2b00      	cmp	r3, #0
 800667a:	d0ef      	beq.n	800665c <HAL_RCC_OscConfig+0x3ec>
 800667c:	e01b      	b.n	80066b6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800667e:	4b3d      	ldr	r3, [pc, #244]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 8006680:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006684:	4a3b      	ldr	r2, [pc, #236]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 8006686:	f023 0301 	bic.w	r3, r3, #1
 800668a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800668e:	f7fe ff49 	bl	8005524 <HAL_GetTick>
 8006692:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006694:	e008      	b.n	80066a8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006696:	f7fe ff45 	bl	8005524 <HAL_GetTick>
 800669a:	4602      	mov	r2, r0
 800669c:	693b      	ldr	r3, [r7, #16]
 800669e:	1ad3      	subs	r3, r2, r3
 80066a0:	2b02      	cmp	r3, #2
 80066a2:	d901      	bls.n	80066a8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80066a4:	2303      	movs	r3, #3
 80066a6:	e1ef      	b.n	8006a88 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80066a8:	4b32      	ldr	r3, [pc, #200]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 80066aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80066ae:	f003 0302 	and.w	r3, r3, #2
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d1ef      	bne.n	8006696 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f003 0304 	and.w	r3, r3, #4
 80066be:	2b00      	cmp	r3, #0
 80066c0:	f000 80a6 	beq.w	8006810 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80066c4:	2300      	movs	r3, #0
 80066c6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80066c8:	4b2a      	ldr	r3, [pc, #168]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 80066ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d10d      	bne.n	80066f0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80066d4:	4b27      	ldr	r3, [pc, #156]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 80066d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066d8:	4a26      	ldr	r2, [pc, #152]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 80066da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80066de:	6593      	str	r3, [r2, #88]	; 0x58
 80066e0:	4b24      	ldr	r3, [pc, #144]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 80066e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066e8:	60bb      	str	r3, [r7, #8]
 80066ea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80066ec:	2301      	movs	r3, #1
 80066ee:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80066f0:	4b21      	ldr	r3, [pc, #132]	; (8006778 <HAL_RCC_OscConfig+0x508>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d118      	bne.n	800672e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80066fc:	4b1e      	ldr	r3, [pc, #120]	; (8006778 <HAL_RCC_OscConfig+0x508>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4a1d      	ldr	r2, [pc, #116]	; (8006778 <HAL_RCC_OscConfig+0x508>)
 8006702:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006706:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006708:	f7fe ff0c 	bl	8005524 <HAL_GetTick>
 800670c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800670e:	e008      	b.n	8006722 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006710:	f7fe ff08 	bl	8005524 <HAL_GetTick>
 8006714:	4602      	mov	r2, r0
 8006716:	693b      	ldr	r3, [r7, #16]
 8006718:	1ad3      	subs	r3, r2, r3
 800671a:	2b02      	cmp	r3, #2
 800671c:	d901      	bls.n	8006722 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800671e:	2303      	movs	r3, #3
 8006720:	e1b2      	b.n	8006a88 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006722:	4b15      	ldr	r3, [pc, #84]	; (8006778 <HAL_RCC_OscConfig+0x508>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800672a:	2b00      	cmp	r3, #0
 800672c:	d0f0      	beq.n	8006710 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	689b      	ldr	r3, [r3, #8]
 8006732:	2b01      	cmp	r3, #1
 8006734:	d108      	bne.n	8006748 <HAL_RCC_OscConfig+0x4d8>
 8006736:	4b0f      	ldr	r3, [pc, #60]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 8006738:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800673c:	4a0d      	ldr	r2, [pc, #52]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 800673e:	f043 0301 	orr.w	r3, r3, #1
 8006742:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006746:	e029      	b.n	800679c <HAL_RCC_OscConfig+0x52c>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	689b      	ldr	r3, [r3, #8]
 800674c:	2b05      	cmp	r3, #5
 800674e:	d115      	bne.n	800677c <HAL_RCC_OscConfig+0x50c>
 8006750:	4b08      	ldr	r3, [pc, #32]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 8006752:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006756:	4a07      	ldr	r2, [pc, #28]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 8006758:	f043 0304 	orr.w	r3, r3, #4
 800675c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006760:	4b04      	ldr	r3, [pc, #16]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 8006762:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006766:	4a03      	ldr	r2, [pc, #12]	; (8006774 <HAL_RCC_OscConfig+0x504>)
 8006768:	f043 0301 	orr.w	r3, r3, #1
 800676c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006770:	e014      	b.n	800679c <HAL_RCC_OscConfig+0x52c>
 8006772:	bf00      	nop
 8006774:	40021000 	.word	0x40021000
 8006778:	40007000 	.word	0x40007000
 800677c:	4b9a      	ldr	r3, [pc, #616]	; (80069e8 <HAL_RCC_OscConfig+0x778>)
 800677e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006782:	4a99      	ldr	r2, [pc, #612]	; (80069e8 <HAL_RCC_OscConfig+0x778>)
 8006784:	f023 0301 	bic.w	r3, r3, #1
 8006788:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800678c:	4b96      	ldr	r3, [pc, #600]	; (80069e8 <HAL_RCC_OscConfig+0x778>)
 800678e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006792:	4a95      	ldr	r2, [pc, #596]	; (80069e8 <HAL_RCC_OscConfig+0x778>)
 8006794:	f023 0304 	bic.w	r3, r3, #4
 8006798:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	689b      	ldr	r3, [r3, #8]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d016      	beq.n	80067d2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067a4:	f7fe febe 	bl	8005524 <HAL_GetTick>
 80067a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80067aa:	e00a      	b.n	80067c2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067ac:	f7fe feba 	bl	8005524 <HAL_GetTick>
 80067b0:	4602      	mov	r2, r0
 80067b2:	693b      	ldr	r3, [r7, #16]
 80067b4:	1ad3      	subs	r3, r2, r3
 80067b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d901      	bls.n	80067c2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80067be:	2303      	movs	r3, #3
 80067c0:	e162      	b.n	8006a88 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80067c2:	4b89      	ldr	r3, [pc, #548]	; (80069e8 <HAL_RCC_OscConfig+0x778>)
 80067c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067c8:	f003 0302 	and.w	r3, r3, #2
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d0ed      	beq.n	80067ac <HAL_RCC_OscConfig+0x53c>
 80067d0:	e015      	b.n	80067fe <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067d2:	f7fe fea7 	bl	8005524 <HAL_GetTick>
 80067d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80067d8:	e00a      	b.n	80067f0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067da:	f7fe fea3 	bl	8005524 <HAL_GetTick>
 80067de:	4602      	mov	r2, r0
 80067e0:	693b      	ldr	r3, [r7, #16]
 80067e2:	1ad3      	subs	r3, r2, r3
 80067e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d901      	bls.n	80067f0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80067ec:	2303      	movs	r3, #3
 80067ee:	e14b      	b.n	8006a88 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80067f0:	4b7d      	ldr	r3, [pc, #500]	; (80069e8 <HAL_RCC_OscConfig+0x778>)
 80067f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067f6:	f003 0302 	and.w	r3, r3, #2
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d1ed      	bne.n	80067da <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80067fe:	7ffb      	ldrb	r3, [r7, #31]
 8006800:	2b01      	cmp	r3, #1
 8006802:	d105      	bne.n	8006810 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006804:	4b78      	ldr	r3, [pc, #480]	; (80069e8 <HAL_RCC_OscConfig+0x778>)
 8006806:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006808:	4a77      	ldr	r2, [pc, #476]	; (80069e8 <HAL_RCC_OscConfig+0x778>)
 800680a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800680e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f003 0320 	and.w	r3, r3, #32
 8006818:	2b00      	cmp	r3, #0
 800681a:	d03c      	beq.n	8006896 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006820:	2b00      	cmp	r3, #0
 8006822:	d01c      	beq.n	800685e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006824:	4b70      	ldr	r3, [pc, #448]	; (80069e8 <HAL_RCC_OscConfig+0x778>)
 8006826:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800682a:	4a6f      	ldr	r2, [pc, #444]	; (80069e8 <HAL_RCC_OscConfig+0x778>)
 800682c:	f043 0301 	orr.w	r3, r3, #1
 8006830:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006834:	f7fe fe76 	bl	8005524 <HAL_GetTick>
 8006838:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800683a:	e008      	b.n	800684e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800683c:	f7fe fe72 	bl	8005524 <HAL_GetTick>
 8006840:	4602      	mov	r2, r0
 8006842:	693b      	ldr	r3, [r7, #16]
 8006844:	1ad3      	subs	r3, r2, r3
 8006846:	2b02      	cmp	r3, #2
 8006848:	d901      	bls.n	800684e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800684a:	2303      	movs	r3, #3
 800684c:	e11c      	b.n	8006a88 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800684e:	4b66      	ldr	r3, [pc, #408]	; (80069e8 <HAL_RCC_OscConfig+0x778>)
 8006850:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006854:	f003 0302 	and.w	r3, r3, #2
 8006858:	2b00      	cmp	r3, #0
 800685a:	d0ef      	beq.n	800683c <HAL_RCC_OscConfig+0x5cc>
 800685c:	e01b      	b.n	8006896 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800685e:	4b62      	ldr	r3, [pc, #392]	; (80069e8 <HAL_RCC_OscConfig+0x778>)
 8006860:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006864:	4a60      	ldr	r2, [pc, #384]	; (80069e8 <HAL_RCC_OscConfig+0x778>)
 8006866:	f023 0301 	bic.w	r3, r3, #1
 800686a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800686e:	f7fe fe59 	bl	8005524 <HAL_GetTick>
 8006872:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006874:	e008      	b.n	8006888 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006876:	f7fe fe55 	bl	8005524 <HAL_GetTick>
 800687a:	4602      	mov	r2, r0
 800687c:	693b      	ldr	r3, [r7, #16]
 800687e:	1ad3      	subs	r3, r2, r3
 8006880:	2b02      	cmp	r3, #2
 8006882:	d901      	bls.n	8006888 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8006884:	2303      	movs	r3, #3
 8006886:	e0ff      	b.n	8006a88 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006888:	4b57      	ldr	r3, [pc, #348]	; (80069e8 <HAL_RCC_OscConfig+0x778>)
 800688a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800688e:	f003 0302 	and.w	r3, r3, #2
 8006892:	2b00      	cmp	r3, #0
 8006894:	d1ef      	bne.n	8006876 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800689a:	2b00      	cmp	r3, #0
 800689c:	f000 80f3 	beq.w	8006a86 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068a4:	2b02      	cmp	r3, #2
 80068a6:	f040 80c9 	bne.w	8006a3c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80068aa:	4b4f      	ldr	r3, [pc, #316]	; (80069e8 <HAL_RCC_OscConfig+0x778>)
 80068ac:	68db      	ldr	r3, [r3, #12]
 80068ae:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80068b0:	697b      	ldr	r3, [r7, #20]
 80068b2:	f003 0203 	and.w	r2, r3, #3
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068ba:	429a      	cmp	r2, r3
 80068bc:	d12c      	bne.n	8006918 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80068be:	697b      	ldr	r3, [r7, #20]
 80068c0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068c8:	3b01      	subs	r3, #1
 80068ca:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80068cc:	429a      	cmp	r2, r3
 80068ce:	d123      	bne.n	8006918 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80068d0:	697b      	ldr	r3, [r7, #20]
 80068d2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068da:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80068dc:	429a      	cmp	r2, r3
 80068de:	d11b      	bne.n	8006918 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80068e0:	697b      	ldr	r3, [r7, #20]
 80068e2:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068ea:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80068ec:	429a      	cmp	r2, r3
 80068ee:	d113      	bne.n	8006918 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80068f0:	697b      	ldr	r3, [r7, #20]
 80068f2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068fa:	085b      	lsrs	r3, r3, #1
 80068fc:	3b01      	subs	r3, #1
 80068fe:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006900:	429a      	cmp	r2, r3
 8006902:	d109      	bne.n	8006918 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800690e:	085b      	lsrs	r3, r3, #1
 8006910:	3b01      	subs	r3, #1
 8006912:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006914:	429a      	cmp	r2, r3
 8006916:	d06b      	beq.n	80069f0 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006918:	69bb      	ldr	r3, [r7, #24]
 800691a:	2b0c      	cmp	r3, #12
 800691c:	d062      	beq.n	80069e4 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800691e:	4b32      	ldr	r3, [pc, #200]	; (80069e8 <HAL_RCC_OscConfig+0x778>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006926:	2b00      	cmp	r3, #0
 8006928:	d001      	beq.n	800692e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800692a:	2301      	movs	r3, #1
 800692c:	e0ac      	b.n	8006a88 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800692e:	4b2e      	ldr	r3, [pc, #184]	; (80069e8 <HAL_RCC_OscConfig+0x778>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4a2d      	ldr	r2, [pc, #180]	; (80069e8 <HAL_RCC_OscConfig+0x778>)
 8006934:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006938:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800693a:	f7fe fdf3 	bl	8005524 <HAL_GetTick>
 800693e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006940:	e008      	b.n	8006954 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006942:	f7fe fdef 	bl	8005524 <HAL_GetTick>
 8006946:	4602      	mov	r2, r0
 8006948:	693b      	ldr	r3, [r7, #16]
 800694a:	1ad3      	subs	r3, r2, r3
 800694c:	2b02      	cmp	r3, #2
 800694e:	d901      	bls.n	8006954 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8006950:	2303      	movs	r3, #3
 8006952:	e099      	b.n	8006a88 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006954:	4b24      	ldr	r3, [pc, #144]	; (80069e8 <HAL_RCC_OscConfig+0x778>)
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800695c:	2b00      	cmp	r3, #0
 800695e:	d1f0      	bne.n	8006942 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006960:	4b21      	ldr	r3, [pc, #132]	; (80069e8 <HAL_RCC_OscConfig+0x778>)
 8006962:	68da      	ldr	r2, [r3, #12]
 8006964:	4b21      	ldr	r3, [pc, #132]	; (80069ec <HAL_RCC_OscConfig+0x77c>)
 8006966:	4013      	ands	r3, r2
 8006968:	687a      	ldr	r2, [r7, #4]
 800696a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800696c:	687a      	ldr	r2, [r7, #4]
 800696e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006970:	3a01      	subs	r2, #1
 8006972:	0112      	lsls	r2, r2, #4
 8006974:	4311      	orrs	r1, r2
 8006976:	687a      	ldr	r2, [r7, #4]
 8006978:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800697a:	0212      	lsls	r2, r2, #8
 800697c:	4311      	orrs	r1, r2
 800697e:	687a      	ldr	r2, [r7, #4]
 8006980:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006982:	0852      	lsrs	r2, r2, #1
 8006984:	3a01      	subs	r2, #1
 8006986:	0552      	lsls	r2, r2, #21
 8006988:	4311      	orrs	r1, r2
 800698a:	687a      	ldr	r2, [r7, #4]
 800698c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800698e:	0852      	lsrs	r2, r2, #1
 8006990:	3a01      	subs	r2, #1
 8006992:	0652      	lsls	r2, r2, #25
 8006994:	4311      	orrs	r1, r2
 8006996:	687a      	ldr	r2, [r7, #4]
 8006998:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800699a:	06d2      	lsls	r2, r2, #27
 800699c:	430a      	orrs	r2, r1
 800699e:	4912      	ldr	r1, [pc, #72]	; (80069e8 <HAL_RCC_OscConfig+0x778>)
 80069a0:	4313      	orrs	r3, r2
 80069a2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80069a4:	4b10      	ldr	r3, [pc, #64]	; (80069e8 <HAL_RCC_OscConfig+0x778>)
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	4a0f      	ldr	r2, [pc, #60]	; (80069e8 <HAL_RCC_OscConfig+0x778>)
 80069aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80069ae:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80069b0:	4b0d      	ldr	r3, [pc, #52]	; (80069e8 <HAL_RCC_OscConfig+0x778>)
 80069b2:	68db      	ldr	r3, [r3, #12]
 80069b4:	4a0c      	ldr	r2, [pc, #48]	; (80069e8 <HAL_RCC_OscConfig+0x778>)
 80069b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80069ba:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80069bc:	f7fe fdb2 	bl	8005524 <HAL_GetTick>
 80069c0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80069c2:	e008      	b.n	80069d6 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069c4:	f7fe fdae 	bl	8005524 <HAL_GetTick>
 80069c8:	4602      	mov	r2, r0
 80069ca:	693b      	ldr	r3, [r7, #16]
 80069cc:	1ad3      	subs	r3, r2, r3
 80069ce:	2b02      	cmp	r3, #2
 80069d0:	d901      	bls.n	80069d6 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80069d2:	2303      	movs	r3, #3
 80069d4:	e058      	b.n	8006a88 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80069d6:	4b04      	ldr	r3, [pc, #16]	; (80069e8 <HAL_RCC_OscConfig+0x778>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d0f0      	beq.n	80069c4 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80069e2:	e050      	b.n	8006a86 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80069e4:	2301      	movs	r3, #1
 80069e6:	e04f      	b.n	8006a88 <HAL_RCC_OscConfig+0x818>
 80069e8:	40021000 	.word	0x40021000
 80069ec:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80069f0:	4b27      	ldr	r3, [pc, #156]	; (8006a90 <HAL_RCC_OscConfig+0x820>)
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d144      	bne.n	8006a86 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80069fc:	4b24      	ldr	r3, [pc, #144]	; (8006a90 <HAL_RCC_OscConfig+0x820>)
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4a23      	ldr	r2, [pc, #140]	; (8006a90 <HAL_RCC_OscConfig+0x820>)
 8006a02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006a06:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006a08:	4b21      	ldr	r3, [pc, #132]	; (8006a90 <HAL_RCC_OscConfig+0x820>)
 8006a0a:	68db      	ldr	r3, [r3, #12]
 8006a0c:	4a20      	ldr	r2, [pc, #128]	; (8006a90 <HAL_RCC_OscConfig+0x820>)
 8006a0e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006a12:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006a14:	f7fe fd86 	bl	8005524 <HAL_GetTick>
 8006a18:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a1a:	e008      	b.n	8006a2e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a1c:	f7fe fd82 	bl	8005524 <HAL_GetTick>
 8006a20:	4602      	mov	r2, r0
 8006a22:	693b      	ldr	r3, [r7, #16]
 8006a24:	1ad3      	subs	r3, r2, r3
 8006a26:	2b02      	cmp	r3, #2
 8006a28:	d901      	bls.n	8006a2e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8006a2a:	2303      	movs	r3, #3
 8006a2c:	e02c      	b.n	8006a88 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a2e:	4b18      	ldr	r3, [pc, #96]	; (8006a90 <HAL_RCC_OscConfig+0x820>)
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d0f0      	beq.n	8006a1c <HAL_RCC_OscConfig+0x7ac>
 8006a3a:	e024      	b.n	8006a86 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006a3c:	69bb      	ldr	r3, [r7, #24]
 8006a3e:	2b0c      	cmp	r3, #12
 8006a40:	d01f      	beq.n	8006a82 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a42:	4b13      	ldr	r3, [pc, #76]	; (8006a90 <HAL_RCC_OscConfig+0x820>)
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4a12      	ldr	r2, [pc, #72]	; (8006a90 <HAL_RCC_OscConfig+0x820>)
 8006a48:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006a4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a4e:	f7fe fd69 	bl	8005524 <HAL_GetTick>
 8006a52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a54:	e008      	b.n	8006a68 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a56:	f7fe fd65 	bl	8005524 <HAL_GetTick>
 8006a5a:	4602      	mov	r2, r0
 8006a5c:	693b      	ldr	r3, [r7, #16]
 8006a5e:	1ad3      	subs	r3, r2, r3
 8006a60:	2b02      	cmp	r3, #2
 8006a62:	d901      	bls.n	8006a68 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8006a64:	2303      	movs	r3, #3
 8006a66:	e00f      	b.n	8006a88 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a68:	4b09      	ldr	r3, [pc, #36]	; (8006a90 <HAL_RCC_OscConfig+0x820>)
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d1f0      	bne.n	8006a56 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8006a74:	4b06      	ldr	r3, [pc, #24]	; (8006a90 <HAL_RCC_OscConfig+0x820>)
 8006a76:	68da      	ldr	r2, [r3, #12]
 8006a78:	4905      	ldr	r1, [pc, #20]	; (8006a90 <HAL_RCC_OscConfig+0x820>)
 8006a7a:	4b06      	ldr	r3, [pc, #24]	; (8006a94 <HAL_RCC_OscConfig+0x824>)
 8006a7c:	4013      	ands	r3, r2
 8006a7e:	60cb      	str	r3, [r1, #12]
 8006a80:	e001      	b.n	8006a86 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006a82:	2301      	movs	r3, #1
 8006a84:	e000      	b.n	8006a88 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8006a86:	2300      	movs	r3, #0
}
 8006a88:	4618      	mov	r0, r3
 8006a8a:	3720      	adds	r7, #32
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	bd80      	pop	{r7, pc}
 8006a90:	40021000 	.word	0x40021000
 8006a94:	feeefffc 	.word	0xfeeefffc

08006a98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b084      	sub	sp, #16
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
 8006aa0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d101      	bne.n	8006aac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006aa8:	2301      	movs	r3, #1
 8006aaa:	e0e7      	b.n	8006c7c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006aac:	4b75      	ldr	r3, [pc, #468]	; (8006c84 <HAL_RCC_ClockConfig+0x1ec>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f003 0307 	and.w	r3, r3, #7
 8006ab4:	683a      	ldr	r2, [r7, #0]
 8006ab6:	429a      	cmp	r2, r3
 8006ab8:	d910      	bls.n	8006adc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006aba:	4b72      	ldr	r3, [pc, #456]	; (8006c84 <HAL_RCC_ClockConfig+0x1ec>)
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f023 0207 	bic.w	r2, r3, #7
 8006ac2:	4970      	ldr	r1, [pc, #448]	; (8006c84 <HAL_RCC_ClockConfig+0x1ec>)
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	4313      	orrs	r3, r2
 8006ac8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006aca:	4b6e      	ldr	r3, [pc, #440]	; (8006c84 <HAL_RCC_ClockConfig+0x1ec>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f003 0307 	and.w	r3, r3, #7
 8006ad2:	683a      	ldr	r2, [r7, #0]
 8006ad4:	429a      	cmp	r2, r3
 8006ad6:	d001      	beq.n	8006adc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006ad8:	2301      	movs	r3, #1
 8006ada:	e0cf      	b.n	8006c7c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f003 0302 	and.w	r3, r3, #2
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d010      	beq.n	8006b0a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	689a      	ldr	r2, [r3, #8]
 8006aec:	4b66      	ldr	r3, [pc, #408]	; (8006c88 <HAL_RCC_ClockConfig+0x1f0>)
 8006aee:	689b      	ldr	r3, [r3, #8]
 8006af0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006af4:	429a      	cmp	r2, r3
 8006af6:	d908      	bls.n	8006b0a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006af8:	4b63      	ldr	r3, [pc, #396]	; (8006c88 <HAL_RCC_ClockConfig+0x1f0>)
 8006afa:	689b      	ldr	r3, [r3, #8]
 8006afc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	689b      	ldr	r3, [r3, #8]
 8006b04:	4960      	ldr	r1, [pc, #384]	; (8006c88 <HAL_RCC_ClockConfig+0x1f0>)
 8006b06:	4313      	orrs	r3, r2
 8006b08:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f003 0301 	and.w	r3, r3, #1
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d04c      	beq.n	8006bb0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	685b      	ldr	r3, [r3, #4]
 8006b1a:	2b03      	cmp	r3, #3
 8006b1c:	d107      	bne.n	8006b2e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006b1e:	4b5a      	ldr	r3, [pc, #360]	; (8006c88 <HAL_RCC_ClockConfig+0x1f0>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d121      	bne.n	8006b6e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	e0a6      	b.n	8006c7c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	685b      	ldr	r3, [r3, #4]
 8006b32:	2b02      	cmp	r3, #2
 8006b34:	d107      	bne.n	8006b46 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006b36:	4b54      	ldr	r3, [pc, #336]	; (8006c88 <HAL_RCC_ClockConfig+0x1f0>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d115      	bne.n	8006b6e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006b42:	2301      	movs	r3, #1
 8006b44:	e09a      	b.n	8006c7c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	685b      	ldr	r3, [r3, #4]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d107      	bne.n	8006b5e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006b4e:	4b4e      	ldr	r3, [pc, #312]	; (8006c88 <HAL_RCC_ClockConfig+0x1f0>)
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f003 0302 	and.w	r3, r3, #2
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d109      	bne.n	8006b6e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	e08e      	b.n	8006c7c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006b5e:	4b4a      	ldr	r3, [pc, #296]	; (8006c88 <HAL_RCC_ClockConfig+0x1f0>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d101      	bne.n	8006b6e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	e086      	b.n	8006c7c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006b6e:	4b46      	ldr	r3, [pc, #280]	; (8006c88 <HAL_RCC_ClockConfig+0x1f0>)
 8006b70:	689b      	ldr	r3, [r3, #8]
 8006b72:	f023 0203 	bic.w	r2, r3, #3
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	685b      	ldr	r3, [r3, #4]
 8006b7a:	4943      	ldr	r1, [pc, #268]	; (8006c88 <HAL_RCC_ClockConfig+0x1f0>)
 8006b7c:	4313      	orrs	r3, r2
 8006b7e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b80:	f7fe fcd0 	bl	8005524 <HAL_GetTick>
 8006b84:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b86:	e00a      	b.n	8006b9e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b88:	f7fe fccc 	bl	8005524 <HAL_GetTick>
 8006b8c:	4602      	mov	r2, r0
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	1ad3      	subs	r3, r2, r3
 8006b92:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d901      	bls.n	8006b9e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8006b9a:	2303      	movs	r3, #3
 8006b9c:	e06e      	b.n	8006c7c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b9e:	4b3a      	ldr	r3, [pc, #232]	; (8006c88 <HAL_RCC_ClockConfig+0x1f0>)
 8006ba0:	689b      	ldr	r3, [r3, #8]
 8006ba2:	f003 020c 	and.w	r2, r3, #12
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	685b      	ldr	r3, [r3, #4]
 8006baa:	009b      	lsls	r3, r3, #2
 8006bac:	429a      	cmp	r2, r3
 8006bae:	d1eb      	bne.n	8006b88 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f003 0302 	and.w	r3, r3, #2
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d010      	beq.n	8006bde <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	689a      	ldr	r2, [r3, #8]
 8006bc0:	4b31      	ldr	r3, [pc, #196]	; (8006c88 <HAL_RCC_ClockConfig+0x1f0>)
 8006bc2:	689b      	ldr	r3, [r3, #8]
 8006bc4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006bc8:	429a      	cmp	r2, r3
 8006bca:	d208      	bcs.n	8006bde <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006bcc:	4b2e      	ldr	r3, [pc, #184]	; (8006c88 <HAL_RCC_ClockConfig+0x1f0>)
 8006bce:	689b      	ldr	r3, [r3, #8]
 8006bd0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	689b      	ldr	r3, [r3, #8]
 8006bd8:	492b      	ldr	r1, [pc, #172]	; (8006c88 <HAL_RCC_ClockConfig+0x1f0>)
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006bde:	4b29      	ldr	r3, [pc, #164]	; (8006c84 <HAL_RCC_ClockConfig+0x1ec>)
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f003 0307 	and.w	r3, r3, #7
 8006be6:	683a      	ldr	r2, [r7, #0]
 8006be8:	429a      	cmp	r2, r3
 8006bea:	d210      	bcs.n	8006c0e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006bec:	4b25      	ldr	r3, [pc, #148]	; (8006c84 <HAL_RCC_ClockConfig+0x1ec>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f023 0207 	bic.w	r2, r3, #7
 8006bf4:	4923      	ldr	r1, [pc, #140]	; (8006c84 <HAL_RCC_ClockConfig+0x1ec>)
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	4313      	orrs	r3, r2
 8006bfa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bfc:	4b21      	ldr	r3, [pc, #132]	; (8006c84 <HAL_RCC_ClockConfig+0x1ec>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f003 0307 	and.w	r3, r3, #7
 8006c04:	683a      	ldr	r2, [r7, #0]
 8006c06:	429a      	cmp	r2, r3
 8006c08:	d001      	beq.n	8006c0e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	e036      	b.n	8006c7c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f003 0304 	and.w	r3, r3, #4
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d008      	beq.n	8006c2c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006c1a:	4b1b      	ldr	r3, [pc, #108]	; (8006c88 <HAL_RCC_ClockConfig+0x1f0>)
 8006c1c:	689b      	ldr	r3, [r3, #8]
 8006c1e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	68db      	ldr	r3, [r3, #12]
 8006c26:	4918      	ldr	r1, [pc, #96]	; (8006c88 <HAL_RCC_ClockConfig+0x1f0>)
 8006c28:	4313      	orrs	r3, r2
 8006c2a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f003 0308 	and.w	r3, r3, #8
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d009      	beq.n	8006c4c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006c38:	4b13      	ldr	r3, [pc, #76]	; (8006c88 <HAL_RCC_ClockConfig+0x1f0>)
 8006c3a:	689b      	ldr	r3, [r3, #8]
 8006c3c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	691b      	ldr	r3, [r3, #16]
 8006c44:	00db      	lsls	r3, r3, #3
 8006c46:	4910      	ldr	r1, [pc, #64]	; (8006c88 <HAL_RCC_ClockConfig+0x1f0>)
 8006c48:	4313      	orrs	r3, r2
 8006c4a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006c4c:	f000 f824 	bl	8006c98 <HAL_RCC_GetSysClockFreq>
 8006c50:	4602      	mov	r2, r0
 8006c52:	4b0d      	ldr	r3, [pc, #52]	; (8006c88 <HAL_RCC_ClockConfig+0x1f0>)
 8006c54:	689b      	ldr	r3, [r3, #8]
 8006c56:	091b      	lsrs	r3, r3, #4
 8006c58:	f003 030f 	and.w	r3, r3, #15
 8006c5c:	490b      	ldr	r1, [pc, #44]	; (8006c8c <HAL_RCC_ClockConfig+0x1f4>)
 8006c5e:	5ccb      	ldrb	r3, [r1, r3]
 8006c60:	f003 031f 	and.w	r3, r3, #31
 8006c64:	fa22 f303 	lsr.w	r3, r2, r3
 8006c68:	4a09      	ldr	r2, [pc, #36]	; (8006c90 <HAL_RCC_ClockConfig+0x1f8>)
 8006c6a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006c6c:	4b09      	ldr	r3, [pc, #36]	; (8006c94 <HAL_RCC_ClockConfig+0x1fc>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4618      	mov	r0, r3
 8006c72:	f7fe fc1b 	bl	80054ac <HAL_InitTick>
 8006c76:	4603      	mov	r3, r0
 8006c78:	72fb      	strb	r3, [r7, #11]

  return status;
 8006c7a:	7afb      	ldrb	r3, [r7, #11]
}
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	3710      	adds	r7, #16
 8006c80:	46bd      	mov	sp, r7
 8006c82:	bd80      	pop	{r7, pc}
 8006c84:	40022000 	.word	0x40022000
 8006c88:	40021000 	.word	0x40021000
 8006c8c:	0800b02c 	.word	0x0800b02c
 8006c90:	2000006c 	.word	0x2000006c
 8006c94:	20000064 	.word	0x20000064

08006c98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b089      	sub	sp, #36	; 0x24
 8006c9c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	61fb      	str	r3, [r7, #28]
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006ca6:	4b3e      	ldr	r3, [pc, #248]	; (8006da0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006ca8:	689b      	ldr	r3, [r3, #8]
 8006caa:	f003 030c 	and.w	r3, r3, #12
 8006cae:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006cb0:	4b3b      	ldr	r3, [pc, #236]	; (8006da0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006cb2:	68db      	ldr	r3, [r3, #12]
 8006cb4:	f003 0303 	and.w	r3, r3, #3
 8006cb8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006cba:	693b      	ldr	r3, [r7, #16]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d005      	beq.n	8006ccc <HAL_RCC_GetSysClockFreq+0x34>
 8006cc0:	693b      	ldr	r3, [r7, #16]
 8006cc2:	2b0c      	cmp	r3, #12
 8006cc4:	d121      	bne.n	8006d0a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	2b01      	cmp	r3, #1
 8006cca:	d11e      	bne.n	8006d0a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006ccc:	4b34      	ldr	r3, [pc, #208]	; (8006da0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f003 0308 	and.w	r3, r3, #8
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d107      	bne.n	8006ce8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006cd8:	4b31      	ldr	r3, [pc, #196]	; (8006da0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006cda:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006cde:	0a1b      	lsrs	r3, r3, #8
 8006ce0:	f003 030f 	and.w	r3, r3, #15
 8006ce4:	61fb      	str	r3, [r7, #28]
 8006ce6:	e005      	b.n	8006cf4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006ce8:	4b2d      	ldr	r3, [pc, #180]	; (8006da0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	091b      	lsrs	r3, r3, #4
 8006cee:	f003 030f 	and.w	r3, r3, #15
 8006cf2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006cf4:	4a2b      	ldr	r2, [pc, #172]	; (8006da4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006cf6:	69fb      	ldr	r3, [r7, #28]
 8006cf8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cfc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006cfe:	693b      	ldr	r3, [r7, #16]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d10d      	bne.n	8006d20 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006d04:	69fb      	ldr	r3, [r7, #28]
 8006d06:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006d08:	e00a      	b.n	8006d20 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006d0a:	693b      	ldr	r3, [r7, #16]
 8006d0c:	2b04      	cmp	r3, #4
 8006d0e:	d102      	bne.n	8006d16 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006d10:	4b25      	ldr	r3, [pc, #148]	; (8006da8 <HAL_RCC_GetSysClockFreq+0x110>)
 8006d12:	61bb      	str	r3, [r7, #24]
 8006d14:	e004      	b.n	8006d20 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006d16:	693b      	ldr	r3, [r7, #16]
 8006d18:	2b08      	cmp	r3, #8
 8006d1a:	d101      	bne.n	8006d20 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006d1c:	4b23      	ldr	r3, [pc, #140]	; (8006dac <HAL_RCC_GetSysClockFreq+0x114>)
 8006d1e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006d20:	693b      	ldr	r3, [r7, #16]
 8006d22:	2b0c      	cmp	r3, #12
 8006d24:	d134      	bne.n	8006d90 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006d26:	4b1e      	ldr	r3, [pc, #120]	; (8006da0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006d28:	68db      	ldr	r3, [r3, #12]
 8006d2a:	f003 0303 	and.w	r3, r3, #3
 8006d2e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	2b02      	cmp	r3, #2
 8006d34:	d003      	beq.n	8006d3e <HAL_RCC_GetSysClockFreq+0xa6>
 8006d36:	68bb      	ldr	r3, [r7, #8]
 8006d38:	2b03      	cmp	r3, #3
 8006d3a:	d003      	beq.n	8006d44 <HAL_RCC_GetSysClockFreq+0xac>
 8006d3c:	e005      	b.n	8006d4a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006d3e:	4b1a      	ldr	r3, [pc, #104]	; (8006da8 <HAL_RCC_GetSysClockFreq+0x110>)
 8006d40:	617b      	str	r3, [r7, #20]
      break;
 8006d42:	e005      	b.n	8006d50 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006d44:	4b19      	ldr	r3, [pc, #100]	; (8006dac <HAL_RCC_GetSysClockFreq+0x114>)
 8006d46:	617b      	str	r3, [r7, #20]
      break;
 8006d48:	e002      	b.n	8006d50 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006d4a:	69fb      	ldr	r3, [r7, #28]
 8006d4c:	617b      	str	r3, [r7, #20]
      break;
 8006d4e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006d50:	4b13      	ldr	r3, [pc, #76]	; (8006da0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006d52:	68db      	ldr	r3, [r3, #12]
 8006d54:	091b      	lsrs	r3, r3, #4
 8006d56:	f003 0307 	and.w	r3, r3, #7
 8006d5a:	3301      	adds	r3, #1
 8006d5c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006d5e:	4b10      	ldr	r3, [pc, #64]	; (8006da0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006d60:	68db      	ldr	r3, [r3, #12]
 8006d62:	0a1b      	lsrs	r3, r3, #8
 8006d64:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d68:	697a      	ldr	r2, [r7, #20]
 8006d6a:	fb03 f202 	mul.w	r2, r3, r2
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d74:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006d76:	4b0a      	ldr	r3, [pc, #40]	; (8006da0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006d78:	68db      	ldr	r3, [r3, #12]
 8006d7a:	0e5b      	lsrs	r3, r3, #25
 8006d7c:	f003 0303 	and.w	r3, r3, #3
 8006d80:	3301      	adds	r3, #1
 8006d82:	005b      	lsls	r3, r3, #1
 8006d84:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006d86:	697a      	ldr	r2, [r7, #20]
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d8e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006d90:	69bb      	ldr	r3, [r7, #24]
}
 8006d92:	4618      	mov	r0, r3
 8006d94:	3724      	adds	r7, #36	; 0x24
 8006d96:	46bd      	mov	sp, r7
 8006d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9c:	4770      	bx	lr
 8006d9e:	bf00      	nop
 8006da0:	40021000 	.word	0x40021000
 8006da4:	0800b03c 	.word	0x0800b03c
 8006da8:	00f42400 	.word	0x00f42400
 8006dac:	02dc6c00 	.word	0x02dc6c00

08006db0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b086      	sub	sp, #24
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006db8:	2300      	movs	r3, #0
 8006dba:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006dbc:	4b2a      	ldr	r3, [pc, #168]	; (8006e68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006dbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d003      	beq.n	8006dd0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006dc8:	f7ff f9ee 	bl	80061a8 <HAL_PWREx_GetVoltageRange>
 8006dcc:	6178      	str	r0, [r7, #20]
 8006dce:	e014      	b.n	8006dfa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006dd0:	4b25      	ldr	r3, [pc, #148]	; (8006e68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006dd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dd4:	4a24      	ldr	r2, [pc, #144]	; (8006e68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006dd6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006dda:	6593      	str	r3, [r2, #88]	; 0x58
 8006ddc:	4b22      	ldr	r3, [pc, #136]	; (8006e68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006dde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006de0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006de4:	60fb      	str	r3, [r7, #12]
 8006de6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006de8:	f7ff f9de 	bl	80061a8 <HAL_PWREx_GetVoltageRange>
 8006dec:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006dee:	4b1e      	ldr	r3, [pc, #120]	; (8006e68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006df0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006df2:	4a1d      	ldr	r2, [pc, #116]	; (8006e68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006df4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006df8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006dfa:	697b      	ldr	r3, [r7, #20]
 8006dfc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e00:	d10b      	bne.n	8006e1a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2b80      	cmp	r3, #128	; 0x80
 8006e06:	d919      	bls.n	8006e3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2ba0      	cmp	r3, #160	; 0xa0
 8006e0c:	d902      	bls.n	8006e14 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006e0e:	2302      	movs	r3, #2
 8006e10:	613b      	str	r3, [r7, #16]
 8006e12:	e013      	b.n	8006e3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006e14:	2301      	movs	r3, #1
 8006e16:	613b      	str	r3, [r7, #16]
 8006e18:	e010      	b.n	8006e3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2b80      	cmp	r3, #128	; 0x80
 8006e1e:	d902      	bls.n	8006e26 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006e20:	2303      	movs	r3, #3
 8006e22:	613b      	str	r3, [r7, #16]
 8006e24:	e00a      	b.n	8006e3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2b80      	cmp	r3, #128	; 0x80
 8006e2a:	d102      	bne.n	8006e32 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006e2c:	2302      	movs	r3, #2
 8006e2e:	613b      	str	r3, [r7, #16]
 8006e30:	e004      	b.n	8006e3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2b70      	cmp	r3, #112	; 0x70
 8006e36:	d101      	bne.n	8006e3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006e38:	2301      	movs	r3, #1
 8006e3a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006e3c:	4b0b      	ldr	r3, [pc, #44]	; (8006e6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f023 0207 	bic.w	r2, r3, #7
 8006e44:	4909      	ldr	r1, [pc, #36]	; (8006e6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006e46:	693b      	ldr	r3, [r7, #16]
 8006e48:	4313      	orrs	r3, r2
 8006e4a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006e4c:	4b07      	ldr	r3, [pc, #28]	; (8006e6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f003 0307 	and.w	r3, r3, #7
 8006e54:	693a      	ldr	r2, [r7, #16]
 8006e56:	429a      	cmp	r2, r3
 8006e58:	d001      	beq.n	8006e5e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	e000      	b.n	8006e60 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8006e5e:	2300      	movs	r3, #0
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	3718      	adds	r7, #24
 8006e64:	46bd      	mov	sp, r7
 8006e66:	bd80      	pop	{r7, pc}
 8006e68:	40021000 	.word	0x40021000
 8006e6c:	40022000 	.word	0x40022000

08006e70 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b086      	sub	sp, #24
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006e78:	2300      	movs	r3, #0
 8006e7a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d031      	beq.n	8006ef0 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e90:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006e94:	d01a      	beq.n	8006ecc <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8006e96:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006e9a:	d814      	bhi.n	8006ec6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d009      	beq.n	8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006ea0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006ea4:	d10f      	bne.n	8006ec6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8006ea6:	4b5d      	ldr	r3, [pc, #372]	; (800701c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006ea8:	68db      	ldr	r3, [r3, #12]
 8006eaa:	4a5c      	ldr	r2, [pc, #368]	; (800701c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006eac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006eb0:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006eb2:	e00c      	b.n	8006ece <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	3304      	adds	r3, #4
 8006eb8:	2100      	movs	r1, #0
 8006eba:	4618      	mov	r0, r3
 8006ebc:	f000 f9f0 	bl	80072a0 <RCCEx_PLLSAI1_Config>
 8006ec0:	4603      	mov	r3, r0
 8006ec2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006ec4:	e003      	b.n	8006ece <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	74fb      	strb	r3, [r7, #19]
      break;
 8006eca:	e000      	b.n	8006ece <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8006ecc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006ece:	7cfb      	ldrb	r3, [r7, #19]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d10b      	bne.n	8006eec <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006ed4:	4b51      	ldr	r3, [pc, #324]	; (800701c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006ed6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006eda:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ee2:	494e      	ldr	r1, [pc, #312]	; (800701c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006ee4:	4313      	orrs	r3, r2
 8006ee6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8006eea:	e001      	b.n	8006ef0 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006eec:	7cfb      	ldrb	r3, [r7, #19]
 8006eee:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	f000 809e 	beq.w	800703a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006efe:	2300      	movs	r3, #0
 8006f00:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006f02:	4b46      	ldr	r3, [pc, #280]	; (800701c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006f04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d101      	bne.n	8006f12 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8006f0e:	2301      	movs	r3, #1
 8006f10:	e000      	b.n	8006f14 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8006f12:	2300      	movs	r3, #0
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d00d      	beq.n	8006f34 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006f18:	4b40      	ldr	r3, [pc, #256]	; (800701c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006f1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f1c:	4a3f      	ldr	r2, [pc, #252]	; (800701c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006f1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006f22:	6593      	str	r3, [r2, #88]	; 0x58
 8006f24:	4b3d      	ldr	r3, [pc, #244]	; (800701c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006f26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f2c:	60bb      	str	r3, [r7, #8]
 8006f2e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006f30:	2301      	movs	r3, #1
 8006f32:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006f34:	4b3a      	ldr	r3, [pc, #232]	; (8007020 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	4a39      	ldr	r2, [pc, #228]	; (8007020 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8006f3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f3e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006f40:	f7fe faf0 	bl	8005524 <HAL_GetTick>
 8006f44:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006f46:	e009      	b.n	8006f5c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f48:	f7fe faec 	bl	8005524 <HAL_GetTick>
 8006f4c:	4602      	mov	r2, r0
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	1ad3      	subs	r3, r2, r3
 8006f52:	2b02      	cmp	r3, #2
 8006f54:	d902      	bls.n	8006f5c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8006f56:	2303      	movs	r3, #3
 8006f58:	74fb      	strb	r3, [r7, #19]
        break;
 8006f5a:	e005      	b.n	8006f68 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006f5c:	4b30      	ldr	r3, [pc, #192]	; (8007020 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d0ef      	beq.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8006f68:	7cfb      	ldrb	r3, [r7, #19]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d15a      	bne.n	8007024 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006f6e:	4b2b      	ldr	r3, [pc, #172]	; (800701c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006f70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f74:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f78:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006f7a:	697b      	ldr	r3, [r7, #20]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d01e      	beq.n	8006fbe <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f84:	697a      	ldr	r2, [r7, #20]
 8006f86:	429a      	cmp	r2, r3
 8006f88:	d019      	beq.n	8006fbe <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006f8a:	4b24      	ldr	r3, [pc, #144]	; (800701c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006f8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f94:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006f96:	4b21      	ldr	r3, [pc, #132]	; (800701c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006f98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f9c:	4a1f      	ldr	r2, [pc, #124]	; (800701c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006f9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006fa2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006fa6:	4b1d      	ldr	r3, [pc, #116]	; (800701c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006fa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fac:	4a1b      	ldr	r2, [pc, #108]	; (800701c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006fae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006fb2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006fb6:	4a19      	ldr	r2, [pc, #100]	; (800701c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006fb8:	697b      	ldr	r3, [r7, #20]
 8006fba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006fbe:	697b      	ldr	r3, [r7, #20]
 8006fc0:	f003 0301 	and.w	r3, r3, #1
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d016      	beq.n	8006ff6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fc8:	f7fe faac 	bl	8005524 <HAL_GetTick>
 8006fcc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006fce:	e00b      	b.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006fd0:	f7fe faa8 	bl	8005524 <HAL_GetTick>
 8006fd4:	4602      	mov	r2, r0
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	1ad3      	subs	r3, r2, r3
 8006fda:	f241 3288 	movw	r2, #5000	; 0x1388
 8006fde:	4293      	cmp	r3, r2
 8006fe0:	d902      	bls.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8006fe2:	2303      	movs	r3, #3
 8006fe4:	74fb      	strb	r3, [r7, #19]
            break;
 8006fe6:	e006      	b.n	8006ff6 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006fe8:	4b0c      	ldr	r3, [pc, #48]	; (800701c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006fea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fee:	f003 0302 	and.w	r3, r3, #2
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d0ec      	beq.n	8006fd0 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8006ff6:	7cfb      	ldrb	r3, [r7, #19]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d10b      	bne.n	8007014 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006ffc:	4b07      	ldr	r3, [pc, #28]	; (800701c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006ffe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007002:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800700a:	4904      	ldr	r1, [pc, #16]	; (800701c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800700c:	4313      	orrs	r3, r2
 800700e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8007012:	e009      	b.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007014:	7cfb      	ldrb	r3, [r7, #19]
 8007016:	74bb      	strb	r3, [r7, #18]
 8007018:	e006      	b.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800701a:	bf00      	nop
 800701c:	40021000 	.word	0x40021000
 8007020:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007024:	7cfb      	ldrb	r3, [r7, #19]
 8007026:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007028:	7c7b      	ldrb	r3, [r7, #17]
 800702a:	2b01      	cmp	r3, #1
 800702c:	d105      	bne.n	800703a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800702e:	4b9b      	ldr	r3, [pc, #620]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007030:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007032:	4a9a      	ldr	r2, [pc, #616]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007034:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007038:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f003 0301 	and.w	r3, r3, #1
 8007042:	2b00      	cmp	r3, #0
 8007044:	d00a      	beq.n	800705c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007046:	4b95      	ldr	r3, [pc, #596]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007048:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800704c:	f023 0203 	bic.w	r2, r3, #3
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6a1b      	ldr	r3, [r3, #32]
 8007054:	4991      	ldr	r1, [pc, #580]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007056:	4313      	orrs	r3, r2
 8007058:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f003 0302 	and.w	r3, r3, #2
 8007064:	2b00      	cmp	r3, #0
 8007066:	d00a      	beq.n	800707e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007068:	4b8c      	ldr	r3, [pc, #560]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800706a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800706e:	f023 020c 	bic.w	r2, r3, #12
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007076:	4989      	ldr	r1, [pc, #548]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007078:	4313      	orrs	r3, r2
 800707a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f003 0304 	and.w	r3, r3, #4
 8007086:	2b00      	cmp	r3, #0
 8007088:	d00a      	beq.n	80070a0 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800708a:	4b84      	ldr	r3, [pc, #528]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800708c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007090:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007098:	4980      	ldr	r1, [pc, #512]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800709a:	4313      	orrs	r3, r2
 800709c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f003 0320 	and.w	r3, r3, #32
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d00a      	beq.n	80070c2 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80070ac:	4b7b      	ldr	r3, [pc, #492]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80070ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070b2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070ba:	4978      	ldr	r1, [pc, #480]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80070bc:	4313      	orrs	r3, r2
 80070be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d00a      	beq.n	80070e4 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80070ce:	4b73      	ldr	r3, [pc, #460]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80070d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070d4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070dc:	496f      	ldr	r1, [pc, #444]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80070de:	4313      	orrs	r3, r2
 80070e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d00a      	beq.n	8007106 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80070f0:	4b6a      	ldr	r3, [pc, #424]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80070f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070f6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070fe:	4967      	ldr	r1, [pc, #412]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007100:	4313      	orrs	r3, r2
 8007102:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800710e:	2b00      	cmp	r3, #0
 8007110:	d00a      	beq.n	8007128 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007112:	4b62      	ldr	r3, [pc, #392]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007114:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007118:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007120:	495e      	ldr	r1, [pc, #376]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007122:	4313      	orrs	r3, r2
 8007124:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007130:	2b00      	cmp	r3, #0
 8007132:	d00a      	beq.n	800714a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007134:	4b59      	ldr	r3, [pc, #356]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007136:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800713a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007142:	4956      	ldr	r1, [pc, #344]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007144:	4313      	orrs	r3, r2
 8007146:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007152:	2b00      	cmp	r3, #0
 8007154:	d00a      	beq.n	800716c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007156:	4b51      	ldr	r3, [pc, #324]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007158:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800715c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007164:	494d      	ldr	r1, [pc, #308]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007166:	4313      	orrs	r3, r2
 8007168:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007174:	2b00      	cmp	r3, #0
 8007176:	d028      	beq.n	80071ca <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007178:	4b48      	ldr	r3, [pc, #288]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800717a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800717e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007186:	4945      	ldr	r1, [pc, #276]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007188:	4313      	orrs	r3, r2
 800718a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007192:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007196:	d106      	bne.n	80071a6 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007198:	4b40      	ldr	r3, [pc, #256]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800719a:	68db      	ldr	r3, [r3, #12]
 800719c:	4a3f      	ldr	r2, [pc, #252]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800719e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80071a2:	60d3      	str	r3, [r2, #12]
 80071a4:	e011      	b.n	80071ca <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80071aa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80071ae:	d10c      	bne.n	80071ca <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	3304      	adds	r3, #4
 80071b4:	2101      	movs	r1, #1
 80071b6:	4618      	mov	r0, r3
 80071b8:	f000 f872 	bl	80072a0 <RCCEx_PLLSAI1_Config>
 80071bc:	4603      	mov	r3, r0
 80071be:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80071c0:	7cfb      	ldrb	r3, [r7, #19]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d001      	beq.n	80071ca <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* set overall return value */
        status = ret;
 80071c6:	7cfb      	ldrb	r3, [r7, #19]
 80071c8:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d028      	beq.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80071d6:	4b31      	ldr	r3, [pc, #196]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80071d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071dc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80071e4:	492d      	ldr	r1, [pc, #180]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80071e6:	4313      	orrs	r3, r2
 80071e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80071f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80071f4:	d106      	bne.n	8007204 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80071f6:	4b29      	ldr	r3, [pc, #164]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80071f8:	68db      	ldr	r3, [r3, #12]
 80071fa:	4a28      	ldr	r2, [pc, #160]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80071fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007200:	60d3      	str	r3, [r2, #12]
 8007202:	e011      	b.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007208:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800720c:	d10c      	bne.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	3304      	adds	r3, #4
 8007212:	2101      	movs	r1, #1
 8007214:	4618      	mov	r0, r3
 8007216:	f000 f843 	bl	80072a0 <RCCEx_PLLSAI1_Config>
 800721a:	4603      	mov	r3, r0
 800721c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800721e:	7cfb      	ldrb	r3, [r7, #19]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d001      	beq.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8007224:	7cfb      	ldrb	r3, [r7, #19]
 8007226:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007230:	2b00      	cmp	r3, #0
 8007232:	d01c      	beq.n	800726e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007234:	4b19      	ldr	r3, [pc, #100]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007236:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800723a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007242:	4916      	ldr	r1, [pc, #88]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007244:	4313      	orrs	r3, r2
 8007246:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800724e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007252:	d10c      	bne.n	800726e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	3304      	adds	r3, #4
 8007258:	2102      	movs	r1, #2
 800725a:	4618      	mov	r0, r3
 800725c:	f000 f820 	bl	80072a0 <RCCEx_PLLSAI1_Config>
 8007260:	4603      	mov	r3, r0
 8007262:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007264:	7cfb      	ldrb	r3, [r7, #19]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d001      	beq.n	800726e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* set overall return value */
        status = ret;
 800726a:	7cfb      	ldrb	r3, [r7, #19]
 800726c:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007276:	2b00      	cmp	r3, #0
 8007278:	d00a      	beq.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800727a:	4b08      	ldr	r3, [pc, #32]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800727c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007280:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007288:	4904      	ldr	r1, [pc, #16]	; (800729c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800728a:	4313      	orrs	r3, r2
 800728c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007290:	7cbb      	ldrb	r3, [r7, #18]
}
 8007292:	4618      	mov	r0, r3
 8007294:	3718      	adds	r7, #24
 8007296:	46bd      	mov	sp, r7
 8007298:	bd80      	pop	{r7, pc}
 800729a:	bf00      	nop
 800729c:	40021000 	.word	0x40021000

080072a0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b084      	sub	sp, #16
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
 80072a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80072aa:	2300      	movs	r3, #0
 80072ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80072ae:	4b74      	ldr	r3, [pc, #464]	; (8007480 <RCCEx_PLLSAI1_Config+0x1e0>)
 80072b0:	68db      	ldr	r3, [r3, #12]
 80072b2:	f003 0303 	and.w	r3, r3, #3
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d018      	beq.n	80072ec <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80072ba:	4b71      	ldr	r3, [pc, #452]	; (8007480 <RCCEx_PLLSAI1_Config+0x1e0>)
 80072bc:	68db      	ldr	r3, [r3, #12]
 80072be:	f003 0203 	and.w	r2, r3, #3
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	429a      	cmp	r2, r3
 80072c8:	d10d      	bne.n	80072e6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
       ||
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d009      	beq.n	80072e6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80072d2:	4b6b      	ldr	r3, [pc, #428]	; (8007480 <RCCEx_PLLSAI1_Config+0x1e0>)
 80072d4:	68db      	ldr	r3, [r3, #12]
 80072d6:	091b      	lsrs	r3, r3, #4
 80072d8:	f003 0307 	and.w	r3, r3, #7
 80072dc:	1c5a      	adds	r2, r3, #1
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	685b      	ldr	r3, [r3, #4]
       ||
 80072e2:	429a      	cmp	r2, r3
 80072e4:	d047      	beq.n	8007376 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80072e6:	2301      	movs	r3, #1
 80072e8:	73fb      	strb	r3, [r7, #15]
 80072ea:	e044      	b.n	8007376 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	2b03      	cmp	r3, #3
 80072f2:	d018      	beq.n	8007326 <RCCEx_PLLSAI1_Config+0x86>
 80072f4:	2b03      	cmp	r3, #3
 80072f6:	d825      	bhi.n	8007344 <RCCEx_PLLSAI1_Config+0xa4>
 80072f8:	2b01      	cmp	r3, #1
 80072fa:	d002      	beq.n	8007302 <RCCEx_PLLSAI1_Config+0x62>
 80072fc:	2b02      	cmp	r3, #2
 80072fe:	d009      	beq.n	8007314 <RCCEx_PLLSAI1_Config+0x74>
 8007300:	e020      	b.n	8007344 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007302:	4b5f      	ldr	r3, [pc, #380]	; (8007480 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f003 0302 	and.w	r3, r3, #2
 800730a:	2b00      	cmp	r3, #0
 800730c:	d11d      	bne.n	800734a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800730e:	2301      	movs	r3, #1
 8007310:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007312:	e01a      	b.n	800734a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007314:	4b5a      	ldr	r3, [pc, #360]	; (8007480 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800731c:	2b00      	cmp	r3, #0
 800731e:	d116      	bne.n	800734e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8007320:	2301      	movs	r3, #1
 8007322:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007324:	e013      	b.n	800734e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007326:	4b56      	ldr	r3, [pc, #344]	; (8007480 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800732e:	2b00      	cmp	r3, #0
 8007330:	d10f      	bne.n	8007352 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007332:	4b53      	ldr	r3, [pc, #332]	; (8007480 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800733a:	2b00      	cmp	r3, #0
 800733c:	d109      	bne.n	8007352 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800733e:	2301      	movs	r3, #1
 8007340:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007342:	e006      	b.n	8007352 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007344:	2301      	movs	r3, #1
 8007346:	73fb      	strb	r3, [r7, #15]
      break;
 8007348:	e004      	b.n	8007354 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800734a:	bf00      	nop
 800734c:	e002      	b.n	8007354 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800734e:	bf00      	nop
 8007350:	e000      	b.n	8007354 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007352:	bf00      	nop
    }

    if(status == HAL_OK)
 8007354:	7bfb      	ldrb	r3, [r7, #15]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d10d      	bne.n	8007376 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800735a:	4b49      	ldr	r3, [pc, #292]	; (8007480 <RCCEx_PLLSAI1_Config+0x1e0>)
 800735c:	68db      	ldr	r3, [r3, #12]
 800735e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6819      	ldr	r1, [r3, #0]
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	685b      	ldr	r3, [r3, #4]
 800736a:	3b01      	subs	r3, #1
 800736c:	011b      	lsls	r3, r3, #4
 800736e:	430b      	orrs	r3, r1
 8007370:	4943      	ldr	r1, [pc, #268]	; (8007480 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007372:	4313      	orrs	r3, r2
 8007374:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007376:	7bfb      	ldrb	r3, [r7, #15]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d17c      	bne.n	8007476 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800737c:	4b40      	ldr	r3, [pc, #256]	; (8007480 <RCCEx_PLLSAI1_Config+0x1e0>)
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4a3f      	ldr	r2, [pc, #252]	; (8007480 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007382:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007386:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007388:	f7fe f8cc 	bl	8005524 <HAL_GetTick>
 800738c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800738e:	e009      	b.n	80073a4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007390:	f7fe f8c8 	bl	8005524 <HAL_GetTick>
 8007394:	4602      	mov	r2, r0
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	1ad3      	subs	r3, r2, r3
 800739a:	2b02      	cmp	r3, #2
 800739c:	d902      	bls.n	80073a4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800739e:	2303      	movs	r3, #3
 80073a0:	73fb      	strb	r3, [r7, #15]
        break;
 80073a2:	e005      	b.n	80073b0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80073a4:	4b36      	ldr	r3, [pc, #216]	; (8007480 <RCCEx_PLLSAI1_Config+0x1e0>)
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d1ef      	bne.n	8007390 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80073b0:	7bfb      	ldrb	r3, [r7, #15]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d15f      	bne.n	8007476 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d110      	bne.n	80073de <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80073bc:	4b30      	ldr	r3, [pc, #192]	; (8007480 <RCCEx_PLLSAI1_Config+0x1e0>)
 80073be:	691b      	ldr	r3, [r3, #16]
 80073c0:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80073c4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80073c8:	687a      	ldr	r2, [r7, #4]
 80073ca:	6892      	ldr	r2, [r2, #8]
 80073cc:	0211      	lsls	r1, r2, #8
 80073ce:	687a      	ldr	r2, [r7, #4]
 80073d0:	68d2      	ldr	r2, [r2, #12]
 80073d2:	06d2      	lsls	r2, r2, #27
 80073d4:	430a      	orrs	r2, r1
 80073d6:	492a      	ldr	r1, [pc, #168]	; (8007480 <RCCEx_PLLSAI1_Config+0x1e0>)
 80073d8:	4313      	orrs	r3, r2
 80073da:	610b      	str	r3, [r1, #16]
 80073dc:	e027      	b.n	800742e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	2b01      	cmp	r3, #1
 80073e2:	d112      	bne.n	800740a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80073e4:	4b26      	ldr	r3, [pc, #152]	; (8007480 <RCCEx_PLLSAI1_Config+0x1e0>)
 80073e6:	691b      	ldr	r3, [r3, #16]
 80073e8:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80073ec:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80073f0:	687a      	ldr	r2, [r7, #4]
 80073f2:	6892      	ldr	r2, [r2, #8]
 80073f4:	0211      	lsls	r1, r2, #8
 80073f6:	687a      	ldr	r2, [r7, #4]
 80073f8:	6912      	ldr	r2, [r2, #16]
 80073fa:	0852      	lsrs	r2, r2, #1
 80073fc:	3a01      	subs	r2, #1
 80073fe:	0552      	lsls	r2, r2, #21
 8007400:	430a      	orrs	r2, r1
 8007402:	491f      	ldr	r1, [pc, #124]	; (8007480 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007404:	4313      	orrs	r3, r2
 8007406:	610b      	str	r3, [r1, #16]
 8007408:	e011      	b.n	800742e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800740a:	4b1d      	ldr	r3, [pc, #116]	; (8007480 <RCCEx_PLLSAI1_Config+0x1e0>)
 800740c:	691b      	ldr	r3, [r3, #16]
 800740e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8007412:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007416:	687a      	ldr	r2, [r7, #4]
 8007418:	6892      	ldr	r2, [r2, #8]
 800741a:	0211      	lsls	r1, r2, #8
 800741c:	687a      	ldr	r2, [r7, #4]
 800741e:	6952      	ldr	r2, [r2, #20]
 8007420:	0852      	lsrs	r2, r2, #1
 8007422:	3a01      	subs	r2, #1
 8007424:	0652      	lsls	r2, r2, #25
 8007426:	430a      	orrs	r2, r1
 8007428:	4915      	ldr	r1, [pc, #84]	; (8007480 <RCCEx_PLLSAI1_Config+0x1e0>)
 800742a:	4313      	orrs	r3, r2
 800742c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800742e:	4b14      	ldr	r3, [pc, #80]	; (8007480 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	4a13      	ldr	r2, [pc, #76]	; (8007480 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007434:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007438:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800743a:	f7fe f873 	bl	8005524 <HAL_GetTick>
 800743e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007440:	e009      	b.n	8007456 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007442:	f7fe f86f 	bl	8005524 <HAL_GetTick>
 8007446:	4602      	mov	r2, r0
 8007448:	68bb      	ldr	r3, [r7, #8]
 800744a:	1ad3      	subs	r3, r2, r3
 800744c:	2b02      	cmp	r3, #2
 800744e:	d902      	bls.n	8007456 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8007450:	2303      	movs	r3, #3
 8007452:	73fb      	strb	r3, [r7, #15]
          break;
 8007454:	e005      	b.n	8007462 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007456:	4b0a      	ldr	r3, [pc, #40]	; (8007480 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800745e:	2b00      	cmp	r3, #0
 8007460:	d0ef      	beq.n	8007442 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8007462:	7bfb      	ldrb	r3, [r7, #15]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d106      	bne.n	8007476 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007468:	4b05      	ldr	r3, [pc, #20]	; (8007480 <RCCEx_PLLSAI1_Config+0x1e0>)
 800746a:	691a      	ldr	r2, [r3, #16]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	699b      	ldr	r3, [r3, #24]
 8007470:	4903      	ldr	r1, [pc, #12]	; (8007480 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007472:	4313      	orrs	r3, r2
 8007474:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007476:	7bfb      	ldrb	r3, [r7, #15]
}
 8007478:	4618      	mov	r0, r3
 800747a:	3710      	adds	r7, #16
 800747c:	46bd      	mov	sp, r7
 800747e:	bd80      	pop	{r7, pc}
 8007480:	40021000 	.word	0x40021000

08007484 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007484:	b580      	push	{r7, lr}
 8007486:	b084      	sub	sp, #16
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800748c:	2301      	movs	r3, #1
 800748e:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d06c      	beq.n	8007570 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800749c:	b2db      	uxtb	r3, r3
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d106      	bne.n	80074b0 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2200      	movs	r2, #0
 80074a6:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80074aa:	6878      	ldr	r0, [r7, #4]
 80074ac:	f001 ff3a 	bl	8009324 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2202      	movs	r2, #2
 80074b4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	22ca      	movs	r2, #202	; 0xca
 80074be:	625a      	str	r2, [r3, #36]	; 0x24
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	2253      	movs	r2, #83	; 0x53
 80074c6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80074c8:	6878      	ldr	r0, [r7, #4]
 80074ca:	f000 f87c 	bl	80075c6 <RTC_EnterInitMode>
 80074ce:	4603      	mov	r3, r0
 80074d0:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80074d2:	7bfb      	ldrb	r3, [r7, #15]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d14b      	bne.n	8007570 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	689b      	ldr	r3, [r3, #8]
 80074de:	687a      	ldr	r2, [r7, #4]
 80074e0:	6812      	ldr	r2, [r2, #0]
 80074e2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80074e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80074ea:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	6899      	ldr	r1, [r3, #8]
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	685a      	ldr	r2, [r3, #4]
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	691b      	ldr	r3, [r3, #16]
 80074fa:	431a      	orrs	r2, r3
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	699b      	ldr	r3, [r3, #24]
 8007500:	431a      	orrs	r2, r3
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	430a      	orrs	r2, r1
 8007508:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	687a      	ldr	r2, [r7, #4]
 8007510:	68d2      	ldr	r2, [r2, #12]
 8007512:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	6919      	ldr	r1, [r3, #16]
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	689b      	ldr	r3, [r3, #8]
 800751e:	041a      	lsls	r2, r3, #16
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	430a      	orrs	r2, r1
 8007526:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8007528:	6878      	ldr	r0, [r7, #4]
 800752a:	f000 f87f 	bl	800762c <RTC_ExitInitMode>
 800752e:	4603      	mov	r3, r0
 8007530:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8007532:	7bfb      	ldrb	r3, [r7, #15]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d11b      	bne.n	8007570 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	f022 0203 	bic.w	r2, r2, #3
 8007546:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	69da      	ldr	r2, [r3, #28]
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	695b      	ldr	r3, [r3, #20]
 8007556:	431a      	orrs	r2, r3
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	430a      	orrs	r2, r1
 800755e:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	22ff      	movs	r2, #255	; 0xff
 8007566:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_READY;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2201      	movs	r2, #1
 800756c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 8007570:	7bfb      	ldrb	r3, [r7, #15]
}
 8007572:	4618      	mov	r0, r3
 8007574:	3710      	adds	r7, #16
 8007576:	46bd      	mov	sp, r7
 8007578:	bd80      	pop	{r7, pc}

0800757a <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800757a:	b580      	push	{r7, lr}
 800757c:	b084      	sub	sp, #16
 800757e:	af00      	add	r7, sp, #0
 8007580:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	68da      	ldr	r2, [r3, #12]
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007590:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8007592:	f7fd ffc7 	bl	8005524 <HAL_GetTick>
 8007596:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007598:	e009      	b.n	80075ae <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800759a:	f7fd ffc3 	bl	8005524 <HAL_GetTick>
 800759e:	4602      	mov	r2, r0
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	1ad3      	subs	r3, r2, r3
 80075a4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80075a8:	d901      	bls.n	80075ae <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80075aa:	2303      	movs	r3, #3
 80075ac:	e007      	b.n	80075be <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	68db      	ldr	r3, [r3, #12]
 80075b4:	f003 0320 	and.w	r3, r3, #32
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d0ee      	beq.n	800759a <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 80075bc:	2300      	movs	r3, #0
}
 80075be:	4618      	mov	r0, r3
 80075c0:	3710      	adds	r7, #16
 80075c2:	46bd      	mov	sp, r7
 80075c4:	bd80      	pop	{r7, pc}

080075c6 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80075c6:	b580      	push	{r7, lr}
 80075c8:	b084      	sub	sp, #16
 80075ca:	af00      	add	r7, sp, #0
 80075cc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80075ce:	2300      	movs	r3, #0
 80075d0:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	68db      	ldr	r3, [r3, #12]
 80075d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d120      	bne.n	8007622 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80075e8:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80075ea:	f7fd ff9b 	bl	8005524 <HAL_GetTick>
 80075ee:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80075f0:	e00d      	b.n	800760e <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80075f2:	f7fd ff97 	bl	8005524 <HAL_GetTick>
 80075f6:	4602      	mov	r2, r0
 80075f8:	68bb      	ldr	r3, [r7, #8]
 80075fa:	1ad3      	subs	r3, r2, r3
 80075fc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007600:	d905      	bls.n	800760e <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8007602:	2303      	movs	r3, #3
 8007604:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2203      	movs	r2, #3
 800760a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	68db      	ldr	r3, [r3, #12]
 8007614:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007618:	2b00      	cmp	r3, #0
 800761a:	d102      	bne.n	8007622 <RTC_EnterInitMode+0x5c>
 800761c:	7bfb      	ldrb	r3, [r7, #15]
 800761e:	2b03      	cmp	r3, #3
 8007620:	d1e7      	bne.n	80075f2 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8007622:	7bfb      	ldrb	r3, [r7, #15]
}
 8007624:	4618      	mov	r0, r3
 8007626:	3710      	adds	r7, #16
 8007628:	46bd      	mov	sp, r7
 800762a:	bd80      	pop	{r7, pc}

0800762c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800762c:	b580      	push	{r7, lr}
 800762e:	b084      	sub	sp, #16
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007634:	2300      	movs	r3, #0
 8007636:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8007638:	4b1a      	ldr	r3, [pc, #104]	; (80076a4 <RTC_ExitInitMode+0x78>)
 800763a:	68db      	ldr	r3, [r3, #12]
 800763c:	4a19      	ldr	r2, [pc, #100]	; (80076a4 <RTC_ExitInitMode+0x78>)
 800763e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007642:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8007644:	4b17      	ldr	r3, [pc, #92]	; (80076a4 <RTC_ExitInitMode+0x78>)
 8007646:	689b      	ldr	r3, [r3, #8]
 8007648:	f003 0320 	and.w	r3, r3, #32
 800764c:	2b00      	cmp	r3, #0
 800764e:	d10c      	bne.n	800766a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007650:	6878      	ldr	r0, [r7, #4]
 8007652:	f7ff ff92 	bl	800757a <HAL_RTC_WaitForSynchro>
 8007656:	4603      	mov	r3, r0
 8007658:	2b00      	cmp	r3, #0
 800765a:	d01e      	beq.n	800769a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	2203      	movs	r2, #3
 8007660:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8007664:	2303      	movs	r3, #3
 8007666:	73fb      	strb	r3, [r7, #15]
 8007668:	e017      	b.n	800769a <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800766a:	4b0e      	ldr	r3, [pc, #56]	; (80076a4 <RTC_ExitInitMode+0x78>)
 800766c:	689b      	ldr	r3, [r3, #8]
 800766e:	4a0d      	ldr	r2, [pc, #52]	; (80076a4 <RTC_ExitInitMode+0x78>)
 8007670:	f023 0320 	bic.w	r3, r3, #32
 8007674:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007676:	6878      	ldr	r0, [r7, #4]
 8007678:	f7ff ff7f 	bl	800757a <HAL_RTC_WaitForSynchro>
 800767c:	4603      	mov	r3, r0
 800767e:	2b00      	cmp	r3, #0
 8007680:	d005      	beq.n	800768e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2203      	movs	r2, #3
 8007686:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800768a:	2303      	movs	r3, #3
 800768c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800768e:	4b05      	ldr	r3, [pc, #20]	; (80076a4 <RTC_ExitInitMode+0x78>)
 8007690:	689b      	ldr	r3, [r3, #8]
 8007692:	4a04      	ldr	r2, [pc, #16]	; (80076a4 <RTC_ExitInitMode+0x78>)
 8007694:	f043 0320 	orr.w	r3, r3, #32
 8007698:	6093      	str	r3, [r2, #8]
  }

  return status;
 800769a:	7bfb      	ldrb	r3, [r7, #15]
}
 800769c:	4618      	mov	r0, r3
 800769e:	3710      	adds	r7, #16
 80076a0:	46bd      	mov	sp, r7
 80076a2:	bd80      	pop	{r7, pc}
 80076a4:	40002800 	.word	0x40002800

080076a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b082      	sub	sp, #8
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d101      	bne.n	80076ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80076b6:	2301      	movs	r3, #1
 80076b8:	e049      	b.n	800774e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076c0:	b2db      	uxtb	r3, r3
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d106      	bne.n	80076d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2200      	movs	r2, #0
 80076ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80076ce:	6878      	ldr	r0, [r7, #4]
 80076d0:	f001 fe44 	bl	800935c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2202      	movs	r2, #2
 80076d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681a      	ldr	r2, [r3, #0]
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	3304      	adds	r3, #4
 80076e4:	4619      	mov	r1, r3
 80076e6:	4610      	mov	r0, r2
 80076e8:	f000 fe2e 	bl	8008348 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2201      	movs	r2, #1
 80076f0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2201      	movs	r2, #1
 80076f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2201      	movs	r2, #1
 8007700:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2201      	movs	r2, #1
 8007708:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2201      	movs	r2, #1
 8007710:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2201      	movs	r2, #1
 8007718:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2201      	movs	r2, #1
 8007720:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2201      	movs	r2, #1
 8007728:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2201      	movs	r2, #1
 8007730:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2201      	movs	r2, #1
 8007738:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2201      	movs	r2, #1
 8007740:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2201      	movs	r2, #1
 8007748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800774c:	2300      	movs	r3, #0
}
 800774e:	4618      	mov	r0, r3
 8007750:	3708      	adds	r7, #8
 8007752:	46bd      	mov	sp, r7
 8007754:	bd80      	pop	{r7, pc}

08007756 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007756:	b580      	push	{r7, lr}
 8007758:	b082      	sub	sp, #8
 800775a:	af00      	add	r7, sp, #0
 800775c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d101      	bne.n	8007768 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007764:	2301      	movs	r3, #1
 8007766:	e049      	b.n	80077fc <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800776e:	b2db      	uxtb	r3, r3
 8007770:	2b00      	cmp	r3, #0
 8007772:	d106      	bne.n	8007782 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	2200      	movs	r2, #0
 8007778:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800777c:	6878      	ldr	r0, [r7, #4]
 800777e:	f001 fee7 	bl	8009550 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	2202      	movs	r2, #2
 8007786:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681a      	ldr	r2, [r3, #0]
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	3304      	adds	r3, #4
 8007792:	4619      	mov	r1, r3
 8007794:	4610      	mov	r0, r2
 8007796:	f000 fdd7 	bl	8008348 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2201      	movs	r2, #1
 800779e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2201      	movs	r2, #1
 80077a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2201      	movs	r2, #1
 80077ae:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2201      	movs	r2, #1
 80077b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2201      	movs	r2, #1
 80077be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2201      	movs	r2, #1
 80077c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2201      	movs	r2, #1
 80077ce:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2201      	movs	r2, #1
 80077d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	2201      	movs	r2, #1
 80077de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	2201      	movs	r2, #1
 80077e6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2201      	movs	r2, #1
 80077ee:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2201      	movs	r2, #1
 80077f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80077fa:	2300      	movs	r3, #0
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	3708      	adds	r7, #8
 8007800:	46bd      	mov	sp, r7
 8007802:	bd80      	pop	{r7, pc}

08007804 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b086      	sub	sp, #24
 8007808:	af00      	add	r7, sp, #0
 800780a:	60f8      	str	r0, [r7, #12]
 800780c:	60b9      	str	r1, [r7, #8]
 800780e:	607a      	str	r2, [r7, #4]
 8007810:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8007812:	2300      	movs	r3, #0
 8007814:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d109      	bne.n	8007830 <HAL_TIM_PWM_Start_DMA+0x2c>
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007822:	b2db      	uxtb	r3, r3
 8007824:	2b02      	cmp	r3, #2
 8007826:	bf0c      	ite	eq
 8007828:	2301      	moveq	r3, #1
 800782a:	2300      	movne	r3, #0
 800782c:	b2db      	uxtb	r3, r3
 800782e:	e03c      	b.n	80078aa <HAL_TIM_PWM_Start_DMA+0xa6>
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	2b04      	cmp	r3, #4
 8007834:	d109      	bne.n	800784a <HAL_TIM_PWM_Start_DMA+0x46>
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800783c:	b2db      	uxtb	r3, r3
 800783e:	2b02      	cmp	r3, #2
 8007840:	bf0c      	ite	eq
 8007842:	2301      	moveq	r3, #1
 8007844:	2300      	movne	r3, #0
 8007846:	b2db      	uxtb	r3, r3
 8007848:	e02f      	b.n	80078aa <HAL_TIM_PWM_Start_DMA+0xa6>
 800784a:	68bb      	ldr	r3, [r7, #8]
 800784c:	2b08      	cmp	r3, #8
 800784e:	d109      	bne.n	8007864 <HAL_TIM_PWM_Start_DMA+0x60>
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007856:	b2db      	uxtb	r3, r3
 8007858:	2b02      	cmp	r3, #2
 800785a:	bf0c      	ite	eq
 800785c:	2301      	moveq	r3, #1
 800785e:	2300      	movne	r3, #0
 8007860:	b2db      	uxtb	r3, r3
 8007862:	e022      	b.n	80078aa <HAL_TIM_PWM_Start_DMA+0xa6>
 8007864:	68bb      	ldr	r3, [r7, #8]
 8007866:	2b0c      	cmp	r3, #12
 8007868:	d109      	bne.n	800787e <HAL_TIM_PWM_Start_DMA+0x7a>
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007870:	b2db      	uxtb	r3, r3
 8007872:	2b02      	cmp	r3, #2
 8007874:	bf0c      	ite	eq
 8007876:	2301      	moveq	r3, #1
 8007878:	2300      	movne	r3, #0
 800787a:	b2db      	uxtb	r3, r3
 800787c:	e015      	b.n	80078aa <HAL_TIM_PWM_Start_DMA+0xa6>
 800787e:	68bb      	ldr	r3, [r7, #8]
 8007880:	2b10      	cmp	r3, #16
 8007882:	d109      	bne.n	8007898 <HAL_TIM_PWM_Start_DMA+0x94>
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800788a:	b2db      	uxtb	r3, r3
 800788c:	2b02      	cmp	r3, #2
 800788e:	bf0c      	ite	eq
 8007890:	2301      	moveq	r3, #1
 8007892:	2300      	movne	r3, #0
 8007894:	b2db      	uxtb	r3, r3
 8007896:	e008      	b.n	80078aa <HAL_TIM_PWM_Start_DMA+0xa6>
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800789e:	b2db      	uxtb	r3, r3
 80078a0:	2b02      	cmp	r3, #2
 80078a2:	bf0c      	ite	eq
 80078a4:	2301      	moveq	r3, #1
 80078a6:	2300      	movne	r3, #0
 80078a8:	b2db      	uxtb	r3, r3
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d001      	beq.n	80078b2 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 80078ae:	2302      	movs	r3, #2
 80078b0:	e18d      	b.n	8007bce <HAL_TIM_PWM_Start_DMA+0x3ca>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d109      	bne.n	80078cc <HAL_TIM_PWM_Start_DMA+0xc8>
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80078be:	b2db      	uxtb	r3, r3
 80078c0:	2b01      	cmp	r3, #1
 80078c2:	bf0c      	ite	eq
 80078c4:	2301      	moveq	r3, #1
 80078c6:	2300      	movne	r3, #0
 80078c8:	b2db      	uxtb	r3, r3
 80078ca:	e03c      	b.n	8007946 <HAL_TIM_PWM_Start_DMA+0x142>
 80078cc:	68bb      	ldr	r3, [r7, #8]
 80078ce:	2b04      	cmp	r3, #4
 80078d0:	d109      	bne.n	80078e6 <HAL_TIM_PWM_Start_DMA+0xe2>
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80078d8:	b2db      	uxtb	r3, r3
 80078da:	2b01      	cmp	r3, #1
 80078dc:	bf0c      	ite	eq
 80078de:	2301      	moveq	r3, #1
 80078e0:	2300      	movne	r3, #0
 80078e2:	b2db      	uxtb	r3, r3
 80078e4:	e02f      	b.n	8007946 <HAL_TIM_PWM_Start_DMA+0x142>
 80078e6:	68bb      	ldr	r3, [r7, #8]
 80078e8:	2b08      	cmp	r3, #8
 80078ea:	d109      	bne.n	8007900 <HAL_TIM_PWM_Start_DMA+0xfc>
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80078f2:	b2db      	uxtb	r3, r3
 80078f4:	2b01      	cmp	r3, #1
 80078f6:	bf0c      	ite	eq
 80078f8:	2301      	moveq	r3, #1
 80078fa:	2300      	movne	r3, #0
 80078fc:	b2db      	uxtb	r3, r3
 80078fe:	e022      	b.n	8007946 <HAL_TIM_PWM_Start_DMA+0x142>
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	2b0c      	cmp	r3, #12
 8007904:	d109      	bne.n	800791a <HAL_TIM_PWM_Start_DMA+0x116>
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800790c:	b2db      	uxtb	r3, r3
 800790e:	2b01      	cmp	r3, #1
 8007910:	bf0c      	ite	eq
 8007912:	2301      	moveq	r3, #1
 8007914:	2300      	movne	r3, #0
 8007916:	b2db      	uxtb	r3, r3
 8007918:	e015      	b.n	8007946 <HAL_TIM_PWM_Start_DMA+0x142>
 800791a:	68bb      	ldr	r3, [r7, #8]
 800791c:	2b10      	cmp	r3, #16
 800791e:	d109      	bne.n	8007934 <HAL_TIM_PWM_Start_DMA+0x130>
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007926:	b2db      	uxtb	r3, r3
 8007928:	2b01      	cmp	r3, #1
 800792a:	bf0c      	ite	eq
 800792c:	2301      	moveq	r3, #1
 800792e:	2300      	movne	r3, #0
 8007930:	b2db      	uxtb	r3, r3
 8007932:	e008      	b.n	8007946 <HAL_TIM_PWM_Start_DMA+0x142>
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800793a:	b2db      	uxtb	r3, r3
 800793c:	2b01      	cmp	r3, #1
 800793e:	bf0c      	ite	eq
 8007940:	2301      	moveq	r3, #1
 8007942:	2300      	movne	r3, #0
 8007944:	b2db      	uxtb	r3, r3
 8007946:	2b00      	cmp	r3, #0
 8007948:	d034      	beq.n	80079b4 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d002      	beq.n	8007956 <HAL_TIM_PWM_Start_DMA+0x152>
 8007950:	887b      	ldrh	r3, [r7, #2]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d101      	bne.n	800795a <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 8007956:	2301      	movs	r3, #1
 8007958:	e139      	b.n	8007bce <HAL_TIM_PWM_Start_DMA+0x3ca>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800795a:	68bb      	ldr	r3, [r7, #8]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d104      	bne.n	800796a <HAL_TIM_PWM_Start_DMA+0x166>
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	2202      	movs	r2, #2
 8007964:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007968:	e026      	b.n	80079b8 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800796a:	68bb      	ldr	r3, [r7, #8]
 800796c:	2b04      	cmp	r3, #4
 800796e:	d104      	bne.n	800797a <HAL_TIM_PWM_Start_DMA+0x176>
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	2202      	movs	r2, #2
 8007974:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007978:	e01e      	b.n	80079b8 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800797a:	68bb      	ldr	r3, [r7, #8]
 800797c:	2b08      	cmp	r3, #8
 800797e:	d104      	bne.n	800798a <HAL_TIM_PWM_Start_DMA+0x186>
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	2202      	movs	r2, #2
 8007984:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007988:	e016      	b.n	80079b8 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800798a:	68bb      	ldr	r3, [r7, #8]
 800798c:	2b0c      	cmp	r3, #12
 800798e:	d104      	bne.n	800799a <HAL_TIM_PWM_Start_DMA+0x196>
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	2202      	movs	r2, #2
 8007994:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007998:	e00e      	b.n	80079b8 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800799a:	68bb      	ldr	r3, [r7, #8]
 800799c:	2b10      	cmp	r3, #16
 800799e:	d104      	bne.n	80079aa <HAL_TIM_PWM_Start_DMA+0x1a6>
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	2202      	movs	r2, #2
 80079a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80079a8:	e006      	b.n	80079b8 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	2202      	movs	r2, #2
 80079ae:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80079b2:	e001      	b.n	80079b8 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 80079b4:	2301      	movs	r3, #1
 80079b6:	e10a      	b.n	8007bce <HAL_TIM_PWM_Start_DMA+0x3ca>
  }

  switch (Channel)
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	2b0c      	cmp	r3, #12
 80079bc:	f200 80ae 	bhi.w	8007b1c <HAL_TIM_PWM_Start_DMA+0x318>
 80079c0:	a201      	add	r2, pc, #4	; (adr r2, 80079c8 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 80079c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079c6:	bf00      	nop
 80079c8:	080079fd 	.word	0x080079fd
 80079cc:	08007b1d 	.word	0x08007b1d
 80079d0:	08007b1d 	.word	0x08007b1d
 80079d4:	08007b1d 	.word	0x08007b1d
 80079d8:	08007a45 	.word	0x08007a45
 80079dc:	08007b1d 	.word	0x08007b1d
 80079e0:	08007b1d 	.word	0x08007b1d
 80079e4:	08007b1d 	.word	0x08007b1d
 80079e8:	08007a8d 	.word	0x08007a8d
 80079ec:	08007b1d 	.word	0x08007b1d
 80079f0:	08007b1d 	.word	0x08007b1d
 80079f4:	08007b1d 	.word	0x08007b1d
 80079f8:	08007ad5 	.word	0x08007ad5
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a00:	4a75      	ldr	r2, [pc, #468]	; (8007bd8 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8007a02:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a08:	4a74      	ldr	r2, [pc, #464]	; (8007bdc <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8007a0a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a10:	4a73      	ldr	r2, [pc, #460]	; (8007be0 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8007a12:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8007a18:	6879      	ldr	r1, [r7, #4]
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	3334      	adds	r3, #52	; 0x34
 8007a20:	461a      	mov	r2, r3
 8007a22:	887b      	ldrh	r3, [r7, #2]
 8007a24:	f7fd ffce 	bl	80059c4 <HAL_DMA_Start_IT>
 8007a28:	4603      	mov	r3, r0
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d001      	beq.n	8007a32 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007a2e:	2301      	movs	r3, #1
 8007a30:	e0cd      	b.n	8007bce <HAL_TIM_PWM_Start_DMA+0x3ca>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	68da      	ldr	r2, [r3, #12]
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007a40:	60da      	str	r2, [r3, #12]
      break;
 8007a42:	e06e      	b.n	8007b22 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a48:	4a63      	ldr	r2, [pc, #396]	; (8007bd8 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8007a4a:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a50:	4a62      	ldr	r2, [pc, #392]	; (8007bdc <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8007a52:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a58:	4a61      	ldr	r2, [pc, #388]	; (8007be0 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8007a5a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8007a60:	6879      	ldr	r1, [r7, #4]
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	3338      	adds	r3, #56	; 0x38
 8007a68:	461a      	mov	r2, r3
 8007a6a:	887b      	ldrh	r3, [r7, #2]
 8007a6c:	f7fd ffaa 	bl	80059c4 <HAL_DMA_Start_IT>
 8007a70:	4603      	mov	r3, r0
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d001      	beq.n	8007a7a <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007a76:	2301      	movs	r3, #1
 8007a78:	e0a9      	b.n	8007bce <HAL_TIM_PWM_Start_DMA+0x3ca>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	68da      	ldr	r2, [r3, #12]
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007a88:	60da      	str	r2, [r3, #12]
      break;
 8007a8a:	e04a      	b.n	8007b22 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a90:	4a51      	ldr	r2, [pc, #324]	; (8007bd8 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8007a92:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a98:	4a50      	ldr	r2, [pc, #320]	; (8007bdc <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8007a9a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007aa0:	4a4f      	ldr	r2, [pc, #316]	; (8007be0 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8007aa2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8007aa8:	6879      	ldr	r1, [r7, #4]
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	333c      	adds	r3, #60	; 0x3c
 8007ab0:	461a      	mov	r2, r3
 8007ab2:	887b      	ldrh	r3, [r7, #2]
 8007ab4:	f7fd ff86 	bl	80059c4 <HAL_DMA_Start_IT>
 8007ab8:	4603      	mov	r3, r0
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d001      	beq.n	8007ac2 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007abe:	2301      	movs	r3, #1
 8007ac0:	e085      	b.n	8007bce <HAL_TIM_PWM_Start_DMA+0x3ca>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	68da      	ldr	r2, [r3, #12]
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007ad0:	60da      	str	r2, [r3, #12]
      break;
 8007ad2:	e026      	b.n	8007b22 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ad8:	4a3f      	ldr	r2, [pc, #252]	; (8007bd8 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8007ada:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ae0:	4a3e      	ldr	r2, [pc, #248]	; (8007bdc <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8007ae2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ae8:	4a3d      	ldr	r2, [pc, #244]	; (8007be0 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8007aea:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007af0:	6879      	ldr	r1, [r7, #4]
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	3340      	adds	r3, #64	; 0x40
 8007af8:	461a      	mov	r2, r3
 8007afa:	887b      	ldrh	r3, [r7, #2]
 8007afc:	f7fd ff62 	bl	80059c4 <HAL_DMA_Start_IT>
 8007b00:	4603      	mov	r3, r0
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d001      	beq.n	8007b0a <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007b06:	2301      	movs	r3, #1
 8007b08:	e061      	b.n	8007bce <HAL_TIM_PWM_Start_DMA+0x3ca>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	68da      	ldr	r2, [r3, #12]
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007b18:	60da      	str	r2, [r3, #12]
      break;
 8007b1a:	e002      	b.n	8007b22 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	75fb      	strb	r3, [r7, #23]
      break;
 8007b20:	bf00      	nop
  }

  if (status == HAL_OK)
 8007b22:	7dfb      	ldrb	r3, [r7, #23]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d151      	bne.n	8007bcc <HAL_TIM_PWM_Start_DMA+0x3c8>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	2201      	movs	r2, #1
 8007b2e:	68b9      	ldr	r1, [r7, #8]
 8007b30:	4618      	mov	r0, r3
 8007b32:	f000 ff85 	bl	8008a40 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	4a2a      	ldr	r2, [pc, #168]	; (8007be4 <HAL_TIM_PWM_Start_DMA+0x3e0>)
 8007b3c:	4293      	cmp	r3, r2
 8007b3e:	d009      	beq.n	8007b54 <HAL_TIM_PWM_Start_DMA+0x350>
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	4a28      	ldr	r2, [pc, #160]	; (8007be8 <HAL_TIM_PWM_Start_DMA+0x3e4>)
 8007b46:	4293      	cmp	r3, r2
 8007b48:	d004      	beq.n	8007b54 <HAL_TIM_PWM_Start_DMA+0x350>
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	4a27      	ldr	r2, [pc, #156]	; (8007bec <HAL_TIM_PWM_Start_DMA+0x3e8>)
 8007b50:	4293      	cmp	r3, r2
 8007b52:	d101      	bne.n	8007b58 <HAL_TIM_PWM_Start_DMA+0x354>
 8007b54:	2301      	movs	r3, #1
 8007b56:	e000      	b.n	8007b5a <HAL_TIM_PWM_Start_DMA+0x356>
 8007b58:	2300      	movs	r3, #0
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d007      	beq.n	8007b6e <HAL_TIM_PWM_Start_DMA+0x36a>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007b6c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	4a1c      	ldr	r2, [pc, #112]	; (8007be4 <HAL_TIM_PWM_Start_DMA+0x3e0>)
 8007b74:	4293      	cmp	r3, r2
 8007b76:	d009      	beq.n	8007b8c <HAL_TIM_PWM_Start_DMA+0x388>
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b80:	d004      	beq.n	8007b8c <HAL_TIM_PWM_Start_DMA+0x388>
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	4a18      	ldr	r2, [pc, #96]	; (8007be8 <HAL_TIM_PWM_Start_DMA+0x3e4>)
 8007b88:	4293      	cmp	r3, r2
 8007b8a:	d115      	bne.n	8007bb8 <HAL_TIM_PWM_Start_DMA+0x3b4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	689a      	ldr	r2, [r3, #8]
 8007b92:	4b17      	ldr	r3, [pc, #92]	; (8007bf0 <HAL_TIM_PWM_Start_DMA+0x3ec>)
 8007b94:	4013      	ands	r3, r2
 8007b96:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b98:	693b      	ldr	r3, [r7, #16]
 8007b9a:	2b06      	cmp	r3, #6
 8007b9c:	d015      	beq.n	8007bca <HAL_TIM_PWM_Start_DMA+0x3c6>
 8007b9e:	693b      	ldr	r3, [r7, #16]
 8007ba0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ba4:	d011      	beq.n	8007bca <HAL_TIM_PWM_Start_DMA+0x3c6>
      {
        __HAL_TIM_ENABLE(htim);
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	681a      	ldr	r2, [r3, #0]
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f042 0201 	orr.w	r2, r2, #1
 8007bb4:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bb6:	e008      	b.n	8007bca <HAL_TIM_PWM_Start_DMA+0x3c6>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	681a      	ldr	r2, [r3, #0]
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f042 0201 	orr.w	r2, r2, #1
 8007bc6:	601a      	str	r2, [r3, #0]
 8007bc8:	e000      	b.n	8007bcc <HAL_TIM_PWM_Start_DMA+0x3c8>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bca:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8007bcc:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bce:	4618      	mov	r0, r3
 8007bd0:	3718      	adds	r7, #24
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bd80      	pop	{r7, pc}
 8007bd6:	bf00      	nop
 8007bd8:	08008239 	.word	0x08008239
 8007bdc:	080082e1 	.word	0x080082e1
 8007be0:	080081a7 	.word	0x080081a7
 8007be4:	40012c00 	.word	0x40012c00
 8007be8:	40014000 	.word	0x40014000
 8007bec:	40014400 	.word	0x40014400
 8007bf0:	00010007 	.word	0x00010007

08007bf4 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	b084      	sub	sp, #16
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
 8007bfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007bfe:	2300      	movs	r3, #0
 8007c00:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	2b0c      	cmp	r3, #12
 8007c06:	d855      	bhi.n	8007cb4 <HAL_TIM_PWM_Stop_DMA+0xc0>
 8007c08:	a201      	add	r2, pc, #4	; (adr r2, 8007c10 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8007c0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c0e:	bf00      	nop
 8007c10:	08007c45 	.word	0x08007c45
 8007c14:	08007cb5 	.word	0x08007cb5
 8007c18:	08007cb5 	.word	0x08007cb5
 8007c1c:	08007cb5 	.word	0x08007cb5
 8007c20:	08007c61 	.word	0x08007c61
 8007c24:	08007cb5 	.word	0x08007cb5
 8007c28:	08007cb5 	.word	0x08007cb5
 8007c2c:	08007cb5 	.word	0x08007cb5
 8007c30:	08007c7d 	.word	0x08007c7d
 8007c34:	08007cb5 	.word	0x08007cb5
 8007c38:	08007cb5 	.word	0x08007cb5
 8007c3c:	08007cb5 	.word	0x08007cb5
 8007c40:	08007c99 	.word	0x08007c99
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	68da      	ldr	r2, [r3, #12]
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007c52:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c58:	4618      	mov	r0, r3
 8007c5a:	f7fd ff13 	bl	8005a84 <HAL_DMA_Abort_IT>
      break;
 8007c5e:	e02c      	b.n	8007cba <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	68da      	ldr	r2, [r3, #12]
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c6e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c74:	4618      	mov	r0, r3
 8007c76:	f7fd ff05 	bl	8005a84 <HAL_DMA_Abort_IT>
      break;
 8007c7a:	e01e      	b.n	8007cba <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	68da      	ldr	r2, [r3, #12]
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007c8a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c90:	4618      	mov	r0, r3
 8007c92:	f7fd fef7 	bl	8005a84 <HAL_DMA_Abort_IT>
      break;
 8007c96:	e010      	b.n	8007cba <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	68da      	ldr	r2, [r3, #12]
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007ca6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cac:	4618      	mov	r0, r3
 8007cae:	f7fd fee9 	bl	8005a84 <HAL_DMA_Abort_IT>
      break;
 8007cb2:	e002      	b.n	8007cba <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8007cb4:	2301      	movs	r3, #1
 8007cb6:	73fb      	strb	r3, [r7, #15]
      break;
 8007cb8:	bf00      	nop
  }

  if (status == HAL_OK)
 8007cba:	7bfb      	ldrb	r3, [r7, #15]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d176      	bne.n	8007dae <HAL_TIM_PWM_Stop_DMA+0x1ba>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	6839      	ldr	r1, [r7, #0]
 8007cc8:	4618      	mov	r0, r3
 8007cca:	f000 feb9 	bl	8008a40 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	4a39      	ldr	r2, [pc, #228]	; (8007db8 <HAL_TIM_PWM_Stop_DMA+0x1c4>)
 8007cd4:	4293      	cmp	r3, r2
 8007cd6:	d009      	beq.n	8007cec <HAL_TIM_PWM_Stop_DMA+0xf8>
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	4a37      	ldr	r2, [pc, #220]	; (8007dbc <HAL_TIM_PWM_Stop_DMA+0x1c8>)
 8007cde:	4293      	cmp	r3, r2
 8007ce0:	d004      	beq.n	8007cec <HAL_TIM_PWM_Stop_DMA+0xf8>
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	4a36      	ldr	r2, [pc, #216]	; (8007dc0 <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d101      	bne.n	8007cf0 <HAL_TIM_PWM_Stop_DMA+0xfc>
 8007cec:	2301      	movs	r3, #1
 8007cee:	e000      	b.n	8007cf2 <HAL_TIM_PWM_Stop_DMA+0xfe>
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d017      	beq.n	8007d26 <HAL_TIM_PWM_Stop_DMA+0x132>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	6a1a      	ldr	r2, [r3, #32]
 8007cfc:	f241 1311 	movw	r3, #4369	; 0x1111
 8007d00:	4013      	ands	r3, r2
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d10f      	bne.n	8007d26 <HAL_TIM_PWM_Stop_DMA+0x132>
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	6a1a      	ldr	r2, [r3, #32]
 8007d0c:	f240 4344 	movw	r3, #1092	; 0x444
 8007d10:	4013      	ands	r3, r2
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d107      	bne.n	8007d26 <HAL_TIM_PWM_Stop_DMA+0x132>
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007d24:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	6a1a      	ldr	r2, [r3, #32]
 8007d2c:	f241 1311 	movw	r3, #4369	; 0x1111
 8007d30:	4013      	ands	r3, r2
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d10f      	bne.n	8007d56 <HAL_TIM_PWM_Stop_DMA+0x162>
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	6a1a      	ldr	r2, [r3, #32]
 8007d3c:	f240 4344 	movw	r3, #1092	; 0x444
 8007d40:	4013      	ands	r3, r2
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d107      	bne.n	8007d56 <HAL_TIM_PWM_Stop_DMA+0x162>
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	681a      	ldr	r2, [r3, #0]
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f022 0201 	bic.w	r2, r2, #1
 8007d54:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d104      	bne.n	8007d66 <HAL_TIM_PWM_Stop_DMA+0x172>
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2201      	movs	r2, #1
 8007d60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007d64:	e023      	b.n	8007dae <HAL_TIM_PWM_Stop_DMA+0x1ba>
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	2b04      	cmp	r3, #4
 8007d6a:	d104      	bne.n	8007d76 <HAL_TIM_PWM_Stop_DMA+0x182>
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2201      	movs	r2, #1
 8007d70:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007d74:	e01b      	b.n	8007dae <HAL_TIM_PWM_Stop_DMA+0x1ba>
 8007d76:	683b      	ldr	r3, [r7, #0]
 8007d78:	2b08      	cmp	r3, #8
 8007d7a:	d104      	bne.n	8007d86 <HAL_TIM_PWM_Stop_DMA+0x192>
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2201      	movs	r2, #1
 8007d80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007d84:	e013      	b.n	8007dae <HAL_TIM_PWM_Stop_DMA+0x1ba>
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	2b0c      	cmp	r3, #12
 8007d8a:	d104      	bne.n	8007d96 <HAL_TIM_PWM_Stop_DMA+0x1a2>
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2201      	movs	r2, #1
 8007d90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007d94:	e00b      	b.n	8007dae <HAL_TIM_PWM_Stop_DMA+0x1ba>
 8007d96:	683b      	ldr	r3, [r7, #0]
 8007d98:	2b10      	cmp	r3, #16
 8007d9a:	d104      	bne.n	8007da6 <HAL_TIM_PWM_Stop_DMA+0x1b2>
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2201      	movs	r2, #1
 8007da0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007da4:	e003      	b.n	8007dae <HAL_TIM_PWM_Stop_DMA+0x1ba>
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	2201      	movs	r2, #1
 8007daa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  }

  /* Return function status */
  return status;
 8007dae:	7bfb      	ldrb	r3, [r7, #15]
}
 8007db0:	4618      	mov	r0, r3
 8007db2:	3710      	adds	r7, #16
 8007db4:	46bd      	mov	sp, r7
 8007db6:	bd80      	pop	{r7, pc}
 8007db8:	40012c00 	.word	0x40012c00
 8007dbc:	40014000 	.word	0x40014000
 8007dc0:	40014400 	.word	0x40014400

08007dc4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b086      	sub	sp, #24
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	60f8      	str	r0, [r7, #12]
 8007dcc:	60b9      	str	r1, [r7, #8]
 8007dce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007dda:	2b01      	cmp	r3, #1
 8007ddc:	d101      	bne.n	8007de2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007dde:	2302      	movs	r3, #2
 8007de0:	e0ff      	b.n	8007fe2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	2201      	movs	r2, #1
 8007de6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2b14      	cmp	r3, #20
 8007dee:	f200 80f0 	bhi.w	8007fd2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007df2:	a201      	add	r2, pc, #4	; (adr r2, 8007df8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007df4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007df8:	08007e4d 	.word	0x08007e4d
 8007dfc:	08007fd3 	.word	0x08007fd3
 8007e00:	08007fd3 	.word	0x08007fd3
 8007e04:	08007fd3 	.word	0x08007fd3
 8007e08:	08007e8d 	.word	0x08007e8d
 8007e0c:	08007fd3 	.word	0x08007fd3
 8007e10:	08007fd3 	.word	0x08007fd3
 8007e14:	08007fd3 	.word	0x08007fd3
 8007e18:	08007ecf 	.word	0x08007ecf
 8007e1c:	08007fd3 	.word	0x08007fd3
 8007e20:	08007fd3 	.word	0x08007fd3
 8007e24:	08007fd3 	.word	0x08007fd3
 8007e28:	08007f0f 	.word	0x08007f0f
 8007e2c:	08007fd3 	.word	0x08007fd3
 8007e30:	08007fd3 	.word	0x08007fd3
 8007e34:	08007fd3 	.word	0x08007fd3
 8007e38:	08007f51 	.word	0x08007f51
 8007e3c:	08007fd3 	.word	0x08007fd3
 8007e40:	08007fd3 	.word	0x08007fd3
 8007e44:	08007fd3 	.word	0x08007fd3
 8007e48:	08007f91 	.word	0x08007f91
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	68b9      	ldr	r1, [r7, #8]
 8007e52:	4618      	mov	r0, r3
 8007e54:	f000 fadc 	bl	8008410 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	699a      	ldr	r2, [r3, #24]
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f042 0208 	orr.w	r2, r2, #8
 8007e66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	699a      	ldr	r2, [r3, #24]
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	f022 0204 	bic.w	r2, r2, #4
 8007e76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	6999      	ldr	r1, [r3, #24]
 8007e7e:	68bb      	ldr	r3, [r7, #8]
 8007e80:	691a      	ldr	r2, [r3, #16]
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	430a      	orrs	r2, r1
 8007e88:	619a      	str	r2, [r3, #24]
      break;
 8007e8a:	e0a5      	b.n	8007fd8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	68b9      	ldr	r1, [r7, #8]
 8007e92:	4618      	mov	r0, r3
 8007e94:	f000 fb38 	bl	8008508 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	699a      	ldr	r2, [r3, #24]
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007ea6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	699a      	ldr	r2, [r3, #24]
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007eb6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	6999      	ldr	r1, [r3, #24]
 8007ebe:	68bb      	ldr	r3, [r7, #8]
 8007ec0:	691b      	ldr	r3, [r3, #16]
 8007ec2:	021a      	lsls	r2, r3, #8
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	430a      	orrs	r2, r1
 8007eca:	619a      	str	r2, [r3, #24]
      break;
 8007ecc:	e084      	b.n	8007fd8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	68b9      	ldr	r1, [r7, #8]
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	f000 fb91 	bl	80085fc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	69da      	ldr	r2, [r3, #28]
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f042 0208 	orr.w	r2, r2, #8
 8007ee8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	69da      	ldr	r2, [r3, #28]
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f022 0204 	bic.w	r2, r2, #4
 8007ef8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	69d9      	ldr	r1, [r3, #28]
 8007f00:	68bb      	ldr	r3, [r7, #8]
 8007f02:	691a      	ldr	r2, [r3, #16]
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	430a      	orrs	r2, r1
 8007f0a:	61da      	str	r2, [r3, #28]
      break;
 8007f0c:	e064      	b.n	8007fd8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	68b9      	ldr	r1, [r7, #8]
 8007f14:	4618      	mov	r0, r3
 8007f16:	f000 fbe9 	bl	80086ec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	69da      	ldr	r2, [r3, #28]
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007f28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	69da      	ldr	r2, [r3, #28]
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007f38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	69d9      	ldr	r1, [r3, #28]
 8007f40:	68bb      	ldr	r3, [r7, #8]
 8007f42:	691b      	ldr	r3, [r3, #16]
 8007f44:	021a      	lsls	r2, r3, #8
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	430a      	orrs	r2, r1
 8007f4c:	61da      	str	r2, [r3, #28]
      break;
 8007f4e:	e043      	b.n	8007fd8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	68b9      	ldr	r1, [r7, #8]
 8007f56:	4618      	mov	r0, r3
 8007f58:	f000 fc26 	bl	80087a8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	f042 0208 	orr.w	r2, r2, #8
 8007f6a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f022 0204 	bic.w	r2, r2, #4
 8007f7a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007f82:	68bb      	ldr	r3, [r7, #8]
 8007f84:	691a      	ldr	r2, [r3, #16]
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	430a      	orrs	r2, r1
 8007f8c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007f8e:	e023      	b.n	8007fd8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	68b9      	ldr	r1, [r7, #8]
 8007f96:	4618      	mov	r0, r3
 8007f98:	f000 fc5e 	bl	8008858 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007faa:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007fba:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	691b      	ldr	r3, [r3, #16]
 8007fc6:	021a      	lsls	r2, r3, #8
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	430a      	orrs	r2, r1
 8007fce:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007fd0:	e002      	b.n	8007fd8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	75fb      	strb	r3, [r7, #23]
      break;
 8007fd6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	2200      	movs	r2, #0
 8007fdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007fe0:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	3718      	adds	r7, #24
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	bd80      	pop	{r7, pc}
 8007fea:	bf00      	nop

08007fec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b084      	sub	sp, #16
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
 8007ff4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008000:	2b01      	cmp	r3, #1
 8008002:	d101      	bne.n	8008008 <HAL_TIM_ConfigClockSource+0x1c>
 8008004:	2302      	movs	r3, #2
 8008006:	e0b6      	b.n	8008176 <HAL_TIM_ConfigClockSource+0x18a>
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2201      	movs	r2, #1
 800800c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2202      	movs	r2, #2
 8008014:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	689b      	ldr	r3, [r3, #8]
 800801e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008020:	68bb      	ldr	r3, [r7, #8]
 8008022:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008026:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800802a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800802c:	68bb      	ldr	r3, [r7, #8]
 800802e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008032:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	68ba      	ldr	r2, [r7, #8]
 800803a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008044:	d03e      	beq.n	80080c4 <HAL_TIM_ConfigClockSource+0xd8>
 8008046:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800804a:	f200 8087 	bhi.w	800815c <HAL_TIM_ConfigClockSource+0x170>
 800804e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008052:	f000 8086 	beq.w	8008162 <HAL_TIM_ConfigClockSource+0x176>
 8008056:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800805a:	d87f      	bhi.n	800815c <HAL_TIM_ConfigClockSource+0x170>
 800805c:	2b70      	cmp	r3, #112	; 0x70
 800805e:	d01a      	beq.n	8008096 <HAL_TIM_ConfigClockSource+0xaa>
 8008060:	2b70      	cmp	r3, #112	; 0x70
 8008062:	d87b      	bhi.n	800815c <HAL_TIM_ConfigClockSource+0x170>
 8008064:	2b60      	cmp	r3, #96	; 0x60
 8008066:	d050      	beq.n	800810a <HAL_TIM_ConfigClockSource+0x11e>
 8008068:	2b60      	cmp	r3, #96	; 0x60
 800806a:	d877      	bhi.n	800815c <HAL_TIM_ConfigClockSource+0x170>
 800806c:	2b50      	cmp	r3, #80	; 0x50
 800806e:	d03c      	beq.n	80080ea <HAL_TIM_ConfigClockSource+0xfe>
 8008070:	2b50      	cmp	r3, #80	; 0x50
 8008072:	d873      	bhi.n	800815c <HAL_TIM_ConfigClockSource+0x170>
 8008074:	2b40      	cmp	r3, #64	; 0x40
 8008076:	d058      	beq.n	800812a <HAL_TIM_ConfigClockSource+0x13e>
 8008078:	2b40      	cmp	r3, #64	; 0x40
 800807a:	d86f      	bhi.n	800815c <HAL_TIM_ConfigClockSource+0x170>
 800807c:	2b30      	cmp	r3, #48	; 0x30
 800807e:	d064      	beq.n	800814a <HAL_TIM_ConfigClockSource+0x15e>
 8008080:	2b30      	cmp	r3, #48	; 0x30
 8008082:	d86b      	bhi.n	800815c <HAL_TIM_ConfigClockSource+0x170>
 8008084:	2b20      	cmp	r3, #32
 8008086:	d060      	beq.n	800814a <HAL_TIM_ConfigClockSource+0x15e>
 8008088:	2b20      	cmp	r3, #32
 800808a:	d867      	bhi.n	800815c <HAL_TIM_ConfigClockSource+0x170>
 800808c:	2b00      	cmp	r3, #0
 800808e:	d05c      	beq.n	800814a <HAL_TIM_ConfigClockSource+0x15e>
 8008090:	2b10      	cmp	r3, #16
 8008092:	d05a      	beq.n	800814a <HAL_TIM_ConfigClockSource+0x15e>
 8008094:	e062      	b.n	800815c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80080a6:	f000 fcab 	bl	8008a00 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	689b      	ldr	r3, [r3, #8]
 80080b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80080b2:	68bb      	ldr	r3, [r7, #8]
 80080b4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80080b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	68ba      	ldr	r2, [r7, #8]
 80080c0:	609a      	str	r2, [r3, #8]
      break;
 80080c2:	e04f      	b.n	8008164 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80080cc:	683b      	ldr	r3, [r7, #0]
 80080ce:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80080d4:	f000 fc94 	bl	8008a00 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	689a      	ldr	r2, [r3, #8]
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80080e6:	609a      	str	r2, [r3, #8]
      break;
 80080e8:	e03c      	b.n	8008164 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80080ee:	683b      	ldr	r3, [r7, #0]
 80080f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80080f6:	461a      	mov	r2, r3
 80080f8:	f000 fc08 	bl	800890c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	2150      	movs	r1, #80	; 0x50
 8008102:	4618      	mov	r0, r3
 8008104:	f000 fc61 	bl	80089ca <TIM_ITRx_SetConfig>
      break;
 8008108:	e02c      	b.n	8008164 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008116:	461a      	mov	r2, r3
 8008118:	f000 fc27 	bl	800896a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	2160      	movs	r1, #96	; 0x60
 8008122:	4618      	mov	r0, r3
 8008124:	f000 fc51 	bl	80089ca <TIM_ITRx_SetConfig>
      break;
 8008128:	e01c      	b.n	8008164 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008132:	683b      	ldr	r3, [r7, #0]
 8008134:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008136:	461a      	mov	r2, r3
 8008138:	f000 fbe8 	bl	800890c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	2140      	movs	r1, #64	; 0x40
 8008142:	4618      	mov	r0, r3
 8008144:	f000 fc41 	bl	80089ca <TIM_ITRx_SetConfig>
      break;
 8008148:	e00c      	b.n	8008164 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681a      	ldr	r2, [r3, #0]
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	4619      	mov	r1, r3
 8008154:	4610      	mov	r0, r2
 8008156:	f000 fc38 	bl	80089ca <TIM_ITRx_SetConfig>
      break;
 800815a:	e003      	b.n	8008164 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800815c:	2301      	movs	r3, #1
 800815e:	73fb      	strb	r3, [r7, #15]
      break;
 8008160:	e000      	b.n	8008164 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8008162:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2201      	movs	r2, #1
 8008168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2200      	movs	r2, #0
 8008170:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008174:	7bfb      	ldrb	r3, [r7, #15]
}
 8008176:	4618      	mov	r0, r3
 8008178:	3710      	adds	r7, #16
 800817a:	46bd      	mov	sp, r7
 800817c:	bd80      	pop	{r7, pc}

0800817e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800817e:	b480      	push	{r7}
 8008180:	b083      	sub	sp, #12
 8008182:	af00      	add	r7, sp, #0
 8008184:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8008186:	bf00      	nop
 8008188:	370c      	adds	r7, #12
 800818a:	46bd      	mov	sp, r7
 800818c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008190:	4770      	bx	lr

08008192 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8008192:	b480      	push	{r7}
 8008194:	b083      	sub	sp, #12
 8008196:	af00      	add	r7, sp, #0
 8008198:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800819a:	bf00      	nop
 800819c:	370c      	adds	r7, #12
 800819e:	46bd      	mov	sp, r7
 80081a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a4:	4770      	bx	lr

080081a6 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80081a6:	b580      	push	{r7, lr}
 80081a8:	b084      	sub	sp, #16
 80081aa:	af00      	add	r7, sp, #0
 80081ac:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081b2:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081b8:	687a      	ldr	r2, [r7, #4]
 80081ba:	429a      	cmp	r2, r3
 80081bc:	d107      	bne.n	80081ce <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	2201      	movs	r2, #1
 80081c2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	2201      	movs	r2, #1
 80081c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80081cc:	e02a      	b.n	8008224 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081d2:	687a      	ldr	r2, [r7, #4]
 80081d4:	429a      	cmp	r2, r3
 80081d6:	d107      	bne.n	80081e8 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	2202      	movs	r2, #2
 80081dc:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	2201      	movs	r2, #1
 80081e2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80081e6:	e01d      	b.n	8008224 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081ec:	687a      	ldr	r2, [r7, #4]
 80081ee:	429a      	cmp	r2, r3
 80081f0:	d107      	bne.n	8008202 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	2204      	movs	r2, #4
 80081f6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	2201      	movs	r2, #1
 80081fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008200:	e010      	b.n	8008224 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008206:	687a      	ldr	r2, [r7, #4]
 8008208:	429a      	cmp	r2, r3
 800820a:	d107      	bne.n	800821c <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	2208      	movs	r2, #8
 8008210:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	2201      	movs	r2, #1
 8008216:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800821a:	e003      	b.n	8008224 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	2201      	movs	r2, #1
 8008220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8008224:	68f8      	ldr	r0, [r7, #12]
 8008226:	f7ff ffb4 	bl	8008192 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	2200      	movs	r2, #0
 800822e:	771a      	strb	r2, [r3, #28]
}
 8008230:	bf00      	nop
 8008232:	3710      	adds	r7, #16
 8008234:	46bd      	mov	sp, r7
 8008236:	bd80      	pop	{r7, pc}

08008238 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b084      	sub	sp, #16
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008244:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800824a:	687a      	ldr	r2, [r7, #4]
 800824c:	429a      	cmp	r2, r3
 800824e:	d10b      	bne.n	8008268 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	2201      	movs	r2, #1
 8008254:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	69db      	ldr	r3, [r3, #28]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d136      	bne.n	80082cc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	2201      	movs	r2, #1
 8008262:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008266:	e031      	b.n	80082cc <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800826c:	687a      	ldr	r2, [r7, #4]
 800826e:	429a      	cmp	r2, r3
 8008270:	d10b      	bne.n	800828a <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	2202      	movs	r2, #2
 8008276:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	69db      	ldr	r3, [r3, #28]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d125      	bne.n	80082cc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	2201      	movs	r2, #1
 8008284:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008288:	e020      	b.n	80082cc <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800828e:	687a      	ldr	r2, [r7, #4]
 8008290:	429a      	cmp	r2, r3
 8008292:	d10b      	bne.n	80082ac <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	2204      	movs	r2, #4
 8008298:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	69db      	ldr	r3, [r3, #28]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d114      	bne.n	80082cc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	2201      	movs	r2, #1
 80082a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80082aa:	e00f      	b.n	80082cc <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082b0:	687a      	ldr	r2, [r7, #4]
 80082b2:	429a      	cmp	r2, r3
 80082b4:	d10a      	bne.n	80082cc <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	2208      	movs	r2, #8
 80082ba:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	69db      	ldr	r3, [r3, #28]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d103      	bne.n	80082cc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	2201      	movs	r2, #1
 80082c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80082cc:	68f8      	ldr	r0, [r7, #12]
 80082ce:	f001 fb05 	bl	80098dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	2200      	movs	r2, #0
 80082d6:	771a      	strb	r2, [r3, #28]
  //g_tim_pwm_transfer_cmplt = true;

}
 80082d8:	bf00      	nop
 80082da:	3710      	adds	r7, #16
 80082dc:	46bd      	mov	sp, r7
 80082de:	bd80      	pop	{r7, pc}

080082e0 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b084      	sub	sp, #16
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082ec:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082f2:	687a      	ldr	r2, [r7, #4]
 80082f4:	429a      	cmp	r2, r3
 80082f6:	d103      	bne.n	8008300 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	2201      	movs	r2, #1
 80082fc:	771a      	strb	r2, [r3, #28]
 80082fe:	e019      	b.n	8008334 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008304:	687a      	ldr	r2, [r7, #4]
 8008306:	429a      	cmp	r2, r3
 8008308:	d103      	bne.n	8008312 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	2202      	movs	r2, #2
 800830e:	771a      	strb	r2, [r3, #28]
 8008310:	e010      	b.n	8008334 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008316:	687a      	ldr	r2, [r7, #4]
 8008318:	429a      	cmp	r2, r3
 800831a:	d103      	bne.n	8008324 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	2204      	movs	r2, #4
 8008320:	771a      	strb	r2, [r3, #28]
 8008322:	e007      	b.n	8008334 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008328:	687a      	ldr	r2, [r7, #4]
 800832a:	429a      	cmp	r2, r3
 800832c:	d102      	bne.n	8008334 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	2208      	movs	r2, #8
 8008332:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8008334:	68f8      	ldr	r0, [r7, #12]
 8008336:	f7ff ff22 	bl	800817e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	2200      	movs	r2, #0
 800833e:	771a      	strb	r2, [r3, #28]
}
 8008340:	bf00      	nop
 8008342:	3710      	adds	r7, #16
 8008344:	46bd      	mov	sp, r7
 8008346:	bd80      	pop	{r7, pc}

08008348 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008348:	b480      	push	{r7}
 800834a:	b085      	sub	sp, #20
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
 8008350:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	4a2a      	ldr	r2, [pc, #168]	; (8008404 <TIM_Base_SetConfig+0xbc>)
 800835c:	4293      	cmp	r3, r2
 800835e:	d003      	beq.n	8008368 <TIM_Base_SetConfig+0x20>
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008366:	d108      	bne.n	800837a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800836e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	685b      	ldr	r3, [r3, #4]
 8008374:	68fa      	ldr	r2, [r7, #12]
 8008376:	4313      	orrs	r3, r2
 8008378:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	4a21      	ldr	r2, [pc, #132]	; (8008404 <TIM_Base_SetConfig+0xbc>)
 800837e:	4293      	cmp	r3, r2
 8008380:	d00b      	beq.n	800839a <TIM_Base_SetConfig+0x52>
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008388:	d007      	beq.n	800839a <TIM_Base_SetConfig+0x52>
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	4a1e      	ldr	r2, [pc, #120]	; (8008408 <TIM_Base_SetConfig+0xc0>)
 800838e:	4293      	cmp	r3, r2
 8008390:	d003      	beq.n	800839a <TIM_Base_SetConfig+0x52>
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	4a1d      	ldr	r2, [pc, #116]	; (800840c <TIM_Base_SetConfig+0xc4>)
 8008396:	4293      	cmp	r3, r2
 8008398:	d108      	bne.n	80083ac <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80083a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80083a2:	683b      	ldr	r3, [r7, #0]
 80083a4:	68db      	ldr	r3, [r3, #12]
 80083a6:	68fa      	ldr	r2, [r7, #12]
 80083a8:	4313      	orrs	r3, r2
 80083aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80083b2:	683b      	ldr	r3, [r7, #0]
 80083b4:	695b      	ldr	r3, [r3, #20]
 80083b6:	4313      	orrs	r3, r2
 80083b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	68fa      	ldr	r2, [r7, #12]
 80083be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	689a      	ldr	r2, [r3, #8]
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80083c8:	683b      	ldr	r3, [r7, #0]
 80083ca:	681a      	ldr	r2, [r3, #0]
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	4a0c      	ldr	r2, [pc, #48]	; (8008404 <TIM_Base_SetConfig+0xbc>)
 80083d4:	4293      	cmp	r3, r2
 80083d6:	d007      	beq.n	80083e8 <TIM_Base_SetConfig+0xa0>
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	4a0b      	ldr	r2, [pc, #44]	; (8008408 <TIM_Base_SetConfig+0xc0>)
 80083dc:	4293      	cmp	r3, r2
 80083de:	d003      	beq.n	80083e8 <TIM_Base_SetConfig+0xa0>
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	4a0a      	ldr	r2, [pc, #40]	; (800840c <TIM_Base_SetConfig+0xc4>)
 80083e4:	4293      	cmp	r3, r2
 80083e6:	d103      	bne.n	80083f0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	691a      	ldr	r2, [r3, #16]
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2201      	movs	r2, #1
 80083f4:	615a      	str	r2, [r3, #20]
}
 80083f6:	bf00      	nop
 80083f8:	3714      	adds	r7, #20
 80083fa:	46bd      	mov	sp, r7
 80083fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008400:	4770      	bx	lr
 8008402:	bf00      	nop
 8008404:	40012c00 	.word	0x40012c00
 8008408:	40014000 	.word	0x40014000
 800840c:	40014400 	.word	0x40014400

08008410 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008410:	b480      	push	{r7}
 8008412:	b087      	sub	sp, #28
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
 8008418:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	6a1b      	ldr	r3, [r3, #32]
 800841e:	f023 0201 	bic.w	r2, r3, #1
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6a1b      	ldr	r3, [r3, #32]
 800842a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	685b      	ldr	r3, [r3, #4]
 8008430:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	699b      	ldr	r3, [r3, #24]
 8008436:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800843e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008442:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	f023 0303 	bic.w	r3, r3, #3
 800844a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800844c:	683b      	ldr	r3, [r7, #0]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	68fa      	ldr	r2, [r7, #12]
 8008452:	4313      	orrs	r3, r2
 8008454:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008456:	697b      	ldr	r3, [r7, #20]
 8008458:	f023 0302 	bic.w	r3, r3, #2
 800845c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	689b      	ldr	r3, [r3, #8]
 8008462:	697a      	ldr	r2, [r7, #20]
 8008464:	4313      	orrs	r3, r2
 8008466:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	4a24      	ldr	r2, [pc, #144]	; (80084fc <TIM_OC1_SetConfig+0xec>)
 800846c:	4293      	cmp	r3, r2
 800846e:	d007      	beq.n	8008480 <TIM_OC1_SetConfig+0x70>
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	4a23      	ldr	r2, [pc, #140]	; (8008500 <TIM_OC1_SetConfig+0xf0>)
 8008474:	4293      	cmp	r3, r2
 8008476:	d003      	beq.n	8008480 <TIM_OC1_SetConfig+0x70>
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	4a22      	ldr	r2, [pc, #136]	; (8008504 <TIM_OC1_SetConfig+0xf4>)
 800847c:	4293      	cmp	r3, r2
 800847e:	d10c      	bne.n	800849a <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008480:	697b      	ldr	r3, [r7, #20]
 8008482:	f023 0308 	bic.w	r3, r3, #8
 8008486:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008488:	683b      	ldr	r3, [r7, #0]
 800848a:	68db      	ldr	r3, [r3, #12]
 800848c:	697a      	ldr	r2, [r7, #20]
 800848e:	4313      	orrs	r3, r2
 8008490:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008492:	697b      	ldr	r3, [r7, #20]
 8008494:	f023 0304 	bic.w	r3, r3, #4
 8008498:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	4a17      	ldr	r2, [pc, #92]	; (80084fc <TIM_OC1_SetConfig+0xec>)
 800849e:	4293      	cmp	r3, r2
 80084a0:	d007      	beq.n	80084b2 <TIM_OC1_SetConfig+0xa2>
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	4a16      	ldr	r2, [pc, #88]	; (8008500 <TIM_OC1_SetConfig+0xf0>)
 80084a6:	4293      	cmp	r3, r2
 80084a8:	d003      	beq.n	80084b2 <TIM_OC1_SetConfig+0xa2>
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	4a15      	ldr	r2, [pc, #84]	; (8008504 <TIM_OC1_SetConfig+0xf4>)
 80084ae:	4293      	cmp	r3, r2
 80084b0:	d111      	bne.n	80084d6 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80084b2:	693b      	ldr	r3, [r7, #16]
 80084b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80084b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80084ba:	693b      	ldr	r3, [r7, #16]
 80084bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80084c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	695b      	ldr	r3, [r3, #20]
 80084c6:	693a      	ldr	r2, [r7, #16]
 80084c8:	4313      	orrs	r3, r2
 80084ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80084cc:	683b      	ldr	r3, [r7, #0]
 80084ce:	699b      	ldr	r3, [r3, #24]
 80084d0:	693a      	ldr	r2, [r7, #16]
 80084d2:	4313      	orrs	r3, r2
 80084d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	693a      	ldr	r2, [r7, #16]
 80084da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	68fa      	ldr	r2, [r7, #12]
 80084e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	685a      	ldr	r2, [r3, #4]
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	697a      	ldr	r2, [r7, #20]
 80084ee:	621a      	str	r2, [r3, #32]
}
 80084f0:	bf00      	nop
 80084f2:	371c      	adds	r7, #28
 80084f4:	46bd      	mov	sp, r7
 80084f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fa:	4770      	bx	lr
 80084fc:	40012c00 	.word	0x40012c00
 8008500:	40014000 	.word	0x40014000
 8008504:	40014400 	.word	0x40014400

08008508 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008508:	b480      	push	{r7}
 800850a:	b087      	sub	sp, #28
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
 8008510:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6a1b      	ldr	r3, [r3, #32]
 8008516:	f023 0210 	bic.w	r2, r3, #16
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6a1b      	ldr	r3, [r3, #32]
 8008522:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	685b      	ldr	r3, [r3, #4]
 8008528:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	699b      	ldr	r3, [r3, #24]
 800852e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008536:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800853a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008542:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008544:	683b      	ldr	r3, [r7, #0]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	021b      	lsls	r3, r3, #8
 800854a:	68fa      	ldr	r2, [r7, #12]
 800854c:	4313      	orrs	r3, r2
 800854e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008550:	697b      	ldr	r3, [r7, #20]
 8008552:	f023 0320 	bic.w	r3, r3, #32
 8008556:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	689b      	ldr	r3, [r3, #8]
 800855c:	011b      	lsls	r3, r3, #4
 800855e:	697a      	ldr	r2, [r7, #20]
 8008560:	4313      	orrs	r3, r2
 8008562:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	4a22      	ldr	r2, [pc, #136]	; (80085f0 <TIM_OC2_SetConfig+0xe8>)
 8008568:	4293      	cmp	r3, r2
 800856a:	d10d      	bne.n	8008588 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800856c:	697b      	ldr	r3, [r7, #20]
 800856e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008572:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	68db      	ldr	r3, [r3, #12]
 8008578:	011b      	lsls	r3, r3, #4
 800857a:	697a      	ldr	r2, [r7, #20]
 800857c:	4313      	orrs	r3, r2
 800857e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008580:	697b      	ldr	r3, [r7, #20]
 8008582:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008586:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	4a19      	ldr	r2, [pc, #100]	; (80085f0 <TIM_OC2_SetConfig+0xe8>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d007      	beq.n	80085a0 <TIM_OC2_SetConfig+0x98>
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	4a18      	ldr	r2, [pc, #96]	; (80085f4 <TIM_OC2_SetConfig+0xec>)
 8008594:	4293      	cmp	r3, r2
 8008596:	d003      	beq.n	80085a0 <TIM_OC2_SetConfig+0x98>
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	4a17      	ldr	r2, [pc, #92]	; (80085f8 <TIM_OC2_SetConfig+0xf0>)
 800859c:	4293      	cmp	r3, r2
 800859e:	d113      	bne.n	80085c8 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80085a0:	693b      	ldr	r3, [r7, #16]
 80085a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80085a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80085a8:	693b      	ldr	r3, [r7, #16]
 80085aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80085ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	695b      	ldr	r3, [r3, #20]
 80085b4:	009b      	lsls	r3, r3, #2
 80085b6:	693a      	ldr	r2, [r7, #16]
 80085b8:	4313      	orrs	r3, r2
 80085ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	699b      	ldr	r3, [r3, #24]
 80085c0:	009b      	lsls	r3, r3, #2
 80085c2:	693a      	ldr	r2, [r7, #16]
 80085c4:	4313      	orrs	r3, r2
 80085c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	693a      	ldr	r2, [r7, #16]
 80085cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	68fa      	ldr	r2, [r7, #12]
 80085d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80085d4:	683b      	ldr	r3, [r7, #0]
 80085d6:	685a      	ldr	r2, [r3, #4]
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	697a      	ldr	r2, [r7, #20]
 80085e0:	621a      	str	r2, [r3, #32]
}
 80085e2:	bf00      	nop
 80085e4:	371c      	adds	r7, #28
 80085e6:	46bd      	mov	sp, r7
 80085e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ec:	4770      	bx	lr
 80085ee:	bf00      	nop
 80085f0:	40012c00 	.word	0x40012c00
 80085f4:	40014000 	.word	0x40014000
 80085f8:	40014400 	.word	0x40014400

080085fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80085fc:	b480      	push	{r7}
 80085fe:	b087      	sub	sp, #28
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
 8008604:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	6a1b      	ldr	r3, [r3, #32]
 800860a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6a1b      	ldr	r3, [r3, #32]
 8008616:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	685b      	ldr	r3, [r3, #4]
 800861c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	69db      	ldr	r3, [r3, #28]
 8008622:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800862a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800862e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	f023 0303 	bic.w	r3, r3, #3
 8008636:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008638:	683b      	ldr	r3, [r7, #0]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	68fa      	ldr	r2, [r7, #12]
 800863e:	4313      	orrs	r3, r2
 8008640:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008642:	697b      	ldr	r3, [r7, #20]
 8008644:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008648:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800864a:	683b      	ldr	r3, [r7, #0]
 800864c:	689b      	ldr	r3, [r3, #8]
 800864e:	021b      	lsls	r3, r3, #8
 8008650:	697a      	ldr	r2, [r7, #20]
 8008652:	4313      	orrs	r3, r2
 8008654:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	4a21      	ldr	r2, [pc, #132]	; (80086e0 <TIM_OC3_SetConfig+0xe4>)
 800865a:	4293      	cmp	r3, r2
 800865c:	d10d      	bne.n	800867a <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800865e:	697b      	ldr	r3, [r7, #20]
 8008660:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008664:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008666:	683b      	ldr	r3, [r7, #0]
 8008668:	68db      	ldr	r3, [r3, #12]
 800866a:	021b      	lsls	r3, r3, #8
 800866c:	697a      	ldr	r2, [r7, #20]
 800866e:	4313      	orrs	r3, r2
 8008670:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008672:	697b      	ldr	r3, [r7, #20]
 8008674:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008678:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	4a18      	ldr	r2, [pc, #96]	; (80086e0 <TIM_OC3_SetConfig+0xe4>)
 800867e:	4293      	cmp	r3, r2
 8008680:	d007      	beq.n	8008692 <TIM_OC3_SetConfig+0x96>
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	4a17      	ldr	r2, [pc, #92]	; (80086e4 <TIM_OC3_SetConfig+0xe8>)
 8008686:	4293      	cmp	r3, r2
 8008688:	d003      	beq.n	8008692 <TIM_OC3_SetConfig+0x96>
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	4a16      	ldr	r2, [pc, #88]	; (80086e8 <TIM_OC3_SetConfig+0xec>)
 800868e:	4293      	cmp	r3, r2
 8008690:	d113      	bne.n	80086ba <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008692:	693b      	ldr	r3, [r7, #16]
 8008694:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008698:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800869a:	693b      	ldr	r3, [r7, #16]
 800869c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80086a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	695b      	ldr	r3, [r3, #20]
 80086a6:	011b      	lsls	r3, r3, #4
 80086a8:	693a      	ldr	r2, [r7, #16]
 80086aa:	4313      	orrs	r3, r2
 80086ac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	699b      	ldr	r3, [r3, #24]
 80086b2:	011b      	lsls	r3, r3, #4
 80086b4:	693a      	ldr	r2, [r7, #16]
 80086b6:	4313      	orrs	r3, r2
 80086b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	693a      	ldr	r2, [r7, #16]
 80086be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	68fa      	ldr	r2, [r7, #12]
 80086c4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	685a      	ldr	r2, [r3, #4]
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	697a      	ldr	r2, [r7, #20]
 80086d2:	621a      	str	r2, [r3, #32]
}
 80086d4:	bf00      	nop
 80086d6:	371c      	adds	r7, #28
 80086d8:	46bd      	mov	sp, r7
 80086da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086de:	4770      	bx	lr
 80086e0:	40012c00 	.word	0x40012c00
 80086e4:	40014000 	.word	0x40014000
 80086e8:	40014400 	.word	0x40014400

080086ec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80086ec:	b480      	push	{r7}
 80086ee:	b087      	sub	sp, #28
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
 80086f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	6a1b      	ldr	r3, [r3, #32]
 80086fa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	6a1b      	ldr	r3, [r3, #32]
 8008706:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	685b      	ldr	r3, [r3, #4]
 800870c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	69db      	ldr	r3, [r3, #28]
 8008712:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800871a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800871e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008726:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008728:	683b      	ldr	r3, [r7, #0]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	021b      	lsls	r3, r3, #8
 800872e:	68fa      	ldr	r2, [r7, #12]
 8008730:	4313      	orrs	r3, r2
 8008732:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008734:	693b      	ldr	r3, [r7, #16]
 8008736:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800873a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800873c:	683b      	ldr	r3, [r7, #0]
 800873e:	689b      	ldr	r3, [r3, #8]
 8008740:	031b      	lsls	r3, r3, #12
 8008742:	693a      	ldr	r2, [r7, #16]
 8008744:	4313      	orrs	r3, r2
 8008746:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	4a14      	ldr	r2, [pc, #80]	; (800879c <TIM_OC4_SetConfig+0xb0>)
 800874c:	4293      	cmp	r3, r2
 800874e:	d007      	beq.n	8008760 <TIM_OC4_SetConfig+0x74>
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	4a13      	ldr	r2, [pc, #76]	; (80087a0 <TIM_OC4_SetConfig+0xb4>)
 8008754:	4293      	cmp	r3, r2
 8008756:	d003      	beq.n	8008760 <TIM_OC4_SetConfig+0x74>
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	4a12      	ldr	r2, [pc, #72]	; (80087a4 <TIM_OC4_SetConfig+0xb8>)
 800875c:	4293      	cmp	r3, r2
 800875e:	d109      	bne.n	8008774 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008760:	697b      	ldr	r3, [r7, #20]
 8008762:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008766:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	695b      	ldr	r3, [r3, #20]
 800876c:	019b      	lsls	r3, r3, #6
 800876e:	697a      	ldr	r2, [r7, #20]
 8008770:	4313      	orrs	r3, r2
 8008772:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	697a      	ldr	r2, [r7, #20]
 8008778:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	68fa      	ldr	r2, [r7, #12]
 800877e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008780:	683b      	ldr	r3, [r7, #0]
 8008782:	685a      	ldr	r2, [r3, #4]
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	693a      	ldr	r2, [r7, #16]
 800878c:	621a      	str	r2, [r3, #32]
}
 800878e:	bf00      	nop
 8008790:	371c      	adds	r7, #28
 8008792:	46bd      	mov	sp, r7
 8008794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008798:	4770      	bx	lr
 800879a:	bf00      	nop
 800879c:	40012c00 	.word	0x40012c00
 80087a0:	40014000 	.word	0x40014000
 80087a4:	40014400 	.word	0x40014400

080087a8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80087a8:	b480      	push	{r7}
 80087aa:	b087      	sub	sp, #28
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
 80087b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	6a1b      	ldr	r3, [r3, #32]
 80087b6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	6a1b      	ldr	r3, [r3, #32]
 80087c2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	685b      	ldr	r3, [r3, #4]
 80087c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80087d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80087da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80087dc:	683b      	ldr	r3, [r7, #0]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	68fa      	ldr	r2, [r7, #12]
 80087e2:	4313      	orrs	r3, r2
 80087e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80087e6:	693b      	ldr	r3, [r7, #16]
 80087e8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80087ec:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80087ee:	683b      	ldr	r3, [r7, #0]
 80087f0:	689b      	ldr	r3, [r3, #8]
 80087f2:	041b      	lsls	r3, r3, #16
 80087f4:	693a      	ldr	r2, [r7, #16]
 80087f6:	4313      	orrs	r3, r2
 80087f8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	4a13      	ldr	r2, [pc, #76]	; (800884c <TIM_OC5_SetConfig+0xa4>)
 80087fe:	4293      	cmp	r3, r2
 8008800:	d007      	beq.n	8008812 <TIM_OC5_SetConfig+0x6a>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	4a12      	ldr	r2, [pc, #72]	; (8008850 <TIM_OC5_SetConfig+0xa8>)
 8008806:	4293      	cmp	r3, r2
 8008808:	d003      	beq.n	8008812 <TIM_OC5_SetConfig+0x6a>
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	4a11      	ldr	r2, [pc, #68]	; (8008854 <TIM_OC5_SetConfig+0xac>)
 800880e:	4293      	cmp	r3, r2
 8008810:	d109      	bne.n	8008826 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008812:	697b      	ldr	r3, [r7, #20]
 8008814:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008818:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	695b      	ldr	r3, [r3, #20]
 800881e:	021b      	lsls	r3, r3, #8
 8008820:	697a      	ldr	r2, [r7, #20]
 8008822:	4313      	orrs	r3, r2
 8008824:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	697a      	ldr	r2, [r7, #20]
 800882a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	68fa      	ldr	r2, [r7, #12]
 8008830:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008832:	683b      	ldr	r3, [r7, #0]
 8008834:	685a      	ldr	r2, [r3, #4]
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	693a      	ldr	r2, [r7, #16]
 800883e:	621a      	str	r2, [r3, #32]
}
 8008840:	bf00      	nop
 8008842:	371c      	adds	r7, #28
 8008844:	46bd      	mov	sp, r7
 8008846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884a:	4770      	bx	lr
 800884c:	40012c00 	.word	0x40012c00
 8008850:	40014000 	.word	0x40014000
 8008854:	40014400 	.word	0x40014400

08008858 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008858:	b480      	push	{r7}
 800885a:	b087      	sub	sp, #28
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]
 8008860:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	6a1b      	ldr	r3, [r3, #32]
 8008866:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	6a1b      	ldr	r3, [r3, #32]
 8008872:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	685b      	ldr	r3, [r3, #4]
 8008878:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800887e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008886:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800888a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800888c:	683b      	ldr	r3, [r7, #0]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	021b      	lsls	r3, r3, #8
 8008892:	68fa      	ldr	r2, [r7, #12]
 8008894:	4313      	orrs	r3, r2
 8008896:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008898:	693b      	ldr	r3, [r7, #16]
 800889a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800889e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80088a0:	683b      	ldr	r3, [r7, #0]
 80088a2:	689b      	ldr	r3, [r3, #8]
 80088a4:	051b      	lsls	r3, r3, #20
 80088a6:	693a      	ldr	r2, [r7, #16]
 80088a8:	4313      	orrs	r3, r2
 80088aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	4a14      	ldr	r2, [pc, #80]	; (8008900 <TIM_OC6_SetConfig+0xa8>)
 80088b0:	4293      	cmp	r3, r2
 80088b2:	d007      	beq.n	80088c4 <TIM_OC6_SetConfig+0x6c>
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	4a13      	ldr	r2, [pc, #76]	; (8008904 <TIM_OC6_SetConfig+0xac>)
 80088b8:	4293      	cmp	r3, r2
 80088ba:	d003      	beq.n	80088c4 <TIM_OC6_SetConfig+0x6c>
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	4a12      	ldr	r2, [pc, #72]	; (8008908 <TIM_OC6_SetConfig+0xb0>)
 80088c0:	4293      	cmp	r3, r2
 80088c2:	d109      	bne.n	80088d8 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80088c4:	697b      	ldr	r3, [r7, #20]
 80088c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80088ca:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	695b      	ldr	r3, [r3, #20]
 80088d0:	029b      	lsls	r3, r3, #10
 80088d2:	697a      	ldr	r2, [r7, #20]
 80088d4:	4313      	orrs	r3, r2
 80088d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	697a      	ldr	r2, [r7, #20]
 80088dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	68fa      	ldr	r2, [r7, #12]
 80088e2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80088e4:	683b      	ldr	r3, [r7, #0]
 80088e6:	685a      	ldr	r2, [r3, #4]
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	693a      	ldr	r2, [r7, #16]
 80088f0:	621a      	str	r2, [r3, #32]
}
 80088f2:	bf00      	nop
 80088f4:	371c      	adds	r7, #28
 80088f6:	46bd      	mov	sp, r7
 80088f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fc:	4770      	bx	lr
 80088fe:	bf00      	nop
 8008900:	40012c00 	.word	0x40012c00
 8008904:	40014000 	.word	0x40014000
 8008908:	40014400 	.word	0x40014400

0800890c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800890c:	b480      	push	{r7}
 800890e:	b087      	sub	sp, #28
 8008910:	af00      	add	r7, sp, #0
 8008912:	60f8      	str	r0, [r7, #12]
 8008914:	60b9      	str	r1, [r7, #8]
 8008916:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	6a1b      	ldr	r3, [r3, #32]
 800891c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	6a1b      	ldr	r3, [r3, #32]
 8008922:	f023 0201 	bic.w	r2, r3, #1
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	699b      	ldr	r3, [r3, #24]
 800892e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008930:	693b      	ldr	r3, [r7, #16]
 8008932:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008936:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	011b      	lsls	r3, r3, #4
 800893c:	693a      	ldr	r2, [r7, #16]
 800893e:	4313      	orrs	r3, r2
 8008940:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008942:	697b      	ldr	r3, [r7, #20]
 8008944:	f023 030a 	bic.w	r3, r3, #10
 8008948:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800894a:	697a      	ldr	r2, [r7, #20]
 800894c:	68bb      	ldr	r3, [r7, #8]
 800894e:	4313      	orrs	r3, r2
 8008950:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	693a      	ldr	r2, [r7, #16]
 8008956:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	697a      	ldr	r2, [r7, #20]
 800895c:	621a      	str	r2, [r3, #32]
}
 800895e:	bf00      	nop
 8008960:	371c      	adds	r7, #28
 8008962:	46bd      	mov	sp, r7
 8008964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008968:	4770      	bx	lr

0800896a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800896a:	b480      	push	{r7}
 800896c:	b087      	sub	sp, #28
 800896e:	af00      	add	r7, sp, #0
 8008970:	60f8      	str	r0, [r7, #12]
 8008972:	60b9      	str	r1, [r7, #8]
 8008974:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	6a1b      	ldr	r3, [r3, #32]
 800897a:	f023 0210 	bic.w	r2, r3, #16
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	699b      	ldr	r3, [r3, #24]
 8008986:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	6a1b      	ldr	r3, [r3, #32]
 800898c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800898e:	697b      	ldr	r3, [r7, #20]
 8008990:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008994:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	031b      	lsls	r3, r3, #12
 800899a:	697a      	ldr	r2, [r7, #20]
 800899c:	4313      	orrs	r3, r2
 800899e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80089a0:	693b      	ldr	r3, [r7, #16]
 80089a2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80089a6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80089a8:	68bb      	ldr	r3, [r7, #8]
 80089aa:	011b      	lsls	r3, r3, #4
 80089ac:	693a      	ldr	r2, [r7, #16]
 80089ae:	4313      	orrs	r3, r2
 80089b0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	697a      	ldr	r2, [r7, #20]
 80089b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	693a      	ldr	r2, [r7, #16]
 80089bc:	621a      	str	r2, [r3, #32]
}
 80089be:	bf00      	nop
 80089c0:	371c      	adds	r7, #28
 80089c2:	46bd      	mov	sp, r7
 80089c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c8:	4770      	bx	lr

080089ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80089ca:	b480      	push	{r7}
 80089cc:	b085      	sub	sp, #20
 80089ce:	af00      	add	r7, sp, #0
 80089d0:	6078      	str	r0, [r7, #4]
 80089d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	689b      	ldr	r3, [r3, #8]
 80089d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80089e2:	683a      	ldr	r2, [r7, #0]
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	4313      	orrs	r3, r2
 80089e8:	f043 0307 	orr.w	r3, r3, #7
 80089ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	68fa      	ldr	r2, [r7, #12]
 80089f2:	609a      	str	r2, [r3, #8]
}
 80089f4:	bf00      	nop
 80089f6:	3714      	adds	r7, #20
 80089f8:	46bd      	mov	sp, r7
 80089fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fe:	4770      	bx	lr

08008a00 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008a00:	b480      	push	{r7}
 8008a02:	b087      	sub	sp, #28
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	60f8      	str	r0, [r7, #12]
 8008a08:	60b9      	str	r1, [r7, #8]
 8008a0a:	607a      	str	r2, [r7, #4]
 8008a0c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	689b      	ldr	r3, [r3, #8]
 8008a12:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008a14:	697b      	ldr	r3, [r7, #20]
 8008a16:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008a1a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008a1c:	683b      	ldr	r3, [r7, #0]
 8008a1e:	021a      	lsls	r2, r3, #8
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	431a      	orrs	r2, r3
 8008a24:	68bb      	ldr	r3, [r7, #8]
 8008a26:	4313      	orrs	r3, r2
 8008a28:	697a      	ldr	r2, [r7, #20]
 8008a2a:	4313      	orrs	r3, r2
 8008a2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	697a      	ldr	r2, [r7, #20]
 8008a32:	609a      	str	r2, [r3, #8]
}
 8008a34:	bf00      	nop
 8008a36:	371c      	adds	r7, #28
 8008a38:	46bd      	mov	sp, r7
 8008a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3e:	4770      	bx	lr

08008a40 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008a40:	b480      	push	{r7}
 8008a42:	b087      	sub	sp, #28
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	60f8      	str	r0, [r7, #12]
 8008a48:	60b9      	str	r1, [r7, #8]
 8008a4a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	f003 031f 	and.w	r3, r3, #31
 8008a52:	2201      	movs	r2, #1
 8008a54:	fa02 f303 	lsl.w	r3, r2, r3
 8008a58:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	6a1a      	ldr	r2, [r3, #32]
 8008a5e:	697b      	ldr	r3, [r7, #20]
 8008a60:	43db      	mvns	r3, r3
 8008a62:	401a      	ands	r2, r3
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	6a1a      	ldr	r2, [r3, #32]
 8008a6c:	68bb      	ldr	r3, [r7, #8]
 8008a6e:	f003 031f 	and.w	r3, r3, #31
 8008a72:	6879      	ldr	r1, [r7, #4]
 8008a74:	fa01 f303 	lsl.w	r3, r1, r3
 8008a78:	431a      	orrs	r2, r3
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	621a      	str	r2, [r3, #32]
}
 8008a7e:	bf00      	nop
 8008a80:	371c      	adds	r7, #28
 8008a82:	46bd      	mov	sp, r7
 8008a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a88:	4770      	bx	lr
	...

08008a8c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008a8c:	b480      	push	{r7}
 8008a8e:	b085      	sub	sp, #20
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
 8008a94:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008a9c:	2b01      	cmp	r3, #1
 8008a9e:	d101      	bne.n	8008aa4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008aa0:	2302      	movs	r3, #2
 8008aa2:	e04f      	b.n	8008b44 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2201      	movs	r2, #1
 8008aa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2202      	movs	r2, #2
 8008ab0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	685b      	ldr	r3, [r3, #4]
 8008aba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	689b      	ldr	r3, [r3, #8]
 8008ac2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	4a21      	ldr	r2, [pc, #132]	; (8008b50 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8008aca:	4293      	cmp	r3, r2
 8008acc:	d108      	bne.n	8008ae0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008ad4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008ad6:	683b      	ldr	r3, [r7, #0]
 8008ad8:	685b      	ldr	r3, [r3, #4]
 8008ada:	68fa      	ldr	r2, [r7, #12]
 8008adc:	4313      	orrs	r3, r2
 8008ade:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008ae6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	68fa      	ldr	r2, [r7, #12]
 8008aee:	4313      	orrs	r3, r2
 8008af0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	68fa      	ldr	r2, [r7, #12]
 8008af8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	4a14      	ldr	r2, [pc, #80]	; (8008b50 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8008b00:	4293      	cmp	r3, r2
 8008b02:	d009      	beq.n	8008b18 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b0c:	d004      	beq.n	8008b18 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	4a10      	ldr	r2, [pc, #64]	; (8008b54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008b14:	4293      	cmp	r3, r2
 8008b16:	d10c      	bne.n	8008b32 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008b18:	68bb      	ldr	r3, [r7, #8]
 8008b1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008b1e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008b20:	683b      	ldr	r3, [r7, #0]
 8008b22:	689b      	ldr	r3, [r3, #8]
 8008b24:	68ba      	ldr	r2, [r7, #8]
 8008b26:	4313      	orrs	r3, r2
 8008b28:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	68ba      	ldr	r2, [r7, #8]
 8008b30:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	2201      	movs	r2, #1
 8008b36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	2200      	movs	r2, #0
 8008b3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008b42:	2300      	movs	r3, #0
}
 8008b44:	4618      	mov	r0, r3
 8008b46:	3714      	adds	r7, #20
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4e:	4770      	bx	lr
 8008b50:	40012c00 	.word	0x40012c00
 8008b54:	40014000 	.word	0x40014000

08008b58 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008b58:	b480      	push	{r7}
 8008b5a:	b085      	sub	sp, #20
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
 8008b60:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008b62:	2300      	movs	r3, #0
 8008b64:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008b6c:	2b01      	cmp	r3, #1
 8008b6e:	d101      	bne.n	8008b74 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008b70:	2302      	movs	r3, #2
 8008b72:	e060      	b.n	8008c36 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	2201      	movs	r2, #1
 8008b78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008b82:	683b      	ldr	r3, [r7, #0]
 8008b84:	68db      	ldr	r3, [r3, #12]
 8008b86:	4313      	orrs	r3, r2
 8008b88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008b90:	683b      	ldr	r3, [r7, #0]
 8008b92:	689b      	ldr	r3, [r3, #8]
 8008b94:	4313      	orrs	r3, r2
 8008b96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008b9e:	683b      	ldr	r3, [r7, #0]
 8008ba0:	685b      	ldr	r3, [r3, #4]
 8008ba2:	4313      	orrs	r3, r2
 8008ba4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008bac:	683b      	ldr	r3, [r7, #0]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	4313      	orrs	r3, r2
 8008bb2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008bba:	683b      	ldr	r3, [r7, #0]
 8008bbc:	691b      	ldr	r3, [r3, #16]
 8008bbe:	4313      	orrs	r3, r2
 8008bc0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008bc8:	683b      	ldr	r3, [r7, #0]
 8008bca:	695b      	ldr	r3, [r3, #20]
 8008bcc:	4313      	orrs	r3, r2
 8008bce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008bd6:	683b      	ldr	r3, [r7, #0]
 8008bd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bda:	4313      	orrs	r3, r2
 8008bdc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8008be4:	683b      	ldr	r3, [r7, #0]
 8008be6:	699b      	ldr	r3, [r3, #24]
 8008be8:	041b      	lsls	r3, r3, #16
 8008bea:	4313      	orrs	r3, r2
 8008bec:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	4a14      	ldr	r2, [pc, #80]	; (8008c44 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8008bf4:	4293      	cmp	r3, r2
 8008bf6:	d115      	bne.n	8008c24 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8008bfe:	683b      	ldr	r3, [r7, #0]
 8008c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c02:	051b      	lsls	r3, r3, #20
 8008c04:	4313      	orrs	r3, r2
 8008c06:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008c0e:	683b      	ldr	r3, [r7, #0]
 8008c10:	69db      	ldr	r3, [r3, #28]
 8008c12:	4313      	orrs	r3, r2
 8008c14:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8008c1c:	683b      	ldr	r3, [r7, #0]
 8008c1e:	6a1b      	ldr	r3, [r3, #32]
 8008c20:	4313      	orrs	r3, r2
 8008c22:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	68fa      	ldr	r2, [r7, #12]
 8008c2a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	2200      	movs	r2, #0
 8008c30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008c34:	2300      	movs	r3, #0
}
 8008c36:	4618      	mov	r0, r3
 8008c38:	3714      	adds	r7, #20
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c40:	4770      	bx	lr
 8008c42:	bf00      	nop
 8008c44:	40012c00 	.word	0x40012c00

08008c48 <board_init_common_rtc_init>:
uint32_t g_button_on_count[NUM_PUSH_BUTTONS] = {0};
bool button_press_state[NUM_PUSH_BUTTONS] = {false};
extern UART_HandleTypeDef      gh_host_usart;

static void board_init_common_rtc_init(void)
{
 8008c48:	b580      	push	{r7, lr}
 8008c4a:	af00      	add	r7, sp, #0
    g_rtc_handle.Instance = RTC;
 8008c4c:	4b10      	ldr	r3, [pc, #64]	; (8008c90 <board_init_common_rtc_init+0x48>)
 8008c4e:	4a11      	ldr	r2, [pc, #68]	; (8008c94 <board_init_common_rtc_init+0x4c>)
 8008c50:	601a      	str	r2, [r3, #0]
    g_rtc_handle.Init.HourFormat = RTC_HOURFORMAT_24;
 8008c52:	4b0f      	ldr	r3, [pc, #60]	; (8008c90 <board_init_common_rtc_init+0x48>)
 8008c54:	2200      	movs	r2, #0
 8008c56:	605a      	str	r2, [r3, #4]
    g_rtc_handle.Init.AsynchPrediv = 127;
 8008c58:	4b0d      	ldr	r3, [pc, #52]	; (8008c90 <board_init_common_rtc_init+0x48>)
 8008c5a:	227f      	movs	r2, #127	; 0x7f
 8008c5c:	609a      	str	r2, [r3, #8]
    g_rtc_handle.Init.SynchPrediv = 255;
 8008c5e:	4b0c      	ldr	r3, [pc, #48]	; (8008c90 <board_init_common_rtc_init+0x48>)
 8008c60:	22ff      	movs	r2, #255	; 0xff
 8008c62:	60da      	str	r2, [r3, #12]
    g_rtc_handle.Init.OutPut = RTC_OUTPUT_DISABLE;
 8008c64:	4b0a      	ldr	r3, [pc, #40]	; (8008c90 <board_init_common_rtc_init+0x48>)
 8008c66:	2200      	movs	r2, #0
 8008c68:	611a      	str	r2, [r3, #16]
    g_rtc_handle.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8008c6a:	4b09      	ldr	r3, [pc, #36]	; (8008c90 <board_init_common_rtc_init+0x48>)
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	615a      	str	r2, [r3, #20]
    g_rtc_handle.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8008c70:	4b07      	ldr	r3, [pc, #28]	; (8008c90 <board_init_common_rtc_init+0x48>)
 8008c72:	2200      	movs	r2, #0
 8008c74:	619a      	str	r2, [r3, #24]
    g_rtc_handle.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8008c76:	4b06      	ldr	r3, [pc, #24]	; (8008c90 <board_init_common_rtc_init+0x48>)
 8008c78:	2200      	movs	r2, #0
 8008c7a:	61da      	str	r2, [r3, #28]
    if (HAL_RTC_Init(&g_rtc_handle) != HAL_OK) Error_Handler();
 8008c7c:	4804      	ldr	r0, [pc, #16]	; (8008c90 <board_init_common_rtc_init+0x48>)
 8008c7e:	f7fe fc01 	bl	8007484 <HAL_RTC_Init>
 8008c82:	4603      	mov	r3, r0
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d001      	beq.n	8008c8c <board_init_common_rtc_init+0x44>
 8008c88:	f000 fa4b 	bl	8009122 <Error_Handler>
}
 8008c8c:	bf00      	nop
 8008c8e:	bd80      	pop	{r7, pc}
 8008c90:	20002390 	.word	0x20002390
 8008c94:	40002800 	.word	0x40002800

08008c98 <SystemClock_Config>:

static void SystemClock_Config(void)
{
 8008c98:	b580      	push	{r7, lr}
 8008c9a:	b0ae      	sub	sp, #184	; 0xb8
 8008c9c:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8008c9e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8008ca2:	2244      	movs	r2, #68	; 0x44
 8008ca4:	2100      	movs	r1, #0
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	f001 faf2 	bl	800a290 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8008cac:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	601a      	str	r2, [r3, #0]
 8008cb4:	605a      	str	r2, [r3, #4]
 8008cb6:	609a      	str	r2, [r3, #8]
 8008cb8:	60da      	str	r2, [r3, #12]
 8008cba:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008cbc:	1d3b      	adds	r3, r7, #4
 8008cbe:	225c      	movs	r2, #92	; 0x5c
 8008cc0:	2100      	movs	r1, #0
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	f001 fae4 	bl	800a290 <memset>

    HAL_PWR_EnableBkUpAccess();
 8008cc8:	f7fd f9ee 	bl	80060a8 <HAL_PWR_EnableBkUpAccess>
    __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8008ccc:	4b25      	ldr	r3, [pc, #148]	; (8008d64 <SystemClock_Config+0xcc>)
 8008cce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008cd2:	4a24      	ldr	r2, [pc, #144]	; (8008d64 <SystemClock_Config+0xcc>)
 8008cd4:	f023 0318 	bic.w	r3, r3, #24
 8008cd8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8008cdc:	2305      	movs	r3, #5
 8008cde:	677b      	str	r3, [r7, #116]	; 0x74
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8008ce0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008ce4:	67bb      	str	r3, [r7, #120]	; 0x78
    RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8008ce6:	2301      	movs	r3, #1
 8008ce8:	67fb      	str	r3, [r7, #124]	; 0x7c
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8008cea:	2300      	movs	r3, #0
 8008cec:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) while(1);
 8008cf0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8008cf4:	4618      	mov	r0, r3
 8008cf6:	f7fd fabb 	bl	8006270 <HAL_RCC_OscConfig>
 8008cfa:	4603      	mov	r3, r0
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d000      	beq.n	8008d02 <SystemClock_Config+0x6a>
 8008d00:	e7fe      	b.n	8008d00 <SystemClock_Config+0x68>

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8008d02:	230f      	movs	r3, #15
 8008d04:	663b      	str	r3, [r7, #96]	; 0x60
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8008d06:	2302      	movs	r3, #2
 8008d08:	667b      	str	r3, [r7, #100]	; 0x64
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	66bb      	str	r3, [r7, #104]	; 0x68
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8008d0e:	2300      	movs	r3, #0
 8008d10:	66fb      	str	r3, [r7, #108]	; 0x6c
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8008d12:	2300      	movs	r3, #0
 8008d14:	673b      	str	r3, [r7, #112]	; 0x70

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) while(1);
 8008d16:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8008d1a:	2102      	movs	r1, #2
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	f7fd febb 	bl	8006a98 <HAL_RCC_ClockConfig>
 8008d22:	4603      	mov	r3, r0
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d000      	beq.n	8008d2a <SystemClock_Config+0x92>
 8008d28:	e7fe      	b.n	8008d28 <SystemClock_Config+0x90>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8008d2a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008d2e:	607b      	str	r3, [r7, #4]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8008d30:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008d34:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) Error_Handler();
 8008d36:	1d3b      	adds	r3, r7, #4
 8008d38:	4618      	mov	r0, r3
 8008d3a:	f7fe f899 	bl	8006e70 <HAL_RCCEx_PeriphCLKConfig>
 8008d3e:	4603      	mov	r3, r0
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d001      	beq.n	8008d48 <SystemClock_Config+0xb0>
 8008d44:	f000 f9ed 	bl	8009122 <Error_Handler>
    if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK) Error_Handler();
 8008d48:	f44f 7000 	mov.w	r0, #512	; 0x200
 8008d4c:	f7fd fa3a 	bl	80061c4 <HAL_PWREx_ControlVoltageScaling>
 8008d50:	4603      	mov	r3, r0
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d001      	beq.n	8008d5a <SystemClock_Config+0xc2>
 8008d56:	f000 f9e4 	bl	8009122 <Error_Handler>
}
 8008d5a:	bf00      	nop
 8008d5c:	37b8      	adds	r7, #184	; 0xb8
 8008d5e:	46bd      	mov	sp, r7
 8008d60:	bd80      	pop	{r7, pc}
 8008d62:	bf00      	nop
 8008d64:	40021000 	.word	0x40021000

08008d68 <board_init_common_timer_init>:


static void board_init_common_timer_init(void)
{
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b09e      	sub	sp, #120	; 0x78
 8008d6c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008d6e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8008d72:	2200      	movs	r2, #0
 8008d74:	601a      	str	r2, [r3, #0]
 8008d76:	605a      	str	r2, [r3, #4]
 8008d78:	609a      	str	r2, [r3, #8]
 8008d7a:	60da      	str	r2, [r3, #12]
 8008d7c:	611a      	str	r2, [r3, #16]
    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008d7e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8008d82:	2200      	movs	r2, #0
 8008d84:	601a      	str	r2, [r3, #0]
 8008d86:	605a      	str	r2, [r3, #4]
 8008d88:	609a      	str	r2, [r3, #8]
 8008d8a:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008d8c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8008d90:	2200      	movs	r2, #0
 8008d92:	601a      	str	r2, [r3, #0]
 8008d94:	605a      	str	r2, [r3, #4]
 8008d96:	609a      	str	r2, [r3, #8]
    TIM_OC_InitTypeDef sConfigOC = {0};
 8008d98:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8008d9c:	2200      	movs	r2, #0
 8008d9e:	601a      	str	r2, [r3, #0]
 8008da0:	605a      	str	r2, [r3, #4]
 8008da2:	609a      	str	r2, [r3, #8]
 8008da4:	60da      	str	r2, [r3, #12]
 8008da6:	611a      	str	r2, [r3, #16]
 8008da8:	615a      	str	r2, [r3, #20]
 8008daa:	619a      	str	r2, [r3, #24]
    TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8008dac:	463b      	mov	r3, r7
 8008dae:	222c      	movs	r2, #44	; 0x2c
 8008db0:	2100      	movs	r1, #0
 8008db2:	4618      	mov	r0, r3
 8008db4:	f001 fa6c 	bl	800a290 <memset>
    g_tim1_handle.Instance = TIM1;
 8008db8:	4b5c      	ldr	r3, [pc, #368]	; (8008f2c <board_init_common_timer_init+0x1c4>)
 8008dba:	4a5d      	ldr	r2, [pc, #372]	; (8008f30 <board_init_common_timer_init+0x1c8>)
 8008dbc:	601a      	str	r2, [r3, #0]
    g_tim1_handle.Init.Prescaler = 0;
 8008dbe:	4b5b      	ldr	r3, [pc, #364]	; (8008f2c <board_init_common_timer_init+0x1c4>)
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	605a      	str	r2, [r3, #4]
    g_tim1_handle.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008dc4:	4b59      	ldr	r3, [pc, #356]	; (8008f2c <board_init_common_timer_init+0x1c4>)
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	609a      	str	r2, [r3, #8]
    g_tim1_handle.Init.Period = 60-1;
 8008dca:	4b58      	ldr	r3, [pc, #352]	; (8008f2c <board_init_common_timer_init+0x1c4>)
 8008dcc:	223b      	movs	r2, #59	; 0x3b
 8008dce:	60da      	str	r2, [r3, #12]
    g_tim1_handle.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008dd0:	4b56      	ldr	r3, [pc, #344]	; (8008f2c <board_init_common_timer_init+0x1c4>)
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	611a      	str	r2, [r3, #16]
    g_tim1_handle.Init.RepetitionCounter = 0;
 8008dd6:	4b55      	ldr	r3, [pc, #340]	; (8008f2c <board_init_common_timer_init+0x1c4>)
 8008dd8:	2200      	movs	r2, #0
 8008dda:	615a      	str	r2, [r3, #20]
    g_tim1_handle.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008ddc:	4b53      	ldr	r3, [pc, #332]	; (8008f2c <board_init_common_timer_init+0x1c4>)
 8008dde:	2200      	movs	r2, #0
 8008de0:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&g_tim1_handle) != HAL_OK) Error_Handler();
 8008de2:	4852      	ldr	r0, [pc, #328]	; (8008f2c <board_init_common_timer_init+0x1c4>)
 8008de4:	f7fe fc60 	bl	80076a8 <HAL_TIM_Base_Init>
 8008de8:	4603      	mov	r3, r0
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d001      	beq.n	8008df2 <board_init_common_timer_init+0x8a>
 8008dee:	f000 f998 	bl	8009122 <Error_Handler>
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008df2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008df6:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_TIM_ConfigClockSource(&g_tim1_handle, &sClockSourceConfig) != HAL_OK) Error_Handler();
 8008df8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8008dfc:	4619      	mov	r1, r3
 8008dfe:	484b      	ldr	r0, [pc, #300]	; (8008f2c <board_init_common_timer_init+0x1c4>)
 8008e00:	f7ff f8f4 	bl	8007fec <HAL_TIM_ConfigClockSource>
 8008e04:	4603      	mov	r3, r0
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d001      	beq.n	8008e0e <board_init_common_timer_init+0xa6>
 8008e0a:	f000 f98a 	bl	8009122 <Error_Handler>
    if (HAL_TIM_PWM_Init(&g_tim1_handle) != HAL_OK) Error_Handler();
 8008e0e:	4847      	ldr	r0, [pc, #284]	; (8008f2c <board_init_common_timer_init+0x1c4>)
 8008e10:	f7fe fca1 	bl	8007756 <HAL_TIM_PWM_Init>
 8008e14:	4603      	mov	r3, r0
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d001      	beq.n	8008e1e <board_init_common_timer_init+0xb6>
 8008e1a:	f000 f982 	bl	8009122 <Error_Handler>
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008e1e:	2300      	movs	r3, #0
 8008e20:	64bb      	str	r3, [r7, #72]	; 0x48
    sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8008e22:	2300      	movs	r3, #0
 8008e24:	64fb      	str	r3, [r7, #76]	; 0x4c
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008e26:	2300      	movs	r3, #0
 8008e28:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_TIMEx_MasterConfigSynchronization(&g_tim1_handle, &sMasterConfig) != HAL_OK) Error_Handler();
 8008e2a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8008e2e:	4619      	mov	r1, r3
 8008e30:	483e      	ldr	r0, [pc, #248]	; (8008f2c <board_init_common_timer_init+0x1c4>)
 8008e32:	f7ff fe2b 	bl	8008a8c <HAL_TIMEx_MasterConfigSynchronization>
 8008e36:	4603      	mov	r3, r0
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d001      	beq.n	8008e40 <board_init_common_timer_init+0xd8>
 8008e3c:	f000 f971 	bl	8009122 <Error_Handler>
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008e40:	2360      	movs	r3, #96	; 0x60
 8008e42:	62fb      	str	r3, [r7, #44]	; 0x2c
    sConfigOC.Pulse = 0;
 8008e44:	2300      	movs	r3, #0
 8008e46:	633b      	str	r3, [r7, #48]	; 0x30
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008e48:	2300      	movs	r3, #0
 8008e4a:	637b      	str	r3, [r7, #52]	; 0x34
    sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	63bb      	str	r3, [r7, #56]	; 0x38
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008e50:	2300      	movs	r3, #0
 8008e52:	63fb      	str	r3, [r7, #60]	; 0x3c
    sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8008e54:	2300      	movs	r3, #0
 8008e56:	643b      	str	r3, [r7, #64]	; 0x40
    sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8008e58:	2300      	movs	r3, #0
 8008e5a:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_TIM_PWM_ConfigChannel(&g_tim1_handle, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) Error_Handler();
 8008e5c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8008e60:	2200      	movs	r2, #0
 8008e62:	4619      	mov	r1, r3
 8008e64:	4831      	ldr	r0, [pc, #196]	; (8008f2c <board_init_common_timer_init+0x1c4>)
 8008e66:	f7fe ffad 	bl	8007dc4 <HAL_TIM_PWM_ConfigChannel>
 8008e6a:	4603      	mov	r3, r0
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d001      	beq.n	8008e74 <board_init_common_timer_init+0x10c>
 8008e70:	f000 f957 	bl	8009122 <Error_Handler>
    if (HAL_TIM_PWM_ConfigChannel(&g_tim1_handle, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) Error_Handler();
 8008e74:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8008e78:	2204      	movs	r2, #4
 8008e7a:	4619      	mov	r1, r3
 8008e7c:	482b      	ldr	r0, [pc, #172]	; (8008f2c <board_init_common_timer_init+0x1c4>)
 8008e7e:	f7fe ffa1 	bl	8007dc4 <HAL_TIM_PWM_ConfigChannel>
 8008e82:	4603      	mov	r3, r0
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d001      	beq.n	8008e8c <board_init_common_timer_init+0x124>
 8008e88:	f000 f94b 	bl	8009122 <Error_Handler>
    if (HAL_TIM_PWM_ConfigChannel(&g_tim1_handle, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) Error_Handler();
 8008e8c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8008e90:	2208      	movs	r2, #8
 8008e92:	4619      	mov	r1, r3
 8008e94:	4825      	ldr	r0, [pc, #148]	; (8008f2c <board_init_common_timer_init+0x1c4>)
 8008e96:	f7fe ff95 	bl	8007dc4 <HAL_TIM_PWM_ConfigChannel>
 8008e9a:	4603      	mov	r3, r0
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d001      	beq.n	8008ea4 <board_init_common_timer_init+0x13c>
 8008ea0:	f000 f93f 	bl	8009122 <Error_Handler>
    sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	603b      	str	r3, [r7, #0]
    sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	607b      	str	r3, [r7, #4]
    sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8008eac:	2300      	movs	r3, #0
 8008eae:	60bb      	str	r3, [r7, #8]
    sBreakDeadTimeConfig.DeadTime = 0;
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	60fb      	str	r3, [r7, #12]
    sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	613b      	str	r3, [r7, #16]
    sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8008eb8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008ebc:	617b      	str	r3, [r7, #20]
    sBreakDeadTimeConfig.BreakFilter = 0;
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	61bb      	str	r3, [r7, #24]
    sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	61fb      	str	r3, [r7, #28]
    sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8008ec6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008eca:	623b      	str	r3, [r7, #32]
    sBreakDeadTimeConfig.Break2Filter = 0;
 8008ecc:	2300      	movs	r3, #0
 8008ece:	627b      	str	r3, [r7, #36]	; 0x24
    sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_TIMEx_ConfigBreakDeadTime(&g_tim1_handle, &sBreakDeadTimeConfig) != HAL_OK) Error_Handler();
 8008ed4:	463b      	mov	r3, r7
 8008ed6:	4619      	mov	r1, r3
 8008ed8:	4814      	ldr	r0, [pc, #80]	; (8008f2c <board_init_common_timer_init+0x1c4>)
 8008eda:	f7ff fe3d 	bl	8008b58 <HAL_TIMEx_ConfigBreakDeadTime>
 8008ede:	4603      	mov	r3, r0
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d001      	beq.n	8008ee8 <board_init_common_timer_init+0x180>
 8008ee4:	f000 f91d 	bl	8009122 <Error_Handler>
    HAL_TIM_PWM_Stop_DMA(&g_tim1_handle, TIM_CHANNEL_1);
 8008ee8:	2100      	movs	r1, #0
 8008eea:	4810      	ldr	r0, [pc, #64]	; (8008f2c <board_init_common_timer_init+0x1c4>)
 8008eec:	f7fe fe82 	bl	8007bf4 <HAL_TIM_PWM_Stop_DMA>
    HAL_TIM_PWM_Stop_DMA(&g_tim1_handle, TIM_CHANNEL_2);
 8008ef0:	2104      	movs	r1, #4
 8008ef2:	480e      	ldr	r0, [pc, #56]	; (8008f2c <board_init_common_timer_init+0x1c4>)
 8008ef4:	f7fe fe7e 	bl	8007bf4 <HAL_TIM_PWM_Stop_DMA>
    HAL_TIM_PWM_Stop_DMA(&g_tim1_handle, TIM_CHANNEL_3);
 8008ef8:	2108      	movs	r1, #8
 8008efa:	480c      	ldr	r0, [pc, #48]	; (8008f2c <board_init_common_timer_init+0x1c4>)
 8008efc:	f7fe fe7a 	bl	8007bf4 <HAL_TIM_PWM_Stop_DMA>
    GPIO_InitStruct.Pin = PIN_TIM1_CH1|PIN_TIM1_CH2|PIN_TIM1_CH3;
 8008f00:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8008f04:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008f06:	2302      	movs	r3, #2
 8008f08:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008f0e:	2300      	movs	r3, #0
 8008f10:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8008f12:	2301      	movs	r3, #1
 8008f14:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008f16:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8008f1a:	4619      	mov	r1, r3
 8008f1c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008f20:	f7fc ff18 	bl	8005d54 <HAL_GPIO_Init>
}
 8008f24:	bf00      	nop
 8008f26:	3778      	adds	r7, #120	; 0x78
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	bd80      	pop	{r7, pc}
 8008f2c:	200023b4 	.word	0x200023b4
 8008f30:	40012c00 	.word	0x40012c00

08008f34 <board_init_common_nvic_setup_interrupts>:


static void board_init_common_nvic_setup_interrupts(void)
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	af00      	add	r7, sp, #0
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI0_IRQn);
 8008f38:	4b30      	ldr	r3, [pc, #192]	; (8008ffc <board_init_common_nvic_setup_interrupts+0xc8>)
 8008f3a:	2206      	movs	r2, #6
 8008f3c:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI2_IRQn);
 8008f3e:	4b2f      	ldr	r3, [pc, #188]	; (8008ffc <board_init_common_nvic_setup_interrupts+0xc8>)
 8008f40:	2208      	movs	r2, #8
 8008f42:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI9_5_IRQn);
 8008f44:	4b2d      	ldr	r3, [pc, #180]	; (8008ffc <board_init_common_nvic_setup_interrupts+0xc8>)
 8008f46:	2217      	movs	r2, #23
 8008f48:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI15_10_IRQn);
 8008f4a:	4b2c      	ldr	r3, [pc, #176]	; (8008ffc <board_init_common_nvic_setup_interrupts+0xc8>)
 8008f4c:	2228      	movs	r2, #40	; 0x28
 8008f4e:	615a      	str	r2, [r3, #20]
    HAL_NVIC_SetPriority(EXTI0_IRQn, 24, 0);
 8008f50:	2200      	movs	r2, #0
 8008f52:	2118      	movs	r1, #24
 8008f54:	2006      	movs	r0, #6
 8008f56:	f7fc fc38 	bl	80057ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8008f5a:	2006      	movs	r0, #6
 8008f5c:	f7fc fc51 	bl	8005802 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(EXTI2_IRQn, 24, 0);
 8008f60:	2200      	movs	r2, #0
 8008f62:	2118      	movs	r1, #24
 8008f64:	2008      	movs	r0, #8
 8008f66:	f7fc fc30 	bl	80057ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8008f6a:	2008      	movs	r0, #8
 8008f6c:	f7fc fc49 	bl	8005802 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(EXTI9_5_IRQn, 24, 0);
 8008f70:	2200      	movs	r2, #0
 8008f72:	2118      	movs	r1, #24
 8008f74:	2017      	movs	r0, #23
 8008f76:	f7fc fc28 	bl	80057ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8008f7a:	2017      	movs	r0, #23
 8008f7c:	f7fc fc41 	bl	8005802 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 24, 0);
 8008f80:	2200      	movs	r2, #0
 8008f82:	2118      	movs	r1, #24
 8008f84:	2028      	movs	r0, #40	; 0x28
 8008f86:	f7fc fc20 	bl	80057ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8008f8a:	2028      	movs	r0, #40	; 0x28
 8008f8c:	f7fc fc39 	bl	8005802 <HAL_NVIC_EnableIRQ>
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI0_IRQn);
 8008f90:	4b1a      	ldr	r3, [pc, #104]	; (8008ffc <board_init_common_nvic_setup_interrupts+0xc8>)
 8008f92:	2206      	movs	r2, #6
 8008f94:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI2_IRQn);
 8008f96:	4b19      	ldr	r3, [pc, #100]	; (8008ffc <board_init_common_nvic_setup_interrupts+0xc8>)
 8008f98:	2208      	movs	r2, #8
 8008f9a:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI9_5_IRQn);
 8008f9c:	4b17      	ldr	r3, [pc, #92]	; (8008ffc <board_init_common_nvic_setup_interrupts+0xc8>)
 8008f9e:	2217      	movs	r2, #23
 8008fa0:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI15_10_IRQn);
 8008fa2:	4b16      	ldr	r3, [pc, #88]	; (8008ffc <board_init_common_nvic_setup_interrupts+0xc8>)
 8008fa4:	2228      	movs	r2, #40	; 0x28
 8008fa6:	615a      	str	r2, [r3, #20]
    HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8008fa8:	2200      	movs	r2, #0
 8008faa:	2100      	movs	r1, #0
 8008fac:	200c      	movs	r0, #12
 8008fae:	f7fc fc0c 	bl	80057ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8008fb2:	200c      	movs	r0, #12
 8008fb4:	f7fc fc25 	bl	8005802 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8008fb8:	2200      	movs	r2, #0
 8008fba:	2100      	movs	r1, #0
 8008fbc:	200d      	movs	r0, #13
 8008fbe:	f7fc fc04 	bl	80057ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8008fc2:	200d      	movs	r0, #13
 8008fc4:	f7fc fc1d 	bl	8005802 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8008fc8:	2200      	movs	r2, #0
 8008fca:	2100      	movs	r1, #0
 8008fcc:	200f      	movs	r0, #15
 8008fce:	f7fc fbfc 	bl	80057ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8008fd2:	200f      	movs	r0, #15
 8008fd4:	f7fc fc15 	bl	8005802 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8008fd8:	2200      	movs	r2, #0
 8008fda:	2100      	movs	r1, #0
 8008fdc:	2010      	movs	r0, #16
 8008fde:	f7fc fbf4 	bl	80057ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8008fe2:	2010      	movs	r0, #16
 8008fe4:	f7fc fc0d 	bl	8005802 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8008fe8:	2200      	movs	r2, #0
 8008fea:	2100      	movs	r1, #0
 8008fec:	2011      	movs	r0, #17
 8008fee:	f7fc fbec 	bl	80057ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8008ff2:	2011      	movs	r0, #17
 8008ff4:	f7fc fc05 	bl	8005802 <HAL_NVIC_EnableIRQ>
}
 8008ff8:	bf00      	nop
 8008ffa:	bd80      	pop	{r7, pc}
 8008ffc:	40010400 	.word	0x40010400

08009000 <board_init_common_setup_wakeups>:


static void board_init_common_setup_wakeups(void)
{
 8009000:	b580      	push	{r7, lr}
 8009002:	b086      	sub	sp, #24
 8009004:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009006:	1d3b      	adds	r3, r7, #4
 8009008:	2200      	movs	r2, #0
 800900a:	601a      	str	r2, [r3, #0]
 800900c:	605a      	str	r2, [r3, #4]
 800900e:	609a      	str	r2, [r3, #8]
 8009010:	60da      	str	r2, [r3, #12]
 8009012:	611a      	str	r2, [r3, #16]

    // future setup wakeups
    GPIO_InitStruct.Pin = PIN_WKUP_1|PIN_WKUP_4;
 8009014:	2305      	movs	r3, #5
 8009016:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8009018:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800901c:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800901e:	2301      	movs	r3, #1
 8009020:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_A, &GPIO_InitStruct);
 8009022:	1d3b      	adds	r3, r7, #4
 8009024:	4619      	mov	r1, r3
 8009026:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800902a:	f7fc fe93 	bl	8005d54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PIN_WKUP_2|PIN_WKUP_3;
 800902e:	f242 0320 	movw	r3, #8224	; 0x2020
 8009032:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8009034:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8009038:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800903a:	2301      	movs	r3, #1
 800903c:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_C, &GPIO_InitStruct);
 800903e:	1d3b      	adds	r3, r7, #4
 8009040:	4619      	mov	r1, r3
 8009042:	4804      	ldr	r0, [pc, #16]	; (8009054 <board_init_common_setup_wakeups+0x54>)
 8009044:	f7fc fe86 	bl	8005d54 <HAL_GPIO_Init>
    board_init_common_nvic_setup_interrupts();
 8009048:	f7ff ff74 	bl	8008f34 <board_init_common_nvic_setup_interrupts>
}
 800904c:	bf00      	nop
 800904e:	3718      	adds	r7, #24
 8009050:	46bd      	mov	sp, r7
 8009052:	bd80      	pop	{r7, pc}
 8009054:	48000800 	.word	0x48000800

08009058 <board_init_port_wakeup>:

static void board_init_port_wakeup(void)
{
 8009058:	b480      	push	{r7}
 800905a:	b087      	sub	sp, #28
 800905c:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800905e:	4b21      	ldr	r3, [pc, #132]	; (80090e4 <board_init_port_wakeup+0x8c>)
 8009060:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009062:	4a20      	ldr	r2, [pc, #128]	; (80090e4 <board_init_port_wakeup+0x8c>)
 8009064:	f043 0301 	orr.w	r3, r3, #1
 8009068:	64d3      	str	r3, [r2, #76]	; 0x4c
 800906a:	4b1e      	ldr	r3, [pc, #120]	; (80090e4 <board_init_port_wakeup+0x8c>)
 800906c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800906e:	f003 0301 	and.w	r3, r3, #1
 8009072:	617b      	str	r3, [r7, #20]
 8009074:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009076:	4b1b      	ldr	r3, [pc, #108]	; (80090e4 <board_init_port_wakeup+0x8c>)
 8009078:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800907a:	4a1a      	ldr	r2, [pc, #104]	; (80090e4 <board_init_port_wakeup+0x8c>)
 800907c:	f043 0302 	orr.w	r3, r3, #2
 8009080:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009082:	4b18      	ldr	r3, [pc, #96]	; (80090e4 <board_init_port_wakeup+0x8c>)
 8009084:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009086:	f003 0302 	and.w	r3, r3, #2
 800908a:	613b      	str	r3, [r7, #16]
 800908c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800908e:	4b15      	ldr	r3, [pc, #84]	; (80090e4 <board_init_port_wakeup+0x8c>)
 8009090:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009092:	4a14      	ldr	r2, [pc, #80]	; (80090e4 <board_init_port_wakeup+0x8c>)
 8009094:	f043 0304 	orr.w	r3, r3, #4
 8009098:	64d3      	str	r3, [r2, #76]	; 0x4c
 800909a:	4b12      	ldr	r3, [pc, #72]	; (80090e4 <board_init_port_wakeup+0x8c>)
 800909c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800909e:	f003 0304 	and.w	r3, r3, #4
 80090a2:	60fb      	str	r3, [r7, #12]
 80090a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80090a6:	4b0f      	ldr	r3, [pc, #60]	; (80090e4 <board_init_port_wakeup+0x8c>)
 80090a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80090aa:	4a0e      	ldr	r2, [pc, #56]	; (80090e4 <board_init_port_wakeup+0x8c>)
 80090ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80090b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80090b2:	4b0c      	ldr	r3, [pc, #48]	; (80090e4 <board_init_port_wakeup+0x8c>)
 80090b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80090b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80090ba:	60bb      	str	r3, [r7, #8]
 80090bc:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_DMA1_CLK_ENABLE();
 80090be:	4b09      	ldr	r3, [pc, #36]	; (80090e4 <board_init_port_wakeup+0x8c>)
 80090c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80090c2:	4a08      	ldr	r2, [pc, #32]	; (80090e4 <board_init_port_wakeup+0x8c>)
 80090c4:	f043 0301 	orr.w	r3, r3, #1
 80090c8:	6493      	str	r3, [r2, #72]	; 0x48
 80090ca:	4b06      	ldr	r3, [pc, #24]	; (80090e4 <board_init_port_wakeup+0x8c>)
 80090cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80090ce:	f003 0301 	and.w	r3, r3, #1
 80090d2:	607b      	str	r3, [r7, #4]
 80090d4:	687b      	ldr	r3, [r7, #4]
}
 80090d6:	bf00      	nop
 80090d8:	371c      	adds	r7, #28
 80090da:	46bd      	mov	sp, r7
 80090dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e0:	4770      	bx	lr
 80090e2:	bf00      	nop
 80090e4:	40021000 	.word	0x40021000

080090e8 <board_init_common_board_init>:


void board_init_common_board_init(void)
{
 80090e8:	b580      	push	{r7, lr}
 80090ea:	af00      	add	r7, sp, #0
    srand(time(0));
 80090ec:	2000      	movs	r0, #0
 80090ee:	f001 f8d7 	bl	800a2a0 <time>
 80090f2:	4602      	mov	r2, r0
 80090f4:	460b      	mov	r3, r1
 80090f6:	4613      	mov	r3, r2
 80090f8:	4618      	mov	r0, r3
 80090fa:	f000 ff9b 	bl	800a034 <srand>
    HAL_Init();
 80090fe:	f7fc f9bd 	bl	800547c <HAL_Init>
    SystemClock_Config();
 8009102:	f7ff fdc9 	bl	8008c98 <SystemClock_Config>

    board_init_port_wakeup();
 8009106:	f7ff ffa7 	bl	8009058 <board_init_port_wakeup>
    board_init_common_setup_wakeups();
 800910a:	f7ff ff79 	bl	8009000 <board_init_common_setup_wakeups>
    board_init_specific();
 800910e:	f000 f80d 	bl	800912c <board_init_specific>

    board_init_common_timer_init();
 8009112:	f7ff fe29 	bl	8008d68 <board_init_common_timer_init>

    ws2812b_init();
 8009116:	f7f8 fd25 	bl	8001b64 <ws2812b_init>

    board_init_common_rtc_init();
 800911a:	f7ff fd95 	bl	8008c48 <board_init_common_rtc_init>
}
 800911e:	bf00      	nop
 8009120:	bd80      	pop	{r7, pc}

08009122 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8009122:	b480      	push	{r7}
 8009124:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8009126:	b672      	cpsid	i
}
 8009128:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800912a:	e7fe      	b.n	800912a <Error_Handler+0x8>

0800912c <board_init_specific>:
}
#endif


void board_init_specific(void)
{
 800912c:	b580      	push	{r7, lr}
 800912e:	b086      	sub	sp, #24
 8009130:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009132:	1d3b      	adds	r3, r7, #4
 8009134:	2200      	movs	r2, #0
 8009136:	601a      	str	r2, [r3, #0]
 8009138:	605a      	str	r2, [r3, #4]
 800913a:	609a      	str	r2, [r3, #8]
 800913c:	60da      	str	r2, [r3, #12]
 800913e:	611a      	str	r2, [r3, #16]

    GPIO_InitStruct.Pin = PIN_INT_LVL_EN;
 8009140:	2301      	movs	r3, #1
 8009142:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009144:	2301      	movs	r3, #1
 8009146:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009148:	2300      	movs	r3, #0
 800914a:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_B, &GPIO_InitStruct);
 800914c:	1d3b      	adds	r3, r7, #4
 800914e:	4619      	mov	r1, r3
 8009150:	4844      	ldr	r0, [pc, #272]	; (8009264 <board_init_specific+0x138>)
 8009152:	f7fc fdff 	bl	8005d54 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(PIN_PORT_B, PIN_INT_LVL_EN, GPIO_PIN_SET);
 8009156:	2201      	movs	r2, #1
 8009158:	2101      	movs	r1, #1
 800915a:	4842      	ldr	r0, [pc, #264]	; (8009264 <board_init_specific+0x138>)
 800915c:	f7fc ff74 	bl	8006048 <HAL_GPIO_WritePin>

    GPIO_InitStruct.Pin = PIN_LVL_EN;
 8009160:	2380      	movs	r3, #128	; 0x80
 8009162:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009164:	2301      	movs	r3, #1
 8009166:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009168:	2300      	movs	r3, #0
 800916a:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_C, &GPIO_InitStruct);
 800916c:	1d3b      	adds	r3, r7, #4
 800916e:	4619      	mov	r1, r3
 8009170:	483d      	ldr	r0, [pc, #244]	; (8009268 <board_init_specific+0x13c>)
 8009172:	f7fc fdef 	bl	8005d54 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(PIN_PORT_C, PIN_LVL_EN, GPIO_PIN_RESET);
 8009176:	2200      	movs	r2, #0
 8009178:	2180      	movs	r1, #128	; 0x80
 800917a:	483b      	ldr	r0, [pc, #236]	; (8009268 <board_init_specific+0x13c>)
 800917c:	f7fc ff64 	bl	8006048 <HAL_GPIO_WritePin>

    GPIO_InitStruct.Pin = PIN_LVL_DIR;
 8009180:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009184:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009186:	2301      	movs	r3, #1
 8009188:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800918a:	2300      	movs	r3, #0
 800918c:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_C, &GPIO_InitStruct);
 800918e:	1d3b      	adds	r3, r7, #4
 8009190:	4619      	mov	r1, r3
 8009192:	4835      	ldr	r0, [pc, #212]	; (8009268 <board_init_specific+0x13c>)
 8009194:	f7fc fdde 	bl	8005d54 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(PIN_PORT_C, PIN_LVL_DIR, GPIO_PIN_SET);
 8009198:	2201      	movs	r2, #1
 800919a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800919e:	4832      	ldr	r0, [pc, #200]	; (8009268 <board_init_specific+0x13c>)
 80091a0:	f7fc ff52 	bl	8006048 <HAL_GPIO_WritePin>

    GPIO_InitStruct.Pin = PIN_DISP_RST | PIN_DISP_DC |PIN_DISP_BACKLIGHT;
 80091a4:	23e0      	movs	r3, #224	; 0xe0
 80091a6:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80091a8:	2301      	movs	r3, #1
 80091aa:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80091ac:	2300      	movs	r3, #0
 80091ae:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_A, &GPIO_InitStruct);
 80091b0:	1d3b      	adds	r3, r7, #4
 80091b2:	4619      	mov	r1, r3
 80091b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80091b8:	f7fc fdcc 	bl	8005d54 <HAL_GPIO_Init>

    // setup XR_RX and XR_TX
    GPIO_InitStruct.Pin = PIN_XR_GPIO | PIN_VBUS_PRESENT;
 80091bc:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80091c0:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80091c2:	2300      	movs	r3, #0
 80091c4:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80091c6:	2300      	movs	r3, #0
 80091c8:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_B, &GPIO_InitStruct);
 80091ca:	1d3b      	adds	r3, r7, #4
 80091cc:	4619      	mov	r1, r3
 80091ce:	4825      	ldr	r0, [pc, #148]	; (8009264 <board_init_specific+0x138>)
 80091d0:	f7fc fdc0 	bl	8005d54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PIN_BLUE_LED;
 80091d4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80091d8:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80091da:	2301      	movs	r3, #1
 80091dc:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80091de:	2300      	movs	r3, #0
 80091e0:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_B, &GPIO_InitStruct);
 80091e2:	1d3b      	adds	r3, r7, #4
 80091e4:	4619      	mov	r1, r3
 80091e6:	481f      	ldr	r0, [pc, #124]	; (8009264 <board_init_specific+0x138>)
 80091e8:	f7fc fdb4 	bl	8005d54 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(PIN_PORT_B, PIN_BLUE_LED, GPIO_PIN_RESET);
 80091ec:	2200      	movs	r2, #0
 80091ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80091f2:	481c      	ldr	r0, [pc, #112]	; (8009264 <board_init_specific+0x138>)
 80091f4:	f7fc ff28 	bl	8006048 <HAL_GPIO_WritePin>

    GPIO_InitStruct.Pin = PIN_ORANGE_LED;
 80091f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80091fc:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80091fe:	2301      	movs	r3, #1
 8009200:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009202:	2300      	movs	r3, #0
 8009204:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_B, &GPIO_InitStruct);
 8009206:	1d3b      	adds	r3, r7, #4
 8009208:	4619      	mov	r1, r3
 800920a:	4816      	ldr	r0, [pc, #88]	; (8009264 <board_init_specific+0x138>)
 800920c:	f7fc fda2 	bl	8005d54 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(PIN_PORT_B, PIN_ORANGE_LED, GPIO_PIN_RESET);
 8009210:	2200      	movs	r2, #0
 8009212:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009216:	4813      	ldr	r0, [pc, #76]	; (8009264 <board_init_specific+0x138>)
 8009218:	f7fc ff16 	bl	8006048 <HAL_GPIO_WritePin>

    GPIO_InitStruct.Pin = PIN_GREEN_LED;
 800921c:	2304      	movs	r3, #4
 800921e:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009220:	2301      	movs	r3, #1
 8009222:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009224:	2300      	movs	r3, #0
 8009226:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_C, &GPIO_InitStruct);
 8009228:	1d3b      	adds	r3, r7, #4
 800922a:	4619      	mov	r1, r3
 800922c:	480e      	ldr	r0, [pc, #56]	; (8009268 <board_init_specific+0x13c>)
 800922e:	f7fc fd91 	bl	8005d54 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(PIN_PORT_C, PIN_GREEN_LED, GPIO_PIN_RESET);
 8009232:	2200      	movs	r2, #0
 8009234:	2104      	movs	r1, #4
 8009236:	480c      	ldr	r0, [pc, #48]	; (8009268 <board_init_specific+0x13c>)
 8009238:	f7fc ff06 	bl	8006048 <HAL_GPIO_WritePin>

    GPIO_InitStruct.Pin = PIN_RED_LED;
 800923c:	2308      	movs	r3, #8
 800923e:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009240:	2301      	movs	r3, #1
 8009242:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009244:	2300      	movs	r3, #0
 8009246:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_C, &GPIO_InitStruct);
 8009248:	1d3b      	adds	r3, r7, #4
 800924a:	4619      	mov	r1, r3
 800924c:	4806      	ldr	r0, [pc, #24]	; (8009268 <board_init_specific+0x13c>)
 800924e:	f7fc fd81 	bl	8005d54 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(PIN_PORT_C, PIN_RED_LED, GPIO_PIN_RESET);
 8009252:	2200      	movs	r2, #0
 8009254:	2108      	movs	r1, #8
 8009256:	4804      	ldr	r0, [pc, #16]	; (8009268 <board_init_specific+0x13c>)
 8009258:	f7fc fef6 	bl	8006048 <HAL_GPIO_WritePin>

#if defined(BOARD_SPUD_GLO_V4P2)
    board_init_peripheral_setup();
#endif
}
 800925c:	bf00      	nop
 800925e:	3718      	adds	r7, #24
 8009260:	46bd      	mov	sp, r7
 8009262:	bd80      	pop	{r7, pc}
 8009264:	48000400 	.word	0x48000400
 8009268:	48000800 	.word	0x48000800

0800926c <HAL_Set_DMA_Callbacks>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);


// Function below added by SRW
static void HAL_Set_DMA_Callbacks(void)
{
 800926c:	b580      	push	{r7, lr}
 800926e:	af00      	add	r7, sp, #0
    HAL_DMA_RegisterCallback(&hdma_tim1_ch1, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_CMPLT_CALLBACK);
 8009270:	4a0d      	ldr	r2, [pc, #52]	; (80092a8 <HAL_Set_DMA_Callbacks+0x3c>)
 8009272:	2100      	movs	r1, #0
 8009274:	480d      	ldr	r0, [pc, #52]	; (80092ac <HAL_Set_DMA_Callbacks+0x40>)
 8009276:	f7fc fcf5 	bl	8005c64 <HAL_DMA_RegisterCallback>
    HAL_DMA_RegisterCallback(&hdma_tim1_ch2, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_CMPLT_CALLBACK);
 800927a:	4a0b      	ldr	r2, [pc, #44]	; (80092a8 <HAL_Set_DMA_Callbacks+0x3c>)
 800927c:	2100      	movs	r1, #0
 800927e:	480c      	ldr	r0, [pc, #48]	; (80092b0 <HAL_Set_DMA_Callbacks+0x44>)
 8009280:	f7fc fcf0 	bl	8005c64 <HAL_DMA_RegisterCallback>
    HAL_DMA_RegisterCallback(&hdma_tim1_ch3, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_CMPLT_CALLBACK);
 8009284:	4a08      	ldr	r2, [pc, #32]	; (80092a8 <HAL_Set_DMA_Callbacks+0x3c>)
 8009286:	2100      	movs	r1, #0
 8009288:	480a      	ldr	r0, [pc, #40]	; (80092b4 <HAL_Set_DMA_Callbacks+0x48>)
 800928a:	f7fc fceb 	bl	8005c64 <HAL_DMA_RegisterCallback>
    HAL_DMA_RegisterCallback(&hdma_tim15_ch1_up_trig_com, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_CMPLT_CALLBACK);
 800928e:	4a06      	ldr	r2, [pc, #24]	; (80092a8 <HAL_Set_DMA_Callbacks+0x3c>)
 8009290:	2100      	movs	r1, #0
 8009292:	4809      	ldr	r0, [pc, #36]	; (80092b8 <HAL_Set_DMA_Callbacks+0x4c>)
 8009294:	f7fc fce6 	bl	8005c64 <HAL_DMA_RegisterCallback>
    HAL_DMA_RegisterCallback(&hdma_tim16_ch1_up, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_CMPLT_CALLBACK);
 8009298:	4a03      	ldr	r2, [pc, #12]	; (80092a8 <HAL_Set_DMA_Callbacks+0x3c>)
 800929a:	2100      	movs	r1, #0
 800929c:	4807      	ldr	r0, [pc, #28]	; (80092bc <HAL_Set_DMA_Callbacks+0x50>)
 800929e:	f7fc fce1 	bl	8005c64 <HAL_DMA_RegisterCallback>
}
 80092a2:	bf00      	nop
 80092a4:	bd80      	pop	{r7, pc}
 80092a6:	bf00      	nop
 80092a8:	080098d3 	.word	0x080098d3
 80092ac:	20002228 	.word	0x20002228
 80092b0:	20002270 	.word	0x20002270
 80092b4:	200022b8 	.word	0x200022b8
 80092b8:	20002300 	.word	0x20002300
 80092bc:	20002348 	.word	0x20002348

080092c0 <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80092c0:	b580      	push	{r7, lr}
 80092c2:	b084      	sub	sp, #16
 80092c4:	af00      	add	r7, sp, #0
  PWR_PVDTypeDef sConfigPVD = {0};
 80092c6:	f107 0308 	add.w	r3, r7, #8
 80092ca:	2200      	movs	r2, #0
 80092cc:	601a      	str	r2, [r3, #0]
 80092ce:	605a      	str	r2, [r3, #4]

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80092d0:	4b13      	ldr	r3, [pc, #76]	; (8009320 <HAL_MspInit+0x60>)
 80092d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80092d4:	4a12      	ldr	r2, [pc, #72]	; (8009320 <HAL_MspInit+0x60>)
 80092d6:	f043 0301 	orr.w	r3, r3, #1
 80092da:	6613      	str	r3, [r2, #96]	; 0x60
 80092dc:	4b10      	ldr	r3, [pc, #64]	; (8009320 <HAL_MspInit+0x60>)
 80092de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80092e0:	f003 0301 	and.w	r3, r3, #1
 80092e4:	607b      	str	r3, [r7, #4]
 80092e6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80092e8:	4b0d      	ldr	r3, [pc, #52]	; (8009320 <HAL_MspInit+0x60>)
 80092ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80092ec:	4a0c      	ldr	r2, [pc, #48]	; (8009320 <HAL_MspInit+0x60>)
 80092ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80092f2:	6593      	str	r3, [r2, #88]	; 0x58
 80092f4:	4b0a      	ldr	r3, [pc, #40]	; (8009320 <HAL_MspInit+0x60>)
 80092f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80092f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80092fc:	603b      	str	r3, [r7, #0]
 80092fe:	683b      	ldr	r3, [r7, #0]

  /** PVD Configuration
  */
  sConfigPVD.PVDLevel = PWR_PVDLEVEL_0;
 8009300:	2300      	movs	r3, #0
 8009302:	60bb      	str	r3, [r7, #8]
  sConfigPVD.Mode = PWR_PVD_MODE_NORMAL;
 8009304:	2300      	movs	r3, #0
 8009306:	60fb      	str	r3, [r7, #12]
  HAL_PWR_ConfigPVD(&sConfigPVD);
 8009308:	f107 0308 	add.w	r3, r7, #8
 800930c:	4618      	mov	r0, r3
 800930e:	f7fc fedb 	bl	80060c8 <HAL_PWR_ConfigPVD>
  /** Enable the PVD Output
  */
  HAL_PWR_EnablePVD();
 8009312:	f7fc ff39 	bl	8006188 <HAL_PWR_EnablePVD>
}
 8009316:	bf00      	nop
 8009318:	3710      	adds	r7, #16
 800931a:	46bd      	mov	sp, r7
 800931c:	bd80      	pop	{r7, pc}
 800931e:	bf00      	nop
 8009320:	40021000 	.word	0x40021000

08009324 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8009324:	b480      	push	{r7}
 8009326:	b083      	sub	sp, #12
 8009328:	af00      	add	r7, sp, #0
 800932a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	4a08      	ldr	r2, [pc, #32]	; (8009354 <HAL_RTC_MspInit+0x30>)
 8009332:	4293      	cmp	r3, r2
 8009334:	d107      	bne.n	8009346 <HAL_RTC_MspInit+0x22>
  {
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8009336:	4b08      	ldr	r3, [pc, #32]	; (8009358 <HAL_RTC_MspInit+0x34>)
 8009338:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800933c:	4a06      	ldr	r2, [pc, #24]	; (8009358 <HAL_RTC_MspInit+0x34>)
 800933e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009342:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

}
 8009346:	bf00      	nop
 8009348:	370c      	adds	r7, #12
 800934a:	46bd      	mov	sp, r7
 800934c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009350:	4770      	bx	lr
 8009352:	bf00      	nop
 8009354:	40002800 	.word	0x40002800
 8009358:	40021000 	.word	0x40021000

0800935c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b084      	sub	sp, #16
 8009360:	af00      	add	r7, sp, #0
 8009362:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	4a6e      	ldr	r2, [pc, #440]	; (8009524 <HAL_TIM_Base_MspInit+0x1c8>)
 800936a:	4293      	cmp	r3, r2
 800936c:	f040 8091 	bne.w	8009492 <HAL_TIM_Base_MspInit+0x136>
  {
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8009370:	4b6d      	ldr	r3, [pc, #436]	; (8009528 <HAL_TIM_Base_MspInit+0x1cc>)
 8009372:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009374:	4a6c      	ldr	r2, [pc, #432]	; (8009528 <HAL_TIM_Base_MspInit+0x1cc>)
 8009376:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800937a:	6613      	str	r3, [r2, #96]	; 0x60
 800937c:	4b6a      	ldr	r3, [pc, #424]	; (8009528 <HAL_TIM_Base_MspInit+0x1cc>)
 800937e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009380:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009384:	60fb      	str	r3, [r7, #12]
 8009386:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel2;
 8009388:	4b68      	ldr	r3, [pc, #416]	; (800952c <HAL_TIM_Base_MspInit+0x1d0>)
 800938a:	4a69      	ldr	r2, [pc, #420]	; (8009530 <HAL_TIM_Base_MspInit+0x1d4>)
 800938c:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Request = DMA_REQUEST_7;
 800938e:	4b67      	ldr	r3, [pc, #412]	; (800952c <HAL_TIM_Base_MspInit+0x1d0>)
 8009390:	2207      	movs	r2, #7
 8009392:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009394:	4b65      	ldr	r3, [pc, #404]	; (800952c <HAL_TIM_Base_MspInit+0x1d0>)
 8009396:	2210      	movs	r2, #16
 8009398:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800939a:	4b64      	ldr	r3, [pc, #400]	; (800952c <HAL_TIM_Base_MspInit+0x1d0>)
 800939c:	2200      	movs	r2, #0
 800939e:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80093a0:	4b62      	ldr	r3, [pc, #392]	; (800952c <HAL_TIM_Base_MspInit+0x1d0>)
 80093a2:	2280      	movs	r2, #128	; 0x80
 80093a4:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80093a6:	4b61      	ldr	r3, [pc, #388]	; (800952c <HAL_TIM_Base_MspInit+0x1d0>)
 80093a8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80093ac:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80093ae:	4b5f      	ldr	r3, [pc, #380]	; (800952c <HAL_TIM_Base_MspInit+0x1d0>)
 80093b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80093b4:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 80093b6:	4b5d      	ldr	r3, [pc, #372]	; (800952c <HAL_TIM_Base_MspInit+0x1d0>)
 80093b8:	2200      	movs	r2, #0
 80093ba:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80093bc:	4b5b      	ldr	r3, [pc, #364]	; (800952c <HAL_TIM_Base_MspInit+0x1d0>)
 80093be:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80093c2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 80093c4:	4859      	ldr	r0, [pc, #356]	; (800952c <HAL_TIM_Base_MspInit+0x1d0>)
 80093c6:	f7fc fa45 	bl	8005854 <HAL_DMA_Init>
 80093ca:	4603      	mov	r3, r0
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d001      	beq.n	80093d4 <HAL_TIM_Base_MspInit+0x78>
    {
      Error_Handler();
 80093d0:	f7ff fea7 	bl	8009122 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	4a55      	ldr	r2, [pc, #340]	; (800952c <HAL_TIM_Base_MspInit+0x1d0>)
 80093d8:	625a      	str	r2, [r3, #36]	; 0x24
 80093da:	4a54      	ldr	r2, [pc, #336]	; (800952c <HAL_TIM_Base_MspInit+0x1d0>)
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	6293      	str	r3, [r2, #40]	; 0x28

    /* TIM1_CH2 Init */
    hdma_tim1_ch2.Instance = DMA1_Channel3;
 80093e0:	4b54      	ldr	r3, [pc, #336]	; (8009534 <HAL_TIM_Base_MspInit+0x1d8>)
 80093e2:	4a55      	ldr	r2, [pc, #340]	; (8009538 <HAL_TIM_Base_MspInit+0x1dc>)
 80093e4:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch2.Init.Request = DMA_REQUEST_7;
 80093e6:	4b53      	ldr	r3, [pc, #332]	; (8009534 <HAL_TIM_Base_MspInit+0x1d8>)
 80093e8:	2207      	movs	r2, #7
 80093ea:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80093ec:	4b51      	ldr	r3, [pc, #324]	; (8009534 <HAL_TIM_Base_MspInit+0x1d8>)
 80093ee:	2210      	movs	r2, #16
 80093f0:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80093f2:	4b50      	ldr	r3, [pc, #320]	; (8009534 <HAL_TIM_Base_MspInit+0x1d8>)
 80093f4:	2200      	movs	r2, #0
 80093f6:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 80093f8:	4b4e      	ldr	r3, [pc, #312]	; (8009534 <HAL_TIM_Base_MspInit+0x1d8>)
 80093fa:	2280      	movs	r2, #128	; 0x80
 80093fc:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80093fe:	4b4d      	ldr	r3, [pc, #308]	; (8009534 <HAL_TIM_Base_MspInit+0x1d8>)
 8009400:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009404:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8009406:	4b4b      	ldr	r3, [pc, #300]	; (8009534 <HAL_TIM_Base_MspInit+0x1d8>)
 8009408:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800940c:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch2.Init.Mode = DMA_NORMAL;
 800940e:	4b49      	ldr	r3, [pc, #292]	; (8009534 <HAL_TIM_Base_MspInit+0x1d8>)
 8009410:	2200      	movs	r2, #0
 8009412:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8009414:	4b47      	ldr	r3, [pc, #284]	; (8009534 <HAL_TIM_Base_MspInit+0x1d8>)
 8009416:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800941a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch2) != HAL_OK)
 800941c:	4845      	ldr	r0, [pc, #276]	; (8009534 <HAL_TIM_Base_MspInit+0x1d8>)
 800941e:	f7fc fa19 	bl	8005854 <HAL_DMA_Init>
 8009422:	4603      	mov	r3, r0
 8009424:	2b00      	cmp	r3, #0
 8009426:	d001      	beq.n	800942c <HAL_TIM_Base_MspInit+0xd0>
    {
      Error_Handler();
 8009428:	f7ff fe7b 	bl	8009122 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim1_ch2);
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	4a41      	ldr	r2, [pc, #260]	; (8009534 <HAL_TIM_Base_MspInit+0x1d8>)
 8009430:	629a      	str	r2, [r3, #40]	; 0x28
 8009432:	4a40      	ldr	r2, [pc, #256]	; (8009534 <HAL_TIM_Base_MspInit+0x1d8>)
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	6293      	str	r3, [r2, #40]	; 0x28

    /* TIM1_CH3 Init */
    hdma_tim1_ch3.Instance = DMA1_Channel7;
 8009438:	4b40      	ldr	r3, [pc, #256]	; (800953c <HAL_TIM_Base_MspInit+0x1e0>)
 800943a:	4a41      	ldr	r2, [pc, #260]	; (8009540 <HAL_TIM_Base_MspInit+0x1e4>)
 800943c:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch3.Init.Request = DMA_REQUEST_7;
 800943e:	4b3f      	ldr	r3, [pc, #252]	; (800953c <HAL_TIM_Base_MspInit+0x1e0>)
 8009440:	2207      	movs	r2, #7
 8009442:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009444:	4b3d      	ldr	r3, [pc, #244]	; (800953c <HAL_TIM_Base_MspInit+0x1e0>)
 8009446:	2210      	movs	r2, #16
 8009448:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 800944a:	4b3c      	ldr	r3, [pc, #240]	; (800953c <HAL_TIM_Base_MspInit+0x1e0>)
 800944c:	2200      	movs	r2, #0
 800944e:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8009450:	4b3a      	ldr	r3, [pc, #232]	; (800953c <HAL_TIM_Base_MspInit+0x1e0>)
 8009452:	2280      	movs	r2, #128	; 0x80
 8009454:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8009456:	4b39      	ldr	r3, [pc, #228]	; (800953c <HAL_TIM_Base_MspInit+0x1e0>)
 8009458:	f44f 7280 	mov.w	r2, #256	; 0x100
 800945c:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800945e:	4b37      	ldr	r3, [pc, #220]	; (800953c <HAL_TIM_Base_MspInit+0x1e0>)
 8009460:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009464:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch3.Init.Mode = DMA_NORMAL;
 8009466:	4b35      	ldr	r3, [pc, #212]	; (800953c <HAL_TIM_Base_MspInit+0x1e0>)
 8009468:	2200      	movs	r2, #0
 800946a:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800946c:	4b33      	ldr	r3, [pc, #204]	; (800953c <HAL_TIM_Base_MspInit+0x1e0>)
 800946e:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8009472:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch3) != HAL_OK)
 8009474:	4831      	ldr	r0, [pc, #196]	; (800953c <HAL_TIM_Base_MspInit+0x1e0>)
 8009476:	f7fc f9ed 	bl	8005854 <HAL_DMA_Init>
 800947a:	4603      	mov	r3, r0
 800947c:	2b00      	cmp	r3, #0
 800947e:	d001      	beq.n	8009484 <HAL_TIM_Base_MspInit+0x128>
    {
      Error_Handler();
 8009480:	f7ff fe4f 	bl	8009122 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim1_ch3);
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	4a2d      	ldr	r2, [pc, #180]	; (800953c <HAL_TIM_Base_MspInit+0x1e0>)
 8009488:	62da      	str	r2, [r3, #44]	; 0x2c
 800948a:	4a2c      	ldr	r2, [pc, #176]	; (800953c <HAL_TIM_Base_MspInit+0x1e0>)
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	6293      	str	r3, [r2, #40]	; 0x28
 8009490:	e041      	b.n	8009516 <HAL_TIM_Base_MspInit+0x1ba>
  }
  else if(htim_base->Instance==TIM16)
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	4a2b      	ldr	r2, [pc, #172]	; (8009544 <HAL_TIM_Base_MspInit+0x1e8>)
 8009498:	4293      	cmp	r3, r2
 800949a:	d13c      	bne.n	8009516 <HAL_TIM_Base_MspInit+0x1ba>
  {
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 800949c:	4b22      	ldr	r3, [pc, #136]	; (8009528 <HAL_TIM_Base_MspInit+0x1cc>)
 800949e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80094a0:	4a21      	ldr	r2, [pc, #132]	; (8009528 <HAL_TIM_Base_MspInit+0x1cc>)
 80094a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80094a6:	6613      	str	r3, [r2, #96]	; 0x60
 80094a8:	4b1f      	ldr	r3, [pc, #124]	; (8009528 <HAL_TIM_Base_MspInit+0x1cc>)
 80094aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80094ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80094b0:	60bb      	str	r3, [r7, #8]
 80094b2:	68bb      	ldr	r3, [r7, #8]

    /* TIM16 DMA Init */
    /* TIM16_CH1_UP Init */
    hdma_tim16_ch1_up.Instance = DMA1_Channel6;
 80094b4:	4b24      	ldr	r3, [pc, #144]	; (8009548 <HAL_TIM_Base_MspInit+0x1ec>)
 80094b6:	4a25      	ldr	r2, [pc, #148]	; (800954c <HAL_TIM_Base_MspInit+0x1f0>)
 80094b8:	601a      	str	r2, [r3, #0]
    hdma_tim16_ch1_up.Init.Request = DMA_REQUEST_4;
 80094ba:	4b23      	ldr	r3, [pc, #140]	; (8009548 <HAL_TIM_Base_MspInit+0x1ec>)
 80094bc:	2204      	movs	r2, #4
 80094be:	605a      	str	r2, [r3, #4]
    hdma_tim16_ch1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80094c0:	4b21      	ldr	r3, [pc, #132]	; (8009548 <HAL_TIM_Base_MspInit+0x1ec>)
 80094c2:	2210      	movs	r2, #16
 80094c4:	609a      	str	r2, [r3, #8]
    hdma_tim16_ch1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80094c6:	4b20      	ldr	r3, [pc, #128]	; (8009548 <HAL_TIM_Base_MspInit+0x1ec>)
 80094c8:	2200      	movs	r2, #0
 80094ca:	60da      	str	r2, [r3, #12]
    hdma_tim16_ch1_up.Init.MemInc = DMA_MINC_ENABLE;
 80094cc:	4b1e      	ldr	r3, [pc, #120]	; (8009548 <HAL_TIM_Base_MspInit+0x1ec>)
 80094ce:	2280      	movs	r2, #128	; 0x80
 80094d0:	611a      	str	r2, [r3, #16]
    hdma_tim16_ch1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80094d2:	4b1d      	ldr	r3, [pc, #116]	; (8009548 <HAL_TIM_Base_MspInit+0x1ec>)
 80094d4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80094d8:	615a      	str	r2, [r3, #20]
    hdma_tim16_ch1_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80094da:	4b1b      	ldr	r3, [pc, #108]	; (8009548 <HAL_TIM_Base_MspInit+0x1ec>)
 80094dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80094e0:	619a      	str	r2, [r3, #24]
    hdma_tim16_ch1_up.Init.Mode = DMA_NORMAL;
 80094e2:	4b19      	ldr	r3, [pc, #100]	; (8009548 <HAL_TIM_Base_MspInit+0x1ec>)
 80094e4:	2200      	movs	r2, #0
 80094e6:	61da      	str	r2, [r3, #28]
    hdma_tim16_ch1_up.Init.Priority = DMA_PRIORITY_LOW;
 80094e8:	4b17      	ldr	r3, [pc, #92]	; (8009548 <HAL_TIM_Base_MspInit+0x1ec>)
 80094ea:	2200      	movs	r2, #0
 80094ec:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim16_ch1_up) != HAL_OK)
 80094ee:	4816      	ldr	r0, [pc, #88]	; (8009548 <HAL_TIM_Base_MspInit+0x1ec>)
 80094f0:	f7fc f9b0 	bl	8005854 <HAL_DMA_Init>
 80094f4:	4603      	mov	r3, r0
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d001      	beq.n	80094fe <HAL_TIM_Base_MspInit+0x1a2>
    {
      Error_Handler();
 80094fa:	f7ff fe12 	bl	8009122 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim16_ch1_up);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	4a11      	ldr	r2, [pc, #68]	; (8009548 <HAL_TIM_Base_MspInit+0x1ec>)
 8009502:	625a      	str	r2, [r3, #36]	; 0x24
 8009504:	4a10      	ldr	r2, [pc, #64]	; (8009548 <HAL_TIM_Base_MspInit+0x1ec>)
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim16_ch1_up);
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	4a0e      	ldr	r2, [pc, #56]	; (8009548 <HAL_TIM_Base_MspInit+0x1ec>)
 800950e:	621a      	str	r2, [r3, #32]
 8009510:	4a0d      	ldr	r2, [pc, #52]	; (8009548 <HAL_TIM_Base_MspInit+0x1ec>)
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	6293      	str	r3, [r2, #40]	; 0x28
  }
  HAL_Set_DMA_Callbacks();
 8009516:	f7ff fea9 	bl	800926c <HAL_Set_DMA_Callbacks>
}
 800951a:	bf00      	nop
 800951c:	3710      	adds	r7, #16
 800951e:	46bd      	mov	sp, r7
 8009520:	bd80      	pop	{r7, pc}
 8009522:	bf00      	nop
 8009524:	40012c00 	.word	0x40012c00
 8009528:	40021000 	.word	0x40021000
 800952c:	20002228 	.word	0x20002228
 8009530:	4002001c 	.word	0x4002001c
 8009534:	20002270 	.word	0x20002270
 8009538:	40020030 	.word	0x40020030
 800953c:	200022b8 	.word	0x200022b8
 8009540:	40020080 	.word	0x40020080
 8009544:	40014400 	.word	0x40014400
 8009548:	20002348 	.word	0x20002348
 800954c:	4002006c 	.word	0x4002006c

08009550 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8009550:	b580      	push	{r7, lr}
 8009552:	b084      	sub	sp, #16
 8009554:	af00      	add	r7, sp, #0
 8009556:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM15)
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	4a28      	ldr	r2, [pc, #160]	; (8009600 <HAL_TIM_PWM_MspInit+0xb0>)
 800955e:	4293      	cmp	r3, r2
 8009560:	d149      	bne.n	80095f6 <HAL_TIM_PWM_MspInit+0xa6>
  {
    /* Peripheral clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 8009562:	4b28      	ldr	r3, [pc, #160]	; (8009604 <HAL_TIM_PWM_MspInit+0xb4>)
 8009564:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009566:	4a27      	ldr	r2, [pc, #156]	; (8009604 <HAL_TIM_PWM_MspInit+0xb4>)
 8009568:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800956c:	6613      	str	r3, [r2, #96]	; 0x60
 800956e:	4b25      	ldr	r3, [pc, #148]	; (8009604 <HAL_TIM_PWM_MspInit+0xb4>)
 8009570:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009572:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009576:	60fb      	str	r3, [r7, #12]
 8009578:	68fb      	ldr	r3, [r7, #12]

    /* TIM15 DMA Init */
    /* TIM15_CH1_UP_TRIG_COM Init */
    hdma_tim15_ch1_up_trig_com.Instance = DMA1_Channel5;
 800957a:	4b23      	ldr	r3, [pc, #140]	; (8009608 <HAL_TIM_PWM_MspInit+0xb8>)
 800957c:	4a23      	ldr	r2, [pc, #140]	; (800960c <HAL_TIM_PWM_MspInit+0xbc>)
 800957e:	601a      	str	r2, [r3, #0]
    hdma_tim15_ch1_up_trig_com.Init.Request = DMA_REQUEST_7;
 8009580:	4b21      	ldr	r3, [pc, #132]	; (8009608 <HAL_TIM_PWM_MspInit+0xb8>)
 8009582:	2207      	movs	r2, #7
 8009584:	605a      	str	r2, [r3, #4]
    hdma_tim15_ch1_up_trig_com.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009586:	4b20      	ldr	r3, [pc, #128]	; (8009608 <HAL_TIM_PWM_MspInit+0xb8>)
 8009588:	2210      	movs	r2, #16
 800958a:	609a      	str	r2, [r3, #8]
    hdma_tim15_ch1_up_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 800958c:	4b1e      	ldr	r3, [pc, #120]	; (8009608 <HAL_TIM_PWM_MspInit+0xb8>)
 800958e:	2200      	movs	r2, #0
 8009590:	60da      	str	r2, [r3, #12]
    hdma_tim15_ch1_up_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 8009592:	4b1d      	ldr	r3, [pc, #116]	; (8009608 <HAL_TIM_PWM_MspInit+0xb8>)
 8009594:	2280      	movs	r2, #128	; 0x80
 8009596:	611a      	str	r2, [r3, #16]
    hdma_tim15_ch1_up_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8009598:	4b1b      	ldr	r3, [pc, #108]	; (8009608 <HAL_TIM_PWM_MspInit+0xb8>)
 800959a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800959e:	615a      	str	r2, [r3, #20]
    hdma_tim15_ch1_up_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80095a0:	4b19      	ldr	r3, [pc, #100]	; (8009608 <HAL_TIM_PWM_MspInit+0xb8>)
 80095a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80095a6:	619a      	str	r2, [r3, #24]
    hdma_tim15_ch1_up_trig_com.Init.Mode = DMA_NORMAL;
 80095a8:	4b17      	ldr	r3, [pc, #92]	; (8009608 <HAL_TIM_PWM_MspInit+0xb8>)
 80095aa:	2200      	movs	r2, #0
 80095ac:	61da      	str	r2, [r3, #28]
    hdma_tim15_ch1_up_trig_com.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80095ae:	4b16      	ldr	r3, [pc, #88]	; (8009608 <HAL_TIM_PWM_MspInit+0xb8>)
 80095b0:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80095b4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim15_ch1_up_trig_com) != HAL_OK)
 80095b6:	4814      	ldr	r0, [pc, #80]	; (8009608 <HAL_TIM_PWM_MspInit+0xb8>)
 80095b8:	f7fc f94c 	bl	8005854 <HAL_DMA_Init>
 80095bc:	4603      	mov	r3, r0
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d001      	beq.n	80095c6 <HAL_TIM_PWM_MspInit+0x76>
    {
      Error_Handler();
 80095c2:	f7ff fdae 	bl	8009122 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim15_ch1_up_trig_com);
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	4a0f      	ldr	r2, [pc, #60]	; (8009608 <HAL_TIM_PWM_MspInit+0xb8>)
 80095ca:	625a      	str	r2, [r3, #36]	; 0x24
 80095cc:	4a0e      	ldr	r2, [pc, #56]	; (8009608 <HAL_TIM_PWM_MspInit+0xb8>)
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_UPDATE],hdma_tim15_ch1_up_trig_com);
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	4a0c      	ldr	r2, [pc, #48]	; (8009608 <HAL_TIM_PWM_MspInit+0xb8>)
 80095d6:	621a      	str	r2, [r3, #32]
 80095d8:	4a0b      	ldr	r2, [pc, #44]	; (8009608 <HAL_TIM_PWM_MspInit+0xb8>)
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim15_ch1_up_trig_com);
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	4a09      	ldr	r2, [pc, #36]	; (8009608 <HAL_TIM_PWM_MspInit+0xb8>)
 80095e2:	639a      	str	r2, [r3, #56]	; 0x38
 80095e4:	4a08      	ldr	r2, [pc, #32]	; (8009608 <HAL_TIM_PWM_MspInit+0xb8>)
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim15_ch1_up_trig_com);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	4a06      	ldr	r2, [pc, #24]	; (8009608 <HAL_TIM_PWM_MspInit+0xb8>)
 80095ee:	635a      	str	r2, [r3, #52]	; 0x34
 80095f0:	4a05      	ldr	r2, [pc, #20]	; (8009608 <HAL_TIM_PWM_MspInit+0xb8>)
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	6293      	str	r3, [r2, #40]	; 0x28
  }

}
 80095f6:	bf00      	nop
 80095f8:	3710      	adds	r7, #16
 80095fa:	46bd      	mov	sp, r7
 80095fc:	bd80      	pop	{r7, pc}
 80095fe:	bf00      	nop
 8009600:	40014000 	.word	0x40014000
 8009604:	40021000 	.word	0x40021000
 8009608:	20002300 	.word	0x20002300
 800960c:	40020058 	.word	0x40020058

08009610 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8009610:	b580      	push	{r7, lr}
 8009612:	b082      	sub	sp, #8
 8009614:	af00      	add	r7, sp, #0
    while (1)
    {
        for (uint8_t iii = 0; iii < 1; iii++)
 8009616:	2300      	movs	r3, #0
 8009618:	71fb      	strb	r3, [r7, #7]
 800961a:	e005      	b.n	8009628 <NMI_Handler+0x18>
        {
            //board_init_red_led_on();
            HAL_Delay(100);
 800961c:	2064      	movs	r0, #100	; 0x64
 800961e:	f7fb ff8d 	bl	800553c <HAL_Delay>
        for (uint8_t iii = 0; iii < 1; iii++)
 8009622:	79fb      	ldrb	r3, [r7, #7]
 8009624:	3301      	adds	r3, #1
 8009626:	71fb      	strb	r3, [r7, #7]
 8009628:	79fb      	ldrb	r3, [r7, #7]
 800962a:	2b00      	cmp	r3, #0
 800962c:	d0f6      	beq.n	800961c <NMI_Handler+0xc>
            //board_init_red_led_off();
        }
        HAL_Delay(3000);
 800962e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8009632:	f7fb ff83 	bl	800553c <HAL_Delay>
        for (uint8_t iii = 0; iii < 1; iii++)
 8009636:	e7ee      	b.n	8009616 <NMI_Handler+0x6>

08009638 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8009638:	b580      	push	{r7, lr}
 800963a:	b082      	sub	sp, #8
 800963c:	af00      	add	r7, sp, #0
    while (1)
    {
        for (uint8_t iii = 0; iii < 2; iii++)
 800963e:	2300      	movs	r3, #0
 8009640:	71fb      	strb	r3, [r7, #7]
 8009642:	e005      	b.n	8009650 <HardFault_Handler+0x18>
        {
            //board_init_red_led_on();
            HAL_Delay(100);
 8009644:	2064      	movs	r0, #100	; 0x64
 8009646:	f7fb ff79 	bl	800553c <HAL_Delay>
        for (uint8_t iii = 0; iii < 2; iii++)
 800964a:	79fb      	ldrb	r3, [r7, #7]
 800964c:	3301      	adds	r3, #1
 800964e:	71fb      	strb	r3, [r7, #7]
 8009650:	79fb      	ldrb	r3, [r7, #7]
 8009652:	2b01      	cmp	r3, #1
 8009654:	d9f6      	bls.n	8009644 <HardFault_Handler+0xc>
            //board_init_red_led_off();
        }
        HAL_Delay(3000);
 8009656:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800965a:	f7fb ff6f 	bl	800553c <HAL_Delay>
        for (uint8_t iii = 0; iii < 2; iii++)
 800965e:	e7ee      	b.n	800963e <HardFault_Handler+0x6>

08009660 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8009660:	b580      	push	{r7, lr}
 8009662:	b082      	sub	sp, #8
 8009664:	af00      	add	r7, sp, #0
    while (1)
    {
        for (uint8_t iii = 0; iii < 3; iii++)
 8009666:	2300      	movs	r3, #0
 8009668:	71fb      	strb	r3, [r7, #7]
 800966a:	e005      	b.n	8009678 <MemManage_Handler+0x18>
        {
            //board_init_red_led_on();
            HAL_Delay(100);
 800966c:	2064      	movs	r0, #100	; 0x64
 800966e:	f7fb ff65 	bl	800553c <HAL_Delay>
        for (uint8_t iii = 0; iii < 3; iii++)
 8009672:	79fb      	ldrb	r3, [r7, #7]
 8009674:	3301      	adds	r3, #1
 8009676:	71fb      	strb	r3, [r7, #7]
 8009678:	79fb      	ldrb	r3, [r7, #7]
 800967a:	2b02      	cmp	r3, #2
 800967c:	d9f6      	bls.n	800966c <MemManage_Handler+0xc>
            //board_init_red_led_off();
        }
        HAL_Delay(3000);
 800967e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8009682:	f7fb ff5b 	bl	800553c <HAL_Delay>
        for (uint8_t iii = 0; iii < 3; iii++)
 8009686:	e7ee      	b.n	8009666 <MemManage_Handler+0x6>

08009688 <BusFault_Handler>:
}
/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8009688:	b580      	push	{r7, lr}
 800968a:	b082      	sub	sp, #8
 800968c:	af00      	add	r7, sp, #0
    while (1)
    {
        for (uint8_t iii = 0; iii < 4; iii++)
 800968e:	2300      	movs	r3, #0
 8009690:	71fb      	strb	r3, [r7, #7]
 8009692:	e005      	b.n	80096a0 <BusFault_Handler+0x18>
        {
            //board_init_red_led_on();
            HAL_Delay(100);
 8009694:	2064      	movs	r0, #100	; 0x64
 8009696:	f7fb ff51 	bl	800553c <HAL_Delay>
        for (uint8_t iii = 0; iii < 4; iii++)
 800969a:	79fb      	ldrb	r3, [r7, #7]
 800969c:	3301      	adds	r3, #1
 800969e:	71fb      	strb	r3, [r7, #7]
 80096a0:	79fb      	ldrb	r3, [r7, #7]
 80096a2:	2b03      	cmp	r3, #3
 80096a4:	d9f6      	bls.n	8009694 <BusFault_Handler+0xc>
            //board_init_red_led_off();
        }
        HAL_Delay(3000);
 80096a6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80096aa:	f7fb ff47 	bl	800553c <HAL_Delay>
        for (uint8_t iii = 0; iii < 4; iii++)
 80096ae:	e7ee      	b.n	800968e <BusFault_Handler+0x6>

080096b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80096b0:	b580      	push	{r7, lr}
 80096b2:	b082      	sub	sp, #8
 80096b4:	af00      	add	r7, sp, #0
    while (1)
    {
        for (uint8_t iii = 0; iii < 5; iii++)
 80096b6:	2300      	movs	r3, #0
 80096b8:	71fb      	strb	r3, [r7, #7]
 80096ba:	e005      	b.n	80096c8 <UsageFault_Handler+0x18>
        {
            //board_init_red_led_on();
            HAL_Delay(100);
 80096bc:	2064      	movs	r0, #100	; 0x64
 80096be:	f7fb ff3d 	bl	800553c <HAL_Delay>
        for (uint8_t iii = 0; iii < 5; iii++)
 80096c2:	79fb      	ldrb	r3, [r7, #7]
 80096c4:	3301      	adds	r3, #1
 80096c6:	71fb      	strb	r3, [r7, #7]
 80096c8:	79fb      	ldrb	r3, [r7, #7]
 80096ca:	2b04      	cmp	r3, #4
 80096cc:	d9f6      	bls.n	80096bc <UsageFault_Handler+0xc>
            //board_init_red_led_off();
        }
        HAL_Delay(3000);
 80096ce:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80096d2:	f7fb ff33 	bl	800553c <HAL_Delay>
        for (uint8_t iii = 0; iii < 5; iii++)
 80096d6:	e7ee      	b.n	80096b6 <UsageFault_Handler+0x6>

080096d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80096d8:	b480      	push	{r7}
 80096da:	af00      	add	r7, sp, #0
}
 80096dc:	bf00      	nop
 80096de:	46bd      	mov	sp, r7
 80096e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e4:	4770      	bx	lr
	...

080096e8 <EXTI0_IRQHandler>:
volatile uint32_t d_passes = 0;
/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80096e8:	b590      	push	{r4, r7, lr}
 80096ea:	b085      	sub	sp, #20
 80096ec:	af02      	add	r7, sp, #8
    // D is pause
    BaseType_t xHigherPriorityTaskWoken;
    board_init_push_button_pin_e button_pin = PUSH_BUTTON_D_PIN;
 80096ee:	2301      	movs	r3, #1
 80096f0:	80fb      	strh	r3, [r7, #6]
    board_init_push_buttons_e button = PUSH_BUTTON_D;
 80096f2:	2303      	movs	r3, #3
 80096f4:	717b      	strb	r3, [r7, #5]
    board_init_push_button_irq_e button_irq = PUSH_BUTTON_D_IRQ;
 80096f6:	2306      	movs	r3, #6
 80096f8:	713b      	strb	r3, [r7, #4]
    d_passes++;
 80096fa:	4b15      	ldr	r3, [pc, #84]	; (8009750 <EXTI0_IRQHandler+0x68>)
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	3301      	adds	r3, #1
 8009700:	4a13      	ldr	r2, [pc, #76]	; (8009750 <EXTI0_IRQHandler+0x68>)
 8009702:	6013      	str	r3, [r2, #0]
    HAL_GPIO_EXTI_IRQHandler(button_pin);
 8009704:	88fb      	ldrh	r3, [r7, #6]
 8009706:	4618      	mov	r0, r3
 8009708:	f7fc fcb6 	bl	8006078 <HAL_GPIO_EXTI_IRQHandler>
    g_button_press_timestamp[button][TIMESTAMP_PREVIOUS] = g_button_press_timestamp[button][TIMESTAMP_CURRENT];
 800970c:	797a      	ldrb	r2, [r7, #5]
 800970e:	797b      	ldrb	r3, [r7, #5]
 8009710:	4910      	ldr	r1, [pc, #64]	; (8009754 <EXTI0_IRQHandler+0x6c>)
 8009712:	f851 2032 	ldr.w	r2, [r1, r2, lsl #3]
 8009716:	490f      	ldr	r1, [pc, #60]	; (8009754 <EXTI0_IRQHandler+0x6c>)
 8009718:	00db      	lsls	r3, r3, #3
 800971a:	440b      	add	r3, r1
 800971c:	605a      	str	r2, [r3, #4]
    g_button_press_timestamp[button][TIMESTAMP_CURRENT] = xTaskGetTickCountFromISR();
 800971e:	797c      	ldrb	r4, [r7, #5]
 8009720:	f7fa f9da 	bl	8003ad8 <xTaskGetTickCountFromISR>
 8009724:	4603      	mov	r3, r0
 8009726:	4a0b      	ldr	r2, [pc, #44]	; (8009754 <EXTI0_IRQHandler+0x6c>)
 8009728:	f842 3034 	str.w	r3, [r2, r4, lsl #3]
    HAL_NVIC_DisableIRQ(button_irq);
 800972c:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8009730:	4618      	mov	r0, r3
 8009732:	f7fc f874 	bl	800581e <HAL_NVIC_DisableIRQ>
    xTaskNotifyFromISR(g_button_press_handle, button, eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 8009736:	4b08      	ldr	r3, [pc, #32]	; (8009758 <EXTI0_IRQHandler+0x70>)
 8009738:	6818      	ldr	r0, [r3, #0]
 800973a:	7979      	ldrb	r1, [r7, #5]
 800973c:	463b      	mov	r3, r7
 800973e:	9300      	str	r3, [sp, #0]
 8009740:	2300      	movs	r3, #0
 8009742:	2203      	movs	r2, #3
 8009744:	f7fa fde6 	bl	8004314 <xTaskGenericNotifyFromISR>
}
 8009748:	bf00      	nop
 800974a:	370c      	adds	r7, #12
 800974c:	46bd      	mov	sp, r7
 800974e:	bd90      	pop	{r4, r7, pc}
 8009750:	20002400 	.word	0x20002400
 8009754:	200008dc 	.word	0x200008dc
 8009758:	20002c1c 	.word	0x20002c1c

0800975c <EXTI2_IRQHandler>:
uint32_t g_dbg_b_interrupt_count = 0;
/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800975c:	b590      	push	{r4, r7, lr}
 800975e:	b085      	sub	sp, #20
 8009760:	af02      	add	r7, sp, #8
    // A is speed
    BaseType_t xHigherPriorityTaskWoken;
    board_init_push_button_pin_e button_pin = PUSH_BUTTON_A_PIN;
 8009762:	2304      	movs	r3, #4
 8009764:	80fb      	strh	r3, [r7, #6]
    board_init_push_buttons_e button = PUSH_BUTTON_A;
 8009766:	2300      	movs	r3, #0
 8009768:	717b      	strb	r3, [r7, #5]
    board_init_push_button_irq_e button_irq = PUSH_BUTTON_A_IRQ;
 800976a:	2308      	movs	r3, #8
 800976c:	713b      	strb	r3, [r7, #4]
    a_passes++;
 800976e:	4b15      	ldr	r3, [pc, #84]	; (80097c4 <EXTI2_IRQHandler+0x68>)
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	3301      	adds	r3, #1
 8009774:	4a13      	ldr	r2, [pc, #76]	; (80097c4 <EXTI2_IRQHandler+0x68>)
 8009776:	6013      	str	r3, [r2, #0]
    HAL_GPIO_EXTI_IRQHandler(button_pin);
 8009778:	88fb      	ldrh	r3, [r7, #6]
 800977a:	4618      	mov	r0, r3
 800977c:	f7fc fc7c 	bl	8006078 <HAL_GPIO_EXTI_IRQHandler>
    g_button_press_timestamp[button][TIMESTAMP_PREVIOUS] = g_button_press_timestamp[button][TIMESTAMP_CURRENT];
 8009780:	797a      	ldrb	r2, [r7, #5]
 8009782:	797b      	ldrb	r3, [r7, #5]
 8009784:	4910      	ldr	r1, [pc, #64]	; (80097c8 <EXTI2_IRQHandler+0x6c>)
 8009786:	f851 2032 	ldr.w	r2, [r1, r2, lsl #3]
 800978a:	490f      	ldr	r1, [pc, #60]	; (80097c8 <EXTI2_IRQHandler+0x6c>)
 800978c:	00db      	lsls	r3, r3, #3
 800978e:	440b      	add	r3, r1
 8009790:	605a      	str	r2, [r3, #4]
    g_button_press_timestamp[button][TIMESTAMP_CURRENT] = xTaskGetTickCountFromISR();
 8009792:	797c      	ldrb	r4, [r7, #5]
 8009794:	f7fa f9a0 	bl	8003ad8 <xTaskGetTickCountFromISR>
 8009798:	4603      	mov	r3, r0
 800979a:	4a0b      	ldr	r2, [pc, #44]	; (80097c8 <EXTI2_IRQHandler+0x6c>)
 800979c:	f842 3034 	str.w	r3, [r2, r4, lsl #3]
    HAL_NVIC_DisableIRQ(button_irq);
 80097a0:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80097a4:	4618      	mov	r0, r3
 80097a6:	f7fc f83a 	bl	800581e <HAL_NVIC_DisableIRQ>
    xTaskNotifyFromISR(g_button_press_handle, button, eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 80097aa:	4b08      	ldr	r3, [pc, #32]	; (80097cc <EXTI2_IRQHandler+0x70>)
 80097ac:	6818      	ldr	r0, [r3, #0]
 80097ae:	7979      	ldrb	r1, [r7, #5]
 80097b0:	463b      	mov	r3, r7
 80097b2:	9300      	str	r3, [sp, #0]
 80097b4:	2300      	movs	r3, #0
 80097b6:	2203      	movs	r2, #3
 80097b8:	f7fa fdac 	bl	8004314 <xTaskGenericNotifyFromISR>
}
 80097bc:	bf00      	nop
 80097be:	370c      	adds	r7, #12
 80097c0:	46bd      	mov	sp, r7
 80097c2:	bd90      	pop	{r4, r7, pc}
 80097c4:	20002404 	.word	0x20002404
 80097c8:	200008dc 	.word	0x200008dc
 80097cc:	20002c1c 	.word	0x20002c1c

080097d0 <EXTI15_10_IRQHandler>:
volatile uint32_t b_passes = 0;
/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80097d0:	b590      	push	{r4, r7, lr}
 80097d2:	b085      	sub	sp, #20
 80097d4:	af02      	add	r7, sp, #8
    // B is state
    BaseType_t xHigherPriorityTaskWoken;
    board_init_push_button_pin_e button_pin = PUSH_BUTTON_B_PIN;
 80097d6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80097da:	80fb      	strh	r3, [r7, #6]
    board_init_push_buttons_e button = PUSH_BUTTON_B;
 80097dc:	2301      	movs	r3, #1
 80097de:	717b      	strb	r3, [r7, #5]
    board_init_push_button_irq_e button_irq = PUSH_BUTTON_B_IRQ;
 80097e0:	2328      	movs	r3, #40	; 0x28
 80097e2:	713b      	strb	r3, [r7, #4]
    b_passes++;
 80097e4:	4b15      	ldr	r3, [pc, #84]	; (800983c <EXTI15_10_IRQHandler+0x6c>)
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	3301      	adds	r3, #1
 80097ea:	4a14      	ldr	r2, [pc, #80]	; (800983c <EXTI15_10_IRQHandler+0x6c>)
 80097ec:	6013      	str	r3, [r2, #0]
    HAL_GPIO_EXTI_IRQHandler(button_pin);
 80097ee:	88fb      	ldrh	r3, [r7, #6]
 80097f0:	4618      	mov	r0, r3
 80097f2:	f7fc fc41 	bl	8006078 <HAL_GPIO_EXTI_IRQHandler>
    g_button_press_timestamp[button][TIMESTAMP_PREVIOUS] = g_button_press_timestamp[button][TIMESTAMP_CURRENT];
 80097f6:	797a      	ldrb	r2, [r7, #5]
 80097f8:	797b      	ldrb	r3, [r7, #5]
 80097fa:	4911      	ldr	r1, [pc, #68]	; (8009840 <EXTI15_10_IRQHandler+0x70>)
 80097fc:	f851 2032 	ldr.w	r2, [r1, r2, lsl #3]
 8009800:	490f      	ldr	r1, [pc, #60]	; (8009840 <EXTI15_10_IRQHandler+0x70>)
 8009802:	00db      	lsls	r3, r3, #3
 8009804:	440b      	add	r3, r1
 8009806:	605a      	str	r2, [r3, #4]
    g_button_press_timestamp[button][TIMESTAMP_CURRENT] = xTaskGetTickCountFromISR();
 8009808:	797c      	ldrb	r4, [r7, #5]
 800980a:	f7fa f965 	bl	8003ad8 <xTaskGetTickCountFromISR>
 800980e:	4603      	mov	r3, r0
 8009810:	4a0b      	ldr	r2, [pc, #44]	; (8009840 <EXTI15_10_IRQHandler+0x70>)
 8009812:	f842 3034 	str.w	r3, [r2, r4, lsl #3]
    HAL_NVIC_DisableIRQ(button_irq);
 8009816:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800981a:	4618      	mov	r0, r3
 800981c:	f7fb ffff 	bl	800581e <HAL_NVIC_DisableIRQ>
    xTaskNotifyFromISR(g_button_press_handle, button, eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 8009820:	4b08      	ldr	r3, [pc, #32]	; (8009844 <EXTI15_10_IRQHandler+0x74>)
 8009822:	6818      	ldr	r0, [r3, #0]
 8009824:	7979      	ldrb	r1, [r7, #5]
 8009826:	463b      	mov	r3, r7
 8009828:	9300      	str	r3, [sp, #0]
 800982a:	2300      	movs	r3, #0
 800982c:	2203      	movs	r2, #3
 800982e:	f7fa fd71 	bl	8004314 <xTaskGenericNotifyFromISR>
}
 8009832:	bf00      	nop
 8009834:	370c      	adds	r7, #12
 8009836:	46bd      	mov	sp, r7
 8009838:	bd90      	pop	{r4, r7, pc}
 800983a:	bf00      	nop
 800983c:	20002408 	.word	0x20002408
 8009840:	200008dc 	.word	0x200008dc
 8009844:	20002c1c 	.word	0x20002c1c

08009848 <EXTI9_5_IRQHandler>:
volatile uint32_t c_passes = 0;
/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8009848:	b590      	push	{r4, r7, lr}
 800984a:	b085      	sub	sp, #20
 800984c:	af02      	add	r7, sp, #8
    // C is color
    BaseType_t xHigherPriorityTaskWoken;
    board_init_push_button_pin_e button_pin = PUSH_BUTTON_C_PIN;
 800984e:	2320      	movs	r3, #32
 8009850:	80fb      	strh	r3, [r7, #6]
    board_init_push_buttons_e button = PUSH_BUTTON_C;
 8009852:	2302      	movs	r3, #2
 8009854:	717b      	strb	r3, [r7, #5]
    board_init_push_button_irq_e button_irq = PUSH_BUTTON_C_IRQ;
 8009856:	2317      	movs	r3, #23
 8009858:	713b      	strb	r3, [r7, #4]
    c_passes++;
 800985a:	4b15      	ldr	r3, [pc, #84]	; (80098b0 <EXTI9_5_IRQHandler+0x68>)
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	3301      	adds	r3, #1
 8009860:	4a13      	ldr	r2, [pc, #76]	; (80098b0 <EXTI9_5_IRQHandler+0x68>)
 8009862:	6013      	str	r3, [r2, #0]
    // add button irq here..
    HAL_GPIO_EXTI_IRQHandler(button_pin);
 8009864:	88fb      	ldrh	r3, [r7, #6]
 8009866:	4618      	mov	r0, r3
 8009868:	f7fc fc06 	bl	8006078 <HAL_GPIO_EXTI_IRQHandler>
    g_button_press_timestamp[button][TIMESTAMP_PREVIOUS] = g_button_press_timestamp[button][TIMESTAMP_CURRENT];
 800986c:	797a      	ldrb	r2, [r7, #5]
 800986e:	797b      	ldrb	r3, [r7, #5]
 8009870:	4910      	ldr	r1, [pc, #64]	; (80098b4 <EXTI9_5_IRQHandler+0x6c>)
 8009872:	f851 2032 	ldr.w	r2, [r1, r2, lsl #3]
 8009876:	490f      	ldr	r1, [pc, #60]	; (80098b4 <EXTI9_5_IRQHandler+0x6c>)
 8009878:	00db      	lsls	r3, r3, #3
 800987a:	440b      	add	r3, r1
 800987c:	605a      	str	r2, [r3, #4]
    g_button_press_timestamp[button][TIMESTAMP_CURRENT] = xTaskGetTickCountFromISR();
 800987e:	797c      	ldrb	r4, [r7, #5]
 8009880:	f7fa f92a 	bl	8003ad8 <xTaskGetTickCountFromISR>
 8009884:	4603      	mov	r3, r0
 8009886:	4a0b      	ldr	r2, [pc, #44]	; (80098b4 <EXTI9_5_IRQHandler+0x6c>)
 8009888:	f842 3034 	str.w	r3, [r2, r4, lsl #3]
    HAL_NVIC_DisableIRQ(button_irq);
 800988c:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8009890:	4618      	mov	r0, r3
 8009892:	f7fb ffc4 	bl	800581e <HAL_NVIC_DisableIRQ>
    xTaskNotifyFromISR(g_button_press_handle, button, eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 8009896:	4b08      	ldr	r3, [pc, #32]	; (80098b8 <EXTI9_5_IRQHandler+0x70>)
 8009898:	6818      	ldr	r0, [r3, #0]
 800989a:	7979      	ldrb	r1, [r7, #5]
 800989c:	463b      	mov	r3, r7
 800989e:	9300      	str	r3, [sp, #0]
 80098a0:	2300      	movs	r3, #0
 80098a2:	2203      	movs	r2, #3
 80098a4:	f7fa fd36 	bl	8004314 <xTaskGenericNotifyFromISR>
}
 80098a8:	bf00      	nop
 80098aa:	370c      	adds	r7, #12
 80098ac:	46bd      	mov	sp, r7
 80098ae:	bd90      	pop	{r4, r7, pc}
 80098b0:	2000240c 	.word	0x2000240c
 80098b4:	200008dc 	.word	0x200008dc
 80098b8:	20002c1c 	.word	0x20002c1c

080098bc <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80098bc:	b480      	push	{r7}
 80098be:	b083      	sub	sp, #12
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	4603      	mov	r3, r0
 80098c4:	80fb      	strh	r3, [r7, #6]

}
 80098c6:	bf00      	nop
 80098c8:	370c      	adds	r7, #12
 80098ca:	46bd      	mov	sp, r7
 80098cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d0:	4770      	bx	lr

080098d2 <HAL_DMA_CMPLT_CALLBACK>:


void HAL_DMA_CMPLT_CALLBACK(DMA_HandleTypeDef *hdma)
{
 80098d2:	b480      	push	{r7}
 80098d4:	b083      	sub	sp, #12
 80098d6:	af00      	add	r7, sp, #0
 80098d8:	6078      	str	r0, [r7, #4]
    while(1);
 80098da:	e7fe      	b.n	80098da <HAL_DMA_CMPLT_CALLBACK+0x8>

080098dc <HAL_TIM_PWM_PulseFinishedCallback>:
bool gb_dma_cmplt_strip_1 = true;
bool gb_dma_cmplt_strip_2 = true;
bool gb_dma_cmplt_strip_3 = true;

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80098dc:	b580      	push	{r7, lr}
 80098de:	b082      	sub	sp, #8
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
    switch (htim->Channel)
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	7f1b      	ldrb	r3, [r3, #28]
 80098e8:	2b04      	cmp	r3, #4
 80098ea:	d016      	beq.n	800991a <HAL_TIM_PWM_PulseFinishedCallback+0x3e>
 80098ec:	2b04      	cmp	r3, #4
 80098ee:	dc1c      	bgt.n	800992a <HAL_TIM_PWM_PulseFinishedCallback+0x4e>
 80098f0:	2b01      	cmp	r3, #1
 80098f2:	d002      	beq.n	80098fa <HAL_TIM_PWM_PulseFinishedCallback+0x1e>
 80098f4:	2b02      	cmp	r3, #2
 80098f6:	d008      	beq.n	800990a <HAL_TIM_PWM_PulseFinishedCallback+0x2e>
        case HAL_TIM_ACTIVE_CHANNEL_3:
            HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_3);
            gb_dma_cmplt_strip_3 = true;
        break;
        default:
        break;
 80098f8:	e017      	b.n	800992a <HAL_TIM_PWM_PulseFinishedCallback+0x4e>
            HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_1);
 80098fa:	2100      	movs	r1, #0
 80098fc:	6878      	ldr	r0, [r7, #4]
 80098fe:	f7fe f979 	bl	8007bf4 <HAL_TIM_PWM_Stop_DMA>
            gb_dma_cmplt_strip_1 = true;
 8009902:	4b0c      	ldr	r3, [pc, #48]	; (8009934 <HAL_TIM_PWM_PulseFinishedCallback+0x58>)
 8009904:	2201      	movs	r2, #1
 8009906:	701a      	strb	r2, [r3, #0]
        break;
 8009908:	e010      	b.n	800992c <HAL_TIM_PWM_PulseFinishedCallback+0x50>
            HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_2);
 800990a:	2104      	movs	r1, #4
 800990c:	6878      	ldr	r0, [r7, #4]
 800990e:	f7fe f971 	bl	8007bf4 <HAL_TIM_PWM_Stop_DMA>
            gb_dma_cmplt_strip_2 = true;
 8009912:	4b09      	ldr	r3, [pc, #36]	; (8009938 <HAL_TIM_PWM_PulseFinishedCallback+0x5c>)
 8009914:	2201      	movs	r2, #1
 8009916:	701a      	strb	r2, [r3, #0]
        break;
 8009918:	e008      	b.n	800992c <HAL_TIM_PWM_PulseFinishedCallback+0x50>
            HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_3);
 800991a:	2108      	movs	r1, #8
 800991c:	6878      	ldr	r0, [r7, #4]
 800991e:	f7fe f969 	bl	8007bf4 <HAL_TIM_PWM_Stop_DMA>
            gb_dma_cmplt_strip_3 = true;
 8009922:	4b06      	ldr	r3, [pc, #24]	; (800993c <HAL_TIM_PWM_PulseFinishedCallback+0x60>)
 8009924:	2201      	movs	r2, #1
 8009926:	701a      	strb	r2, [r3, #0]
        break;
 8009928:	e000      	b.n	800992c <HAL_TIM_PWM_PulseFinishedCallback+0x50>
        break;
 800992a:	bf00      	nop
    }
}
 800992c:	bf00      	nop
 800992e:	3708      	adds	r7, #8
 8009930:	46bd      	mov	sp, r7
 8009932:	bd80      	pop	{r7, pc}
 8009934:	20000069 	.word	0x20000069
 8009938:	2000006a 	.word	0x2000006a
 800993c:	2000006b 	.word	0x2000006b

08009940 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8009940:	b580      	push	{r7, lr}
 8009942:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8009944:	4802      	ldr	r0, [pc, #8]	; (8009950 <DMA1_Channel2_IRQHandler+0x10>)
 8009946:	f7fc f8de 	bl	8005b06 <HAL_DMA_IRQHandler>
}
 800994a:	bf00      	nop
 800994c:	bd80      	pop	{r7, pc}
 800994e:	bf00      	nop
 8009950:	20002228 	.word	0x20002228

08009954 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8009954:	b580      	push	{r7, lr}
 8009956:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim1_ch2);
 8009958:	4802      	ldr	r0, [pc, #8]	; (8009964 <DMA1_Channel3_IRQHandler+0x10>)
 800995a:	f7fc f8d4 	bl	8005b06 <HAL_DMA_IRQHandler>
}
 800995e:	bf00      	nop
 8009960:	bd80      	pop	{r7, pc}
 8009962:	bf00      	nop
 8009964:	20002270 	.word	0x20002270

08009968 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8009968:	b580      	push	{r7, lr}
 800996a:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim15_ch1_up_trig_com);
 800996c:	4802      	ldr	r0, [pc, #8]	; (8009978 <DMA1_Channel5_IRQHandler+0x10>)
 800996e:	f7fc f8ca 	bl	8005b06 <HAL_DMA_IRQHandler>
}
 8009972:	bf00      	nop
 8009974:	bd80      	pop	{r7, pc}
 8009976:	bf00      	nop
 8009978:	20002300 	.word	0x20002300

0800997c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 800997c:	b580      	push	{r7, lr}
 800997e:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim16_ch1_up);
 8009980:	4802      	ldr	r0, [pc, #8]	; (800998c <DMA1_Channel6_IRQHandler+0x10>)
 8009982:	f7fc f8c0 	bl	8005b06 <HAL_DMA_IRQHandler>
}
 8009986:	bf00      	nop
 8009988:	bd80      	pop	{r7, pc}
 800998a:	bf00      	nop
 800998c:	20002348 	.word	0x20002348

08009990 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8009990:	b580      	push	{r7, lr}
 8009992:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim1_ch3);
 8009994:	4802      	ldr	r0, [pc, #8]	; (80099a0 <DMA1_Channel7_IRQHandler+0x10>)
 8009996:	f7fc f8b6 	bl	8005b06 <HAL_DMA_IRQHandler>
}
 800999a:	bf00      	nop
 800999c:	bd80      	pop	{r7, pc}
 800999e:	bf00      	nop
 80099a0:	200022b8 	.word	0x200022b8

080099a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80099a4:	b480      	push	{r7}
 80099a6:	af00      	add	r7, sp, #0
	return 1;
 80099a8:	2301      	movs	r3, #1
}
 80099aa:	4618      	mov	r0, r3
 80099ac:	46bd      	mov	sp, r7
 80099ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b2:	4770      	bx	lr

080099b4 <_kill>:

int _kill(int pid, int sig)
{
 80099b4:	b580      	push	{r7, lr}
 80099b6:	b082      	sub	sp, #8
 80099b8:	af00      	add	r7, sp, #0
 80099ba:	6078      	str	r0, [r7, #4]
 80099bc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80099be:	f000 fcab 	bl	800a318 <__errno>
 80099c2:	4603      	mov	r3, r0
 80099c4:	2216      	movs	r2, #22
 80099c6:	601a      	str	r2, [r3, #0]
	return -1;
 80099c8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80099cc:	4618      	mov	r0, r3
 80099ce:	3708      	adds	r7, #8
 80099d0:	46bd      	mov	sp, r7
 80099d2:	bd80      	pop	{r7, pc}

080099d4 <_exit>:

void _exit (int status)
{
 80099d4:	b580      	push	{r7, lr}
 80099d6:	b082      	sub	sp, #8
 80099d8:	af00      	add	r7, sp, #0
 80099da:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80099dc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80099e0:	6878      	ldr	r0, [r7, #4]
 80099e2:	f7ff ffe7 	bl	80099b4 <_kill>
	while (1) {}		/* Make sure we hang here */
 80099e6:	e7fe      	b.n	80099e6 <_exit+0x12>

080099e8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80099e8:	b580      	push	{r7, lr}
 80099ea:	b086      	sub	sp, #24
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	60f8      	str	r0, [r7, #12]
 80099f0:	60b9      	str	r1, [r7, #8]
 80099f2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80099f4:	2300      	movs	r3, #0
 80099f6:	617b      	str	r3, [r7, #20]
 80099f8:	e00a      	b.n	8009a10 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80099fa:	f3af 8000 	nop.w
 80099fe:	4601      	mov	r1, r0
 8009a00:	68bb      	ldr	r3, [r7, #8]
 8009a02:	1c5a      	adds	r2, r3, #1
 8009a04:	60ba      	str	r2, [r7, #8]
 8009a06:	b2ca      	uxtb	r2, r1
 8009a08:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009a0a:	697b      	ldr	r3, [r7, #20]
 8009a0c:	3301      	adds	r3, #1
 8009a0e:	617b      	str	r3, [r7, #20]
 8009a10:	697a      	ldr	r2, [r7, #20]
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	429a      	cmp	r2, r3
 8009a16:	dbf0      	blt.n	80099fa <_read+0x12>
	}

return len;
 8009a18:	687b      	ldr	r3, [r7, #4]
}
 8009a1a:	4618      	mov	r0, r3
 8009a1c:	3718      	adds	r7, #24
 8009a1e:	46bd      	mov	sp, r7
 8009a20:	bd80      	pop	{r7, pc}

08009a22 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8009a22:	b580      	push	{r7, lr}
 8009a24:	b086      	sub	sp, #24
 8009a26:	af00      	add	r7, sp, #0
 8009a28:	60f8      	str	r0, [r7, #12]
 8009a2a:	60b9      	str	r1, [r7, #8]
 8009a2c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009a2e:	2300      	movs	r3, #0
 8009a30:	617b      	str	r3, [r7, #20]
 8009a32:	e009      	b.n	8009a48 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8009a34:	68bb      	ldr	r3, [r7, #8]
 8009a36:	1c5a      	adds	r2, r3, #1
 8009a38:	60ba      	str	r2, [r7, #8]
 8009a3a:	781b      	ldrb	r3, [r3, #0]
 8009a3c:	4618      	mov	r0, r3
 8009a3e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009a42:	697b      	ldr	r3, [r7, #20]
 8009a44:	3301      	adds	r3, #1
 8009a46:	617b      	str	r3, [r7, #20]
 8009a48:	697a      	ldr	r2, [r7, #20]
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	429a      	cmp	r2, r3
 8009a4e:	dbf1      	blt.n	8009a34 <_write+0x12>
	}
	return len;
 8009a50:	687b      	ldr	r3, [r7, #4]
}
 8009a52:	4618      	mov	r0, r3
 8009a54:	3718      	adds	r7, #24
 8009a56:	46bd      	mov	sp, r7
 8009a58:	bd80      	pop	{r7, pc}

08009a5a <_close>:

int _close(int file)
{
 8009a5a:	b480      	push	{r7}
 8009a5c:	b083      	sub	sp, #12
 8009a5e:	af00      	add	r7, sp, #0
 8009a60:	6078      	str	r0, [r7, #4]
	return -1;
 8009a62:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8009a66:	4618      	mov	r0, r3
 8009a68:	370c      	adds	r7, #12
 8009a6a:	46bd      	mov	sp, r7
 8009a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a70:	4770      	bx	lr

08009a72 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8009a72:	b480      	push	{r7}
 8009a74:	b083      	sub	sp, #12
 8009a76:	af00      	add	r7, sp, #0
 8009a78:	6078      	str	r0, [r7, #4]
 8009a7a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8009a7c:	683b      	ldr	r3, [r7, #0]
 8009a7e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8009a82:	605a      	str	r2, [r3, #4]
	return 0;
 8009a84:	2300      	movs	r3, #0
}
 8009a86:	4618      	mov	r0, r3
 8009a88:	370c      	adds	r7, #12
 8009a8a:	46bd      	mov	sp, r7
 8009a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a90:	4770      	bx	lr

08009a92 <_isatty>:

int _isatty(int file)
{
 8009a92:	b480      	push	{r7}
 8009a94:	b083      	sub	sp, #12
 8009a96:	af00      	add	r7, sp, #0
 8009a98:	6078      	str	r0, [r7, #4]
	return 1;
 8009a9a:	2301      	movs	r3, #1
}
 8009a9c:	4618      	mov	r0, r3
 8009a9e:	370c      	adds	r7, #12
 8009aa0:	46bd      	mov	sp, r7
 8009aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa6:	4770      	bx	lr

08009aa8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8009aa8:	b480      	push	{r7}
 8009aaa:	b085      	sub	sp, #20
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	60f8      	str	r0, [r7, #12]
 8009ab0:	60b9      	str	r1, [r7, #8]
 8009ab2:	607a      	str	r2, [r7, #4]
	return 0;
 8009ab4:	2300      	movs	r3, #0
}
 8009ab6:	4618      	mov	r0, r3
 8009ab8:	3714      	adds	r7, #20
 8009aba:	46bd      	mov	sp, r7
 8009abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac0:	4770      	bx	lr
	...

08009ac4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8009ac4:	b580      	push	{r7, lr}
 8009ac6:	b086      	sub	sp, #24
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8009acc:	4a14      	ldr	r2, [pc, #80]	; (8009b20 <_sbrk+0x5c>)
 8009ace:	4b15      	ldr	r3, [pc, #84]	; (8009b24 <_sbrk+0x60>)
 8009ad0:	1ad3      	subs	r3, r2, r3
 8009ad2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8009ad4:	697b      	ldr	r3, [r7, #20]
 8009ad6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8009ad8:	4b13      	ldr	r3, [pc, #76]	; (8009b28 <_sbrk+0x64>)
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d102      	bne.n	8009ae6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8009ae0:	4b11      	ldr	r3, [pc, #68]	; (8009b28 <_sbrk+0x64>)
 8009ae2:	4a12      	ldr	r2, [pc, #72]	; (8009b2c <_sbrk+0x68>)
 8009ae4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8009ae6:	4b10      	ldr	r3, [pc, #64]	; (8009b28 <_sbrk+0x64>)
 8009ae8:	681a      	ldr	r2, [r3, #0]
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	4413      	add	r3, r2
 8009aee:	693a      	ldr	r2, [r7, #16]
 8009af0:	429a      	cmp	r2, r3
 8009af2:	d207      	bcs.n	8009b04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8009af4:	f000 fc10 	bl	800a318 <__errno>
 8009af8:	4603      	mov	r3, r0
 8009afa:	220c      	movs	r2, #12
 8009afc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8009afe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009b02:	e009      	b.n	8009b18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8009b04:	4b08      	ldr	r3, [pc, #32]	; (8009b28 <_sbrk+0x64>)
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8009b0a:	4b07      	ldr	r3, [pc, #28]	; (8009b28 <_sbrk+0x64>)
 8009b0c:	681a      	ldr	r2, [r3, #0]
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	4413      	add	r3, r2
 8009b12:	4a05      	ldr	r2, [pc, #20]	; (8009b28 <_sbrk+0x64>)
 8009b14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8009b16:	68fb      	ldr	r3, [r7, #12]
}
 8009b18:	4618      	mov	r0, r3
 8009b1a:	3718      	adds	r7, #24
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	bd80      	pop	{r7, pc}
 8009b20:	20010000 	.word	0x20010000
 8009b24:	00000400 	.word	0x00000400
 8009b28:	20002410 	.word	0x20002410
 8009b2c:	20003e28 	.word	0x20003e28

08009b30 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8009b30:	b480      	push	{r7}
 8009b32:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8009b34:	4b06      	ldr	r3, [pc, #24]	; (8009b50 <SystemInit+0x20>)
 8009b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b3a:	4a05      	ldr	r2, [pc, #20]	; (8009b50 <SystemInit+0x20>)
 8009b3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009b40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8009b44:	bf00      	nop
 8009b46:	46bd      	mov	sp, r7
 8009b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b4c:	4770      	bx	lr
 8009b4e:	bf00      	nop
 8009b50:	e000ed00 	.word	0xe000ed00

08009b54 <flash_info_animation_enabled>:

flash_info_block_t  g_flash_info_block;


bool flash_info_animation_enabled(led_state_e animation)
{
 8009b54:	b480      	push	{r7}
 8009b56:	b085      	sub	sp, #20
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	4603      	mov	r3, r0
 8009b5c:	71fb      	strb	r3, [r7, #7]
    bool return_val = false;
 8009b5e:	2300      	movs	r3, #0
 8009b60:	73fb      	strb	r3, [r7, #15]
    switch (animation)
 8009b62:	79fb      	ldrb	r3, [r7, #7]
 8009b64:	2b0b      	cmp	r3, #11
 8009b66:	f200 8089 	bhi.w	8009c7c <flash_info_animation_enabled+0x128>
 8009b6a:	a201      	add	r2, pc, #4	; (adr r2, 8009b70 <flash_info_animation_enabled+0x1c>)
 8009b6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b70:	08009ba1 	.word	0x08009ba1
 8009b74:	08009bb5 	.word	0x08009bb5
 8009b78:	08009bc9 	.word	0x08009bc9
 8009b7c:	08009bdd 	.word	0x08009bdd
 8009b80:	08009bf1 	.word	0x08009bf1
 8009b84:	08009c05 	.word	0x08009c05
 8009b88:	08009c19 	.word	0x08009c19
 8009b8c:	08009c2d 	.word	0x08009c2d
 8009b90:	08009c41 	.word	0x08009c41
 8009b94:	08009c55 	.word	0x08009c55
 8009b98:	08009c7d 	.word	0x08009c7d
 8009b9c:	08009c69 	.word	0x08009c69
    {
        case LED_STATE_SPELL:
            if (g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.spell) return_val = true;
 8009ba0:	4b45      	ldr	r3, [pc, #276]	; (8009cb8 <flash_info_animation_enabled+0x164>)
 8009ba2:	7adb      	ldrb	r3, [r3, #11]
 8009ba4:	f003 0301 	and.w	r3, r3, #1
 8009ba8:	b2db      	uxtb	r3, r3
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d068      	beq.n	8009c80 <flash_info_animation_enabled+0x12c>
 8009bae:	2301      	movs	r3, #1
 8009bb0:	73fb      	strb	r3, [r7, #15]
        break;
 8009bb2:	e065      	b.n	8009c80 <flash_info_animation_enabled+0x12c>
        case LED_STATE_WHITE_COLOR:
            if (g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.white) return_val = true;
 8009bb4:	4b40      	ldr	r3, [pc, #256]	; (8009cb8 <flash_info_animation_enabled+0x164>)
 8009bb6:	7adb      	ldrb	r3, [r3, #11]
 8009bb8:	f003 0302 	and.w	r3, r3, #2
 8009bbc:	b2db      	uxtb	r3, r3
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d060      	beq.n	8009c84 <flash_info_animation_enabled+0x130>
 8009bc2:	2301      	movs	r3, #1
 8009bc4:	73fb      	strb	r3, [r7, #15]
        break;
 8009bc6:	e05d      	b.n	8009c84 <flash_info_animation_enabled+0x130>
        case LED_STATE_SOLID_COLOR:
            if (g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.solid) return_val = true;
 8009bc8:	4b3b      	ldr	r3, [pc, #236]	; (8009cb8 <flash_info_animation_enabled+0x164>)
 8009bca:	7adb      	ldrb	r3, [r3, #11]
 8009bcc:	f003 0304 	and.w	r3, r3, #4
 8009bd0:	b2db      	uxtb	r3, r3
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d058      	beq.n	8009c88 <flash_info_animation_enabled+0x134>
 8009bd6:	2301      	movs	r3, #1
 8009bd8:	73fb      	strb	r3, [r7, #15]
        break;
 8009bda:	e055      	b.n	8009c88 <flash_info_animation_enabled+0x134>
        case LED_STATE_SPARKLE_NO_FILL:
            if (g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.sparkle_no_fill) return_val = true;
 8009bdc:	4b36      	ldr	r3, [pc, #216]	; (8009cb8 <flash_info_animation_enabled+0x164>)
 8009bde:	7adb      	ldrb	r3, [r3, #11]
 8009be0:	f003 0310 	and.w	r3, r3, #16
 8009be4:	b2db      	uxtb	r3, r3
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d050      	beq.n	8009c8c <flash_info_animation_enabled+0x138>
 8009bea:	2301      	movs	r3, #1
 8009bec:	73fb      	strb	r3, [r7, #15]
        break;
 8009bee:	e04d      	b.n	8009c8c <flash_info_animation_enabled+0x138>
        case LED_STATE_SPARKLE_FILL:
            if (g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.sparkle) return_val = true;
 8009bf0:	4b31      	ldr	r3, [pc, #196]	; (8009cb8 <flash_info_animation_enabled+0x164>)
 8009bf2:	7adb      	ldrb	r3, [r3, #11]
 8009bf4:	f003 0308 	and.w	r3, r3, #8
 8009bf8:	b2db      	uxtb	r3, r3
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d048      	beq.n	8009c90 <flash_info_animation_enabled+0x13c>
 8009bfe:	2301      	movs	r3, #1
 8009c00:	73fb      	strb	r3, [r7, #15]
        break;
 8009c02:	e045      	b.n	8009c90 <flash_info_animation_enabled+0x13c>
        case LED_STATE_RAINBOW_CYCLE:
            if (g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.rainbow) return_val = true;
 8009c04:	4b2c      	ldr	r3, [pc, #176]	; (8009cb8 <flash_info_animation_enabled+0x164>)
 8009c06:	7adb      	ldrb	r3, [r3, #11]
 8009c08:	f003 0320 	and.w	r3, r3, #32
 8009c0c:	b2db      	uxtb	r3, r3
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d040      	beq.n	8009c94 <flash_info_animation_enabled+0x140>
 8009c12:	2301      	movs	r3, #1
 8009c14:	73fb      	strb	r3, [r7, #15]
        break;
 8009c16:	e03d      	b.n	8009c94 <flash_info_animation_enabled+0x140>
        case LED_STATE_THEATER_CHASE:
            if (g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.chase) return_val = true;
 8009c18:	4b27      	ldr	r3, [pc, #156]	; (8009cb8 <flash_info_animation_enabled+0x164>)
 8009c1a:	7adb      	ldrb	r3, [r3, #11]
 8009c1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c20:	b2db      	uxtb	r3, r3
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d038      	beq.n	8009c98 <flash_info_animation_enabled+0x144>
 8009c26:	2301      	movs	r3, #1
 8009c28:	73fb      	strb	r3, [r7, #15]
        break;
 8009c2a:	e035      	b.n	8009c98 <flash_info_animation_enabled+0x144>
        case LED_STATE_THEATER_CHASE_RAINBOW:
            if (g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.chase_rainbow) return_val = true;
 8009c2c:	4b22      	ldr	r3, [pc, #136]	; (8009cb8 <flash_info_animation_enabled+0x164>)
 8009c2e:	7adb      	ldrb	r3, [r3, #11]
 8009c30:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009c34:	b2db      	uxtb	r3, r3
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d030      	beq.n	8009c9c <flash_info_animation_enabled+0x148>
 8009c3a:	2301      	movs	r3, #1
 8009c3c:	73fb      	strb	r3, [r7, #15]
        break;
 8009c3e:	e02d      	b.n	8009c9c <flash_info_animation_enabled+0x148>
        case LED_STATE_FADE_IN_AND_OUT:
            if (g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.fade) return_val = true;
 8009c40:	4b1d      	ldr	r3, [pc, #116]	; (8009cb8 <flash_info_animation_enabled+0x164>)
 8009c42:	7b1b      	ldrb	r3, [r3, #12]
 8009c44:	f003 0301 	and.w	r3, r3, #1
 8009c48:	b2db      	uxtb	r3, r3
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d028      	beq.n	8009ca0 <flash_info_animation_enabled+0x14c>
 8009c4e:	2301      	movs	r3, #1
 8009c50:	73fb      	strb	r3, [r7, #15]
        break;
 8009c52:	e025      	b.n	8009ca0 <flash_info_animation_enabled+0x14c>
        case LED_STATE_TWINKLE:
            if (g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.twinkle) return_val = true;
 8009c54:	4b18      	ldr	r3, [pc, #96]	; (8009cb8 <flash_info_animation_enabled+0x164>)
 8009c56:	7b1b      	ldrb	r3, [r3, #12]
 8009c58:	f003 0302 	and.w	r3, r3, #2
 8009c5c:	b2db      	uxtb	r3, r3
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d020      	beq.n	8009ca4 <flash_info_animation_enabled+0x150>
 8009c62:	2301      	movs	r3, #1
 8009c64:	73fb      	strb	r3, [r7, #15]
        break;
 8009c66:	e01d      	b.n	8009ca4 <flash_info_animation_enabled+0x150>
        case LED_STATE_SRW_DEBUG:
            if (g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.white) return_val = true;
 8009c68:	4b13      	ldr	r3, [pc, #76]	; (8009cb8 <flash_info_animation_enabled+0x164>)
 8009c6a:	7adb      	ldrb	r3, [r3, #11]
 8009c6c:	f003 0302 	and.w	r3, r3, #2
 8009c70:	b2db      	uxtb	r3, r3
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d018      	beq.n	8009ca8 <flash_info_animation_enabled+0x154>
 8009c76:	2301      	movs	r3, #1
 8009c78:	73fb      	strb	r3, [r7, #15]
        break;
 8009c7a:	e015      	b.n	8009ca8 <flash_info_animation_enabled+0x154>
        default:
        break;
 8009c7c:	bf00      	nop
 8009c7e:	e014      	b.n	8009caa <flash_info_animation_enabled+0x156>
        break;
 8009c80:	bf00      	nop
 8009c82:	e012      	b.n	8009caa <flash_info_animation_enabled+0x156>
        break;
 8009c84:	bf00      	nop
 8009c86:	e010      	b.n	8009caa <flash_info_animation_enabled+0x156>
        break;
 8009c88:	bf00      	nop
 8009c8a:	e00e      	b.n	8009caa <flash_info_animation_enabled+0x156>
        break;
 8009c8c:	bf00      	nop
 8009c8e:	e00c      	b.n	8009caa <flash_info_animation_enabled+0x156>
        break;
 8009c90:	bf00      	nop
 8009c92:	e00a      	b.n	8009caa <flash_info_animation_enabled+0x156>
        break;
 8009c94:	bf00      	nop
 8009c96:	e008      	b.n	8009caa <flash_info_animation_enabled+0x156>
        break;
 8009c98:	bf00      	nop
 8009c9a:	e006      	b.n	8009caa <flash_info_animation_enabled+0x156>
        break;
 8009c9c:	bf00      	nop
 8009c9e:	e004      	b.n	8009caa <flash_info_animation_enabled+0x156>
        break;
 8009ca0:	bf00      	nop
 8009ca2:	e002      	b.n	8009caa <flash_info_animation_enabled+0x156>
        break;
 8009ca4:	bf00      	nop
 8009ca6:	e000      	b.n	8009caa <flash_info_animation_enabled+0x156>
        break;
 8009ca8:	bf00      	nop
    }
    return return_val;
 8009caa:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cac:	4618      	mov	r0, r3
 8009cae:	3714      	adds	r7, #20
 8009cb0:	46bd      	mov	sp, r7
 8009cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb6:	4770      	bx	lr
 8009cb8:	20002414 	.word	0x20002414

08009cbc <flash_info_block_init>:


void flash_info_block_init(void)
{
 8009cbc:	b580      	push	{r7, lr}
 8009cbe:	af00      	add	r7, sp, #0
    g_flash_info_block.flash_info_data.uuid.data[0] = HAL_GetUIDw0();
 8009cc0:	f7fb fc60 	bl	8005584 <HAL_GetUIDw0>
 8009cc4:	4603      	mov	r3, r0
 8009cc6:	4a32      	ldr	r2, [pc, #200]	; (8009d90 <flash_info_block_init+0xd4>)
 8009cc8:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
    g_flash_info_block.flash_info_data.uuid.data[1] = HAL_GetUIDw1();
 8009ccc:	f7fb fc66 	bl	800559c <HAL_GetUIDw1>
 8009cd0:	4603      	mov	r3, r0
 8009cd2:	4a2f      	ldr	r2, [pc, #188]	; (8009d90 <flash_info_block_init+0xd4>)
 8009cd4:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
    g_flash_info_block.flash_info_data.uuid.data[2] = HAL_GetUIDw2();
 8009cd8:	f7fb fc6c 	bl	80055b4 <HAL_GetUIDw2>
 8009cdc:	4603      	mov	r3, r0
 8009cde:	4a2c      	ldr	r2, [pc, #176]	; (8009d90 <flash_info_block_init+0xd4>)
 8009ce0:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108

    g_flash_info_block.flash_info_data.strip_info.num_strips = 1;
 8009ce4:	4b2a      	ldr	r3, [pc, #168]	; (8009d90 <flash_info_block_init+0xd4>)
 8009ce6:	2201      	movs	r2, #1
 8009ce8:	701a      	strb	r2, [r3, #0]
    g_flash_info_block.flash_info_data.strip_info.strip_sync_animation = 1;
 8009cea:	4b29      	ldr	r3, [pc, #164]	; (8009d90 <flash_info_block_init+0xd4>)
 8009cec:	2201      	movs	r2, #1
 8009cee:	705a      	strb	r2, [r3, #1]
    g_flash_info_block.flash_info_data.strip_info.strip_length_one = 1;
 8009cf0:	4b27      	ldr	r3, [pc, #156]	; (8009d90 <flash_info_block_init+0xd4>)
 8009cf2:	2201      	movs	r2, #1
 8009cf4:	805a      	strh	r2, [r3, #2]
    g_flash_info_block.flash_info_data.strip_info.strip_length_two = 1;
 8009cf6:	4b26      	ldr	r3, [pc, #152]	; (8009d90 <flash_info_block_init+0xd4>)
 8009cf8:	2201      	movs	r2, #1
 8009cfa:	809a      	strh	r2, [r3, #4]
    g_flash_info_block.flash_info_data.strip_info.strip_length_three = 1;
 8009cfc:	4b24      	ldr	r3, [pc, #144]	; (8009d90 <flash_info_block_init+0xd4>)
 8009cfe:	2201      	movs	r2, #1
 8009d00:	80da      	strh	r2, [r3, #6]
    g_flash_info_block.flash_info_data.strip_info.strip_one_brightness = 1;
 8009d02:	4b23      	ldr	r3, [pc, #140]	; (8009d90 <flash_info_block_init+0xd4>)
 8009d04:	2201      	movs	r2, #1
 8009d06:	721a      	strb	r2, [r3, #8]
    g_flash_info_block.flash_info_data.strip_info.strip_two_brightness = 1;
 8009d08:	4b21      	ldr	r3, [pc, #132]	; (8009d90 <flash_info_block_init+0xd4>)
 8009d0a:	2201      	movs	r2, #1
 8009d0c:	725a      	strb	r2, [r3, #9]
    g_flash_info_block.flash_info_data.strip_info.strip_three_brightness = 1;
 8009d0e:	4b20      	ldr	r3, [pc, #128]	; (8009d90 <flash_info_block_init+0xd4>)
 8009d10:	2201      	movs	r2, #1
 8009d12:	729a      	strb	r2, [r3, #10]
    g_flash_info_block.flash_info_data.strip_info.strip_one_brightness = 1;
 8009d14:	4b1e      	ldr	r3, [pc, #120]	; (8009d90 <flash_info_block_init+0xd4>)
 8009d16:	2201      	movs	r2, #1
 8009d18:	721a      	strb	r2, [r3, #8]

    g_flash_info_block.flash_info_data.strip_info.strip_two_brightness = 1;
 8009d1a:	4b1d      	ldr	r3, [pc, #116]	; (8009d90 <flash_info_block_init+0xd4>)
 8009d1c:	2201      	movs	r2, #1
 8009d1e:	725a      	strb	r2, [r3, #9]
    g_flash_info_block.flash_info_data.strip_info.strip_three_brightness = 1;
 8009d20:	4b1b      	ldr	r3, [pc, #108]	; (8009d90 <flash_info_block_init+0xd4>)
 8009d22:	2201      	movs	r2, #1
 8009d24:	729a      	strb	r2, [r3, #10]

    g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.spell = 1;
 8009d26:	4a1a      	ldr	r2, [pc, #104]	; (8009d90 <flash_info_block_init+0xd4>)
 8009d28:	7ad3      	ldrb	r3, [r2, #11]
 8009d2a:	f043 0301 	orr.w	r3, r3, #1
 8009d2e:	72d3      	strb	r3, [r2, #11]
    g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.white = 1;
 8009d30:	4a17      	ldr	r2, [pc, #92]	; (8009d90 <flash_info_block_init+0xd4>)
 8009d32:	7ad3      	ldrb	r3, [r2, #11]
 8009d34:	f043 0302 	orr.w	r3, r3, #2
 8009d38:	72d3      	strb	r3, [r2, #11]
    g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.solid = 1;
 8009d3a:	4a15      	ldr	r2, [pc, #84]	; (8009d90 <flash_info_block_init+0xd4>)
 8009d3c:	7ad3      	ldrb	r3, [r2, #11]
 8009d3e:	f043 0304 	orr.w	r3, r3, #4
 8009d42:	72d3      	strb	r3, [r2, #11]
    g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.sparkle = 1;
 8009d44:	4a12      	ldr	r2, [pc, #72]	; (8009d90 <flash_info_block_init+0xd4>)
 8009d46:	7ad3      	ldrb	r3, [r2, #11]
 8009d48:	f043 0308 	orr.w	r3, r3, #8
 8009d4c:	72d3      	strb	r3, [r2, #11]
    g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.sparkle_no_fill = 1;
 8009d4e:	4a10      	ldr	r2, [pc, #64]	; (8009d90 <flash_info_block_init+0xd4>)
 8009d50:	7ad3      	ldrb	r3, [r2, #11]
 8009d52:	f043 0310 	orr.w	r3, r3, #16
 8009d56:	72d3      	strb	r3, [r2, #11]
    g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.rainbow = 1;
 8009d58:	4a0d      	ldr	r2, [pc, #52]	; (8009d90 <flash_info_block_init+0xd4>)
 8009d5a:	7ad3      	ldrb	r3, [r2, #11]
 8009d5c:	f043 0320 	orr.w	r3, r3, #32
 8009d60:	72d3      	strb	r3, [r2, #11]
    g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.chase = 1;
 8009d62:	4a0b      	ldr	r2, [pc, #44]	; (8009d90 <flash_info_block_init+0xd4>)
 8009d64:	7ad3      	ldrb	r3, [r2, #11]
 8009d66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d6a:	72d3      	strb	r3, [r2, #11]
    g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.chase_rainbow = 1;
 8009d6c:	4a08      	ldr	r2, [pc, #32]	; (8009d90 <flash_info_block_init+0xd4>)
 8009d6e:	7ad3      	ldrb	r3, [r2, #11]
 8009d70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d74:	72d3      	strb	r3, [r2, #11]

    g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.fade = 1;
 8009d76:	4a06      	ldr	r2, [pc, #24]	; (8009d90 <flash_info_block_init+0xd4>)
 8009d78:	7b13      	ldrb	r3, [r2, #12]
 8009d7a:	f043 0301 	orr.w	r3, r3, #1
 8009d7e:	7313      	strb	r3, [r2, #12]
    g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.twinkle = 1;
 8009d80:	4a03      	ldr	r2, [pc, #12]	; (8009d90 <flash_info_block_init+0xd4>)
 8009d82:	7b13      	ldrb	r3, [r2, #12]
 8009d84:	f043 0302 	orr.w	r3, r3, #2
 8009d88:	7313      	strb	r3, [r2, #12]
    //g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.rsvd0 = 1; // future
    //g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.rsvd1 = 1; // future
    //g_flash_info_block.flash_info_data.strip_info.strip_one_active_animation_mask.rsvd2 = 1; // future

    // need to write to flash!
}
 8009d8a:	bf00      	nop
 8009d8c:	bd80      	pop	{r7, pc}
 8009d8e:	bf00      	nop
 8009d90:	20002414 	.word	0x20002414

08009d94 <flash_info_init>:
}


uint32_t temp = 0;
void flash_info_init(void)
{
 8009d94:	b580      	push	{r7, lr}
 8009d96:	af00      	add	r7, sp, #0
    temp = sizeof(flash_info_data_t);
 8009d98:	4b0d      	ldr	r3, [pc, #52]	; (8009dd0 <flash_info_init+0x3c>)
 8009d9a:	f44f 7286 	mov.w	r2, #268	; 0x10c
 8009d9e:	601a      	str	r2, [r3, #0]
    flash_info_block_init();
 8009da0:	f7ff ff8c 	bl	8009cbc <flash_info_block_init>
    //flash_access_read_flash_info_sector(g_flash_info_block.flat_data_uint32);
    if ((UINT32_MAX == g_flash_info_block.flash_info_data.uuid.data[0]) &&
 8009da4:	4b0b      	ldr	r3, [pc, #44]	; (8009dd4 <flash_info_init+0x40>)
 8009da6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8009daa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009dae:	d10d      	bne.n	8009dcc <flash_info_init+0x38>
                    (UINT32_MAX == g_flash_info_block.flash_info_data.uuid.data[1]) &&
 8009db0:	4b08      	ldr	r3, [pc, #32]	; (8009dd4 <flash_info_init+0x40>)
 8009db2:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
    if ((UINT32_MAX == g_flash_info_block.flash_info_data.uuid.data[0]) &&
 8009db6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009dba:	d107      	bne.n	8009dcc <flash_info_init+0x38>
                    (UINT32_MAX == g_flash_info_block.flash_info_data.uuid.data[2]))
 8009dbc:	4b05      	ldr	r3, [pc, #20]	; (8009dd4 <flash_info_init+0x40>)
 8009dbe:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
                    (UINT32_MAX == g_flash_info_block.flash_info_data.uuid.data[1]) &&
 8009dc2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009dc6:	d101      	bne.n	8009dcc <flash_info_init+0x38>
    {
        flash_info_block_init();
 8009dc8:	f7ff ff78 	bl	8009cbc <flash_info_block_init>
    }
}
 8009dcc:	bf00      	nop
 8009dce:	bd80      	pop	{r7, pc}
 8009dd0:	20002c14 	.word	0x20002c14
 8009dd4:	20002414 	.word	0x20002414

08009dd8 <main>:
#include "task_create.h"
#include "animate_led.h"
#include "flash_info.h"

int main(void)
{
 8009dd8:	b580      	push	{r7, lr}
 8009dda:	af00      	add	r7, sp, #0
    board_init_common_board_init();
 8009ddc:	f7ff f984 	bl	80090e8 <board_init_common_board_init>
    flash_info_init();
 8009de0:	f7ff ffd8 	bl	8009d94 <flash_info_init>
    task_create();
 8009de4:	f000 f808 	bl	8009df8 <task_create>
	//semaphore_create();
    reset_ws2812b();
 8009de8:	f7f7 fcbe 	bl	8001768 <reset_ws2812b>
	osKernelStart();
 8009dec:	f7f8 fcd4 	bl	8002798 <osKernelStart>
 8009df0:	2300      	movs	r3, #0
}
 8009df2:	4618      	mov	r0, r3
 8009df4:	bd80      	pop	{r7, pc}
	...

08009df8 <task_create>:
	.priority = (osPriority_t) osPriorityNormal,
};


void task_create(void)
{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	af00      	add	r7, sp, #0
    osKernelInitialize();
 8009dfc:	f7f8 fca8 	bl	8002750 <osKernelInitialize>
	g_button_press_handle = osThreadNew(task_button_press, NULL, &g_task_button_press_attributes);
 8009e00:	4a0a      	ldr	r2, [pc, #40]	; (8009e2c <task_create+0x34>)
 8009e02:	2100      	movs	r1, #0
 8009e04:	480a      	ldr	r0, [pc, #40]	; (8009e30 <task_create+0x38>)
 8009e06:	f7f8 fced 	bl	80027e4 <osThreadNew>
 8009e0a:	4603      	mov	r3, r0
 8009e0c:	4a09      	ldr	r2, [pc, #36]	; (8009e34 <task_create+0x3c>)
 8009e0e:	6013      	str	r3, [r2, #0]
    //g_dma_transfer_handle = osThreadNew(task_dma_transfer, NULL, &g_task_dma_transfer_attributes);
    g_led_strip_1_ctrl_handle = osThreadNew(task_led_ctrl_strip_one, NULL, &g_task_strip_1_led_ctrl_attributes);
 8009e10:	4a09      	ldr	r2, [pc, #36]	; (8009e38 <task_create+0x40>)
 8009e12:	2100      	movs	r1, #0
 8009e14:	4809      	ldr	r0, [pc, #36]	; (8009e3c <task_create+0x44>)
 8009e16:	f7f8 fce5 	bl	80027e4 <osThreadNew>
 8009e1a:	4603      	mov	r3, r0
 8009e1c:	4a08      	ldr	r2, [pc, #32]	; (8009e40 <task_create+0x48>)
 8009e1e:	6013      	str	r3, [r2, #0]
    g_tasks_running = true; // technically will be running after task scheduler started
 8009e20:	4b08      	ldr	r3, [pc, #32]	; (8009e44 <task_create+0x4c>)
 8009e22:	2201      	movs	r2, #1
 8009e24:	701a      	strb	r2, [r3, #0]
}
 8009e26:	bf00      	nop
 8009e28:	bd80      	pop	{r7, pc}
 8009e2a:	bf00      	nop
 8009e2c:	0800b06c 	.word	0x0800b06c
 8009e30:	08001e05 	.word	0x08001e05
 8009e34:	20002c1c 	.word	0x20002c1c
 8009e38:	0800b090 	.word	0x0800b090
 8009e3c:	08002101 	.word	0x08002101
 8009e40:	20002c18 	.word	0x20002c18
 8009e44:	20003cd8 	.word	0x20003cd8

08009e48 <random_num>:
#include <stdint.h>
#include <stdlib.h>
#include "numbers.h"

uint32_t random_num(uint32_t min, uint32_t max)
{
 8009e48:	b580      	push	{r7, lr}
 8009e4a:	b082      	sub	sp, #8
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
 8009e50:	6039      	str	r1, [r7, #0]
   return min + rand() % (max - min);
 8009e52:	f000 f91d 	bl	800a090 <rand>
 8009e56:	4603      	mov	r3, r0
 8009e58:	461a      	mov	r2, r3
 8009e5a:	6839      	ldr	r1, [r7, #0]
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	1acb      	subs	r3, r1, r3
 8009e60:	fbb2 f1f3 	udiv	r1, r2, r3
 8009e64:	fb01 f303 	mul.w	r3, r1, r3
 8009e68:	1ad2      	subs	r2, r2, r3
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	4413      	add	r3, r2
}
 8009e6e:	4618      	mov	r0, r3
 8009e70:	3708      	adds	r7, #8
 8009e72:	46bd      	mov	sp, r7
 8009e74:	bd80      	pop	{r7, pc}
	...

08009e78 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8009e78:	f8df d034 	ldr.w	sp, [pc, #52]	; 8009eb0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8009e7c:	f7ff fe58 	bl	8009b30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8009e80:	480c      	ldr	r0, [pc, #48]	; (8009eb4 <LoopForever+0x6>)
  ldr r1, =_edata
 8009e82:	490d      	ldr	r1, [pc, #52]	; (8009eb8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8009e84:	4a0d      	ldr	r2, [pc, #52]	; (8009ebc <LoopForever+0xe>)
  movs r3, #0
 8009e86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8009e88:	e002      	b.n	8009e90 <LoopCopyDataInit>

08009e8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8009e8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8009e8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8009e8e:	3304      	adds	r3, #4

08009e90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8009e90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8009e92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8009e94:	d3f9      	bcc.n	8009e8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8009e96:	4a0a      	ldr	r2, [pc, #40]	; (8009ec0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8009e98:	4c0a      	ldr	r4, [pc, #40]	; (8009ec4 <LoopForever+0x16>)
  movs r3, #0
 8009e9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8009e9c:	e001      	b.n	8009ea2 <LoopFillZerobss>

08009e9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8009e9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8009ea0:	3204      	adds	r2, #4

08009ea2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8009ea2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8009ea4:	d3fb      	bcc.n	8009e9e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8009ea6:	f000 fa3d 	bl	800a324 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8009eaa:	f7ff ff95 	bl	8009dd8 <main>

08009eae <LoopForever>:

LoopForever:
    b LoopForever
 8009eae:	e7fe      	b.n	8009eae <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8009eb0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8009eb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8009eb8:	200000cc 	.word	0x200000cc
  ldr r2, =_sidata
 8009ebc:	0800b19c 	.word	0x0800b19c
  ldr r2, =_sbss
 8009ec0:	200000cc 	.word	0x200000cc
  ldr r4, =_ebss
 8009ec4:	20003e28 	.word	0x20003e28

08009ec8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8009ec8:	e7fe      	b.n	8009ec8 <ADC1_IRQHandler>
	...

08009ecc <malloc>:
 8009ecc:	4b02      	ldr	r3, [pc, #8]	; (8009ed8 <malloc+0xc>)
 8009ece:	4601      	mov	r1, r0
 8009ed0:	6818      	ldr	r0, [r3, #0]
 8009ed2:	f000 b823 	b.w	8009f1c <_malloc_r>
 8009ed6:	bf00      	nop
 8009ed8:	200000c8 	.word	0x200000c8

08009edc <sbrk_aligned>:
 8009edc:	b570      	push	{r4, r5, r6, lr}
 8009ede:	4e0e      	ldr	r6, [pc, #56]	; (8009f18 <sbrk_aligned+0x3c>)
 8009ee0:	460c      	mov	r4, r1
 8009ee2:	6831      	ldr	r1, [r6, #0]
 8009ee4:	4605      	mov	r5, r0
 8009ee6:	b911      	cbnz	r1, 8009eee <sbrk_aligned+0x12>
 8009ee8:	f000 fa06 	bl	800a2f8 <_sbrk_r>
 8009eec:	6030      	str	r0, [r6, #0]
 8009eee:	4621      	mov	r1, r4
 8009ef0:	4628      	mov	r0, r5
 8009ef2:	f000 fa01 	bl	800a2f8 <_sbrk_r>
 8009ef6:	1c43      	adds	r3, r0, #1
 8009ef8:	d00a      	beq.n	8009f10 <sbrk_aligned+0x34>
 8009efa:	1cc4      	adds	r4, r0, #3
 8009efc:	f024 0403 	bic.w	r4, r4, #3
 8009f00:	42a0      	cmp	r0, r4
 8009f02:	d007      	beq.n	8009f14 <sbrk_aligned+0x38>
 8009f04:	1a21      	subs	r1, r4, r0
 8009f06:	4628      	mov	r0, r5
 8009f08:	f000 f9f6 	bl	800a2f8 <_sbrk_r>
 8009f0c:	3001      	adds	r0, #1
 8009f0e:	d101      	bne.n	8009f14 <sbrk_aligned+0x38>
 8009f10:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8009f14:	4620      	mov	r0, r4
 8009f16:	bd70      	pop	{r4, r5, r6, pc}
 8009f18:	20003ce0 	.word	0x20003ce0

08009f1c <_malloc_r>:
 8009f1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f20:	1ccd      	adds	r5, r1, #3
 8009f22:	f025 0503 	bic.w	r5, r5, #3
 8009f26:	3508      	adds	r5, #8
 8009f28:	2d0c      	cmp	r5, #12
 8009f2a:	bf38      	it	cc
 8009f2c:	250c      	movcc	r5, #12
 8009f2e:	2d00      	cmp	r5, #0
 8009f30:	4607      	mov	r7, r0
 8009f32:	db01      	blt.n	8009f38 <_malloc_r+0x1c>
 8009f34:	42a9      	cmp	r1, r5
 8009f36:	d905      	bls.n	8009f44 <_malloc_r+0x28>
 8009f38:	230c      	movs	r3, #12
 8009f3a:	603b      	str	r3, [r7, #0]
 8009f3c:	2600      	movs	r6, #0
 8009f3e:	4630      	mov	r0, r6
 8009f40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f44:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a018 <_malloc_r+0xfc>
 8009f48:	f000 f868 	bl	800a01c <__malloc_lock>
 8009f4c:	f8d8 3000 	ldr.w	r3, [r8]
 8009f50:	461c      	mov	r4, r3
 8009f52:	bb5c      	cbnz	r4, 8009fac <_malloc_r+0x90>
 8009f54:	4629      	mov	r1, r5
 8009f56:	4638      	mov	r0, r7
 8009f58:	f7ff ffc0 	bl	8009edc <sbrk_aligned>
 8009f5c:	1c43      	adds	r3, r0, #1
 8009f5e:	4604      	mov	r4, r0
 8009f60:	d155      	bne.n	800a00e <_malloc_r+0xf2>
 8009f62:	f8d8 4000 	ldr.w	r4, [r8]
 8009f66:	4626      	mov	r6, r4
 8009f68:	2e00      	cmp	r6, #0
 8009f6a:	d145      	bne.n	8009ff8 <_malloc_r+0xdc>
 8009f6c:	2c00      	cmp	r4, #0
 8009f6e:	d048      	beq.n	800a002 <_malloc_r+0xe6>
 8009f70:	6823      	ldr	r3, [r4, #0]
 8009f72:	4631      	mov	r1, r6
 8009f74:	4638      	mov	r0, r7
 8009f76:	eb04 0903 	add.w	r9, r4, r3
 8009f7a:	f000 f9bd 	bl	800a2f8 <_sbrk_r>
 8009f7e:	4581      	cmp	r9, r0
 8009f80:	d13f      	bne.n	800a002 <_malloc_r+0xe6>
 8009f82:	6821      	ldr	r1, [r4, #0]
 8009f84:	1a6d      	subs	r5, r5, r1
 8009f86:	4629      	mov	r1, r5
 8009f88:	4638      	mov	r0, r7
 8009f8a:	f7ff ffa7 	bl	8009edc <sbrk_aligned>
 8009f8e:	3001      	adds	r0, #1
 8009f90:	d037      	beq.n	800a002 <_malloc_r+0xe6>
 8009f92:	6823      	ldr	r3, [r4, #0]
 8009f94:	442b      	add	r3, r5
 8009f96:	6023      	str	r3, [r4, #0]
 8009f98:	f8d8 3000 	ldr.w	r3, [r8]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d038      	beq.n	800a012 <_malloc_r+0xf6>
 8009fa0:	685a      	ldr	r2, [r3, #4]
 8009fa2:	42a2      	cmp	r2, r4
 8009fa4:	d12b      	bne.n	8009ffe <_malloc_r+0xe2>
 8009fa6:	2200      	movs	r2, #0
 8009fa8:	605a      	str	r2, [r3, #4]
 8009faa:	e00f      	b.n	8009fcc <_malloc_r+0xb0>
 8009fac:	6822      	ldr	r2, [r4, #0]
 8009fae:	1b52      	subs	r2, r2, r5
 8009fb0:	d41f      	bmi.n	8009ff2 <_malloc_r+0xd6>
 8009fb2:	2a0b      	cmp	r2, #11
 8009fb4:	d917      	bls.n	8009fe6 <_malloc_r+0xca>
 8009fb6:	1961      	adds	r1, r4, r5
 8009fb8:	42a3      	cmp	r3, r4
 8009fba:	6025      	str	r5, [r4, #0]
 8009fbc:	bf18      	it	ne
 8009fbe:	6059      	strne	r1, [r3, #4]
 8009fc0:	6863      	ldr	r3, [r4, #4]
 8009fc2:	bf08      	it	eq
 8009fc4:	f8c8 1000 	streq.w	r1, [r8]
 8009fc8:	5162      	str	r2, [r4, r5]
 8009fca:	604b      	str	r3, [r1, #4]
 8009fcc:	4638      	mov	r0, r7
 8009fce:	f104 060b 	add.w	r6, r4, #11
 8009fd2:	f000 f829 	bl	800a028 <__malloc_unlock>
 8009fd6:	f026 0607 	bic.w	r6, r6, #7
 8009fda:	1d23      	adds	r3, r4, #4
 8009fdc:	1af2      	subs	r2, r6, r3
 8009fde:	d0ae      	beq.n	8009f3e <_malloc_r+0x22>
 8009fe0:	1b9b      	subs	r3, r3, r6
 8009fe2:	50a3      	str	r3, [r4, r2]
 8009fe4:	e7ab      	b.n	8009f3e <_malloc_r+0x22>
 8009fe6:	42a3      	cmp	r3, r4
 8009fe8:	6862      	ldr	r2, [r4, #4]
 8009fea:	d1dd      	bne.n	8009fa8 <_malloc_r+0x8c>
 8009fec:	f8c8 2000 	str.w	r2, [r8]
 8009ff0:	e7ec      	b.n	8009fcc <_malloc_r+0xb0>
 8009ff2:	4623      	mov	r3, r4
 8009ff4:	6864      	ldr	r4, [r4, #4]
 8009ff6:	e7ac      	b.n	8009f52 <_malloc_r+0x36>
 8009ff8:	4634      	mov	r4, r6
 8009ffa:	6876      	ldr	r6, [r6, #4]
 8009ffc:	e7b4      	b.n	8009f68 <_malloc_r+0x4c>
 8009ffe:	4613      	mov	r3, r2
 800a000:	e7cc      	b.n	8009f9c <_malloc_r+0x80>
 800a002:	230c      	movs	r3, #12
 800a004:	603b      	str	r3, [r7, #0]
 800a006:	4638      	mov	r0, r7
 800a008:	f000 f80e 	bl	800a028 <__malloc_unlock>
 800a00c:	e797      	b.n	8009f3e <_malloc_r+0x22>
 800a00e:	6025      	str	r5, [r4, #0]
 800a010:	e7dc      	b.n	8009fcc <_malloc_r+0xb0>
 800a012:	605b      	str	r3, [r3, #4]
 800a014:	deff      	udf	#255	; 0xff
 800a016:	bf00      	nop
 800a018:	20003cdc 	.word	0x20003cdc

0800a01c <__malloc_lock>:
 800a01c:	4801      	ldr	r0, [pc, #4]	; (800a024 <__malloc_lock+0x8>)
 800a01e:	f000 b9a6 	b.w	800a36e <__retarget_lock_acquire_recursive>
 800a022:	bf00      	nop
 800a024:	20003e20 	.word	0x20003e20

0800a028 <__malloc_unlock>:
 800a028:	4801      	ldr	r0, [pc, #4]	; (800a030 <__malloc_unlock+0x8>)
 800a02a:	f000 b9a1 	b.w	800a370 <__retarget_lock_release_recursive>
 800a02e:	bf00      	nop
 800a030:	20003e20 	.word	0x20003e20

0800a034 <srand>:
 800a034:	b538      	push	{r3, r4, r5, lr}
 800a036:	4b10      	ldr	r3, [pc, #64]	; (800a078 <srand+0x44>)
 800a038:	681d      	ldr	r5, [r3, #0]
 800a03a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800a03c:	4604      	mov	r4, r0
 800a03e:	b9b3      	cbnz	r3, 800a06e <srand+0x3a>
 800a040:	2018      	movs	r0, #24
 800a042:	f7ff ff43 	bl	8009ecc <malloc>
 800a046:	4602      	mov	r2, r0
 800a048:	6328      	str	r0, [r5, #48]	; 0x30
 800a04a:	b920      	cbnz	r0, 800a056 <srand+0x22>
 800a04c:	4b0b      	ldr	r3, [pc, #44]	; (800a07c <srand+0x48>)
 800a04e:	480c      	ldr	r0, [pc, #48]	; (800a080 <srand+0x4c>)
 800a050:	2146      	movs	r1, #70	; 0x46
 800a052:	f000 f99d 	bl	800a390 <__assert_func>
 800a056:	490b      	ldr	r1, [pc, #44]	; (800a084 <srand+0x50>)
 800a058:	4b0b      	ldr	r3, [pc, #44]	; (800a088 <srand+0x54>)
 800a05a:	e9c0 1300 	strd	r1, r3, [r0]
 800a05e:	4b0b      	ldr	r3, [pc, #44]	; (800a08c <srand+0x58>)
 800a060:	6083      	str	r3, [r0, #8]
 800a062:	230b      	movs	r3, #11
 800a064:	8183      	strh	r3, [r0, #12]
 800a066:	2100      	movs	r1, #0
 800a068:	2001      	movs	r0, #1
 800a06a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800a06e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800a070:	2200      	movs	r2, #0
 800a072:	611c      	str	r4, [r3, #16]
 800a074:	615a      	str	r2, [r3, #20]
 800a076:	bd38      	pop	{r3, r4, r5, pc}
 800a078:	200000c8 	.word	0x200000c8
 800a07c:	0800b0b4 	.word	0x0800b0b4
 800a080:	0800b0cb 	.word	0x0800b0cb
 800a084:	abcd330e 	.word	0xabcd330e
 800a088:	e66d1234 	.word	0xe66d1234
 800a08c:	0005deec 	.word	0x0005deec

0800a090 <rand>:
 800a090:	4b16      	ldr	r3, [pc, #88]	; (800a0ec <rand+0x5c>)
 800a092:	b510      	push	{r4, lr}
 800a094:	681c      	ldr	r4, [r3, #0]
 800a096:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a098:	b9b3      	cbnz	r3, 800a0c8 <rand+0x38>
 800a09a:	2018      	movs	r0, #24
 800a09c:	f7ff ff16 	bl	8009ecc <malloc>
 800a0a0:	4602      	mov	r2, r0
 800a0a2:	6320      	str	r0, [r4, #48]	; 0x30
 800a0a4:	b920      	cbnz	r0, 800a0b0 <rand+0x20>
 800a0a6:	4b12      	ldr	r3, [pc, #72]	; (800a0f0 <rand+0x60>)
 800a0a8:	4812      	ldr	r0, [pc, #72]	; (800a0f4 <rand+0x64>)
 800a0aa:	2152      	movs	r1, #82	; 0x52
 800a0ac:	f000 f970 	bl	800a390 <__assert_func>
 800a0b0:	4911      	ldr	r1, [pc, #68]	; (800a0f8 <rand+0x68>)
 800a0b2:	4b12      	ldr	r3, [pc, #72]	; (800a0fc <rand+0x6c>)
 800a0b4:	e9c0 1300 	strd	r1, r3, [r0]
 800a0b8:	4b11      	ldr	r3, [pc, #68]	; (800a100 <rand+0x70>)
 800a0ba:	6083      	str	r3, [r0, #8]
 800a0bc:	230b      	movs	r3, #11
 800a0be:	8183      	strh	r3, [r0, #12]
 800a0c0:	2100      	movs	r1, #0
 800a0c2:	2001      	movs	r0, #1
 800a0c4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800a0c8:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800a0ca:	480e      	ldr	r0, [pc, #56]	; (800a104 <rand+0x74>)
 800a0cc:	690b      	ldr	r3, [r1, #16]
 800a0ce:	694c      	ldr	r4, [r1, #20]
 800a0d0:	4a0d      	ldr	r2, [pc, #52]	; (800a108 <rand+0x78>)
 800a0d2:	4358      	muls	r0, r3
 800a0d4:	fb02 0004 	mla	r0, r2, r4, r0
 800a0d8:	fba3 3202 	umull	r3, r2, r3, r2
 800a0dc:	3301      	adds	r3, #1
 800a0de:	eb40 0002 	adc.w	r0, r0, r2
 800a0e2:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800a0e6:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800a0ea:	bd10      	pop	{r4, pc}
 800a0ec:	200000c8 	.word	0x200000c8
 800a0f0:	0800b0b4 	.word	0x0800b0b4
 800a0f4:	0800b0cb 	.word	0x0800b0cb
 800a0f8:	abcd330e 	.word	0xabcd330e
 800a0fc:	e66d1234 	.word	0xe66d1234
 800a100:	0005deec 	.word	0x0005deec
 800a104:	5851f42d 	.word	0x5851f42d
 800a108:	4c957f2d 	.word	0x4c957f2d

0800a10c <std>:
 800a10c:	2300      	movs	r3, #0
 800a10e:	b510      	push	{r4, lr}
 800a110:	4604      	mov	r4, r0
 800a112:	e9c0 3300 	strd	r3, r3, [r0]
 800a116:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a11a:	6083      	str	r3, [r0, #8]
 800a11c:	8181      	strh	r1, [r0, #12]
 800a11e:	6643      	str	r3, [r0, #100]	; 0x64
 800a120:	81c2      	strh	r2, [r0, #14]
 800a122:	6183      	str	r3, [r0, #24]
 800a124:	4619      	mov	r1, r3
 800a126:	2208      	movs	r2, #8
 800a128:	305c      	adds	r0, #92	; 0x5c
 800a12a:	f000 f8b1 	bl	800a290 <memset>
 800a12e:	4b0d      	ldr	r3, [pc, #52]	; (800a164 <std+0x58>)
 800a130:	6263      	str	r3, [r4, #36]	; 0x24
 800a132:	4b0d      	ldr	r3, [pc, #52]	; (800a168 <std+0x5c>)
 800a134:	62a3      	str	r3, [r4, #40]	; 0x28
 800a136:	4b0d      	ldr	r3, [pc, #52]	; (800a16c <std+0x60>)
 800a138:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a13a:	4b0d      	ldr	r3, [pc, #52]	; (800a170 <std+0x64>)
 800a13c:	6323      	str	r3, [r4, #48]	; 0x30
 800a13e:	4b0d      	ldr	r3, [pc, #52]	; (800a174 <std+0x68>)
 800a140:	6224      	str	r4, [r4, #32]
 800a142:	429c      	cmp	r4, r3
 800a144:	d006      	beq.n	800a154 <std+0x48>
 800a146:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800a14a:	4294      	cmp	r4, r2
 800a14c:	d002      	beq.n	800a154 <std+0x48>
 800a14e:	33d0      	adds	r3, #208	; 0xd0
 800a150:	429c      	cmp	r4, r3
 800a152:	d105      	bne.n	800a160 <std+0x54>
 800a154:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a158:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a15c:	f000 b906 	b.w	800a36c <__retarget_lock_init_recursive>
 800a160:	bd10      	pop	{r4, pc}
 800a162:	bf00      	nop
 800a164:	0800a5c1 	.word	0x0800a5c1
 800a168:	0800a5e3 	.word	0x0800a5e3
 800a16c:	0800a61b 	.word	0x0800a61b
 800a170:	0800a63f 	.word	0x0800a63f
 800a174:	20003ce4 	.word	0x20003ce4

0800a178 <stdio_exit_handler>:
 800a178:	4a02      	ldr	r2, [pc, #8]	; (800a184 <stdio_exit_handler+0xc>)
 800a17a:	4903      	ldr	r1, [pc, #12]	; (800a188 <stdio_exit_handler+0x10>)
 800a17c:	4803      	ldr	r0, [pc, #12]	; (800a18c <stdio_exit_handler+0x14>)
 800a17e:	f000 b869 	b.w	800a254 <_fwalk_sglue>
 800a182:	bf00      	nop
 800a184:	20000070 	.word	0x20000070
 800a188:	0800a571 	.word	0x0800a571
 800a18c:	2000007c 	.word	0x2000007c

0800a190 <cleanup_stdio>:
 800a190:	6841      	ldr	r1, [r0, #4]
 800a192:	4b0c      	ldr	r3, [pc, #48]	; (800a1c4 <cleanup_stdio+0x34>)
 800a194:	4299      	cmp	r1, r3
 800a196:	b510      	push	{r4, lr}
 800a198:	4604      	mov	r4, r0
 800a19a:	d001      	beq.n	800a1a0 <cleanup_stdio+0x10>
 800a19c:	f000 f9e8 	bl	800a570 <_fflush_r>
 800a1a0:	68a1      	ldr	r1, [r4, #8]
 800a1a2:	4b09      	ldr	r3, [pc, #36]	; (800a1c8 <cleanup_stdio+0x38>)
 800a1a4:	4299      	cmp	r1, r3
 800a1a6:	d002      	beq.n	800a1ae <cleanup_stdio+0x1e>
 800a1a8:	4620      	mov	r0, r4
 800a1aa:	f000 f9e1 	bl	800a570 <_fflush_r>
 800a1ae:	68e1      	ldr	r1, [r4, #12]
 800a1b0:	4b06      	ldr	r3, [pc, #24]	; (800a1cc <cleanup_stdio+0x3c>)
 800a1b2:	4299      	cmp	r1, r3
 800a1b4:	d004      	beq.n	800a1c0 <cleanup_stdio+0x30>
 800a1b6:	4620      	mov	r0, r4
 800a1b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a1bc:	f000 b9d8 	b.w	800a570 <_fflush_r>
 800a1c0:	bd10      	pop	{r4, pc}
 800a1c2:	bf00      	nop
 800a1c4:	20003ce4 	.word	0x20003ce4
 800a1c8:	20003d4c 	.word	0x20003d4c
 800a1cc:	20003db4 	.word	0x20003db4

0800a1d0 <global_stdio_init.part.0>:
 800a1d0:	b510      	push	{r4, lr}
 800a1d2:	4b0b      	ldr	r3, [pc, #44]	; (800a200 <global_stdio_init.part.0+0x30>)
 800a1d4:	4c0b      	ldr	r4, [pc, #44]	; (800a204 <global_stdio_init.part.0+0x34>)
 800a1d6:	4a0c      	ldr	r2, [pc, #48]	; (800a208 <global_stdio_init.part.0+0x38>)
 800a1d8:	601a      	str	r2, [r3, #0]
 800a1da:	4620      	mov	r0, r4
 800a1dc:	2200      	movs	r2, #0
 800a1de:	2104      	movs	r1, #4
 800a1e0:	f7ff ff94 	bl	800a10c <std>
 800a1e4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800a1e8:	2201      	movs	r2, #1
 800a1ea:	2109      	movs	r1, #9
 800a1ec:	f7ff ff8e 	bl	800a10c <std>
 800a1f0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800a1f4:	2202      	movs	r2, #2
 800a1f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a1fa:	2112      	movs	r1, #18
 800a1fc:	f7ff bf86 	b.w	800a10c <std>
 800a200:	20003e1c 	.word	0x20003e1c
 800a204:	20003ce4 	.word	0x20003ce4
 800a208:	0800a179 	.word	0x0800a179

0800a20c <__sfp_lock_acquire>:
 800a20c:	4801      	ldr	r0, [pc, #4]	; (800a214 <__sfp_lock_acquire+0x8>)
 800a20e:	f000 b8ae 	b.w	800a36e <__retarget_lock_acquire_recursive>
 800a212:	bf00      	nop
 800a214:	20003e21 	.word	0x20003e21

0800a218 <__sfp_lock_release>:
 800a218:	4801      	ldr	r0, [pc, #4]	; (800a220 <__sfp_lock_release+0x8>)
 800a21a:	f000 b8a9 	b.w	800a370 <__retarget_lock_release_recursive>
 800a21e:	bf00      	nop
 800a220:	20003e21 	.word	0x20003e21

0800a224 <__sinit>:
 800a224:	b510      	push	{r4, lr}
 800a226:	4604      	mov	r4, r0
 800a228:	f7ff fff0 	bl	800a20c <__sfp_lock_acquire>
 800a22c:	6a23      	ldr	r3, [r4, #32]
 800a22e:	b11b      	cbz	r3, 800a238 <__sinit+0x14>
 800a230:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a234:	f7ff bff0 	b.w	800a218 <__sfp_lock_release>
 800a238:	4b04      	ldr	r3, [pc, #16]	; (800a24c <__sinit+0x28>)
 800a23a:	6223      	str	r3, [r4, #32]
 800a23c:	4b04      	ldr	r3, [pc, #16]	; (800a250 <__sinit+0x2c>)
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	2b00      	cmp	r3, #0
 800a242:	d1f5      	bne.n	800a230 <__sinit+0xc>
 800a244:	f7ff ffc4 	bl	800a1d0 <global_stdio_init.part.0>
 800a248:	e7f2      	b.n	800a230 <__sinit+0xc>
 800a24a:	bf00      	nop
 800a24c:	0800a191 	.word	0x0800a191
 800a250:	20003e1c 	.word	0x20003e1c

0800a254 <_fwalk_sglue>:
 800a254:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a258:	4607      	mov	r7, r0
 800a25a:	4688      	mov	r8, r1
 800a25c:	4614      	mov	r4, r2
 800a25e:	2600      	movs	r6, #0
 800a260:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a264:	f1b9 0901 	subs.w	r9, r9, #1
 800a268:	d505      	bpl.n	800a276 <_fwalk_sglue+0x22>
 800a26a:	6824      	ldr	r4, [r4, #0]
 800a26c:	2c00      	cmp	r4, #0
 800a26e:	d1f7      	bne.n	800a260 <_fwalk_sglue+0xc>
 800a270:	4630      	mov	r0, r6
 800a272:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a276:	89ab      	ldrh	r3, [r5, #12]
 800a278:	2b01      	cmp	r3, #1
 800a27a:	d907      	bls.n	800a28c <_fwalk_sglue+0x38>
 800a27c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a280:	3301      	adds	r3, #1
 800a282:	d003      	beq.n	800a28c <_fwalk_sglue+0x38>
 800a284:	4629      	mov	r1, r5
 800a286:	4638      	mov	r0, r7
 800a288:	47c0      	blx	r8
 800a28a:	4306      	orrs	r6, r0
 800a28c:	3568      	adds	r5, #104	; 0x68
 800a28e:	e7e9      	b.n	800a264 <_fwalk_sglue+0x10>

0800a290 <memset>:
 800a290:	4402      	add	r2, r0
 800a292:	4603      	mov	r3, r0
 800a294:	4293      	cmp	r3, r2
 800a296:	d100      	bne.n	800a29a <memset+0xa>
 800a298:	4770      	bx	lr
 800a29a:	f803 1b01 	strb.w	r1, [r3], #1
 800a29e:	e7f9      	b.n	800a294 <memset+0x4>

0800a2a0 <time>:
 800a2a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a2a2:	4b0b      	ldr	r3, [pc, #44]	; (800a2d0 <time+0x30>)
 800a2a4:	2200      	movs	r2, #0
 800a2a6:	4669      	mov	r1, sp
 800a2a8:	4604      	mov	r4, r0
 800a2aa:	6818      	ldr	r0, [r3, #0]
 800a2ac:	f000 f812 	bl	800a2d4 <_gettimeofday_r>
 800a2b0:	2800      	cmp	r0, #0
 800a2b2:	bfbe      	ittt	lt
 800a2b4:	f04f 32ff 	movlt.w	r2, #4294967295	; 0xffffffff
 800a2b8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800a2bc:	e9cd 2300 	strdlt	r2, r3, [sp]
 800a2c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a2c4:	b10c      	cbz	r4, 800a2ca <time+0x2a>
 800a2c6:	e9c4 0100 	strd	r0, r1, [r4]
 800a2ca:	b004      	add	sp, #16
 800a2cc:	bd10      	pop	{r4, pc}
 800a2ce:	bf00      	nop
 800a2d0:	200000c8 	.word	0x200000c8

0800a2d4 <_gettimeofday_r>:
 800a2d4:	b538      	push	{r3, r4, r5, lr}
 800a2d6:	4d07      	ldr	r5, [pc, #28]	; (800a2f4 <_gettimeofday_r+0x20>)
 800a2d8:	2300      	movs	r3, #0
 800a2da:	4604      	mov	r4, r0
 800a2dc:	4608      	mov	r0, r1
 800a2de:	4611      	mov	r1, r2
 800a2e0:	602b      	str	r3, [r5, #0]
 800a2e2:	f000 fe41 	bl	800af68 <_gettimeofday>
 800a2e6:	1c43      	adds	r3, r0, #1
 800a2e8:	d102      	bne.n	800a2f0 <_gettimeofday_r+0x1c>
 800a2ea:	682b      	ldr	r3, [r5, #0]
 800a2ec:	b103      	cbz	r3, 800a2f0 <_gettimeofday_r+0x1c>
 800a2ee:	6023      	str	r3, [r4, #0]
 800a2f0:	bd38      	pop	{r3, r4, r5, pc}
 800a2f2:	bf00      	nop
 800a2f4:	20003e24 	.word	0x20003e24

0800a2f8 <_sbrk_r>:
 800a2f8:	b538      	push	{r3, r4, r5, lr}
 800a2fa:	4d06      	ldr	r5, [pc, #24]	; (800a314 <_sbrk_r+0x1c>)
 800a2fc:	2300      	movs	r3, #0
 800a2fe:	4604      	mov	r4, r0
 800a300:	4608      	mov	r0, r1
 800a302:	602b      	str	r3, [r5, #0]
 800a304:	f7ff fbde 	bl	8009ac4 <_sbrk>
 800a308:	1c43      	adds	r3, r0, #1
 800a30a:	d102      	bne.n	800a312 <_sbrk_r+0x1a>
 800a30c:	682b      	ldr	r3, [r5, #0]
 800a30e:	b103      	cbz	r3, 800a312 <_sbrk_r+0x1a>
 800a310:	6023      	str	r3, [r4, #0]
 800a312:	bd38      	pop	{r3, r4, r5, pc}
 800a314:	20003e24 	.word	0x20003e24

0800a318 <__errno>:
 800a318:	4b01      	ldr	r3, [pc, #4]	; (800a320 <__errno+0x8>)
 800a31a:	6818      	ldr	r0, [r3, #0]
 800a31c:	4770      	bx	lr
 800a31e:	bf00      	nop
 800a320:	200000c8 	.word	0x200000c8

0800a324 <__libc_init_array>:
 800a324:	b570      	push	{r4, r5, r6, lr}
 800a326:	4d0d      	ldr	r5, [pc, #52]	; (800a35c <__libc_init_array+0x38>)
 800a328:	4c0d      	ldr	r4, [pc, #52]	; (800a360 <__libc_init_array+0x3c>)
 800a32a:	1b64      	subs	r4, r4, r5
 800a32c:	10a4      	asrs	r4, r4, #2
 800a32e:	2600      	movs	r6, #0
 800a330:	42a6      	cmp	r6, r4
 800a332:	d109      	bne.n	800a348 <__libc_init_array+0x24>
 800a334:	4d0b      	ldr	r5, [pc, #44]	; (800a364 <__libc_init_array+0x40>)
 800a336:	4c0c      	ldr	r4, [pc, #48]	; (800a368 <__libc_init_array+0x44>)
 800a338:	f000 fe1e 	bl	800af78 <_init>
 800a33c:	1b64      	subs	r4, r4, r5
 800a33e:	10a4      	asrs	r4, r4, #2
 800a340:	2600      	movs	r6, #0
 800a342:	42a6      	cmp	r6, r4
 800a344:	d105      	bne.n	800a352 <__libc_init_array+0x2e>
 800a346:	bd70      	pop	{r4, r5, r6, pc}
 800a348:	f855 3b04 	ldr.w	r3, [r5], #4
 800a34c:	4798      	blx	r3
 800a34e:	3601      	adds	r6, #1
 800a350:	e7ee      	b.n	800a330 <__libc_init_array+0xc>
 800a352:	f855 3b04 	ldr.w	r3, [r5], #4
 800a356:	4798      	blx	r3
 800a358:	3601      	adds	r6, #1
 800a35a:	e7f2      	b.n	800a342 <__libc_init_array+0x1e>
 800a35c:	0800b194 	.word	0x0800b194
 800a360:	0800b194 	.word	0x0800b194
 800a364:	0800b194 	.word	0x0800b194
 800a368:	0800b198 	.word	0x0800b198

0800a36c <__retarget_lock_init_recursive>:
 800a36c:	4770      	bx	lr

0800a36e <__retarget_lock_acquire_recursive>:
 800a36e:	4770      	bx	lr

0800a370 <__retarget_lock_release_recursive>:
 800a370:	4770      	bx	lr

0800a372 <memcpy>:
 800a372:	440a      	add	r2, r1
 800a374:	4291      	cmp	r1, r2
 800a376:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800a37a:	d100      	bne.n	800a37e <memcpy+0xc>
 800a37c:	4770      	bx	lr
 800a37e:	b510      	push	{r4, lr}
 800a380:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a384:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a388:	4291      	cmp	r1, r2
 800a38a:	d1f9      	bne.n	800a380 <memcpy+0xe>
 800a38c:	bd10      	pop	{r4, pc}
	...

0800a390 <__assert_func>:
 800a390:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a392:	4614      	mov	r4, r2
 800a394:	461a      	mov	r2, r3
 800a396:	4b09      	ldr	r3, [pc, #36]	; (800a3bc <__assert_func+0x2c>)
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	4605      	mov	r5, r0
 800a39c:	68d8      	ldr	r0, [r3, #12]
 800a39e:	b14c      	cbz	r4, 800a3b4 <__assert_func+0x24>
 800a3a0:	4b07      	ldr	r3, [pc, #28]	; (800a3c0 <__assert_func+0x30>)
 800a3a2:	9100      	str	r1, [sp, #0]
 800a3a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a3a8:	4906      	ldr	r1, [pc, #24]	; (800a3c4 <__assert_func+0x34>)
 800a3aa:	462b      	mov	r3, r5
 800a3ac:	f000 f94c 	bl	800a648 <fiprintf>
 800a3b0:	f000 f9a2 	bl	800a6f8 <abort>
 800a3b4:	4b04      	ldr	r3, [pc, #16]	; (800a3c8 <__assert_func+0x38>)
 800a3b6:	461c      	mov	r4, r3
 800a3b8:	e7f3      	b.n	800a3a2 <__assert_func+0x12>
 800a3ba:	bf00      	nop
 800a3bc:	200000c8 	.word	0x200000c8
 800a3c0:	0800b123 	.word	0x0800b123
 800a3c4:	0800b130 	.word	0x0800b130
 800a3c8:	0800b15e 	.word	0x0800b15e

0800a3cc <_free_r>:
 800a3cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a3ce:	2900      	cmp	r1, #0
 800a3d0:	d044      	beq.n	800a45c <_free_r+0x90>
 800a3d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a3d6:	9001      	str	r0, [sp, #4]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	f1a1 0404 	sub.w	r4, r1, #4
 800a3de:	bfb8      	it	lt
 800a3e0:	18e4      	addlt	r4, r4, r3
 800a3e2:	f7ff fe1b 	bl	800a01c <__malloc_lock>
 800a3e6:	4a1e      	ldr	r2, [pc, #120]	; (800a460 <_free_r+0x94>)
 800a3e8:	9801      	ldr	r0, [sp, #4]
 800a3ea:	6813      	ldr	r3, [r2, #0]
 800a3ec:	b933      	cbnz	r3, 800a3fc <_free_r+0x30>
 800a3ee:	6063      	str	r3, [r4, #4]
 800a3f0:	6014      	str	r4, [r2, #0]
 800a3f2:	b003      	add	sp, #12
 800a3f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a3f8:	f7ff be16 	b.w	800a028 <__malloc_unlock>
 800a3fc:	42a3      	cmp	r3, r4
 800a3fe:	d908      	bls.n	800a412 <_free_r+0x46>
 800a400:	6825      	ldr	r5, [r4, #0]
 800a402:	1961      	adds	r1, r4, r5
 800a404:	428b      	cmp	r3, r1
 800a406:	bf01      	itttt	eq
 800a408:	6819      	ldreq	r1, [r3, #0]
 800a40a:	685b      	ldreq	r3, [r3, #4]
 800a40c:	1949      	addeq	r1, r1, r5
 800a40e:	6021      	streq	r1, [r4, #0]
 800a410:	e7ed      	b.n	800a3ee <_free_r+0x22>
 800a412:	461a      	mov	r2, r3
 800a414:	685b      	ldr	r3, [r3, #4]
 800a416:	b10b      	cbz	r3, 800a41c <_free_r+0x50>
 800a418:	42a3      	cmp	r3, r4
 800a41a:	d9fa      	bls.n	800a412 <_free_r+0x46>
 800a41c:	6811      	ldr	r1, [r2, #0]
 800a41e:	1855      	adds	r5, r2, r1
 800a420:	42a5      	cmp	r5, r4
 800a422:	d10b      	bne.n	800a43c <_free_r+0x70>
 800a424:	6824      	ldr	r4, [r4, #0]
 800a426:	4421      	add	r1, r4
 800a428:	1854      	adds	r4, r2, r1
 800a42a:	42a3      	cmp	r3, r4
 800a42c:	6011      	str	r1, [r2, #0]
 800a42e:	d1e0      	bne.n	800a3f2 <_free_r+0x26>
 800a430:	681c      	ldr	r4, [r3, #0]
 800a432:	685b      	ldr	r3, [r3, #4]
 800a434:	6053      	str	r3, [r2, #4]
 800a436:	440c      	add	r4, r1
 800a438:	6014      	str	r4, [r2, #0]
 800a43a:	e7da      	b.n	800a3f2 <_free_r+0x26>
 800a43c:	d902      	bls.n	800a444 <_free_r+0x78>
 800a43e:	230c      	movs	r3, #12
 800a440:	6003      	str	r3, [r0, #0]
 800a442:	e7d6      	b.n	800a3f2 <_free_r+0x26>
 800a444:	6825      	ldr	r5, [r4, #0]
 800a446:	1961      	adds	r1, r4, r5
 800a448:	428b      	cmp	r3, r1
 800a44a:	bf04      	itt	eq
 800a44c:	6819      	ldreq	r1, [r3, #0]
 800a44e:	685b      	ldreq	r3, [r3, #4]
 800a450:	6063      	str	r3, [r4, #4]
 800a452:	bf04      	itt	eq
 800a454:	1949      	addeq	r1, r1, r5
 800a456:	6021      	streq	r1, [r4, #0]
 800a458:	6054      	str	r4, [r2, #4]
 800a45a:	e7ca      	b.n	800a3f2 <_free_r+0x26>
 800a45c:	b003      	add	sp, #12
 800a45e:	bd30      	pop	{r4, r5, pc}
 800a460:	20003cdc 	.word	0x20003cdc

0800a464 <__sflush_r>:
 800a464:	898a      	ldrh	r2, [r1, #12]
 800a466:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a46a:	4605      	mov	r5, r0
 800a46c:	0710      	lsls	r0, r2, #28
 800a46e:	460c      	mov	r4, r1
 800a470:	d458      	bmi.n	800a524 <__sflush_r+0xc0>
 800a472:	684b      	ldr	r3, [r1, #4]
 800a474:	2b00      	cmp	r3, #0
 800a476:	dc05      	bgt.n	800a484 <__sflush_r+0x20>
 800a478:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	dc02      	bgt.n	800a484 <__sflush_r+0x20>
 800a47e:	2000      	movs	r0, #0
 800a480:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a484:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a486:	2e00      	cmp	r6, #0
 800a488:	d0f9      	beq.n	800a47e <__sflush_r+0x1a>
 800a48a:	2300      	movs	r3, #0
 800a48c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a490:	682f      	ldr	r7, [r5, #0]
 800a492:	6a21      	ldr	r1, [r4, #32]
 800a494:	602b      	str	r3, [r5, #0]
 800a496:	d032      	beq.n	800a4fe <__sflush_r+0x9a>
 800a498:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a49a:	89a3      	ldrh	r3, [r4, #12]
 800a49c:	075a      	lsls	r2, r3, #29
 800a49e:	d505      	bpl.n	800a4ac <__sflush_r+0x48>
 800a4a0:	6863      	ldr	r3, [r4, #4]
 800a4a2:	1ac0      	subs	r0, r0, r3
 800a4a4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a4a6:	b10b      	cbz	r3, 800a4ac <__sflush_r+0x48>
 800a4a8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a4aa:	1ac0      	subs	r0, r0, r3
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	4602      	mov	r2, r0
 800a4b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a4b2:	6a21      	ldr	r1, [r4, #32]
 800a4b4:	4628      	mov	r0, r5
 800a4b6:	47b0      	blx	r6
 800a4b8:	1c43      	adds	r3, r0, #1
 800a4ba:	89a3      	ldrh	r3, [r4, #12]
 800a4bc:	d106      	bne.n	800a4cc <__sflush_r+0x68>
 800a4be:	6829      	ldr	r1, [r5, #0]
 800a4c0:	291d      	cmp	r1, #29
 800a4c2:	d82b      	bhi.n	800a51c <__sflush_r+0xb8>
 800a4c4:	4a29      	ldr	r2, [pc, #164]	; (800a56c <__sflush_r+0x108>)
 800a4c6:	410a      	asrs	r2, r1
 800a4c8:	07d6      	lsls	r6, r2, #31
 800a4ca:	d427      	bmi.n	800a51c <__sflush_r+0xb8>
 800a4cc:	2200      	movs	r2, #0
 800a4ce:	6062      	str	r2, [r4, #4]
 800a4d0:	04d9      	lsls	r1, r3, #19
 800a4d2:	6922      	ldr	r2, [r4, #16]
 800a4d4:	6022      	str	r2, [r4, #0]
 800a4d6:	d504      	bpl.n	800a4e2 <__sflush_r+0x7e>
 800a4d8:	1c42      	adds	r2, r0, #1
 800a4da:	d101      	bne.n	800a4e0 <__sflush_r+0x7c>
 800a4dc:	682b      	ldr	r3, [r5, #0]
 800a4de:	b903      	cbnz	r3, 800a4e2 <__sflush_r+0x7e>
 800a4e0:	6560      	str	r0, [r4, #84]	; 0x54
 800a4e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a4e4:	602f      	str	r7, [r5, #0]
 800a4e6:	2900      	cmp	r1, #0
 800a4e8:	d0c9      	beq.n	800a47e <__sflush_r+0x1a>
 800a4ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a4ee:	4299      	cmp	r1, r3
 800a4f0:	d002      	beq.n	800a4f8 <__sflush_r+0x94>
 800a4f2:	4628      	mov	r0, r5
 800a4f4:	f7ff ff6a 	bl	800a3cc <_free_r>
 800a4f8:	2000      	movs	r0, #0
 800a4fa:	6360      	str	r0, [r4, #52]	; 0x34
 800a4fc:	e7c0      	b.n	800a480 <__sflush_r+0x1c>
 800a4fe:	2301      	movs	r3, #1
 800a500:	4628      	mov	r0, r5
 800a502:	47b0      	blx	r6
 800a504:	1c41      	adds	r1, r0, #1
 800a506:	d1c8      	bne.n	800a49a <__sflush_r+0x36>
 800a508:	682b      	ldr	r3, [r5, #0]
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d0c5      	beq.n	800a49a <__sflush_r+0x36>
 800a50e:	2b1d      	cmp	r3, #29
 800a510:	d001      	beq.n	800a516 <__sflush_r+0xb2>
 800a512:	2b16      	cmp	r3, #22
 800a514:	d101      	bne.n	800a51a <__sflush_r+0xb6>
 800a516:	602f      	str	r7, [r5, #0]
 800a518:	e7b1      	b.n	800a47e <__sflush_r+0x1a>
 800a51a:	89a3      	ldrh	r3, [r4, #12]
 800a51c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a520:	81a3      	strh	r3, [r4, #12]
 800a522:	e7ad      	b.n	800a480 <__sflush_r+0x1c>
 800a524:	690f      	ldr	r7, [r1, #16]
 800a526:	2f00      	cmp	r7, #0
 800a528:	d0a9      	beq.n	800a47e <__sflush_r+0x1a>
 800a52a:	0793      	lsls	r3, r2, #30
 800a52c:	680e      	ldr	r6, [r1, #0]
 800a52e:	bf08      	it	eq
 800a530:	694b      	ldreq	r3, [r1, #20]
 800a532:	600f      	str	r7, [r1, #0]
 800a534:	bf18      	it	ne
 800a536:	2300      	movne	r3, #0
 800a538:	eba6 0807 	sub.w	r8, r6, r7
 800a53c:	608b      	str	r3, [r1, #8]
 800a53e:	f1b8 0f00 	cmp.w	r8, #0
 800a542:	dd9c      	ble.n	800a47e <__sflush_r+0x1a>
 800a544:	6a21      	ldr	r1, [r4, #32]
 800a546:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a548:	4643      	mov	r3, r8
 800a54a:	463a      	mov	r2, r7
 800a54c:	4628      	mov	r0, r5
 800a54e:	47b0      	blx	r6
 800a550:	2800      	cmp	r0, #0
 800a552:	dc06      	bgt.n	800a562 <__sflush_r+0xfe>
 800a554:	89a3      	ldrh	r3, [r4, #12]
 800a556:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a55a:	81a3      	strh	r3, [r4, #12]
 800a55c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a560:	e78e      	b.n	800a480 <__sflush_r+0x1c>
 800a562:	4407      	add	r7, r0
 800a564:	eba8 0800 	sub.w	r8, r8, r0
 800a568:	e7e9      	b.n	800a53e <__sflush_r+0xda>
 800a56a:	bf00      	nop
 800a56c:	dfbffffe 	.word	0xdfbffffe

0800a570 <_fflush_r>:
 800a570:	b538      	push	{r3, r4, r5, lr}
 800a572:	690b      	ldr	r3, [r1, #16]
 800a574:	4605      	mov	r5, r0
 800a576:	460c      	mov	r4, r1
 800a578:	b913      	cbnz	r3, 800a580 <_fflush_r+0x10>
 800a57a:	2500      	movs	r5, #0
 800a57c:	4628      	mov	r0, r5
 800a57e:	bd38      	pop	{r3, r4, r5, pc}
 800a580:	b118      	cbz	r0, 800a58a <_fflush_r+0x1a>
 800a582:	6a03      	ldr	r3, [r0, #32]
 800a584:	b90b      	cbnz	r3, 800a58a <_fflush_r+0x1a>
 800a586:	f7ff fe4d 	bl	800a224 <__sinit>
 800a58a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d0f3      	beq.n	800a57a <_fflush_r+0xa>
 800a592:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a594:	07d0      	lsls	r0, r2, #31
 800a596:	d404      	bmi.n	800a5a2 <_fflush_r+0x32>
 800a598:	0599      	lsls	r1, r3, #22
 800a59a:	d402      	bmi.n	800a5a2 <_fflush_r+0x32>
 800a59c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a59e:	f7ff fee6 	bl	800a36e <__retarget_lock_acquire_recursive>
 800a5a2:	4628      	mov	r0, r5
 800a5a4:	4621      	mov	r1, r4
 800a5a6:	f7ff ff5d 	bl	800a464 <__sflush_r>
 800a5aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a5ac:	07da      	lsls	r2, r3, #31
 800a5ae:	4605      	mov	r5, r0
 800a5b0:	d4e4      	bmi.n	800a57c <_fflush_r+0xc>
 800a5b2:	89a3      	ldrh	r3, [r4, #12]
 800a5b4:	059b      	lsls	r3, r3, #22
 800a5b6:	d4e1      	bmi.n	800a57c <_fflush_r+0xc>
 800a5b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a5ba:	f7ff fed9 	bl	800a370 <__retarget_lock_release_recursive>
 800a5be:	e7dd      	b.n	800a57c <_fflush_r+0xc>

0800a5c0 <__sread>:
 800a5c0:	b510      	push	{r4, lr}
 800a5c2:	460c      	mov	r4, r1
 800a5c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5c8:	f000 f872 	bl	800a6b0 <_read_r>
 800a5cc:	2800      	cmp	r0, #0
 800a5ce:	bfab      	itete	ge
 800a5d0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a5d2:	89a3      	ldrhlt	r3, [r4, #12]
 800a5d4:	181b      	addge	r3, r3, r0
 800a5d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a5da:	bfac      	ite	ge
 800a5dc:	6563      	strge	r3, [r4, #84]	; 0x54
 800a5de:	81a3      	strhlt	r3, [r4, #12]
 800a5e0:	bd10      	pop	{r4, pc}

0800a5e2 <__swrite>:
 800a5e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5e6:	461f      	mov	r7, r3
 800a5e8:	898b      	ldrh	r3, [r1, #12]
 800a5ea:	05db      	lsls	r3, r3, #23
 800a5ec:	4605      	mov	r5, r0
 800a5ee:	460c      	mov	r4, r1
 800a5f0:	4616      	mov	r6, r2
 800a5f2:	d505      	bpl.n	800a600 <__swrite+0x1e>
 800a5f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5f8:	2302      	movs	r3, #2
 800a5fa:	2200      	movs	r2, #0
 800a5fc:	f000 f846 	bl	800a68c <_lseek_r>
 800a600:	89a3      	ldrh	r3, [r4, #12]
 800a602:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a606:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a60a:	81a3      	strh	r3, [r4, #12]
 800a60c:	4632      	mov	r2, r6
 800a60e:	463b      	mov	r3, r7
 800a610:	4628      	mov	r0, r5
 800a612:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a616:	f000 b85d 	b.w	800a6d4 <_write_r>

0800a61a <__sseek>:
 800a61a:	b510      	push	{r4, lr}
 800a61c:	460c      	mov	r4, r1
 800a61e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a622:	f000 f833 	bl	800a68c <_lseek_r>
 800a626:	1c43      	adds	r3, r0, #1
 800a628:	89a3      	ldrh	r3, [r4, #12]
 800a62a:	bf15      	itete	ne
 800a62c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a62e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a632:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a636:	81a3      	strheq	r3, [r4, #12]
 800a638:	bf18      	it	ne
 800a63a:	81a3      	strhne	r3, [r4, #12]
 800a63c:	bd10      	pop	{r4, pc}

0800a63e <__sclose>:
 800a63e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a642:	f000 b813 	b.w	800a66c <_close_r>
	...

0800a648 <fiprintf>:
 800a648:	b40e      	push	{r1, r2, r3}
 800a64a:	b503      	push	{r0, r1, lr}
 800a64c:	4601      	mov	r1, r0
 800a64e:	ab03      	add	r3, sp, #12
 800a650:	4805      	ldr	r0, [pc, #20]	; (800a668 <fiprintf+0x20>)
 800a652:	f853 2b04 	ldr.w	r2, [r3], #4
 800a656:	6800      	ldr	r0, [r0, #0]
 800a658:	9301      	str	r3, [sp, #4]
 800a65a:	f000 f87d 	bl	800a758 <_vfiprintf_r>
 800a65e:	b002      	add	sp, #8
 800a660:	f85d eb04 	ldr.w	lr, [sp], #4
 800a664:	b003      	add	sp, #12
 800a666:	4770      	bx	lr
 800a668:	200000c8 	.word	0x200000c8

0800a66c <_close_r>:
 800a66c:	b538      	push	{r3, r4, r5, lr}
 800a66e:	4d06      	ldr	r5, [pc, #24]	; (800a688 <_close_r+0x1c>)
 800a670:	2300      	movs	r3, #0
 800a672:	4604      	mov	r4, r0
 800a674:	4608      	mov	r0, r1
 800a676:	602b      	str	r3, [r5, #0]
 800a678:	f7ff f9ef 	bl	8009a5a <_close>
 800a67c:	1c43      	adds	r3, r0, #1
 800a67e:	d102      	bne.n	800a686 <_close_r+0x1a>
 800a680:	682b      	ldr	r3, [r5, #0]
 800a682:	b103      	cbz	r3, 800a686 <_close_r+0x1a>
 800a684:	6023      	str	r3, [r4, #0]
 800a686:	bd38      	pop	{r3, r4, r5, pc}
 800a688:	20003e24 	.word	0x20003e24

0800a68c <_lseek_r>:
 800a68c:	b538      	push	{r3, r4, r5, lr}
 800a68e:	4d07      	ldr	r5, [pc, #28]	; (800a6ac <_lseek_r+0x20>)
 800a690:	4604      	mov	r4, r0
 800a692:	4608      	mov	r0, r1
 800a694:	4611      	mov	r1, r2
 800a696:	2200      	movs	r2, #0
 800a698:	602a      	str	r2, [r5, #0]
 800a69a:	461a      	mov	r2, r3
 800a69c:	f7ff fa04 	bl	8009aa8 <_lseek>
 800a6a0:	1c43      	adds	r3, r0, #1
 800a6a2:	d102      	bne.n	800a6aa <_lseek_r+0x1e>
 800a6a4:	682b      	ldr	r3, [r5, #0]
 800a6a6:	b103      	cbz	r3, 800a6aa <_lseek_r+0x1e>
 800a6a8:	6023      	str	r3, [r4, #0]
 800a6aa:	bd38      	pop	{r3, r4, r5, pc}
 800a6ac:	20003e24 	.word	0x20003e24

0800a6b0 <_read_r>:
 800a6b0:	b538      	push	{r3, r4, r5, lr}
 800a6b2:	4d07      	ldr	r5, [pc, #28]	; (800a6d0 <_read_r+0x20>)
 800a6b4:	4604      	mov	r4, r0
 800a6b6:	4608      	mov	r0, r1
 800a6b8:	4611      	mov	r1, r2
 800a6ba:	2200      	movs	r2, #0
 800a6bc:	602a      	str	r2, [r5, #0]
 800a6be:	461a      	mov	r2, r3
 800a6c0:	f7ff f992 	bl	80099e8 <_read>
 800a6c4:	1c43      	adds	r3, r0, #1
 800a6c6:	d102      	bne.n	800a6ce <_read_r+0x1e>
 800a6c8:	682b      	ldr	r3, [r5, #0]
 800a6ca:	b103      	cbz	r3, 800a6ce <_read_r+0x1e>
 800a6cc:	6023      	str	r3, [r4, #0]
 800a6ce:	bd38      	pop	{r3, r4, r5, pc}
 800a6d0:	20003e24 	.word	0x20003e24

0800a6d4 <_write_r>:
 800a6d4:	b538      	push	{r3, r4, r5, lr}
 800a6d6:	4d07      	ldr	r5, [pc, #28]	; (800a6f4 <_write_r+0x20>)
 800a6d8:	4604      	mov	r4, r0
 800a6da:	4608      	mov	r0, r1
 800a6dc:	4611      	mov	r1, r2
 800a6de:	2200      	movs	r2, #0
 800a6e0:	602a      	str	r2, [r5, #0]
 800a6e2:	461a      	mov	r2, r3
 800a6e4:	f7ff f99d 	bl	8009a22 <_write>
 800a6e8:	1c43      	adds	r3, r0, #1
 800a6ea:	d102      	bne.n	800a6f2 <_write_r+0x1e>
 800a6ec:	682b      	ldr	r3, [r5, #0]
 800a6ee:	b103      	cbz	r3, 800a6f2 <_write_r+0x1e>
 800a6f0:	6023      	str	r3, [r4, #0]
 800a6f2:	bd38      	pop	{r3, r4, r5, pc}
 800a6f4:	20003e24 	.word	0x20003e24

0800a6f8 <abort>:
 800a6f8:	b508      	push	{r3, lr}
 800a6fa:	2006      	movs	r0, #6
 800a6fc:	f000 fc18 	bl	800af30 <raise>
 800a700:	2001      	movs	r0, #1
 800a702:	f7ff f967 	bl	80099d4 <_exit>

0800a706 <__sfputc_r>:
 800a706:	6893      	ldr	r3, [r2, #8]
 800a708:	3b01      	subs	r3, #1
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	b410      	push	{r4}
 800a70e:	6093      	str	r3, [r2, #8]
 800a710:	da08      	bge.n	800a724 <__sfputc_r+0x1e>
 800a712:	6994      	ldr	r4, [r2, #24]
 800a714:	42a3      	cmp	r3, r4
 800a716:	db01      	blt.n	800a71c <__sfputc_r+0x16>
 800a718:	290a      	cmp	r1, #10
 800a71a:	d103      	bne.n	800a724 <__sfputc_r+0x1e>
 800a71c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a720:	f000 bac4 	b.w	800acac <__swbuf_r>
 800a724:	6813      	ldr	r3, [r2, #0]
 800a726:	1c58      	adds	r0, r3, #1
 800a728:	6010      	str	r0, [r2, #0]
 800a72a:	7019      	strb	r1, [r3, #0]
 800a72c:	4608      	mov	r0, r1
 800a72e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a732:	4770      	bx	lr

0800a734 <__sfputs_r>:
 800a734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a736:	4606      	mov	r6, r0
 800a738:	460f      	mov	r7, r1
 800a73a:	4614      	mov	r4, r2
 800a73c:	18d5      	adds	r5, r2, r3
 800a73e:	42ac      	cmp	r4, r5
 800a740:	d101      	bne.n	800a746 <__sfputs_r+0x12>
 800a742:	2000      	movs	r0, #0
 800a744:	e007      	b.n	800a756 <__sfputs_r+0x22>
 800a746:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a74a:	463a      	mov	r2, r7
 800a74c:	4630      	mov	r0, r6
 800a74e:	f7ff ffda 	bl	800a706 <__sfputc_r>
 800a752:	1c43      	adds	r3, r0, #1
 800a754:	d1f3      	bne.n	800a73e <__sfputs_r+0xa>
 800a756:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a758 <_vfiprintf_r>:
 800a758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a75c:	460d      	mov	r5, r1
 800a75e:	b09d      	sub	sp, #116	; 0x74
 800a760:	4614      	mov	r4, r2
 800a762:	4698      	mov	r8, r3
 800a764:	4606      	mov	r6, r0
 800a766:	b118      	cbz	r0, 800a770 <_vfiprintf_r+0x18>
 800a768:	6a03      	ldr	r3, [r0, #32]
 800a76a:	b90b      	cbnz	r3, 800a770 <_vfiprintf_r+0x18>
 800a76c:	f7ff fd5a 	bl	800a224 <__sinit>
 800a770:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a772:	07d9      	lsls	r1, r3, #31
 800a774:	d405      	bmi.n	800a782 <_vfiprintf_r+0x2a>
 800a776:	89ab      	ldrh	r3, [r5, #12]
 800a778:	059a      	lsls	r2, r3, #22
 800a77a:	d402      	bmi.n	800a782 <_vfiprintf_r+0x2a>
 800a77c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a77e:	f7ff fdf6 	bl	800a36e <__retarget_lock_acquire_recursive>
 800a782:	89ab      	ldrh	r3, [r5, #12]
 800a784:	071b      	lsls	r3, r3, #28
 800a786:	d501      	bpl.n	800a78c <_vfiprintf_r+0x34>
 800a788:	692b      	ldr	r3, [r5, #16]
 800a78a:	b99b      	cbnz	r3, 800a7b4 <_vfiprintf_r+0x5c>
 800a78c:	4629      	mov	r1, r5
 800a78e:	4630      	mov	r0, r6
 800a790:	f000 faca 	bl	800ad28 <__swsetup_r>
 800a794:	b170      	cbz	r0, 800a7b4 <_vfiprintf_r+0x5c>
 800a796:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a798:	07dc      	lsls	r4, r3, #31
 800a79a:	d504      	bpl.n	800a7a6 <_vfiprintf_r+0x4e>
 800a79c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a7a0:	b01d      	add	sp, #116	; 0x74
 800a7a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7a6:	89ab      	ldrh	r3, [r5, #12]
 800a7a8:	0598      	lsls	r0, r3, #22
 800a7aa:	d4f7      	bmi.n	800a79c <_vfiprintf_r+0x44>
 800a7ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a7ae:	f7ff fddf 	bl	800a370 <__retarget_lock_release_recursive>
 800a7b2:	e7f3      	b.n	800a79c <_vfiprintf_r+0x44>
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	9309      	str	r3, [sp, #36]	; 0x24
 800a7b8:	2320      	movs	r3, #32
 800a7ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a7be:	f8cd 800c 	str.w	r8, [sp, #12]
 800a7c2:	2330      	movs	r3, #48	; 0x30
 800a7c4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800a978 <_vfiprintf_r+0x220>
 800a7c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a7cc:	f04f 0901 	mov.w	r9, #1
 800a7d0:	4623      	mov	r3, r4
 800a7d2:	469a      	mov	sl, r3
 800a7d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a7d8:	b10a      	cbz	r2, 800a7de <_vfiprintf_r+0x86>
 800a7da:	2a25      	cmp	r2, #37	; 0x25
 800a7dc:	d1f9      	bne.n	800a7d2 <_vfiprintf_r+0x7a>
 800a7de:	ebba 0b04 	subs.w	fp, sl, r4
 800a7e2:	d00b      	beq.n	800a7fc <_vfiprintf_r+0xa4>
 800a7e4:	465b      	mov	r3, fp
 800a7e6:	4622      	mov	r2, r4
 800a7e8:	4629      	mov	r1, r5
 800a7ea:	4630      	mov	r0, r6
 800a7ec:	f7ff ffa2 	bl	800a734 <__sfputs_r>
 800a7f0:	3001      	adds	r0, #1
 800a7f2:	f000 80a9 	beq.w	800a948 <_vfiprintf_r+0x1f0>
 800a7f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a7f8:	445a      	add	r2, fp
 800a7fa:	9209      	str	r2, [sp, #36]	; 0x24
 800a7fc:	f89a 3000 	ldrb.w	r3, [sl]
 800a800:	2b00      	cmp	r3, #0
 800a802:	f000 80a1 	beq.w	800a948 <_vfiprintf_r+0x1f0>
 800a806:	2300      	movs	r3, #0
 800a808:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a80c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a810:	f10a 0a01 	add.w	sl, sl, #1
 800a814:	9304      	str	r3, [sp, #16]
 800a816:	9307      	str	r3, [sp, #28]
 800a818:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a81c:	931a      	str	r3, [sp, #104]	; 0x68
 800a81e:	4654      	mov	r4, sl
 800a820:	2205      	movs	r2, #5
 800a822:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a826:	4854      	ldr	r0, [pc, #336]	; (800a978 <_vfiprintf_r+0x220>)
 800a828:	f7f5 fcd2 	bl	80001d0 <memchr>
 800a82c:	9a04      	ldr	r2, [sp, #16]
 800a82e:	b9d8      	cbnz	r0, 800a868 <_vfiprintf_r+0x110>
 800a830:	06d1      	lsls	r1, r2, #27
 800a832:	bf44      	itt	mi
 800a834:	2320      	movmi	r3, #32
 800a836:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a83a:	0713      	lsls	r3, r2, #28
 800a83c:	bf44      	itt	mi
 800a83e:	232b      	movmi	r3, #43	; 0x2b
 800a840:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a844:	f89a 3000 	ldrb.w	r3, [sl]
 800a848:	2b2a      	cmp	r3, #42	; 0x2a
 800a84a:	d015      	beq.n	800a878 <_vfiprintf_r+0x120>
 800a84c:	9a07      	ldr	r2, [sp, #28]
 800a84e:	4654      	mov	r4, sl
 800a850:	2000      	movs	r0, #0
 800a852:	f04f 0c0a 	mov.w	ip, #10
 800a856:	4621      	mov	r1, r4
 800a858:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a85c:	3b30      	subs	r3, #48	; 0x30
 800a85e:	2b09      	cmp	r3, #9
 800a860:	d94d      	bls.n	800a8fe <_vfiprintf_r+0x1a6>
 800a862:	b1b0      	cbz	r0, 800a892 <_vfiprintf_r+0x13a>
 800a864:	9207      	str	r2, [sp, #28]
 800a866:	e014      	b.n	800a892 <_vfiprintf_r+0x13a>
 800a868:	eba0 0308 	sub.w	r3, r0, r8
 800a86c:	fa09 f303 	lsl.w	r3, r9, r3
 800a870:	4313      	orrs	r3, r2
 800a872:	9304      	str	r3, [sp, #16]
 800a874:	46a2      	mov	sl, r4
 800a876:	e7d2      	b.n	800a81e <_vfiprintf_r+0xc6>
 800a878:	9b03      	ldr	r3, [sp, #12]
 800a87a:	1d19      	adds	r1, r3, #4
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	9103      	str	r1, [sp, #12]
 800a880:	2b00      	cmp	r3, #0
 800a882:	bfbb      	ittet	lt
 800a884:	425b      	neglt	r3, r3
 800a886:	f042 0202 	orrlt.w	r2, r2, #2
 800a88a:	9307      	strge	r3, [sp, #28]
 800a88c:	9307      	strlt	r3, [sp, #28]
 800a88e:	bfb8      	it	lt
 800a890:	9204      	strlt	r2, [sp, #16]
 800a892:	7823      	ldrb	r3, [r4, #0]
 800a894:	2b2e      	cmp	r3, #46	; 0x2e
 800a896:	d10c      	bne.n	800a8b2 <_vfiprintf_r+0x15a>
 800a898:	7863      	ldrb	r3, [r4, #1]
 800a89a:	2b2a      	cmp	r3, #42	; 0x2a
 800a89c:	d134      	bne.n	800a908 <_vfiprintf_r+0x1b0>
 800a89e:	9b03      	ldr	r3, [sp, #12]
 800a8a0:	1d1a      	adds	r2, r3, #4
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	9203      	str	r2, [sp, #12]
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	bfb8      	it	lt
 800a8aa:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800a8ae:	3402      	adds	r4, #2
 800a8b0:	9305      	str	r3, [sp, #20]
 800a8b2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800a988 <_vfiprintf_r+0x230>
 800a8b6:	7821      	ldrb	r1, [r4, #0]
 800a8b8:	2203      	movs	r2, #3
 800a8ba:	4650      	mov	r0, sl
 800a8bc:	f7f5 fc88 	bl	80001d0 <memchr>
 800a8c0:	b138      	cbz	r0, 800a8d2 <_vfiprintf_r+0x17a>
 800a8c2:	9b04      	ldr	r3, [sp, #16]
 800a8c4:	eba0 000a 	sub.w	r0, r0, sl
 800a8c8:	2240      	movs	r2, #64	; 0x40
 800a8ca:	4082      	lsls	r2, r0
 800a8cc:	4313      	orrs	r3, r2
 800a8ce:	3401      	adds	r4, #1
 800a8d0:	9304      	str	r3, [sp, #16]
 800a8d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8d6:	4829      	ldr	r0, [pc, #164]	; (800a97c <_vfiprintf_r+0x224>)
 800a8d8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a8dc:	2206      	movs	r2, #6
 800a8de:	f7f5 fc77 	bl	80001d0 <memchr>
 800a8e2:	2800      	cmp	r0, #0
 800a8e4:	d03f      	beq.n	800a966 <_vfiprintf_r+0x20e>
 800a8e6:	4b26      	ldr	r3, [pc, #152]	; (800a980 <_vfiprintf_r+0x228>)
 800a8e8:	bb1b      	cbnz	r3, 800a932 <_vfiprintf_r+0x1da>
 800a8ea:	9b03      	ldr	r3, [sp, #12]
 800a8ec:	3307      	adds	r3, #7
 800a8ee:	f023 0307 	bic.w	r3, r3, #7
 800a8f2:	3308      	adds	r3, #8
 800a8f4:	9303      	str	r3, [sp, #12]
 800a8f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8f8:	443b      	add	r3, r7
 800a8fa:	9309      	str	r3, [sp, #36]	; 0x24
 800a8fc:	e768      	b.n	800a7d0 <_vfiprintf_r+0x78>
 800a8fe:	fb0c 3202 	mla	r2, ip, r2, r3
 800a902:	460c      	mov	r4, r1
 800a904:	2001      	movs	r0, #1
 800a906:	e7a6      	b.n	800a856 <_vfiprintf_r+0xfe>
 800a908:	2300      	movs	r3, #0
 800a90a:	3401      	adds	r4, #1
 800a90c:	9305      	str	r3, [sp, #20]
 800a90e:	4619      	mov	r1, r3
 800a910:	f04f 0c0a 	mov.w	ip, #10
 800a914:	4620      	mov	r0, r4
 800a916:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a91a:	3a30      	subs	r2, #48	; 0x30
 800a91c:	2a09      	cmp	r2, #9
 800a91e:	d903      	bls.n	800a928 <_vfiprintf_r+0x1d0>
 800a920:	2b00      	cmp	r3, #0
 800a922:	d0c6      	beq.n	800a8b2 <_vfiprintf_r+0x15a>
 800a924:	9105      	str	r1, [sp, #20]
 800a926:	e7c4      	b.n	800a8b2 <_vfiprintf_r+0x15a>
 800a928:	fb0c 2101 	mla	r1, ip, r1, r2
 800a92c:	4604      	mov	r4, r0
 800a92e:	2301      	movs	r3, #1
 800a930:	e7f0      	b.n	800a914 <_vfiprintf_r+0x1bc>
 800a932:	ab03      	add	r3, sp, #12
 800a934:	9300      	str	r3, [sp, #0]
 800a936:	462a      	mov	r2, r5
 800a938:	4b12      	ldr	r3, [pc, #72]	; (800a984 <_vfiprintf_r+0x22c>)
 800a93a:	a904      	add	r1, sp, #16
 800a93c:	4630      	mov	r0, r6
 800a93e:	f3af 8000 	nop.w
 800a942:	4607      	mov	r7, r0
 800a944:	1c78      	adds	r0, r7, #1
 800a946:	d1d6      	bne.n	800a8f6 <_vfiprintf_r+0x19e>
 800a948:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a94a:	07d9      	lsls	r1, r3, #31
 800a94c:	d405      	bmi.n	800a95a <_vfiprintf_r+0x202>
 800a94e:	89ab      	ldrh	r3, [r5, #12]
 800a950:	059a      	lsls	r2, r3, #22
 800a952:	d402      	bmi.n	800a95a <_vfiprintf_r+0x202>
 800a954:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a956:	f7ff fd0b 	bl	800a370 <__retarget_lock_release_recursive>
 800a95a:	89ab      	ldrh	r3, [r5, #12]
 800a95c:	065b      	lsls	r3, r3, #25
 800a95e:	f53f af1d 	bmi.w	800a79c <_vfiprintf_r+0x44>
 800a962:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a964:	e71c      	b.n	800a7a0 <_vfiprintf_r+0x48>
 800a966:	ab03      	add	r3, sp, #12
 800a968:	9300      	str	r3, [sp, #0]
 800a96a:	462a      	mov	r2, r5
 800a96c:	4b05      	ldr	r3, [pc, #20]	; (800a984 <_vfiprintf_r+0x22c>)
 800a96e:	a904      	add	r1, sp, #16
 800a970:	4630      	mov	r0, r6
 800a972:	f000 f879 	bl	800aa68 <_printf_i>
 800a976:	e7e4      	b.n	800a942 <_vfiprintf_r+0x1ea>
 800a978:	0800b15f 	.word	0x0800b15f
 800a97c:	0800b169 	.word	0x0800b169
 800a980:	00000000 	.word	0x00000000
 800a984:	0800a735 	.word	0x0800a735
 800a988:	0800b165 	.word	0x0800b165

0800a98c <_printf_common>:
 800a98c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a990:	4616      	mov	r6, r2
 800a992:	4699      	mov	r9, r3
 800a994:	688a      	ldr	r2, [r1, #8]
 800a996:	690b      	ldr	r3, [r1, #16]
 800a998:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a99c:	4293      	cmp	r3, r2
 800a99e:	bfb8      	it	lt
 800a9a0:	4613      	movlt	r3, r2
 800a9a2:	6033      	str	r3, [r6, #0]
 800a9a4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a9a8:	4607      	mov	r7, r0
 800a9aa:	460c      	mov	r4, r1
 800a9ac:	b10a      	cbz	r2, 800a9b2 <_printf_common+0x26>
 800a9ae:	3301      	adds	r3, #1
 800a9b0:	6033      	str	r3, [r6, #0]
 800a9b2:	6823      	ldr	r3, [r4, #0]
 800a9b4:	0699      	lsls	r1, r3, #26
 800a9b6:	bf42      	ittt	mi
 800a9b8:	6833      	ldrmi	r3, [r6, #0]
 800a9ba:	3302      	addmi	r3, #2
 800a9bc:	6033      	strmi	r3, [r6, #0]
 800a9be:	6825      	ldr	r5, [r4, #0]
 800a9c0:	f015 0506 	ands.w	r5, r5, #6
 800a9c4:	d106      	bne.n	800a9d4 <_printf_common+0x48>
 800a9c6:	f104 0a19 	add.w	sl, r4, #25
 800a9ca:	68e3      	ldr	r3, [r4, #12]
 800a9cc:	6832      	ldr	r2, [r6, #0]
 800a9ce:	1a9b      	subs	r3, r3, r2
 800a9d0:	42ab      	cmp	r3, r5
 800a9d2:	dc26      	bgt.n	800aa22 <_printf_common+0x96>
 800a9d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a9d8:	1e13      	subs	r3, r2, #0
 800a9da:	6822      	ldr	r2, [r4, #0]
 800a9dc:	bf18      	it	ne
 800a9de:	2301      	movne	r3, #1
 800a9e0:	0692      	lsls	r2, r2, #26
 800a9e2:	d42b      	bmi.n	800aa3c <_printf_common+0xb0>
 800a9e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a9e8:	4649      	mov	r1, r9
 800a9ea:	4638      	mov	r0, r7
 800a9ec:	47c0      	blx	r8
 800a9ee:	3001      	adds	r0, #1
 800a9f0:	d01e      	beq.n	800aa30 <_printf_common+0xa4>
 800a9f2:	6823      	ldr	r3, [r4, #0]
 800a9f4:	6922      	ldr	r2, [r4, #16]
 800a9f6:	f003 0306 	and.w	r3, r3, #6
 800a9fa:	2b04      	cmp	r3, #4
 800a9fc:	bf02      	ittt	eq
 800a9fe:	68e5      	ldreq	r5, [r4, #12]
 800aa00:	6833      	ldreq	r3, [r6, #0]
 800aa02:	1aed      	subeq	r5, r5, r3
 800aa04:	68a3      	ldr	r3, [r4, #8]
 800aa06:	bf0c      	ite	eq
 800aa08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aa0c:	2500      	movne	r5, #0
 800aa0e:	4293      	cmp	r3, r2
 800aa10:	bfc4      	itt	gt
 800aa12:	1a9b      	subgt	r3, r3, r2
 800aa14:	18ed      	addgt	r5, r5, r3
 800aa16:	2600      	movs	r6, #0
 800aa18:	341a      	adds	r4, #26
 800aa1a:	42b5      	cmp	r5, r6
 800aa1c:	d11a      	bne.n	800aa54 <_printf_common+0xc8>
 800aa1e:	2000      	movs	r0, #0
 800aa20:	e008      	b.n	800aa34 <_printf_common+0xa8>
 800aa22:	2301      	movs	r3, #1
 800aa24:	4652      	mov	r2, sl
 800aa26:	4649      	mov	r1, r9
 800aa28:	4638      	mov	r0, r7
 800aa2a:	47c0      	blx	r8
 800aa2c:	3001      	adds	r0, #1
 800aa2e:	d103      	bne.n	800aa38 <_printf_common+0xac>
 800aa30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800aa34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa38:	3501      	adds	r5, #1
 800aa3a:	e7c6      	b.n	800a9ca <_printf_common+0x3e>
 800aa3c:	18e1      	adds	r1, r4, r3
 800aa3e:	1c5a      	adds	r2, r3, #1
 800aa40:	2030      	movs	r0, #48	; 0x30
 800aa42:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800aa46:	4422      	add	r2, r4
 800aa48:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800aa4c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800aa50:	3302      	adds	r3, #2
 800aa52:	e7c7      	b.n	800a9e4 <_printf_common+0x58>
 800aa54:	2301      	movs	r3, #1
 800aa56:	4622      	mov	r2, r4
 800aa58:	4649      	mov	r1, r9
 800aa5a:	4638      	mov	r0, r7
 800aa5c:	47c0      	blx	r8
 800aa5e:	3001      	adds	r0, #1
 800aa60:	d0e6      	beq.n	800aa30 <_printf_common+0xa4>
 800aa62:	3601      	adds	r6, #1
 800aa64:	e7d9      	b.n	800aa1a <_printf_common+0x8e>
	...

0800aa68 <_printf_i>:
 800aa68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aa6c:	7e0f      	ldrb	r7, [r1, #24]
 800aa6e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800aa70:	2f78      	cmp	r7, #120	; 0x78
 800aa72:	4691      	mov	r9, r2
 800aa74:	4680      	mov	r8, r0
 800aa76:	460c      	mov	r4, r1
 800aa78:	469a      	mov	sl, r3
 800aa7a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800aa7e:	d807      	bhi.n	800aa90 <_printf_i+0x28>
 800aa80:	2f62      	cmp	r7, #98	; 0x62
 800aa82:	d80a      	bhi.n	800aa9a <_printf_i+0x32>
 800aa84:	2f00      	cmp	r7, #0
 800aa86:	f000 80d4 	beq.w	800ac32 <_printf_i+0x1ca>
 800aa8a:	2f58      	cmp	r7, #88	; 0x58
 800aa8c:	f000 80c0 	beq.w	800ac10 <_printf_i+0x1a8>
 800aa90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800aa94:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800aa98:	e03a      	b.n	800ab10 <_printf_i+0xa8>
 800aa9a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800aa9e:	2b15      	cmp	r3, #21
 800aaa0:	d8f6      	bhi.n	800aa90 <_printf_i+0x28>
 800aaa2:	a101      	add	r1, pc, #4	; (adr r1, 800aaa8 <_printf_i+0x40>)
 800aaa4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800aaa8:	0800ab01 	.word	0x0800ab01
 800aaac:	0800ab15 	.word	0x0800ab15
 800aab0:	0800aa91 	.word	0x0800aa91
 800aab4:	0800aa91 	.word	0x0800aa91
 800aab8:	0800aa91 	.word	0x0800aa91
 800aabc:	0800aa91 	.word	0x0800aa91
 800aac0:	0800ab15 	.word	0x0800ab15
 800aac4:	0800aa91 	.word	0x0800aa91
 800aac8:	0800aa91 	.word	0x0800aa91
 800aacc:	0800aa91 	.word	0x0800aa91
 800aad0:	0800aa91 	.word	0x0800aa91
 800aad4:	0800ac19 	.word	0x0800ac19
 800aad8:	0800ab41 	.word	0x0800ab41
 800aadc:	0800abd3 	.word	0x0800abd3
 800aae0:	0800aa91 	.word	0x0800aa91
 800aae4:	0800aa91 	.word	0x0800aa91
 800aae8:	0800ac3b 	.word	0x0800ac3b
 800aaec:	0800aa91 	.word	0x0800aa91
 800aaf0:	0800ab41 	.word	0x0800ab41
 800aaf4:	0800aa91 	.word	0x0800aa91
 800aaf8:	0800aa91 	.word	0x0800aa91
 800aafc:	0800abdb 	.word	0x0800abdb
 800ab00:	682b      	ldr	r3, [r5, #0]
 800ab02:	1d1a      	adds	r2, r3, #4
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	602a      	str	r2, [r5, #0]
 800ab08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ab0c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ab10:	2301      	movs	r3, #1
 800ab12:	e09f      	b.n	800ac54 <_printf_i+0x1ec>
 800ab14:	6820      	ldr	r0, [r4, #0]
 800ab16:	682b      	ldr	r3, [r5, #0]
 800ab18:	0607      	lsls	r7, r0, #24
 800ab1a:	f103 0104 	add.w	r1, r3, #4
 800ab1e:	6029      	str	r1, [r5, #0]
 800ab20:	d501      	bpl.n	800ab26 <_printf_i+0xbe>
 800ab22:	681e      	ldr	r6, [r3, #0]
 800ab24:	e003      	b.n	800ab2e <_printf_i+0xc6>
 800ab26:	0646      	lsls	r6, r0, #25
 800ab28:	d5fb      	bpl.n	800ab22 <_printf_i+0xba>
 800ab2a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800ab2e:	2e00      	cmp	r6, #0
 800ab30:	da03      	bge.n	800ab3a <_printf_i+0xd2>
 800ab32:	232d      	movs	r3, #45	; 0x2d
 800ab34:	4276      	negs	r6, r6
 800ab36:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ab3a:	485a      	ldr	r0, [pc, #360]	; (800aca4 <_printf_i+0x23c>)
 800ab3c:	230a      	movs	r3, #10
 800ab3e:	e012      	b.n	800ab66 <_printf_i+0xfe>
 800ab40:	682b      	ldr	r3, [r5, #0]
 800ab42:	6820      	ldr	r0, [r4, #0]
 800ab44:	1d19      	adds	r1, r3, #4
 800ab46:	6029      	str	r1, [r5, #0]
 800ab48:	0605      	lsls	r5, r0, #24
 800ab4a:	d501      	bpl.n	800ab50 <_printf_i+0xe8>
 800ab4c:	681e      	ldr	r6, [r3, #0]
 800ab4e:	e002      	b.n	800ab56 <_printf_i+0xee>
 800ab50:	0641      	lsls	r1, r0, #25
 800ab52:	d5fb      	bpl.n	800ab4c <_printf_i+0xe4>
 800ab54:	881e      	ldrh	r6, [r3, #0]
 800ab56:	4853      	ldr	r0, [pc, #332]	; (800aca4 <_printf_i+0x23c>)
 800ab58:	2f6f      	cmp	r7, #111	; 0x6f
 800ab5a:	bf0c      	ite	eq
 800ab5c:	2308      	moveq	r3, #8
 800ab5e:	230a      	movne	r3, #10
 800ab60:	2100      	movs	r1, #0
 800ab62:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ab66:	6865      	ldr	r5, [r4, #4]
 800ab68:	60a5      	str	r5, [r4, #8]
 800ab6a:	2d00      	cmp	r5, #0
 800ab6c:	bfa2      	ittt	ge
 800ab6e:	6821      	ldrge	r1, [r4, #0]
 800ab70:	f021 0104 	bicge.w	r1, r1, #4
 800ab74:	6021      	strge	r1, [r4, #0]
 800ab76:	b90e      	cbnz	r6, 800ab7c <_printf_i+0x114>
 800ab78:	2d00      	cmp	r5, #0
 800ab7a:	d04b      	beq.n	800ac14 <_printf_i+0x1ac>
 800ab7c:	4615      	mov	r5, r2
 800ab7e:	fbb6 f1f3 	udiv	r1, r6, r3
 800ab82:	fb03 6711 	mls	r7, r3, r1, r6
 800ab86:	5dc7      	ldrb	r7, [r0, r7]
 800ab88:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ab8c:	4637      	mov	r7, r6
 800ab8e:	42bb      	cmp	r3, r7
 800ab90:	460e      	mov	r6, r1
 800ab92:	d9f4      	bls.n	800ab7e <_printf_i+0x116>
 800ab94:	2b08      	cmp	r3, #8
 800ab96:	d10b      	bne.n	800abb0 <_printf_i+0x148>
 800ab98:	6823      	ldr	r3, [r4, #0]
 800ab9a:	07de      	lsls	r6, r3, #31
 800ab9c:	d508      	bpl.n	800abb0 <_printf_i+0x148>
 800ab9e:	6923      	ldr	r3, [r4, #16]
 800aba0:	6861      	ldr	r1, [r4, #4]
 800aba2:	4299      	cmp	r1, r3
 800aba4:	bfde      	ittt	le
 800aba6:	2330      	movle	r3, #48	; 0x30
 800aba8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800abac:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800abb0:	1b52      	subs	r2, r2, r5
 800abb2:	6122      	str	r2, [r4, #16]
 800abb4:	f8cd a000 	str.w	sl, [sp]
 800abb8:	464b      	mov	r3, r9
 800abba:	aa03      	add	r2, sp, #12
 800abbc:	4621      	mov	r1, r4
 800abbe:	4640      	mov	r0, r8
 800abc0:	f7ff fee4 	bl	800a98c <_printf_common>
 800abc4:	3001      	adds	r0, #1
 800abc6:	d14a      	bne.n	800ac5e <_printf_i+0x1f6>
 800abc8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800abcc:	b004      	add	sp, #16
 800abce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abd2:	6823      	ldr	r3, [r4, #0]
 800abd4:	f043 0320 	orr.w	r3, r3, #32
 800abd8:	6023      	str	r3, [r4, #0]
 800abda:	4833      	ldr	r0, [pc, #204]	; (800aca8 <_printf_i+0x240>)
 800abdc:	2778      	movs	r7, #120	; 0x78
 800abde:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800abe2:	6823      	ldr	r3, [r4, #0]
 800abe4:	6829      	ldr	r1, [r5, #0]
 800abe6:	061f      	lsls	r7, r3, #24
 800abe8:	f851 6b04 	ldr.w	r6, [r1], #4
 800abec:	d402      	bmi.n	800abf4 <_printf_i+0x18c>
 800abee:	065f      	lsls	r7, r3, #25
 800abf0:	bf48      	it	mi
 800abf2:	b2b6      	uxthmi	r6, r6
 800abf4:	07df      	lsls	r7, r3, #31
 800abf6:	bf48      	it	mi
 800abf8:	f043 0320 	orrmi.w	r3, r3, #32
 800abfc:	6029      	str	r1, [r5, #0]
 800abfe:	bf48      	it	mi
 800ac00:	6023      	strmi	r3, [r4, #0]
 800ac02:	b91e      	cbnz	r6, 800ac0c <_printf_i+0x1a4>
 800ac04:	6823      	ldr	r3, [r4, #0]
 800ac06:	f023 0320 	bic.w	r3, r3, #32
 800ac0a:	6023      	str	r3, [r4, #0]
 800ac0c:	2310      	movs	r3, #16
 800ac0e:	e7a7      	b.n	800ab60 <_printf_i+0xf8>
 800ac10:	4824      	ldr	r0, [pc, #144]	; (800aca4 <_printf_i+0x23c>)
 800ac12:	e7e4      	b.n	800abde <_printf_i+0x176>
 800ac14:	4615      	mov	r5, r2
 800ac16:	e7bd      	b.n	800ab94 <_printf_i+0x12c>
 800ac18:	682b      	ldr	r3, [r5, #0]
 800ac1a:	6826      	ldr	r6, [r4, #0]
 800ac1c:	6961      	ldr	r1, [r4, #20]
 800ac1e:	1d18      	adds	r0, r3, #4
 800ac20:	6028      	str	r0, [r5, #0]
 800ac22:	0635      	lsls	r5, r6, #24
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	d501      	bpl.n	800ac2c <_printf_i+0x1c4>
 800ac28:	6019      	str	r1, [r3, #0]
 800ac2a:	e002      	b.n	800ac32 <_printf_i+0x1ca>
 800ac2c:	0670      	lsls	r0, r6, #25
 800ac2e:	d5fb      	bpl.n	800ac28 <_printf_i+0x1c0>
 800ac30:	8019      	strh	r1, [r3, #0]
 800ac32:	2300      	movs	r3, #0
 800ac34:	6123      	str	r3, [r4, #16]
 800ac36:	4615      	mov	r5, r2
 800ac38:	e7bc      	b.n	800abb4 <_printf_i+0x14c>
 800ac3a:	682b      	ldr	r3, [r5, #0]
 800ac3c:	1d1a      	adds	r2, r3, #4
 800ac3e:	602a      	str	r2, [r5, #0]
 800ac40:	681d      	ldr	r5, [r3, #0]
 800ac42:	6862      	ldr	r2, [r4, #4]
 800ac44:	2100      	movs	r1, #0
 800ac46:	4628      	mov	r0, r5
 800ac48:	f7f5 fac2 	bl	80001d0 <memchr>
 800ac4c:	b108      	cbz	r0, 800ac52 <_printf_i+0x1ea>
 800ac4e:	1b40      	subs	r0, r0, r5
 800ac50:	6060      	str	r0, [r4, #4]
 800ac52:	6863      	ldr	r3, [r4, #4]
 800ac54:	6123      	str	r3, [r4, #16]
 800ac56:	2300      	movs	r3, #0
 800ac58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ac5c:	e7aa      	b.n	800abb4 <_printf_i+0x14c>
 800ac5e:	6923      	ldr	r3, [r4, #16]
 800ac60:	462a      	mov	r2, r5
 800ac62:	4649      	mov	r1, r9
 800ac64:	4640      	mov	r0, r8
 800ac66:	47d0      	blx	sl
 800ac68:	3001      	adds	r0, #1
 800ac6a:	d0ad      	beq.n	800abc8 <_printf_i+0x160>
 800ac6c:	6823      	ldr	r3, [r4, #0]
 800ac6e:	079b      	lsls	r3, r3, #30
 800ac70:	d413      	bmi.n	800ac9a <_printf_i+0x232>
 800ac72:	68e0      	ldr	r0, [r4, #12]
 800ac74:	9b03      	ldr	r3, [sp, #12]
 800ac76:	4298      	cmp	r0, r3
 800ac78:	bfb8      	it	lt
 800ac7a:	4618      	movlt	r0, r3
 800ac7c:	e7a6      	b.n	800abcc <_printf_i+0x164>
 800ac7e:	2301      	movs	r3, #1
 800ac80:	4632      	mov	r2, r6
 800ac82:	4649      	mov	r1, r9
 800ac84:	4640      	mov	r0, r8
 800ac86:	47d0      	blx	sl
 800ac88:	3001      	adds	r0, #1
 800ac8a:	d09d      	beq.n	800abc8 <_printf_i+0x160>
 800ac8c:	3501      	adds	r5, #1
 800ac8e:	68e3      	ldr	r3, [r4, #12]
 800ac90:	9903      	ldr	r1, [sp, #12]
 800ac92:	1a5b      	subs	r3, r3, r1
 800ac94:	42ab      	cmp	r3, r5
 800ac96:	dcf2      	bgt.n	800ac7e <_printf_i+0x216>
 800ac98:	e7eb      	b.n	800ac72 <_printf_i+0x20a>
 800ac9a:	2500      	movs	r5, #0
 800ac9c:	f104 0619 	add.w	r6, r4, #25
 800aca0:	e7f5      	b.n	800ac8e <_printf_i+0x226>
 800aca2:	bf00      	nop
 800aca4:	0800b170 	.word	0x0800b170
 800aca8:	0800b181 	.word	0x0800b181

0800acac <__swbuf_r>:
 800acac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acae:	460e      	mov	r6, r1
 800acb0:	4614      	mov	r4, r2
 800acb2:	4605      	mov	r5, r0
 800acb4:	b118      	cbz	r0, 800acbe <__swbuf_r+0x12>
 800acb6:	6a03      	ldr	r3, [r0, #32]
 800acb8:	b90b      	cbnz	r3, 800acbe <__swbuf_r+0x12>
 800acba:	f7ff fab3 	bl	800a224 <__sinit>
 800acbe:	69a3      	ldr	r3, [r4, #24]
 800acc0:	60a3      	str	r3, [r4, #8]
 800acc2:	89a3      	ldrh	r3, [r4, #12]
 800acc4:	071a      	lsls	r2, r3, #28
 800acc6:	d525      	bpl.n	800ad14 <__swbuf_r+0x68>
 800acc8:	6923      	ldr	r3, [r4, #16]
 800acca:	b31b      	cbz	r3, 800ad14 <__swbuf_r+0x68>
 800accc:	6823      	ldr	r3, [r4, #0]
 800acce:	6922      	ldr	r2, [r4, #16]
 800acd0:	1a98      	subs	r0, r3, r2
 800acd2:	6963      	ldr	r3, [r4, #20]
 800acd4:	b2f6      	uxtb	r6, r6
 800acd6:	4283      	cmp	r3, r0
 800acd8:	4637      	mov	r7, r6
 800acda:	dc04      	bgt.n	800ace6 <__swbuf_r+0x3a>
 800acdc:	4621      	mov	r1, r4
 800acde:	4628      	mov	r0, r5
 800ace0:	f7ff fc46 	bl	800a570 <_fflush_r>
 800ace4:	b9e0      	cbnz	r0, 800ad20 <__swbuf_r+0x74>
 800ace6:	68a3      	ldr	r3, [r4, #8]
 800ace8:	3b01      	subs	r3, #1
 800acea:	60a3      	str	r3, [r4, #8]
 800acec:	6823      	ldr	r3, [r4, #0]
 800acee:	1c5a      	adds	r2, r3, #1
 800acf0:	6022      	str	r2, [r4, #0]
 800acf2:	701e      	strb	r6, [r3, #0]
 800acf4:	6962      	ldr	r2, [r4, #20]
 800acf6:	1c43      	adds	r3, r0, #1
 800acf8:	429a      	cmp	r2, r3
 800acfa:	d004      	beq.n	800ad06 <__swbuf_r+0x5a>
 800acfc:	89a3      	ldrh	r3, [r4, #12]
 800acfe:	07db      	lsls	r3, r3, #31
 800ad00:	d506      	bpl.n	800ad10 <__swbuf_r+0x64>
 800ad02:	2e0a      	cmp	r6, #10
 800ad04:	d104      	bne.n	800ad10 <__swbuf_r+0x64>
 800ad06:	4621      	mov	r1, r4
 800ad08:	4628      	mov	r0, r5
 800ad0a:	f7ff fc31 	bl	800a570 <_fflush_r>
 800ad0e:	b938      	cbnz	r0, 800ad20 <__swbuf_r+0x74>
 800ad10:	4638      	mov	r0, r7
 800ad12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad14:	4621      	mov	r1, r4
 800ad16:	4628      	mov	r0, r5
 800ad18:	f000 f806 	bl	800ad28 <__swsetup_r>
 800ad1c:	2800      	cmp	r0, #0
 800ad1e:	d0d5      	beq.n	800accc <__swbuf_r+0x20>
 800ad20:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800ad24:	e7f4      	b.n	800ad10 <__swbuf_r+0x64>
	...

0800ad28 <__swsetup_r>:
 800ad28:	b538      	push	{r3, r4, r5, lr}
 800ad2a:	4b2a      	ldr	r3, [pc, #168]	; (800add4 <__swsetup_r+0xac>)
 800ad2c:	4605      	mov	r5, r0
 800ad2e:	6818      	ldr	r0, [r3, #0]
 800ad30:	460c      	mov	r4, r1
 800ad32:	b118      	cbz	r0, 800ad3c <__swsetup_r+0x14>
 800ad34:	6a03      	ldr	r3, [r0, #32]
 800ad36:	b90b      	cbnz	r3, 800ad3c <__swsetup_r+0x14>
 800ad38:	f7ff fa74 	bl	800a224 <__sinit>
 800ad3c:	89a3      	ldrh	r3, [r4, #12]
 800ad3e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ad42:	0718      	lsls	r0, r3, #28
 800ad44:	d422      	bmi.n	800ad8c <__swsetup_r+0x64>
 800ad46:	06d9      	lsls	r1, r3, #27
 800ad48:	d407      	bmi.n	800ad5a <__swsetup_r+0x32>
 800ad4a:	2309      	movs	r3, #9
 800ad4c:	602b      	str	r3, [r5, #0]
 800ad4e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ad52:	81a3      	strh	r3, [r4, #12]
 800ad54:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ad58:	e034      	b.n	800adc4 <__swsetup_r+0x9c>
 800ad5a:	0758      	lsls	r0, r3, #29
 800ad5c:	d512      	bpl.n	800ad84 <__swsetup_r+0x5c>
 800ad5e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ad60:	b141      	cbz	r1, 800ad74 <__swsetup_r+0x4c>
 800ad62:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ad66:	4299      	cmp	r1, r3
 800ad68:	d002      	beq.n	800ad70 <__swsetup_r+0x48>
 800ad6a:	4628      	mov	r0, r5
 800ad6c:	f7ff fb2e 	bl	800a3cc <_free_r>
 800ad70:	2300      	movs	r3, #0
 800ad72:	6363      	str	r3, [r4, #52]	; 0x34
 800ad74:	89a3      	ldrh	r3, [r4, #12]
 800ad76:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ad7a:	81a3      	strh	r3, [r4, #12]
 800ad7c:	2300      	movs	r3, #0
 800ad7e:	6063      	str	r3, [r4, #4]
 800ad80:	6923      	ldr	r3, [r4, #16]
 800ad82:	6023      	str	r3, [r4, #0]
 800ad84:	89a3      	ldrh	r3, [r4, #12]
 800ad86:	f043 0308 	orr.w	r3, r3, #8
 800ad8a:	81a3      	strh	r3, [r4, #12]
 800ad8c:	6923      	ldr	r3, [r4, #16]
 800ad8e:	b94b      	cbnz	r3, 800ada4 <__swsetup_r+0x7c>
 800ad90:	89a3      	ldrh	r3, [r4, #12]
 800ad92:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ad96:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ad9a:	d003      	beq.n	800ada4 <__swsetup_r+0x7c>
 800ad9c:	4621      	mov	r1, r4
 800ad9e:	4628      	mov	r0, r5
 800ada0:	f000 f840 	bl	800ae24 <__smakebuf_r>
 800ada4:	89a0      	ldrh	r0, [r4, #12]
 800ada6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800adaa:	f010 0301 	ands.w	r3, r0, #1
 800adae:	d00a      	beq.n	800adc6 <__swsetup_r+0x9e>
 800adb0:	2300      	movs	r3, #0
 800adb2:	60a3      	str	r3, [r4, #8]
 800adb4:	6963      	ldr	r3, [r4, #20]
 800adb6:	425b      	negs	r3, r3
 800adb8:	61a3      	str	r3, [r4, #24]
 800adba:	6923      	ldr	r3, [r4, #16]
 800adbc:	b943      	cbnz	r3, 800add0 <__swsetup_r+0xa8>
 800adbe:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800adc2:	d1c4      	bne.n	800ad4e <__swsetup_r+0x26>
 800adc4:	bd38      	pop	{r3, r4, r5, pc}
 800adc6:	0781      	lsls	r1, r0, #30
 800adc8:	bf58      	it	pl
 800adca:	6963      	ldrpl	r3, [r4, #20]
 800adcc:	60a3      	str	r3, [r4, #8]
 800adce:	e7f4      	b.n	800adba <__swsetup_r+0x92>
 800add0:	2000      	movs	r0, #0
 800add2:	e7f7      	b.n	800adc4 <__swsetup_r+0x9c>
 800add4:	200000c8 	.word	0x200000c8

0800add8 <__swhatbuf_r>:
 800add8:	b570      	push	{r4, r5, r6, lr}
 800adda:	460c      	mov	r4, r1
 800addc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ade0:	2900      	cmp	r1, #0
 800ade2:	b096      	sub	sp, #88	; 0x58
 800ade4:	4615      	mov	r5, r2
 800ade6:	461e      	mov	r6, r3
 800ade8:	da0d      	bge.n	800ae06 <__swhatbuf_r+0x2e>
 800adea:	89a3      	ldrh	r3, [r4, #12]
 800adec:	f013 0f80 	tst.w	r3, #128	; 0x80
 800adf0:	f04f 0100 	mov.w	r1, #0
 800adf4:	bf0c      	ite	eq
 800adf6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800adfa:	2340      	movne	r3, #64	; 0x40
 800adfc:	2000      	movs	r0, #0
 800adfe:	6031      	str	r1, [r6, #0]
 800ae00:	602b      	str	r3, [r5, #0]
 800ae02:	b016      	add	sp, #88	; 0x58
 800ae04:	bd70      	pop	{r4, r5, r6, pc}
 800ae06:	466a      	mov	r2, sp
 800ae08:	f000 f848 	bl	800ae9c <_fstat_r>
 800ae0c:	2800      	cmp	r0, #0
 800ae0e:	dbec      	blt.n	800adea <__swhatbuf_r+0x12>
 800ae10:	9901      	ldr	r1, [sp, #4]
 800ae12:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800ae16:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800ae1a:	4259      	negs	r1, r3
 800ae1c:	4159      	adcs	r1, r3
 800ae1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ae22:	e7eb      	b.n	800adfc <__swhatbuf_r+0x24>

0800ae24 <__smakebuf_r>:
 800ae24:	898b      	ldrh	r3, [r1, #12]
 800ae26:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ae28:	079d      	lsls	r5, r3, #30
 800ae2a:	4606      	mov	r6, r0
 800ae2c:	460c      	mov	r4, r1
 800ae2e:	d507      	bpl.n	800ae40 <__smakebuf_r+0x1c>
 800ae30:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ae34:	6023      	str	r3, [r4, #0]
 800ae36:	6123      	str	r3, [r4, #16]
 800ae38:	2301      	movs	r3, #1
 800ae3a:	6163      	str	r3, [r4, #20]
 800ae3c:	b002      	add	sp, #8
 800ae3e:	bd70      	pop	{r4, r5, r6, pc}
 800ae40:	ab01      	add	r3, sp, #4
 800ae42:	466a      	mov	r2, sp
 800ae44:	f7ff ffc8 	bl	800add8 <__swhatbuf_r>
 800ae48:	9900      	ldr	r1, [sp, #0]
 800ae4a:	4605      	mov	r5, r0
 800ae4c:	4630      	mov	r0, r6
 800ae4e:	f7ff f865 	bl	8009f1c <_malloc_r>
 800ae52:	b948      	cbnz	r0, 800ae68 <__smakebuf_r+0x44>
 800ae54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae58:	059a      	lsls	r2, r3, #22
 800ae5a:	d4ef      	bmi.n	800ae3c <__smakebuf_r+0x18>
 800ae5c:	f023 0303 	bic.w	r3, r3, #3
 800ae60:	f043 0302 	orr.w	r3, r3, #2
 800ae64:	81a3      	strh	r3, [r4, #12]
 800ae66:	e7e3      	b.n	800ae30 <__smakebuf_r+0xc>
 800ae68:	89a3      	ldrh	r3, [r4, #12]
 800ae6a:	6020      	str	r0, [r4, #0]
 800ae6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae70:	81a3      	strh	r3, [r4, #12]
 800ae72:	9b00      	ldr	r3, [sp, #0]
 800ae74:	6163      	str	r3, [r4, #20]
 800ae76:	9b01      	ldr	r3, [sp, #4]
 800ae78:	6120      	str	r0, [r4, #16]
 800ae7a:	b15b      	cbz	r3, 800ae94 <__smakebuf_r+0x70>
 800ae7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ae80:	4630      	mov	r0, r6
 800ae82:	f000 f81d 	bl	800aec0 <_isatty_r>
 800ae86:	b128      	cbz	r0, 800ae94 <__smakebuf_r+0x70>
 800ae88:	89a3      	ldrh	r3, [r4, #12]
 800ae8a:	f023 0303 	bic.w	r3, r3, #3
 800ae8e:	f043 0301 	orr.w	r3, r3, #1
 800ae92:	81a3      	strh	r3, [r4, #12]
 800ae94:	89a3      	ldrh	r3, [r4, #12]
 800ae96:	431d      	orrs	r5, r3
 800ae98:	81a5      	strh	r5, [r4, #12]
 800ae9a:	e7cf      	b.n	800ae3c <__smakebuf_r+0x18>

0800ae9c <_fstat_r>:
 800ae9c:	b538      	push	{r3, r4, r5, lr}
 800ae9e:	4d07      	ldr	r5, [pc, #28]	; (800aebc <_fstat_r+0x20>)
 800aea0:	2300      	movs	r3, #0
 800aea2:	4604      	mov	r4, r0
 800aea4:	4608      	mov	r0, r1
 800aea6:	4611      	mov	r1, r2
 800aea8:	602b      	str	r3, [r5, #0]
 800aeaa:	f7fe fde2 	bl	8009a72 <_fstat>
 800aeae:	1c43      	adds	r3, r0, #1
 800aeb0:	d102      	bne.n	800aeb8 <_fstat_r+0x1c>
 800aeb2:	682b      	ldr	r3, [r5, #0]
 800aeb4:	b103      	cbz	r3, 800aeb8 <_fstat_r+0x1c>
 800aeb6:	6023      	str	r3, [r4, #0]
 800aeb8:	bd38      	pop	{r3, r4, r5, pc}
 800aeba:	bf00      	nop
 800aebc:	20003e24 	.word	0x20003e24

0800aec0 <_isatty_r>:
 800aec0:	b538      	push	{r3, r4, r5, lr}
 800aec2:	4d06      	ldr	r5, [pc, #24]	; (800aedc <_isatty_r+0x1c>)
 800aec4:	2300      	movs	r3, #0
 800aec6:	4604      	mov	r4, r0
 800aec8:	4608      	mov	r0, r1
 800aeca:	602b      	str	r3, [r5, #0]
 800aecc:	f7fe fde1 	bl	8009a92 <_isatty>
 800aed0:	1c43      	adds	r3, r0, #1
 800aed2:	d102      	bne.n	800aeda <_isatty_r+0x1a>
 800aed4:	682b      	ldr	r3, [r5, #0]
 800aed6:	b103      	cbz	r3, 800aeda <_isatty_r+0x1a>
 800aed8:	6023      	str	r3, [r4, #0]
 800aeda:	bd38      	pop	{r3, r4, r5, pc}
 800aedc:	20003e24 	.word	0x20003e24

0800aee0 <_raise_r>:
 800aee0:	291f      	cmp	r1, #31
 800aee2:	b538      	push	{r3, r4, r5, lr}
 800aee4:	4604      	mov	r4, r0
 800aee6:	460d      	mov	r5, r1
 800aee8:	d904      	bls.n	800aef4 <_raise_r+0x14>
 800aeea:	2316      	movs	r3, #22
 800aeec:	6003      	str	r3, [r0, #0]
 800aeee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800aef2:	bd38      	pop	{r3, r4, r5, pc}
 800aef4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800aef6:	b112      	cbz	r2, 800aefe <_raise_r+0x1e>
 800aef8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800aefc:	b94b      	cbnz	r3, 800af12 <_raise_r+0x32>
 800aefe:	4620      	mov	r0, r4
 800af00:	f000 f830 	bl	800af64 <_getpid_r>
 800af04:	462a      	mov	r2, r5
 800af06:	4601      	mov	r1, r0
 800af08:	4620      	mov	r0, r4
 800af0a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800af0e:	f000 b817 	b.w	800af40 <_kill_r>
 800af12:	2b01      	cmp	r3, #1
 800af14:	d00a      	beq.n	800af2c <_raise_r+0x4c>
 800af16:	1c59      	adds	r1, r3, #1
 800af18:	d103      	bne.n	800af22 <_raise_r+0x42>
 800af1a:	2316      	movs	r3, #22
 800af1c:	6003      	str	r3, [r0, #0]
 800af1e:	2001      	movs	r0, #1
 800af20:	e7e7      	b.n	800aef2 <_raise_r+0x12>
 800af22:	2400      	movs	r4, #0
 800af24:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800af28:	4628      	mov	r0, r5
 800af2a:	4798      	blx	r3
 800af2c:	2000      	movs	r0, #0
 800af2e:	e7e0      	b.n	800aef2 <_raise_r+0x12>

0800af30 <raise>:
 800af30:	4b02      	ldr	r3, [pc, #8]	; (800af3c <raise+0xc>)
 800af32:	4601      	mov	r1, r0
 800af34:	6818      	ldr	r0, [r3, #0]
 800af36:	f7ff bfd3 	b.w	800aee0 <_raise_r>
 800af3a:	bf00      	nop
 800af3c:	200000c8 	.word	0x200000c8

0800af40 <_kill_r>:
 800af40:	b538      	push	{r3, r4, r5, lr}
 800af42:	4d07      	ldr	r5, [pc, #28]	; (800af60 <_kill_r+0x20>)
 800af44:	2300      	movs	r3, #0
 800af46:	4604      	mov	r4, r0
 800af48:	4608      	mov	r0, r1
 800af4a:	4611      	mov	r1, r2
 800af4c:	602b      	str	r3, [r5, #0]
 800af4e:	f7fe fd31 	bl	80099b4 <_kill>
 800af52:	1c43      	adds	r3, r0, #1
 800af54:	d102      	bne.n	800af5c <_kill_r+0x1c>
 800af56:	682b      	ldr	r3, [r5, #0]
 800af58:	b103      	cbz	r3, 800af5c <_kill_r+0x1c>
 800af5a:	6023      	str	r3, [r4, #0]
 800af5c:	bd38      	pop	{r3, r4, r5, pc}
 800af5e:	bf00      	nop
 800af60:	20003e24 	.word	0x20003e24

0800af64 <_getpid_r>:
 800af64:	f7fe bd1e 	b.w	80099a4 <_getpid>

0800af68 <_gettimeofday>:
 800af68:	4b02      	ldr	r3, [pc, #8]	; (800af74 <_gettimeofday+0xc>)
 800af6a:	2258      	movs	r2, #88	; 0x58
 800af6c:	601a      	str	r2, [r3, #0]
 800af6e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800af72:	4770      	bx	lr
 800af74:	20003e24 	.word	0x20003e24

0800af78 <_init>:
 800af78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af7a:	bf00      	nop
 800af7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af7e:	bc08      	pop	{r3}
 800af80:	469e      	mov	lr, r3
 800af82:	4770      	bx	lr

0800af84 <_fini>:
 800af84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af86:	bf00      	nop
 800af88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af8a:	bc08      	pop	{r3}
 800af8c:	469e      	mov	lr, r3
 800af8e:	4770      	bx	lr
