CORE
continuous_assignment_to_variable_systemverilog3.sv

^EXIT=0$
^SIGNAL=0$
--
--
