<<<
[#insns-c_mul,reftext="Multiply, 16-bit encoding"]
=== c.mul

Synopsis::
Multiply, 16-bit encoding

Mnemonic::
c.mul _rsd'_, _rs2'_

Encoding (RV32, RV64, RV128)::
[wavedrom, , svg]
....
{reg:[
    { bits:  2, name: 0x1, attr: ['OP=C1'] },
    { bits:  3, name: 'rs2\'', attr: ['SRC2']  },
    { bits:  2, name: 0x2, attr: ['FUNCT2'] },
    { bits:  3, name: 'rsd\'', attr: ['SRCDST'] },
    { bits:  6, name: 0x27, attr: ['FUNCT6'] },
],config:{bits:16}}
....

Description::
This instruction multiplies XLEN bits of the source operands from _rsd'_ and _rs2'_ and writes the lowest XLEN bits of the result to _rsd'_. Both operands are from the 8-register set x8-x15.

Prerequisites::
The C-extension and either M or Zmmul must also be configured.

32-bit equivalent::
<<insns-mul>>

Operation::
[source,sail]
--
let result_wide = to_bits(2 * sizeof(xlen), signed(X(rsdc)) * signed(X(rs2c)));
X(rsdc) = result_wide[(sizeof(xlen) - 1) .. 0];
--

Included in::
[%header,cols="4,2,2"]
|===
|Extension
|Minimum version
|Lifecycle state

|Zcee (<<#zcee>>)
|0.52
|Stable
|===
