viewName "module"
libDirs ""
libFiles ""
libName ""
langName "Verilog"
extDirs ".v"
