
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000058    0.120278 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013266    0.048889    0.186540    0.306818 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.048889    0.000043    0.306860 v _214_/A (sg13g2_xnor2_1)
     1    0.002088    0.029679    0.064372    0.371232 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.029679    0.000004    0.371236 v _300_/D (sg13g2_dfrbpq_1)
                                              0.371236   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000058    0.120278 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.270278   clock uncertainty
                                  0.000000    0.270278   clock reconvergence pessimism
                                 -0.036768    0.233510   library hold time
                                              0.233510   data required time
---------------------------------------------------------------------------------------------
                                              0.233510   data required time
                                             -0.371236   data arrival time
---------------------------------------------------------------------------------------------
                                              0.137727   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.009083    0.048181    0.182120    0.302394 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.048181    0.000012    0.302406 ^ fanout78/A (sg13g2_buf_8)
     7    0.043314    0.034751    0.086804    0.389210 ^ fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.034752    0.000180    0.389390 ^ _128_/A (sg13g2_inv_2)
     5    0.018479    0.035934    0.043777    0.433167 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.035934    0.000011    0.433178 v _293_/D (sg13g2_dfrbpq_1)
                                              0.433178   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.270274   clock uncertainty
                                  0.000000    0.270274   clock reconvergence pessimism
                                 -0.038751    0.231524   library hold time
                                              0.231524   data required time
---------------------------------------------------------------------------------------------
                                              0.231524   data required time
                                             -0.433178   data arrival time
---------------------------------------------------------------------------------------------
                                              0.201654   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000054    0.120274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.008797    0.036859    0.175628    0.295902 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.036859    0.000011    0.295914 v fanout78/A (sg13g2_buf_8)
     7    0.042305    0.030714    0.086284    0.382198 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030714    0.000029    0.382226 v _192_/A (sg13g2_xnor2_1)
     1    0.003262    0.034693    0.062646    0.444872 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.034693    0.000016    0.444888 v _294_/D (sg13g2_dfrbpq_1)
                                              0.444888   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000030    0.120250 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.270250   clock uncertainty
                                  0.000000    0.270250   clock reconvergence pessimism
                                 -0.038357    0.231893   library hold time
                                              0.231893   data required time
---------------------------------------------------------------------------------------------
                                              0.231893   data required time
                                             -0.444888   data arrival time
---------------------------------------------------------------------------------------------
                                              0.212995   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000066    0.120286 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.036048    0.175855    0.296142 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.036048    0.000015    0.296156 v fanout55/A (sg13g2_buf_8)
     6    0.029614    0.026501    0.081450    0.377606 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.026501    0.000016    0.377622 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003896    0.045462    0.090050    0.467672 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.045462    0.000012    0.467685 ^ _219_/A (sg13g2_inv_1)
     1    0.001596    0.017157    0.028332    0.496017 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.017157    0.000000    0.496018 v _301_/D (sg13g2_dfrbpq_1)
                                              0.496018   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000066    0.120286 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.270286   clock uncertainty
                                  0.000000    0.270286   clock reconvergence pessimism
                                 -0.032799    0.237487   library hold time
                                              0.237487   data required time
---------------------------------------------------------------------------------------------
                                              0.237487   data required time
                                             -0.496018   data arrival time
---------------------------------------------------------------------------------------------
                                              0.258531   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018352    0.040775    0.192244    0.311748 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040775    0.000062    0.311809 v fanout58/A (sg13g2_buf_8)
     7    0.035313    0.028524    0.085696    0.397505 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028524    0.000111    0.397616 v _210_/B (sg13g2_xnor2_1)
     1    0.005466    0.046362    0.064282    0.461898 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.046362    0.000007    0.461905 v _211_/B (sg13g2_xnor2_1)
     1    0.002170    0.029181    0.056086    0.517992 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.029181    0.000005    0.517996 v _299_/D (sg13g2_dfrbpq_2)
                                              0.517996   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.269504   clock uncertainty
                                  0.000000    0.269504   clock reconvergence pessimism
                                 -0.036839    0.232665   library hold time
                                              0.232665   data required time
---------------------------------------------------------------------------------------------
                                              0.232665   data required time
                                             -0.517996   data arrival time
---------------------------------------------------------------------------------------------
                                              0.285332   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000045    0.119532 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174656    0.294188 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036198    0.000005    0.294192 v fanout71/A (sg13g2_buf_8)
     5    0.028232    0.026055    0.080989    0.375181 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.026055    0.000140    0.375322 v _199_/A (sg13g2_xnor2_1)
     2    0.009159    0.066553    0.086169    0.461491 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.066553    0.000004    0.461495 v _200_/B (sg13g2_xor2_1)
     1    0.001873    0.024662    0.061109    0.522605 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.024662    0.000003    0.522607 v _296_/D (sg13g2_dfrbpq_1)
                                              0.522607   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000045    0.119532 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269532   clock uncertainty
                                  0.000000    0.269532   clock reconvergence pessimism
                                 -0.035354    0.234177   library hold time
                                              0.234177   data required time
---------------------------------------------------------------------------------------------
                                              0.234177   data required time
                                             -0.522607   data arrival time
---------------------------------------------------------------------------------------------
                                              0.288430   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000032    0.120252 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009241    0.037059    0.176700    0.296953 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.037059    0.000026    0.296978 v fanout73/A (sg13g2_buf_8)
     8    0.043204    0.031026    0.086675    0.383654 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.031026    0.000096    0.383750 v _195_/A (sg13g2_xor2_1)
     2    0.009812    0.045816    0.086649    0.470399 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.045816    0.000007    0.470406 v _196_/B (sg13g2_xor2_1)
     1    0.002121    0.025547    0.054272    0.524678 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.025547    0.000004    0.524683 v _295_/D (sg13g2_dfrbpq_1)
                                              0.524683   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000032    0.120252 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.270252   clock uncertainty
                                  0.000000    0.270252   clock reconvergence pessimism
                                 -0.035459    0.234794   library hold time
                                              0.234794   data required time
---------------------------------------------------------------------------------------------
                                              0.234794   data required time
                                             -0.524683   data arrival time
---------------------------------------------------------------------------------------------
                                              0.289889   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000058    0.120278 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013266    0.048889    0.186540    0.306818 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.048889    0.000049    0.306866 v output2/A (sg13g2_buf_2)
     1    0.050792    0.086625    0.141557    0.448423 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.086625    0.000150    0.448573 v sign (out)
                                              0.448573   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.448573   data arrival time
---------------------------------------------------------------------------------------------
                                              0.298573   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000045    0.119532 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174656    0.294188 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036198    0.000005    0.294192 v fanout71/A (sg13g2_buf_8)
     5    0.028232    0.026055    0.080989    0.375181 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.026055    0.000106    0.375287 v _198_/A (sg13g2_nand2_1)
     1    0.005368    0.031974    0.037624    0.412911 ^ _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.031974    0.000032    0.412944 ^ _203_/B1 (sg13g2_o21ai_1)
     2    0.010139    0.069918    0.074081    0.487025 v _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.069918    0.000065    0.487090 v _204_/B (sg13g2_xor2_1)
     1    0.001895    0.024786    0.062498    0.549587 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024786    0.000003    0.549590 v _297_/D (sg13g2_dfrbpq_1)
                                              0.549590   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269502   clock uncertainty
                                  0.000000    0.269502   clock reconvergence pessimism
                                 -0.035394    0.234109   library hold time
                                              0.234109   data required time
---------------------------------------------------------------------------------------------
                                              0.234109   data required time
                                             -0.549590   data arrival time
---------------------------------------------------------------------------------------------
                                              0.315481   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000058    0.120278 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013266    0.048889    0.186540    0.306818 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.048889    0.000040    0.306858 v _127_/A (sg13g2_inv_1)
     1    0.006753    0.039654    0.046858    0.353716 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.039654    0.000068    0.353784 ^ output3/A (sg13g2_buf_2)
     1    0.050626    0.109659    0.141884    0.495669 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.109659    0.000120    0.495789 ^ signB (out)
                                              0.495789   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.495789   data arrival time
---------------------------------------------------------------------------------------------
                                              0.345789   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000014    0.119501 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006143    0.028201    0.168713    0.288213 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.028201    0.000027    0.288241 v fanout64/A (sg13g2_buf_1)
     4    0.024677    0.082496    0.114914    0.403155 v fanout64/X (sg13g2_buf_1)
                                                         net64 (net)
                      0.082496    0.000049    0.403203 v _206_/A (sg13g2_xnor2_1)
     2    0.011085    0.075276    0.117829    0.521033 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.075276    0.000045    0.521078 v _208_/A (sg13g2_xor2_1)
     1    0.002468    0.026347    0.071965    0.593043 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.026347    0.000007    0.593051 v _298_/D (sg13g2_dfrbpq_1)
                                              0.593051   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000014    0.119501 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269501   clock uncertainty
                                  0.000000    0.269501   clock reconvergence pessimism
                                 -0.035888    0.233612   library hold time
                                              0.233612   data required time
---------------------------------------------------------------------------------------------
                                              0.233612   data required time
                                             -0.593051   data arrival time
---------------------------------------------------------------------------------------------
                                              0.359438   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000064    0.316951 ^ fanout58/A (sg13g2_buf_8)
     7    0.035882    0.031562    0.085154    0.402105 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031562    0.000208    0.402313 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.002944    0.019690    0.030188    0.432501 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.019690    0.000004    0.432505 v output11/A (sg13g2_buf_2)
     1    0.052017    0.088300    0.128717    0.561221 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.088301    0.000364    0.561586 v sine_out[16] (out)
                                              0.561586   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.561586   data arrival time
---------------------------------------------------------------------------------------------
                                              0.411586   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000064    0.316951 ^ fanout58/A (sg13g2_buf_8)
     7    0.035882    0.031562    0.085154    0.402105 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031562    0.000182    0.402287 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.003530    0.023882    0.035082    0.437369 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.023882    0.000011    0.437380 v output12/A (sg13g2_buf_2)
     1    0.052005    0.088310    0.130725    0.568105 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.088310    0.000362    0.568467 v sine_out[17] (out)
                                              0.568467   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.568467   data arrival time
---------------------------------------------------------------------------------------------
                                              0.418467   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000064    0.316951 ^ fanout58/A (sg13g2_buf_8)
     7    0.035882    0.031562    0.085154    0.402105 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031562    0.000228    0.402333 ^ _160_/A (sg13g2_nor2_1)
     1    0.004950    0.027208    0.039186    0.441519 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.027208    0.000033    0.441552 v output14/A (sg13g2_buf_2)
     1    0.051961    0.088266    0.132285    0.573837 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.088266    0.000353    0.574190 v sine_out[19] (out)
                                              0.574190   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.574190   data arrival time
---------------------------------------------------------------------------------------------
                                              0.424190   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000064    0.316951 ^ fanout58/A (sg13g2_buf_8)
     7    0.035882    0.031562    0.085154    0.402105 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031562    0.000070    0.402175 ^ _281_/A (sg13g2_nor2_1)
     1    0.007605    0.034039    0.045669    0.447844 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.034039    0.000095    0.447939 v output35/A (sg13g2_buf_2)
     1    0.052285    0.088810    0.135902    0.583841 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.088811    0.000413    0.584254 v sine_out[8] (out)
                                              0.584254   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.584254   data arrival time
---------------------------------------------------------------------------------------------
                                              0.434254   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.032716    0.030138    0.083776    0.400691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030141    0.000559    0.401251 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004791    0.043445    0.054149    0.455400 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.043445    0.000030    0.455429 v output15/A (sg13g2_buf_2)
     1    0.052762    0.089605    0.140913    0.596343 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.089607    0.000502    0.596844 v sine_out[1] (out)
                                              0.596844   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.596844   data arrival time
---------------------------------------------------------------------------------------------
                                              0.446844   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000064    0.316951 ^ fanout58/A (sg13g2_buf_8)
     7    0.035882    0.031562    0.085154    0.402105 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031562    0.000117    0.402222 ^ fanout56/A (sg13g2_buf_8)
     8    0.029834    0.028052    0.073430    0.475651 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028053    0.000098    0.475749 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.003074    0.018907    0.029451    0.505200 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.018907    0.000005    0.505205 v output18/A (sg13g2_buf_2)
     1    0.052308    0.088743    0.128627    0.633832 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.088743    0.000422    0.634254 v sine_out[22] (out)
                                              0.634254   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.634254   data arrival time
---------------------------------------------------------------------------------------------
                                              0.484254   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000064    0.316951 ^ fanout58/A (sg13g2_buf_8)
     7    0.035882    0.031562    0.085154    0.402105 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031562    0.000117    0.402222 ^ fanout56/A (sg13g2_buf_8)
     8    0.029834    0.028052    0.073430    0.475651 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028053    0.000107    0.475758 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003813    0.020884    0.031265    0.507024 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.020884    0.000014    0.507038 v output16/A (sg13g2_buf_2)
     1    0.052190    0.088575    0.129464    0.636502 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.088576    0.000399    0.636900 v sine_out[20] (out)
                                              0.636900   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.636900   data arrival time
---------------------------------------------------------------------------------------------
                                              0.486900   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000064    0.316951 ^ fanout58/A (sg13g2_buf_8)
     7    0.035882    0.031562    0.085154    0.402105 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031562    0.000117    0.402222 ^ fanout56/A (sg13g2_buf_8)
     8    0.029834    0.028052    0.073430    0.475651 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028052    0.000064    0.475715 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.003848    0.020978    0.031351    0.507066 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.020978    0.000015    0.507081 v output17/A (sg13g2_buf_2)
     1    0.052234    0.088642    0.129552    0.636633 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.088643    0.000407    0.637041 v sine_out[21] (out)
                                              0.637041   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.637041   data arrival time
---------------------------------------------------------------------------------------------
                                              0.487041   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000064    0.316951 ^ fanout58/A (sg13g2_buf_8)
     7    0.035882    0.031562    0.085154    0.402105 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031562    0.000117    0.402222 ^ fanout56/A (sg13g2_buf_8)
     8    0.029834    0.028052    0.073430    0.475651 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028052    0.000052    0.475703 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.004418    0.022509    0.032749    0.508452 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.022509    0.000024    0.508476 v output13/A (sg13g2_buf_2)
     1    0.051961    0.088234    0.130020    0.638497 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088234    0.000353    0.638850 v sine_out[18] (out)
                                              0.638850   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.638850   data arrival time
---------------------------------------------------------------------------------------------
                                              0.488850   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000064    0.316951 ^ fanout58/A (sg13g2_buf_8)
     7    0.035882    0.031562    0.085154    0.402105 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031562    0.000117    0.402222 ^ fanout56/A (sg13g2_buf_8)
     8    0.029834    0.028052    0.073430    0.475651 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028053    0.000159    0.475811 ^ _167_/A (sg13g2_nor2_1)
     1    0.005406    0.028359    0.038937    0.514748 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.028359    0.000042    0.514790 v output19/A (sg13g2_buf_2)
     1    0.052351    0.088874    0.133226    0.648017 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.088875    0.000431    0.648447 v sine_out[23] (out)
                                              0.648447   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.648447   data arrival time
---------------------------------------------------------------------------------------------
                                              0.498447   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018352    0.040775    0.192244    0.311748 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040775    0.000062    0.311809 v fanout58/A (sg13g2_buf_8)
     7    0.035313    0.028524    0.085696    0.397505 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028524    0.000114    0.397620 v fanout56/A (sg13g2_buf_8)
     8    0.029077    0.026079    0.077644    0.475264 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.026079    0.000022    0.475285 v _175_/A (sg13g2_nand2_1)
     1    0.004596    0.029128    0.035353    0.510638 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.029128    0.000026    0.510664 ^ output22/A (sg13g2_buf_2)
     1    0.052793    0.114025    0.139470    0.650134 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.114026    0.000508    0.650643 ^ sine_out[26] (out)
                                              0.650643   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.650643   data arrival time
---------------------------------------------------------------------------------------------
                                              0.500643   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018352    0.040775    0.192244    0.311748 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040775    0.000062    0.311809 v fanout58/A (sg13g2_buf_8)
     7    0.035313    0.028524    0.085696    0.397505 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028524    0.000114    0.397620 v fanout56/A (sg13g2_buf_8)
     8    0.029077    0.026079    0.077644    0.475264 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.026083    0.000144    0.475407 v _170_/A (sg13g2_nand2_1)
     1    0.004764    0.029741    0.035849    0.511256 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.029741    0.000030    0.511286 ^ output20/A (sg13g2_buf_2)
     1    0.052395    0.113219    0.139259    0.650545 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.113219    0.000440    0.650984 ^ sine_out[24] (out)
                                              0.650984   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.650984   data arrival time
---------------------------------------------------------------------------------------------
                                              0.500984   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018352    0.040775    0.192244    0.311748 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040775    0.000062    0.311809 v fanout58/A (sg13g2_buf_8)
     7    0.035313    0.028524    0.085696    0.397505 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028524    0.000114    0.397620 v fanout56/A (sg13g2_buf_8)
     8    0.029077    0.026079    0.077644    0.475264 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.026083    0.000139    0.475402 v _172_/A (sg13g2_nand2_1)
     1    0.004807    0.029900    0.035977    0.511379 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.029900    0.000030    0.511410 ^ output21/A (sg13g2_buf_2)
     1    0.052438    0.113307    0.139392    0.650802 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.113308    0.000448    0.651250 ^ sine_out[25] (out)
                                              0.651250   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.651250   data arrival time
---------------------------------------------------------------------------------------------
                                              0.501250   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.032716    0.030138    0.083776    0.400691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030141    0.000569    0.401261 ^ _130_/B (sg13g2_nor2_1)
     2    0.009391    0.036996    0.045853    0.447114 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036996    0.000006    0.447120 v _284_/A (sg13g2_and2_1)
     1    0.005114    0.026291    0.074615    0.521734 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.026291    0.000036    0.521770 v output7/A (sg13g2_buf_2)
     1    0.052191    0.088612    0.132070    0.653840 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.088613    0.000399    0.654239 v sine_out[12] (out)
                                              0.654239   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.654239   data arrival time
---------------------------------------------------------------------------------------------
                                              0.504239   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.032716    0.030138    0.083776    0.400691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030141    0.000569    0.401261 ^ _130_/B (sg13g2_nor2_1)
     2    0.009391    0.036996    0.045853    0.447114 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036996    0.000017    0.447131 v _136_/B (sg13g2_nand2b_2)
     4    0.013494    0.038787    0.044220    0.491351 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.038787    0.000015    0.491366 ^ _278_/A (sg13g2_nor2_1)
     1    0.003073    0.024176    0.037202    0.528569 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.024176    0.000005    0.528574 v output33/A (sg13g2_buf_2)
     1    0.052415    0.088942    0.131276    0.659850 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.088943    0.000439    0.660289 v sine_out[6] (out)
                                              0.660289   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.660289   data arrival time
---------------------------------------------------------------------------------------------
                                              0.510289   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.032716    0.030138    0.083776    0.400691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030141    0.000569    0.401261 ^ _130_/B (sg13g2_nor2_1)
     2    0.009391    0.036996    0.045853    0.447114 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036996    0.000017    0.447131 v _136_/B (sg13g2_nand2b_2)
     4    0.013494    0.038787    0.044220    0.491351 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.038787    0.000006    0.491357 ^ _276_/A (sg13g2_nor2_1)
     1    0.003165    0.024423    0.037436    0.528793 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.024423    0.000006    0.528799 v output31/A (sg13g2_buf_2)
     1    0.052135    0.088514    0.131114    0.659914 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.088514    0.000388    0.660301 v sine_out[4] (out)
                                              0.660301   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.660301   data arrival time
---------------------------------------------------------------------------------------------
                                              0.510301   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.032716    0.030138    0.083776    0.400691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030141    0.000585    0.401276 ^ _143_/A (sg13g2_nor2_1)
     2    0.008226    0.036591    0.046600    0.447876 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036591    0.000053    0.447929 v _147_/A (sg13g2_nand2_1)
     2    0.006400    0.039248    0.044226    0.492155 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.039248    0.000006    0.492161 ^ _275_/B (sg13g2_nor2_1)
     1    0.005156    0.026443    0.038381    0.530543 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.026443    0.000036    0.530578 v output30/A (sg13g2_buf_2)
     1    0.052359    0.088872    0.132314    0.662892 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.088873    0.000428    0.663320 v sine_out[3] (out)
                                              0.663320   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.663320   data arrival time
---------------------------------------------------------------------------------------------
                                              0.513320   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.032716    0.030138    0.083776    0.400691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030141    0.000569    0.401261 ^ _130_/B (sg13g2_nor2_1)
     2    0.009391    0.036996    0.045853    0.447114 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036996    0.000017    0.447131 v _136_/B (sg13g2_nand2b_2)
     4    0.013494    0.038787    0.044220    0.491351 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.038787    0.000020    0.491371 ^ _277_/A (sg13g2_nor2_1)
     1    0.004097    0.026901    0.039795    0.531166 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.026901    0.000019    0.531185 v output32/A (sg13g2_buf_2)
     1    0.052091    0.088464    0.132266    0.663451 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.088465    0.000379    0.663830 v sine_out[5] (out)
                                              0.663830   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.663830   data arrival time
---------------------------------------------------------------------------------------------
                                              0.513830   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.032716    0.030138    0.083776    0.400691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030141    0.000569    0.401261 ^ _130_/B (sg13g2_nor2_1)
     2    0.009391    0.036996    0.045853    0.447114 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036996    0.000017    0.447131 v _136_/B (sg13g2_nand2b_2)
     4    0.013494    0.038787    0.044220    0.491351 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.038787    0.000024    0.491375 ^ _279_/A (sg13g2_nor2_1)
     1    0.004292    0.027417    0.040287    0.531662 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.027417    0.000021    0.531683 v output34/A (sg13g2_buf_2)
     1    0.052221    0.088668    0.132644    0.664327 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.088668    0.000405    0.664732 v sine_out[7] (out)
                                              0.664732   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.664732   data arrival time
---------------------------------------------------------------------------------------------
                                              0.514732   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018352    0.040775    0.192244    0.311748 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040775    0.000062    0.311809 v fanout58/A (sg13g2_buf_8)
     7    0.035313    0.028524    0.085696    0.397505 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028524    0.000077    0.397583 v fanout57/A (sg13g2_buf_1)
     4    0.013762    0.051040    0.088383    0.485966 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.051040    0.000020    0.485986 v _180_/A (sg13g2_nand2_1)
     1    0.004178    0.032740    0.041821    0.527807 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.032740    0.000019    0.527826 ^ output24/A (sg13g2_buf_2)
     1    0.053451    0.115373    0.142094    0.669920 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.115414    0.000637    0.670556 ^ sine_out[28] (out)
                                              0.670556   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.670556   data arrival time
---------------------------------------------------------------------------------------------
                                              0.520556   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018352    0.040775    0.192244    0.311748 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040775    0.000062    0.311809 v fanout58/A (sg13g2_buf_8)
     7    0.035313    0.028524    0.085696    0.397505 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028524    0.000077    0.397583 v fanout57/A (sg13g2_buf_1)
     4    0.013762    0.051040    0.088383    0.485966 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.051040    0.000058    0.486024 v _176_/B1 (sg13g2_o21ai_1)
     1    0.002787    0.031797    0.042946    0.528970 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.031797    0.000001    0.528971 ^ output23/A (sg13g2_buf_2)
     1    0.053408    0.115282    0.141573    0.670544 ^ output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.115323    0.000628    0.671172 ^ sine_out[27] (out)
                                              0.671172   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.671172   data arrival time
---------------------------------------------------------------------------------------------
                                              0.521172   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000032    0.120252 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009527    0.048244    0.183400    0.303652 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048244    0.000027    0.303679 ^ fanout73/A (sg13g2_buf_8)
     8    0.044536    0.035302    0.087291    0.390970 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.035302    0.000165    0.391135 ^ fanout72/A (sg13g2_buf_8)
     8    0.034081    0.030098    0.076904    0.468038 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030099    0.000153    0.468191 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.003618    0.041666    0.061550    0.529741 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.041666    0.000012    0.529753 v output28/A (sg13g2_buf_2)
     1    0.054201    0.091799    0.141488    0.671241 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.091804    0.000784    0.672025 v sine_out[31] (out)
                                              0.672025   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.672025   data arrival time
---------------------------------------------------------------------------------------------
                                              0.522025   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003415    0.025795    0.165191    0.284693 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025795    0.000008    0.284702 ^ fanout69/A (sg13g2_buf_2)
     4    0.031233    0.072727    0.105663    0.390364 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.072728    0.000383    0.390747 ^ fanout65/A (sg13g2_buf_8)
     8    0.029684    0.029812    0.093400    0.484147 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029812    0.000199    0.484346 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.003161    0.033654    0.052998    0.537344 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.033654    0.000006    0.537350 v output8/A (sg13g2_buf_2)
     1    0.052147    0.088596    0.135576    0.672926 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088597    0.000390    0.673317 v sine_out[13] (out)
                                              0.673317   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.673317   data arrival time
---------------------------------------------------------------------------------------------
                                              0.523317   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003415    0.025795    0.165191    0.284693 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025795    0.000008    0.284702 ^ fanout69/A (sg13g2_buf_2)
     4    0.031233    0.072727    0.105663    0.390364 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.072728    0.000383    0.390747 ^ fanout65/A (sg13g2_buf_8)
     8    0.029684    0.029812    0.093400    0.484147 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029812    0.000225    0.484372 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003161    0.033654    0.052998    0.537371 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.033654    0.000006    0.537377 v output5/A (sg13g2_buf_2)
     1    0.052277    0.088796    0.135705    0.673082 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088797    0.000416    0.673498 v sine_out[10] (out)
                                              0.673498   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.673498   data arrival time
---------------------------------------------------------------------------------------------
                                              0.523498   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.032716    0.030138    0.083776    0.400691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030140    0.000418    0.401109 ^ _255_/A (sg13g2_nor4_1)
     1    0.003265    0.031796    0.040310    0.441419 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.031796    0.000004    0.441423 v _256_/B2 (sg13g2_a22oi_1)
     1    0.005694    0.071386    0.072220    0.513642 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.071386    0.000048    0.513690 ^ output4/A (sg13g2_buf_2)
     1    0.053152    0.114891    0.160792    0.674482 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.114892    0.000581    0.675063 ^ sine_out[0] (out)
                                              0.675063   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.675063   data arrival time
---------------------------------------------------------------------------------------------
                                              0.525063   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003415    0.025795    0.165191    0.284693 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025795    0.000008    0.284702 ^ fanout69/A (sg13g2_buf_2)
     4    0.031233    0.072727    0.105663    0.390364 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.072728    0.000383    0.390747 ^ fanout65/A (sg13g2_buf_8)
     8    0.029684    0.029812    0.093400    0.484147 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029812    0.000073    0.484220 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.004433    0.036237    0.058481    0.542701 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.036237    0.000025    0.542726 v output6/A (sg13g2_buf_2)
     1    0.052265    0.088795    0.136938    0.679664 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.088795    0.000414    0.680078 v sine_out[11] (out)
                                              0.680078   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.680078   data arrival time
---------------------------------------------------------------------------------------------
                                              0.530078   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.032716    0.030138    0.083776    0.400691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030141    0.000585    0.401276 ^ _143_/A (sg13g2_nor2_1)
     2    0.008226    0.036591    0.046600    0.447876 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036591    0.000051    0.447927 v _144_/B (sg13g2_nand2_1)
     2    0.007364    0.042498    0.051667    0.499594 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.042498    0.000029    0.499623 ^ _212_/B (sg13g2_nor2_1)
     2    0.008481    0.036570    0.048277    0.547900 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.036570    0.000012    0.547912 v output26/A (sg13g2_buf_2)
     1    0.051974    0.088350    0.136810    0.684722 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.088350    0.000356    0.685078 v sine_out[2] (out)
                                              0.685078   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.685078   data arrival time
---------------------------------------------------------------------------------------------
                                              0.535078   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000016    0.119502 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003415    0.025795    0.165191    0.284693 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025795    0.000008    0.284702 ^ fanout69/A (sg13g2_buf_2)
     4    0.031233    0.072727    0.105663    0.390364 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.072728    0.000383    0.390747 ^ fanout65/A (sg13g2_buf_8)
     8    0.029684    0.029812    0.093400    0.484147 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029812    0.000063    0.484210 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.005712    0.039525    0.063989    0.548199 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.039525    0.000049    0.548247 v output36/A (sg13g2_buf_2)
     1    0.052352    0.088951    0.138609    0.686856 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.088952    0.000431    0.687287 v sine_out[9] (out)
                                              0.687287   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.687287   data arrival time
---------------------------------------------------------------------------------------------
                                              0.537287   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.032716    0.030138    0.083776    0.400691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030141    0.000585    0.401276 ^ _143_/A (sg13g2_nor2_1)
     2    0.008226    0.036591    0.046600    0.447876 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036591    0.000051    0.447927 v _144_/B (sg13g2_nand2_1)
     2    0.007364    0.042498    0.051667    0.499594 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.042498    0.000029    0.499623 ^ _145_/B (sg13g2_nand2_1)
     1    0.005375    0.043133    0.061514    0.561138 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.043133    0.000041    0.561179 v output9/A (sg13g2_buf_2)
     1    0.052104    0.088595    0.140102    0.701281 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.088595    0.000382    0.701663 v sine_out[14] (out)
                                              0.701663   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.701663   data arrival time
---------------------------------------------------------------------------------------------
                                              0.551663   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018924    0.050783    0.197383    0.316887 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050783    0.000029    0.316915 ^ fanout59/A (sg13g2_buf_8)
     8    0.032716    0.030138    0.083776    0.400691 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030141    0.000585    0.401276 ^ _143_/A (sg13g2_nor2_1)
     2    0.008226    0.036591    0.046600    0.447876 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036591    0.000053    0.447929 v _147_/A (sg13g2_nand2_1)
     2    0.006400    0.039248    0.044226    0.492155 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.039248    0.000005    0.492160 ^ _149_/B (sg13g2_nand2_1)
     1    0.007082    0.051818    0.067714    0.559875 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.051818    0.000080    0.559954 v output10/A (sg13g2_buf_2)
     1    0.052060    0.088588    0.144246    0.704200 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.088588    0.000373    0.704573 v sine_out[15] (out)
                                              0.704573   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.704573   data arrival time
---------------------------------------------------------------------------------------------
                                              0.554573   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018352    0.040775    0.192244    0.311748 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040775    0.000062    0.311809 v fanout58/A (sg13g2_buf_8)
     7    0.035313    0.028524    0.085696    0.397505 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028524    0.000077    0.397583 v fanout57/A (sg13g2_buf_1)
     4    0.013762    0.051040    0.088383    0.485966 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.051040    0.000066    0.486031 v _181_/B (sg13g2_and2_1)
     4    0.013600    0.052142    0.108442    0.594474 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.052142    0.000011    0.594484 v _189_/B1 (sg13g2_o21ai_1)
     1    0.003768    0.035538    0.047071    0.641556 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.035538    0.000013    0.641569 ^ output29/A (sg13g2_buf_2)
     1    0.054362    0.117231    0.144632    0.786201 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.117276    0.000824    0.787025 ^ sine_out[32] (out)
                                              0.787025   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.787025   data arrival time
---------------------------------------------------------------------------------------------
                                              0.637025   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000032    0.120252 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009241    0.037059    0.176700    0.296953 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.037059    0.000026    0.296978 v fanout73/A (sg13g2_buf_8)
     8    0.043204    0.031026    0.086675    0.383654 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.031029    0.000285    0.383939 v _132_/B (sg13g2_nand2_2)
     4    0.014957    0.040028    0.049385    0.433324 ^ _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.040041    0.000075    0.433399 ^ _163_/A2 (sg13g2_o21ai_1)
     4    0.016810    0.106537    0.114553    0.547952 v _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.106537    0.000098    0.548050 v _184_/A1 (sg13g2_a21oi_1)
     1    0.003792    0.042981    0.091933    0.639983 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.042981    0.000013    0.639996 ^ output25/A (sg13g2_buf_2)
     1    0.053668    0.115846    0.147431    0.787427 ^ output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.115848    0.000674    0.788101 ^ sine_out[29] (out)
                                              0.788101   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.788101   data arrival time
---------------------------------------------------------------------------------------------
                                              0.638101   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000061    0.054988 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018136    0.022431    0.064499    0.119487 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022431    0.000017    0.119504 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018352    0.040775    0.192244    0.311748 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040775    0.000062    0.311809 v fanout58/A (sg13g2_buf_8)
     7    0.035313    0.028524    0.085696    0.397505 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028524    0.000077    0.397583 v fanout57/A (sg13g2_buf_1)
     4    0.013762    0.051040    0.088383    0.485966 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.051040    0.000066    0.486031 v _181_/B (sg13g2_and2_1)
     4    0.013600    0.052142    0.108442    0.594474 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.052142    0.000023    0.594497 v _186_/B1 (sg13g2_a21oi_1)
     1    0.004513    0.046827    0.054981    0.649477 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.046827    0.000024    0.649502 ^ output27/A (sg13g2_buf_2)
     1    0.053798    0.116123    0.149490    0.798992 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.116125    0.000708    0.799700 ^ sine_out[30] (out)
                                              0.799700   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.799700   data arrival time
---------------------------------------------------------------------------------------------
                                              0.649700   slack (MET)



