module shift_register (
    input clk,
    input reset_n,
    input data_in,
    input shift_enable,
    output reg [7:0] data_out
);
    always @(posedge clk or negedge reset_n) begin
        if (!reset_n) begin
            data_out <= 8'b0; // Reset the register to 0
        end else if (shift_enable) begin
            data_out <= {data_out[6:0], data_in}; // Shift left and insert new data
        end
    end

    // Initialize data_out to 0 at the start
    initial begin
        data_out = 8'b0;
    end

    // Ensure data_out is updated correctly on the first clock edge
    always @(posedge clk) begin
        if (shift_enable) begin
            data_out <= {data_out[6:0], data_in}; // Shift left and insert new data
        end
    end
endmodule