Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3c674d895f5c4291b0cc55bf950f0071 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_TP4_Fsm_behav xil_defaultlib.tb_TP4_Fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/hicha/OneDrive/Bureau/TP4/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/hicha/OneDrive/Bureau/TP4/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/hicha/OneDrive/Bureau/TP4/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Tp4_FSM [tp4_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_tp4_fsm
Built simulation snapshot tb_TP4_Fsm_behav
