{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "from magma import *\n",
      "import os\n",
      "os.environ[\"MANTLE\"] = os.getenv(\"MANTLE\", \"coreir\")\n",
      "from mantle import *\n",
      "import mantle.common.operator\n",
      "\n",
      "\n",
      "@cache_definition\n",
      "def DefineSilicaMux(height, width):\n",
      "    if \"one-hot\" == \"one-hot\":\n",
      "        if width is None:\n",
      "            T = Bit\n",
      "        else:\n",
      "            T = Bits(width)\n",
      "        inputs = []\n",
      "        for i in range(height):\n",
      "            inputs += [f\"I{i}\", In(T)]\n",
      "        class OneHotMux(Circuit):\n",
      "            name = \"SilicaOneHotMux{}{}\".format(height, width)\n",
      "            IO = inputs + [\"S\", In(Bits(height)), \"O\", Out(T)]\n",
      "            @classmethod\n",
      "            def definition(io):\n",
      "                or_ = Or(height, width)\n",
      "                wire(io.O, or_.O)\n",
      "                for i in range(height):\n",
      "                    and_ = And(2, width)\n",
      "                    wire(and_.I0, getattr(io, f\"I{i}\"))\n",
      "                    if width is not None:\n",
      "                        for j in range(width):\n",
      "                            wire(and_.I1[j], io.S[i])\n",
      "                    else:\n",
      "                        wire(and_.I1, io.S[i])\n",
      "                    wire(getattr(or_, f\"I{i}\"), and_.O)\n",
      "        return OneHotMux\n",
      "    else:\n",
      "        raise NotImplementedError()\n",
      "\n",
      "\n",
      "PISO = DefineCircuit(\"PISO\", \"O\", Out(Bit), \"PI\", In(Bits(10)), \"SI\", In(Bit), \"LOAD\", In(Bit), *ClockInterface(has_ce=False))\n",
      "Buffer = DefineCircuit(\"__silica_BufferPISO\", \"I\", In(Bits(2)), \"O\", Out(Bits(2)))\n",
      "wire(Buffer.I, Buffer.O)\n",
      "EndDefine()\n",
      "__silica_path_state = Buffer()\n",
      "PI = PISO.PI\n",
      "SI = PISO.SI\n",
      "LOAD = PISO.LOAD\n",
      "values = Register(10, has_ce=False)\n",
      "wireclock(PISO, values)\n",
      "values_next = DefineSilicaMux(2, 10)()\n",
      "wire(__silica_path_state.O, values_next.S)\n",
      "wire(values_next.O, values.I)\n",
      "O = DefineSilicaMux(2, None)()\n",
      "wire(__silica_path_state.O, O.S)\n",
      "wire(O.O, PISO.O)\n",
      "values_next_0_tmp = [values.O[__silica_i] for __silica_i in range(10)]\n",
      "O_0_tmp = values.O[negate(1)]\n",
      "__silica_cond_4 = LOAD\n",
      "values_next_0_tmp = PI\n",
      "wire(bits(values_next_0_tmp), values_next.I0)\n",
      "wire(O_0_tmp, O.I0)\n",
      "wire(__silica_path_state.I[0], __silica_cond_4)\n",
      "values_next_1_tmp = [values.O[__silica_i] for __silica_i in range(10)]\n",
      "O_1_tmp = values.O[negate(1)]\n",
      "__silica_cond_5 = not_(LOAD)\n",
      "values_next_1_tmp[9] = values.O[8]\n",
      "values_next_1_tmp[8] = values_next_1_tmp[7]\n",
      "values_next_1_tmp[7] = values_next_1_tmp[6]\n",
      "values_next_1_tmp[6] = values_next_1_tmp[5]\n",
      "values_next_1_tmp[5] = values_next_1_tmp[4]\n",
      "values_next_1_tmp[4] = values_next_1_tmp[3]\n",
      "values_next_1_tmp[3] = values_next_1_tmp[2]\n",
      "values_next_1_tmp[2] = values_next_1_tmp[1]\n",
      "values_next_1_tmp[1] = values_next_1_tmp[0]\n",
      "values_next_1_tmp[0] = SI\n",
      "wire(bits(values_next_1_tmp), values_next.I1)\n",
      "wire(O_1_tmp, O.I1)\n",
      "wire(__silica_path_state.I[1], __silica_cond_5)\n",
      "EndDefine()\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "os.environ[\"MANTLE\"] = \"lattice\"\n",
    "import silica as si\n",
    "import magma as m\n",
    "from silica import bits, add\n",
    "from magma.bit_vector import BitVector\n",
    "from magma.testing.coroutine import check\n",
    "\n",
    "def DefinePISO(n):\n",
    "    @si.coroutine(inputs={\"PI\": si.Bits(n), \"SI\": si.Bit, \"LOAD\": si.Bit})\n",
    "    def PISO():\n",
    "        values = bits(0, n)\n",
    "        O = values[-1]\n",
    "        while True:\n",
    "            SI, PI, LOAD = yield O\n",
    "            O = values[-1]\n",
    "            if LOAD:\n",
    "                values = PI\n",
    "            else:\n",
    "                # values = [SI] + values[:-1]\n",
    "                for i in range(n - 1, 0, -1):\n",
    "                    values[i] = values[i - 1]\n",
    "                values[0] = SI\n",
    "    return PISO\n",
    "        \n",
    "PISO10 = si.compile(DefinePISO(10)(), file_name=\"build/silica_piso.py\")\n",
    "with open(\"build/silica_piso.py\", \"r\") as magma_file:\n",
    "    print(magma_file.read())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Passed!\n"
     ]
    }
   ],
   "source": [
    "from magma.bitutils import int2seq\n",
    "piso = DefinePISO(10)()\n",
    "message = [0xDE, 0xAD, 0xBE, 0xEF]\n",
    "\n",
    "@si.coroutine\n",
    "def inputs_generator(message):\n",
    "    while True:\n",
    "        for byte in message:\n",
    "            PI = [bool(x) for x in [0] + int2seq(byte) + [1]]\n",
    "            SI = False\n",
    "            LOAD = True\n",
    "            yield PI, SI, LOAD\n",
    "            for i in range(10):\n",
    "                LOAD = False\n",
    "                PI = [bool(x) for x in int2seq(0xFF, 10)]\n",
    "                yield PI, SI, LOAD\n",
    "\n",
    "inputs = inputs_generator(message)\n",
    "\n",
    "for i in range(len(message)):\n",
    "    expected_outputs = inputs.PI[:]\n",
    "    expected_state = inputs.PI[:]\n",
    "    piso.send((inputs.PI, inputs.SI, inputs.LOAD))\n",
    "    # print(f\"PI={inputs.PI}, SI={inputs.SI}, LOAD={inputs.LOAD}, O={piso.O}, values={piso.values}\")\n",
    "    next(inputs)\n",
    "    actual_outputs = []\n",
    "    for i in range(10):\n",
    "        expected_state = [inputs.SI] + expected_state[:-1]\n",
    "        piso.send((inputs.PI, inputs.SI, inputs.LOAD))\n",
    "        assert piso.values == expected_state\n",
    "        actual_outputs.insert(0, piso.O)\n",
    "        # print(f\"PI={inputs.PI}, SI={inputs.SI}, LOAD={inputs.LOAD}, O={piso.O}, values={piso.values}\")\n",
    "        next(inputs)\n",
    "    assert actual_outputs == expected_outputs\n",
    "    \n",
    "check(PISO10, DefinePISO(10)(), 20, inputs_generator(message))\n",
    "\n",
    "print(\"Passed!\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "In Run Generators\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "\n",
      "Modified?: Yes\n",
      "2.27. Printing statistics.\n",
      "\n",
      "=== PISO ===\n",
      "\n",
      "   Number of wires:                265\n",
      "   Number of wire bits:            552\n",
      "   Number of public wires:         265\n",
      "   Number of public wire bits:     552\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 20\n",
      "     SB_DFF                         10\n",
      "     SB_LUT4                        10\n",
      "\n",
      "seed: 1\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/silica_piso.blif...\n",
      "prune...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          14 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          10 / 1280\n",
      "  DFF        10\n",
      "  CARRY      0\n",
      "  CARRY, DFF 0\n",
      "  DFF PASS   0\n",
      "  CARRY PASS 0\n",
      "BRAMs        0 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted CLK$2, 10 / 10\n",
      "  promoted 1 nets\n",
      "    1 clk\n",
      "  1 globals\n",
      "    1 clk\n",
      "realize_constants...\n",
      "place...\n",
      "  initial wire length = 205\n",
      "  at iteration #50: temp = 3.77732, wire length = 169\n",
      "  at iteration #100: temp = 1.4, wire length = 87\n",
      "  at iteration #150: temp = 0.120259, wire length = 25\n",
      "  final wire length = 25\n",
      "\n",
      "After placement:\n",
      "PIOs       7 / 96\n",
      "PLBs       5 / 160\n",
      "BRAMs      0 / 16\n",
      "\n",
      "  place time 0.04s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     5 / 6944\n",
      "span_12    0 / 1440\n",
      "\n",
      "  route time 0.01s\n",
      "write_txt build/silica_piso.txt...\n",
      "\n",
      "Total number of logic levels: 1\n",
      "Total path delay: 2.15 ns (464.05 MHz)\n"
     ]
    }
   ],
   "source": [
    "!magma -o coreir -m coreir -t PISO build/silica_piso.py\n",
    "!coreir -i build/silica_piso.json -o build/silica_piso.v\n",
    "!yosys -p 'synth_ice40 -top PISO -blif build/silica_piso.blif' build/silica_piso.v | grep -A 14 \"2.27. Printing statistics.\"\n",
    "!arachne-pnr -d 1k -o build/silica_piso.txt build/silica_piso.blif\n",
    "!icetime -tmd hx1k build/silica_piso.txt  | grep -B 2 \"Total path delay\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "compiling Mux2\n",
      "compiling Register10\n",
      "compiling PISO10\n",
      "Passed!\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "os.environ[\"MANTLE\"] = \"lattice\"\n",
    "from magma import compile\n",
    "from mantle import DefinePISO as MantleDefinePISO\n",
    "\n",
    "compile(\"build/mantle_piso\", MantleDefinePISO(10))\n",
    "\n",
    "\n",
    "check(MantleDefinePISO(10), DefinePISO(10)(), 20, inputs_generator(message))\n",
    "print(\"Passed!\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "2.27. Printing statistics.\n",
      "\n",
      "=== PISO10 ===\n",
      "\n",
      "   Number of wires:                 69\n",
      "   Number of wire bits:            115\n",
      "   Number of public wires:          69\n",
      "   Number of public wire bits:     115\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 20\n",
      "     SB_DFF                         10\n",
      "     SB_LUT4                        10\n",
      "\n",
      "seed: 1\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/mantle_piso.blif...\n",
      "prune...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          14 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          10 / 1280\n",
      "  DFF        10\n",
      "  CARRY      0\n",
      "  CARRY, DFF 0\n",
      "  DFF PASS   0\n",
      "  CARRY PASS 0\n",
      "BRAMs        0 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted CLK$2, 10 / 10\n",
      "  promoted 1 nets\n",
      "    1 clk\n",
      "  1 globals\n",
      "    1 clk\n",
      "realize_constants...\n",
      "place...\n",
      "  initial wire length = 163\n",
      "  at iteration #50: temp = 3.98717, wire length = 192\n",
      "  at iteration #100: temp = 0.995554, wire length = 52\n",
      "  at iteration #150: temp = 0.00587671, wire length = 30\n",
      "  final wire length = 30\n",
      "\n",
      "After placement:\n",
      "PIOs       8 / 96\n",
      "PLBs       4 / 160\n",
      "BRAMs      0 / 16\n",
      "\n",
      "  place time 0.03s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     4 / 6944\n",
      "span_12    3 / 1440\n",
      "\n",
      "  route time 0.01s\n",
      "write_txt build/mantle_piso.txt...\n",
      "\n",
      "Total number of logic levels: 1\n",
      "Total path delay: 2.17 ns (461.05 MHz)\n"
     ]
    }
   ],
   "source": [
    "!yosys -p 'synth_ice40 -top PISO10 -blif build/mantle_piso.blif' build/mantle_piso.v | grep -A 14 \"2.27. Printing statistics.\"\n",
    "!arachne-pnr -d 1k -o build/mantle_piso.txt build/mantle_piso.blif\n",
    "!icetime -tmd hx1k build/mantle_piso.txt | grep -B 2 \"Total path delay\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
