verilog xil_defaultlib "../../../bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src/fixed_mult.v" --include "../../../../MemN2N.srcs/sources_1/bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src"
verilog xil_defaultlib "../../../bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src/fixed_adder.v" --include "../../../../MemN2N.srcs/sources_1/bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src"
verilog xil_defaultlib "../../../bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src/MemN2N_emb_w_up_control.v" --include "../../../../MemN2N.srcs/sources_1/bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src"
verilog xil_defaultlib "../../../bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src/ram_sync.v" --include "../../../../MemN2N.srcs/sources_1/bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src"
verilog xil_defaultlib "../../../bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src/exp_fixed.v" --include "../../../../MemN2N.srcs/sources_1/bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src"
verilog xil_defaultlib "../../../bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src/counter.v" --include "../../../../MemN2N.srcs/sources_1/bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src"
verilog xil_defaultlib "../../../bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src/MemN2N_emb.v" --include "../../../../MemN2N.srcs/sources_1/bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src"
verilog xil_defaultlib "../../../bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src/MemN2N_phase_controller.v" --include "../../../../MemN2N.srcs/sources_1/bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src"
verilog xil_defaultlib "../../../bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src/MemN2N_fwd_path_controller.v" --include "../../../../MemN2N.srcs/sources_1/bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src"
verilog xil_defaultlib "../../../bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src/fully_connected_w_soft_max.v" --include "../../../../MemN2N.srcs/sources_1/bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src"
verilog xil_defaultlib "../../../bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src/decoder.v" --include "../../../../MemN2N.srcs/sources_1/bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src"
verilog xil_defaultlib "../../../bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src/accumulator_fixed.v" --include "../../../../MemN2N.srcs/sources_1/bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src"
verilog xil_defaultlib "../../../bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src/attention_memory.v" --include "../../../../MemN2N.srcs/sources_1/bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src"
verilog xil_defaultlib "../../../bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src/MemN2N.v" --include "../../../../MemN2N.srcs/sources_1/bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src"
verilog xil_defaultlib "../../../bd/MemN2N_TOP/ip/MemN2N_TOP_MemN2N_0_0/sim/MemN2N_TOP_MemN2N_0_0.v" --include "../../../../MemN2N.srcs/sources_1/bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src"
verilog xil_defaultlib "../../../bd/MemN2N_TOP/ip/MemN2N_TOP_clk_wiz_0_1/MemN2N_TOP_clk_wiz_0_1_clk_wiz.v" --include "../../../../MemN2N.srcs/sources_1/bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src"
verilog xil_defaultlib "../../../bd/MemN2N_TOP/ip/MemN2N_TOP_clk_wiz_0_1/MemN2N_TOP_clk_wiz_0_1.v" --include "../../../../MemN2N.srcs/sources_1/bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src"
verilog xil_defaultlib "../../../bd/MemN2N_TOP/hdl/MemN2N_TOP.v" --include "../../../../MemN2N.srcs/sources_1/bd/MemN2N_TOP/ipshared/sspark/memn2n_v1_0/src"

verilog xil_defaultlib "glbl.v"

nosort
