#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fe48c106160 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7fe48c1062d0 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7fe48c1169f0_0 .var "a", 7 0;
v0x7fe48c116aa0_0 .var "b", 7 0;
v0x7fe48c116b30_0 .var "do_sub", 0 0;
v0x7fe48c116c00_0 .var/i "mismatch_count", 31 0;
v0x7fe48c116c90_0 .net "out", 7 0, v0x7fe48c1167e0_0;  1 drivers
v0x7fe48c116d60_0 .net "result_is_zero", 0 0, v0x7fe48c116890_0;  1 drivers
S_0x7fe48c1063d0 .scope module, "UUT" "top_module" 2 18, 3 1 0, S_0x7fe48c106160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "do_sub";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /OUTPUT 1 "result_is_zero";
v0x7fe48c106600_0 .net "a", 7 0, v0x7fe48c1169f0_0;  1 drivers
v0x7fe48c116680_0 .net "b", 7 0, v0x7fe48c116aa0_0;  1 drivers
v0x7fe48c116730_0 .net "do_sub", 0 0, v0x7fe48c116b30_0;  1 drivers
v0x7fe48c1167e0_0 .var "out", 7 0;
v0x7fe48c116890_0 .var "result_is_zero", 0 0;
E_0x7fe48c1065c0 .event anyedge, v0x7fe48c116730_0, v0x7fe48c106600_0, v0x7fe48c116680_0, v0x7fe48c1167e0_0;
    .scope S_0x7fe48c1063d0;
T_0 ;
    %wait E_0x7fe48c1065c0;
    %load/vec4 v0x7fe48c116730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %load/vec4 v0x7fe48c106600_0;
    %load/vec4 v0x7fe48c116680_0;
    %add;
    %store/vec4 v0x7fe48c1167e0_0, 0, 8;
    %jmp T_0.2;
T_0.1 ;
    %load/vec4 v0x7fe48c106600_0;
    %load/vec4 v0x7fe48c116680_0;
    %sub;
    %store/vec4 v0x7fe48c1167e0_0, 0, 8;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %load/vec4 v0x7fe48c1167e0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_0.3, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe48c116890_0, 0, 1;
    %jmp T_0.4;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe48c116890_0, 0, 1;
T_0.4 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fe48c106160;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe48c116c00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe48c116b30_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x7fe48c1169f0_0, 0, 8;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0x7fe48c116aa0_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fe48c116c90_0;
    %cmpi/e 101, 0, 8;
    %flag_get/vec4 6;
    %jmp/0 T_1.2, 6;
    %load/vec4 v0x7fe48c116d60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 2 27 "$display", "Mismatch at index 0: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 8'b10101010, 8'b10111011, v0x7fe48c116c90_0, v0x7fe48c116d60_0, 8'b01100101, 1'b0 {0 0 0};
    %load/vec4 v0x7fe48c116c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe48c116c00_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %vpi_call 2 32 "$display", "Test 0 passed!" {0 0 0};
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe48c116b30_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x7fe48c1169f0_0, 0, 8;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0x7fe48c116aa0_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fe48c116c90_0;
    %cmpi/e 101, 0, 8;
    %flag_get/vec4 6;
    %jmp/0 T_1.5, 6;
    %load/vec4 v0x7fe48c116d60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.3, 8;
    %vpi_call 2 39 "$display", "Mismatch at index 1: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 8'b10101010, 8'b10111011, v0x7fe48c116c90_0, v0x7fe48c116d60_0, 8'b01100101, 1'b0 {0 0 0};
    %load/vec4 v0x7fe48c116c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe48c116c00_0, 0, 32;
    %jmp T_1.4;
T_1.3 ;
    %vpi_call 2 44 "$display", "Test 1 passed!" {0 0 0};
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe48c116b30_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x7fe48c1169f0_0, 0, 8;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0x7fe48c116aa0_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fe48c116c90_0;
    %cmpi/e 101, 0, 8;
    %flag_get/vec4 6;
    %jmp/0 T_1.8, 6;
    %load/vec4 v0x7fe48c116d60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.8;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %vpi_call 2 51 "$display", "Mismatch at index 2: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 8'b10101010, 8'b10111011, v0x7fe48c116c90_0, v0x7fe48c116d60_0, 8'b01100101, 1'b0 {0 0 0};
    %load/vec4 v0x7fe48c116c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe48c116c00_0, 0, 32;
    %jmp T_1.7;
T_1.6 ;
    %vpi_call 2 56 "$display", "Test 2 passed!" {0 0 0};
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe48c116b30_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x7fe48c1169f0_0, 0, 8;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0x7fe48c116aa0_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fe48c116c90_0;
    %cmpi/e 239, 0, 8;
    %flag_get/vec4 6;
    %jmp/0 T_1.11, 6;
    %load/vec4 v0x7fe48c116d60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.11;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %vpi_call 2 63 "$display", "Mismatch at index 3: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 8'b10101010, 8'b10111011, v0x7fe48c116c90_0, v0x7fe48c116d60_0, 8'b11101111, 1'b0 {0 0 0};
    %load/vec4 v0x7fe48c116c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe48c116c00_0, 0, 32;
    %jmp T_1.10;
T_1.9 ;
    %vpi_call 2 68 "$display", "Test 3 passed!" {0 0 0};
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe48c116b30_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x7fe48c1169f0_0, 0, 8;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0x7fe48c116aa0_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fe48c116c90_0;
    %cmpi/e 239, 0, 8;
    %flag_get/vec4 6;
    %jmp/0 T_1.14, 6;
    %load/vec4 v0x7fe48c116d60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.14;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %vpi_call 2 75 "$display", "Mismatch at index 4: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 8'b10101010, 8'b10111011, v0x7fe48c116c90_0, v0x7fe48c116d60_0, 8'b11101111, 1'b0 {0 0 0};
    %load/vec4 v0x7fe48c116c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe48c116c00_0, 0, 32;
    %jmp T_1.13;
T_1.12 ;
    %vpi_call 2 80 "$display", "Test 4 passed!" {0 0 0};
T_1.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe48c116b30_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fe48c1169f0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fe48c116aa0_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fe48c116c90_0;
    %cmpi/e 6, 0, 8;
    %flag_get/vec4 6;
    %jmp/0 T_1.17, 6;
    %load/vec4 v0x7fe48c116d60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.17;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %vpi_call 2 87 "$display", "Mismatch at index 5: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 8'b00000011, 8'b00000011, v0x7fe48c116c90_0, v0x7fe48c116d60_0, 8'b00000110, 1'b0 {0 0 0};
    %load/vec4 v0x7fe48c116c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe48c116c00_0, 0, 32;
    %jmp T_1.16;
T_1.15 ;
    %vpi_call 2 92 "$display", "Test 5 passed!" {0 0 0};
T_1.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe48c116b30_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fe48c1169f0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fe48c116aa0_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fe48c116c90_0;
    %cmpi/e 6, 0, 8;
    %flag_get/vec4 6;
    %jmp/0 T_1.20, 6;
    %load/vec4 v0x7fe48c116d60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.20;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %vpi_call 2 99 "$display", "Mismatch at index 6: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 8'b00000011, 8'b00000011, v0x7fe48c116c90_0, v0x7fe48c116d60_0, 8'b00000110, 1'b0 {0 0 0};
    %load/vec4 v0x7fe48c116c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe48c116c00_0, 0, 32;
    %jmp T_1.19;
T_1.18 ;
    %vpi_call 2 104 "$display", "Test 6 passed!" {0 0 0};
T_1.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe48c116b30_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fe48c1169f0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fe48c116aa0_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fe48c116c90_0;
    %cmpi/e 0, 0, 8;
    %flag_get/vec4 6;
    %jmp/0 T_1.23, 6;
    %load/vec4 v0x7fe48c116d60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.23;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.21, 8;
    %vpi_call 2 111 "$display", "Mismatch at index 7: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 8'b00000011, 8'b00000011, v0x7fe48c116c90_0, v0x7fe48c116d60_0, 8'b00000000, 1'b1 {0 0 0};
    %load/vec4 v0x7fe48c116c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe48c116c00_0, 0, 32;
    %jmp T_1.22;
T_1.21 ;
    %vpi_call 2 116 "$display", "Test 7 passed!" {0 0 0};
T_1.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe48c116b30_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fe48c1169f0_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x7fe48c116aa0_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fe48c116c90_0;
    %cmpi/e 7, 0, 8;
    %flag_get/vec4 6;
    %jmp/0 T_1.26, 6;
    %load/vec4 v0x7fe48c116d60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.26;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.24, 8;
    %vpi_call 2 123 "$display", "Mismatch at index 8: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 8'b00000011, 8'b00000100, v0x7fe48c116c90_0, v0x7fe48c116d60_0, 8'b00000111, 1'b0 {0 0 0};
    %load/vec4 v0x7fe48c116c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe48c116c00_0, 0, 32;
    %jmp T_1.25;
T_1.24 ;
    %vpi_call 2 128 "$display", "Test 8 passed!" {0 0 0};
T_1.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe48c116b30_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fe48c1169f0_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x7fe48c116aa0_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fe48c116c90_0;
    %cmpi/e 7, 0, 8;
    %flag_get/vec4 6;
    %jmp/0 T_1.29, 6;
    %load/vec4 v0x7fe48c116d60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.29;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.27, 8;
    %vpi_call 2 135 "$display", "Mismatch at index 9: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 8'b00000011, 8'b00000100, v0x7fe48c116c90_0, v0x7fe48c116d60_0, 8'b00000111, 1'b0 {0 0 0};
    %load/vec4 v0x7fe48c116c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe48c116c00_0, 0, 32;
    %jmp T_1.28;
T_1.27 ;
    %vpi_call 2 140 "$display", "Test 9 passed!" {0 0 0};
T_1.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe48c116b30_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fe48c1169f0_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x7fe48c116aa0_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fe48c116c90_0;
    %cmpi/e 255, 0, 8;
    %flag_get/vec4 6;
    %jmp/0 T_1.32, 6;
    %load/vec4 v0x7fe48c116d60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.32;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.30, 8;
    %vpi_call 2 147 "$display", "Mismatch at index 10: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 8'b00000011, 8'b00000100, v0x7fe48c116c90_0, v0x7fe48c116d60_0, 8'b11111111, 1'b0 {0 0 0};
    %load/vec4 v0x7fe48c116c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe48c116c00_0, 0, 32;
    %jmp T_1.31;
T_1.30 ;
    %vpi_call 2 152 "$display", "Test 10 passed!" {0 0 0};
T_1.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe48c116b30_0, 0, 1;
    %pushi/vec4 253, 0, 8;
    %store/vec4 v0x7fe48c1169f0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fe48c116aa0_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fe48c116c90_0;
    %cmpi/e 0, 0, 8;
    %flag_get/vec4 6;
    %jmp/0 T_1.35, 6;
    %load/vec4 v0x7fe48c116d60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.35;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.33, 8;
    %vpi_call 2 159 "$display", "Mismatch at index 11: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 8'b11111101, 8'b00000011, v0x7fe48c116c90_0, v0x7fe48c116d60_0, 8'b00000000, 1'b1 {0 0 0};
    %load/vec4 v0x7fe48c116c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe48c116c00_0, 0, 32;
    %jmp T_1.34;
T_1.33 ;
    %vpi_call 2 164 "$display", "Test 11 passed!" {0 0 0};
T_1.34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe48c116b30_0, 0, 1;
    %pushi/vec4 253, 0, 8;
    %store/vec4 v0x7fe48c1169f0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fe48c116aa0_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fe48c116c90_0;
    %cmpi/e 0, 0, 8;
    %flag_get/vec4 6;
    %jmp/0 T_1.38, 6;
    %load/vec4 v0x7fe48c116d60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.38;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.36, 8;
    %vpi_call 2 171 "$display", "Mismatch at index 12: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 8'b11111101, 8'b00000011, v0x7fe48c116c90_0, v0x7fe48c116d60_0, 8'b00000000, 1'b1 {0 0 0};
    %load/vec4 v0x7fe48c116c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe48c116c00_0, 0, 32;
    %jmp T_1.37;
T_1.36 ;
    %vpi_call 2 176 "$display", "Test 12 passed!" {0 0 0};
T_1.37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe48c116b30_0, 0, 1;
    %pushi/vec4 253, 0, 8;
    %store/vec4 v0x7fe48c1169f0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fe48c116aa0_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fe48c116c90_0;
    %cmpi/e 250, 0, 8;
    %flag_get/vec4 6;
    %jmp/0 T_1.41, 6;
    %load/vec4 v0x7fe48c116d60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.41;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.39, 8;
    %vpi_call 2 183 "$display", "Mismatch at index 13: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 8'b11111101, 8'b00000011, v0x7fe48c116c90_0, v0x7fe48c116d60_0, 8'b11111010, 1'b0 {0 0 0};
    %load/vec4 v0x7fe48c116c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe48c116c00_0, 0, 32;
    %jmp T_1.40;
T_1.39 ;
    %vpi_call 2 188 "$display", "Test 13 passed!" {0 0 0};
T_1.40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe48c116b30_0, 0, 1;
    %pushi/vec4 253, 0, 8;
    %store/vec4 v0x7fe48c1169f0_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x7fe48c116aa0_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fe48c116c90_0;
    %cmpi/e 1, 0, 8;
    %flag_get/vec4 6;
    %jmp/0 T_1.44, 6;
    %load/vec4 v0x7fe48c116d60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.44;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.42, 8;
    %vpi_call 2 195 "$display", "Mismatch at index 14: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 8'b11111101, 8'b00000100, v0x7fe48c116c90_0, v0x7fe48c116d60_0, 8'b00000001, 1'b0 {0 0 0};
    %load/vec4 v0x7fe48c116c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe48c116c00_0, 0, 32;
    %jmp T_1.43;
T_1.42 ;
    %vpi_call 2 200 "$display", "Test 14 passed!" {0 0 0};
T_1.43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe48c116b30_0, 0, 1;
    %pushi/vec4 253, 0, 8;
    %store/vec4 v0x7fe48c1169f0_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x7fe48c116aa0_0, 0, 8;
    %delay 2000, 0;
    %load/vec4 v0x7fe48c116c90_0;
    %cmpi/e 1, 0, 8;
    %flag_get/vec4 6;
    %jmp/0 T_1.47, 6;
    %load/vec4 v0x7fe48c116d60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.47;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.45, 8;
    %vpi_call 2 207 "$display", "Mismatch at index 15: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 8'b11111101, 8'b00000100, v0x7fe48c116c90_0, v0x7fe48c116d60_0, 8'b00000001, 1'b0 {0 0 0};
    %load/vec4 v0x7fe48c116c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe48c116c00_0, 0, 32;
    %jmp T_1.46;
T_1.45 ;
    %vpi_call 2 212 "$display", "Test 15 passed!" {0 0 0};
T_1.46 ;
    %load/vec4 v0x7fe48c116c00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.48, 4;
    %vpi_call 2 216 "$display", "All tests passed!" {0 0 0};
    %jmp T_1.49;
T_1.48 ;
    %vpi_call 2 218 "$display", "%0d mismatches out of %0d total tests.", v0x7fe48c116c00_0, 32'sb00000000000000000000000000010000 {0 0 0};
T_1.49 ;
    %vpi_call 2 219 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Bugs_addsubz_0_tb.v";
    "Self-consistency/modules/Bugs_addsubz.v";
