

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size b53b6270f884877780098b14ed4e45a9  /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_160_40/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_160_40/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_160_40/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_160_40/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_160_40/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_160_40/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x564ec0bc149e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_160_40/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_160_40/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x564ec0bc9270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x564ec0bc9500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x564ec0bc9790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x564ec0bc9a20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x564ec0bc9cb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x564ec0bc9f40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x564ec0bca1d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x564ec0bca460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x564ec0bca6e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x564ec0bca960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x564ec0bcabe0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x564ec0bcae60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x564ec0bcb0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x564ec0bcb360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x564ec0bcb5e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x564ec0bcb860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x564ec0bcba80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x564ec0bcbca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x564ec0bcbec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x564ec0bcc0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x564ec0bcc300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x564ec0bcc520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x564ec0bcc740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x564ec0bcc960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x564ec0bccb80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x564ec0bccda0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x564ec0bccfc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x564ec0bcd1e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x564ec0bcd400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x564ec0bcd620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x564ec0bcd840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x564ec0bcda60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x564ec0e65100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x564ec0e65140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x564ec0e65180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x564ec0e651c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x564ec0e64380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x564ec0e650e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x564ec0bd0900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x564ec0bd0920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x564ec0e650e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x564ec0bd0904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x564ec0e650f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffecb06fb30..

GPGPU-Sim PTX: cudaLaunch for 0x0x564ec0bc149e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (145,2,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 45127
gpu_sim_insn = 63937760
gpu_ipc =    1416.8405
gpu_tot_sim_cycle = 45127
gpu_tot_sim_insn = 63937760
gpu_tot_ipc =    1416.8405
gpu_tot_issued_cta = 290
gpu_occupancy = 12.3856% 
gpu_tot_occupancy = 12.3856% 
max_total_param_size = 0
gpu_stall_dramfull = 63695
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      10.9557
partiton_level_parallism_total  =      10.9557
partiton_level_parallism_util =      16.0540
partiton_level_parallism_util_total  =      16.0540
L2_BW  =     396.8610 GB/Sec
L2_BW_total  =     396.8610 GB/Sec
gpu_total_sim_rate=157095

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 5424, Miss = 5264, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 6288, Miss = 5968, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 6288, Miss = 5968, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 6288, Miss = 5968, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 6288, Miss = 5968, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 119
	L1D_cache_core[10]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 6288, Miss = 5968, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 61
	L1D_cache_core[17]: Access = 6288, Miss = 5968, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 6288, Miss = 5968, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 118
	L1D_cache_core[24]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 6288, Miss = 5968, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 6288, Miss = 5968, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 6288, Miss = 5968, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 31
	L1D_cache_core[29]: Access = 6288, Miss = 5968, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 227
	L1D_cache_core[30]: Access = 5424, Miss = 5264, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 85
	L1D_cache_core[32]: Access = 4512, Miss = 4432, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 6288, Miss = 5968, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 259
	L1D_cache_core[35]: Access = 6288, Miss = 5968, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 338
	L1D_cache_core[36]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 6288, Miss = 5968, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 4512, Miss = 4432, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 32
	L1D_cache_core[45]: Access = 4512, Miss = 4432, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 6288, Miss = 5968, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 282
	L1D_cache_core[47]: Access = 6288, Miss = 5968, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 98
	L1D_cache_core[48]: Access = 5424, Miss = 5264, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 5008, Miss = 4848, Miss_rate = 0.968, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 5424, Miss = 5264, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 5424, Miss = 5264, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 5104, Miss = 4784, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 5424, Miss = 5264, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 6288, Miss = 5968, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 4512, Miss = 4432, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 5424, Miss = 5264, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 6288, Miss = 5968, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 4512, Miss = 4432, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 6288, Miss = 5968, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 6288, Miss = 5968, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 136
	L1D_cache_core[69]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 4512, Miss = 4432, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 6288, Miss = 5968, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 5424, Miss = 5264, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 7200, Miss = 6800, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 6288, Miss = 5968, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 6288, Miss = 5968, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 217
	L1D_total_cache_accesses = 520400
	L1D_total_cache_misses = 494400
	L1D_total_cache_miss_rate = 0.9500
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2003
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 112032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12448
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 369920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 150480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369920

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2003
ctas_completed 290, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
3514, 3514, 3514, 3514, 3514, 3514, 3514, 3514, 
gpgpu_n_tot_thrd_icount = 65468416
gpgpu_n_tot_w_icount = 2045888
gpgpu_n_stall_shd_mem = 758633
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 124480
gpgpu_n_mem_write_global = 369920
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 300960
gpgpu_n_store_insn = 739840
gpgpu_n_shmem_insn = 4119936
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1595776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 274872
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 483761
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4224647	W0_Idle:1002906	W0_Scoreboard:4528619	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:720	W17:0	W18:0	W19:0	W20:19688	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2017680
single_issue_nums: WS0:509522	WS1:509522	WS2:509522	WS3:509522	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 995840 {8:124480,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14796800 {40:369920,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4979200 {40:124480,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2959360 {8:369920,}
maxmflatency = 5560 
max_icnt2mem_latency = 5395 
maxmrqlatency = 1335 
max_icnt2sh_latency = 465 
averagemflatency = 625 
avg_icnt2mem_latency = 359 
avg_mrq_latency = 99 
avg_icnt2sh_latency = 14 
mrq_lat_table:20195 	10740 	8997 	11056 	16545 	23135 	15936 	14095 	15419 	4071 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	102757 	165912 	165945 	48716 	5940 	5130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	49425 	71042 	69464 	84817 	122171 	74625 	13448 	4534 	4874 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	252746 	83992 	62326 	44096 	25503 	15421 	8357 	1959 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	23 	16 	6 	4 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        48        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        56        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        56        64        64        64        64        64        64        64        64        32 
dram[4]:        64        64        64        64        64        64        62        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32 
dram[6]:        64        64        64        64        64        64        54        64        64        64        64        64        64        64        64        42 
dram[7]:        64        64        64        64        64        64        56        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32 
dram[14]:        64        64        64        64        64        64        56        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        56        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        63        64        64        64        64        64        64        40        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        58        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        47        48 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        58        64        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     11994     12027     12275     12171     12581     12334     12863     13082     13305     11890     13813     12462     12247     12067     17223     17333 
dram[1]:     12167     12115     12327     12261     12644     12657     11818     12667     13454     11685     13873     12159     13786     11712     17219     17328 
dram[2]:     12064     12076     12440     12376     12616     12355     10880     12793     12500     12752     11494     13573     10697     12619     17244     17167 
dram[3]:     12196     12007     12359     12346     12553     12721     12226     12468     13380     13267     11900     12520     12241     13812     17240     17155 
dram[4]:     11870     12025     12429     12069     12629     12622     12965     13388     13166     13623     12119     12701     13151     12240     17288     17348 
dram[5]:     11909     12075     12050     12295     12683     12518     13033     13665     13832     11942     13439     12545     11353     11738     17313     17391 
dram[6]:     11823     12040     11950     12245     12636     12465     12705     12915     13809     12939     12853     11650     12165     12950     17264     17337 
dram[7]:     12035     12028     12405     12349     12617     12680     12428     13940     12063     12712     12854     12871     11929     12849     17236     17344 
dram[8]:     11955     12132     12315     12363     12584     12701     13551     13651     12161     13175     12506     13089     13645     12698     17254     17194 
dram[9]:     12066     12047     12365     12361     12750     12741     13122     13969     12088     13053     12312     12626     14672     12221     17243     17254 
dram[10]:     11995     11525     12365     12307     12550     11970     13301     11232     12826     12443     12340     15079     13571     12929     17158     17174 
dram[11]:     11927     12146     12369     12355     12530     11912     12210     12480     12558     13430     11926     13539     13136     12542     17147     17171 
dram[12]:     11982     11886     12393     12472     12432     11958     11760     11784     12895     13030     11846     13172     14407     13646     17264     17255 
dram[13]:     11951     11894     12369     12421     12488     12653     12392     12336     11420     12999     12231     12983     14552     13593     17250     17296 
dram[14]:     11904     11926     12356     12460     12755     12643     11828     12641     14546     12934     13135     13949     12298     13087     17285     17203 
dram[15]:     12008     11964     12305     12445     12645     12612     12043     11307     17375     13563     13272     17050     11667     12650     17289     17256 
dram[16]:     11858     12161     12126     12390     12335     12293     12069     17120     13473     12604     12061     12562     12852     11965     17244     17143 
dram[17]:     11851     12119     12207     12468     12369     12830     12637     12029     13401     13133     12654     12500     12806     12425     17259     17175 
dram[18]:     11946     12055     12002     11903     12378     12749     12963     12764     12029     13318     12766     11822     12089     12563     17167     17212 
dram[19]:     11954     11957     11673     12325     12576     12663     12947     12068     13131     12776     11915     12761     13223     12518     17076     17215 
dram[20]:     11768     12104     11789     12360     12342     11782     11348     12272     13098     13170     11795     13428     13077     11810     17251     17114 
dram[21]:     11826     11880     11954     12134     12424     11714     13271     11777     13526     12636     11738     13362     12828     12210     17305     17086 
dram[22]:     11934     12035     12456     12401     12147     12660     14468     11193     12884     13061     12915     13077     13456     12854     17293     17091 
dram[23]:     11961     11983     12436     12012     12318     12521     13162     10698     12846     12969     12853     12501     13297     12762     17280     17134 
dram[24]:     12087     12023     12455     11991     12465     12476     13605     12689     11825     12861     12180     11569     13550     11430     17148     17325 
dram[25]:     12074     12188     12382     12132     12565     12208     12984     12653     12159     12999     12026     11783     13436     13199     17094     17319 
dram[26]:     11428     12103     12116     12040     11648     12554     12069     12831     11140     12840     12594     11139     13186     13154     17102     17356 
dram[27]:     12037     11915     11824     11828     12695     12709     12353     12379     11597     13890     11664     12459     14321     11221     17187     17328 
dram[28]:     12131     11905     12124     12412     12533     12577     14950     13993     11674     12256     11737     11973     13672     11170     17052     17268 
dram[29]:     12091     11855     11789     12500     12239     12445     14915     11980     11279     13688     13612     11396     13662     11803     17043     17231 
dram[30]:     11984     12175     12204     12484     12543     12575     12859     12837     18254     13700     13438     12026     12327     12078     17044     17226 
dram[31]:     11951     12101     12280     12486     11946     12593     14673     14019     13379     12797     12611     11979     12012     12050     17123     17239 
average row accesses per activate:
dram[0]:  5.551724  5.508772  6.555555  6.206897  5.892857  6.509804  5.076923  5.094340  4.936170  4.913043  4.549020  4.833333  4.588235  4.571429  4.423077  3.924528 
dram[1]:  6.150943  6.211538  7.224490  6.509091  5.963636  6.301887  5.500000  5.294117  4.775510  5.181818  4.775510  4.829787  4.214286  4.607843  4.125000  4.113207 
dram[2]:  5.423729  6.367347  7.265306  7.098039  6.680000  6.958333  5.018868  5.510204  5.571429  4.734694  4.461538  4.956522  4.415094  4.640000  4.188679  4.377358 
dram[3]:  5.571429  5.732143  6.901961  7.098039  6.301887  6.509804  5.075472  5.294117  5.086957  5.066667  4.978724  4.708333  5.609756  4.377358  4.720000  4.461538 
dram[4]:  5.333333  5.517241  7.333333  6.629630  6.074074  6.916667  5.428571  5.480000  5.086957  5.227273  4.775510  5.255814  4.615385  4.600000  4.181818  4.595745 
dram[5]:  5.192983  6.240000  5.966102  6.464286  6.470588  6.600000  5.387755  5.240000  4.538462  5.181818  4.640000  5.043478  4.107143  4.000000  4.549020  4.240000 
dram[6]:  5.413793  6.038462  6.518518  6.169491  6.074074  6.185185  5.254902  5.375000  4.720000  4.750000  5.272727  5.209302  4.893617  4.851064  3.600000  5.111111 
dram[7]:  5.438597  5.960784  6.555555  6.392857  5.821429  6.111111  4.962963  5.469388  4.627451  4.640000  4.452830  5.255814  4.705883  4.956522  4.036364  4.313725 
dram[8]:  5.928571  6.111111  6.901961  6.481482  6.653061  6.264151  6.428571  4.905660  4.296296  4.808511  4.452830  4.936170  4.259259  4.452830  4.145454  4.226415 
dram[9]:  5.706897  6.851064  6.641510  6.603774  5.927273  6.775510  5.826087  4.800000  4.734694  4.808511  4.490566  4.791667  4.089286  4.333333  4.423077  4.408163 
dram[10]:  5.559322  6.076923  7.041667  6.481482  6.857143  6.036364  5.911111  6.000000  4.958333  4.708333  4.303571  4.640000  4.290909  4.958333  4.326923  4.160000 
dram[11]:  5.684210  6.520000  6.800000  7.160000  6.392157  6.346154  6.380952  5.056604  4.760000  5.045455  4.916667  4.893617  4.363636  4.538462  4.760000  4.076923 
dram[12]:  5.943396  6.367347  7.521739  6.769231  6.074074  6.384615  5.777778  5.500000  4.580000  4.693878  5.000000  4.893617  4.528302  4.250000  3.965517  4.431373 
dram[13]:  5.907407  5.886793  6.897959  7.019608  5.927273  6.549020  5.387755  4.962963  5.000000  4.913043  4.528302  4.936170  4.857143  4.816327  3.785714  4.142857 
dram[14]:  5.525424  6.072727  6.423077  6.245614  5.724138  6.074074  5.739130  5.541667  4.750000  5.302326  4.978724  4.893617  4.800000  4.538462  4.109091  4.074074 
dram[15]:  6.000000  6.192307  6.407407  6.807693  6.188679  6.470588  4.888889  5.387755  4.509804  5.066667  4.407407  5.066667  4.363636  4.775510  4.192307  5.111111 
dram[16]:  6.122449  5.571429  6.370370  7.333333  6.036364  7.130435  5.714286  5.913043  4.333333  4.576923  4.603774  5.021276  4.370370  4.956522  4.489796  4.521739 
dram[17]:  5.649123  6.075472  6.615385  6.603774  6.226415  6.392157  5.283019  5.132075  5.021276  4.734694  4.518518  4.415094  4.538462  4.461538  4.930233  4.956522 
dram[18]:  6.019231  6.416667  6.958333  7.333333  5.566667  6.560000  5.791667  5.056604  4.734694  4.576923  4.566038  4.370370  4.588235  5.021739  4.081633  4.833333 
dram[19]:  6.240000  6.115385  6.920000  7.250000  5.533333  5.689655  5.000000  5.400000  4.936170  4.720000  4.823529  4.791667  5.318182  4.392157  4.235294  4.352941 
dram[20]:  5.454545  6.520833  6.836735  7.000000  5.964286  6.230769  5.750000  5.215686  4.214286  4.857143  4.481482  4.760000  4.392157  4.680000  4.367347  4.122449 
dram[21]:  5.275862  5.740741  6.549020  7.733333  5.844828  5.927273  5.872340  5.018868  4.370370  4.775510  4.280702  4.666667  4.734694  4.775510  4.837209  4.319149 
dram[22]:  6.196078  6.340000  6.880000  6.980392  6.979592  6.226415  5.791667  5.115385  4.627451  5.108696  4.206897  4.760000  4.791667  4.720000  4.863636  5.022222 
dram[23]:  5.924528  6.869565  7.234043  6.679245  5.516129  6.640000  6.177778  5.666667  4.775510  4.370370  4.392857  4.528302  4.440000  4.916667  4.565217  4.301887 
dram[24]:  5.851852  6.196078  7.142857  6.629630  6.072727  6.259259  5.500000  5.428571  4.538462  4.893617  4.098361  4.627451  5.227273  4.875000  4.074074  5.000000 
dram[25]:  5.129032  6.913043  7.291667  6.555555  5.928571  6.423077  5.236363  5.056604  4.680000  4.653061  4.203390  4.210526  4.851064  4.627451  4.109091  4.888889 
dram[26]:  6.571429  6.038462  6.807693  6.679245  6.148148  6.680000  5.396226  5.659575  4.600000  4.461538  4.385965  4.666667  5.043478  4.775510  4.313725  4.408163 
dram[27]:  6.081633  6.869565  7.446808  7.224490  5.627119  6.226415  5.538462  4.962963  4.693878  4.693878  4.271186  4.816327  4.775510  4.857143  4.000000  3.962264 
dram[28]:  6.541667  6.000000  7.446808  7.080000  6.111111  6.423077  5.632653  5.360000  4.538462  4.936170  4.464286  4.370370  4.588235  4.490566  4.638298  4.078432 
dram[29]:  5.851852  5.884615  6.820000  6.716981  6.734694  6.111111  5.384615  5.056604  4.854167  4.509804  4.350877  4.588235  4.760000  4.339622  4.772727  4.520000 
dram[30]:  6.000000  6.037037  6.603774  6.275862  6.423077  6.857143  5.461538  5.744681  4.680000  5.000000  4.392857  4.600000  4.588235  4.640000  4.408163  4.452830 
dram[31]:  5.923077  5.535714  6.846154  7.000000  6.109091  6.259259  5.461538  5.333333  4.740000  4.431373  4.509091  4.588235  4.734694  4.893617  4.608696  4.553192 
average row locality = 140256/26152 = 5.363108
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       208       208       248       248       224       232       168       168       128       128       128       128       128       120       120       104 
dram[1]:       216       220       248       248       224       232       168       168       128       128       128       128       128       128       120       112 
dram[2]:       208       212       248       248       232       232       168       168       128       128       128       128       128       128       112       128 
dram[3]:       200       216       248       248       232       232       168       168       128       128       128       128       128       128       120       128 
dram[4]:       192       216       248       248       224       232       168       168       128       128       128       128       128       128       120       112 
dram[5]:       184       208       248       248       224       232       168       160       128       128       128       128       120       128       120       112 
dram[6]:       200       208       248       248       224       232       168       160       128       128       128       128       120       128       120       128 
dram[7]:       196       200       248       248       224       232       168       168       128       128       128       128       128       128       112       116 
dram[8]:       216       224       248       240       224       232       176       160       128       128       128       128       120       128       120       120 
dram[9]:       216       216       248       240       224       232       176       160       128       128       128       128       120       128       120       112 
dram[10]:       216       208       240       240       232       232       176       168       128       128       128       128       128       128       120       104 
dram[11]:       208       216       240       248       224       232       176       168       128       128       128       128       128       128       128       108 
dram[12]:       200       208       240       248       224       232       168       168       128       128       128       128       128       128       120       120 
dram[13]:       208       208       232       248       224       232       168       168       128       128       128       128       128       128       104       124 
dram[14]:       212       224       232       248       224       232       168       168       128       128       128       128       128       128       120       112 
dram[15]:       224       216       240       248       224       232       168       168       128       128       128       128       128       124       112       120 
dram[16]:       200       208       240       248       224       224       176       168       128       128       128       128       128       128       120       108 
dram[17]:       216       216       240       248       224       224       176       168       128       128       128       128       128       128       112       128 
dram[18]:       208       208       232       248       224       224       176       168       128       128       128       128       128       128        96       128 
dram[19]:       208       216       240       248       224       224       176       168       128       128       128       128       128       120       112       120 
dram[20]:       192       212       232       248       224       224       176       168       128       128       128       128       120       128       112       100 
dram[21]:       200       208       232       248       224       224       176       168       128       128       128       128       128       128       104       104 
dram[22]:       208       216       240       248       232       232       176       168       128       128       128       128       128       128       112       128 
dram[23]:       208       216       240       248       232       232       176       168       128       128       128       128       120       128       112       128 
dram[24]:       208       216       248       248       224       232       184       168       128       128       128       128       128       128       120       112 
dram[25]:       208       220       248       248       224       232       184       168       128       128       128       128       128       128       120       120 
dram[26]:       216       212       248       248       224       232       184       168       128       128       128       128       128       128       120       112 
dram[27]:       192       216       248       248       224       232       184       168       128       128       128       128       128       128       120       104 
dram[28]:       208       208       248       248       224       232       176       168       128       128       128       128       128       128       120       104 
dram[29]:       208       208       240       248       224       232       176       168       128       128       128       128       128       120       112       120 
dram[30]:       208       224       248       248       224       232       184       168       128       128       128       128       128       128       120       128 
dram[31]:       200       208       248       248       224       232       184       168       128       128       128       128       128       128       120       112 
total dram reads = 86548
bank skew: 248/96 = 2.58
chip skew: 2752/2648 = 1.04
number of total write accesses:
dram[0]:       456       424       424       448       424       400       384       408       416       392       416       416       424       416       440       416 
dram[1]:       440       412       424       440       416       408       384       408       424       400       424       396       432       428       444       424 
dram[2]:       448       400       432       456       408       408       392       408       424       416       416       400       424       416       440       416 
dram[3]:       448       420       416       456       408       400       404       408       424       400       424       392       408       416       464       416 
dram[4]:       448       416       416       440       416       400       392       424       424       408       424       392       448       408       440       416 
dram[5]:       448       416       416       456       424       392       384       408       432       400       416       416       440       416       448       400 
dram[6]:       456       424       416       464       416       408       400       392       432       400       416       384       440       400       456       408 
dram[7]:       456       416       424       440       408       392       400       400       432       416       432       392       448       400       440       416 
dram[8]:       464       424       416       440       408       400       376       400       416       392       432       416       440       432       432       416 
dram[9]:       460       424       416       440       408       400       368       416       416       392       440       408       436       424       440       416 
dram[10]:       448       432       392       440       416       400       360       408       440       392       452       416       432       440       420       416 
dram[11]:       464       440       400       440       408       392       368       400       440       376       432       408       448       432       440       416 
dram[12]:       460       416       424       416       416       400       368       384       404       408       448       408       448       440       440       424 
dram[13]:       444       416       424       440       408       408       384       400       388       392       448       416       440       432       432       432 
dram[14]:       456       440       408       432       432       384       384       392       400       400       424       408       448       432       424       432 
dram[15]:       448       424       424       424       416       392       384       384       408       400       440       400       448       440       424       440 
dram[16]:       400       416       416       416       432       416       416       416       424       440       464       432       432       400       400       400 
dram[17]:       424       424       416       408       424       408       416       416       432       416       464       424       432       416       400       400 
dram[18]:       420       400       408       416       440       416       408       400       416       440       456       432       424       412       416       416 
dram[19]:       416       408       424       400       432       424       416       408       416       432       472       408       424       416       416       408 
dram[20]:       432       404       412       408       440       400       400       392       432       440       456       440       416       424       408       408 
dram[21]:       424       408       408       400       460       408       400       392       432       424       464       440       416       424       416       396 
dram[22]:       432       404       416       432       440       392       408       392       432       428       464       440       408       432       408       392 
dram[23]:       424       400       400       424       440       400       408       416       424       432       472       448       408       432       392       400 
dram[24]:       432       400       408       440       440       424       408       392       432       408       488       432       408       424       400       392 
dram[25]:       440       392       408       424       432       408       416       400       424       400       480       448       400       432       424       400 
dram[26]:       424       408       424       424       432       408       408       392       408       416       488       440       416       424       400       416 
dram[27]:       424       400       408       424       432       392       416       400       408       408       496       432       424       440       400       424 
dram[28]:       424       392       408       424       424       408       400       400       432       416       488       432       424       440       392       416 
dram[29]:       432       392       404       432       424       392       416       400       420       408       480       424       440       440       392       424 
dram[30]:       416       408       408       464       440       416       400       408       424       408       472       408       424       416       384       432 
dram[31]:       432       408       432       436       448       424       400       416       436       392       480       424       416       408       368       408 
total dram writes = 214832
bank skew: 496/360 = 1.38
chip skew: 6728/6696 = 1.00
average mf latency per bank:
dram[0]:        699       727       778       716       765       817      2473      4183       894       951       935       923       778       789       740       747
dram[1]:        709       753       781       749       807       836      2516      4228       904       958      1017      1030       792       758       743       757
dram[2]:        717       755       795       745       811       831      2576      4177       893       954       937       987       770       780       712       744
dram[3]:        725       714       804       772       792       814      2777      4184       878       948       910      1017       788       790       679       724
dram[4]:        734       722       765       813       793       826      3551      1432       874       923       928      1014       739       808       714       777
dram[5]:        730       749       763       769       825       820      3789      1466       888       913       973       933       758       796       698       779
dram[6]:        740       754       747       721       805       774      2354      1512       861       928       933       981       709       821       718       737
dram[7]:        734       745       771       736       812       798      2286      1451       867       902       898      1000       700       805       743       766
dram[8]:        682       748       775       827       830       782       858      4402       925       927       888       947       777       782       694       715
dram[9]:        672       745       785       799       781       792       913      4251       961       936       872       911       778       798       705       727
dram[10]:        678       696       829       744       778       782       922      3889       885       944       845       933       748       746       728       727
dram[11]:        686       676       833       766       822       793       875      4067       848       939       899       950       735       779       685       724
dram[12]:        676       741       766       777       741       786      2975      4334       885       839       897       896       745       705       695       709
dram[13]:        687       750       811       734       745       799      2841      4273       939       922       896       932       753       755       725       684
dram[14]:        713       692       815       770       719       825      2785      4359       896       905       891       888       730       739       714       696
dram[15]:        709       755       744       786       746       844      3026      4396       913       933       895       958       744       707       735       677
dram[16]:        763       738       770       760       810       750       824      4035       882       867       836       881       746       821       716       773
dram[17]:        734       711       780       811       818       795       803      4015       841       913       819       907       737       795       747       750
dram[18]:        749       756       774       773       752       759       854      4110       871       895       842       892       745       777       768       745
dram[19]:        748       751       767       801       778       764       823      4099       898       866       829       944       763       787       733       760
dram[20]:        714       754       764       777       744       794       806      4049       861       840       857       907       810       727       782       746
dram[21]:        753       766       804       803       718       769       852      3993       865       872       851       898       806       777       803       789
dram[22]:        762       744       812       739       753       804       849      4107       898       849       795       920       825       737       765       730
dram[23]:        757       756       813       763       761       805       806      4010       884       837       791       850       806       726       777       725
dram[24]:        724       755       809       764       733       810      1663      3491       892       904       830       924       790       769       808       807
dram[25]:        738       732       811       763       762       804      1531      3644       890       947       823       887       797       740       719       743
dram[26]:        767       757       795       770       747       776      1529      3827       911       882       814       897       777       742       778       758
dram[27]:        761       768       779       760       738       810      1502      3689       912       850       778       889       757       726       790       755
dram[28]:        726       807       787       771       810       785       868      3319       880       902       824       910       766       764       788       778
dram[29]:        722       807       840       778       789       773       829      3152       910       923       842       924       726       754       796       742
dram[30]:        747       743       799       707       789       742      1510      3157       957       910       864       966       748       812       785       713
dram[31]:        724       742       772       727       758       756      1590      3175       899       886       849       920       765       806       842       762
maximum mf latency per bank:
dram[0]:       1303      1228      1960      1401      1438      1868      1746      5471      1572      1634      1544      1602      1846      1812      1492      1345
dram[1]:       1611      1603      1498      1763      1760      2271      1794      5498      1825      1772      1812      2132      1971      1969      1419      1535
dram[2]:       1278      1457      1498      1541      1500      1774      1982      5498      1576      1686      1563      1937      1855      1890      1372      1321
dram[3]:       1335      1467      1480      1959      1511      1657      2600      5477      1687      1642      1710      1737      1615      1639      1568      1283
dram[4]:       1426      1410      1304      1653      1597      1557      4182      1436      1610      1712      1665      1787      1953      1588      1461      1439
dram[5]:       1312      1393      1332      1507      2067      1488      4370      1497      1976      1547      2106      1803      1837      1705      1486      1557
dram[6]:       1353      1374      1452      1507      1620      1516      1740      1284      1687      1705      1659      1658      1603      1600      1344      1358
dram[7]:       1372      1365      1609      1503      2014      1586      1766      1363      1586      1758      1625      1874      1563      1592      1529      1247
dram[8]:       1445      1325      1379      1866      1495      1503      1325      5523      1612      1414      1624      1887      1625      1830      1199      1211
dram[9]:       1263      1326      1310      1856      1470      1468      1587      5560      1811      1551      1550      1627      1724      1938      1292      1398
dram[10]:       1543      1306      1408      1434      1552      1493      1381      4911      1783      1796      1594      1676      1585      1614      1333      1175
dram[11]:       1527      1265      1471      1446      1522      1444      1363      5113      1465      1433      1726      1562      1505      1507      1291      1161
dram[12]:       1330      1470      1347      1305      1541      1483      2625      5477      1384      1388      1493      1401      1666      1370      1135      1112
dram[13]:       1300      1219      1471      1403      1312      1524      2410      5526      1376      1355      1727      1631      1560      1689      1170      1268
dram[14]:       1363      1292      1178      1518      1320      1231      2652      5560      1522      1329      1465      1489      1537      1402      1172      1288
dram[15]:       1249      1584      1375      1999      1377      1610      2840      5559      1680      1770      1980      1656      1506      1598      1347      1293
dram[16]:       1031      1489      1319      1326      1760      1482      1556      5337      1913      1801      1524      1515      1605      1425      1214      1125
dram[17]:       1138      1295      1506      1737      1814      1770      1503      5337      1476      1522      1521      1845      1546      1691      1217      1218
dram[18]:       1356      1155      1391      1489      1697      1475      1694      5324      1581      1814      1627      1733      1626      1619      1209      1258
dram[19]:       1595      1570      1306      1854      1932      1486      1568      5361      1562      1975      1601      1559      1538      1501      1173      1222
dram[20]:       1291      1278      1446      1497      1803      1649      1373      5156      1896      1913      1893      1653      1557      1703      1292      1192
dram[21]:       1338      1194      1340      1924      1710      1463      1383      4924      1874      1655      1848      1598      1555      1799      1359      1365
dram[22]:       1473      1370      1456      1460      1872      1842      1770      5035      1858      1825      1742      1638      1663      1713      1326      1410
dram[23]:       1330      1436      1495      1580      1627      1378      1326      5282      1561      1740      1641      1549      1596      1471      1120      1257
dram[24]:       1507      1624      1909      1710      1735      1676      1495      3726      1806      1774      1743      1704      1719      1675      1280      1572
dram[25]:       1702      1474      1724      1570      1705      1557      1622      4129      1759      1710      1653      1636      1578      1546      1045      1526
dram[26]:       1712      1180      2186      1568      1629      1484      1358      4504      1814      1859      1831      1897      1618      1687      1193      1664
dram[27]:       1594      1412      1822      1558      1686      1538      1556      4583      1676      1693      1670      1626      1577      1559      1334      1544
dram[28]:       1621      1393      1350      1414      1805      1528      1523      3485      1814      1831      1777      1778      1761      1718      1217      1124
dram[29]:       1392      1251      1482      1549      1775      1596      1505      3510      1631      1970      1877      1975      1515      1449      1275       995
dram[30]:       1491      1494      1424      1458      2082      1758      1380      3162      1745      1805      1828      1829      1702      1787      1207      1442
dram[31]:       1327      1434      1426      1527      1696      1792      1463      3536      1881      1575      1750      1733      1952      1662      1378      1599
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=24021 n_act=836 n_pre=820 n_ref_event=0 n_req=4364 n_rd=2688 n_rd_L2_A=0 n_write=0 n_wr_bk=6704 bw_util=0.2772
n_activity=14864 dram_eff=0.6319
bk0: 208a 28926i bk1: 208a 29170i bk2: 248a 29020i bk3: 248a 29249i bk4: 224a 29066i bk5: 232a 29534i bk6: 168a 29888i bk7: 168a 29795i bk8: 128a 29470i bk9: 128a 29978i bk10: 128a 30232i bk11: 128a 29471i bk12: 128a 29855i bk13: 120a 30058i bk14: 120a 29626i bk15: 104a 30045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808433
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.551313
Bank_Level_Parallism = 5.276748
Bank_Level_Parallism_Col = 4.500079
Bank_Level_Parallism_Ready = 2.810796
write_to_read_ratio_blp_rw_average = 0.739378
GrpLevelPara = 2.564010 

BW Util details:
bwutil = 0.277173 
total_CMD = 33885 
util_bw = 9392 
Wasted_Col = 3451 
Wasted_Row = 1018 
Idle = 20024 

BW Util Bottlenecks: 
RCDc_limit = 357 
RCDWRc_limit = 1813 
WTRc_limit = 773 
RTWc_limit = 3349 
CCDLc_limit = 2652 
rwq = 0 
CCDLc_limit_alone = 2181 
WTRc_limit_alone = 678 
RTWc_limit_alone = 2973 

Commands details: 
total_CMD = 33885 
n_nop = 24021 
Read = 2688 
Write = 0 
L2_Alloc = 0 
L2_WB = 6704 
n_act = 836 
n_pre = 820 
n_ref = 0 
n_req = 4364 
total_req = 9392 

Dual Bus Interface Util: 
issued_total_row = 1656 
issued_total_col = 9392 
Row_Bus_Util =  0.048871 
CoL_Bus_Util = 0.277173 
Either_Row_CoL_Bus_Util = 0.291102 
Issued_on_Two_Bus_Simul_Util = 0.034942 
issued_two_Eff = 0.120032 
queue_avg = 9.608912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.60891
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=23989 n_act=821 n_pre=805 n_ref_event=0 n_req=4400 n_rd=2724 n_rd_L2_A=0 n_write=0 n_wr_bk=6704 bw_util=0.2782
n_activity=14794 dram_eff=0.6373
bk0: 216a 28860i bk1: 220a 29191i bk2: 248a 28779i bk3: 248a 28508i bk4: 224a 28785i bk5: 232a 29590i bk6: 168a 29932i bk7: 168a 29707i bk8: 128a 29704i bk9: 128a 29327i bk10: 128a 29308i bk11: 128a 29370i bk12: 128a 28779i bk13: 128a 29556i bk14: 120a 28808i bk15: 112a 29076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813409
Row_Buffer_Locality_read = 0.970631
Row_Buffer_Locality_write = 0.557876
Bank_Level_Parallism = 5.719233
Bank_Level_Parallism_Col = 4.929479
Bank_Level_Parallism_Ready = 3.181799
write_to_read_ratio_blp_rw_average = 0.745751
GrpLevelPara = 2.616708 

BW Util details:
bwutil = 0.278235 
total_CMD = 33885 
util_bw = 9428 
Wasted_Col = 3559 
Wasted_Row = 875 
Idle = 20023 

BW Util Bottlenecks: 
RCDc_limit = 313 
RCDWRc_limit = 1882 
WTRc_limit = 954 
RTWc_limit = 3953 
CCDLc_limit = 2904 
rwq = 0 
CCDLc_limit_alone = 2424 
WTRc_limit_alone = 820 
RTWc_limit_alone = 3607 

Commands details: 
total_CMD = 33885 
n_nop = 23989 
Read = 2724 
Write = 0 
L2_Alloc = 0 
L2_WB = 6704 
n_act = 821 
n_pre = 805 
n_ref = 0 
n_req = 4400 
total_req = 9428 

Dual Bus Interface Util: 
issued_total_row = 1626 
issued_total_col = 9428 
Row_Bus_Util =  0.047986 
CoL_Bus_Util = 0.278235 
Either_Row_CoL_Bus_Util = 0.292047 
Issued_on_Two_Bus_Simul_Util = 0.034174 
issued_two_Eff = 0.117017 
queue_avg = 10.242880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.2429
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=24034 n_act=806 n_pre=790 n_ref_event=0 n_req=4400 n_rd=2724 n_rd_L2_A=0 n_write=0 n_wr_bk=6704 bw_util=0.2782
n_activity=14515 dram_eff=0.6495
bk0: 208a 29199i bk1: 212a 29714i bk2: 248a 29062i bk3: 248a 28709i bk4: 232a 29511i bk5: 232a 28965i bk6: 168a 29588i bk7: 168a 29416i bk8: 128a 30122i bk9: 128a 30032i bk10: 128a 29776i bk11: 128a 29636i bk12: 128a 29451i bk13: 128a 29225i bk14: 112a 29466i bk15: 128a 28624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816818
Row_Buffer_Locality_read = 0.972467
Row_Buffer_Locality_write = 0.563842
Bank_Level_Parallism = 5.590475
Bank_Level_Parallism_Col = 4.810992
Bank_Level_Parallism_Ready = 2.971998
write_to_read_ratio_blp_rw_average = 0.745240
GrpLevelPara = 2.611339 

BW Util details:
bwutil = 0.278235 
total_CMD = 33885 
util_bw = 9428 
Wasted_Col = 3328 
Wasted_Row = 850 
Idle = 20279 

BW Util Bottlenecks: 
RCDc_limit = 274 
RCDWRc_limit = 1672 
WTRc_limit = 733 
RTWc_limit = 3439 
CCDLc_limit = 2669 
rwq = 0 
CCDLc_limit_alone = 2168 
WTRc_limit_alone = 632 
RTWc_limit_alone = 3039 

Commands details: 
total_CMD = 33885 
n_nop = 24034 
Read = 2724 
Write = 0 
L2_Alloc = 0 
L2_WB = 6704 
n_act = 806 
n_pre = 790 
n_ref = 0 
n_req = 4400 
total_req = 9428 

Dual Bus Interface Util: 
issued_total_row = 1596 
issued_total_col = 9428 
Row_Bus_Util =  0.047100 
CoL_Bus_Util = 0.278235 
Either_Row_CoL_Bus_Util = 0.290719 
Issued_on_Two_Bus_Simul_Util = 0.034617 
issued_two_Eff = 0.119074 
queue_avg = 9.574295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.5743
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=24010 n_act=804 n_pre=788 n_ref_event=0 n_req=4404 n_rd=2728 n_rd_L2_A=0 n_write=0 n_wr_bk=6704 bw_util=0.2784
n_activity=14750 dram_eff=0.6395
bk0: 200a 29002i bk1: 216a 28937i bk2: 248a 29101i bk3: 248a 28252i bk4: 232a 29030i bk5: 232a 29246i bk6: 168a 29211i bk7: 168a 29225i bk8: 128a 29341i bk9: 128a 29883i bk10: 128a 29295i bk11: 128a 28982i bk12: 128a 30134i bk13: 128a 29223i bk14: 120a 29769i bk15: 128a 29462i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817439
Row_Buffer_Locality_read = 0.968475
Row_Buffer_Locality_write = 0.571599
Bank_Level_Parallism = 5.693731
Bank_Level_Parallism_Col = 4.953213
Bank_Level_Parallism_Ready = 3.180980
write_to_read_ratio_blp_rw_average = 0.747107
GrpLevelPara = 2.613166 

BW Util details:
bwutil = 0.278353 
total_CMD = 33885 
util_bw = 9432 
Wasted_Col = 3413 
Wasted_Row = 937 
Idle = 20103 

BW Util Bottlenecks: 
RCDc_limit = 356 
RCDWRc_limit = 1729 
WTRc_limit = 601 
RTWc_limit = 3698 
CCDLc_limit = 2621 
rwq = 0 
CCDLc_limit_alone = 2188 
WTRc_limit_alone = 542 
RTWc_limit_alone = 3324 

Commands details: 
total_CMD = 33885 
n_nop = 24010 
Read = 2728 
Write = 0 
L2_Alloc = 0 
L2_WB = 6704 
n_act = 804 
n_pre = 788 
n_ref = 0 
n_req = 4404 
total_req = 9432 

Dual Bus Interface Util: 
issued_total_row = 1592 
issued_total_col = 9432 
Row_Bus_Util =  0.046982 
CoL_Bus_Util = 0.278353 
Either_Row_CoL_Bus_Util = 0.291427 
Issued_on_Two_Bus_Simul_Util = 0.033909 
issued_two_Eff = 0.116354 
queue_avg = 9.660794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.66079
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=24023 n_act=804 n_pre=788 n_ref_event=0 n_req=4374 n_rd=2696 n_rd_L2_A=0 n_write=0 n_wr_bk=6712 bw_util=0.2776
n_activity=14579 dram_eff=0.6453
bk0: 192a 28758i bk1: 216a 29341i bk2: 248a 29122i bk3: 248a 28986i bk4: 224a 28903i bk5: 232a 28884i bk6: 168a 28915i bk7: 168a 29232i bk8: 128a 29245i bk9: 128a 29532i bk10: 128a 29291i bk11: 128a 29492i bk12: 128a 29355i bk13: 128a 29742i bk14: 120a 29158i bk15: 112a 29720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816187
Row_Buffer_Locality_read = 0.969214
Row_Buffer_Locality_write = 0.570322
Bank_Level_Parallism = 5.788168
Bank_Level_Parallism_Col = 5.064104
Bank_Level_Parallism_Ready = 3.233844
write_to_read_ratio_blp_rw_average = 0.739313
GrpLevelPara = 2.679641 

BW Util details:
bwutil = 0.277645 
total_CMD = 33885 
util_bw = 9408 
Wasted_Col = 3259 
Wasted_Row = 957 
Idle = 20261 

BW Util Bottlenecks: 
RCDc_limit = 334 
RCDWRc_limit = 1744 
WTRc_limit = 722 
RTWc_limit = 3954 
CCDLc_limit = 2641 
rwq = 0 
CCDLc_limit_alone = 2169 
WTRc_limit_alone = 648 
RTWc_limit_alone = 3556 

Commands details: 
total_CMD = 33885 
n_nop = 24023 
Read = 2696 
Write = 0 
L2_Alloc = 0 
L2_WB = 6712 
n_act = 804 
n_pre = 788 
n_ref = 0 
n_req = 4374 
total_req = 9408 

Dual Bus Interface Util: 
issued_total_row = 1592 
issued_total_col = 9408 
Row_Bus_Util =  0.046982 
CoL_Bus_Util = 0.277645 
Either_Row_CoL_Bus_Util = 0.291043 
Issued_on_Two_Bus_Simul_Util = 0.033584 
issued_two_Eff = 0.115392 
queue_avg = 10.161576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.1616
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=24063 n_act=829 n_pre=813 n_ref_event=0 n_req=4342 n_rd=2664 n_rd_L2_A=0 n_write=0 n_wr_bk=6712 bw_util=0.2767
n_activity=14797 dram_eff=0.6336
bk0: 184a 29027i bk1: 208a 29797i bk2: 248a 28810i bk3: 248a 29094i bk4: 224a 28672i bk5: 232a 29157i bk6: 168a 29147i bk7: 160a 29492i bk8: 128a 29096i bk9: 128a 29536i bk10: 128a 29066i bk11: 128a 29299i bk12: 120a 29528i bk13: 128a 29310i bk14: 120a 29183i bk15: 112a 29715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809074
Row_Buffer_Locality_read = 0.970345
Row_Buffer_Locality_write = 0.553039
Bank_Level_Parallism = 5.697824
Bank_Level_Parallism_Col = 4.944135
Bank_Level_Parallism_Ready = 3.048635
write_to_read_ratio_blp_rw_average = 0.758266
GrpLevelPara = 2.655064 

BW Util details:
bwutil = 0.276701 
total_CMD = 33885 
util_bw = 9376 
Wasted_Col = 3438 
Wasted_Row = 976 
Idle = 20095 

BW Util Bottlenecks: 
RCDc_limit = 328 
RCDWRc_limit = 1845 
WTRc_limit = 744 
RTWc_limit = 4188 
CCDLc_limit = 2844 
rwq = 0 
CCDLc_limit_alone = 2258 
WTRc_limit_alone = 635 
RTWc_limit_alone = 3711 

Commands details: 
total_CMD = 33885 
n_nop = 24063 
Read = 2664 
Write = 0 
L2_Alloc = 0 
L2_WB = 6712 
n_act = 829 
n_pre = 813 
n_ref = 0 
n_req = 4342 
total_req = 9376 

Dual Bus Interface Util: 
issued_total_row = 1642 
issued_total_col = 9376 
Row_Bus_Util =  0.048458 
CoL_Bus_Util = 0.276701 
Either_Row_CoL_Bus_Util = 0.289863 
Issued_on_Two_Bus_Simul_Util = 0.035296 
issued_two_Eff = 0.121767 
queue_avg = 9.864660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.86466
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=24031 n_act=819 n_pre=803 n_ref_event=0 n_req=4374 n_rd=2696 n_rd_L2_A=0 n_write=0 n_wr_bk=6712 bw_util=0.2776
n_activity=14916 dram_eff=0.6307
bk0: 200a 29290i bk1: 208a 29526i bk2: 248a 29063i bk3: 248a 28540i bk4: 224a 29277i bk5: 232a 29589i bk6: 168a 28705i bk7: 160a 29967i bk8: 128a 29272i bk9: 128a 29816i bk10: 128a 29567i bk11: 128a 29913i bk12: 120a 29971i bk13: 128a 30078i bk14: 120a 29080i bk15: 128a 29793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812757
Row_Buffer_Locality_read = 0.971439
Row_Buffer_Locality_write = 0.557807
Bank_Level_Parallism = 5.447008
Bank_Level_Parallism_Col = 4.718590
Bank_Level_Parallism_Ready = 2.923257
write_to_read_ratio_blp_rw_average = 0.747789
GrpLevelPara = 2.603493 

BW Util details:
bwutil = 0.277645 
total_CMD = 33885 
util_bw = 9408 
Wasted_Col = 3391 
Wasted_Row = 986 
Idle = 20100 

BW Util Bottlenecks: 
RCDc_limit = 289 
RCDWRc_limit = 1756 
WTRc_limit = 852 
RTWc_limit = 3278 
CCDLc_limit = 2580 
rwq = 0 
CCDLc_limit_alone = 2189 
WTRc_limit_alone = 747 
RTWc_limit_alone = 2992 

Commands details: 
total_CMD = 33885 
n_nop = 24031 
Read = 2696 
Write = 0 
L2_Alloc = 0 
L2_WB = 6712 
n_act = 819 
n_pre = 803 
n_ref = 0 
n_req = 4374 
total_req = 9408 

Dual Bus Interface Util: 
issued_total_row = 1622 
issued_total_col = 9408 
Row_Bus_Util =  0.047868 
CoL_Bus_Util = 0.277645 
Either_Row_CoL_Bus_Util = 0.290807 
Issued_on_Two_Bus_Simul_Util = 0.034706 
issued_two_Eff = 0.119342 
queue_avg = 9.420717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.42072
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=24043 n_act=831 n_pre=815 n_ref_event=0 n_req=4358 n_rd=2680 n_rd_L2_A=0 n_write=0 n_wr_bk=6712 bw_util=0.2772
n_activity=14944 dram_eff=0.6285
bk0: 196a 29075i bk1: 200a 29413i bk2: 248a 29227i bk3: 248a 29042i bk4: 224a 28899i bk5: 232a 28866i bk6: 168a 29429i bk7: 168a 30250i bk8: 128a 29621i bk9: 128a 29687i bk10: 128a 29470i bk11: 128a 29598i bk12: 128a 29272i bk13: 128a 30334i bk14: 112a 30391i bk15: 116a 29830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809316
Row_Buffer_Locality_read = 0.969030
Row_Buffer_Locality_write = 0.554231
Bank_Level_Parallism = 5.401895
Bank_Level_Parallism_Col = 4.597244
Bank_Level_Parallism_Ready = 2.903109
write_to_read_ratio_blp_rw_average = 0.748724
GrpLevelPara = 2.593937 

BW Util details:
bwutil = 0.277173 
total_CMD = 33885 
util_bw = 9392 
Wasted_Col = 3400 
Wasted_Row = 928 
Idle = 20165 

BW Util Bottlenecks: 
RCDc_limit = 342 
RCDWRc_limit = 1724 
WTRc_limit = 703 
RTWc_limit = 3074 
CCDLc_limit = 2621 
rwq = 0 
CCDLc_limit_alone = 2231 
WTRc_limit_alone = 607 
RTWc_limit_alone = 2780 

Commands details: 
total_CMD = 33885 
n_nop = 24043 
Read = 2680 
Write = 0 
L2_Alloc = 0 
L2_WB = 6712 
n_act = 831 
n_pre = 815 
n_ref = 0 
n_req = 4358 
total_req = 9392 

Dual Bus Interface Util: 
issued_total_row = 1646 
issued_total_col = 9392 
Row_Bus_Util =  0.048576 
CoL_Bus_Util = 0.277173 
Either_Row_CoL_Bus_Util = 0.290453 
Issued_on_Two_Bus_Simul_Util = 0.035296 
issued_two_Eff = 0.121520 
queue_avg = 9.011480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.01148
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=24017 n_act=828 n_pre=812 n_ref_event=0 n_req=4396 n_rd=2720 n_rd_L2_A=0 n_write=0 n_wr_bk=6704 bw_util=0.2781
n_activity=14392 dram_eff=0.6548
bk0: 216a 29465i bk1: 224a 28891i bk2: 248a 29390i bk3: 240a 28666i bk4: 224a 29364i bk5: 232a 28913i bk6: 176a 29870i bk7: 160a 29149i bk8: 128a 29336i bk9: 128a 30144i bk10: 128a 29696i bk11: 128a 29114i bk12: 120a 29560i bk13: 128a 29119i bk14: 120a 29318i bk15: 120a 29435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811647
Row_Buffer_Locality_read = 0.971324
Row_Buffer_Locality_write = 0.552506
Bank_Level_Parallism = 5.733423
Bank_Level_Parallism_Col = 4.877924
Bank_Level_Parallism_Ready = 2.997878
write_to_read_ratio_blp_rw_average = 0.738261
GrpLevelPara = 2.677940 

BW Util details:
bwutil = 0.278117 
total_CMD = 33885 
util_bw = 9424 
Wasted_Col = 3226 
Wasted_Row = 802 
Idle = 20433 

BW Util Bottlenecks: 
RCDc_limit = 305 
RCDWRc_limit = 1608 
WTRc_limit = 712 
RTWc_limit = 3533 
CCDLc_limit = 2628 
rwq = 0 
CCDLc_limit_alone = 2139 
WTRc_limit_alone = 627 
RTWc_limit_alone = 3129 

Commands details: 
total_CMD = 33885 
n_nop = 24017 
Read = 2720 
Write = 0 
L2_Alloc = 0 
L2_WB = 6704 
n_act = 828 
n_pre = 812 
n_ref = 0 
n_req = 4396 
total_req = 9424 

Dual Bus Interface Util: 
issued_total_row = 1640 
issued_total_col = 9424 
Row_Bus_Util =  0.048399 
CoL_Bus_Util = 0.278117 
Either_Row_CoL_Bus_Util = 0.291220 
Issued_on_Two_Bus_Simul_Util = 0.035296 
issued_two_Eff = 0.121200 
queue_avg = 9.441611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.44161
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=24013 n_act=824 n_pre=808 n_ref_event=0 n_req=4380 n_rd=2704 n_rd_L2_A=0 n_write=0 n_wr_bk=6704 bw_util=0.2776
n_activity=14668 dram_eff=0.6414
bk0: 216a 29199i bk1: 216a 28984i bk2: 248a 28749i bk3: 240a 28750i bk4: 224a 29421i bk5: 232a 29542i bk6: 176a 29393i bk7: 160a 28907i bk8: 128a 29146i bk9: 128a 29915i bk10: 128a 29480i bk11: 128a 29544i bk12: 120a 29170i bk13: 128a 29424i bk14: 120a 29872i bk15: 112a 29785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811872
Row_Buffer_Locality_read = 0.970044
Row_Buffer_Locality_write = 0.556683
Bank_Level_Parallism = 5.642638
Bank_Level_Parallism_Col = 4.807518
Bank_Level_Parallism_Ready = 3.050914
write_to_read_ratio_blp_rw_average = 0.750740
GrpLevelPara = 2.637810 

BW Util details:
bwutil = 0.277645 
total_CMD = 33885 
util_bw = 9408 
Wasted_Col = 3500 
Wasted_Row = 784 
Idle = 20193 

BW Util Bottlenecks: 
RCDc_limit = 330 
RCDWRc_limit = 1825 
WTRc_limit = 751 
RTWc_limit = 3952 
CCDLc_limit = 2666 
rwq = 0 
CCDLc_limit_alone = 2230 
WTRc_limit_alone = 641 
RTWc_limit_alone = 3626 

Commands details: 
total_CMD = 33885 
n_nop = 24013 
Read = 2704 
Write = 0 
L2_Alloc = 0 
L2_WB = 6704 
n_act = 824 
n_pre = 808 
n_ref = 0 
n_req = 4380 
total_req = 9408 

Dual Bus Interface Util: 
issued_total_row = 1632 
issued_total_col = 9408 
Row_Bus_Util =  0.048163 
CoL_Bus_Util = 0.277645 
Either_Row_CoL_Bus_Util = 0.291338 
Issued_on_Two_Bus_Simul_Util = 0.034470 
issued_two_Eff = 0.118314 
queue_avg = 9.245182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.24518
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=24038 n_act=814 n_pre=798 n_ref_event=0 n_req=4380 n_rd=2704 n_rd_L2_A=0 n_write=0 n_wr_bk=6704 bw_util=0.2776
n_activity=14500 dram_eff=0.6488
bk0: 216a 29209i bk1: 208a 29293i bk2: 240a 29498i bk3: 240a 28858i bk4: 232a 29021i bk5: 232a 28893i bk6: 176a 29939i bk7: 168a 29688i bk8: 128a 29347i bk9: 128a 29481i bk10: 128a 28815i bk11: 128a 29540i bk12: 128a 29378i bk13: 128a 29986i bk14: 120a 30046i bk15: 104a 29557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814155
Row_Buffer_Locality_read = 0.971893
Row_Buffer_Locality_write = 0.559666
Bank_Level_Parallism = 5.606950
Bank_Level_Parallism_Col = 4.810368
Bank_Level_Parallism_Ready = 2.982143
write_to_read_ratio_blp_rw_average = 0.769906
GrpLevelPara = 2.673922 

BW Util details:
bwutil = 0.277645 
total_CMD = 33885 
util_bw = 9408 
Wasted_Col = 3307 
Wasted_Row = 838 
Idle = 20332 

BW Util Bottlenecks: 
RCDc_limit = 272 
RCDWRc_limit = 1757 
WTRc_limit = 736 
RTWc_limit = 3772 
CCDLc_limit = 2454 
rwq = 0 
CCDLc_limit_alone = 2055 
WTRc_limit_alone = 634 
RTWc_limit_alone = 3475 

Commands details: 
total_CMD = 33885 
n_nop = 24038 
Read = 2704 
Write = 0 
L2_Alloc = 0 
L2_WB = 6704 
n_act = 814 
n_pre = 798 
n_ref = 0 
n_req = 4380 
total_req = 9408 

Dual Bus Interface Util: 
issued_total_row = 1612 
issued_total_col = 9408 
Row_Bus_Util =  0.047573 
CoL_Bus_Util = 0.277645 
Either_Row_CoL_Bus_Util = 0.290601 
Issued_on_Two_Bus_Simul_Util = 0.034617 
issued_two_Eff = 0.119123 
queue_avg = 8.931651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.93165
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=24062 n_act=803 n_pre=787 n_ref_event=0 n_req=4392 n_rd=2716 n_rd_L2_A=0 n_write=0 n_wr_bk=6704 bw_util=0.278
n_activity=14350 dram_eff=0.6564
bk0: 208a 28988i bk1: 216a 29187i bk2: 240a 28985i bk3: 248a 28809i bk4: 224a 28768i bk5: 232a 28902i bk6: 176a 29673i bk7: 168a 29279i bk8: 128a 29596i bk9: 128a 29908i bk10: 128a 29792i bk11: 128a 29523i bk12: 128a 29425i bk13: 128a 29775i bk14: 128a 29235i bk15: 108a 28987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817168
Row_Buffer_Locality_read = 0.972018
Row_Buffer_Locality_write = 0.566229
Bank_Level_Parallism = 5.774146
Bank_Level_Parallism_Col = 4.977598
Bank_Level_Parallism_Ready = 3.093843
write_to_read_ratio_blp_rw_average = 0.748660
GrpLevelPara = 2.638465 

BW Util details:
bwutil = 0.277999 
total_CMD = 33885 
util_bw = 9420 
Wasted_Col = 3246 
Wasted_Row = 794 
Idle = 20425 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 1618 
WTRc_limit = 828 
RTWc_limit = 3297 
CCDLc_limit = 2552 
rwq = 0 
CCDLc_limit_alone = 2133 
WTRc_limit_alone = 713 
RTWc_limit_alone = 2993 

Commands details: 
total_CMD = 33885 
n_nop = 24062 
Read = 2716 
Write = 0 
L2_Alloc = 0 
L2_WB = 6704 
n_act = 803 
n_pre = 787 
n_ref = 0 
n_req = 4392 
total_req = 9420 

Dual Bus Interface Util: 
issued_total_row = 1590 
issued_total_col = 9420 
Row_Bus_Util =  0.046923 
CoL_Bus_Util = 0.277999 
Either_Row_CoL_Bus_Util = 0.289892 
Issued_on_Two_Bus_Simul_Util = 0.035030 
issued_two_Eff = 0.120839 
queue_avg = 9.417471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.41747
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=24055 n_act=811 n_pre=795 n_ref_event=0 n_req=4372 n_rd=2696 n_rd_L2_A=0 n_write=0 n_wr_bk=6704 bw_util=0.2774
n_activity=14390 dram_eff=0.6532
bk0: 200a 28891i bk1: 208a 28977i bk2: 240a 29067i bk3: 248a 28964i bk4: 224a 28810i bk5: 232a 28696i bk6: 168a 29338i bk7: 168a 30097i bk8: 128a 29859i bk9: 128a 29835i bk10: 128a 29357i bk11: 128a 29238i bk12: 128a 29137i bk13: 128a 29380i bk14: 120a 29425i bk15: 120a 29702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814501
Row_Buffer_Locality_read = 0.970326
Row_Buffer_Locality_write = 0.563842
Bank_Level_Parallism = 5.751405
Bank_Level_Parallism_Col = 4.959187
Bank_Level_Parallism_Ready = 3.182872
write_to_read_ratio_blp_rw_average = 0.752886
GrpLevelPara = 2.646049 

BW Util details:
bwutil = 0.277409 
total_CMD = 33885 
util_bw = 9400 
Wasted_Col = 3318 
Wasted_Row = 802 
Idle = 20365 

BW Util Bottlenecks: 
RCDc_limit = 273 
RCDWRc_limit = 1717 
WTRc_limit = 636 
RTWc_limit = 3541 
CCDLc_limit = 2559 
rwq = 0 
CCDLc_limit_alone = 2180 
WTRc_limit_alone = 556 
RTWc_limit_alone = 3242 

Commands details: 
total_CMD = 33885 
n_nop = 24055 
Read = 2696 
Write = 0 
L2_Alloc = 0 
L2_WB = 6704 
n_act = 811 
n_pre = 795 
n_ref = 0 
n_req = 4372 
total_req = 9400 

Dual Bus Interface Util: 
issued_total_row = 1606 
issued_total_col = 9400 
Row_Bus_Util =  0.047396 
CoL_Bus_Util = 0.277409 
Either_Row_CoL_Bus_Util = 0.290099 
Issued_on_Two_Bus_Simul_Util = 0.034706 
issued_two_Eff = 0.119634 
queue_avg = 8.889332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.88933
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=24042 n_act=817 n_pre=801 n_ref_event=0 n_req=4360 n_rd=2684 n_rd_L2_A=0 n_write=0 n_wr_bk=6704 bw_util=0.2771
n_activity=14321 dram_eff=0.6555
bk0: 208a 28994i bk1: 208a 28869i bk2: 232a 28758i bk3: 248a 29156i bk4: 224a 28997i bk5: 232a 29087i bk6: 168a 29289i bk7: 168a 29326i bk8: 128a 30093i bk9: 128a 30188i bk10: 128a 29485i bk11: 128a 29683i bk12: 128a 29509i bk13: 128a 29603i bk14: 104a 29556i bk15: 124a 29537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812615
Row_Buffer_Locality_read = 0.969449
Row_Buffer_Locality_write = 0.561456
Bank_Level_Parallism = 5.647224
Bank_Level_Parallism_Col = 4.814132
Bank_Level_Parallism_Ready = 3.003409
write_to_read_ratio_blp_rw_average = 0.752977
GrpLevelPara = 2.662446 

BW Util details:
bwutil = 0.277055 
total_CMD = 33885 
util_bw = 9388 
Wasted_Col = 3335 
Wasted_Row = 804 
Idle = 20358 

BW Util Bottlenecks: 
RCDc_limit = 303 
RCDWRc_limit = 1734 
WTRc_limit = 837 
RTWc_limit = 3568 
CCDLc_limit = 2508 
rwq = 0 
CCDLc_limit_alone = 2171 
WTRc_limit_alone = 729 
RTWc_limit_alone = 3339 

Commands details: 
total_CMD = 33885 
n_nop = 24042 
Read = 2684 
Write = 0 
L2_Alloc = 0 
L2_WB = 6704 
n_act = 817 
n_pre = 801 
n_ref = 0 
n_req = 4360 
total_req = 9388 

Dual Bus Interface Util: 
issued_total_row = 1618 
issued_total_col = 9388 
Row_Bus_Util =  0.047750 
CoL_Bus_Util = 0.277055 
Either_Row_CoL_Bus_Util = 0.290483 
Issued_on_Two_Bus_Simul_Util = 0.034322 
issued_two_Eff = 0.118155 
queue_avg = 9.535546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.53555
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=24055 n_act=825 n_pre=809 n_ref_event=0 n_req=4382 n_rd=2708 n_rd_L2_A=0 n_write=0 n_wr_bk=6696 bw_util=0.2775
n_activity=14478 dram_eff=0.6495
bk0: 212a 29116i bk1: 224a 29556i bk2: 232a 29096i bk3: 248a 28563i bk4: 224a 28723i bk5: 232a 29247i bk6: 168a 29393i bk7: 168a 29265i bk8: 128a 29607i bk9: 128a 30193i bk10: 128a 29359i bk11: 128a 29436i bk12: 128a 29618i bk13: 128a 29209i bk14: 120a 29322i bk15: 112a 30265i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811730
Row_Buffer_Locality_read = 0.969719
Row_Buffer_Locality_write = 0.556153
Bank_Level_Parallism = 5.635414
Bank_Level_Parallism_Col = 4.838697
Bank_Level_Parallism_Ready = 3.011272
write_to_read_ratio_blp_rw_average = 0.745607
GrpLevelPara = 2.621375 

BW Util details:
bwutil = 0.277527 
total_CMD = 33885 
util_bw = 9404 
Wasted_Col = 3263 
Wasted_Row = 921 
Idle = 20297 

BW Util Bottlenecks: 
RCDc_limit = 348 
RCDWRc_limit = 1607 
WTRc_limit = 710 
RTWc_limit = 2766 
CCDLc_limit = 2394 
rwq = 0 
CCDLc_limit_alone = 2065 
WTRc_limit_alone = 616 
RTWc_limit_alone = 2531 

Commands details: 
total_CMD = 33885 
n_nop = 24055 
Read = 2708 
Write = 0 
L2_Alloc = 0 
L2_WB = 6696 
n_act = 825 
n_pre = 809 
n_ref = 0 
n_req = 4382 
total_req = 9404 

Dual Bus Interface Util: 
issued_total_row = 1634 
issued_total_col = 9404 
Row_Bus_Util =  0.048222 
CoL_Bus_Util = 0.277527 
Either_Row_CoL_Bus_Util = 0.290099 
Issued_on_Two_Bus_Simul_Util = 0.035650 
issued_two_Eff = 0.122889 
queue_avg = 9.395160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.39516
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=24016 n_act=817 n_pre=801 n_ref_event=0 n_req=4390 n_rd=2716 n_rd_L2_A=0 n_write=0 n_wr_bk=6696 bw_util=0.2778
n_activity=14737 dram_eff=0.6387
bk0: 224a 29429i bk1: 216a 29219i bk2: 240a 28865i bk3: 248a 28316i bk4: 224a 29070i bk5: 232a 29079i bk6: 168a 29187i bk7: 168a 29263i bk8: 128a 29324i bk9: 128a 29600i bk10: 128a 29202i bk11: 128a 29516i bk12: 128a 29312i bk13: 124a 29515i bk14: 112a 29697i bk15: 120a 29656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813895
Row_Buffer_Locality_read = 0.969072
Row_Buffer_Locality_write = 0.562127
Bank_Level_Parallism = 5.694131
Bank_Level_Parallism_Col = 4.942986
Bank_Level_Parallism_Ready = 3.145559
write_to_read_ratio_blp_rw_average = 0.736177
GrpLevelPara = 2.631496 

BW Util details:
bwutil = 0.277763 
total_CMD = 33885 
util_bw = 9412 
Wasted_Col = 3358 
Wasted_Row = 981 
Idle = 20134 

BW Util Bottlenecks: 
RCDc_limit = 347 
RCDWRc_limit = 1759 
WTRc_limit = 859 
RTWc_limit = 2912 
CCDLc_limit = 2504 
rwq = 0 
CCDLc_limit_alone = 2189 
WTRc_limit_alone = 776 
RTWc_limit_alone = 2680 

Commands details: 
total_CMD = 33885 
n_nop = 24016 
Read = 2716 
Write = 0 
L2_Alloc = 0 
L2_WB = 6696 
n_act = 817 
n_pre = 801 
n_ref = 0 
n_req = 4390 
total_req = 9412 

Dual Bus Interface Util: 
issued_total_row = 1618 
issued_total_col = 9412 
Row_Bus_Util =  0.047750 
CoL_Bus_Util = 0.277763 
Either_Row_CoL_Bus_Util = 0.291250 
Issued_on_Two_Bus_Simul_Util = 0.034263 
issued_two_Eff = 0.117641 
queue_avg = 9.604220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.60422
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=24080 n_act=804 n_pre=788 n_ref_event=0 n_req=4364 n_rd=2684 n_rd_L2_A=0 n_write=0 n_wr_bk=6720 bw_util=0.2775
n_activity=14272 dram_eff=0.6589
bk0: 200a 29176i bk1: 208a 29069i bk2: 240a 28686i bk3: 248a 29252i bk4: 224a 29137i bk5: 224a 29430i bk6: 176a 28717i bk7: 168a 29370i bk8: 128a 29082i bk9: 128a 29749i bk10: 128a 29386i bk11: 128a 29875i bk12: 128a 29547i bk13: 128a 29265i bk14: 120a 29593i bk15: 108a 29324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815765
Row_Buffer_Locality_read = 0.971311
Row_Buffer_Locality_write = 0.567262
Bank_Level_Parallism = 5.803100
Bank_Level_Parallism_Col = 5.001912
Bank_Level_Parallism_Ready = 3.078158
write_to_read_ratio_blp_rw_average = 0.744869
GrpLevelPara = 2.682810 

BW Util details:
bwutil = 0.277527 
total_CMD = 33885 
util_bw = 9404 
Wasted_Col = 3230 
Wasted_Row = 784 
Idle = 20467 

BW Util Bottlenecks: 
RCDc_limit = 260 
RCDWRc_limit = 1666 
WTRc_limit = 714 
RTWc_limit = 3774 
CCDLc_limit = 2484 
rwq = 0 
CCDLc_limit_alone = 2058 
WTRc_limit_alone = 646 
RTWc_limit_alone = 3416 

Commands details: 
total_CMD = 33885 
n_nop = 24080 
Read = 2684 
Write = 0 
L2_Alloc = 0 
L2_WB = 6720 
n_act = 804 
n_pre = 788 
n_ref = 0 
n_req = 4364 
total_req = 9404 

Dual Bus Interface Util: 
issued_total_row = 1592 
issued_total_col = 9404 
Row_Bus_Util =  0.046982 
CoL_Bus_Util = 0.277527 
Either_Row_CoL_Bus_Util = 0.289361 
Issued_on_Two_Bus_Simul_Util = 0.035148 
issued_two_Eff = 0.121469 
queue_avg = 9.649284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.64928
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=24031 n_act=821 n_pre=805 n_ref_event=0 n_req=4400 n_rd=2720 n_rd_L2_A=0 n_write=0 n_wr_bk=6720 bw_util=0.2786
n_activity=14368 dram_eff=0.657
bk0: 216a 29279i bk1: 216a 29766i bk2: 240a 28651i bk3: 248a 29001i bk4: 224a 28620i bk5: 224a 28424i bk6: 176a 29083i bk7: 168a 29772i bk8: 128a 29896i bk9: 128a 29689i bk10: 128a 29508i bk11: 128a 29212i bk12: 128a 29938i bk13: 128a 29614i bk14: 112a 30110i bk15: 128a 29948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813409
Row_Buffer_Locality_read = 0.971324
Row_Buffer_Locality_write = 0.557738
Bank_Level_Parallism = 5.653780
Bank_Level_Parallism_Col = 4.813193
Bank_Level_Parallism_Ready = 2.990996
write_to_read_ratio_blp_rw_average = 0.750829
GrpLevelPara = 2.700167 

BW Util details:
bwutil = 0.278589 
total_CMD = 33885 
util_bw = 9440 
Wasted_Col = 3176 
Wasted_Row = 835 
Idle = 20434 

BW Util Bottlenecks: 
RCDc_limit = 290 
RCDWRc_limit = 1728 
WTRc_limit = 776 
RTWc_limit = 3525 
CCDLc_limit = 2440 
rwq = 0 
CCDLc_limit_alone = 2010 
WTRc_limit_alone = 705 
RTWc_limit_alone = 3166 

Commands details: 
total_CMD = 33885 
n_nop = 24031 
Read = 2720 
Write = 0 
L2_Alloc = 0 
L2_WB = 6720 
n_act = 821 
n_pre = 805 
n_ref = 0 
n_req = 4400 
total_req = 9440 

Dual Bus Interface Util: 
issued_total_row = 1626 
issued_total_col = 9440 
Row_Bus_Util =  0.047986 
CoL_Bus_Util = 0.278589 
Either_Row_CoL_Bus_Util = 0.290807 
Issued_on_Two_Bus_Simul_Util = 0.035768 
issued_two_Eff = 0.122996 
queue_avg = 9.677615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.67762
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=24050 n_act=809 n_pre=793 n_ref_event=0 n_req=4360 n_rd=2680 n_rd_L2_A=0 n_write=0 n_wr_bk=6720 bw_util=0.2774
n_activity=14368 dram_eff=0.6542
bk0: 208a 29423i bk1: 208a 29036i bk2: 232a 29232i bk3: 248a 29029i bk4: 224a 28539i bk5: 224a 28932i bk6: 176a 29311i bk7: 168a 29774i bk8: 128a 29210i bk9: 128a 29467i bk10: 128a 28830i bk11: 128a 28819i bk12: 128a 29057i bk13: 128a 29397i bk14: 96a 28890i bk15: 128a 29141i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814450
Row_Buffer_Locality_read = 0.972015
Row_Buffer_Locality_write = 0.563095
Bank_Level_Parallism = 5.928576
Bank_Level_Parallism_Col = 5.136801
Bank_Level_Parallism_Ready = 3.220638
write_to_read_ratio_blp_rw_average = 0.756615
GrpLevelPara = 2.680063 

BW Util details:
bwutil = 0.277409 
total_CMD = 33885 
util_bw = 9400 
Wasted_Col = 3368 
Wasted_Row = 799 
Idle = 20318 

BW Util Bottlenecks: 
RCDc_limit = 301 
RCDWRc_limit = 1761 
WTRc_limit = 914 
RTWc_limit = 3999 
CCDLc_limit = 2755 
rwq = 0 
CCDLc_limit_alone = 2190 
WTRc_limit_alone = 803 
RTWc_limit_alone = 3545 

Commands details: 
total_CMD = 33885 
n_nop = 24050 
Read = 2680 
Write = 0 
L2_Alloc = 0 
L2_WB = 6720 
n_act = 809 
n_pre = 793 
n_ref = 0 
n_req = 4360 
total_req = 9400 

Dual Bus Interface Util: 
issued_total_row = 1602 
issued_total_col = 9400 
Row_Bus_Util =  0.047278 
CoL_Bus_Util = 0.277409 
Either_Row_CoL_Bus_Util = 0.290246 
Issued_on_Two_Bus_Simul_Util = 0.034440 
issued_two_Eff = 0.118658 
queue_avg = 9.447956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.44796
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=24019 n_act=817 n_pre=801 n_ref_event=0 n_req=4376 n_rd=2696 n_rd_L2_A=0 n_write=0 n_wr_bk=6720 bw_util=0.2779
n_activity=14417 dram_eff=0.6531
bk0: 208a 29015i bk1: 216a 28997i bk2: 240a 29374i bk3: 248a 29110i bk4: 224a 28953i bk5: 224a 28574i bk6: 176a 28796i bk7: 168a 29570i bk8: 128a 29550i bk9: 128a 29437i bk10: 128a 28755i bk11: 128a 29710i bk12: 128a 29701i bk13: 120a 29882i bk14: 112a 29258i bk15: 120a 29626i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813300
Row_Buffer_Locality_read = 0.968843
Row_Buffer_Locality_write = 0.563690
Bank_Level_Parallism = 5.735190
Bank_Level_Parallism_Col = 4.966806
Bank_Level_Parallism_Ready = 3.196262
write_to_read_ratio_blp_rw_average = 0.751234
GrpLevelPara = 2.674840 

BW Util details:
bwutil = 0.277881 
total_CMD = 33885 
util_bw = 9416 
Wasted_Col = 3351 
Wasted_Row = 873 
Idle = 20245 

BW Util Bottlenecks: 
RCDc_limit = 314 
RCDWRc_limit = 1759 
WTRc_limit = 676 
RTWc_limit = 4063 
CCDLc_limit = 2715 
rwq = 0 
CCDLc_limit_alone = 2162 
WTRc_limit_alone = 584 
RTWc_limit_alone = 3602 

Commands details: 
total_CMD = 33885 
n_nop = 24019 
Read = 2696 
Write = 0 
L2_Alloc = 0 
L2_WB = 6720 
n_act = 817 
n_pre = 801 
n_ref = 0 
n_req = 4376 
total_req = 9416 

Dual Bus Interface Util: 
issued_total_row = 1618 
issued_total_col = 9416 
Row_Bus_Util =  0.047750 
CoL_Bus_Util = 0.277881 
Either_Row_CoL_Bus_Util = 0.291161 
Issued_on_Two_Bus_Simul_Util = 0.034470 
issued_two_Eff = 0.118386 
queue_avg = 9.598465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.59846
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=24103 n_act=817 n_pre=801 n_ref_event=0 n_req=4326 n_rd=2648 n_rd_L2_A=0 n_write=0 n_wr_bk=6712 bw_util=0.2762
n_activity=14244 dram_eff=0.6571
bk0: 192a 29110i bk1: 212a 29255i bk2: 232a 28826i bk3: 248a 29138i bk4: 224a 29275i bk5: 224a 28668i bk6: 176a 29463i bk7: 168a 29280i bk8: 128a 28810i bk9: 128a 29246i bk10: 128a 28731i bk11: 128a 28925i bk12: 120a 29983i bk13: 128a 29203i bk14: 112a 29582i bk15: 100a 29957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811142
Row_Buffer_Locality_read = 0.969788
Row_Buffer_Locality_write = 0.560787
Bank_Level_Parallism = 5.847873
Bank_Level_Parallism_Col = 5.045022
Bank_Level_Parallism_Ready = 3.203312
write_to_read_ratio_blp_rw_average = 0.762188
GrpLevelPara = 2.662096 

BW Util details:
bwutil = 0.276228 
total_CMD = 33885 
util_bw = 9360 
Wasted_Col = 3339 
Wasted_Row = 816 
Idle = 20370 

BW Util Bottlenecks: 
RCDc_limit = 322 
RCDWRc_limit = 1780 
WTRc_limit = 819 
RTWc_limit = 3512 
CCDLc_limit = 2489 
rwq = 0 
CCDLc_limit_alone = 2044 
WTRc_limit_alone = 715 
RTWc_limit_alone = 3171 

Commands details: 
total_CMD = 33885 
n_nop = 24103 
Read = 2648 
Write = 0 
L2_Alloc = 0 
L2_WB = 6712 
n_act = 817 
n_pre = 801 
n_ref = 0 
n_req = 4326 
total_req = 9360 

Dual Bus Interface Util: 
issued_total_row = 1618 
issued_total_col = 9360 
Row_Bus_Util =  0.047750 
CoL_Bus_Util = 0.276228 
Either_Row_CoL_Bus_Util = 0.288682 
Issued_on_Two_Bus_Simul_Util = 0.035296 
issued_two_Eff = 0.122265 
queue_avg = 9.218946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.21895
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=24074 n_act=820 n_pre=804 n_ref_event=0 n_req=4334 n_rd=2656 n_rd_L2_A=0 n_write=0 n_wr_bk=6712 bw_util=0.2765
n_activity=14283 dram_eff=0.6559
bk0: 200a 29351i bk1: 208a 29446i bk2: 232a 29091i bk3: 248a 29481i bk4: 224a 29196i bk5: 224a 29269i bk6: 176a 29375i bk7: 168a 29292i bk8: 128a 29479i bk9: 128a 29742i bk10: 128a 28848i bk11: 128a 28951i bk12: 128a 29712i bk13: 128a 29300i bk14: 104a 29642i bk15: 104a 30003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810798
Row_Buffer_Locality_read = 0.970256
Row_Buffer_Locality_write = 0.558403
Bank_Level_Parallism = 5.642170
Bank_Level_Parallism_Col = 4.834579
Bank_Level_Parallism_Ready = 3.061379
write_to_read_ratio_blp_rw_average = 0.751746
GrpLevelPara = 2.682353 

BW Util details:
bwutil = 0.276465 
total_CMD = 33885 
util_bw = 9368 
Wasted_Col = 3302 
Wasted_Row = 856 
Idle = 20359 

BW Util Bottlenecks: 
RCDc_limit = 300 
RCDWRc_limit = 1781 
WTRc_limit = 855 
RTWc_limit = 3209 
CCDLc_limit = 2501 
rwq = 0 
CCDLc_limit_alone = 2122 
WTRc_limit_alone = 774 
RTWc_limit_alone = 2911 

Commands details: 
total_CMD = 33885 
n_nop = 24074 
Read = 2656 
Write = 0 
L2_Alloc = 0 
L2_WB = 6712 
n_act = 820 
n_pre = 804 
n_ref = 0 
n_req = 4334 
total_req = 9368 

Dual Bus Interface Util: 
issued_total_row = 1624 
issued_total_col = 9368 
Row_Bus_Util =  0.047927 
CoL_Bus_Util = 0.276465 
Either_Row_CoL_Bus_Util = 0.289538 
Issued_on_Two_Bus_Simul_Util = 0.034853 
issued_two_Eff = 0.120375 
queue_avg = 9.362402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.3624
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=24015 n_act=796 n_pre=780 n_ref_event=0 n_req=4408 n_rd=2728 n_rd_L2_A=0 n_write=0 n_wr_bk=6720 bw_util=0.2788
n_activity=14315 dram_eff=0.66
bk0: 208a 29454i bk1: 216a 29113i bk2: 240a 29332i bk3: 248a 28707i bk4: 232a 28989i bk5: 232a 28531i bk6: 176a 28475i bk7: 168a 28848i bk8: 128a 29305i bk9: 128a 29492i bk10: 128a 28505i bk11: 128a 28977i bk12: 128a 29699i bk13: 128a 29429i bk14: 112a 29430i bk15: 128a 29365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.819419
Row_Buffer_Locality_read = 0.971774
Row_Buffer_Locality_write = 0.572024
Bank_Level_Parallism = 5.960298
Bank_Level_Parallism_Col = 5.152385
Bank_Level_Parallism_Ready = 3.261749
write_to_read_ratio_blp_rw_average = 0.759268
GrpLevelPara = 2.755100 

BW Util details:
bwutil = 0.278825 
total_CMD = 33885 
util_bw = 9448 
Wasted_Col = 3364 
Wasted_Row = 764 
Idle = 20309 

BW Util Bottlenecks: 
RCDc_limit = 306 
RCDWRc_limit = 1632 
WTRc_limit = 925 
RTWc_limit = 4792 
CCDLc_limit = 2861 
rwq = 0 
CCDLc_limit_alone = 2229 
WTRc_limit_alone = 798 
RTWc_limit_alone = 4287 

Commands details: 
total_CMD = 33885 
n_nop = 24015 
Read = 2728 
Write = 0 
L2_Alloc = 0 
L2_WB = 6720 
n_act = 796 
n_pre = 780 
n_ref = 0 
n_req = 4408 
total_req = 9448 

Dual Bus Interface Util: 
issued_total_row = 1576 
issued_total_col = 9448 
Row_Bus_Util =  0.046510 
CoL_Bus_Util = 0.278825 
Either_Row_CoL_Bus_Util = 0.291279 
Issued_on_Two_Bus_Simul_Util = 0.034056 
issued_two_Eff = 0.116920 
queue_avg = 10.035739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.0357
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=24013 n_act=813 n_pre=797 n_ref_event=0 n_req=4400 n_rd=2720 n_rd_L2_A=0 n_write=0 n_wr_bk=6720 bw_util=0.2786
n_activity=14819 dram_eff=0.637
bk0: 208a 29087i bk1: 216a 29104i bk2: 240a 29368i bk3: 248a 29316i bk4: 232a 28914i bk5: 232a 29114i bk6: 176a 29539i bk7: 168a 29738i bk8: 128a 29227i bk9: 128a 29993i bk10: 128a 29141i bk11: 128a 29079i bk12: 120a 30136i bk13: 128a 29515i bk14: 112a 29289i bk15: 128a 29465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815227
Row_Buffer_Locality_read = 0.972794
Row_Buffer_Locality_write = 0.560119
Bank_Level_Parallism = 5.478918
Bank_Level_Parallism_Col = 4.742928
Bank_Level_Parallism_Ready = 3.030509
write_to_read_ratio_blp_rw_average = 0.759583
GrpLevelPara = 2.594731 

BW Util details:
bwutil = 0.278589 
total_CMD = 33885 
util_bw = 9440 
Wasted_Col = 3518 
Wasted_Row = 1011 
Idle = 19916 

BW Util Bottlenecks: 
RCDc_limit = 307 
RCDWRc_limit = 1678 
WTRc_limit = 793 
RTWc_limit = 3682 
CCDLc_limit = 2753 
rwq = 0 
CCDLc_limit_alone = 2289 
WTRc_limit_alone = 723 
RTWc_limit_alone = 3288 

Commands details: 
total_CMD = 33885 
n_nop = 24013 
Read = 2720 
Write = 0 
L2_Alloc = 0 
L2_WB = 6720 
n_act = 813 
n_pre = 797 
n_ref = 0 
n_req = 4400 
total_req = 9440 

Dual Bus Interface Util: 
issued_total_row = 1610 
issued_total_col = 9440 
Row_Bus_Util =  0.047514 
CoL_Bus_Util = 0.278589 
Either_Row_CoL_Bus_Util = 0.291338 
Issued_on_Two_Bus_Simul_Util = 0.034765 
issued_two_Eff = 0.119327 
queue_avg = 10.097919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.0979
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=23980 n_act=817 n_pre=801 n_ref_event=0 n_req=4410 n_rd=2728 n_rd_L2_A=0 n_write=0 n_wr_bk=6728 bw_util=0.2791
n_activity=14758 dram_eff=0.6407
bk0: 208a 29130i bk1: 216a 29552i bk2: 248a 28810i bk3: 248a 28509i bk4: 224a 28401i bk5: 232a 28868i bk6: 184a 29439i bk7: 168a 29976i bk8: 128a 29488i bk9: 128a 30061i bk10: 128a 29077i bk11: 128a 29243i bk12: 128a 30255i bk13: 128a 29811i bk14: 120a 29564i bk15: 112a 30000i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814739
Row_Buffer_Locality_read = 0.972141
Row_Buffer_Locality_write = 0.559453
Bank_Level_Parallism = 5.478448
Bank_Level_Parallism_Col = 4.701854
Bank_Level_Parallism_Ready = 2.845178
write_to_read_ratio_blp_rw_average = 0.754951
GrpLevelPara = 2.587674 

BW Util details:
bwutil = 0.279062 
total_CMD = 33885 
util_bw = 9456 
Wasted_Col = 3622 
Wasted_Row = 865 
Idle = 19942 

BW Util Bottlenecks: 
RCDc_limit = 301 
RCDWRc_limit = 1813 
WTRc_limit = 931 
RTWc_limit = 3502 
CCDLc_limit = 2808 
rwq = 0 
CCDLc_limit_alone = 2328 
WTRc_limit_alone = 789 
RTWc_limit_alone = 3164 

Commands details: 
total_CMD = 33885 
n_nop = 23980 
Read = 2728 
Write = 0 
L2_Alloc = 0 
L2_WB = 6728 
n_act = 817 
n_pre = 801 
n_ref = 0 
n_req = 4410 
total_req = 9456 

Dual Bus Interface Util: 
issued_total_row = 1618 
issued_total_col = 9456 
Row_Bus_Util =  0.047750 
CoL_Bus_Util = 0.279062 
Either_Row_CoL_Bus_Util = 0.292312 
Issued_on_Two_Bus_Simul_Util = 0.034499 
issued_two_Eff = 0.118021 
queue_avg = 9.386277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.38628
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=23986 n_act=839 n_pre=823 n_ref_event=0 n_req=4422 n_rd=2740 n_rd_L2_A=0 n_write=0 n_wr_bk=6728 bw_util=0.2794
n_activity=14680 dram_eff=0.645
bk0: 208a 28392i bk1: 220a 29896i bk2: 248a 29121i bk3: 248a 28929i bk4: 224a 28953i bk5: 232a 28993i bk6: 184a 29313i bk7: 168a 29216i bk8: 128a 29518i bk9: 128a 30024i bk10: 128a 28992i bk11: 128a 29051i bk12: 128a 30370i bk13: 128a 29571i bk14: 120a 29407i bk15: 120a 29797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810267
Row_Buffer_Locality_read = 0.970073
Row_Buffer_Locality_write = 0.549941
Bank_Level_Parallism = 5.590233
Bank_Level_Parallism_Col = 4.779305
Bank_Level_Parallism_Ready = 2.957858
write_to_read_ratio_blp_rw_average = 0.748722
GrpLevelPara = 2.624287 

BW Util details:
bwutil = 0.279416 
total_CMD = 33885 
util_bw = 9468 
Wasted_Col = 3424 
Wasted_Row = 889 
Idle = 20104 

BW Util Bottlenecks: 
RCDc_limit = 281 
RCDWRc_limit = 1794 
WTRc_limit = 782 
RTWc_limit = 3639 
CCDLc_limit = 2616 
rwq = 0 
CCDLc_limit_alone = 2187 
WTRc_limit_alone = 718 
RTWc_limit_alone = 3274 

Commands details: 
total_CMD = 33885 
n_nop = 23986 
Read = 2740 
Write = 0 
L2_Alloc = 0 
L2_WB = 6728 
n_act = 839 
n_pre = 823 
n_ref = 0 
n_req = 4422 
total_req = 9468 

Dual Bus Interface Util: 
issued_total_row = 1662 
issued_total_col = 9468 
Row_Bus_Util =  0.049048 
CoL_Bus_Util = 0.279416 
Either_Row_CoL_Bus_Util = 0.292135 
Issued_on_Two_Bus_Simul_Util = 0.036329 
issued_two_Eff = 0.124356 
queue_avg = 9.592563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.59256
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=23990 n_act=815 n_pre=799 n_ref_event=0 n_req=4414 n_rd=2732 n_rd_L2_A=0 n_write=0 n_wr_bk=6728 bw_util=0.2792
n_activity=14633 dram_eff=0.6465
bk0: 216a 28707i bk1: 212a 29167i bk2: 248a 28614i bk3: 248a 29082i bk4: 224a 29317i bk5: 232a 29120i bk6: 184a 29270i bk7: 168a 29658i bk8: 128a 29471i bk9: 128a 29467i bk10: 128a 28698i bk11: 128a 29450i bk12: 128a 29572i bk13: 128a 29945i bk14: 120a 29320i bk15: 112a 29481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815360
Row_Buffer_Locality_read = 0.971816
Row_Buffer_Locality_write = 0.561237
Bank_Level_Parallism = 5.659360
Bank_Level_Parallism_Col = 4.897498
Bank_Level_Parallism_Ready = 3.125370
write_to_read_ratio_blp_rw_average = 0.757958
GrpLevelPara = 2.602036 

BW Util details:
bwutil = 0.279180 
total_CMD = 33885 
util_bw = 9460 
Wasted_Col = 3493 
Wasted_Row = 871 
Idle = 20061 

BW Util Bottlenecks: 
RCDc_limit = 265 
RCDWRc_limit = 1769 
WTRc_limit = 786 
RTWc_limit = 3248 
CCDLc_limit = 2706 
rwq = 0 
CCDLc_limit_alone = 2224 
WTRc_limit_alone = 707 
RTWc_limit_alone = 2845 

Commands details: 
total_CMD = 33885 
n_nop = 23990 
Read = 2732 
Write = 0 
L2_Alloc = 0 
L2_WB = 6728 
n_act = 815 
n_pre = 799 
n_ref = 0 
n_req = 4414 
total_req = 9460 

Dual Bus Interface Util: 
issued_total_row = 1614 
issued_total_col = 9460 
Row_Bus_Util =  0.047632 
CoL_Bus_Util = 0.279180 
Either_Row_CoL_Bus_Util = 0.292017 
Issued_on_Two_Bus_Simul_Util = 0.034794 
issued_two_Eff = 0.119151 
queue_avg = 9.934957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.93496
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=24015 n_act=821 n_pre=805 n_ref_event=0 n_req=4386 n_rd=2704 n_rd_L2_A=0 n_write=0 n_wr_bk=6728 bw_util=0.2784
n_activity=14365 dram_eff=0.6566
bk0: 192a 29191i bk1: 216a 29831i bk2: 248a 28984i bk3: 248a 29115i bk4: 224a 28879i bk5: 232a 28957i bk6: 184a 29684i bk7: 168a 28989i bk8: 128a 29523i bk9: 128a 29814i bk10: 128a 28611i bk11: 128a 29074i bk12: 128a 29233i bk13: 128a 29965i bk14: 120a 29180i bk15: 104a 29358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812814
Row_Buffer_Locality_read = 0.970414
Row_Buffer_Locality_write = 0.559453
Bank_Level_Parallism = 5.722926
Bank_Level_Parallism_Col = 4.917756
Bank_Level_Parallism_Ready = 3.060857
write_to_read_ratio_blp_rw_average = 0.761233
GrpLevelPara = 2.622427 

BW Util details:
bwutil = 0.278353 
total_CMD = 33885 
util_bw = 9432 
Wasted_Col = 3433 
Wasted_Row = 792 
Idle = 20228 

BW Util Bottlenecks: 
RCDc_limit = 354 
RCDWRc_limit = 1677 
WTRc_limit = 756 
RTWc_limit = 3826 
CCDLc_limit = 2658 
rwq = 0 
CCDLc_limit_alone = 2217 
WTRc_limit_alone = 681 
RTWc_limit_alone = 3460 

Commands details: 
total_CMD = 33885 
n_nop = 24015 
Read = 2704 
Write = 0 
L2_Alloc = 0 
L2_WB = 6728 
n_act = 821 
n_pre = 805 
n_ref = 0 
n_req = 4386 
total_req = 9432 

Dual Bus Interface Util: 
issued_total_row = 1626 
issued_total_col = 9432 
Row_Bus_Util =  0.047986 
CoL_Bus_Util = 0.278353 
Either_Row_CoL_Bus_Util = 0.291279 
Issued_on_Two_Bus_Simul_Util = 0.035060 
issued_two_Eff = 0.120365 
queue_avg = 9.312263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.31226
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=23977 n_act=812 n_pre=796 n_ref_event=0 n_req=4384 n_rd=2704 n_rd_L2_A=0 n_write=0 n_wr_bk=6720 bw_util=0.2781
n_activity=14615 dram_eff=0.6448
bk0: 208a 29157i bk1: 208a 29382i bk2: 248a 29221i bk3: 248a 28857i bk4: 224a 28613i bk5: 232a 28490i bk6: 176a 28719i bk7: 168a 29153i bk8: 128a 29645i bk9: 128a 29762i bk10: 128a 29142i bk11: 128a 28868i bk12: 128a 29528i bk13: 128a 29078i bk14: 120a 29800i bk15: 104a 29342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814781
Row_Buffer_Locality_read = 0.971524
Row_Buffer_Locality_write = 0.562500
Bank_Level_Parallism = 5.776643
Bank_Level_Parallism_Col = 5.041291
Bank_Level_Parallism_Ready = 3.174979
write_to_read_ratio_blp_rw_average = 0.745863
GrpLevelPara = 2.657761 

BW Util details:
bwutil = 0.278117 
total_CMD = 33885 
util_bw = 9424 
Wasted_Col = 3435 
Wasted_Row = 953 
Idle = 20073 

BW Util Bottlenecks: 
RCDc_limit = 337 
RCDWRc_limit = 1871 
WTRc_limit = 695 
RTWc_limit = 3792 
CCDLc_limit = 2553 
rwq = 0 
CCDLc_limit_alone = 2049 
WTRc_limit_alone = 594 
RTWc_limit_alone = 3389 

Commands details: 
total_CMD = 33885 
n_nop = 23977 
Read = 2704 
Write = 0 
L2_Alloc = 0 
L2_WB = 6720 
n_act = 812 
n_pre = 796 
n_ref = 0 
n_req = 4384 
total_req = 9424 

Dual Bus Interface Util: 
issued_total_row = 1608 
issued_total_col = 9424 
Row_Bus_Util =  0.047455 
CoL_Bus_Util = 0.278117 
Either_Row_CoL_Bus_Util = 0.292401 
Issued_on_Two_Bus_Simul_Util = 0.033171 
issued_two_Eff = 0.113444 
queue_avg = 9.455718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.45572
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=24009 n_act=821 n_pre=805 n_ref_event=0 n_req=4376 n_rd=2696 n_rd_L2_A=0 n_write=0 n_wr_bk=6720 bw_util=0.2779
n_activity=14713 dram_eff=0.64
bk0: 208a 29162i bk1: 208a 29454i bk2: 240a 28676i bk3: 248a 28712i bk4: 224a 29029i bk5: 232a 28651i bk6: 176a 29244i bk7: 168a 29437i bk8: 128a 29833i bk9: 128a 29578i bk10: 128a 28390i bk11: 128a 28819i bk12: 128a 29818i bk13: 120a 29422i bk14: 112a 29806i bk15: 120a 29453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812386
Row_Buffer_Locality_read = 0.970697
Row_Buffer_Locality_write = 0.558333
Bank_Level_Parallism = 5.684331
Bank_Level_Parallism_Col = 4.982516
Bank_Level_Parallism_Ready = 3.209749
write_to_read_ratio_blp_rw_average = 0.764971
GrpLevelPara = 2.679207 

BW Util details:
bwutil = 0.277881 
total_CMD = 33885 
util_bw = 9416 
Wasted_Col = 3494 
Wasted_Row = 997 
Idle = 19978 

BW Util Bottlenecks: 
RCDc_limit = 333 
RCDWRc_limit = 1824 
WTRc_limit = 607 
RTWc_limit = 3856 
CCDLc_limit = 2574 
rwq = 0 
CCDLc_limit_alone = 1998 
WTRc_limit_alone = 536 
RTWc_limit_alone = 3351 

Commands details: 
total_CMD = 33885 
n_nop = 24009 
Read = 2696 
Write = 0 
L2_Alloc = 0 
L2_WB = 6720 
n_act = 821 
n_pre = 805 
n_ref = 0 
n_req = 4376 
total_req = 9416 

Dual Bus Interface Util: 
issued_total_row = 1626 
issued_total_col = 9416 
Row_Bus_Util =  0.047986 
CoL_Bus_Util = 0.277881 
Either_Row_CoL_Bus_Util = 0.291456 
Issued_on_Two_Bus_Simul_Util = 0.034411 
issued_two_Eff = 0.118064 
queue_avg = 9.523299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.5233
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=23968 n_act=822 n_pre=806 n_ref_event=0 n_req=4434 n_rd=2752 n_rd_L2_A=0 n_write=0 n_wr_bk=6728 bw_util=0.2798
n_activity=14748 dram_eff=0.6428
bk0: 208a 29493i bk1: 224a 29488i bk2: 248a 28605i bk3: 248a 28442i bk4: 224a 29054i bk5: 232a 29361i bk6: 184a 29945i bk7: 168a 29720i bk8: 128a 29475i bk9: 128a 29525i bk10: 128a 28956i bk11: 128a 29073i bk12: 128a 29978i bk13: 128a 29816i bk14: 120a 29839i bk15: 128a 29753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814614
Row_Buffer_Locality_read = 0.971657
Row_Buffer_Locality_write = 0.557669
Bank_Level_Parallism = 5.482990
Bank_Level_Parallism_Col = 4.713467
Bank_Level_Parallism_Ready = 2.938818
write_to_read_ratio_blp_rw_average = 0.755251
GrpLevelPara = 2.671238 

BW Util details:
bwutil = 0.279770 
total_CMD = 33885 
util_bw = 9480 
Wasted_Col = 3513 
Wasted_Row = 881 
Idle = 20011 

BW Util Bottlenecks: 
RCDc_limit = 320 
RCDWRc_limit = 1859 
WTRc_limit = 732 
RTWc_limit = 4069 
CCDLc_limit = 2499 
rwq = 0 
CCDLc_limit_alone = 2159 
WTRc_limit_alone = 678 
RTWc_limit_alone = 3783 

Commands details: 
total_CMD = 33885 
n_nop = 23968 
Read = 2752 
Write = 0 
L2_Alloc = 0 
L2_WB = 6728 
n_act = 822 
n_pre = 806 
n_ref = 0 
n_req = 4434 
total_req = 9480 

Dual Bus Interface Util: 
issued_total_row = 1628 
issued_total_col = 9480 
Row_Bus_Util =  0.048045 
CoL_Bus_Util = 0.279770 
Either_Row_CoL_Bus_Util = 0.292666 
Issued_on_Two_Bus_Simul_Util = 0.035148 
issued_two_Eff = 0.120097 
queue_avg = 9.384358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.38436
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33885 n_nop=23992 n_act=819 n_pre=803 n_ref_event=0 n_req=4394 n_rd=2712 n_rd_L2_A=0 n_write=0 n_wr_bk=6728 bw_util=0.2786
n_activity=14516 dram_eff=0.6503
bk0: 200a 29358i bk1: 208a 29396i bk2: 248a 29485i bk3: 248a 29267i bk4: 224a 28838i bk5: 232a 29189i bk6: 184a 29324i bk7: 168a 29243i bk8: 128a 29321i bk9: 128a 29652i bk10: 128a 29037i bk11: 128a 29155i bk12: 128a 29752i bk13: 128a 29905i bk14: 120a 29807i bk15: 112a 29568i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813609
Row_Buffer_Locality_read = 0.969395
Row_Buffer_Locality_write = 0.562426
Bank_Level_Parallism = 5.562956
Bank_Level_Parallism_Col = 4.786793
Bank_Level_Parallism_Ready = 3.012076
write_to_read_ratio_blp_rw_average = 0.751042
GrpLevelPara = 2.612628 

BW Util details:
bwutil = 0.278589 
total_CMD = 33885 
util_bw = 9440 
Wasted_Col = 3429 
Wasted_Row = 839 
Idle = 20177 

BW Util Bottlenecks: 
RCDc_limit = 385 
RCDWRc_limit = 1758 
WTRc_limit = 570 
RTWc_limit = 3819 
CCDLc_limit = 2612 
rwq = 0 
CCDLc_limit_alone = 2165 
WTRc_limit_alone = 500 
RTWc_limit_alone = 3442 

Commands details: 
total_CMD = 33885 
n_nop = 23992 
Read = 2712 
Write = 0 
L2_Alloc = 0 
L2_WB = 6728 
n_act = 819 
n_pre = 803 
n_ref = 0 
n_req = 4394 
total_req = 9440 

Dual Bus Interface Util: 
issued_total_row = 1622 
issued_total_col = 9440 
Row_Bus_Util =  0.047868 
CoL_Bus_Util = 0.278589 
Either_Row_CoL_Bus_Util = 0.291958 
Issued_on_Two_Bus_Simul_Util = 0.034499 
issued_two_Eff = 0.118164 
queue_avg = 9.322060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.32206

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7856, Miss = 7112, Miss_rate = 0.905, Pending_hits = 24, Reservation_fails = 68
L2_cache_bank[1]: Access = 7864, Miss = 7136, Miss_rate = 0.907, Pending_hits = 24, Reservation_fails = 242
L2_cache_bank[2]: Access = 7856, Miss = 7124, Miss_rate = 0.907, Pending_hits = 24, Reservation_fails = 45
L2_cache_bank[3]: Access = 7864, Miss = 7160, Miss_rate = 0.910, Pending_hits = 20, Reservation_fails = 272
L2_cache_bank[4]: Access = 7856, Miss = 7116, Miss_rate = 0.906, Pending_hits = 24, Reservation_fails = 44
L2_cache_bank[5]: Access = 7864, Miss = 7168, Miss_rate = 0.911, Pending_hits = 24, Reservation_fails = 235
L2_cache_bank[6]: Access = 7856, Miss = 7128, Miss_rate = 0.907, Pending_hits = 24, Reservation_fails = 65
L2_cache_bank[7]: Access = 7864, Miss = 7160, Miss_rate = 0.910, Pending_hits = 24, Reservation_fails = 214
L2_cache_bank[8]: Access = 7856, Miss = 7120, Miss_rate = 0.906, Pending_hits = 20, Reservation_fails = 42
L2_cache_bank[9]: Access = 7864, Miss = 7136, Miss_rate = 0.907, Pending_hits = 24, Reservation_fails = 162
L2_cache_bank[10]: Access = 7856, Miss = 7088, Miss_rate = 0.902, Pending_hits = 24, Reservation_fails = 53
L2_cache_bank[11]: Access = 7864, Miss = 7136, Miss_rate = 0.907, Pending_hits = 24, Reservation_fails = 145
L2_cache_bank[12]: Access = 7856, Miss = 7112, Miss_rate = 0.905, Pending_hits = 24, Reservation_fails = 42
L2_cache_bank[13]: Access = 7864, Miss = 7144, Miss_rate = 0.908, Pending_hits = 24, Reservation_fails = 264
L2_cache_bank[14]: Access = 7856, Miss = 7104, Miss_rate = 0.904, Pending_hits = 24, Reservation_fails = 47
L2_cache_bank[15]: Access = 7864, Miss = 7136, Miss_rate = 0.907, Pending_hits = 11, Reservation_fails = 236
L2_cache_bank[16]: Access = 7856, Miss = 7112, Miss_rate = 0.905, Pending_hits = 24, Reservation_fails = 33
L2_cache_bank[17]: Access = 7232, Miss = 7160, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 7856, Miss = 7104, Miss_rate = 0.904, Pending_hits = 24, Reservation_fails = 18
L2_cache_bank[19]: Access = 7232, Miss = 7152, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 7856, Miss = 7104, Miss_rate = 0.904, Pending_hits = 24, Reservation_fails = 141
L2_cache_bank[21]: Access = 7232, Miss = 7152, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 7856, Miss = 7116, Miss_rate = 0.906, Pending_hits = 24, Reservation_fails = 131
L2_cache_bank[23]: Access = 7232, Miss = 7152, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 7856, Miss = 7136, Miss_rate = 0.908, Pending_hits = 24, Reservation_fails = 44
L2_cache_bank[25]: Access = 7864, Miss = 7120, Miss_rate = 0.905, Pending_hits = 24, Reservation_fails = 253
L2_cache_bank[26]: Access = 7856, Miss = 7128, Miss_rate = 0.907, Pending_hits = 24, Reservation_fails = 26
L2_cache_bank[27]: Access = 7864, Miss = 7116, Miss_rate = 0.905, Pending_hits = 24, Reservation_fails = 256
L2_cache_bank[28]: Access = 7856, Miss = 7128, Miss_rate = 0.907, Pending_hits = 24, Reservation_fails = 27
L2_cache_bank[29]: Access = 7856, Miss = 7132, Miss_rate = 0.908, Pending_hits = 24, Reservation_fails = 226
L2_cache_bank[30]: Access = 7856, Miss = 7116, Miss_rate = 0.906, Pending_hits = 24, Reservation_fails = 56
L2_cache_bank[31]: Access = 7856, Miss = 7152, Miss_rate = 0.910, Pending_hits = 24, Reservation_fails = 234
L2_cache_bank[32]: Access = 7856, Miss = 7132, Miss_rate = 0.908, Pending_hits = 24, Reservation_fails = 125
L2_cache_bank[33]: Access = 7248, Miss = 7120, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 7856, Miss = 7144, Miss_rate = 0.909, Pending_hits = 24, Reservation_fails = 117
L2_cache_bank[35]: Access = 7248, Miss = 7144, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 7856, Miss = 7120, Miss_rate = 0.906, Pending_hits = 22, Reservation_fails = 95
L2_cache_bank[37]: Access = 7248, Miss = 7128, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 7856, Miss = 7120, Miss_rate = 0.906, Pending_hits = 24, Reservation_fails = 69
L2_cache_bank[39]: Access = 7248, Miss = 7144, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 7856, Miss = 7112, Miss_rate = 0.905, Pending_hits = 24, Reservation_fails = 188
L2_cache_bank[41]: Access = 7240, Miss = 7096, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 7856, Miss = 7112, Miss_rate = 0.905, Pending_hits = 24, Reservation_fails = 141
L2_cache_bank[43]: Access = 7240, Miss = 7104, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 7856, Miss = 7120, Miss_rate = 0.906, Pending_hits = 24, Reservation_fails = 197
L2_cache_bank[45]: Access = 7248, Miss = 7176, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 7856, Miss = 7120, Miss_rate = 0.906, Pending_hits = 24, Reservation_fails = 118
L2_cache_bank[47]: Access = 7248, Miss = 7168, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 8496, Miss = 7128, Miss_rate = 0.839, Pending_hits = 48, Reservation_fails = 283
L2_cache_bank[49]: Access = 7240, Miss = 7160, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 8496, Miss = 7140, Miss_rate = 0.840, Pending_hits = 48, Reservation_fails = 267
L2_cache_bank[51]: Access = 7240, Miss = 7160, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 8496, Miss = 7136, Miss_rate = 0.840, Pending_hits = 48, Reservation_fails = 197
L2_cache_bank[53]: Access = 7240, Miss = 7156, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 8496, Miss = 7120, Miss_rate = 0.838, Pending_hits = 48, Reservation_fails = 250
L2_cache_bank[55]: Access = 7240, Miss = 7144, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 7856, Miss = 7120, Miss_rate = 0.906, Pending_hits = 24, Reservation_fails = 207
L2_cache_bank[57]: Access = 7240, Miss = 7144, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 7856, Miss = 7112, Miss_rate = 0.905, Pending_hits = 24, Reservation_fails = 251
L2_cache_bank[59]: Access = 7240, Miss = 7144, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 8496, Miss = 7144, Miss_rate = 0.841, Pending_hits = 38, Reservation_fails = 334
L2_cache_bank[61]: Access = 7240, Miss = 7168, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 8496, Miss = 7120, Miss_rate = 0.838, Pending_hits = 48, Reservation_fails = 314
L2_cache_bank[63]: Access = 7240, Miss = 7152, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 494400
L2_total_cache_misses = 456468
L2_total_cache_miss_rate = 0.9233
L2_total_cache_pending_hits = 1167
L2_total_cache_reservation_fails = 6774
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36765
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21637
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6774
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 64911
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 92480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 277440
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 124480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369920
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6774
L2_cache_data_port_util = 0.074
L2_cache_fill_port_util = 0.030
average_pipeline_duty_cycle=3367.073730
Power Metrics: 
core 0:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1062336
	Total NON REG=248832
core 1:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=28624
	Total FP Deocded Instructions=4480
	Total INT Deocded Instructions=22152
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16670720
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1327872
	Total MEM Acesses=91392
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=2904
	Total REG Reads=1896704
	Total REG Writes=1053280
	Total NON REG=244736
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1067296
	Total NON REG=248832
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1066496
	Total NON REG=248832
core 4:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=21848
	Total FP Deocded Instructions=3520
	Total INT Deocded Instructions=16824
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12615680
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1022464
	Total MEM Acesses=73984
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=2408
	Total REG Reads=1456128
	Total REG Writes=812800
	Total NON REG=188672
core 5:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1065312
	Total NON REG=248832
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=21848
	Total FP Deocded Instructions=3520
	Total INT Deocded Instructions=16824
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12615680
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1022464
	Total MEM Acesses=73984
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=2408
	Total REG Reads=1456128
	Total REG Writes=814176
	Total NON REG=188672
core 7:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=21848
	Total FP Deocded Instructions=3520
	Total INT Deocded Instructions=16824
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12615680
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1022464
	Total MEM Acesses=73984
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=2408
	Total REG Reads=1456128
	Total REG Writes=811808
	Total NON REG=188672
core 8:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=21848
	Total FP Deocded Instructions=3520
	Total INT Deocded Instructions=16824
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12615680
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1022464
	Total MEM Acesses=73984
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=2408
	Total REG Reads=1456128
	Total REG Writes=816160
	Total NON REG=188672
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1067136
	Total NON REG=248832
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1063552
	Total NON REG=248832
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1066016
	Total NON REG=248832
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=21848
	Total FP Deocded Instructions=3520
	Total INT Deocded Instructions=16824
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12615680
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1022464
	Total MEM Acesses=73984
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=2408
	Total REG Reads=1456128
	Total REG Writes=812960
	Total NON REG=188672
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1063648
	Total NON REG=248832
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1064064
	Total NON REG=248832
core 15:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1068160
	Total NON REG=248832
core 16:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1061600
	Total NON REG=248832
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=21848
	Total FP Deocded Instructions=3520
	Total INT Deocded Instructions=16824
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12615680
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1022464
	Total MEM Acesses=73984
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=2408
	Total REG Reads=1456128
	Total REG Writes=815488
	Total NON REG=188672
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1065600
	Total NON REG=248832
core 19:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1067840
	Total NON REG=248832
core 20:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=21848
	Total FP Deocded Instructions=3520
	Total INT Deocded Instructions=16824
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12615680
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1022464
	Total MEM Acesses=73984
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=2408
	Total REG Reads=1456128
	Total REG Writes=813824
	Total NON REG=188672
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1063104
	Total NON REG=248832
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1062912
	Total NON REG=248832
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1065504
	Total NON REG=248832
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1062944
	Total NON REG=248832
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1064832
	Total NON REG=248832
core 26:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=21848
	Total FP Deocded Instructions=3520
	Total INT Deocded Instructions=16824
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12615680
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1022464
	Total MEM Acesses=73984
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=2408
	Total REG Reads=1456128
	Total REG Writes=811648
	Total NON REG=188672
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=21848
	Total FP Deocded Instructions=3520
	Total INT Deocded Instructions=16824
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12615680
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1022464
	Total MEM Acesses=73984
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=2408
	Total REG Reads=1456128
	Total REG Writes=815872
	Total NON REG=188672
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=21848
	Total FP Deocded Instructions=3520
	Total INT Deocded Instructions=16824
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12615680
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1022464
	Total MEM Acesses=73984
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=2408
	Total REG Reads=1456128
	Total REG Writes=815360
	Total NON REG=188672
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=21848
	Total FP Deocded Instructions=3520
	Total INT Deocded Instructions=16824
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12615680
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1022464
	Total MEM Acesses=73984
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=2408
	Total REG Reads=1456128
	Total REG Writes=817056
	Total NON REG=188672
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28624
	Total FP Deocded Instructions=4480
	Total INT Deocded Instructions=22152
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16670720
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1327872
	Total MEM Acesses=91392
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=2904
	Total REG Reads=1896704
	Total REG Writes=1056288
	Total NON REG=244736
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1064448
	Total NON REG=248832
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=21544
	Total FP Deocded Instructions=3392
	Total INT Deocded Instructions=16656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12525568
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=83904
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1001216
	Total MEM Acesses=69632
	Total SFU Commissions=0
	Total SP Commissions=1472
	Total MEM Commissions=2200
	Total REG Reads=1429248
	Total REG Writes=806560
	Total NON REG=184576
core 33:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1064736
	Total NON REG=248832
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=21848
	Total FP Deocded Instructions=3520
	Total INT Deocded Instructions=16824
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12615680
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1022464
	Total MEM Acesses=73984
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=2408
	Total REG Reads=1456128
	Total REG Writes=813888
	Total NON REG=188672
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=21848
	Total FP Deocded Instructions=3520
	Total INT Deocded Instructions=16824
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12615680
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1022464
	Total MEM Acesses=73984
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=2408
	Total REG Reads=1456128
	Total REG Writes=816640
	Total NON REG=188672
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1065696
	Total NON REG=248832
core 37:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1064768
	Total NON REG=248832
core 38:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=21848
	Total FP Deocded Instructions=3520
	Total INT Deocded Instructions=16824
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12615680
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1022464
	Total MEM Acesses=73984
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=2408
	Total REG Reads=1456128
	Total REG Writes=813568
	Total NON REG=188672
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1065248
	Total NON REG=248832
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1063520
	Total NON REG=248832
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1067424
	Total NON REG=248832
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1065216
	Total NON REG=248832
core 43:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=21544
	Total FP Deocded Instructions=3392
	Total INT Deocded Instructions=16656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12525568
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=83904
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1001216
	Total MEM Acesses=69632
	Total SFU Commissions=0
	Total SP Commissions=1472
	Total MEM Commissions=2200
	Total REG Reads=1429248
	Total REG Writes=804928
	Total NON REG=184576
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1065536
	Total NON REG=248832
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=21544
	Total FP Deocded Instructions=3392
	Total INT Deocded Instructions=16656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12525568
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=83904
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1001216
	Total MEM Acesses=69632
	Total SFU Commissions=0
	Total SP Commissions=1472
	Total MEM Commissions=2200
	Total REG Reads=1429248
	Total REG Writes=806464
	Total NON REG=184576
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=21848
	Total FP Deocded Instructions=3520
	Total INT Deocded Instructions=16824
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12615680
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1022464
	Total MEM Acesses=73984
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=2408
	Total REG Reads=1456128
	Total REG Writes=815904
	Total NON REG=188672
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=21848
	Total FP Deocded Instructions=3520
	Total INT Deocded Instructions=16824
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12615680
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1022464
	Total MEM Acesses=73984
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=2408
	Total REG Reads=1456128
	Total REG Writes=816096
	Total NON REG=188672
core 48:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=28624
	Total FP Deocded Instructions=4480
	Total INT Deocded Instructions=22152
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16670720
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1327872
	Total MEM Acesses=91392
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=2904
	Total REG Reads=1896704
	Total REG Writes=1055968
	Total NON REG=244736
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1064416
	Total NON REG=248832
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28640
	Total FP Deocded Instructions=4480
	Total INT Deocded Instructions=22168
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16664576
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=110784
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1327872
	Total MEM Acesses=90880
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=2888
	Total REG Reads=1896192
	Total REG Writes=1037920
	Total NON REG=244224
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28624
	Total FP Deocded Instructions=4480
	Total INT Deocded Instructions=22152
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16670720
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1327872
	Total MEM Acesses=91392
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=2904
	Total REG Reads=1896704
	Total REG Writes=1052416
	Total NON REG=244736
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28624
	Total FP Deocded Instructions=4480
	Total INT Deocded Instructions=22152
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16670720
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1327872
	Total MEM Acesses=91392
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=2904
	Total REG Reads=1896704
	Total REG Writes=1058624
	Total NON REG=244736
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1063840
	Total NON REG=248832
core 54:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=21864
	Total FP Deocded Instructions=3520
	Total INT Deocded Instructions=16840
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12587008
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=84768
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1022464
	Total MEM Acesses=73472
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=2392
	Total REG Reads=1455616
	Total REG Writes=795456
	Total NON REG=188160
core 55:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=28624
	Total FP Deocded Instructions=4480
	Total INT Deocded Instructions=22152
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16670720
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1327872
	Total MEM Acesses=91392
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=2904
	Total REG Reads=1896704
	Total REG Writes=1054432
	Total NON REG=244736
core 56:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1064160
	Total NON REG=248832
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1066176
	Total NON REG=248832
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1067488
	Total NON REG=248832
core 59:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1064128
	Total NON REG=248832
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=21848
	Total FP Deocded Instructions=3520
	Total INT Deocded Instructions=16824
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12615680
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1022464
	Total MEM Acesses=73984
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=2408
	Total REG Reads=1456128
	Total REG Writes=813888
	Total NON REG=188672
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1066880
	Total NON REG=248832
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=21544
	Total FP Deocded Instructions=3392
	Total INT Deocded Instructions=16656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12525568
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=83904
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1001216
	Total MEM Acesses=69632
	Total SFU Commissions=0
	Total SP Commissions=1472
	Total MEM Commissions=2200
	Total REG Reads=1429248
	Total REG Writes=806720
	Total NON REG=184576
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1064256
	Total NON REG=248832
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28624
	Total FP Deocded Instructions=4480
	Total INT Deocded Instructions=22152
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16670720
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1327872
	Total MEM Acesses=91392
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=2904
	Total REG Reads=1896704
	Total REG Writes=1056736
	Total NON REG=244736
core 65:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=21848
	Total FP Deocded Instructions=3520
	Total INT Deocded Instructions=16824
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12615680
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1022464
	Total MEM Acesses=73984
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=2408
	Total REG Reads=1456128
	Total REG Writes=814464
	Total NON REG=188672
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=21544
	Total FP Deocded Instructions=3392
	Total INT Deocded Instructions=16656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12525568
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=83904
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1001216
	Total MEM Acesses=69632
	Total SFU Commissions=0
	Total SP Commissions=1472
	Total MEM Commissions=2200
	Total REG Reads=1429248
	Total REG Writes=810624
	Total NON REG=184576
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=21848
	Total FP Deocded Instructions=3520
	Total INT Deocded Instructions=16824
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12615680
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1022464
	Total MEM Acesses=73984
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=2408
	Total REG Reads=1456128
	Total REG Writes=815040
	Total NON REG=188672
core 68:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=21848
	Total FP Deocded Instructions=3520
	Total INT Deocded Instructions=16824
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12615680
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1022464
	Total MEM Acesses=73984
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=2408
	Total REG Reads=1456128
	Total REG Writes=814144
	Total NON REG=188672
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1064576
	Total NON REG=248832
core 70:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=21544
	Total FP Deocded Instructions=3392
	Total INT Deocded Instructions=16656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12525568
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=83904
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1001216
	Total MEM Acesses=69632
	Total SFU Commissions=0
	Total SP Commissions=1472
	Total MEM Commissions=2200
	Total REG Reads=1429248
	Total REG Writes=806112
	Total NON REG=184576
core 71:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=21848
	Total FP Deocded Instructions=3520
	Total INT Deocded Instructions=16824
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12615680
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1022464
	Total MEM Acesses=73984
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=2408
	Total REG Reads=1456128
	Total REG Writes=817600
	Total NON REG=188672
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28624
	Total FP Deocded Instructions=4480
	Total INT Deocded Instructions=22152
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16670720
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1327872
	Total MEM Acesses=91392
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=2904
	Total REG Reads=1896704
	Total REG Writes=1058080
	Total NON REG=244736
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1066560
	Total NON REG=248832
core 74:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1067424
	Total NON REG=248832
core 75:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1064480
	Total NON REG=248832
core 76:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1064864
	Total NON REG=248832
core 77:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=28928
	Total FP Deocded Instructions=4608
	Total INT Deocded Instructions=22320
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16760832
	Total FP Acesses=33792
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=2097152
	Total SP Acesses=1349120
	Total MEM Acesses=95744
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=3112
	Total REG Reads=1923584
	Total REG Writes=1063200
	Total NON REG=248832
core 78:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=21848
	Total FP Deocded Instructions=3520
	Total INT Deocded Instructions=16824
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12615680
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1022464
	Total MEM Acesses=73984
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=2408
	Total REG Reads=1456128
	Total REG Writes=815104
	Total NON REG=188672
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=21848
	Total FP Deocded Instructions=3520
	Total INT Deocded Instructions=16824
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12615680
	Total FP Acesses=25344
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=49152
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1572864
	Total SP Acesses=1022464
	Total MEM Acesses=73984
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=2408
	Total REG Reads=1456128
	Total REG Writes=817216
	Total NON REG=188672


==========Power Metrics -- Memory==========
Total memory controller accesses: 86548
Total memory controller reads: 86548
Total memory controller writes: 0
!!!Total Shared memory access: 162976
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 26000
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 112032
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 12448
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 369920
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 2003
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 150480
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 369920
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 36765
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 1167
	Cache_stats[GLOBAL_ACC_R][MISS] = 21637
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 6774
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 64911
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 92480
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 277440
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 124480
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 369920

icnt_total_pkts_mem_to_simt=494400
icnt_total_pkts_simt_to_mem=494400
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 494400
Req_Network_cycles = 45127
Req_Network_injected_packets_per_cycle =      10.9557 
Req_Network_conflicts_per_cycle =      10.6260
Req_Network_conflicts_per_cycle_util =      15.6999
Req_Bank_Level_Parallism =      16.1870
Req_Network_in_buffer_full_per_cycle =       0.0570
Req_Network_in_buffer_avg_util =      45.1039
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       1.4133

Reply_Network_injected_packets_num = 494400
Reply_Network_cycles = 45127
Reply_Network_injected_packets_per_cycle =       10.9557
Reply_Network_conflicts_per_cycle =        8.9435
Reply_Network_conflicts_per_cycle_util =      12.7248
Reply_Bank_Level_Parallism =      15.5879
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.1650
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1369
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 47 sec (407 sec)
gpgpu_simulation_rate = 157095 (inst/sec)
gpgpu_simulation_rate = 110 (cycle/sec)
gpgpu_silicon_slowdown = 10290909x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
