var group___a_l_t___s_d_r___c_t_l =
[
    [ "Register : Controller Configuration Register - ctrlcfg", "group___a_l_t___s_d_r___c_t_l___c_t_l_c_f_g.html", "group___a_l_t___s_d_r___c_t_l___c_t_l_c_f_g" ],
    [ "Register : DRAM Timings 1 Register - dramtiming1", "group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1.html", "group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g1" ],
    [ "Register : DRAM Timings 2 Register - dramtiming2", "group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2.html", "group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g2" ],
    [ "Register : DRAM Timings 3 Register - dramtiming3", "group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html", "group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3" ],
    [ "Register : DRAM Timings 4 Register - dramtiming4", "group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html", "group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4" ],
    [ "Register : Lower Power Timing Register - lowpwrtiming", "group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g.html", "group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_t_i_m_i_n_g" ],
    [ "Register : ODT Control Register - dramodt", "group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t.html", "group___a_l_t___s_d_r___c_t_l___d_r_a_m_o_d_t" ],
    [ "Register : DRAM Address Widths Register - dramaddrw", "group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w.html", "group___a_l_t___s_d_r___c_t_l___d_r_a_m_a_d_d_r_w" ],
    [ "Register : DRAM Interface Data Width Register - dramifwidth", "group___a_l_t___s_d_r___c_t_l___d_r_a_m_i_f_w_i_d_t_h.html", "group___a_l_t___s_d_r___c_t_l___d_r_a_m_i_f_w_i_d_t_h" ],
    [ "Register : DRAM Devices Data Width Register - dramdevwidth", "group___a_l_t___s_d_r___c_t_l___d_r_a_m_d_e_v_w_i_d_t_h.html", "group___a_l_t___s_d_r___c_t_l___d_r_a_m_d_e_v_w_i_d_t_h" ],
    [ "Register : DRAM Status Register - dramsts", "group___a_l_t___s_d_r___c_t_l___d_r_a_m_s_t_s.html", "group___a_l_t___s_d_r___c_t_l___d_r_a_m_s_t_s" ],
    [ "Register : ECC Interrupt  Register - dramintr", "group___a_l_t___s_d_r___c_t_l___d_r_a_m_i_n_t_r.html", "group___a_l_t___s_d_r___c_t_l___d_r_a_m_i_n_t_r" ],
    [ "Register : ECC Single Bit Error Count Register - sbecount", "group___a_l_t___s_d_r___c_t_l___s_b_e_c_o_u_n_t.html", "group___a_l_t___s_d_r___c_t_l___s_b_e_c_o_u_n_t" ],
    [ "Register : ECC Double Bit Error Count Register - dbecount", "group___a_l_t___s_d_r___c_t_l___d_b_e_c_o_u_n_t.html", "group___a_l_t___s_d_r___c_t_l___d_b_e_c_o_u_n_t" ],
    [ "Register : ECC Error Address Register - erraddr", "group___a_l_t___s_d_r___c_t_l___e_r_r_a_d_d_r.html", "group___a_l_t___s_d_r___c_t_l___e_r_r_a_d_d_r" ],
    [ "Register : ECC Auto-correction Dropped Count Register - dropcount", "group___a_l_t___s_d_r___c_t_l___d_r_o_p_c_o_u_n_t.html", "group___a_l_t___s_d_r___c_t_l___d_r_o_p_c_o_u_n_t" ],
    [ "Register : ECC Auto-correction Dropped Address Register - dropaddr", "group___a_l_t___s_d_r___c_t_l___d_r_o_p_a_d_d_r.html", "group___a_l_t___s_d_r___c_t_l___d_r_o_p_a_d_d_r" ],
    [ "Register : Low Power Control Register - lowpwreq", "group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html", "group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q" ],
    [ "Register : Low Power Acknowledge Register - lowpwrack", "group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_a_c_k.html", "group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_a_c_k" ],
    [ "Register : Static Configuration Register - staticcfg", "group___a_l_t___s_d_r___c_t_l___s_t_a_t_i_c_c_f_g.html", "group___a_l_t___s_d_r___c_t_l___s_t_a_t_i_c_c_f_g" ],
    [ "Register : Memory Controller Width Register - ctrlwidth", "group___a_l_t___s_d_r___c_t_l___c_t_l_w_i_d_t_h.html", "group___a_l_t___s_d_r___c_t_l___c_t_l_w_i_d_t_h" ],
    [ "Register : Port Configuration Register - portcfg", "group___a_l_t___s_d_r___c_t_l___p_o_r_t_c_f_g.html", "group___a_l_t___s_d_r___c_t_l___p_o_r_t_c_f_g" ],
    [ "Register : FPGA Ports Reset Control Register - fpgaportrst", "group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html", "group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t" ],
    [ "Register : Memory Protection Port Default Register - protportdefault", "group___a_l_t___s_d_r___c_t_l___p_r_o_t_p_o_r_t_d_e_f_a_u_l_t.html", "group___a_l_t___s_d_r___c_t_l___p_r_o_t_p_o_r_t_d_e_f_a_u_l_t" ],
    [ "Register : Memory Protection Address Register - protruleaddr", "group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_a_d_d_r.html", "group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_a_d_d_r" ],
    [ "Register : Memory Protection ID Register - protruleid", "group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_i_d.html", "group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_i_d" ],
    [ "Register : Memory Protection Rule Data Register - protruledata", "group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_d_a_t_a.html", "group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_d_a_t_a" ],
    [ "Register : Memory Protection Rule Read-Write Register - protrulerdwr", "group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r.html", "group___a_l_t___s_d_r___c_t_l___p_r_o_t_r_u_l_e_r_d_w_r" ],
    [ "Register : QOS Control Register - qoslowpri", "group___a_l_t___s_d_r___c_t_l___q_o_s_l_o_w_p_r_i.html", "group___a_l_t___s_d_r___c_t_l___q_o_s_l_o_w_p_r_i" ],
    [ "Register : qoshighpri Register - qoshighpri", "group___a_l_t___s_d_r___c_t_l___q_o_s_h_i_g_h_p_r_i.html", "group___a_l_t___s_d_r___c_t_l___q_o_s_h_i_g_h_p_r_i" ],
    [ "Register : qospriorityen Register - qospriorityen", "group___a_l_t___s_d_r___c_t_l___q_o_s_p_r_i_o_r_i_t_y_e_n.html", "group___a_l_t___s_d_r___c_t_l___q_o_s_p_r_i_o_r_i_t_y_e_n" ],
    [ "Register : Scheduler priority Register - mppriority", "group___a_l_t___s_d_r___c_t_l___m_p_p_r_i_o_r_i_t_y.html", "group___a_l_t___s_d_r___c_t_l___m_p_p_r_i_o_r_i_t_y" ],
    [ "Register : Controller Command Pool Priority Remap Register - remappriority", "group___a_l_t___s_d_r___c_t_l___r_e_m_a_p_p_r_i_o_r_i_t_y.html", "group___a_l_t___s_d_r___c_t_l___r_e_m_a_p_p_r_i_o_r_i_t_y" ],
    [ "Register Group : Port Sum of Weight Register - ALT_SDR_CTL_MPWT", "group___a_l_t___s_d_r___c_t_l___m_p_w_t.html", "group___a_l_t___s_d_r___c_t_l___m_p_w_t" ],
    [ "ALT_SDR_CTL_s", "group___a_l_t___s_d_r___c_t_l.html#struct_a_l_t___s_d_r___c_t_l__s", [
      [ "ctrlcfg", "group___a_l_t___s_d_r___c_t_l.html#a59f82856b2db5ca3590324c96000eea1", null ],
      [ "dramtiming1", "group___a_l_t___s_d_r___c_t_l.html#a76e3f292658a87fdcf6c36dfe11d8e2f", null ],
      [ "dramtiming2", "group___a_l_t___s_d_r___c_t_l.html#aad1c75997760ed417abfa7fd980f8304", null ],
      [ "dramtiming3", "group___a_l_t___s_d_r___c_t_l.html#a856d564ce78257474309ddc604eaa934", null ],
      [ "dramtiming4", "group___a_l_t___s_d_r___c_t_l.html#af08c016b3c2af8ec26ffab15c47634b1", null ],
      [ "lowpwrtiming", "group___a_l_t___s_d_r___c_t_l.html#a29cdf404fe1ee5c0f93d577e38c1d084", null ],
      [ "dramodt", "group___a_l_t___s_d_r___c_t_l.html#afdad949f81f08e872d31d56351411a0f", null ],
      [ "_pad_0x1c_0x2b", "group___a_l_t___s_d_r___c_t_l.html#aa2a949134c20ff36b2bebcae7a4a7445", null ],
      [ "dramaddrw", "group___a_l_t___s_d_r___c_t_l.html#ac49f0b72ad3a8cf5c82a46a6319b9622", null ],
      [ "dramifwidth", "group___a_l_t___s_d_r___c_t_l.html#a53f5c52c06f42e4b3ead816d2f23e204", null ],
      [ "dramdevwidth", "group___a_l_t___s_d_r___c_t_l.html#a1079fe7f0edeececf16e52a801c79ad6", null ],
      [ "dramsts", "group___a_l_t___s_d_r___c_t_l.html#a91ace3f9d492ec7f35534047ba203677", null ],
      [ "dramintr", "group___a_l_t___s_d_r___c_t_l.html#a5a3a15766c339f5e0c573503f15ebb44", null ],
      [ "sbecount", "group___a_l_t___s_d_r___c_t_l.html#ac6caca1d4dfbb17d9d026184a2893a11", null ],
      [ "dbecount", "group___a_l_t___s_d_r___c_t_l.html#a48ffedf1622f7a8300246b30687d9fa9", null ],
      [ "erraddr", "group___a_l_t___s_d_r___c_t_l.html#a49022a6bf3b275222a0c602db5c339b5", null ],
      [ "dropcount", "group___a_l_t___s_d_r___c_t_l.html#a2abfb3c970011a40f4bd389cee8f09bb", null ],
      [ "dropaddr", "group___a_l_t___s_d_r___c_t_l.html#a74bd19fdf428e642a90a750c58cbee59", null ],
      [ "lowpwreq", "group___a_l_t___s_d_r___c_t_l.html#aba981dcf97b337f1f152c3ee77b69bc4", null ],
      [ "lowpwrack", "group___a_l_t___s_d_r___c_t_l.html#aae56ec62cd8aaec13fa36f7363231ce8", null ],
      [ "staticcfg", "group___a_l_t___s_d_r___c_t_l.html#a179689a0df8ae161bdb326cf5b07f59f", null ],
      [ "ctrlwidth", "group___a_l_t___s_d_r___c_t_l.html#a612d7ed3a12c060cf333e26728608075", null ],
      [ "_pad_0x64_0x7b", "group___a_l_t___s_d_r___c_t_l.html#a6736d68a815b9fbf9517b3a8774f9a52", null ],
      [ "portcfg", "group___a_l_t___s_d_r___c_t_l.html#a4e311abe79ef572dc659782d83f452cf", null ],
      [ "fpgaportrst", "group___a_l_t___s_d_r___c_t_l.html#a27b36d37b3009dbbbb67ce51aeff8c06", null ],
      [ "_pad_0x84_0x8b", "group___a_l_t___s_d_r___c_t_l.html#a22660deba511d99689408cda60245aaa", null ],
      [ "protportdefault", "group___a_l_t___s_d_r___c_t_l.html#ac7f368645c0a29e50d5c46d3e5367af1", null ],
      [ "protruleaddr", "group___a_l_t___s_d_r___c_t_l.html#ac6eba5e5c270727cb0ed5d55a71c821c", null ],
      [ "protruleid", "group___a_l_t___s_d_r___c_t_l.html#a87d279887ee2289d9b0f065b0f52719d", null ],
      [ "protruledata", "group___a_l_t___s_d_r___c_t_l.html#a7bb8cacb11bb88927f8ceae5bfa894d1", null ],
      [ "protrulerdwr", "group___a_l_t___s_d_r___c_t_l.html#a244cd51a9eaf283047fa385c9e0a0889", null ],
      [ "qoslowpri", "group___a_l_t___s_d_r___c_t_l.html#a50b4def95e7a265fe51167768d3906e3", null ],
      [ "qoshighpri", "group___a_l_t___s_d_r___c_t_l.html#a7b9a2be7c3b4cd1c6b43388a19c7a944", null ],
      [ "qospriorityen", "group___a_l_t___s_d_r___c_t_l.html#a5ce12bf863ebb0e1a9f512778e6ac65c", null ],
      [ "mppriority", "group___a_l_t___s_d_r___c_t_l.html#a95870388e69a821476bfc36beb16c083", null ],
      [ "ctrlgrp_mpweight", "group___a_l_t___s_d_r___c_t_l.html#a3109e7f5303610fa44e21707b8b74192", null ],
      [ "_pad_0xc0_0xdf", "group___a_l_t___s_d_r___c_t_l.html#a07ecaf96a0b69f73642f4bcfcb3e70c8", null ],
      [ "remappriority", "group___a_l_t___s_d_r___c_t_l.html#a26b7386160f8917dcf8d08764baa15b1", null ],
      [ "_pad_0xe4_0x1000", "group___a_l_t___s_d_r___c_t_l.html#a66021b4c1326460728ee8ac55248df9d", null ]
    ] ],
    [ "ALT_SDR_CTL_raw_s", "group___a_l_t___s_d_r___c_t_l.html#struct_a_l_t___s_d_r___c_t_l__raw__s", [
      [ "ctrlcfg", "group___a_l_t___s_d_r___c_t_l.html#a9ad9a252402c4cf650ff337b829c47d1", null ],
      [ "dramtiming1", "group___a_l_t___s_d_r___c_t_l.html#a4236e4d49bbf95072bb4d81964dd2ef3", null ],
      [ "dramtiming2", "group___a_l_t___s_d_r___c_t_l.html#a71b0193df56cf37a78c0cf771cd39731", null ],
      [ "dramtiming3", "group___a_l_t___s_d_r___c_t_l.html#ac91bf18b92965f0acc3e8d716c05dba2", null ],
      [ "dramtiming4", "group___a_l_t___s_d_r___c_t_l.html#a4972e9f26e08f538db1d5789a9cb7755", null ],
      [ "lowpwrtiming", "group___a_l_t___s_d_r___c_t_l.html#aec009cdf2b57551ec8db7fda68986e77", null ],
      [ "dramodt", "group___a_l_t___s_d_r___c_t_l.html#a3cceff842dc2e5ddacae3dc435350daf", null ],
      [ "_pad_0x1c_0x2b", "group___a_l_t___s_d_r___c_t_l.html#afccf9bf9619b99e569066acb44eab07d", null ],
      [ "dramaddrw", "group___a_l_t___s_d_r___c_t_l.html#a2a53aad208ef027d6b8cec6c0e902bc8", null ],
      [ "dramifwidth", "group___a_l_t___s_d_r___c_t_l.html#a6abac811e5a24c47357e77a8f0e95317", null ],
      [ "dramdevwidth", "group___a_l_t___s_d_r___c_t_l.html#a749f431b1dfbcd7bf753a5e255d19563", null ],
      [ "dramsts", "group___a_l_t___s_d_r___c_t_l.html#ad403f2019bf3dfbc5882a854ba2d5d25", null ],
      [ "dramintr", "group___a_l_t___s_d_r___c_t_l.html#a617784c3d73e7332a4efa6ce68532290", null ],
      [ "sbecount", "group___a_l_t___s_d_r___c_t_l.html#ae28a59b9e27b8f9818b2a4355b5e85d4", null ],
      [ "dbecount", "group___a_l_t___s_d_r___c_t_l.html#a6a5ca0f1f13f43081686d9f1813b431f", null ],
      [ "erraddr", "group___a_l_t___s_d_r___c_t_l.html#a5c68e3a2c1db45c998d028a473a74a35", null ],
      [ "dropcount", "group___a_l_t___s_d_r___c_t_l.html#a798764ef79244cc8538a12ca789e92a1", null ],
      [ "dropaddr", "group___a_l_t___s_d_r___c_t_l.html#a7a2d263f0b211891c863990b40d78ed3", null ],
      [ "lowpwreq", "group___a_l_t___s_d_r___c_t_l.html#a136835826065d94c0d2ed7ee3dd16b22", null ],
      [ "lowpwrack", "group___a_l_t___s_d_r___c_t_l.html#ac73bfb3ae257644b2ba71fea272ff1df", null ],
      [ "staticcfg", "group___a_l_t___s_d_r___c_t_l.html#a110c3c283ea08ab01a5c86fa5dc269a8", null ],
      [ "ctrlwidth", "group___a_l_t___s_d_r___c_t_l.html#a68bc1b6ebdb569414be6402dab0b882d", null ],
      [ "_pad_0x64_0x7b", "group___a_l_t___s_d_r___c_t_l.html#ac90c0ea2f9251d6b62b221a5da65ca10", null ],
      [ "portcfg", "group___a_l_t___s_d_r___c_t_l.html#aa32559cd6f09a59ffd9760da7c948796", null ],
      [ "fpgaportrst", "group___a_l_t___s_d_r___c_t_l.html#a5f355a3f61168034c3aabbe71097e574", null ],
      [ "_pad_0x84_0x8b", "group___a_l_t___s_d_r___c_t_l.html#ad079f38fc641ef79c8d7f08b9ed8f5cb", null ],
      [ "protportdefault", "group___a_l_t___s_d_r___c_t_l.html#a06f4d65bcded260c3245e3f209f81e98", null ],
      [ "protruleaddr", "group___a_l_t___s_d_r___c_t_l.html#a784b44c840d132ee89a19bf05acab987", null ],
      [ "protruleid", "group___a_l_t___s_d_r___c_t_l.html#a09780e1e63775c4fd717fd4d290fb447", null ],
      [ "protruledata", "group___a_l_t___s_d_r___c_t_l.html#aebbc86d4fbe14be47dd1f224abbedf01", null ],
      [ "protrulerdwr", "group___a_l_t___s_d_r___c_t_l.html#a0bef0cf2cac21e3b2665c97b0fffb5dd", null ],
      [ "qoslowpri", "group___a_l_t___s_d_r___c_t_l.html#afd10b492abefa3796ba32b401775b006", null ],
      [ "qoshighpri", "group___a_l_t___s_d_r___c_t_l.html#a481013d9f9871800309d5091f9e5b127", null ],
      [ "qospriorityen", "group___a_l_t___s_d_r___c_t_l.html#aabb2cf63ecfc3d9acf4e36cb635849be", null ],
      [ "mppriority", "group___a_l_t___s_d_r___c_t_l.html#add0b2cbe270bed6fcb8dd02e1e74587f", null ],
      [ "ctrlgrp_mpweight", "group___a_l_t___s_d_r___c_t_l.html#a23161ac7dfc75827c41f023305309374", null ],
      [ "_pad_0xc0_0xdf", "group___a_l_t___s_d_r___c_t_l.html#a902e83d7a35f2f2f50d935bedc439917", null ],
      [ "remappriority", "group___a_l_t___s_d_r___c_t_l.html#a5c5d3628d86e0ba3b0468e37939d2952", null ],
      [ "_pad_0xe4_0x1000", "group___a_l_t___s_d_r___c_t_l.html#a4bc0409c4a1929b214ee991477740876", null ]
    ] ],
    [ "ALT_SDR_CTL_t", "group___a_l_t___s_d_r___c_t_l.html#ga28e54044435da1c26ba2ac53f926dd48", null ],
    [ "ALT_SDR_CTL_raw_t", "group___a_l_t___s_d_r___c_t_l.html#gacfef9a6a74034d199d3d6865a48c3a1b", null ]
];