[Inputs]
clk
rst
RegWrite
=read_reg1[4:0]=
=read_reg2[4:0]=
=write_reg[4:0]=
=write_data[31:0]=
[Outputs]
=read_data1[31:0]=
=read_data2[31:0]=
=s0[31:0]=
=s1[31:0]=
=s2[31:0]=
=t0[31:0]=
=t1[31:0]=
=t2[31:0]=
[BiDir]
[ATTRIBUTES]
VeriModel Registers

