+define+SD3101_N4P_22_VS130_1XAH1XBV1XCH1XDV1YAH1YBV4YHVHV2Z
+define+SYNTHESIS
+define+USE_TSMC_N4P_LIB

+incdir+$PHY_DESIGN_AREA/design/reuse/pma/rtl/ana_rtl_cdrlf_ll/
+incdir+$PHY_DESIGN_AREA/design/reuse/pma/rtl/pma_top/

$PHY_DESIGN_AREA/design/reuse/pma/reuse/cdnsdru_scan_mux_v0/hdl/hdl_src/cdnsdru_scan_mux_v0.v
$PHY_DESIGN_AREA/design/reuse/pma/reuse/cdnsdru_reset_sync_v0/hdl/hdl_src/cdnsdru_reset_sync_v0.v
$PHY_DESIGN_AREA/design/reuse/pma/reuse/cdnsdru_data_sync_v0/hdl/hdl_src/cdnsdru_data_sync_v0.v
$PHY_DESIGN_AREA/design/reuse/pma/reuse/cdnsdru_accumulator_v0/hdl/hdl_src/cdnsdru_accumulator_v0.v
$PHY_DESIGN_AREA/design/reuse/pma/reuse/cdnsdru_accumulator_dyn_v0/hdl/hdl_src/cdnsdru_accumulator_dyn_v0.v
$PHY_DESIGN_AREA/design/reuse/pma/reuse/cdnsdru_clk_gating_cell_v0/hdl/hdl_src/cdnsdru_clk_gating_cell_v0.sv
$PHY_DESIGN_AREA/design/reuse/pma/reuse/cdnsdru_scan_tp_ctrl_v1/hdl/hdl_src/cdnsdru_scan_tp_ctrl_v1.v
$PHY_DESIGN_AREA/design/reuse/pma/reuse/cdnsdru_data_delay_v0/hdl/hdl_src/cdnsdru_data_delay_v0.v
$PHY_DESIGN_AREA/design/reuse/pma/reuse/cdnsdru_therm_code_n_bits_v0/hdl/hdl_src/cdnsdru_therm_code_n_bits_v0.v
$PHY_DESIGN_AREA/design/reuse/pma/reuse/cdnsdru_gen_timer_v0/hdl/hdl_src/cdnsdru_gen_timer_v0.v
$PHY_DESIGN_AREA/design/reuse/pma/reuse/cdnsdru_therm_code_1_bit_v0/hdl/hdl_src/cdnsdru_therm_code_1_bit_v0.v


$PHY_DESIGN_AREA/design/reuse/pma/rtl/ana_rtl_cdrlf_ll/cdnsdru_cdrlf_ll_v1/hdl/hdl_src/cdnsdru_cdrlf_ll_1ol_v1.v
$PHY_DESIGN_AREA/design/reuse/pma/rtl/ana_rtl_cdrlf_ll/cdnsdru_cdrlf_ll_v1/hdl/hdl_src/cdnsdru_cdrlf_ll_2ol_v1.v
$PHY_DESIGN_AREA/design/reuse/pma/rtl/ana_rtl_cdrlf_ll/cdnsdru_cdrlf_ll_v1/hdl/hdl_src/cdnsdru_cdrlf_ll_eye_plot_ctrl_v1.v
$PHY_DESIGN_AREA/design/reuse/pma/rtl/ana_rtl_cdrlf_ll/cdnsdru_cdrlf_ll_v1/hdl/hdl_src/cdnsdru_cdrlf_ll_fast_phase_lock_v1.v
$PHY_DESIGN_AREA/design/reuse/pma/rtl/ana_rtl_cdrlf_ll/cdnsdru_cdrlf_ll_v1/hdl/hdl_src/cdnsdru_cdrlf_ll_pi_pos_v1.v
$PHY_DESIGN_AREA/design/reuse/pma/rtl/ana_rtl_cdrlf_ll/cdnsdru_cdrlf_ll_v1/hdl/hdl_src/cdnsdru_cdrlf_ll_pi_sreg_if_v1.v
$PHY_DESIGN_AREA/design/reuse/pma/rtl/ana_rtl_cdrlf_ll/cdnsdru_cdrlf_ll_v1/hdl/hdl_src/cdnsdru_cdrlf_ll_pi_sreg_if_v2.v
$PHY_DESIGN_AREA/design/reuse/pma/rtl/ana_rtl_cdrlf_ll/cdnsdru_cdrlf_ll_v1/hdl/hdl_src/cdnsdru_cdrlf_ll_v1.v
$PHY_DESIGN_AREA/design/reuse/pma/rtl/ana_rtl_cdrlf_ll/cdnsdru_cdrlf_ll_v1/hdl/hdl_src/cdnsdru_cdrlf_ll_voter_v1.v
$PHY_DESIGN_AREA/design/reuse/pma/rtl/ana_rtl_cdrlf_ll/cdnsdru_cdrlf_ll_v1/hdl/hdl_src/cdnsdru_cdrlf_ll_adder_v1.v
$PHY_DESIGN_AREA/design/reuse/pma/rtl/ana_rtl_cdrlf_ll/cdnsdru_cdrlf_ll_v1/hdl/hdl_src/cdnsdru_cdrlf_ll_roll_det_v1.v

$PHY_DESIGN_AREA/design/reuse/pma/rtl/ana_rtl_cdrlf_ll/cdrlf_ll_wrapper.v

//STD cell for Synth
-F $PHY_DESIGN_AREA/design/filelist/timberwolf_std_cell_synth.f 
