

================================================================
== Vivado HLS Report for 'fft_stage81'
================================================================
* Date:           Thu Jul 13 07:17:37 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fft_stages.proj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.635 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sin_or_cos_double_s_fu_275  |sin_or_cos_double_s  |       27|       35| 0.270 us | 0.350 us |   27|   35|   none  |
        |grp_sin_or_cos_double_s_fu_294  |sin_or_cos_double_s  |       27|       35| 0.270 us | 0.350 us |   27|   35|   none  |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- butterfly_loop  |        ?|        ?|         ?|          -|          -|     1|    no    |
        | + dft_loop       |        ?|        ?|         2|          -|          -|     ?|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      8|      40|    2549|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |       16|     52|    4028|   11358|    0|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      68|    -|
|Register         |        -|      -|     490|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       16|     60|    4558|   13975|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        5|      4|       1|      11|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------+---------+-------+------+------+-----+
    |            Instance            |        Module       | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------------+---------------------+---------+-------+------+------+-----+
    |grp_sin_or_cos_double_s_fu_275  |sin_or_cos_double_s  |        8|     26|  2014|  5679|    0|
    |grp_sin_or_cos_double_s_fu_294  |sin_or_cos_double_s  |        8|     26|  2014|  5679|    0|
    +--------------------------------+---------------------+---------+-------+------+------+-----+
    |Total                           |                     |       16|     52|  4028| 11358|    0|
    +--------------------------------+---------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+----+-----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+----+-----+------------+------------+
    |mul_ln1192_fu_1264_p2            |     *    |      2|   0|   23|          22|          22|
    |mul_ln1193_fu_1238_p2            |     *    |      2|   0|   23|          22|          22|
    |mul_ln700_10_fu_1259_p2          |     *    |      2|   0|   23|          22|          22|
    |mul_ln700_fu_1233_p2             |     *    |      2|   0|   23|          22|          22|
    |Out_I_V_d1                       |     +    |      0|   0|   29|          22|          22|
    |Out_R_V_d1                       |     +    |      0|   0|   29|          22|          22|
    |a_V_fu_613_p2                    |     +    |      0|   0|   21|          14|          14|
    |add_ln581_1_fu_696_p2            |     +    |      0|   0|   19|           5|          12|
    |add_ln581_fu_975_p2              |     +    |      0|   0|   19|           5|          12|
    |add_ln899_fu_437_p2              |     +    |      0|   0|   29|           7|          22|
    |add_ln908_fu_485_p2              |     +    |      0|   0|   39|           7|          32|
    |add_ln915_fu_575_p2              |     +    |      0|   0|   21|          11|          11|
    |i_12_fu_1219_p2                  |     +    |      0|   0|   39|          32|           2|
    |i_lower_fu_1201_p2               |     +    |      0|   0|   39|          32|           1|
    |lsb_index_fu_363_p2              |     +    |      0|   0|   39|           7|          32|
    |m_48_fu_529_p2                   |     +    |      0|   0|   71|          64|          64|
    |ret_V_22_fu_1269_p2              |     +    |      0|   0|   40|          33|          33|
    |F2_10_fu_963_p2                  |     -    |      0|   0|   19|          11|          12|
    |F2_fu_684_p2                     |     -    |      0|   0|   19|          11|          12|
    |Out_I_V_d0                       |     -    |      0|   0|   29|          22|          22|
    |Out_R_V_d0                       |     -    |      0|   0|   29|          22|          22|
    |man_V_46_fu_664_p2               |     -    |      0|   0|   61|           1|          54|
    |man_V_49_fu_943_p2               |     -    |      0|   0|   61|           1|          54|
    |ret_V_fu_1243_p2                 |     -    |      0|   0|   40|          33|          33|
    |sub_ln581_1_fu_702_p2            |     -    |      0|   0|   19|           4|          12|
    |sub_ln581_fu_981_p2              |     -    |      0|   0|   19|           4|          12|
    |sub_ln894_fu_353_p2              |     -    |      0|   0|   39|           5|          32|
    |sub_ln897_fu_389_p2              |     -    |      0|   0|   15|           4|           5|
    |sub_ln908_fu_501_p2              |     -    |      0|   0|   39|           6|          32|
    |sub_ln915_fu_569_p2              |     -    |      0|   0|   21|           4|          11|
    |a_fu_417_p2                      |    and   |      0|   0|    2|           1|           1|
    |and_ln581_10_fu_1085_p2          |    and   |      0|   0|    2|           1|           1|
    |and_ln581_fu_806_p2              |    and   |      0|   0|    2|           1|           1|
    |and_ln582_10_fu_1067_p2          |    and   |      0|   0|    2|           1|           1|
    |and_ln582_fu_788_p2              |    and   |      0|   0|    2|           1|           1|
    |and_ln585_28_fu_824_p2           |    and   |      0|   0|    2|           1|           1|
    |and_ln585_29_fu_1097_p2          |    and   |      0|   0|    2|           1|           1|
    |and_ln585_30_fu_1103_p2          |    and   |      0|   0|    2|           1|           1|
    |and_ln585_fu_818_p2              |    and   |      0|   0|    2|           1|           1|
    |and_ln603_10_fu_1121_p2          |    and   |      0|   0|    2|           1|           1|
    |and_ln603_fu_842_p2              |    and   |      0|   0|    2|           1|           1|
    |and_ln899_fu_451_p2              |    and   |      0|   0|    2|           1|           1|
    |p_Result_152_fu_405_p2           |    and   |      0|   0|   22|          22|          22|
    |ashr_ln586_1_fu_750_p2           |   ashr   |      0|   0|  167|          54|          54|
    |ashr_ln586_fu_1029_p2            |   ashr   |      0|   0|  167|          54|          54|
    |l_fu_345_p3                      |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln53_fu_1195_p2             |   icmp   |      0|   0|   20|          22|           1|
    |icmp_ln571_1_fu_678_p2           |   icmp   |      0|   0|   29|          63|           1|
    |icmp_ln571_fu_957_p2             |   icmp   |      0|   0|   29|          63|           1|
    |icmp_ln581_1_fu_690_p2           |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln581_fu_969_p2             |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln582_1_fu_724_p2           |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln582_fu_1003_p2            |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln585_1_fu_734_p2           |   icmp   |      0|   0|   13|          12|           6|
    |icmp_ln585_fu_1013_p2            |   icmp   |      0|   0|   13|          12|           6|
    |icmp_ln603_1_fu_740_p2           |   icmp   |      0|   0|   13|          12|           5|
    |icmp_ln603_fu_1019_p2            |   icmp   |      0|   0|   13|          12|           5|
    |icmp_ln885_fu_317_p2             |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_1_fu_411_p2           |   icmp   |      0|   0|   20|          22|           1|
    |icmp_ln897_fu_379_p2             |   icmp   |      0|   0|   20|          31|           1|
    |icmp_ln908_fu_479_p2             |   icmp   |      0|   0|   20|          32|           1|
    |lshr_ln897_fu_399_p2             |   lshr   |      0|   0|   61|           2|          22|
    |lshr_ln908_fu_491_p2             |   lshr   |      0|   0|  101|          32|          32|
    |ap_block_state1                  |    or    |      0|   0|    2|           1|           1|
    |ap_block_state4_on_subcall_done  |    or    |      0|   0|    2|           1|           1|
    |or_ln581_10_fu_1109_p2           |    or    |      0|   0|    2|           1|           1|
    |or_ln581_fu_830_p2               |    or    |      0|   0|    2|           1|           1|
    |or_ln582_10_fu_1073_p2           |    or    |      0|   0|    2|           1|           1|
    |or_ln582_fu_794_p2               |    or    |      0|   0|    2|           1|           1|
    |or_ln603_46_fu_870_p2            |    or    |      0|   0|    2|           1|           1|
    |or_ln603_47_fu_884_p2            |    or    |      0|   0|    2|           1|           1|
    |or_ln603_48_fu_1135_p2           |    or    |      0|   0|    2|           1|           1|
    |or_ln603_49_fu_1149_p2           |    or    |      0|   0|    2|           1|           1|
    |or_ln603_50_fu_1163_p2           |    or    |      0|   0|    2|           1|           1|
    |or_ln603_fu_856_p2               |    or    |      0|   0|    2|           1|           1|
    |or_ln899_fu_457_p2               |    or    |      0|   0|    2|           1|           1|
    |c_V_fu_890_p3                    |  select  |      0|   0|   22|           1|          22|
    |m_47_fu_517_p3                   |  select  |      0|   0|   56|           1|          64|
    |man_V_47_fu_670_p3               |  select  |      0|   0|   55|           1|          54|
    |man_V_50_fu_949_p3               |  select  |      0|   0|   55|           1|          54|
    |s_V_fu_1169_p3                   |  select  |      0|   0|   22|           1|          22|
    |select_ln588_10_fu_1047_p3       |  select  |      0|   0|    2|           1|           2|
    |select_ln588_fu_768_p3           |  select  |      0|   0|    2|           1|           2|
    |select_ln603_64_fu_862_p3        |  select  |      0|   0|   22|           1|          22|
    |select_ln603_65_fu_876_p3        |  select  |      0|   0|   22|           1|          22|
    |select_ln603_67_fu_1127_p3       |  select  |      0|   0|   22|           1|          22|
    |select_ln603_68_fu_1141_p3       |  select  |      0|   0|   22|           1|          22|
    |select_ln603_69_fu_1155_p3       |  select  |      0|   0|   22|           1|          22|
    |select_ln603_fu_848_p3           |  select  |      0|   0|   22|           1|          22|
    |select_ln885_fu_605_p3           |  select  |      0|   0|   56|           1|           1|
    |select_ln915_fu_557_p3           |  select  |      0|   0|    9|           1|          10|
    |sh_amt_10_fu_987_p3              |  select  |      0|   0|   12|           1|          12|
    |sh_amt_fu_708_p3                 |  select  |      0|   0|   12|           1|          12|
    |shl_ln604_1_fu_776_p2            |    shl   |      0|   0|   61|          22|          22|
    |shl_ln604_fu_1055_p2             |    shl   |      0|   0|   61|          22|          22|
    |shl_ln908_fu_511_p2              |    shl   |      0|   0|  179|          64|          64|
    |xor_ln571_10_fu_1061_p2          |    xor   |      0|   0|    2|           1|           2|
    |xor_ln571_fu_782_p2              |    xor   |      0|   0|    2|           1|           2|
    |xor_ln581_10_fu_1115_p2          |    xor   |      0|   0|    2|           1|           2|
    |xor_ln581_fu_836_p2              |    xor   |      0|   0|    2|           1|           2|
    |xor_ln582_10_fu_1079_p2          |    xor   |      0|   0|    2|           1|           2|
    |xor_ln582_fu_800_p2              |    xor   |      0|   0|    2|           1|           2|
    |xor_ln585_10_fu_1091_p2          |    xor   |      0|   0|    2|           1|           2|
    |xor_ln585_fu_812_p2              |    xor   |      0|   0|    2|           1|           2|
    |xor_ln899_fu_431_p2              |    xor   |      0|   0|    2|           1|           2|
    +---------------------------------+----------+-------+----+-----+------------+------------+
    |Total                            |          |      8|  40| 2549|        1175|        1447|
    +---------------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  41|          8|    1|          8|
    |ap_done        |   9|          2|    1|          2|
    |i_0_reg_266    |   9|          2|   32|         64|
    |tmp_V_reg_242  |   9|          2|   14|         28|
    +---------------+----+-----------+-----+-----------+
    |Total          |  68|         14|   48|        102|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |a_V_reg_1324                                 |  14|   0|   14|          0|
    |ap_CS_fsm                                    |   7|   0|    7|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |grp_sin_or_cos_double_s_fu_275_ap_start_reg  |   1|   0|    1|          0|
    |grp_sin_or_cos_double_s_fu_294_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_266                                  |  32|   0|   32|          0|
    |i_12_reg_1386                                |  32|   0|   32|          0|
    |i_reg_253                                    |   1|   0|    1|          0|
    |select_ln885_reg_1318                        |  64|   0|   64|          0|
    |sext_ln1118_28_reg_1345                      |  33|   0|   33|          0|
    |sext_ln1118_reg_1339                         |  33|   0|   33|          0|
    |sext_ln55_reg_1354                           |  64|   0|   64|          0|
    |sext_ln57_reg_1370                           |  64|   0|   64|          0|
    |tmp_V_reg_242                                |  14|   0|   14|          0|
    |v_assign_reg_1329                            |  64|   0|   64|          0|
    |v_assign_s_reg_1334                          |  64|   0|   64|          0|
    |zext_ln891_reg_1313                          |   1|   0|   32|         31|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 490|   0|  521|         31|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |  fft_stage81 | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |  fft_stage81 | return value |
|ap_start          |  in |    1| ap_ctrl_hs |  fft_stage81 | return value |
|ap_done           | out |    1| ap_ctrl_hs |  fft_stage81 | return value |
|ap_continue       |  in |    1| ap_ctrl_hs |  fft_stage81 | return value |
|ap_idle           | out |    1| ap_ctrl_hs |  fft_stage81 | return value |
|ap_ready          | out |    1| ap_ctrl_hs |  fft_stage81 | return value |
|X_R_V_address0    | out |   10|  ap_memory |     X_R_V    |     array    |
|X_R_V_ce0         | out |    1|  ap_memory |     X_R_V    |     array    |
|X_R_V_q0          |  in |   22|  ap_memory |     X_R_V    |     array    |
|X_R_V_address1    | out |   10|  ap_memory |     X_R_V    |     array    |
|X_R_V_ce1         | out |    1|  ap_memory |     X_R_V    |     array    |
|X_R_V_q1          |  in |   22|  ap_memory |     X_R_V    |     array    |
|X_I_V_address0    | out |   10|  ap_memory |     X_I_V    |     array    |
|X_I_V_ce0         | out |    1|  ap_memory |     X_I_V    |     array    |
|X_I_V_q0          |  in |   22|  ap_memory |     X_I_V    |     array    |
|X_I_V_address1    | out |   10|  ap_memory |     X_I_V    |     array    |
|X_I_V_ce1         | out |    1|  ap_memory |     X_I_V    |     array    |
|X_I_V_q1          |  in |   22|  ap_memory |     X_I_V    |     array    |
|Out_R_V_address0  | out |   10|  ap_memory |    Out_R_V   |     array    |
|Out_R_V_ce0       | out |    1|  ap_memory |    Out_R_V   |     array    |
|Out_R_V_we0       | out |    1|  ap_memory |    Out_R_V   |     array    |
|Out_R_V_d0        | out |   22|  ap_memory |    Out_R_V   |     array    |
|Out_R_V_address1  | out |   10|  ap_memory |    Out_R_V   |     array    |
|Out_R_V_ce1       | out |    1|  ap_memory |    Out_R_V   |     array    |
|Out_R_V_we1       | out |    1|  ap_memory |    Out_R_V   |     array    |
|Out_R_V_d1        | out |   22|  ap_memory |    Out_R_V   |     array    |
|Out_I_V_address0  | out |   10|  ap_memory |    Out_I_V   |     array    |
|Out_I_V_ce0       | out |    1|  ap_memory |    Out_I_V   |     array    |
|Out_I_V_we0       | out |    1|  ap_memory |    Out_I_V   |     array    |
|Out_I_V_d0        | out |   22|  ap_memory |    Out_I_V   |     array    |
|Out_I_V_address1  | out |   10|  ap_memory |    Out_I_V   |     array    |
|Out_I_V_ce1       | out |    1|  ap_memory |    Out_I_V   |     array    |
|Out_I_V_we1       | out |    1|  ap_memory |    Out_I_V   |     array    |
|Out_I_V_d1        | out |   22|  ap_memory |    Out_I_V   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 2 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 8 [1/1] (0.75ns)   --->   "br label %0" [fft_stages.cpp:47]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 8.61>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_V = phi i14 [ 0, %ap_fixed_base.exit852 ], [ %a_V, %butterfly_loop_end ]"   --->   Operation 9 'phi' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i1 [ false, %ap_fixed_base.exit852 ], [ true, %butterfly_loop_end ]"   --->   Operation 10 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln891 = zext i1 %i to i32" [fft_stages.cpp:49]   --->   Operation 11 'zext' 'zext_ln891' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %i, label %2, label %butterfly_loop_begin" [fft_stages.cpp:47]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.86ns)   --->   "%icmp_ln885 = icmp eq i14 %tmp_V, 0" [fft_stages.cpp:48]   --->   Operation 14 'icmp' 'icmp_ln885' <Predicate = (!i)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln891 = sext i14 %tmp_V to i22" [fft_stages.cpp:49]   --->   Operation 15 'sext' 'sext_ln891' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_s = call i22 @llvm.part.select.i22(i22 %sext_ln891, i32 21, i32 0) nounwind" [fft_stages.cpp:48]   --->   Operation 16 'partselect' 'p_Result_s' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_159 = call i32 @_ssdm_op_BitConcatenate.i32.i10.i22(i10 -1, i22 %p_Result_s)" [fft_stages.cpp:48]   --->   Operation 17 'bitconcatenate' 'p_Result_159' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.28ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_159, i1 true) nounwind" [fft_stages.cpp:48]   --->   Operation 18 'cttz' 'l' <Predicate = (!i)> <Delay = 1.28> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.20ns)   --->   "%sub_ln894 = sub nsw i32 22, %l" [fft_stages.cpp:48]   --->   Operation 19 'sub' 'sub_ln894' <Predicate = (!i)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i22" [fft_stages.cpp:48]   --->   Operation 20 'trunc' 'trunc_ln894' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.20ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [fft_stages.cpp:48]   --->   Operation 21 'add' 'lsb_index' <Predicate = (!i)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [fft_stages.cpp:48]   --->   Operation 22 'partselect' 'tmp' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.09ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp, 0" [fft_stages.cpp:48]   --->   Operation 23 'icmp' 'icmp_ln897' <Predicate = (!i)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i5" [fft_stages.cpp:48]   --->   Operation 24 'trunc' 'trunc_ln897' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.87ns)   --->   "%sub_ln897 = sub i5 12, %trunc_ln897" [fft_stages.cpp:48]   --->   Operation 25 'sub' 'sub_ln897' <Predicate = (!i)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%zext_ln897 = zext i5 %sub_ln897 to i22" [fft_stages.cpp:48]   --->   Operation 26 'zext' 'zext_ln897' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%lshr_ln897 = lshr i22 -1, %zext_ln897" [fft_stages.cpp:48]   --->   Operation 27 'lshr' 'lshr_ln897' <Predicate = (!i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%p_Result_152 = and i22 %sext_ln891, %lshr_ln897" [fft_stages.cpp:48]   --->   Operation 28 'and' 'p_Result_152' <Predicate = (!i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.95ns) (out node of the LUT)   --->   "%icmp_ln897_1 = icmp ne i22 %p_Result_152, 0" [fft_stages.cpp:48]   --->   Operation 29 'icmp' 'icmp_ln897_1' <Predicate = (!i)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_1" [fft_stages.cpp:48]   --->   Operation 30 'and' 'a' <Predicate = (!i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [fft_stages.cpp:48]   --->   Operation 31 'bitselect' 'tmp_74' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_74, true" [fft_stages.cpp:48]   --->   Operation 32 'xor' 'xor_ln899' <Predicate = (!i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.08ns)   --->   "%add_ln899 = add i22 -53, %trunc_ln894" [fft_stages.cpp:48]   --->   Operation 33 'add' 'add_ln899' <Predicate = (!i)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_153 = call i1 @_ssdm_op_BitSelect.i1.i22.i22(i22 %sext_ln891, i22 %add_ln899)" [fft_stages.cpp:48]   --->   Operation 34 'bitselect' 'p_Result_153' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_153, %xor_ln899" [fft_stages.cpp:48]   --->   Operation 35 'and' 'and_ln899' <Predicate = (!i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %a" [fft_stages.cpp:48]   --->   Operation 36 'or' 'or_ln899' <Predicate = (!i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [fft_stages.cpp:48]   --->   Operation 37 'bitconcatenate' 'or_ln' <Predicate = (!i)> <Delay = 0.33>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node m_48)   --->   "%m = zext i22 %sext_ln891 to i64" [fft_stages.cpp:48]   --->   Operation 38 'zext' 'm' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node m_48)   --->   "%zext_ln907_10 = zext i22 %sext_ln891 to i32" [fft_stages.cpp:48]   --->   Operation 39 'zext' 'zext_ln907_10' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.11ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [fft_stages.cpp:48]   --->   Operation 40 'icmp' 'icmp_ln908' <Predicate = (!i)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.20ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [fft_stages.cpp:48]   --->   Operation 41 'add' 'add_ln908' <Predicate = (!i)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node m_48)   --->   "%lshr_ln908 = lshr i32 %zext_ln907_10, %add_ln908" [fft_stages.cpp:48]   --->   Operation 42 'lshr' 'lshr_ln908' <Predicate = (!i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node m_48)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [fft_stages.cpp:48]   --->   Operation 43 'zext' 'zext_ln908' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.20ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [fft_stages.cpp:48]   --->   Operation 44 'sub' 'sub_ln908' <Predicate = (!i)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node m_48)   --->   "%zext_ln908_1 = zext i32 %sub_ln908 to i64" [fft_stages.cpp:48]   --->   Operation 45 'zext' 'zext_ln908_1' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node m_48)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_1" [fft_stages.cpp:48]   --->   Operation 46 'shl' 'shl_ln908' <Predicate = (!i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node m_48)   --->   "%m_47 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [fft_stages.cpp:48]   --->   Operation 47 'select' 'm_47' <Predicate = (!i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node m_48)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [fft_stages.cpp:48]   --->   Operation 48 'zext' 'zext_ln911' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.47ns) (out node of the LUT)   --->   "%m_48 = add i64 %zext_ln911, %m_47" [fft_stages.cpp:48]   --->   Operation 49 'add' 'm_48' <Predicate = (!i)> <Delay = 1.47> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_48, i32 1, i32 63)" [fft_stages.cpp:48]   --->   Operation 50 'partselect' 'm_s' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%m_51 = zext i63 %m_s to i64" [fft_stages.cpp:48]   --->   Operation 51 'zext' 'm_51' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_48, i32 54)" [fft_stages.cpp:48]   --->   Operation 52 'bitselect' 'tmp_75' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.45ns)   --->   "%select_ln915 = select i1 %tmp_75, i11 1023, i11 1022" [fft_stages.cpp:48]   --->   Operation 53 'select' 'select_ln915' <Predicate = (!i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [fft_stages.cpp:48]   --->   Operation 54 'trunc' 'trunc_ln893' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 11, %trunc_ln893" [fft_stages.cpp:48]   --->   Operation 55 'sub' 'sub_ln915' <Predicate = (!i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, %select_ln915" [fft_stages.cpp:48]   --->   Operation 56 'add' 'add_ln915' <Predicate = (!i)> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_4 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 false, i11 %add_ln915)" [fft_stages.cpp:48]   --->   Operation 57 'bitconcatenate' 'tmp_4' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_160 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_51, i12 %tmp_4, i32 52, i32 63)" [fft_stages.cpp:48]   --->   Operation 58 'partset' 'p_Result_160' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_160 to double" [fft_stages.cpp:48]   --->   Operation 59 'bitcast' 'bitcast_ln729' <Predicate = (!i)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.49ns)   --->   "%select_ln885 = select i1 %icmp_ln885, double 0.000000e+00, double %bitcast_ln729" [fft_stages.cpp:48]   --->   Operation 60 'select' 'select_ln885' <Predicate = (!i)> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.98ns)   --->   "%a_V = add i14 -6434, %tmp_V" [fft_stages.cpp:50]   --->   Operation 61 'add' 'a_V' <Predicate = (!i)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "ret void" [fft_stages.cpp:63]   --->   Operation 62 'ret' <Predicate = (i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.50>
ST_3 : Operation 63 [2/2] (3.50ns)   --->   "%v_assign = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->fft_stages.cpp:48]   --->   Operation 63 'call' 'v_assign' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 64 [2/2] (3.50ns)   --->   "%v_assign_s = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->fft_stages.cpp:49]   --->   Operation 64 'call' 'v_assign_s' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.87>
ST_4 : Operation 65 [1/2] (7.87ns)   --->   "%v_assign = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->fft_stages.cpp:48]   --->   Operation 65 'call' 'v_assign' <Predicate = true> <Delay = 7.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 66 [1/2] (7.87ns)   --->   "%v_assign_s = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->fft_stages.cpp:49]   --->   Operation 66 'call' 'v_assign_s' <Predicate = true> <Delay = 7.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.68>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str2) nounwind" [fft_stages.cpp:47]   --->   Operation 67 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str2)" [fft_stages.cpp:47]   --->   Operation 68 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %v_assign to i64" [fft_stages.cpp:48]   --->   Operation 69 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [fft_stages.cpp:48]   --->   Operation 70 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_161 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [fft_stages.cpp:48]   --->   Operation 71 'bitselect' 'p_Result_161' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [fft_stages.cpp:48]   --->   Operation 72 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln461_1 = zext i11 %exp_tmp_V to i12" [fft_stages.cpp:48]   --->   Operation 73 'zext' 'zext_ln461_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [fft_stages.cpp:48]   --->   Operation 74 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_5 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [fft_stages.cpp:48]   --->   Operation 75 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_162 = zext i53 %tmp_5 to i54" [fft_stages.cpp:48]   --->   Operation 76 'zext' 'p_Result_162' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.31ns)   --->   "%man_V_46 = sub i54 0, %p_Result_162" [fft_stages.cpp:48]   --->   Operation 77 'sub' 'man_V_46' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.41ns)   --->   "%man_V_47 = select i1 %p_Result_161, i54 %man_V_46, i54 %p_Result_162" [fft_stages.cpp:48]   --->   Operation 78 'select' 'man_V_47' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (1.46ns)   --->   "%icmp_ln571_1 = icmp eq i63 %trunc_ln556, 0" [fft_stages.cpp:48]   --->   Operation 79 'icmp' 'icmp_ln571_1' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.96ns)   --->   "%F2 = sub i12 1075, %zext_ln461_1" [fft_stages.cpp:48]   --->   Operation 80 'sub' 'F2' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.86ns)   --->   "%icmp_ln581_1 = icmp sgt i12 %F2, 11" [fft_stages.cpp:48]   --->   Operation 81 'icmp' 'icmp_ln581_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.96ns)   --->   "%add_ln581_1 = add i12 -11, %F2" [fft_stages.cpp:48]   --->   Operation 82 'add' 'add_ln581_1' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.96ns)   --->   "%sub_ln581_1 = sub i12 11, %F2" [fft_stages.cpp:48]   --->   Operation 83 'sub' 'sub_ln581_1' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.43ns)   --->   "%sh_amt = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1" [fft_stages.cpp:48]   --->   Operation 84 'select' 'sh_amt' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [fft_stages.cpp:48]   --->   Operation 85 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581_28 = sext i12 %sh_amt to i22" [fft_stages.cpp:48]   --->   Operation 86 'sext' 'sext_ln581_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.86ns)   --->   "%icmp_ln582_1 = icmp eq i12 %F2, 11" [fft_stages.cpp:48]   --->   Operation 87 'icmp' 'icmp_ln582_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_47 to i22" [fft_stages.cpp:48]   --->   Operation 88 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.86ns)   --->   "%icmp_ln585_1 = icmp ult i12 %sh_amt, 54" [fft_stages.cpp:48]   --->   Operation 89 'icmp' 'icmp_ln585_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.86ns)   --->   "%icmp_ln603_1 = icmp ult i12 %sh_amt, 22" [fft_stages.cpp:48]   --->   Operation 90 'icmp' 'icmp_ln603_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586_1 = zext i32 %sext_ln581 to i54" [fft_stages.cpp:48]   --->   Operation 91 'zext' 'zext_ln586_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586_1 = ashr i54 %man_V_47, %zext_ln586_1" [fft_stages.cpp:48]   --->   Operation 92 'ashr' 'ashr_ln586_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586_1 to i22" [fft_stages.cpp:48]   --->   Operation 93 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_64)   --->   "%tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [fft_stages.cpp:48]   --->   Operation 94 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_64)   --->   "%select_ln588 = select i1 %tmp_77, i22 -1, i22 0" [fft_stages.cpp:48]   --->   Operation 95 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604_1 = shl i22 %trunc_ln583, %sext_ln581_28" [fft_stages.cpp:48]   --->   Operation 96 'shl' 'shl_ln604_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_47)   --->   "%xor_ln571 = xor i1 %icmp_ln571_1, true" [fft_stages.cpp:48]   --->   Operation 97 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_47)   --->   "%and_ln582 = and i1 %icmp_ln582_1, %xor_ln571" [fft_stages.cpp:48]   --->   Operation 98 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.33ns)   --->   "%or_ln582 = or i1 %icmp_ln571_1, %icmp_ln582_1" [fft_stages.cpp:48]   --->   Operation 99 'or' 'or_ln582' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [fft_stages.cpp:48]   --->   Operation 100 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581_1, %xor_ln582" [fft_stages.cpp:48]   --->   Operation 101 'and' 'and_ln581' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585_1, true" [fft_stages.cpp:48]   --->   Operation 102 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [fft_stages.cpp:48]   --->   Operation 103 'and' 'and_ln585' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_28 = and i1 %and_ln581, %icmp_ln585_1" [fft_stages.cpp:48]   --->   Operation 104 'and' 'and_ln585_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581_1" [fft_stages.cpp:48]   --->   Operation 105 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [fft_stages.cpp:48]   --->   Operation 106 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603_1, %xor_ln581" [fft_stages.cpp:48]   --->   Operation 107 'and' 'and_ln603' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i22 %shl_ln604_1, i22 %trunc_ln586" [fft_stages.cpp:48]   --->   Operation 108 'select' 'select_ln603' <Predicate = true> <Delay = 1.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_28" [fft_stages.cpp:48]   --->   Operation 109 'or' 'or_ln603' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln603_64 = select i1 %and_ln585, i22 %select_ln588, i22 %trunc_ln583" [fft_stages.cpp:48]   --->   Operation 110 'select' 'select_ln603_64' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_47)   --->   "%or_ln603_46 = or i1 %and_ln585, %and_ln582" [fft_stages.cpp:48]   --->   Operation 111 'or' 'or_ln603_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node c_V)   --->   "%select_ln603_65 = select i1 %or_ln603, i22 %select_ln603, i22 %select_ln603_64" [fft_stages.cpp:48]   --->   Operation 112 'select' 'select_ln603_65' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_47 = or i1 %or_ln603, %or_ln603_46" [fft_stages.cpp:48]   --->   Operation 113 'or' 'or_ln603_47' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.43ns) (out node of the LUT)   --->   "%c_V = select i1 %or_ln603_47, i22 %select_ln603_65, i22 0" [fft_stages.cpp:48]   --->   Operation 114 'select' 'c_V' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%ireg_V_10 = bitcast double %v_assign_s to i64" [fft_stages.cpp:49]   --->   Operation 115 'bitcast' 'ireg_V_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln556_10 = trunc i64 %ireg_V_10 to i63" [fft_stages.cpp:49]   --->   Operation 116 'trunc' 'trunc_ln556_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_163 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_10, i32 63)" [fft_stages.cpp:49]   --->   Operation 117 'bitselect' 'p_Result_163' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%exp_tmp_V_10 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_10, i32 52, i32 62)" [fft_stages.cpp:49]   --->   Operation 118 'partselect' 'exp_tmp_V_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V_10 to i12" [fft_stages.cpp:49]   --->   Operation 119 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln565_10 = trunc i64 %ireg_V_10 to i52" [fft_stages.cpp:49]   --->   Operation 120 'trunc' 'trunc_ln565_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_6 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_10)" [fft_stages.cpp:49]   --->   Operation 121 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%p_Result_164 = zext i53 %tmp_6 to i54" [fft_stages.cpp:49]   --->   Operation 122 'zext' 'p_Result_164' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (1.31ns)   --->   "%man_V_49 = sub i54 0, %p_Result_164" [fft_stages.cpp:49]   --->   Operation 123 'sub' 'man_V_49' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.41ns)   --->   "%man_V_50 = select i1 %p_Result_163, i54 %man_V_49, i54 %p_Result_164" [fft_stages.cpp:49]   --->   Operation 124 'select' 'man_V_50' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (1.46ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556_10, 0" [fft_stages.cpp:49]   --->   Operation 125 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.96ns)   --->   "%F2_10 = sub i12 1075, %zext_ln461" [fft_stages.cpp:49]   --->   Operation 126 'sub' 'F2_10' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.86ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2_10, 11" [fft_stages.cpp:49]   --->   Operation 127 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.96ns)   --->   "%add_ln581 = add i12 -11, %F2_10" [fft_stages.cpp:49]   --->   Operation 128 'add' 'add_ln581' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.96ns)   --->   "%sub_ln581 = sub i12 11, %F2_10" [fft_stages.cpp:49]   --->   Operation 129 'sub' 'sub_ln581' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.43ns)   --->   "%sh_amt_10 = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [fft_stages.cpp:49]   --->   Operation 130 'select' 'sh_amt_10' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_67)   --->   "%sext_ln581_29 = sext i12 %sh_amt_10 to i32" [fft_stages.cpp:49]   --->   Operation 131 'sext' 'sext_ln581_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_67)   --->   "%sext_ln581_30 = sext i12 %sh_amt_10 to i22" [fft_stages.cpp:49]   --->   Operation 132 'sext' 'sext_ln581_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.86ns)   --->   "%icmp_ln582 = icmp eq i12 %F2_10, 11" [fft_stages.cpp:49]   --->   Operation 133 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln583_10 = trunc i54 %man_V_50 to i22" [fft_stages.cpp:49]   --->   Operation 134 'trunc' 'trunc_ln583_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.86ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt_10, 54" [fft_stages.cpp:49]   --->   Operation 135 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.86ns)   --->   "%icmp_ln603 = icmp ult i12 %sh_amt_10, 22" [fft_stages.cpp:49]   --->   Operation 136 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_67)   --->   "%zext_ln586 = zext i32 %sext_ln581_29 to i54" [fft_stages.cpp:49]   --->   Operation 137 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_67)   --->   "%ashr_ln586 = ashr i54 %man_V_50, %zext_ln586" [fft_stages.cpp:49]   --->   Operation 138 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_67)   --->   "%trunc_ln586_10 = trunc i54 %ashr_ln586 to i22" [fft_stages.cpp:49]   --->   Operation 139 'trunc' 'trunc_ln586_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_68)   --->   "%tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_10, i32 63)" [fft_stages.cpp:49]   --->   Operation 140 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_68)   --->   "%select_ln588_10 = select i1 %tmp_79, i22 -1, i22 0" [fft_stages.cpp:49]   --->   Operation 141 'select' 'select_ln588_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_67)   --->   "%shl_ln604 = shl i22 %trunc_ln583_10, %sext_ln581_30" [fft_stages.cpp:49]   --->   Operation 142 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_50)   --->   "%xor_ln571_10 = xor i1 %icmp_ln571, true" [fft_stages.cpp:49]   --->   Operation 143 'xor' 'xor_ln571_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_50)   --->   "%and_ln582_10 = and i1 %icmp_ln582, %xor_ln571_10" [fft_stages.cpp:49]   --->   Operation 144 'and' 'and_ln582_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.33ns)   --->   "%or_ln582_10 = or i1 %icmp_ln571, %icmp_ln582" [fft_stages.cpp:49]   --->   Operation 145 'or' 'or_ln582_10' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_10)   --->   "%xor_ln582_10 = xor i1 %or_ln582_10, true" [fft_stages.cpp:49]   --->   Operation 146 'xor' 'xor_ln582_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581_10 = and i1 %icmp_ln581, %xor_ln582_10" [fft_stages.cpp:49]   --->   Operation 147 'and' 'and_ln581_10' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln585_29)   --->   "%xor_ln585_10 = xor i1 %icmp_ln585, true" [fft_stages.cpp:49]   --->   Operation 148 'xor' 'xor_ln585_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln585_29 = and i1 %and_ln581_10, %xor_ln585_10" [fft_stages.cpp:49]   --->   Operation 149 'and' 'and_ln585_29' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_48)   --->   "%and_ln585_30 = and i1 %and_ln581_10, %icmp_ln585" [fft_stages.cpp:49]   --->   Operation 150 'and' 'and_ln585_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_10)   --->   "%or_ln581_10 = or i1 %or_ln582_10, %icmp_ln581" [fft_stages.cpp:49]   --->   Operation 151 'or' 'or_ln581_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_10)   --->   "%xor_ln581_10 = xor i1 %or_ln581_10, true" [fft_stages.cpp:49]   --->   Operation 152 'xor' 'xor_ln581_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln603_10 = and i1 %icmp_ln603, %xor_ln581_10" [fft_stages.cpp:49]   --->   Operation 153 'and' 'and_ln603_10' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln603_67 = select i1 %and_ln603_10, i22 %shl_ln604, i22 %trunc_ln586_10" [fft_stages.cpp:49]   --->   Operation 154 'select' 'select_ln603_67' <Predicate = true> <Delay = 1.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_48 = or i1 %and_ln603_10, %and_ln585_30" [fft_stages.cpp:49]   --->   Operation 155 'or' 'or_ln603_48' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln603_68 = select i1 %and_ln585_29, i22 %select_ln588_10, i22 %trunc_ln583_10" [fft_stages.cpp:49]   --->   Operation 156 'select' 'select_ln603_68' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_50)   --->   "%or_ln603_49 = or i1 %and_ln585_29, %and_ln582_10" [fft_stages.cpp:49]   --->   Operation 157 'or' 'or_ln603_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node s_V)   --->   "%select_ln603_69 = select i1 %or_ln603_48, i22 %select_ln603_67, i22 %select_ln603_68" [fft_stages.cpp:49]   --->   Operation 158 'select' 'select_ln603_69' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_50 = or i1 %or_ln603_48, %or_ln603_49" [fft_stages.cpp:49]   --->   Operation 159 'or' 'or_ln603_50' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.43ns) (out node of the LUT)   --->   "%s_V = select i1 %or_ln603_50, i22 %select_ln603_69, i22 0" [fft_stages.cpp:49]   --->   Operation 160 'select' 's_V' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i22 %c_V to i33" [fft_stages.cpp:55]   --->   Operation 161 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i22 %s_V to i33" [fft_stages.cpp:55]   --->   Operation 162 'sext' 'sext_ln1118_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.75ns)   --->   "br label %1" [fft_stages.cpp:53]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.75>

State 6 <SV = 5> <Delay = 2.55>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ %zext_ln891, %butterfly_loop_begin ], [ %i_12, %_ZN13ap_fixed_baseILi45ELi23ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi44ELi22ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i156 ]"   --->   Operation 164 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_80 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %i_0, i32 10, i32 31)" [fft_stages.cpp:53]   --->   Operation 165 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.95ns)   --->   "%icmp_ln53 = icmp slt i22 %tmp_80, 1" [fft_stages.cpp:53]   --->   Operation 166 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %_ZN13ap_fixed_baseILi45ELi23ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi44ELi22ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i156, label %butterfly_loop_end" [fft_stages.cpp:53]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (1.20ns)   --->   "%i_lower = add nsw i32 %i_0, 1" [fft_stages.cpp:54]   --->   Operation 168 'add' 'i_lower' <Predicate = (icmp_ln53)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i32 %i_lower to i64" [fft_stages.cpp:55]   --->   Operation 169 'sext' 'sext_ln55' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%X_R_V_addr = getelementptr [1024 x i22]* %X_R_V, i64 0, i64 %sext_ln55" [fft_stages.cpp:55]   --->   Operation 170 'getelementptr' 'X_R_V_addr' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 171 [2/2] (1.35ns)   --->   "%X_R_V_load = load i22* %X_R_V_addr, align 4" [fft_stages.cpp:55]   --->   Operation 171 'load' 'X_R_V_load' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%X_I_V_addr = getelementptr [1024 x i22]* %X_I_V, i64 0, i64 %sext_ln55" [fft_stages.cpp:55]   --->   Operation 172 'getelementptr' 'X_I_V_addr' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 173 [2/2] (1.35ns)   --->   "%X_I_V_load = load i22* %X_I_V_addr, align 4" [fft_stages.cpp:55]   --->   Operation 173 'load' 'X_I_V_load' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i32 %i_0 to i64" [fft_stages.cpp:57]   --->   Operation 174 'sext' 'sext_ln57' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%X_R_V_addr_10 = getelementptr [1024 x i22]* %X_R_V, i64 0, i64 %sext_ln57" [fft_stages.cpp:57]   --->   Operation 175 'getelementptr' 'X_R_V_addr_10' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 176 [2/2] (1.35ns)   --->   "%p_Val2_127 = load i22* %X_R_V_addr_10, align 4" [fft_stages.cpp:57]   --->   Operation 176 'load' 'p_Val2_127' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%X_I_V_addr_10 = getelementptr [1024 x i22]* %X_I_V, i64 0, i64 %sext_ln57" [fft_stages.cpp:58]   --->   Operation 177 'getelementptr' 'X_I_V_addr_10' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 178 [2/2] (1.35ns)   --->   "%p_Val2_129 = load i22* %X_I_V_addr_10, align 4" [fft_stages.cpp:58]   --->   Operation 178 'load' 'p_Val2_129' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 179 [1/1] (1.20ns)   --->   "%i_12 = add nsw i32 %i_0, 2" [fft_stages.cpp:53]   --->   Operation 179 'add' 'i_12' <Predicate = (icmp_ln53)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str2, i32 %tmp_s)" [fft_stages.cpp:62]   --->   Operation 180 'specregionend' 'empty_61' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "br label %0" [fft_stages.cpp:47]   --->   Operation 181 'br' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.23>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [fft_stages.cpp:53]   --->   Operation 182 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [1/2] (1.35ns)   --->   "%X_R_V_load = load i22* %X_R_V_addr, align 4" [fft_stages.cpp:55]   --->   Operation 183 'load' 'X_R_V_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i22 %X_R_V_load to i33" [fft_stages.cpp:55]   --->   Operation 184 'sext' 'sext_ln1118_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 185 [1/2] (1.35ns)   --->   "%X_I_V_load = load i22* %X_I_V_addr, align 4" [fft_stages.cpp:55]   --->   Operation 185 'load' 'X_I_V_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i22 %X_I_V_load to i33" [fft_stages.cpp:55]   --->   Operation 186 'sext' 'sext_ln1118_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (3.24ns)   --->   "%mul_ln700 = mul i33 %sext_ln1118, %sext_ln1118_29" [fft_stages.cpp:55]   --->   Operation 187 'mul' 'mul_ln700' <Predicate = true> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [1/1] (3.24ns)   --->   "%mul_ln1193 = mul i33 %sext_ln1118_28, %sext_ln1118_30" [fft_stages.cpp:55]   --->   Operation 188 'mul' 'mul_ln1193' <Predicate = true> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [1/1] (1.20ns)   --->   "%ret_V = sub i33 %mul_ln700, %mul_ln1193" [fft_stages.cpp:55]   --->   Operation 189 'sub' 'ret_V' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%temp_R_V = call i22 @_ssdm_op_PartSelect.i22.i33.i32.i32(i33 %ret_V, i32 11, i32 32)" [fft_stages.cpp:55]   --->   Operation 190 'partselect' 'temp_R_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (3.24ns)   --->   "%mul_ln700_10 = mul i33 %sext_ln1118_30, %sext_ln1118" [fft_stages.cpp:56]   --->   Operation 191 'mul' 'mul_ln700_10' <Predicate = true> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 192 [1/1] (3.24ns)   --->   "%mul_ln1192 = mul i33 %sext_ln1118_28, %sext_ln1118_29" [fft_stages.cpp:56]   --->   Operation 192 'mul' 'mul_ln1192' <Predicate = true> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/1] (1.20ns)   --->   "%ret_V_22 = add i33 %mul_ln1192, %mul_ln700_10" [fft_stages.cpp:56]   --->   Operation 193 'add' 'ret_V_22' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%temp_I_V = call i22 @_ssdm_op_PartSelect.i22.i33.i32.i32(i33 %ret_V_22, i32 11, i32 32)" [fft_stages.cpp:56]   --->   Operation 194 'partselect' 'temp_I_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 195 [1/2] (1.35ns)   --->   "%p_Val2_127 = load i22* %X_R_V_addr_10, align 4" [fft_stages.cpp:57]   --->   Operation 195 'load' 'p_Val2_127' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 196 [1/1] (1.08ns)   --->   "%sub_ln703 = sub i22 %p_Val2_127, %temp_R_V" [fft_stages.cpp:57]   --->   Operation 196 'sub' 'sub_ln703' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%Out_R_V_addr11 = getelementptr [1024 x i22]* %Out_R_V, i64 0, i64 %sext_ln55" [fft_stages.cpp:57]   --->   Operation 197 'getelementptr' 'Out_R_V_addr11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (1.35ns)   --->   "store i22 %sub_ln703, i22* %Out_R_V_addr11, align 4" [fft_stages.cpp:57]   --->   Operation 198 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 199 [1/2] (1.35ns)   --->   "%p_Val2_129 = load i22* %X_I_V_addr_10, align 4" [fft_stages.cpp:58]   --->   Operation 199 'load' 'p_Val2_129' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 200 [1/1] (1.08ns)   --->   "%sub_ln703_1 = sub i22 %p_Val2_129, %temp_I_V" [fft_stages.cpp:58]   --->   Operation 200 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%Out_I_V_addr16 = getelementptr [1024 x i22]* %Out_I_V, i64 0, i64 %sext_ln55" [fft_stages.cpp:58]   --->   Operation 201 'getelementptr' 'Out_I_V_addr16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (1.35ns)   --->   "store i22 %sub_ln703_1, i22* %Out_I_V_addr16, align 4" [fft_stages.cpp:58]   --->   Operation 202 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 203 [1/1] (1.08ns)   --->   "%add_ln703 = add i22 %p_Val2_127, %temp_R_V" [fft_stages.cpp:59]   --->   Operation 203 'add' 'add_ln703' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%Out_R_V_addr = getelementptr [1024 x i22]* %Out_R_V, i64 0, i64 %sext_ln57" [fft_stages.cpp:59]   --->   Operation 204 'getelementptr' 'Out_R_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (1.35ns)   --->   "store i22 %add_ln703, i22* %Out_R_V_addr, align 4" [fft_stages.cpp:59]   --->   Operation 205 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 206 [1/1] (1.08ns)   --->   "%add_ln703_1 = add i22 %p_Val2_129, %temp_I_V" [fft_stages.cpp:60]   --->   Operation 206 'add' 'add_ln703_1' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%Out_I_V_addr = getelementptr [1024 x i22]* %Out_I_V, i64 0, i64 %sext_ln57" [fft_stages.cpp:60]   --->   Operation 207 'getelementptr' 'Out_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (1.35ns)   --->   "store i22 %add_ln703_1, i22* %Out_I_V_addr, align 4" [fft_stages.cpp:60]   --->   Operation 208 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "br label %1" [fft_stages.cpp:53]   --->   Operation 209 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Out_R_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Out_I_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_256_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln47           (br               ) [ 01111111]
tmp_V             (phi              ) [ 00100000]
i                 (phi              ) [ 00111111]
zext_ln891        (zext             ) [ 00011111]
empty             (speclooptripcount) [ 00000000]
br_ln47           (br               ) [ 00000000]
icmp_ln885        (icmp             ) [ 00000000]
sext_ln891        (sext             ) [ 00000000]
p_Result_s        (partselect       ) [ 00000000]
p_Result_159      (bitconcatenate   ) [ 00000000]
l                 (cttz             ) [ 00000000]
sub_ln894         (sub              ) [ 00000000]
trunc_ln894       (trunc            ) [ 00000000]
lsb_index         (add              ) [ 00000000]
tmp               (partselect       ) [ 00000000]
icmp_ln897        (icmp             ) [ 00000000]
trunc_ln897       (trunc            ) [ 00000000]
sub_ln897         (sub              ) [ 00000000]
zext_ln897        (zext             ) [ 00000000]
lshr_ln897        (lshr             ) [ 00000000]
p_Result_152      (and              ) [ 00000000]
icmp_ln897_1      (icmp             ) [ 00000000]
a                 (and              ) [ 00000000]
tmp_74            (bitselect        ) [ 00000000]
xor_ln899         (xor              ) [ 00000000]
add_ln899         (add              ) [ 00000000]
p_Result_153      (bitselect        ) [ 00000000]
and_ln899         (and              ) [ 00000000]
or_ln899          (or               ) [ 00000000]
or_ln             (bitconcatenate   ) [ 00000000]
m                 (zext             ) [ 00000000]
zext_ln907_10     (zext             ) [ 00000000]
icmp_ln908        (icmp             ) [ 00000000]
add_ln908         (add              ) [ 00000000]
lshr_ln908        (lshr             ) [ 00000000]
zext_ln908        (zext             ) [ 00000000]
sub_ln908         (sub              ) [ 00000000]
zext_ln908_1      (zext             ) [ 00000000]
shl_ln908         (shl              ) [ 00000000]
m_47              (select           ) [ 00000000]
zext_ln911        (zext             ) [ 00000000]
m_48              (add              ) [ 00000000]
m_s               (partselect       ) [ 00000000]
m_51              (zext             ) [ 00000000]
tmp_75            (bitselect        ) [ 00000000]
select_ln915      (select           ) [ 00000000]
trunc_ln893       (trunc            ) [ 00000000]
sub_ln915         (sub              ) [ 00000000]
add_ln915         (add              ) [ 00000000]
tmp_4             (bitconcatenate   ) [ 00000000]
p_Result_160      (partset          ) [ 00000000]
bitcast_ln729     (bitcast          ) [ 00000000]
select_ln885      (select           ) [ 00011000]
a_V               (add              ) [ 01111111]
ret_ln63          (ret              ) [ 00000000]
v_assign          (call             ) [ 00000100]
v_assign_s        (call             ) [ 00000100]
specloopname_ln47 (specloopname     ) [ 00000000]
tmp_s             (specregionbegin  ) [ 00000011]
ireg_V            (bitcast          ) [ 00000000]
trunc_ln556       (trunc            ) [ 00000000]
p_Result_161      (bitselect        ) [ 00000000]
exp_tmp_V         (partselect       ) [ 00000000]
zext_ln461_1      (zext             ) [ 00000000]
trunc_ln565       (trunc            ) [ 00000000]
tmp_5             (bitconcatenate   ) [ 00000000]
p_Result_162      (zext             ) [ 00000000]
man_V_46          (sub              ) [ 00000000]
man_V_47          (select           ) [ 00000000]
icmp_ln571_1      (icmp             ) [ 00000000]
F2                (sub              ) [ 00000000]
icmp_ln581_1      (icmp             ) [ 00000000]
add_ln581_1       (add              ) [ 00000000]
sub_ln581_1       (sub              ) [ 00000000]
sh_amt            (select           ) [ 00000000]
sext_ln581        (sext             ) [ 00000000]
sext_ln581_28     (sext             ) [ 00000000]
icmp_ln582_1      (icmp             ) [ 00000000]
trunc_ln583       (trunc            ) [ 00000000]
icmp_ln585_1      (icmp             ) [ 00000000]
icmp_ln603_1      (icmp             ) [ 00000000]
zext_ln586_1      (zext             ) [ 00000000]
ashr_ln586_1      (ashr             ) [ 00000000]
trunc_ln586       (trunc            ) [ 00000000]
tmp_77            (bitselect        ) [ 00000000]
select_ln588      (select           ) [ 00000000]
shl_ln604_1       (shl              ) [ 00000000]
xor_ln571         (xor              ) [ 00000000]
and_ln582         (and              ) [ 00000000]
or_ln582          (or               ) [ 00000000]
xor_ln582         (xor              ) [ 00000000]
and_ln581         (and              ) [ 00000000]
xor_ln585         (xor              ) [ 00000000]
and_ln585         (and              ) [ 00000000]
and_ln585_28      (and              ) [ 00000000]
or_ln581          (or               ) [ 00000000]
xor_ln581         (xor              ) [ 00000000]
and_ln603         (and              ) [ 00000000]
select_ln603      (select           ) [ 00000000]
or_ln603          (or               ) [ 00000000]
select_ln603_64   (select           ) [ 00000000]
or_ln603_46       (or               ) [ 00000000]
select_ln603_65   (select           ) [ 00000000]
or_ln603_47       (or               ) [ 00000000]
c_V               (select           ) [ 00000000]
ireg_V_10         (bitcast          ) [ 00000000]
trunc_ln556_10    (trunc            ) [ 00000000]
p_Result_163      (bitselect        ) [ 00000000]
exp_tmp_V_10      (partselect       ) [ 00000000]
zext_ln461        (zext             ) [ 00000000]
trunc_ln565_10    (trunc            ) [ 00000000]
tmp_6             (bitconcatenate   ) [ 00000000]
p_Result_164      (zext             ) [ 00000000]
man_V_49          (sub              ) [ 00000000]
man_V_50          (select           ) [ 00000000]
icmp_ln571        (icmp             ) [ 00000000]
F2_10             (sub              ) [ 00000000]
icmp_ln581        (icmp             ) [ 00000000]
add_ln581         (add              ) [ 00000000]
sub_ln581         (sub              ) [ 00000000]
sh_amt_10         (select           ) [ 00000000]
sext_ln581_29     (sext             ) [ 00000000]
sext_ln581_30     (sext             ) [ 00000000]
icmp_ln582        (icmp             ) [ 00000000]
trunc_ln583_10    (trunc            ) [ 00000000]
icmp_ln585        (icmp             ) [ 00000000]
icmp_ln603        (icmp             ) [ 00000000]
zext_ln586        (zext             ) [ 00000000]
ashr_ln586        (ashr             ) [ 00000000]
trunc_ln586_10    (trunc            ) [ 00000000]
tmp_79            (bitselect        ) [ 00000000]
select_ln588_10   (select           ) [ 00000000]
shl_ln604         (shl              ) [ 00000000]
xor_ln571_10      (xor              ) [ 00000000]
and_ln582_10      (and              ) [ 00000000]
or_ln582_10       (or               ) [ 00000000]
xor_ln582_10      (xor              ) [ 00000000]
and_ln581_10      (and              ) [ 00000000]
xor_ln585_10      (xor              ) [ 00000000]
and_ln585_29      (and              ) [ 00000000]
and_ln585_30      (and              ) [ 00000000]
or_ln581_10       (or               ) [ 00000000]
xor_ln581_10      (xor              ) [ 00000000]
and_ln603_10      (and              ) [ 00000000]
select_ln603_67   (select           ) [ 00000000]
or_ln603_48       (or               ) [ 00000000]
select_ln603_68   (select           ) [ 00000000]
or_ln603_49       (or               ) [ 00000000]
select_ln603_69   (select           ) [ 00000000]
or_ln603_50       (or               ) [ 00000000]
s_V               (select           ) [ 00000000]
sext_ln1118       (sext             ) [ 00000011]
sext_ln1118_28    (sext             ) [ 00000011]
br_ln53           (br               ) [ 00111111]
i_0               (phi              ) [ 00000010]
tmp_80            (partselect       ) [ 00000000]
icmp_ln53         (icmp             ) [ 00111111]
br_ln53           (br               ) [ 00000000]
i_lower           (add              ) [ 00000000]
sext_ln55         (sext             ) [ 00000001]
X_R_V_addr        (getelementptr    ) [ 00000001]
X_I_V_addr        (getelementptr    ) [ 00000001]
sext_ln57         (sext             ) [ 00000001]
X_R_V_addr_10     (getelementptr    ) [ 00000001]
X_I_V_addr_10     (getelementptr    ) [ 00000001]
i_12              (add              ) [ 00111111]
empty_61          (specregionend    ) [ 00000000]
br_ln47           (br               ) [ 01111111]
specloopname_ln53 (specloopname     ) [ 00000000]
X_R_V_load        (load             ) [ 00000000]
sext_ln1118_29    (sext             ) [ 00000000]
X_I_V_load        (load             ) [ 00000000]
sext_ln1118_30    (sext             ) [ 00000000]
mul_ln700         (mul              ) [ 00000000]
mul_ln1193        (mul              ) [ 00000000]
ret_V             (sub              ) [ 00000000]
temp_R_V          (partselect       ) [ 00000000]
mul_ln700_10      (mul              ) [ 00000000]
mul_ln1192        (mul              ) [ 00000000]
ret_V_22          (add              ) [ 00000000]
temp_I_V          (partselect       ) [ 00000000]
p_Val2_127        (load             ) [ 00000000]
sub_ln703         (sub              ) [ 00000000]
Out_R_V_addr11    (getelementptr    ) [ 00000000]
store_ln57        (store            ) [ 00000000]
p_Val2_129        (load             ) [ 00000000]
sub_ln703_1       (sub              ) [ 00000000]
Out_I_V_addr16    (getelementptr    ) [ 00000000]
store_ln58        (store            ) [ 00000000]
add_ln703         (add              ) [ 00000000]
Out_R_V_addr      (getelementptr    ) [ 00000000]
store_ln59        (store            ) [ 00000000]
add_ln703_1       (add              ) [ 00000000]
Out_I_V_addr      (getelementptr    ) [ 00000000]
store_ln60        (store            ) [ 00000000]
br_ln53           (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Out_R_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_R_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Out_I_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_I_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ref_4oPi_table_256_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fourth_order_double_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fourth_order_double_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fourth_order_double_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fourth_order_double_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fourth_order_double_s">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i22"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i10.i22"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i22"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_or_cos<double>"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="X_R_V_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="22" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="32" slack="0"/>
<pin id="146" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_V_addr/6 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="0"/>
<pin id="175" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="176" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="177" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="22" slack="0"/>
<pin id="178" dir="1" index="7" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_V_load/6 p_Val2_127/6 "/>
</bind>
</comp>

<comp id="155" class="1004" name="X_I_V_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="22" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="32" slack="0"/>
<pin id="159" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_V_addr/6 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="10" slack="0"/>
<pin id="164" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="0"/>
<pin id="187" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="188" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="189" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="22" slack="0"/>
<pin id="190" dir="1" index="7" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_V_load/6 p_Val2_129/6 "/>
</bind>
</comp>

<comp id="168" class="1004" name="X_R_V_addr_10_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="22" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_V_addr_10/6 "/>
</bind>
</comp>

<comp id="180" class="1004" name="X_I_V_addr_10_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="22" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="32" slack="0"/>
<pin id="184" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_V_addr_10/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="Out_R_V_addr11_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="22" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="32" slack="1"/>
<pin id="196" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_V_addr11/7 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="0"/>
<pin id="201" dir="0" index="1" bw="22" slack="0"/>
<pin id="202" dir="0" index="2" bw="0" slack="0"/>
<pin id="225" dir="0" index="4" bw="10" slack="0"/>
<pin id="226" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="227" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="22" slack="2147483647"/>
<pin id="228" dir="1" index="7" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/7 store_ln59/7 "/>
</bind>
</comp>

<comp id="205" class="1004" name="Out_I_V_addr16_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="22" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="32" slack="1"/>
<pin id="209" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_V_addr16/7 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="0"/>
<pin id="214" dir="0" index="1" bw="22" slack="0"/>
<pin id="215" dir="0" index="2" bw="0" slack="0"/>
<pin id="237" dir="0" index="4" bw="10" slack="0"/>
<pin id="238" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="239" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="22" slack="2147483647"/>
<pin id="240" dir="1" index="7" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/7 store_ln60/7 "/>
</bind>
</comp>

<comp id="218" class="1004" name="Out_R_V_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="22" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="32" slack="1"/>
<pin id="222" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_V_addr/7 "/>
</bind>
</comp>

<comp id="230" class="1004" name="Out_I_V_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="22" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="32" slack="1"/>
<pin id="234" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_V_addr/7 "/>
</bind>
</comp>

<comp id="242" class="1005" name="tmp_V_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="14" slack="1"/>
<pin id="244" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_V_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="14" slack="0"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="253" class="1005" name="i_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="i_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="1" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="266" class="1005" name="i_0_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="268" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="i_0_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="4"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="32" slack="0"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/6 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_sin_or_cos_double_s_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="0"/>
<pin id="277" dir="0" index="1" bw="64" slack="1"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="0" index="3" bw="256" slack="0"/>
<pin id="280" dir="0" index="4" bw="59" slack="0"/>
<pin id="281" dir="0" index="5" bw="52" slack="0"/>
<pin id="282" dir="0" index="6" bw="44" slack="0"/>
<pin id="283" dir="0" index="7" bw="33" slack="0"/>
<pin id="284" dir="0" index="8" bw="25" slack="0"/>
<pin id="285" dir="1" index="9" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="v_assign/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_sin_or_cos_double_s_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="0"/>
<pin id="296" dir="0" index="1" bw="64" slack="1"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="0" index="3" bw="256" slack="0"/>
<pin id="299" dir="0" index="4" bw="59" slack="0"/>
<pin id="300" dir="0" index="5" bw="52" slack="0"/>
<pin id="301" dir="0" index="6" bw="44" slack="0"/>
<pin id="302" dir="0" index="7" bw="33" slack="0"/>
<pin id="303" dir="0" index="8" bw="25" slack="0"/>
<pin id="304" dir="1" index="9" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="v_assign_s/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln891_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln891/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln885_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="14" slack="0"/>
<pin id="319" dir="0" index="1" bw="14" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln885/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sext_ln891_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="14" slack="0"/>
<pin id="325" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln891/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="p_Result_s_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="22" slack="0"/>
<pin id="329" dir="0" index="1" bw="14" slack="0"/>
<pin id="330" dir="0" index="2" bw="6" slack="0"/>
<pin id="331" dir="0" index="3" bw="1" slack="0"/>
<pin id="332" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="p_Result_159_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="22" slack="0"/>
<pin id="341" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_159/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="l_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="0"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sub_ln894_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="6" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln894/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="trunc_ln894_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln894/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="lsb_index_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="7" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="31" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="0" index="3" bw="6" slack="0"/>
<pin id="374" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln897_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="31" slack="0"/>
<pin id="381" dir="0" index="1" bw="31" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="trunc_ln897_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln897/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="sub_ln897_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="5" slack="0"/>
<pin id="391" dir="0" index="1" bw="5" slack="0"/>
<pin id="392" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln897/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln897_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="0"/>
<pin id="397" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln897/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="lshr_ln897_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="5" slack="0"/>
<pin id="402" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln897/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="p_Result_152_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="22" slack="0"/>
<pin id="407" dir="0" index="1" bw="22" slack="0"/>
<pin id="408" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_152/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="icmp_ln897_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="22" slack="0"/>
<pin id="413" dir="0" index="1" bw="22" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897_1/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="a_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_74_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="0" index="2" bw="6" slack="0"/>
<pin id="427" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_74/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="xor_ln899_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="add_ln899_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="7" slack="0"/>
<pin id="439" dir="0" index="1" bw="22" slack="0"/>
<pin id="440" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln899/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="p_Result_153_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="14" slack="0"/>
<pin id="446" dir="0" index="2" bw="22" slack="0"/>
<pin id="447" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_153/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="and_ln899_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln899/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="or_ln899_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln899/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="or_ln_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="m_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="14" slack="0"/>
<pin id="473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln907_10_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="14" slack="0"/>
<pin id="477" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln907_10/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="icmp_ln908_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln908/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln908_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="7" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln908/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="lshr_ln908_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="22" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln908/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln908_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sub_ln908_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="7" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln908/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln908_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908_1/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="shl_ln908_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="22" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="0"/>
<pin id="514" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln908/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="m_47_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="64" slack="0"/>
<pin id="520" dir="0" index="2" bw="64" slack="0"/>
<pin id="521" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_47/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln911_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln911/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="m_48_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="0" index="1" bw="64" slack="0"/>
<pin id="532" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_48/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="m_s_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="63" slack="0"/>
<pin id="537" dir="0" index="1" bw="64" slack="0"/>
<pin id="538" dir="0" index="2" bw="1" slack="0"/>
<pin id="539" dir="0" index="3" bw="7" slack="0"/>
<pin id="540" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_s/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="m_51_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="63" slack="0"/>
<pin id="547" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_51/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_75_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="64" slack="0"/>
<pin id="552" dir="0" index="2" bw="7" slack="0"/>
<pin id="553" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_75/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="select_ln915_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="11" slack="0"/>
<pin id="560" dir="0" index="2" bw="11" slack="0"/>
<pin id="561" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln915/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="trunc_ln893_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="0"/>
<pin id="567" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln893/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sub_ln915_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="5" slack="0"/>
<pin id="571" dir="0" index="1" bw="11" slack="0"/>
<pin id="572" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln915/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln915_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="11" slack="0"/>
<pin id="577" dir="0" index="1" bw="11" slack="0"/>
<pin id="578" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln915/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_4_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="12" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="0" index="2" bw="11" slack="0"/>
<pin id="585" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="p_Result_160_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="64" slack="0"/>
<pin id="591" dir="0" index="1" bw="63" slack="0"/>
<pin id="592" dir="0" index="2" bw="12" slack="0"/>
<pin id="593" dir="0" index="3" bw="7" slack="0"/>
<pin id="594" dir="0" index="4" bw="7" slack="0"/>
<pin id="595" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_160/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="bitcast_ln729_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="64" slack="0"/>
<pin id="603" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln729/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="select_ln885_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="64" slack="0"/>
<pin id="608" dir="0" index="2" bw="64" slack="0"/>
<pin id="609" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln885/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="a_V_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="14" slack="0"/>
<pin id="615" dir="0" index="1" bw="14" slack="0"/>
<pin id="616" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_V/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="ireg_V_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="64" slack="1"/>
<pin id="621" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/5 "/>
</bind>
</comp>

<comp id="622" class="1004" name="trunc_ln556_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="64" slack="0"/>
<pin id="624" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556/5 "/>
</bind>
</comp>

<comp id="626" class="1004" name="p_Result_161_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="64" slack="0"/>
<pin id="629" dir="0" index="2" bw="7" slack="0"/>
<pin id="630" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_161/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="exp_tmp_V_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="11" slack="0"/>
<pin id="636" dir="0" index="1" bw="64" slack="0"/>
<pin id="637" dir="0" index="2" bw="7" slack="0"/>
<pin id="638" dir="0" index="3" bw="7" slack="0"/>
<pin id="639" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/5 "/>
</bind>
</comp>

<comp id="644" class="1004" name="zext_ln461_1_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="11" slack="0"/>
<pin id="646" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461_1/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="trunc_ln565_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="64" slack="0"/>
<pin id="650" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/5 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_5_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="53" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="0" index="2" bw="52" slack="0"/>
<pin id="656" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="660" class="1004" name="p_Result_162_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="53" slack="0"/>
<pin id="662" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_162/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="man_V_46_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="53" slack="0"/>
<pin id="667" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_46/5 "/>
</bind>
</comp>

<comp id="670" class="1004" name="man_V_47_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="54" slack="0"/>
<pin id="673" dir="0" index="2" bw="54" slack="0"/>
<pin id="674" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_47/5 "/>
</bind>
</comp>

<comp id="678" class="1004" name="icmp_ln571_1_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="63" slack="0"/>
<pin id="680" dir="0" index="1" bw="63" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571_1/5 "/>
</bind>
</comp>

<comp id="684" class="1004" name="F2_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="12" slack="0"/>
<pin id="686" dir="0" index="1" bw="11" slack="0"/>
<pin id="687" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/5 "/>
</bind>
</comp>

<comp id="690" class="1004" name="icmp_ln581_1_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="12" slack="0"/>
<pin id="692" dir="0" index="1" bw="12" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581_1/5 "/>
</bind>
</comp>

<comp id="696" class="1004" name="add_ln581_1_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="5" slack="0"/>
<pin id="698" dir="0" index="1" bw="12" slack="0"/>
<pin id="699" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581_1/5 "/>
</bind>
</comp>

<comp id="702" class="1004" name="sub_ln581_1_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="5" slack="0"/>
<pin id="704" dir="0" index="1" bw="12" slack="0"/>
<pin id="705" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581_1/5 "/>
</bind>
</comp>

<comp id="708" class="1004" name="sh_amt_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="12" slack="0"/>
<pin id="711" dir="0" index="2" bw="12" slack="0"/>
<pin id="712" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/5 "/>
</bind>
</comp>

<comp id="716" class="1004" name="sext_ln581_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="12" slack="0"/>
<pin id="718" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/5 "/>
</bind>
</comp>

<comp id="720" class="1004" name="sext_ln581_28_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="12" slack="0"/>
<pin id="722" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581_28/5 "/>
</bind>
</comp>

<comp id="724" class="1004" name="icmp_ln582_1_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="12" slack="0"/>
<pin id="726" dir="0" index="1" bw="12" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582_1/5 "/>
</bind>
</comp>

<comp id="730" class="1004" name="trunc_ln583_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="54" slack="0"/>
<pin id="732" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/5 "/>
</bind>
</comp>

<comp id="734" class="1004" name="icmp_ln585_1_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="12" slack="0"/>
<pin id="736" dir="0" index="1" bw="12" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585_1/5 "/>
</bind>
</comp>

<comp id="740" class="1004" name="icmp_ln603_1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="12" slack="0"/>
<pin id="742" dir="0" index="1" bw="12" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603_1/5 "/>
</bind>
</comp>

<comp id="746" class="1004" name="zext_ln586_1_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="12" slack="0"/>
<pin id="748" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586_1/5 "/>
</bind>
</comp>

<comp id="750" class="1004" name="ashr_ln586_1_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="54" slack="0"/>
<pin id="752" dir="0" index="1" bw="32" slack="0"/>
<pin id="753" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586_1/5 "/>
</bind>
</comp>

<comp id="756" class="1004" name="trunc_ln586_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="54" slack="0"/>
<pin id="758" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/5 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_77_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="64" slack="0"/>
<pin id="763" dir="0" index="2" bw="7" slack="0"/>
<pin id="764" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_77/5 "/>
</bind>
</comp>

<comp id="768" class="1004" name="select_ln588_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="22" slack="0"/>
<pin id="771" dir="0" index="2" bw="22" slack="0"/>
<pin id="772" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/5 "/>
</bind>
</comp>

<comp id="776" class="1004" name="shl_ln604_1_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="22" slack="0"/>
<pin id="778" dir="0" index="1" bw="12" slack="0"/>
<pin id="779" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604_1/5 "/>
</bind>
</comp>

<comp id="782" class="1004" name="xor_ln571_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/5 "/>
</bind>
</comp>

<comp id="788" class="1004" name="and_ln582_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/5 "/>
</bind>
</comp>

<comp id="794" class="1004" name="or_ln582_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="1" slack="0"/>
<pin id="797" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/5 "/>
</bind>
</comp>

<comp id="800" class="1004" name="xor_ln582_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="1" slack="0"/>
<pin id="803" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/5 "/>
</bind>
</comp>

<comp id="806" class="1004" name="and_ln581_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="0"/>
<pin id="808" dir="0" index="1" bw="1" slack="0"/>
<pin id="809" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/5 "/>
</bind>
</comp>

<comp id="812" class="1004" name="xor_ln585_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="0"/>
<pin id="814" dir="0" index="1" bw="1" slack="0"/>
<pin id="815" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585/5 "/>
</bind>
</comp>

<comp id="818" class="1004" name="and_ln585_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="0"/>
<pin id="820" dir="0" index="1" bw="1" slack="0"/>
<pin id="821" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/5 "/>
</bind>
</comp>

<comp id="824" class="1004" name="and_ln585_28_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_28/5 "/>
</bind>
</comp>

<comp id="830" class="1004" name="or_ln581_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="0" index="1" bw="1" slack="0"/>
<pin id="833" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/5 "/>
</bind>
</comp>

<comp id="836" class="1004" name="xor_ln581_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="1" slack="0"/>
<pin id="839" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/5 "/>
</bind>
</comp>

<comp id="842" class="1004" name="and_ln603_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="0"/>
<pin id="844" dir="0" index="1" bw="1" slack="0"/>
<pin id="845" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/5 "/>
</bind>
</comp>

<comp id="848" class="1004" name="select_ln603_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="0"/>
<pin id="850" dir="0" index="1" bw="22" slack="0"/>
<pin id="851" dir="0" index="2" bw="22" slack="0"/>
<pin id="852" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603/5 "/>
</bind>
</comp>

<comp id="856" class="1004" name="or_ln603_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603/5 "/>
</bind>
</comp>

<comp id="862" class="1004" name="select_ln603_64_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="0"/>
<pin id="864" dir="0" index="1" bw="22" slack="0"/>
<pin id="865" dir="0" index="2" bw="22" slack="0"/>
<pin id="866" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_64/5 "/>
</bind>
</comp>

<comp id="870" class="1004" name="or_ln603_46_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="0"/>
<pin id="872" dir="0" index="1" bw="1" slack="0"/>
<pin id="873" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_46/5 "/>
</bind>
</comp>

<comp id="876" class="1004" name="select_ln603_65_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="0"/>
<pin id="878" dir="0" index="1" bw="22" slack="0"/>
<pin id="879" dir="0" index="2" bw="22" slack="0"/>
<pin id="880" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_65/5 "/>
</bind>
</comp>

<comp id="884" class="1004" name="or_ln603_47_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="0"/>
<pin id="886" dir="0" index="1" bw="1" slack="0"/>
<pin id="887" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_47/5 "/>
</bind>
</comp>

<comp id="890" class="1004" name="c_V_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="22" slack="0"/>
<pin id="893" dir="0" index="2" bw="22" slack="0"/>
<pin id="894" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_V/5 "/>
</bind>
</comp>

<comp id="898" class="1004" name="ireg_V_10_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="64" slack="1"/>
<pin id="900" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V_10/5 "/>
</bind>
</comp>

<comp id="901" class="1004" name="trunc_ln556_10_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="64" slack="0"/>
<pin id="903" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556_10/5 "/>
</bind>
</comp>

<comp id="905" class="1004" name="p_Result_163_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="0"/>
<pin id="907" dir="0" index="1" bw="64" slack="0"/>
<pin id="908" dir="0" index="2" bw="7" slack="0"/>
<pin id="909" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_163/5 "/>
</bind>
</comp>

<comp id="913" class="1004" name="exp_tmp_V_10_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="11" slack="0"/>
<pin id="915" dir="0" index="1" bw="64" slack="0"/>
<pin id="916" dir="0" index="2" bw="7" slack="0"/>
<pin id="917" dir="0" index="3" bw="7" slack="0"/>
<pin id="918" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V_10/5 "/>
</bind>
</comp>

<comp id="923" class="1004" name="zext_ln461_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="11" slack="0"/>
<pin id="925" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/5 "/>
</bind>
</comp>

<comp id="927" class="1004" name="trunc_ln565_10_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="64" slack="0"/>
<pin id="929" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565_10/5 "/>
</bind>
</comp>

<comp id="931" class="1004" name="tmp_6_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="53" slack="0"/>
<pin id="933" dir="0" index="1" bw="1" slack="0"/>
<pin id="934" dir="0" index="2" bw="52" slack="0"/>
<pin id="935" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="939" class="1004" name="p_Result_164_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="53" slack="0"/>
<pin id="941" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_164/5 "/>
</bind>
</comp>

<comp id="943" class="1004" name="man_V_49_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="0"/>
<pin id="945" dir="0" index="1" bw="53" slack="0"/>
<pin id="946" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_49/5 "/>
</bind>
</comp>

<comp id="949" class="1004" name="man_V_50_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="0"/>
<pin id="951" dir="0" index="1" bw="54" slack="0"/>
<pin id="952" dir="0" index="2" bw="54" slack="0"/>
<pin id="953" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_50/5 "/>
</bind>
</comp>

<comp id="957" class="1004" name="icmp_ln571_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="63" slack="0"/>
<pin id="959" dir="0" index="1" bw="63" slack="0"/>
<pin id="960" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/5 "/>
</bind>
</comp>

<comp id="963" class="1004" name="F2_10_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="12" slack="0"/>
<pin id="965" dir="0" index="1" bw="11" slack="0"/>
<pin id="966" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2_10/5 "/>
</bind>
</comp>

<comp id="969" class="1004" name="icmp_ln581_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="12" slack="0"/>
<pin id="971" dir="0" index="1" bw="12" slack="0"/>
<pin id="972" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/5 "/>
</bind>
</comp>

<comp id="975" class="1004" name="add_ln581_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="5" slack="0"/>
<pin id="977" dir="0" index="1" bw="12" slack="0"/>
<pin id="978" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/5 "/>
</bind>
</comp>

<comp id="981" class="1004" name="sub_ln581_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="5" slack="0"/>
<pin id="983" dir="0" index="1" bw="12" slack="0"/>
<pin id="984" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/5 "/>
</bind>
</comp>

<comp id="987" class="1004" name="sh_amt_10_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="0"/>
<pin id="989" dir="0" index="1" bw="12" slack="0"/>
<pin id="990" dir="0" index="2" bw="12" slack="0"/>
<pin id="991" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt_10/5 "/>
</bind>
</comp>

<comp id="995" class="1004" name="sext_ln581_29_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="12" slack="0"/>
<pin id="997" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581_29/5 "/>
</bind>
</comp>

<comp id="999" class="1004" name="sext_ln581_30_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="12" slack="0"/>
<pin id="1001" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581_30/5 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="icmp_ln582_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="12" slack="0"/>
<pin id="1005" dir="0" index="1" bw="12" slack="0"/>
<pin id="1006" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/5 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="trunc_ln583_10_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="54" slack="0"/>
<pin id="1011" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583_10/5 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="icmp_ln585_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="12" slack="0"/>
<pin id="1015" dir="0" index="1" bw="12" slack="0"/>
<pin id="1016" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/5 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="icmp_ln603_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="12" slack="0"/>
<pin id="1021" dir="0" index="1" bw="12" slack="0"/>
<pin id="1022" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/5 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="zext_ln586_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="12" slack="0"/>
<pin id="1027" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/5 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="ashr_ln586_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="54" slack="0"/>
<pin id="1031" dir="0" index="1" bw="32" slack="0"/>
<pin id="1032" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/5 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="trunc_ln586_10_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="54" slack="0"/>
<pin id="1037" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586_10/5 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="tmp_79_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="0"/>
<pin id="1041" dir="0" index="1" bw="64" slack="0"/>
<pin id="1042" dir="0" index="2" bw="7" slack="0"/>
<pin id="1043" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_79/5 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="select_ln588_10_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="0"/>
<pin id="1049" dir="0" index="1" bw="22" slack="0"/>
<pin id="1050" dir="0" index="2" bw="22" slack="0"/>
<pin id="1051" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588_10/5 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="shl_ln604_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="22" slack="0"/>
<pin id="1057" dir="0" index="1" bw="12" slack="0"/>
<pin id="1058" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/5 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="xor_ln571_10_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="1" slack="0"/>
<pin id="1063" dir="0" index="1" bw="1" slack="0"/>
<pin id="1064" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571_10/5 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="and_ln582_10_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="1" slack="0"/>
<pin id="1069" dir="0" index="1" bw="1" slack="0"/>
<pin id="1070" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582_10/5 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="or_ln582_10_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="0"/>
<pin id="1075" dir="0" index="1" bw="1" slack="0"/>
<pin id="1076" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582_10/5 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="xor_ln582_10_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="0"/>
<pin id="1081" dir="0" index="1" bw="1" slack="0"/>
<pin id="1082" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582_10/5 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="and_ln581_10_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="0"/>
<pin id="1087" dir="0" index="1" bw="1" slack="0"/>
<pin id="1088" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581_10/5 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="xor_ln585_10_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="0"/>
<pin id="1093" dir="0" index="1" bw="1" slack="0"/>
<pin id="1094" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585_10/5 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="and_ln585_29_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="0"/>
<pin id="1099" dir="0" index="1" bw="1" slack="0"/>
<pin id="1100" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_29/5 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="and_ln585_30_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="0"/>
<pin id="1105" dir="0" index="1" bw="1" slack="0"/>
<pin id="1106" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_30/5 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="or_ln581_10_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="0"/>
<pin id="1111" dir="0" index="1" bw="1" slack="0"/>
<pin id="1112" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581_10/5 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="xor_ln581_10_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="0"/>
<pin id="1117" dir="0" index="1" bw="1" slack="0"/>
<pin id="1118" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581_10/5 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="and_ln603_10_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="1" slack="0"/>
<pin id="1123" dir="0" index="1" bw="1" slack="0"/>
<pin id="1124" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603_10/5 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="select_ln603_67_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="0"/>
<pin id="1129" dir="0" index="1" bw="22" slack="0"/>
<pin id="1130" dir="0" index="2" bw="22" slack="0"/>
<pin id="1131" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_67/5 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="or_ln603_48_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="1" slack="0"/>
<pin id="1137" dir="0" index="1" bw="1" slack="0"/>
<pin id="1138" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_48/5 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="select_ln603_68_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="0"/>
<pin id="1143" dir="0" index="1" bw="22" slack="0"/>
<pin id="1144" dir="0" index="2" bw="22" slack="0"/>
<pin id="1145" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_68/5 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="or_ln603_49_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="0"/>
<pin id="1151" dir="0" index="1" bw="1" slack="0"/>
<pin id="1152" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_49/5 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="select_ln603_69_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="1" slack="0"/>
<pin id="1157" dir="0" index="1" bw="22" slack="0"/>
<pin id="1158" dir="0" index="2" bw="22" slack="0"/>
<pin id="1159" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_69/5 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="or_ln603_50_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="1" slack="0"/>
<pin id="1165" dir="0" index="1" bw="1" slack="0"/>
<pin id="1166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_50/5 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="s_V_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="0"/>
<pin id="1171" dir="0" index="1" bw="22" slack="0"/>
<pin id="1172" dir="0" index="2" bw="22" slack="0"/>
<pin id="1173" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_V/5 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="sext_ln1118_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="22" slack="0"/>
<pin id="1179" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/5 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="sext_ln1118_28_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="22" slack="0"/>
<pin id="1183" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_28/5 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="tmp_80_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="22" slack="0"/>
<pin id="1187" dir="0" index="1" bw="32" slack="0"/>
<pin id="1188" dir="0" index="2" bw="5" slack="0"/>
<pin id="1189" dir="0" index="3" bw="6" slack="0"/>
<pin id="1190" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_80/6 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="icmp_ln53_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="22" slack="0"/>
<pin id="1197" dir="0" index="1" bw="22" slack="0"/>
<pin id="1198" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/6 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="i_lower_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="0"/>
<pin id="1203" dir="0" index="1" bw="1" slack="0"/>
<pin id="1204" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_lower/6 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="sext_ln55_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="32" slack="0"/>
<pin id="1209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55/6 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="sext_ln57_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="32" slack="0"/>
<pin id="1215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57/6 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="i_12_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="32" slack="0"/>
<pin id="1221" dir="0" index="1" bw="3" slack="0"/>
<pin id="1222" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/6 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="sext_ln1118_29_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="22" slack="0"/>
<pin id="1227" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_29/7 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="sext_ln1118_30_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="22" slack="0"/>
<pin id="1231" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_30/7 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="mul_ln700_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="22" slack="2"/>
<pin id="1235" dir="0" index="1" bw="22" slack="0"/>
<pin id="1236" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/7 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="mul_ln1193_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="22" slack="2"/>
<pin id="1240" dir="0" index="1" bw="22" slack="0"/>
<pin id="1241" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1193/7 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="ret_V_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="33" slack="0"/>
<pin id="1245" dir="0" index="1" bw="33" slack="0"/>
<pin id="1246" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/7 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="temp_R_V_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="22" slack="0"/>
<pin id="1251" dir="0" index="1" bw="33" slack="0"/>
<pin id="1252" dir="0" index="2" bw="5" slack="0"/>
<pin id="1253" dir="0" index="3" bw="7" slack="0"/>
<pin id="1254" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_R_V/7 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="mul_ln700_10_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="22" slack="0"/>
<pin id="1261" dir="0" index="1" bw="22" slack="2"/>
<pin id="1262" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_10/7 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="mul_ln1192_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="22" slack="2"/>
<pin id="1266" dir="0" index="1" bw="22" slack="0"/>
<pin id="1267" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/7 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="ret_V_22_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="33" slack="0"/>
<pin id="1271" dir="0" index="1" bw="33" slack="0"/>
<pin id="1272" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_22/7 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="temp_I_V_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="22" slack="0"/>
<pin id="1277" dir="0" index="1" bw="33" slack="0"/>
<pin id="1278" dir="0" index="2" bw="5" slack="0"/>
<pin id="1279" dir="0" index="3" bw="7" slack="0"/>
<pin id="1280" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_I_V/7 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="sub_ln703_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="22" slack="0"/>
<pin id="1287" dir="0" index="1" bw="22" slack="0"/>
<pin id="1288" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/7 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="sub_ln703_1_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="22" slack="0"/>
<pin id="1294" dir="0" index="1" bw="22" slack="0"/>
<pin id="1295" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/7 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="add_ln703_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="22" slack="0"/>
<pin id="1301" dir="0" index="1" bw="22" slack="0"/>
<pin id="1302" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/7 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="add_ln703_1_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="22" slack="0"/>
<pin id="1308" dir="0" index="1" bw="22" slack="0"/>
<pin id="1309" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/7 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="zext_ln891_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="32" slack="4"/>
<pin id="1315" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln891 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="select_ln885_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="64" slack="1"/>
<pin id="1320" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln885 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="a_V_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="14" slack="0"/>
<pin id="1326" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="a_V "/>
</bind>
</comp>

<comp id="1329" class="1005" name="v_assign_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="64" slack="1"/>
<pin id="1331" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_assign "/>
</bind>
</comp>

<comp id="1334" class="1005" name="v_assign_s_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="64" slack="1"/>
<pin id="1336" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_assign_s "/>
</bind>
</comp>

<comp id="1339" class="1005" name="sext_ln1118_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="33" slack="2"/>
<pin id="1341" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="sext_ln1118_28_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="33" slack="2"/>
<pin id="1347" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1118_28 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="sext_ln55_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="64" slack="1"/>
<pin id="1356" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln55 "/>
</bind>
</comp>

<comp id="1360" class="1005" name="X_R_V_addr_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="10" slack="1"/>
<pin id="1362" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_V_addr "/>
</bind>
</comp>

<comp id="1365" class="1005" name="X_I_V_addr_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="10" slack="1"/>
<pin id="1367" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_V_addr "/>
</bind>
</comp>

<comp id="1370" class="1005" name="sext_ln57_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="64" slack="1"/>
<pin id="1372" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln57 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="X_R_V_addr_10_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="10" slack="1"/>
<pin id="1378" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_V_addr_10 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="X_I_V_addr_10_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="10" slack="1"/>
<pin id="1383" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_V_addr_10 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="i_12_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="32" slack="0"/>
<pin id="1388" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="128" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="128" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="128" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="149" pin=2"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="128" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="162" pin=2"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="128" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="6" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="128" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="205" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="4" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="128" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="218" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="235"><net_src comp="6" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="128" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="230" pin="3"/><net_sink comp="212" pin=2"/></net>

<net id="245"><net_src comp="20" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="22" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="24" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="253" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="253" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="286"><net_src comp="94" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="287"><net_src comp="24" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="288"><net_src comp="8" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="289"><net_src comp="10" pin="0"/><net_sink comp="275" pin=4"/></net>

<net id="290"><net_src comp="12" pin="0"/><net_sink comp="275" pin=5"/></net>

<net id="291"><net_src comp="14" pin="0"/><net_sink comp="275" pin=6"/></net>

<net id="292"><net_src comp="16" pin="0"/><net_sink comp="275" pin=7"/></net>

<net id="293"><net_src comp="18" pin="0"/><net_sink comp="275" pin=8"/></net>

<net id="305"><net_src comp="94" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="306"><net_src comp="22" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="307"><net_src comp="8" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="308"><net_src comp="10" pin="0"/><net_sink comp="294" pin=4"/></net>

<net id="309"><net_src comp="12" pin="0"/><net_sink comp="294" pin=5"/></net>

<net id="310"><net_src comp="14" pin="0"/><net_sink comp="294" pin=6"/></net>

<net id="311"><net_src comp="16" pin="0"/><net_sink comp="294" pin=7"/></net>

<net id="312"><net_src comp="18" pin="0"/><net_sink comp="294" pin=8"/></net>

<net id="316"><net_src comp="258" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="246" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="20" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="246" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="30" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="323" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="32" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="34" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="342"><net_src comp="36" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="38" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="327" pin="4"/><net_sink comp="337" pin=2"/></net>

<net id="350"><net_src comp="40" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="337" pin="3"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="24" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="357"><net_src comp="42" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="345" pin="3"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="44" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="353" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="375"><net_src comp="46" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="363" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="377"><net_src comp="48" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="378"><net_src comp="50" pin="0"/><net_sink comp="369" pin=3"/></net>

<net id="383"><net_src comp="369" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="52" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="353" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="54" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="385" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="56" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="395" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="323" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="399" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="58" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="379" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="411" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="428"><net_src comp="60" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="363" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="50" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="435"><net_src comp="423" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="24" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="62" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="359" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="64" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="323" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="437" pin="2"/><net_sink comp="443" pin=2"/></net>

<net id="455"><net_src comp="443" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="431" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="451" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="417" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="468"><net_src comp="66" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="52" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="457" pin="2"/><net_sink comp="463" pin=2"/></net>

<net id="474"><net_src comp="323" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="323" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="363" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="34" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="68" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="353" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="475" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="485" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="491" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="70" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="353" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="501" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="515"><net_src comp="471" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="507" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="522"><net_src comp="479" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="497" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="511" pin="2"/><net_sink comp="517" pin=2"/></net>

<net id="528"><net_src comp="463" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="525" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="517" pin="3"/><net_sink comp="529" pin=1"/></net>

<net id="541"><net_src comp="72" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="529" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="543"><net_src comp="48" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="544"><net_src comp="74" pin="0"/><net_sink comp="535" pin=3"/></net>

<net id="548"><net_src comp="535" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="554"><net_src comp="76" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="529" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="70" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="562"><net_src comp="549" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="78" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="80" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="568"><net_src comp="345" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="82" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="565" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="569" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="557" pin="3"/><net_sink comp="575" pin=1"/></net>

<net id="586"><net_src comp="84" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="22" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="575" pin="2"/><net_sink comp="581" pin=2"/></net>

<net id="596"><net_src comp="86" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="545" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="581" pin="3"/><net_sink comp="589" pin=2"/></net>

<net id="599"><net_src comp="88" pin="0"/><net_sink comp="589" pin=3"/></net>

<net id="600"><net_src comp="74" pin="0"/><net_sink comp="589" pin=4"/></net>

<net id="604"><net_src comp="589" pin="5"/><net_sink comp="601" pin=0"/></net>

<net id="610"><net_src comp="317" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="90" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="601" pin="1"/><net_sink comp="605" pin=2"/></net>

<net id="617"><net_src comp="92" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="246" pin="4"/><net_sink comp="613" pin=1"/></net>

<net id="625"><net_src comp="619" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="631"><net_src comp="76" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="619" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="74" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="640"><net_src comp="102" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="619" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="642"><net_src comp="88" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="643"><net_src comp="104" pin="0"/><net_sink comp="634" pin=3"/></net>

<net id="647"><net_src comp="634" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="619" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="657"><net_src comp="106" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="24" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="648" pin="1"/><net_sink comp="652" pin=2"/></net>

<net id="663"><net_src comp="652" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="668"><net_src comp="108" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="660" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="675"><net_src comp="626" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="664" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="660" pin="1"/><net_sink comp="670" pin=2"/></net>

<net id="682"><net_src comp="622" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="110" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="112" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="644" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="684" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="114" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="116" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="684" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="114" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="684" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="713"><net_src comp="690" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="714"><net_src comp="696" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="715"><net_src comp="702" pin="2"/><net_sink comp="708" pin=2"/></net>

<net id="719"><net_src comp="708" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="708" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="728"><net_src comp="684" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="114" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="733"><net_src comp="670" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="738"><net_src comp="708" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="118" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="708" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="120" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="749"><net_src comp="716" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="754"><net_src comp="670" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="746" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="759"><net_src comp="750" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="765"><net_src comp="76" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="766"><net_src comp="619" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="767"><net_src comp="74" pin="0"/><net_sink comp="760" pin=2"/></net>

<net id="773"><net_src comp="760" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="56" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="775"><net_src comp="58" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="780"><net_src comp="730" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="720" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="678" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="24" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="724" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="782" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="798"><net_src comp="678" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="724" pin="2"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="794" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="24" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="690" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="800" pin="2"/><net_sink comp="806" pin=1"/></net>

<net id="816"><net_src comp="734" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="24" pin="0"/><net_sink comp="812" pin=1"/></net>

<net id="822"><net_src comp="806" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="812" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="828"><net_src comp="806" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="734" pin="2"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="794" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="690" pin="2"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="830" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="24" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="740" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="836" pin="2"/><net_sink comp="842" pin=1"/></net>

<net id="853"><net_src comp="842" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="854"><net_src comp="776" pin="2"/><net_sink comp="848" pin=1"/></net>

<net id="855"><net_src comp="756" pin="1"/><net_sink comp="848" pin=2"/></net>

<net id="860"><net_src comp="842" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="824" pin="2"/><net_sink comp="856" pin=1"/></net>

<net id="867"><net_src comp="818" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="868"><net_src comp="768" pin="3"/><net_sink comp="862" pin=1"/></net>

<net id="869"><net_src comp="730" pin="1"/><net_sink comp="862" pin=2"/></net>

<net id="874"><net_src comp="818" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="788" pin="2"/><net_sink comp="870" pin=1"/></net>

<net id="881"><net_src comp="856" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="882"><net_src comp="848" pin="3"/><net_sink comp="876" pin=1"/></net>

<net id="883"><net_src comp="862" pin="3"/><net_sink comp="876" pin=2"/></net>

<net id="888"><net_src comp="856" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="870" pin="2"/><net_sink comp="884" pin=1"/></net>

<net id="895"><net_src comp="884" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="896"><net_src comp="876" pin="3"/><net_sink comp="890" pin=1"/></net>

<net id="897"><net_src comp="58" pin="0"/><net_sink comp="890" pin=2"/></net>

<net id="904"><net_src comp="898" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="910"><net_src comp="76" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="911"><net_src comp="898" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="912"><net_src comp="74" pin="0"/><net_sink comp="905" pin=2"/></net>

<net id="919"><net_src comp="102" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="920"><net_src comp="898" pin="1"/><net_sink comp="913" pin=1"/></net>

<net id="921"><net_src comp="88" pin="0"/><net_sink comp="913" pin=2"/></net>

<net id="922"><net_src comp="104" pin="0"/><net_sink comp="913" pin=3"/></net>

<net id="926"><net_src comp="913" pin="4"/><net_sink comp="923" pin=0"/></net>

<net id="930"><net_src comp="898" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="936"><net_src comp="106" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="937"><net_src comp="24" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="938"><net_src comp="927" pin="1"/><net_sink comp="931" pin=2"/></net>

<net id="942"><net_src comp="931" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="947"><net_src comp="108" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="939" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="954"><net_src comp="905" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="955"><net_src comp="943" pin="2"/><net_sink comp="949" pin=1"/></net>

<net id="956"><net_src comp="939" pin="1"/><net_sink comp="949" pin=2"/></net>

<net id="961"><net_src comp="901" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="110" pin="0"/><net_sink comp="957" pin=1"/></net>

<net id="967"><net_src comp="112" pin="0"/><net_sink comp="963" pin=0"/></net>

<net id="968"><net_src comp="923" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="973"><net_src comp="963" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="974"><net_src comp="114" pin="0"/><net_sink comp="969" pin=1"/></net>

<net id="979"><net_src comp="116" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="963" pin="2"/><net_sink comp="975" pin=1"/></net>

<net id="985"><net_src comp="114" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="963" pin="2"/><net_sink comp="981" pin=1"/></net>

<net id="992"><net_src comp="969" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="993"><net_src comp="975" pin="2"/><net_sink comp="987" pin=1"/></net>

<net id="994"><net_src comp="981" pin="2"/><net_sink comp="987" pin=2"/></net>

<net id="998"><net_src comp="987" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="1002"><net_src comp="987" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1007"><net_src comp="963" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="114" pin="0"/><net_sink comp="1003" pin=1"/></net>

<net id="1012"><net_src comp="949" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1017"><net_src comp="987" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1018"><net_src comp="118" pin="0"/><net_sink comp="1013" pin=1"/></net>

<net id="1023"><net_src comp="987" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="120" pin="0"/><net_sink comp="1019" pin=1"/></net>

<net id="1028"><net_src comp="995" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1033"><net_src comp="949" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1034"><net_src comp="1025" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1038"><net_src comp="1029" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1044"><net_src comp="76" pin="0"/><net_sink comp="1039" pin=0"/></net>

<net id="1045"><net_src comp="898" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1046"><net_src comp="74" pin="0"/><net_sink comp="1039" pin=2"/></net>

<net id="1052"><net_src comp="1039" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1053"><net_src comp="56" pin="0"/><net_sink comp="1047" pin=1"/></net>

<net id="1054"><net_src comp="58" pin="0"/><net_sink comp="1047" pin=2"/></net>

<net id="1059"><net_src comp="1009" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1060"><net_src comp="999" pin="1"/><net_sink comp="1055" pin=1"/></net>

<net id="1065"><net_src comp="957" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1066"><net_src comp="24" pin="0"/><net_sink comp="1061" pin=1"/></net>

<net id="1071"><net_src comp="1003" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1072"><net_src comp="1061" pin="2"/><net_sink comp="1067" pin=1"/></net>

<net id="1077"><net_src comp="957" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1078"><net_src comp="1003" pin="2"/><net_sink comp="1073" pin=1"/></net>

<net id="1083"><net_src comp="1073" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1084"><net_src comp="24" pin="0"/><net_sink comp="1079" pin=1"/></net>

<net id="1089"><net_src comp="969" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1090"><net_src comp="1079" pin="2"/><net_sink comp="1085" pin=1"/></net>

<net id="1095"><net_src comp="1013" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1096"><net_src comp="24" pin="0"/><net_sink comp="1091" pin=1"/></net>

<net id="1101"><net_src comp="1085" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="1091" pin="2"/><net_sink comp="1097" pin=1"/></net>

<net id="1107"><net_src comp="1085" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1108"><net_src comp="1013" pin="2"/><net_sink comp="1103" pin=1"/></net>

<net id="1113"><net_src comp="1073" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="969" pin="2"/><net_sink comp="1109" pin=1"/></net>

<net id="1119"><net_src comp="1109" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="24" pin="0"/><net_sink comp="1115" pin=1"/></net>

<net id="1125"><net_src comp="1019" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1126"><net_src comp="1115" pin="2"/><net_sink comp="1121" pin=1"/></net>

<net id="1132"><net_src comp="1121" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1133"><net_src comp="1055" pin="2"/><net_sink comp="1127" pin=1"/></net>

<net id="1134"><net_src comp="1035" pin="1"/><net_sink comp="1127" pin=2"/></net>

<net id="1139"><net_src comp="1121" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1140"><net_src comp="1103" pin="2"/><net_sink comp="1135" pin=1"/></net>

<net id="1146"><net_src comp="1097" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1147"><net_src comp="1047" pin="3"/><net_sink comp="1141" pin=1"/></net>

<net id="1148"><net_src comp="1009" pin="1"/><net_sink comp="1141" pin=2"/></net>

<net id="1153"><net_src comp="1097" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1154"><net_src comp="1067" pin="2"/><net_sink comp="1149" pin=1"/></net>

<net id="1160"><net_src comp="1135" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1161"><net_src comp="1127" pin="3"/><net_sink comp="1155" pin=1"/></net>

<net id="1162"><net_src comp="1141" pin="3"/><net_sink comp="1155" pin=2"/></net>

<net id="1167"><net_src comp="1135" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1168"><net_src comp="1149" pin="2"/><net_sink comp="1163" pin=1"/></net>

<net id="1174"><net_src comp="1163" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1175"><net_src comp="1155" pin="3"/><net_sink comp="1169" pin=1"/></net>

<net id="1176"><net_src comp="58" pin="0"/><net_sink comp="1169" pin=2"/></net>

<net id="1180"><net_src comp="890" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1184"><net_src comp="1169" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1191"><net_src comp="122" pin="0"/><net_sink comp="1185" pin=0"/></net>

<net id="1192"><net_src comp="269" pin="4"/><net_sink comp="1185" pin=1"/></net>

<net id="1193"><net_src comp="124" pin="0"/><net_sink comp="1185" pin=2"/></net>

<net id="1194"><net_src comp="50" pin="0"/><net_sink comp="1185" pin=3"/></net>

<net id="1199"><net_src comp="1185" pin="4"/><net_sink comp="1195" pin=0"/></net>

<net id="1200"><net_src comp="126" pin="0"/><net_sink comp="1195" pin=1"/></net>

<net id="1205"><net_src comp="269" pin="4"/><net_sink comp="1201" pin=0"/></net>

<net id="1206"><net_src comp="48" pin="0"/><net_sink comp="1201" pin=1"/></net>

<net id="1210"><net_src comp="1201" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="1212"><net_src comp="1207" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="1216"><net_src comp="269" pin="4"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="1218"><net_src comp="1213" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="1223"><net_src comp="269" pin="4"/><net_sink comp="1219" pin=0"/></net>

<net id="1224"><net_src comp="130" pin="0"/><net_sink comp="1219" pin=1"/></net>

<net id="1228"><net_src comp="149" pin="3"/><net_sink comp="1225" pin=0"/></net>

<net id="1232"><net_src comp="162" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1237"><net_src comp="1225" pin="1"/><net_sink comp="1233" pin=1"/></net>

<net id="1242"><net_src comp="1229" pin="1"/><net_sink comp="1238" pin=1"/></net>

<net id="1247"><net_src comp="1233" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1248"><net_src comp="1238" pin="2"/><net_sink comp="1243" pin=1"/></net>

<net id="1255"><net_src comp="136" pin="0"/><net_sink comp="1249" pin=0"/></net>

<net id="1256"><net_src comp="1243" pin="2"/><net_sink comp="1249" pin=1"/></net>

<net id="1257"><net_src comp="138" pin="0"/><net_sink comp="1249" pin=2"/></net>

<net id="1258"><net_src comp="140" pin="0"/><net_sink comp="1249" pin=3"/></net>

<net id="1263"><net_src comp="1229" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1268"><net_src comp="1225" pin="1"/><net_sink comp="1264" pin=1"/></net>

<net id="1273"><net_src comp="1264" pin="2"/><net_sink comp="1269" pin=0"/></net>

<net id="1274"><net_src comp="1259" pin="2"/><net_sink comp="1269" pin=1"/></net>

<net id="1281"><net_src comp="136" pin="0"/><net_sink comp="1275" pin=0"/></net>

<net id="1282"><net_src comp="1269" pin="2"/><net_sink comp="1275" pin=1"/></net>

<net id="1283"><net_src comp="138" pin="0"/><net_sink comp="1275" pin=2"/></net>

<net id="1284"><net_src comp="140" pin="0"/><net_sink comp="1275" pin=3"/></net>

<net id="1289"><net_src comp="149" pin="7"/><net_sink comp="1285" pin=0"/></net>

<net id="1290"><net_src comp="1249" pin="4"/><net_sink comp="1285" pin=1"/></net>

<net id="1291"><net_src comp="1285" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="1296"><net_src comp="162" pin="7"/><net_sink comp="1292" pin=0"/></net>

<net id="1297"><net_src comp="1275" pin="4"/><net_sink comp="1292" pin=1"/></net>

<net id="1298"><net_src comp="1292" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="1303"><net_src comp="149" pin="7"/><net_sink comp="1299" pin=0"/></net>

<net id="1304"><net_src comp="1249" pin="4"/><net_sink comp="1299" pin=1"/></net>

<net id="1305"><net_src comp="1299" pin="2"/><net_sink comp="199" pin=4"/></net>

<net id="1310"><net_src comp="162" pin="7"/><net_sink comp="1306" pin=0"/></net>

<net id="1311"><net_src comp="1275" pin="4"/><net_sink comp="1306" pin=1"/></net>

<net id="1312"><net_src comp="1306" pin="2"/><net_sink comp="212" pin=4"/></net>

<net id="1316"><net_src comp="313" pin="1"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="1321"><net_src comp="605" pin="3"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="1323"><net_src comp="1318" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="1327"><net_src comp="613" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="1332"><net_src comp="275" pin="9"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="1337"><net_src comp="294" pin="9"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1342"><net_src comp="1177" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="1344"><net_src comp="1339" pin="1"/><net_sink comp="1259" pin=1"/></net>

<net id="1348"><net_src comp="1181" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1350"><net_src comp="1345" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="1357"><net_src comp="1207" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="1359"><net_src comp="1354" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="1363"><net_src comp="142" pin="3"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1368"><net_src comp="155" pin="3"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="1373"><net_src comp="1213" pin="1"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="1375"><net_src comp="1370" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="1379"><net_src comp="168" pin="3"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="1384"><net_src comp="180" pin="3"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="1389"><net_src comp="1219" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="269" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_R_V | {7 }
	Port: Out_I_V | {7 }
	Port: ref_4oPi_table_256_V | {}
	Port: fourth_order_double_4 | {}
	Port: fourth_order_double_5 | {}
	Port: fourth_order_double_6 | {}
	Port: fourth_order_double_7 | {}
	Port: fourth_order_double_s | {}
 - Input state : 
	Port: fft_stage81 : X_R_V | {6 7 }
	Port: fft_stage81 : X_I_V | {6 7 }
	Port: fft_stage81 : ref_4oPi_table_256_V | {3 4 }
	Port: fft_stage81 : fourth_order_double_4 | {3 4 }
	Port: fft_stage81 : fourth_order_double_5 | {3 4 }
	Port: fft_stage81 : fourth_order_double_6 | {3 4 }
	Port: fft_stage81 : fourth_order_double_7 | {3 4 }
	Port: fft_stage81 : fourth_order_double_s | {3 4 }
  - Chain level:
	State 1
	State 2
		zext_ln891 : 1
		br_ln47 : 1
		icmp_ln885 : 1
		sext_ln891 : 1
		p_Result_s : 2
		p_Result_159 : 3
		l : 4
		sub_ln894 : 5
		trunc_ln894 : 6
		lsb_index : 6
		tmp : 7
		icmp_ln897 : 8
		trunc_ln897 : 6
		sub_ln897 : 7
		zext_ln897 : 8
		lshr_ln897 : 9
		p_Result_152 : 10
		icmp_ln897_1 : 10
		a : 11
		tmp_74 : 7
		xor_ln899 : 8
		add_ln899 : 7
		p_Result_153 : 8
		and_ln899 : 8
		or_ln899 : 11
		or_ln : 11
		m : 2
		zext_ln907_10 : 2
		icmp_ln908 : 7
		add_ln908 : 6
		lshr_ln908 : 7
		zext_ln908 : 8
		sub_ln908 : 6
		zext_ln908_1 : 7
		shl_ln908 : 8
		m_47 : 9
		zext_ln911 : 12
		m_48 : 13
		m_s : 14
		m_51 : 15
		tmp_75 : 14
		select_ln915 : 15
		trunc_ln893 : 5
		sub_ln915 : 6
		add_ln915 : 16
		tmp_4 : 17
		p_Result_160 : 18
		bitcast_ln729 : 19
		select_ln885 : 20
		a_V : 1
	State 3
	State 4
	State 5
		trunc_ln556 : 1
		p_Result_161 : 1
		exp_tmp_V : 1
		zext_ln461_1 : 2
		trunc_ln565 : 1
		tmp_5 : 2
		p_Result_162 : 3
		man_V_46 : 4
		man_V_47 : 5
		icmp_ln571_1 : 2
		F2 : 3
		icmp_ln581_1 : 4
		add_ln581_1 : 4
		sub_ln581_1 : 4
		sh_amt : 5
		sext_ln581 : 6
		sext_ln581_28 : 6
		icmp_ln582_1 : 4
		trunc_ln583 : 6
		icmp_ln585_1 : 6
		icmp_ln603_1 : 6
		zext_ln586_1 : 7
		ashr_ln586_1 : 8
		trunc_ln586 : 9
		tmp_77 : 1
		select_ln588 : 2
		shl_ln604_1 : 7
		xor_ln571 : 3
		and_ln582 : 5
		or_ln582 : 5
		xor_ln582 : 5
		and_ln581 : 5
		xor_ln585 : 7
		and_ln585 : 5
		and_ln585_28 : 5
		or_ln581 : 5
		xor_ln581 : 5
		and_ln603 : 5
		select_ln603 : 10
		or_ln603 : 5
		select_ln603_64 : 5
		or_ln603_46 : 5
		select_ln603_65 : 11
		or_ln603_47 : 5
		c_V : 12
		trunc_ln556_10 : 1
		p_Result_163 : 1
		exp_tmp_V_10 : 1
		zext_ln461 : 2
		trunc_ln565_10 : 1
		tmp_6 : 2
		p_Result_164 : 3
		man_V_49 : 4
		man_V_50 : 5
		icmp_ln571 : 2
		F2_10 : 3
		icmp_ln581 : 4
		add_ln581 : 4
		sub_ln581 : 4
		sh_amt_10 : 5
		sext_ln581_29 : 6
		sext_ln581_30 : 6
		icmp_ln582 : 4
		trunc_ln583_10 : 6
		icmp_ln585 : 6
		icmp_ln603 : 6
		zext_ln586 : 7
		ashr_ln586 : 8
		trunc_ln586_10 : 9
		tmp_79 : 1
		select_ln588_10 : 2
		shl_ln604 : 7
		xor_ln571_10 : 3
		and_ln582_10 : 5
		or_ln582_10 : 5
		xor_ln582_10 : 5
		and_ln581_10 : 5
		xor_ln585_10 : 7
		and_ln585_29 : 5
		and_ln585_30 : 5
		or_ln581_10 : 5
		xor_ln581_10 : 5
		and_ln603_10 : 5
		select_ln603_67 : 10
		or_ln603_48 : 5
		select_ln603_68 : 5
		or_ln603_49 : 5
		select_ln603_69 : 11
		or_ln603_50 : 5
		s_V : 12
		sext_ln1118 : 13
		sext_ln1118_28 : 13
	State 6
		tmp_80 : 1
		icmp_ln53 : 2
		br_ln53 : 3
		i_lower : 1
		sext_ln55 : 2
		X_R_V_addr : 3
		X_R_V_load : 4
		X_I_V_addr : 3
		X_I_V_load : 4
		sext_ln57 : 1
		X_R_V_addr_10 : 2
		p_Val2_127 : 3
		X_I_V_addr_10 : 2
		p_Val2_129 : 3
		i_12 : 1
	State 7
		sext_ln1118_29 : 1
		sext_ln1118_30 : 1
		mul_ln700 : 2
		mul_ln1193 : 2
		ret_V : 3
		temp_R_V : 4
		mul_ln700_10 : 2
		mul_ln1192 : 2
		ret_V_22 : 3
		temp_I_V : 4
		sub_ln703 : 5
		store_ln57 : 6
		sub_ln703_1 : 5
		store_ln58 : 6
		add_ln703 : 5
		store_ln59 : 6
		add_ln703_1 : 5
		store_ln60 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_sin_or_cos_double_s_fu_275 |    0    |    26   | 12.6143 |   2432  |   4609  |    0    |
|          | grp_sin_or_cos_double_s_fu_294 |    0    |    26   | 12.6143 |   2432  |   4609  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |           m_47_fu_517          |    0    |    0    |    0    |    0    |    56   |    0    |
|          |       select_ln915_fu_557      |    0    |    0    |    0    |    0    |    11   |    0    |
|          |       select_ln885_fu_605      |    0    |    0    |    0    |    0    |    56   |    0    |
|          |         man_V_47_fu_670        |    0    |    0    |    0    |    0    |    55   |    0    |
|          |          sh_amt_fu_708         |    0    |    0    |    0    |    0    |    12   |    0    |
|          |       select_ln588_fu_768      |    0    |    0    |    0    |    0    |    22   |    0    |
|          |       select_ln603_fu_848      |    0    |    0    |    0    |    0    |    22   |    0    |
|          |     select_ln603_64_fu_862     |    0    |    0    |    0    |    0    |    22   |    0    |
|  select  |     select_ln603_65_fu_876     |    0    |    0    |    0    |    0    |    22   |    0    |
|          |           c_V_fu_890           |    0    |    0    |    0    |    0    |    22   |    0    |
|          |         man_V_50_fu_949        |    0    |    0    |    0    |    0    |    55   |    0    |
|          |        sh_amt_10_fu_987        |    0    |    0    |    0    |    0    |    12   |    0    |
|          |     select_ln588_10_fu_1047    |    0    |    0    |    0    |    0    |    22   |    0    |
|          |     select_ln603_67_fu_1127    |    0    |    0    |    0    |    0    |    22   |    0    |
|          |     select_ln603_68_fu_1141    |    0    |    0    |    0    |    0    |    22   |    0    |
|          |     select_ln603_69_fu_1155    |    0    |    0    |    0    |    0    |    22   |    0    |
|          |           s_V_fu_1169          |    0    |    0    |    0    |    0    |    22   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        lsb_index_fu_363        |    0    |    0    |    0    |    0    |    39   |    0    |
|          |        add_ln899_fu_437        |    0    |    0    |    0    |    0    |    29   |    0    |
|          |        add_ln908_fu_485        |    0    |    0    |    0    |    0    |    39   |    0    |
|          |           m_48_fu_529          |    0    |    0    |    0    |    0    |    71   |    0    |
|          |        add_ln915_fu_575        |    0    |    0    |    0    |    0    |    21   |    0    |
|          |           a_V_fu_613           |    0    |    0    |    0    |    0    |    21   |    0    |
|    add   |       add_ln581_1_fu_696       |    0    |    0    |    0    |    0    |    19   |    0    |
|          |        add_ln581_fu_975        |    0    |    0    |    0    |    0    |    19   |    0    |
|          |         i_lower_fu_1201        |    0    |    0    |    0    |    0    |    39   |    0    |
|          |          i_12_fu_1219          |    0    |    0    |    0    |    0    |    39   |    0    |
|          |        ret_V_22_fu_1269        |    0    |    0    |    0    |    0    |    40   |    0    |
|          |        add_ln703_fu_1299       |    0    |    0    |    0    |    0    |    29   |    0    |
|          |       add_ln703_1_fu_1306      |    0    |    0    |    0    |    0    |    29   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        sub_ln894_fu_353        |    0    |    0    |    0    |    0    |    39   |    0    |
|          |        sub_ln897_fu_389        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        sub_ln908_fu_501        |    0    |    0    |    0    |    0    |    39   |    0    |
|          |        sub_ln915_fu_569        |    0    |    0    |    0    |    0    |    21   |    0    |
|          |         man_V_46_fu_664        |    0    |    0    |    0    |    0    |    60   |    0    |
|          |            F2_fu_684           |    0    |    0    |    0    |    0    |    19   |    0    |
|    sub   |       sub_ln581_1_fu_702       |    0    |    0    |    0    |    0    |    19   |    0    |
|          |         man_V_49_fu_943        |    0    |    0    |    0    |    0    |    60   |    0    |
|          |          F2_10_fu_963          |    0    |    0    |    0    |    0    |    19   |    0    |
|          |        sub_ln581_fu_981        |    0    |    0    |    0    |    0    |    19   |    0    |
|          |          ret_V_fu_1243         |    0    |    0    |    0    |    0    |    40   |    0    |
|          |        sub_ln703_fu_1285       |    0    |    0    |    0    |    0    |    29   |    0    |
|          |       sub_ln703_1_fu_1292      |    0    |    0    |    0    |    0    |    29   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   ashr   |       ashr_ln586_1_fu_750      |    0    |    0    |    0    |    0    |   167   |    0    |
|          |       ashr_ln586_fu_1029       |    0    |    0    |    0    |    0    |   167   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        icmp_ln885_fu_317       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln897_fu_379       |    0    |    0    |    0    |    0    |    20   |    0    |
|          |       icmp_ln897_1_fu_411      |    0    |    0    |    0    |    0    |    20   |    0    |
|          |        icmp_ln908_fu_479       |    0    |    0    |    0    |    0    |    20   |    0    |
|          |       icmp_ln571_1_fu_678      |    0    |    0    |    0    |    0    |    29   |    0    |
|          |       icmp_ln581_1_fu_690      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln582_1_fu_724      |    0    |    0    |    0    |    0    |    13   |    0    |
|   icmp   |       icmp_ln585_1_fu_734      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln603_1_fu_740      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln571_fu_957       |    0    |    0    |    0    |    0    |    29   |    0    |
|          |        icmp_ln581_fu_969       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln582_fu_1003       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln585_fu_1013       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln603_fu_1019       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln53_fu_1195       |    0    |    0    |    0    |    0    |    20   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        shl_ln908_fu_511        |    0    |    0    |    0    |    0    |   101   |    0    |
|    shl   |       shl_ln604_1_fu_776       |    0    |    0    |    0    |    0    |    61   |    0    |
|          |        shl_ln604_fu_1055       |    0    |    0    |    0    |    0    |    61   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   lshr   |        lshr_ln897_fu_399       |    0    |    0    |    0    |    0    |    11   |    0    |
|          |        lshr_ln908_fu_491       |    0    |    0    |    0    |    0    |   101   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        mul_ln700_fu_1233       |    0    |    2    |    0    |    0    |    23   |    0    |
|    mul   |       mul_ln1193_fu_1238       |    0    |    2    |    0    |    0    |    23   |    0    |
|          |      mul_ln700_10_fu_1259      |    0    |    2    |    0    |    0    |    23   |    0    |
|          |       mul_ln1192_fu_1264       |    0    |    2    |    0    |    0    |    23   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   cttz   |            l_fu_345            |    0    |    0    |    0    |    40   |    36   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |       p_Result_152_fu_405      |    0    |    0    |    0    |    0    |    22   |    0    |
|          |            a_fu_417            |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln899_fu_451        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln582_fu_788        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln581_fu_806        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln585_fu_818        |    0    |    0    |    0    |    0    |    2    |    0    |
|    and   |       and_ln585_28_fu_824      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln603_fu_842        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |      and_ln582_10_fu_1067      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |      and_ln581_10_fu_1085      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |      and_ln585_29_fu_1097      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |      and_ln585_30_fu_1103      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |      and_ln603_10_fu_1121      |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |         or_ln899_fu_457        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |         or_ln582_fu_794        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |         or_ln581_fu_830        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |         or_ln603_fu_856        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln603_46_fu_870       |    0    |    0    |    0    |    0    |    2    |    0    |
|    or    |       or_ln603_47_fu_884       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln582_10_fu_1073      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln581_10_fu_1109      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln603_48_fu_1135      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln603_49_fu_1149      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln603_50_fu_1163      |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        xor_ln899_fu_431        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        xor_ln571_fu_782        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        xor_ln582_fu_800        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        xor_ln585_fu_812        |    0    |    0    |    0    |    0    |    2    |    0    |
|    xor   |        xor_ln581_fu_836        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |      xor_ln571_10_fu_1061      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |      xor_ln582_10_fu_1079      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |      xor_ln585_10_fu_1091      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |      xor_ln581_10_fu_1115      |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        zext_ln891_fu_313       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln897_fu_395       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            m_fu_471            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln907_10_fu_475      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln908_fu_497       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln908_1_fu_507      |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln911_fu_525       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           m_51_fu_545          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln461_1_fu_644      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_162_fu_660      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln586_1_fu_746      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln461_fu_923       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_164_fu_939      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln586_fu_1025       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        sext_ln891_fu_323       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln581_fu_716       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      sext_ln581_28_fu_720      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      sext_ln581_29_fu_995      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      sext_ln581_30_fu_999      |    0    |    0    |    0    |    0    |    0    |    0    |
|   sext   |       sext_ln1118_fu_1177      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     sext_ln1118_28_fu_1181     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln55_fu_1207       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln57_fu_1213       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     sext_ln1118_29_fu_1225     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     sext_ln1118_30_fu_1229     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        p_Result_s_fu_327       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_fu_369           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           m_s_fu_535           |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|        exp_tmp_V_fu_634        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       exp_tmp_V_10_fu_913      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_80_fu_1185         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        temp_R_V_fu_1249        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        temp_I_V_fu_1275        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |       p_Result_159_fu_337      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          or_ln_fu_463          |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|          tmp_4_fu_581          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_5_fu_652          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_6_fu_931          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |       trunc_ln894_fu_359       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln897_fu_385       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln893_fu_565       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln556_fu_622       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln565_fu_648       |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |       trunc_ln583_fu_730       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln586_fu_756       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln556_10_fu_901     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln565_10_fu_927     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     trunc_ln583_10_fu_1009     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     trunc_ln586_10_fu_1035     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |          tmp_74_fu_423         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_153_fu_443      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_75_fu_549         |    0    |    0    |    0    |    0    |    0    |    0    |
| bitselect|       p_Result_161_fu_626      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_77_fu_760         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_163_fu_905      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_79_fu_1039         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|  partset |       p_Result_160_fu_589      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                |    0    |    60   | 25.2285 |   4904  |  11675  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| X_I_V_addr_10_reg_1381|   10   |
|  X_I_V_addr_reg_1365  |   10   |
| X_R_V_addr_10_reg_1376|   10   |
|  X_R_V_addr_reg_1360  |   10   |
|      a_V_reg_1324     |   14   |
|      i_0_reg_266      |   32   |
|     i_12_reg_1386     |   32   |
|       i_reg_253       |    1   |
| select_ln885_reg_1318 |   64   |
|sext_ln1118_28_reg_1345|   33   |
|  sext_ln1118_reg_1339 |   33   |
|   sext_ln55_reg_1354  |   64   |
|   sext_ln57_reg_1370  |   64   |
|     tmp_V_reg_242     |   14   |
|   v_assign_reg_1329   |   64   |
|  v_assign_s_reg_1334  |   64   |
|  zext_ln891_reg_1313  |   32   |
+-----------------------+--------+
|         Total         |   551  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_149 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_149 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_162 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_162 |  p2  |   2  |   0  |    0   ||    9    |
|     i_reg_253     |  p0  |   2  |   1  |    2   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   42   ||  3.775  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   60   |   25   |  4904  |  11675 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    3   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   551  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   60   |   29   |  5455  |  11711 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
