-- VHDL for IBM SMS ALD page 12.12.46.1
-- Title: CYCLE CONTROL CHECK ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/18/2023 11:41:07 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_12_46_1_CYCLE_CONTROL_CHECK_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_A_CYCLE_CTRL:	 in STD_LOGIC;
		MS_C_CYCLE_CTRL:	 in STD_LOGIC;
		MS_B_CYCLE_CTRL:	 in STD_LOGIC;
		MS_D_CYCLE_CTRL:	 in STD_LOGIC;
		PS_1401_CARD_PRINT_IN_PROC:	 in STD_LOGIC;
		MS_F_CH_UNOVLP_IN_PROCESS:	 in STD_LOGIC;
		MS_X_CYCLE_CTRL:	 in STD_LOGIC;
		MS_I_CYCLE_CTRL:	 in STD_LOGIC;
		MS_E_CH_UNOVLP_IN_PROCESS:	 in STD_LOGIC;
		MS_LOGIC_GATE_A_DOT_R_CHECK:	 in STD_LOGIC;
		PS_PROCESS_ROUTINE:	 in STD_LOGIC;
		PS_E_CYCLE_CTRL:	 in STD_LOGIC;
		PS_F_CYCLE_CTRL:	 in STD_LOGIC;
		PS_I_O_LAST_EX_CYCLE:	 in STD_LOGIC;
		MS_CYCLE_CHECK_ERROR:	 out STD_LOGIC);
end ALD_12_12_46_1_CYCLE_CONTROL_CHECK_ACC;

architecture behavioral of ALD_12_12_46_1_CYCLE_CONTROL_CHECK_ACC is 

	signal OUT_5A_NoPin: STD_LOGIC;
	signal OUT_4A_B: STD_LOGIC;
	signal OUT_5B_NoPin: STD_LOGIC;
	signal OUT_4B_K: STD_LOGIC;
	signal OUT_3B_A: STD_LOGIC;
	signal OUT_2B_P: STD_LOGIC;
	signal OUT_5C_NoPin: STD_LOGIC;
	signal OUT_4C_G: STD_LOGIC;
	signal OUT_2C_C: STD_LOGIC;
	signal OUT_1C_E: STD_LOGIC;
	signal OUT_5D_NoPin: STD_LOGIC;
	signal OUT_4D_C: STD_LOGIC;
	signal OUT_2D_P: STD_LOGIC;
	signal OUT_5E_NoPin: STD_LOGIC;
	signal OUT_4E_H: STD_LOGIC;
	signal OUT_1E_G: STD_LOGIC;
	signal OUT_5F_NoPin: STD_LOGIC;
	signal OUT_4F_E: STD_LOGIC;
	signal OUT_2F_P: STD_LOGIC;
	signal OUT_5G_NoPin: STD_LOGIC;
	signal OUT_4G_D: STD_LOGIC;
	signal OUT_2G_NoPin: STD_LOGIC;
	signal OUT_1G_G: STD_LOGIC;
	signal OUT_5H_NoPin: STD_LOGIC;
	signal OUT_4H_G: STD_LOGIC;
	signal OUT_1H_C: STD_LOGIC;
	signal OUT_5I_G: STD_LOGIC;
	signal OUT_3I_C: STD_LOGIC;
	signal OUT_DOT_4B: STD_LOGIC;
	signal OUT_DOT_1G: STD_LOGIC;
	signal OUT_DOT_2D: STD_LOGIC;

begin

	OUT_5A_NoPin <= MS_A_CYCLE_CTRL AND MS_D_CYCLE_CTRL;
	OUT_4A_B <= NOT(OUT_5A_NoPin OR OUT_5B_NoPin );
	OUT_5B_NoPin <= MS_C_CYCLE_CTRL AND MS_B_CYCLE_CTRL;
	OUT_4B_K <= NOT(MS_A_CYCLE_CTRL AND MS_C_CYCLE_CTRL );
	OUT_3B_A <= OUT_DOT_4B;
	OUT_2B_P <= NOT(OUT_3B_A AND PS_1401_CARD_PRINT_IN_PROC );
	OUT_5C_NoPin <= MS_A_CYCLE_CTRL AND MS_B_CYCLE_CTRL;
	OUT_4C_G <= NOT(MS_B_CYCLE_CTRL AND MS_D_CYCLE_CTRL );
	OUT_2C_C <= NOT(OUT_3B_A AND OUT_4F_E );
	OUT_1C_E <= NOT(OUT_2B_P AND OUT_2C_C AND OUT_2F_P );
	OUT_5D_NoPin <= MS_D_CYCLE_CTRL AND MS_C_CYCLE_CTRL;
	OUT_4D_C <= NOT(OUT_5C_NoPin OR OUT_5D_NoPin );
	OUT_2D_P <= NOT(OUT_3B_A OR OUT_4F_E OR PS_1401_CARD_PRINT_IN_PROC OR OUT_4G_D );
	OUT_5E_NoPin <= MS_F_CH_UNOVLP_IN_PROCESS AND MS_E_CH_UNOVLP_IN_PROCESS;
	OUT_4E_H <= NOT(OUT_5E_NoPin OR OUT_5F_NoPin OR PS_I_O_LAST_EX_CYCLE );
	OUT_1E_G <= NOT(OUT_4A_B OR OUT_4D_C OR OUT_DOT_2D OR OUT_4H_G OR OUT_4E_H );
	OUT_5F_NoPin <= MS_X_CYCLE_CTRL AND MS_I_CYCLE_CTRL;
	OUT_4F_E <= NOT(MS_F_CH_UNOVLP_IN_PROCESS AND MS_X_CYCLE_CTRL AND MS_I_CYCLE_CTRL );
	OUT_2F_P <= NOT(OUT_4F_E AND PS_1401_CARD_PRINT_IN_PROC );
	OUT_5G_NoPin <= MS_F_CH_UNOVLP_IN_PROCESS AND MS_I_CYCLE_CTRL;
	OUT_4G_D <= NOT MS_E_CH_UNOVLP_IN_PROCESS;
	OUT_2G_NoPin <= NOT(OUT_3B_A AND OUT_4G_D );
	OUT_1G_G <= NOT(OUT_1E_G AND OUT_2G_NoPin );
	OUT_5H_NoPin <= MS_E_CH_UNOVLP_IN_PROCESS AND MS_X_CYCLE_CTRL;
	OUT_4H_G <= NOT(OUT_5G_NoPin OR OUT_5H_NoPin OR PS_I_O_LAST_EX_CYCLE );
	OUT_1H_C <= NOT(OUT_DOT_1G AND PS_PROCESS_ROUTINE );
	OUT_5I_G <= NOT(PS_E_CYCLE_CTRL AND PS_F_CYCLE_CTRL );
	OUT_3I_C <= NOT(OUT_5I_G AND MS_LOGIC_GATE_A_DOT_R_CHECK );
	OUT_DOT_4B <= OUT_4B_K OR OUT_4C_G;
	OUT_DOT_1G <= OUT_1G_G OR OUT_3I_C;
	OUT_DOT_2D <= OUT_1C_E OR OUT_2D_P;

	MS_CYCLE_CHECK_ERROR <= OUT_1H_C;


end;
