Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Feb  4 00:26:12 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                     Path #1                                                                                    |    WorstPath from Dst    |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |                   6.250 |                                                                                                                                                                          6.250 |                    6.250 |
| Path Delay                |                   1.124 |                                                                                                                                                                         16.866 |                    1.833 |
| Logic Delay               | 0.096(9%)               | 3.772(23%)                                                                                                                                                                     | 0.361(20%)               |
| Net Delay                 | 1.028(91%)              | 13.094(77%)                                                                                                                                                                    | 1.472(80%)               |
| Clock Skew                |                  -0.097 |                                                                                                                                                                         -0.128 |                   -0.017 |
| Slack                     |                   5.021 |                                                                                                                                                                        -10.752 |                    4.309 |
| Timing Exception          |                         |                                                                                                                                                                                |                          |
| Bounding Box Size         | 0% x 0%                 | 9% x 5%                                                                                                                                                                        | 8% x 7%                  |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                         | (1, 2)                   |
| Cumulative Fanout         |                       4 |                                                                                                                                                                            359 |                        3 |
| Fixed Loc                 |                       0 |                                                                                                                                                                              0 |                        0 |
| Fixed Route               |                       0 |                                                                                                                                                                              0 |                        0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                              0 |                        0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                              0 |                        0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                   | Safely Timed             |
| Logic Levels              |                       0 |                                                                                                                                                                             33 |                        2 |
| Routes                    |                       1 |                                                                                                                                                                             33 |                        3 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT4 FDRE | FDRE LUT6 LUT6 SRL16E    |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                                                       | clk_user                 |
| End Point Clock           | clk_user                | clk_user                                                                                                                                                                       | clk_user                 |
| DSP Block                 | None                    | None                                                                                                                                                                           | None                     |
| BRAM                      | None                    | None                                                                                                                                                                           | None                     |
| IO Crossings              |                       0 |                                                                                                                                                                              0 |                        0 |
| SLR Crossings             |                       0 |                                                                                                                                                                              0 |                        0 |
| PBlocks                   |                       0 |                                                                                                                                                                              0 |                        0 |
| High Fanout               |                       4 |                                                                                                                                                                             59 |                        1 |
| Dont Touch                |                       0 |                                                                                                                                                                              0 |                        0 |
| Mark Debug                |                       0 |                                                                                                                                                                              0 |                        0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                         | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                         | SRL16E/D                 |
| Start Point Pin           | sr_p.sr_15[133]/C       | muon_cand_8.pt_1_rep1/C                                                                                                                                                        | pt_ret_2385/C            |
| End Point Pin             | muon_cand_8.pt_1_rep1/D | pt_ret_2385/D                                                                                                                                                                  | sr_6_7.pt_sr_6_6.roi_1/D |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                      Path #2                                                                                     |       WorstPath from Dst      |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                   6.250 |                                                                                                                                                                            6.250 |                         6.250 |
| Path Delay                |                   1.124 |                                                                                                                                                                           16.901 |                         0.549 |
| Logic Delay               | 0.096(9%)               | 3.993(24%)                                                                                                                                                                       | 0.486(89%)                    |
| Net Delay                 | 1.028(91%)              | 12.908(76%)                                                                                                                                                                      | 0.063(11%)                    |
| Clock Skew                |                  -0.097 |                                                                                                                                                                           -0.017 |                        -0.070 |
| Slack                     |                   5.021 |                                                                                                                                                                          -10.752 |                         5.622 |
| Timing Exception          |                         |                                                                                                                                                                                  |                               |
| Bounding Box Size         | 0% x 0%                 | 13% x 5%                                                                                                                                                                         | 0% x 0%                       |
| Clock Region Distance     | (0, 0)                  | (1, 0)                                                                                                                                                                           | (0, 0)                        |
| Cumulative Fanout         |                       4 |                                                                                                                                                                              362 |                             1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                0 |                             0 |
| Fixed Route               |                       0 |                                                                                                                                                                                0 |                             0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                0 |                             0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                0 |                             0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                     | Safely Timed                  |
| Logic Levels              |                       0 |                                                                                                                                                                               33 |                             0 |
| Routes                    |                       1 |                                                                                                                                                                               34 |                             0 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 SRL16E | SRL16E FDRE                   |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                                                         | clk_user                      |
| End Point Clock           | clk_user                | clk_user                                                                                                                                                                         | clk_user                      |
| DSP Block                 | None                    | None                                                                                                                                                                             | None                          |
| BRAM                      | None                    | None                                                                                                                                                                             | None                          |
| IO Crossings              |                       0 |                                                                                                                                                                                0 |                             0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                0 |                             0 |
| PBlocks                   |                       0 |                                                                                                                                                                                0 |                             0 |
| High Fanout               |                       4 |                                                                                                                                                                               52 |                             1 |
| Dont Touch                |                       0 |                                                                                                                                                                                0 |                             0 |
| Mark Debug                |                       0 |                                                                                                                                                                                0 |                             0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                           | SRL16E/CLK                    |
| End Point Pin Primitive   | FDRE/D                  | SRL16E/D                                                                                                                                                                         | FDRE/D                        |
| Start Point Pin           | sr_p.sr_15[133]/C       | muon_cand_8.pt_1_rep1/C                                                                                                                                                          | sr_6_6.pt_sr_6_0.sector_1/CLK |
| End Point Pin             | muon_cand_8.pt_1_rep1/D | sr_6_6.pt_sr_6_0.sector_1/D                                                                                                                                                      | sr_p.sr_1[101]/D              |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                     Path #3                                                                                    |                                                              WorstPath from Dst                                                             |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                                                          6.250 |                                                                                                                                       6.250 |
| Path Delay                |               1.073 |                                                                                                                                                                         16.941 |                                                                                                                                      12.043 |
| Logic Delay               | 0.099(10%)          | 4.406(27%)                                                                                                                                                                     | 2.879(24%)                                                                                                                                  |
| Net Delay                 | 0.974(90%)          | 12.535(73%)                                                                                                                                                                    | 9.164(76%)                                                                                                                                  |
| Clock Skew                |              -0.108 |                                                                                                                                                                         -0.052 |                                                                                                                                      -0.149 |
| Slack                     |               5.061 |                                                                                                                                                                        -10.751 |                                                                                                                                      -5.950 |
| Timing Exception          |                     |                                                                                                                                                                                |                                                                                                                                             |
| Bounding Box Size         | 0% x 1%             | 12% x 5%                                                                                                                                                                       | 16% x 4%                                                                                                                                    |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                         | (1, 1)                                                                                                                                      |
| Cumulative Fanout         |                   3 |                                                                                                                                                                            344 |                                                                                                                                         226 |
| Fixed Loc                 |                   0 |                                                                                                                                                                              0 |                                                                                                                                           0 |
| Fixed Route               |                   0 |                                                                                                                                                                              0 |                                                                                                                                           0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                              0 |                                                                                                                                           0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                              0 |                                                                                                                                           0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                   | Safely Timed                                                                                                                                |
| Logic Levels              |                   0 |                                                                                                                                                                             33 |                                                                                                                                          26 |
| Routes                    |                   1 |                                                                                                                                                                             33 |                                                                                                                                          26 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT3 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                       | clk_user                                                                                                                                    |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                       | clk_user                                                                                                                                    |
| DSP Block                 | None                | None                                                                                                                                                                           | None                                                                                                                                        |
| BRAM                      | None                | None                                                                                                                                                                           | None                                                                                                                                        |
| IO Crossings              |                   0 |                                                                                                                                                                              0 |                                                                                                                                           0 |
| SLR Crossings             |                   0 |                                                                                                                                                                              0 |                                                                                                                                           0 |
| PBlocks                   |                   0 |                                                                                                                                                                              0 |                                                                                                                                           0 |
| High Fanout               |                   3 |                                                                                                                                                                             55 |                                                                                                                                          58 |
| Dont Touch                |                   0 |                                                                                                                                                                              0 |                                                                                                                                           0 |
| Mark Debug                |                   0 |                                                                                                                                                                              0 |                                                                                                                                           0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                         | FDRE/C                                                                                                                                      |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                         | FDRE/D                                                                                                                                      |
| Start Point Pin           | sr_p.sr_15[117]/C   | muon_cand_7.pt[1]/C                                                                                                                                                            | roi_ret_4543/C                                                                                                                              |
| End Point Pin             | muon_cand_7.pt[1]/D | roi_ret_4543/D                                                                                                                                                                 | roi_ret_8399/D                                                                                                                              |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                     Path #4                                                                                    |                                                                                       WorstPath from Dst                                                                                      |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   6.250 |                                                                                                                                                                          6.250 |                                                                                                                                                                                         6.250 |
| Path Delay                |                   1.124 |                                                                                                                                                                         16.899 |                                                                                                                                                                                        16.205 |
| Logic Delay               | 0.096(9%)               | 3.930(24%)                                                                                                                                                                     | 4.279(27%)                                                                                                                                                                                    |
| Net Delay                 | 1.028(91%)              | 12.969(76%)                                                                                                                                                                    | 11.926(73%)                                                                                                                                                                                   |
| Clock Skew                |                  -0.097 |                                                                                                                                                                         -0.086 |                                                                                                                                                                                        -0.142 |
| Slack                     |                   5.021 |                                                                                                                                                                        -10.743 |                                                                                                                                                                                       -10.105 |
| Timing Exception          |                         |                                                                                                                                                                                |                                                                                                                                                                                               |
| Bounding Box Size         | 0% x 0%                 | 9% x 5%                                                                                                                                                                        | 16% x 4%                                                                                                                                                                                      |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                         | (1, 1)                                                                                                                                                                                        |
| Cumulative Fanout         |                       4 |                                                                                                                                                                            323 |                                                                                                                                                                                           287 |
| Fixed Loc                 |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                             0 |
| Fixed Route               |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                             0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                             0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                             0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                   | Safely Timed                                                                                                                                                                                  |
| Logic Levels              |                       0 |                                                                                                                                                                             33 |                                                                                                                                                                                            36 |
| Routes                    |                       1 |                                                                                                                                                                             33 |                                                                                                                                                                                            36 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT3 LUT4 LUT4 LUT4 LUT6 LUT5 LUT4 LUT6 FDRE |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                                                       | clk_user                                                                                                                                                                                      |
| End Point Clock           | clk_user                | clk_user                                                                                                                                                                       | clk_user                                                                                                                                                                                      |
| DSP Block                 | None                    | None                                                                                                                                                                           | None                                                                                                                                                                                          |
| BRAM                      | None                    | None                                                                                                                                                                           | None                                                                                                                                                                                          |
| IO Crossings              |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                             0 |
| SLR Crossings             |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                             0 |
| PBlocks                   |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                             0 |
| High Fanout               |                       4 |                                                                                                                                                                             45 |                                                                                                                                                                                            50 |
| Dont Touch                |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                             0 |
| Mark Debug                |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                         | FDRE/C                                                                                                                                                                                        |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                         | FDRE/D                                                                                                                                                                                        |
| Start Point Pin           | sr_p.sr_15[133]/C       | muon_cand_8.pt_1_rep1/C                                                                                                                                                        | roi_ret_7297/C                                                                                                                                                                                |
| End Point Pin             | muon_cand_8.pt_1_rep1/D | roi_ret_7297/D                                                                                                                                                                 | sector_ret_16418/D                                                                                                                                                                            |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                       Path #5                                                                                       |     WorstPath from Dst    |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                   6.250 |                                                                                                                                                                               6.250 |                     6.250 |
| Path Delay                |                   1.124 |                                                                                                                                                                              16.856 |                     2.396 |
| Logic Delay               | 0.096(9%)               | 3.794(23%)                                                                                                                                                                          | 0.309(13%)                |
| Net Delay                 | 1.028(91%)              | 13.062(77%)                                                                                                                                                                         | 2.087(87%)                |
| Clock Skew                |                  -0.097 |                                                                                                                                                                              -0.129 |                     0.023 |
| Slack                     |                   5.021 |                                                                                                                                                                             -10.743 |                     3.794 |
| Timing Exception          |                         |                                                                                                                                                                                     |                           |
| Bounding Box Size         | 0% x 0%                 | 9% x 5%                                                                                                                                                                             | 13% x 8%                  |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                              | (1, 2)                    |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                 367 |                         3 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                   0 |                         0 |
| Fixed Route               |                       0 |                                                                                                                                                                                   0 |                         0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                   0 |                         0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                   0 |                         0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                        | Safely Timed              |
| Logic Levels              |                       0 |                                                                                                                                                                                  34 |                         2 |
| Routes                    |                       1 |                                                                                                                                                                                  34 |                         3 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 SRL16E     |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                                                            | clk_user                  |
| End Point Clock           | clk_user                | clk_user                                                                                                                                                                            | clk_user                  |
| DSP Block                 | None                    | None                                                                                                                                                                                | None                      |
| BRAM                      | None                    | None                                                                                                                                                                                | None                      |
| IO Crossings              |                       0 |                                                                                                                                                                                   0 |                         0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                   0 |                         0 |
| PBlocks                   |                       0 |                                                                                                                                                                                   0 |                         0 |
| High Fanout               |                       4 |                                                                                                                                                                                  52 |                         1 |
| Dont Touch                |                       0 |                                                                                                                                                                                   0 |                         0 |
| Mark Debug                |                       0 |                                                                                                                                                                                   0 |                         0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                              | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                              | SRL16E/D                  |
| Start Point Pin           | sr_p.sr_15[133]/C       | muon_cand_8.pt_1_rep1/C                                                                                                                                                             | roi_ret_8191/C            |
| End Point Pin             | muon_cand_8.pt_1_rep1/D | roi_ret_8191/D                                                                                                                                                                      | sr_6_7.roi_sr_6_6.roi_1/D |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                  Path #6                                                                                  |                                                                             WorstPath from Dst                                                                            |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   6.250 |                                                                                                                                                                     6.250 |                                                                                                                                                                     6.250 |
| Path Delay                |                   1.124 |                                                                                                                                                                    16.855 |                                                                                                                                                                    14.884 |
| Logic Delay               | 0.096(9%)               | 3.766(23%)                                                                                                                                                                | 4.029(28%)                                                                                                                                                                |
| Net Delay                 | 1.028(91%)              | 13.089(77%)                                                                                                                                                               | 10.855(72%)                                                                                                                                                               |
| Clock Skew                |                  -0.097 |                                                                                                                                                                    -0.128 |                                                                                                                                                                    -0.093 |
| Slack                     |                   5.021 |                                                                                                                                                                   -10.741 |                                                                                                                                                                    -8.735 |
| Timing Exception          |                         |                                                                                                                                                                           |                                                                                                                                                                           |
| Bounding Box Size         | 0% x 0%                 | 9% x 6%                                                                                                                                                                   | 17% x 3%                                                                                                                                                                  |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                    | (1, 1)                                                                                                                                                                    |
| Cumulative Fanout         |                       4 |                                                                                                                                                                       359 |                                                                                                                                                                       336 |
| Fixed Loc                 |                       0 |                                                                                                                                                                         0 |                                                                                                                                                                         0 |
| Fixed Route               |                       0 |                                                                                                                                                                         0 |                                                                                                                                                                         0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                         0 |                                                                                                                                                                         0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                         0 |                                                                                                                                                                         0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                              | Safely Timed                                                                                                                                                              |
| Logic Levels              |                       0 |                                                                                                                                                                        32 |                                                                                                                                                                        32 |
| Routes                    |                       1 |                                                                                                                                                                        32 |                                                                                                                                                                        32 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT4 LUT6 LUT4 LUT6 LUT3 LUT4 LUT4 LUT4 LUT6 LUT5 LUT4 LUT6 FDRE |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                                                  | clk_user                                                                                                                                                                  |
| End Point Clock           | clk_user                | clk_user                                                                                                                                                                  | clk_user                                                                                                                                                                  |
| DSP Block                 | None                    | None                                                                                                                                                                      | None                                                                                                                                                                      |
| BRAM                      | None                    | None                                                                                                                                                                      | None                                                                                                                                                                      |
| IO Crossings              |                       0 |                                                                                                                                                                         0 |                                                                                                                                                                         0 |
| SLR Crossings             |                       0 |                                                                                                                                                                         0 |                                                                                                                                                                         0 |
| PBlocks                   |                       0 |                                                                                                                                                                         0 |                                                                                                                                                                         0 |
| High Fanout               |                       4 |                                                                                                                                                                        59 |                                                                                                                                                                        54 |
| Dont Touch                |                       0 |                                                                                                                                                                         0 |                                                                                                                                                                         0 |
| Mark Debug                |                       0 |                                                                                                                                                                         0 |                                                                                                                                                                         0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                    | FDRE/C                                                                                                                                                                    |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                    | FDRE/D                                                                                                                                                                    |
| Start Point Pin           | sr_p.sr_15[133]/C       | muon_cand_8.pt_1_rep1/C                                                                                                                                                   | pt_ret_2006/C                                                                                                                                                             |
| End Point Pin             | muon_cand_8.pt_1_rep1/D | pt_ret_2006/D                                                                                                                                                             | sector_ret_16418/D                                                                                                                                                        |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
|      Characteristics      |                                                                 WorstPath to Src                                                                 |                                                                                            Path #7                                                                                            |     WorstPath from Dst     |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
| Requirement               |                                                                                                                                            6.250 |                                                                                                                                                                                         6.250 |                      6.250 |
| Path Delay                |                                                                                                                                           14.787 |                                                                                                                                                                                        16.883 |                      3.394 |
| Logic Delay               | 3.212(22%)                                                                                                                                       | 4.180(25%)                                                                                                                                                                                    | 0.490(15%)                 |
| Net Delay                 | 11.575(78%)                                                                                                                                      | 12.703(75%)                                                                                                                                                                                   | 2.904(85%)                 |
| Clock Skew                |                                                                                                                                           -0.115 |                                                                                                                                                                                        -0.099 |                     -0.088 |
| Slack                     |                                                                                                                                           -8.660 |                                                                                                                                                                                       -10.740 |                      2.685 |
| Timing Exception          |                                                                                                                                                  |                                                                                                                                                                                               |                            |
| Bounding Box Size         | 11% x 6%                                                                                                                                         | 17% x 3%                                                                                                                                                                                      | 7% x 6%                    |
| Clock Region Distance     | (0, 0)                                                                                                                                           | (1, 1)                                                                                                                                                                                        | (0, 1)                     |
| Cumulative Fanout         |                                                                                                                                              304 |                                                                                                                                                                                           335 |                         19 |
| Fixed Loc                 |                                                                                                                                                0 |                                                                                                                                                                                             0 |                          0 |
| Fixed Route               |                                                                                                                                                0 |                                                                                                                                                                                             0 |                          0 |
| Hold Fix Detour           |                                                                                                                                                0 |                                                                                                                                                                                             0 |                          0 |
| Combined LUT Pairs        |                                                                                                                                                0 |                                                                                                                                                                                             0 |                          0 |
| Clock Relationship        | Safely Timed                                                                                                                                     | Safely Timed                                                                                                                                                                                  | Safely Timed               |
| Logic Levels              |                                                                                                                                               27 |                                                                                                                                                                                            36 |                          3 |
| Routes                    |                                                                                                                                               27 |                                                                                                                                                                                            36 |                          4 |
| Logical Path              | FDRE LUT4 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT4 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT2 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT4 LUT6 LUT4 LUT6 LUT3 LUT4 LUT4 LUT4 LUT6 LUT5 LUT4 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user                                                                                                                                         | clk_user                                                                                                                                                                                      | clk_user                   |
| End Point Clock           | clk_user                                                                                                                                         | clk_user                                                                                                                                                                                      | clk_user                   |
| DSP Block                 | None                                                                                                                                             | None                                                                                                                                                                                          | None                       |
| BRAM                      | None                                                                                                                                             | None                                                                                                                                                                                          | None                       |
| IO Crossings              |                                                                                                                                                0 |                                                                                                                                                                                             0 |                          0 |
| SLR Crossings             |                                                                                                                                                0 |                                                                                                                                                                                             0 |                          0 |
| PBlocks                   |                                                                                                                                                0 |                                                                                                                                                                                             0 |                          0 |
| High Fanout               |                                                                                                                                               58 |                                                                                                                                                                                            52 |                         16 |
| Dont Touch                |                                                                                                                                                0 |                                                                                                                                                                                             0 |                          0 |
| Mark Debug                |                                                                                                                                                0 |                                                                                                                                                                                             0 |                          0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                           | FDRE/C                                                                                                                                                                                        | FDRE/C                     |
| End Point Pin Primitive   | FDRE/D                                                                                                                                           | FDRE/D                                                                                                                                                                                        | SRL16E/D                   |
| Start Point Pin           | muon_cand_15.pt_1_rep2/C                                                                                                                         | sector_ret_19310/C                                                                                                                                                                            | sector_ret_16418/C         |
| End Point Pin             | sector_ret_19310/D                                                                                                                               | sector_ret_16418/D                                                                                                                                                                            | sr_6_15.pt_sr_6_14.pt_1/D  |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                     Path #8                                                                                    |                                                                                       WorstPath from Dst                                                                                      |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   6.250 |                                                                                                                                                                          6.250 |                                                                                                                                                                                         6.250 |
| Path Delay                |                   1.124 |                                                                                                                                                                         16.889 |                                                                                                                                                                                        15.850 |
| Logic Delay               | 0.096(9%)               | 3.775(23%)                                                                                                                                                                     | 3.806(25%)                                                                                                                                                                                    |
| Net Delay                 | 1.028(91%)              | 13.114(77%)                                                                                                                                                                    | 12.044(75%)                                                                                                                                                                                   |
| Clock Skew                |                  -0.097 |                                                                                                                                                                         -0.088 |                                                                                                                                                                                        -0.139 |
| Slack                     |                   5.021 |                                                                                                                                                                        -10.735 |                                                                                                                                                                                        -9.747 |
| Timing Exception          |                         |                                                                                                                                                                                |                                                                                                                                                                                               |
| Bounding Box Size         | 0% x 0%                 | 9% x 5%                                                                                                                                                                        | 17% x 4%                                                                                                                                                                                      |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                         | (1, 1)                                                                                                                                                                                        |
| Cumulative Fanout         |                       4 |                                                                                                                                                                            366 |                                                                                                                                                                                           374 |
| Fixed Loc                 |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                             0 |
| Fixed Route               |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                             0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                             0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                             0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                   | Safely Timed                                                                                                                                                                                  |
| Logic Levels              |                       0 |                                                                                                                                                                             33 |                                                                                                                                                                                            36 |
| Routes                    |                       1 |                                                                                                                                                                             33 |                                                                                                                                                                                            36 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT4 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT4 LUT4 LUT6 LUT6 LUT3 LUT4 LUT4 LUT4 LUT6 LUT5 LUT4 LUT6 FDRE |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                                                       | clk_user                                                                                                                                                                                      |
| End Point Clock           | clk_user                | clk_user                                                                                                                                                                       | clk_user                                                                                                                                                                                      |
| DSP Block                 | None                    | None                                                                                                                                                                           | None                                                                                                                                                                                          |
| BRAM                      | None                    | None                                                                                                                                                                           | None                                                                                                                                                                                          |
| IO Crossings              |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                             0 |
| SLR Crossings             |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                             0 |
| PBlocks                   |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                             0 |
| High Fanout               |                       4 |                                                                                                                                                                             52 |                                                                                                                                                                                            57 |
| Dont Touch                |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                             0 |
| Mark Debug                |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                         | FDRE/C                                                                                                                                                                                        |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                         | FDRE/D                                                                                                                                                                                        |
| Start Point Pin           | sr_p.sr_15[133]/C       | muon_cand_8.pt_1_rep1/C                                                                                                                                                        | sector_ret_16337/C                                                                                                                                                                            |
| End Point Pin             | muon_cand_8.pt_1_rep1/D | sector_ret_16337/D                                                                                                                                                             | sector_ret_16418/D                                                                                                                                                                            |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                       Path #9                                                                                       |                                                                                       WorstPath from Dst                                                                                      |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   6.250 |                                                                                                                                                                               6.250 |                                                                                                                                                                                         6.250 |
| Path Delay                |                   1.124 |                                                                                                                                                                              16.956 |                                                                                                                                                                                        15.475 |
| Logic Delay               | 0.096(9%)               | 4.039(24%)                                                                                                                                                                          | 4.196(28%)                                                                                                                                                                                    |
| Net Delay                 | 1.028(91%)              | 12.917(76%)                                                                                                                                                                         | 11.279(72%)                                                                                                                                                                                   |
| Clock Skew                |                  -0.097 |                                                                                                                                                                              -0.020 |                                                                                                                                                                                        -0.224 |
| Slack                     |                   5.021 |                                                                                                                                                                             -10.735 |                                                                                                                                                                                        -9.457 |
| Timing Exception          |                         |                                                                                                                                                                                     |                                                                                                                                                                                               |
| Bounding Box Size         | 0% x 0%                 | 10% x 5%                                                                                                                                                                            | 16% x 4%                                                                                                                                                                                      |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                              | (1, 1)                                                                                                                                                                                        |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                 366 |                                                                                                                                                                                           299 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                             0 |
| Fixed Route               |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                             0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                             0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                             0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                        | Safely Timed                                                                                                                                                                                  |
| Logic Levels              |                       0 |                                                                                                                                                                                  34 |                                                                                                                                                                                            36 |
| Routes                    |                       1 |                                                                                                                                                                                  34 |                                                                                                                                                                                            36 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT4 LUT4 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT3 LUT4 LUT4 LUT4 LUT6 LUT5 LUT4 LUT6 FDRE |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                                                            | clk_user                                                                                                                                                                                      |
| End Point Clock           | clk_user                | clk_user                                                                                                                                                                            | clk_user                                                                                                                                                                                      |
| DSP Block                 | None                    | None                                                                                                                                                                                | None                                                                                                                                                                                          |
| BRAM                      | None                    | None                                                                                                                                                                                | None                                                                                                                                                                                          |
| IO Crossings              |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                             0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                             0 |
| PBlocks                   |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                             0 |
| High Fanout               |                       4 |                                                                                                                                                                                  45 |                                                                                                                                                                                            50 |
| Dont Touch                |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                             0 |
| Mark Debug                |                       0 |                                                                                                                                                                                   0 |                                                                                                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                              | FDRE/C                                                                                                                                                                                        |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                              | FDRE/D                                                                                                                                                                                        |
| Start Point Pin           | sr_p.sr_15[133]/C       | muon_cand_8.pt_1_rep1/C                                                                                                                                                             | sector_ret_18993/C                                                                                                                                                                            |
| End Point Pin             | muon_cand_8.pt_1_rep1/D | sector_ret_18993/D                                                                                                                                                                  | sector_ret_16418/D                                                                                                                                                                            |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                       Path #10                                                                                      |                                                                                       WorstPath from Dst                                                                                      |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                               6.250 |                                                                                                                                                                                         6.250 |
| Path Delay                |                    0.972 |                                                                                                                                                                              16.898 |                                                                                                                                                                                        15.133 |
| Logic Delay               | 0.096(10%)               | 3.769(23%)                                                                                                                                                                          | 4.337(29%)                                                                                                                                                                                    |
| Net Delay                 | 0.876(90%)               | 13.129(77%)                                                                                                                                                                         | 10.796(71%)                                                                                                                                                                                   |
| Clock Skew                |                   -0.087 |                                                                                                                                                                              -0.076 |                                                                                                                                                                                        -0.139 |
| Slack                     |                    5.183 |                                                                                                                                                                             -10.732 |                                                                                                                                                                                        -9.030 |
| Timing Exception          |                          |                                                                                                                                                                                     |                                                                                                                                                                                               |
| Bounding Box Size         | 0% x 2%                  | 12% x 5%                                                                                                                                                                            | 17% x 4%                                                                                                                                                                                      |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                                                              | (1, 1)                                                                                                                                                                                        |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                 338 |                                                                                                                                                                                           325 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                             0 |
| Fixed Route               |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                             0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                             0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                             0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                        | Safely Timed                                                                                                                                                                                  |
| Logic Levels              |                        0 |                                                                                                                                                                                  34 |                                                                                                                                                                                            36 |
| Routes                    |                        1 |                                                                                                                                                                                  34 |                                                                                                                                                                                            36 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT4 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT3 LUT4 LUT4 LUT4 LUT6 LUT5 LUT4 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                            | clk_user                                                                                                                                                                                      |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                            | clk_user                                                                                                                                                                                      |
| DSP Block                 | None                     | None                                                                                                                                                                                | None                                                                                                                                                                                          |
| BRAM                      | None                     | None                                                                                                                                                                                | None                                                                                                                                                                                          |
| IO Crossings              |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                             0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                             0 |
| PBlocks                   |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                             0 |
| High Fanout               |                        4 |                                                                                                                                                                                  60 |                                                                                                                                                                                            50 |
| Dont Touch                |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                             0 |
| Mark Debug                |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                              | FDRE/C                                                                                                                                                                                        |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                              | FDRE/D                                                                                                                                                                                        |
| Start Point Pin           | sr_p.sr_15[245]/C        | muon_cand_15.pt_1_rep2/C                                                                                                                                                            | roi_ret_7835/C                                                                                                                                                                                |
| End Point Pin             | muon_cand_15.pt_1_rep2/D | roi_ret_7835/D                                                                                                                                                                      | sector_ret_16418/D                                                                                                                                                                            |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+----+-----+-----+-----+-----+----+----+----+----+----+
| End Point Clock | Requirement | 23 | 24 | 25 | 26 | 27 |  28 |  29 |  30 |  31 | 32 | 33 | 34 | 35 | 36 |
+-----------------+-------------+----+----+----+----+----+-----+-----+-----+-----+----+----+----+----+----+
| clk_user        | 6.250ns     |  9 | 14 | 54 | 53 | 34 | 139 | 205 | 134 | 100 | 86 | 57 | 66 | 27 | 22 |
+-----------------+-------------+----+----+----+----+----+-----+-----+-----+-----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


