// Seed: 917183320
module module_0 (
    output reg id_0,
    input logic id_1,
    output reg id_2,
    input logic id_3,
    input reg id_4,
    input id_5,
    output logic id_6
);
  assign id_2 = id_4;
  logic id_7;
  initial begin
    id_2 <= 1;
    id_0 <= 1;
  end
endmodule
