module tff(
  input clk,
  input rst,
  input t,
  output reg q
);
  
  always @(posedge clk)
    begin
      if(rst)
        q <= 0;
      else 
        if(t)
          q <= ~t;
      	else
          q <= t;
    end
  
endmodule