,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/rejunity/tiny-asic-1_58bit-matrix-mul.git,2024-03-05 15:56:05+00:00,"Tiny ASIC implementation for ""The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits"" matrix multiplication unit",1,rejunity/tiny-asic-1_58bit-matrix-mul,767612356,Verilog,tiny-asic-1_58bit-matrix-mul,9592,32,2024-04-10 17:05:26+00:00,"['asic', 'llm-inference', 'systolic-arrays', 'tinytapeout']",https://api.github.com/licenses/apache-2.0
1,https://github.com/RndMnkIII/Analogizer.git,2024-03-05 15:53:06+00:00,Wiki and info about the Analogizer-FPGA adapter for the Analogue Pocket console,0,RndMnkIII/Analogizer,767610944,Verilog,Analogizer,7640,12,2024-04-11 10:31:08+00:00,[],None
2,https://github.com/obsidian-dot-dev/openFPGA-Robotron.git,2024-03-09 13:34:40+00:00,Robotron for Analogue Pocket,0,obsidian-dot-dev/openFPGA-Robotron,769580371,Verilog,openFPGA-Robotron,2610,9,2024-03-15 17:58:26+00:00,[],None
3,https://github.com/vossi1/v6510.git,2024-03-09 14:13:41+00:00,V6510 - Replacement for a 6510 with a 6502,1,vossi1/v6510,769592649,Verilog,v6510,1254,7,2024-04-01 19:18:23+00:00,[],None
4,https://github.com/lac-dcc/chimera.git,2024-03-12 13:47:16+00:00,A tool for synthesizing Verilog programs,0,lac-dcc/chimera,770986981,Verilog,chimera,500739,5,2024-03-26 13:59:23+00:00,[],https://api.github.com/licenses/gpl-3.0
5,https://github.com/RndMnkIII/Analogizer_Mazamars312_Neogeo_0.8.1.git,2024-03-13 21:10:05+00:00,Pocket NeoGeo core with support for the Analogizer adapter,0,RndMnkIII/Analogizer_Mazamars312_Neogeo_0.8.1,771733915,Verilog,Analogizer_Mazamars312_Neogeo_0.8.1,127229,5,2024-04-03 09:06:46+00:00,[],None
6,https://github.com/redpanda3/xiangshan-chipyard.git,2024-03-11 11:45:10+00:00,my solution of integrating xiangshan IP into chipyard,0,redpanda3/xiangshan-chipyard,770344320,Verilog,xiangshan-chipyard,7646,3,2024-03-19 13:35:43+00:00,[],None
7,https://github.com/MusabMasalmah/Multicycle-Processor.git,2024-03-06 19:36:20+00:00,,0,MusabMasalmah/Multicycle-Processor,768274956,Verilog,Multicycle-Processor,6752,3,2024-03-09 20:09:15+00:00,[],None
8,https://github.com/ElectronAsh/DC_MiSTer.git,2024-03-12 01:21:38+00:00,,1,ElectronAsh/DC_MiSTer,770686324,Verilog,DC_MiSTer,369,3,2024-03-14 00:48:42+00:00,[],None
9,https://github.com/anas-ibrahem/VerilogMistakes.git,2024-03-14 13:34:39+00:00,Repository from CMP2027 to record Verilog Common Mistakes and Errors ,0,anas-ibrahem/VerilogMistakes,772070878,Verilog,VerilogMistakes,14,3,2024-04-11 14:46:19+00:00,['streetmanteam'],None
10,https://github.com/baselkelziye/RISC-V-Core.git,2024-03-15 13:14:29+00:00,RISC-V Core Written in Verilog Supports RV32IM Instruction Set,0,baselkelziye/RISC-V-Core,772573938,Verilog,RISC-V-Core,4765,3,2024-03-17 17:54:11+00:00,[],None
11,https://github.com/fayizferosh/soc-design-and-planning-nasscom-vsd.git,2024-03-14 09:55:49+00:00,2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advanced Physical Design using OpenLANE/Sky130),1,fayizferosh/soc-design-and-planning-nasscom-vsd,771977433,Verilog,soc-design-and-planning-nasscom-vsd,174630,3,2024-04-05 14:41:15+00:00,[],None
12,https://github.com/agicy/HDLbitsSolution.git,2024-03-08 14:27:08+00:00,My solution for HDLbits' problem set,0,agicy/HDLbitsSolution,769190495,Verilog,HDLbitsSolution,56,2,2024-03-25 16:18:44+00:00,[],None
13,https://github.com/vossi1/v6523.git,2024-03-08 11:21:38+00:00,V6523 - Replacement for a 6525 as CBM2 keyboard TPI and in the C64 IEEE488 Interface,0,vossi1/v6523,769113152,Verilog,v6523,1040,2,2024-04-06 07:47:53+00:00,[],None
14,https://github.com/schoeberl/chip-design.git,2024-03-14 05:31:15+00:00,Collect info for open-source chip and FPGA design,0,schoeberl/chip-design,771873625,Verilog,chip-design,1,2,2024-04-09 04:43:32+00:00,[],None
15,https://github.com/captainedV/tank.git,2024-03-14 16:10:53+00:00,,0,captainedV/tank,772145612,Verilog,tank,34674,2,2024-04-11 12:37:54+00:00,[],None
16,https://github.com/eman465/alu-32_bit-.git,2024-03-12 15:26:43+00:00,implementation  for alu _132bit with verilog ,0,eman465/alu-32_bit-,771039247,Verilog,alu-32_bit-,2,2,2024-03-18 17:07:58+00:00,[],None
17,https://github.com/Bengal1/MIPS-32-bits-Micro-Processor.git,2024-03-12 16:53:56+00:00,Reduced MIPS 32-bit Processor,0,Bengal1/MIPS-32-bits-Micro-Processor,771083379,Verilog,MIPS-32-bits-Micro-Processor,213,2,2024-03-15 00:57:54+00:00,"['isa', 'mips', 'verilog', 'verilog-hdl']",None
18,https://github.com/Suma1624/100-Days-of-RTL.git,2024-03-10 13:31:07+00:00,,0,Suma1624/100-Days-of-RTL,769935085,Verilog,100-Days-of-RTL,580,2,2024-04-07 06:55:53+00:00,[],None
19,https://github.com/sccheezum/CPU.git,2024-03-11 13:11:45+00:00,,0,sccheezum/CPU,770384488,Verilog,CPU,706,2,2024-03-22 16:37:57+00:00,[],None
20,https://github.com/eman465/MIP_32bit-_pipeline.git,2024-03-11 17:29:56+00:00,,0,eman465/MIP_32bit-_pipeline,770517671,Verilog,MIP_32bit-_pipeline,16,2,2024-03-18 17:07:55+00:00,[],None
21,https://github.com/eman465/ALU_16bit.git,2024-03-11 17:21:34+00:00,implementation  for alu _16bit with verilog ,0,eman465/ALU_16bit,770513489,Verilog,ALU_16bit,206,2,2024-03-18 17:07:53+00:00,[],None
22,https://github.com/TwingleMora/Design-Starter.git,2024-03-05 19:18:28+00:00,,2,TwingleMora/Design-Starter,767717158,Verilog,Design-Starter,3303,2,2024-04-02 13:12:08+00:00,[],None
23,https://github.com/Cathelloya/trafficlight.git,2024-03-12 07:47:41+00:00,Traffic light control code write in verilog,1,Cathelloya/trafficlight,770809318,Verilog,trafficlight,9,2,2024-03-13 08:23:02+00:00,[],None
24,https://github.com/CozyM00n/BUAA_2023_fall_CO.git,2024-03-09 09:34:51+00:00,2022北航计算机组成原理,0,CozyM00n/BUAA_2023_fall_CO,769511170,Verilog,BUAA_2023_fall_CO,11961,2,2024-03-09 12:42:47+00:00,[],None
25,https://github.com/Oak-Development-Technologies/ice40_rgb_rainbow_chase.git,2024-03-10 18:23:47+00:00,RGB Rainbow Chase example for iCE40 FPGA using PWM,0,Oak-Development-Technologies/ice40_rgb_rainbow_chase,770032172,Verilog,ice40_rgb_rainbow_chase,2,2,2024-03-10 20:26:28+00:00,[],None
26,https://github.com/Buenobarbie/Jogao-da-Velha.git,2024-03-12 01:36:43+00:00,,0,Buenobarbie/Jogao-da-Velha,770690663,Verilog,Jogao-da-Velha,177,2,2024-04-07 21:27:17+00:00,[],None
27,https://github.com/BriMonzZY/sha-acc.git,2024-03-10 01:32:26+00:00,SHA series hash algorithm hardware Coprocessor based on RISC-V 基于RISC-V的SHA系列算法硬件加速协处理器设计及实现,0,BriMonzZY/sha-acc,769762938,Verilog,sha-acc,461,2,2024-04-11 08:34:40+00:00,[],None
28,https://github.com/chou-ting-wei/NYCU_Computer-Organization.git,2024-03-06 19:04:19+00:00,112下 交大 計算機組織,0,chou-ting-wei/NYCU_Computer-Organization,768262543,Verilog,NYCU_Computer-Organization,9,2,2024-04-11 05:41:30+00:00,[],None
29,https://github.com/Afreen2302/MAVEN-SILICON-LABS.git,2024-03-15 02:40:48+00:00,,0,Afreen2302/MAVEN-SILICON-LABS,772350243,Verilog,MAVEN-SILICON-LABS,1543,1,2024-03-15 14:15:46+00:00,[],None
30,https://github.com/wushaoyi/FPGA_ov5640_test.git,2024-03-05 07:34:45+00:00,基于FPGA和ov5640的实时图像采集及灰度转换系统,0,wushaoyi/FPGA_ov5640_test,767380346,Verilog,FPGA_ov5640_test,51,1,2024-03-24 13:37:21+00:00,[],None
31,https://github.com/asimkhan8107/APB.git,2024-03-14 19:57:25+00:00,,0,asimkhan8107/APB,772238914,Verilog,APB,2254,1,2024-03-24 15:53:18+00:00,[],None
32,https://github.com/Abhirecket/generic_count_1.git,2024-03-13 07:16:26+00:00,Generic counting one's in a Bus.,0,Abhirecket/generic_count_1,771372207,Verilog,generic_count_1,41,1,2024-03-18 18:27:40+00:00,[],None
33,https://github.com/ABKGroup/DG-RePlAce.git,2024-03-12 08:24:42+00:00,GPU-accelerated RePlAce,0,ABKGroup/DG-RePlAce,770825163,Verilog,DG-RePlAce,310038,1,2024-04-02 03:06:19+00:00,[],https://api.github.com/licenses/bsd-3-clause
34,https://github.com/ldl19691031/MyMiniCPU.git,2024-03-11 01:48:12+00:00,,0,ldl19691031/MyMiniCPU,770136966,Verilog,MyMiniCPU,53125,1,2024-03-14 14:27:43+00:00,[],None
35,https://github.com/Afreen2302/Alarm-Clock-Project.git,2024-03-15 14:16:31+00:00,Maven Silicon-Foundational Course Project 2023,0,Afreen2302/Alarm-Clock-Project,772602331,Verilog,Alarm-Clock-Project,975,1,2024-03-15 14:27:01+00:00,[],None
36,https://github.com/pivotmaster/DigitalCircuit.git,2024-03-12 12:30:39+00:00,,0,pivotmaster/DigitalCircuit,770945888,Verilog,DigitalCircuit,137053,1,2024-04-13 09:33:21+00:00,[],None
37,https://github.com/kmisimn76/HG_uArch.git,2024-03-12 18:08:53+00:00,,0,kmisimn76/HG_uArch,771119584,Verilog,HG_uArch,466,1,2024-03-24 09:19:40+00:00,[],None
38,https://github.com/rodrigomarcolin/polilock-pcs3635.git,2024-03-10 02:27:56+00:00,"Repositório para o projeto PoliLock da disciplica PCS3635 - Laboratório Digital I, da Escola Politécnica da USP.",0,rodrigomarcolin/polilock-pcs3635,769772259,Verilog,polilock-pcs3635,220,1,2024-04-08 01:22:23+00:00,[],None
39,https://github.com/enieman/uart_programmable_rv32i.git,2024-03-05 19:54:51+00:00,Simplified RISC-V 32I CPU Programmable via UART,0,enieman/uart_programmable_rv32i,767731308,Verilog,uart_programmable_rv32i,82,1,2024-03-19 23:22:52+00:00,[],https://api.github.com/licenses/apache-2.0
40,https://github.com/xforcevesa/loongchip.git,2024-03-12 04:08:47+00:00,,0,xforcevesa/loongchip,770735057,Verilog,loongchip,151056,1,2024-03-20 02:14:53+00:00,[],https://api.github.com/licenses/mulanpsl-2.0
41,https://github.com/Abhirecket/counting_number_of_1.git,2024-03-13 05:29:56+00:00,Counting number of one's in a seven bit bus.,0,Abhirecket/counting_number_of_1,771334711,Verilog,counting_number_of_1,29,1,2024-03-18 18:28:59+00:00,[],None
42,https://github.com/xiejunxin/CPU_Design_of_Single_or_Pipeline.git,2024-03-06 09:33:36+00:00,"CPU desgin for NUAA course-'Principles of Computer Composition', which contains Single CPU and Pipeline CPU.",0,xiejunxin/CPU_Design_of_Single_or_Pipeline,767998975,Verilog,CPU_Design_of_Single_or_Pipeline,4043,1,2024-03-11 00:42:50+00:00,[],None
43,https://github.com/lishunyang12/EE2026-Group-Project.git,2024-03-06 02:01:45+00:00,,0,lishunyang12/EE2026-Group-Project,767846304,Verilog,EE2026-Group-Project,3,1,2024-03-12 15:57:26+00:00,[],None
44,https://github.com/behrooztaheri/Verilog_course.git,2024-03-14 09:57:00+00:00,,0,behrooztaheri/Verilog_course,771977994,Verilog,Verilog_course,4054,1,2024-03-31 13:34:07+00:00,[],None
45,https://github.com/vlad320/MPY-REZ-.git,2024-03-13 15:11:36+00:00,,0,vlad320/MPY-REZ-,771585417,Verilog,MPY-REZ-,990,1,2024-04-11 11:19:48+00:00,[],None
46,https://github.com/space789/BNN-Hardware-accelerator.git,2024-03-10 07:17:05+00:00,,0,space789/BNN-Hardware-accelerator,769830963,Verilog,BNN-Hardware-accelerator,72231,1,2024-03-14 17:07:32+00:00,[],None
47,https://github.com/zealious21/rv32i.git,2024-03-06 07:18:22+00:00,,1,zealious21/rv32i,767942655,Verilog,rv32i,5,1,2024-03-06 11:35:49+00:00,[],None
48,https://github.com/d-kavinraja/study-of-basic-gates.git,2024-03-09 02:56:08+00:00,,0,d-kavinraja/study-of-basic-gates,769418891,Verilog,study-of-basic-gates,32,1,2024-03-09 03:04:56+00:00,[],https://api.github.com/licenses/mit
49,https://github.com/TimeATronics/A5-1_VerilogHDL.git,2024-03-09 03:29:51+00:00,An implementation of the A5/1 cipher used in GSM communications in Verilog HDL.,0,TimeATronics/A5-1_VerilogHDL,769425268,Verilog,A5-1_VerilogHDL,1103,1,2024-03-09 03:58:29+00:00,[],https://api.github.com/licenses/mit
50,https://github.com/Vikkdsun/GT_64B_66B.git,2024-03-06 09:25:44+00:00,A project of GT 64B/66B.,0,Vikkdsun/GT_64B_66B,767995525,Verilog,GT_64B_66B,20,1,2024-03-07 07:43:08+00:00,[],None
51,https://github.com/Afreen2302/RISC-V-RV32I-Multi-stage-pipeline-processor-RTL-Design.git,2024-03-15 14:29:03+00:00,Maven Silicon-Global Course Project 2023,0,Afreen2302/RISC-V-RV32I-Multi-stage-pipeline-processor-RTL-Design,772608276,Verilog,RISC-V-RV32I-Multi-stage-pipeline-processor-RTL-Design,3641,1,2024-03-15 14:37:33+00:00,[],None
52,https://github.com/EECS150/fpga_project_sp24.git,2024-03-14 22:06:05+00:00,,0,EECS150/fpga_project_sp24,772280356,Verilog,fpga_project_sp24,10662,1,2024-03-21 07:54:20+00:00,[],None
53,https://github.com/JaeHua/Riscv-FPGA-Code.git,2024-03-14 14:22:47+00:00,实现单周期CPU的Verilog代码,0,JaeHua/Riscv-FPGA-Code,772093678,Verilog,Riscv-FPGA-Code,29,1,2024-03-22 01:05:56+00:00,[],None
54,https://github.com/hun01222/Verilog_Practice.git,2024-03-05 06:35:11+00:00,,0,hun01222/Verilog_Practice,767358157,Verilog,Verilog_Practice,39,1,2024-03-23 00:46:14+00:00,[],None
55,https://github.com/Rohan7Gupta/nanoRV.git,2024-03-05 00:42:21+00:00,nanoRV project plans to implement a RISC-V based SOC .,0,Rohan7Gupta/nanoRV,767252471,Verilog,nanoRV,9998,1,2024-04-08 10:04:38+00:00,[],https://api.github.com/licenses/apache-2.0
56,https://github.com/nguyenloc2410/RISC-V-Processor-16bit.git,2024-03-06 07:07:21+00:00,,0,nguyenloc2410/RISC-V-Processor-16bit,767938467,Verilog,RISC-V-Processor-16bit,14629,0,2024-03-06 07:10:55+00:00,[],None
57,https://github.com/tanrivertarik/caravel.git,2024-03-07 19:01:29+00:00,,0,tanrivertarik/caravel,768802881,Verilog,caravel,53036,0,2024-03-07 20:07:54+00:00,[],https://api.github.com/licenses/apache-2.0
58,https://github.com/abdullah17ygt/fpga-project-2.git,2024-03-07 18:57:56+00:00,verilog-fpga,0,abdullah17ygt/fpga-project-2,768801426,Verilog,fpga-project-2,562,0,2024-03-07 19:30:14+00:00,[],None
59,https://github.com/jasilva1/Modeling-and-Verification-of-Embedded-Systems.git,2024-03-08 02:02:10+00:00,Testing Reachability of Sequential Systems with Verilog Testbenches (and more),0,jasilva1/Modeling-and-Verification-of-Embedded-Systems,768932433,Verilog,Modeling-and-Verification-of-Embedded-Systems,33,0,2024-03-08 02:12:16+00:00,[],None
60,https://github.com/Dino-0625/verilog_2018_preliminary_huffman.git,2024-03-07 18:05:26+00:00,,0,Dino-0625/verilog_2018_preliminary_huffman,768779970,Verilog,verilog_2018_preliminary_huffman,13362,0,2024-03-08 11:44:46+00:00,[],None
61,https://github.com/gustavoaureliano/PCS3225.git,2024-03-08 15:45:21+00:00,Conteúdo de Sistemas Digitais 2,0,gustavoaureliano/PCS3225,769224379,Verilog,PCS3225,143,0,2024-03-08 16:42:20+00:00,[],https://api.github.com/licenses/mit
62,https://github.com/stephan-abdo/RISC-V-CPU.git,2024-03-06 11:31:55+00:00,,0,stephan-abdo/RISC-V-CPU,768051020,Verilog,RISC-V-CPU,6,0,2024-03-09 21:58:22+00:00,[],None
63,https://github.com/ChinnuReddySeelam/RTL_Design_Of_RISC_32_I.git,2024-03-09 17:21:49+00:00,,0,ChinnuReddySeelam/RTL_Design_Of_RISC_32_I,769654021,Verilog,RTL_Design_Of_RISC_32_I,26,0,2024-03-09 17:24:06+00:00,[],None
64,https://github.com/pranizuky/Basic_Verilog_Projects_dataflow.git,2024-03-08 16:21:05+00:00,,0,pranizuky/Basic_Verilog_Projects_dataflow,769239353,Verilog,Basic_Verilog_Projects_dataflow,29,0,2024-03-10 07:29:36+00:00,[],None
65,https://github.com/vaishnavam112/user-defined-primitives.git,2024-03-09 19:35:20+00:00,Verilog Design that defines a UDP for a 4:1 Multiplexer and UDP for D flip flop.,0,vaishnavam112/user-defined-primitives,769692187,Verilog,user-defined-primitives,3,0,2024-03-09 19:36:29+00:00,[],None
66,https://github.com/RayChao1030/AES-128-Architecture-Design.git,2024-03-09 15:53:07+00:00,,0,RayChao1030/AES-128-Architecture-Design,769625745,Verilog,AES-128-Architecture-Design,926,0,2024-03-09 16:11:02+00:00,[],None
67,https://github.com/duvitech-llc/csi_receiver_mx02.git,2024-03-09 17:38:43+00:00,OV5647 mipi csi2 receiver on lattice MX02,0,duvitech-llc/csi_receiver_mx02,769659044,Verilog,csi_receiver_mx02,10,0,2024-03-09 17:39:38+00:00,[],None
68,https://github.com/aa35037123/Verilog_practice.git,2024-03-10 14:41:11+00:00,,0,aa35037123/Verilog_practice,769958618,Verilog,Verilog_practice,8,0,2024-03-10 14:44:46+00:00,[],None
69,https://github.com/zrz-orz/Risc-V-pipeline-CPU-with-mini-kernel.git,2024-03-11 11:15:29+00:00,,0,zrz-orz/Risc-V-pipeline-CPU-with-mini-kernel,770330132,Verilog,Risc-V-pipeline-CPU-with-mini-kernel,265,0,2024-03-11 11:33:14+00:00,[],None
70,https://github.com/vthiru300/tictactoe.git,2024-03-12 05:41:32+00:00,,0,vthiru300/tictactoe,770762775,Verilog,tictactoe,7988,0,2024-03-12 05:43:52+00:00,[],None
71,https://github.com/TaskinOkmen/BLG222E-Project-1.git,2024-03-12 18:12:47+00:00,,0,TaskinOkmen/BLG222E-Project-1,771121381,Verilog,BLG222E-Project-1,6,0,2024-03-12 18:19:32+00:00,[],None
72,https://github.com/Lucashien/ADVSOC-hw-submission.git,2024-03-14 11:17:13+00:00,ADVSOC-hw-submission,0,Lucashien/ADVSOC-hw-submission,772012086,Verilog,ADVSOC-hw-submission,34,0,2024-03-14 11:17:43+00:00,[],None
73,https://github.com/AndrzejDa/RS232-Verilog.git,2024-03-13 22:55:41+00:00,,0,AndrzejDa/RS232-Verilog,771764827,Verilog,RS232-Verilog,17024,0,2024-03-14 13:52:45+00:00,[],None
74,https://github.com/lpviray/bomb-defuse-game.git,2024-03-14 20:03:39+00:00,FPGA Based Memory Game,0,lpviray/bomb-defuse-game,772241232,Verilog,bomb-defuse-game,32790,0,2024-03-14 21:20:04+00:00,[],None
75,https://github.com/johnathan-convertino-afrl/up_wishbone_pipeline.git,2024-03-11 14:55:31+00:00,Analog Devices UP bus to Wishbone Pipeline,0,johnathan-convertino-afrl/up_wishbone_pipeline,770439208,Verilog,up_wishbone_pipeline,1061,0,2024-03-11 14:55:54+00:00,[],https://api.github.com/licenses/mit
76,https://github.com/Adityasrinivas24/single-cycle-riscv.git,2024-03-15 11:58:58+00:00,"Single-cycle RISC-V processor in verilog, supporting the RV32I ISA",0,Adityasrinivas24/single-cycle-riscv,772543331,Verilog,single-cycle-riscv,10,0,2024-03-15 12:48:20+00:00,"['computer-architecture', 'risc-v', 'riscv32']",https://api.github.com/licenses/mit
77,https://github.com/KunSsss/Verilog-based-CPU-design.git,2024-03-14 16:44:27+00:00,Using Verilog to write programs to simulate the functions of CPU. Tested  them through testbench.,0,KunSsss/Verilog-based-CPU-design,772160971,Verilog,Verilog-based-CPU-design,38,0,2024-03-14 16:52:54+00:00,[],None
78,https://github.com/varti-pant/5_stage_RISC.git,2024-03-12 12:31:30+00:00,,0,varti-pant/5_stage_RISC,770946296,Verilog,5_stage_RISC,4,0,2024-03-26 16:18:09+00:00,[],None
79,https://github.com/aryapandit200408/Simple_System_Design_in_Verilog.git,2024-03-08 15:26:12+00:00,,0,aryapandit200408/Simple_System_Design_in_Verilog,769216432,Verilog,Simple_System_Design_in_Verilog,68,0,2024-03-17 15:23:02+00:00,[],None
80,https://github.com/TonyHo722/verilog_study.git,2024-03-08 02:28:36+00:00,,0,TonyHo722/verilog_study,768939443,Verilog,verilog_study,7,0,2024-03-08 03:11:42+00:00,[],None
81,https://github.com/vic9112/Advance_SOC.git,2024-03-15 07:50:17+00:00,NTHU cource - Advance SOC,0,vic9112/Advance_SOC,772444227,Verilog,Advance_SOC,44404,0,2024-04-04 04:02:27+00:00,[],None
82,https://github.com/wongmatthew73/tt06-mattw-practice.git,2024-03-06 03:15:53+00:00,Submission template for Tiny Tapeout 06 - Verilog HDL Projects,1,wongmatthew73/tt06-mattw-practice,767867566,Verilog,tt06-mattw-practice,40,0,2024-03-22 04:21:04+00:00,[],https://api.github.com/licenses/apache-2.0
83,https://github.com/expologtechno/mesi_isc.git,2024-03-11 06:55:16+00:00,mesi cache coherency  ,0,expologtechno/mesi_isc,770220488,Verilog,mesi_isc,483,0,2024-03-12 14:34:15+00:00,[],None
84,https://github.com/bhuvnesh-agg/I-CHIP-24.git,2024-03-15 17:12:38+00:00,,0,bhuvnesh-agg/I-CHIP-24,772680856,Verilog,I-CHIP-24,579,0,2024-03-24 09:36:20+00:00,[],None
85,https://github.com/adamrt27/CPU_FPGA.git,2024-03-12 01:36:31+00:00,Final Project for ECE243 where I created a CPU on the DE1-SOC FPGA using Verilog,0,adamrt27/CPU_FPGA,770690602,Verilog,CPU_FPGA,1455,0,2024-04-05 16:43:59+00:00,[],None
86,https://github.com/dlmbaccay/BoBingGame.git,2024-03-14 16:06:14+00:00,,0,dlmbaccay/BoBingGame,772143313,Verilog,BoBingGame,26,0,2024-04-12 08:33:24+00:00,[],None
87,https://github.com/Joashc702/ECE-5760.git,2024-03-11 21:25:15+00:00,"Advanced Microcontrollers and System-on-Chip: Lorenz System, Mandelbrot Set, Multiprocessor Drum, Final Project",0,Joashc702/ECE-5760,770618832,Verilog,ECE-5760,1692191,0,2024-03-14 00:55:53+00:00,[],None
88,https://github.com/zgn111/cpu.git,2024-03-05 04:44:50+00:00,,0,zgn111/cpu,767322927,Verilog,cpu,17,0,2024-03-05 06:20:54+00:00,[],None
89,https://github.com/jai1712/FIR_filter_using_roba_multiplier.git,2024-03-05 08:03:16+00:00,,0,jai1712/FIR_filter_using_roba_multiplier,767391525,Verilog,FIR_filter_using_roba_multiplier,3,0,2024-03-05 08:04:25+00:00,[],None
90,https://github.com/Manvith-Prabhu/Arbiter.git,2024-03-05 14:07:15+00:00,,0,Manvith-Prabhu/Arbiter,767557247,Verilog,Arbiter,3,0,2024-03-05 14:09:26+00:00,[],None
91,https://github.com/Helazhary/Datapath_Lab6.git,2024-03-05 14:26:45+00:00,,0,Helazhary/Datapath_Lab6,767567242,Verilog,Datapath_Lab6,7,0,2024-03-05 14:34:49+00:00,[],None
92,https://github.com/spurthimalode/FPGA_Projects.git,2024-03-07 18:22:16+00:00,,0,spurthimalode/FPGA_Projects,768787117,Verilog,FPGA_Projects,11083,0,2024-03-07 18:28:16+00:00,[],https://api.github.com/licenses/mit
93,https://github.com/Dino-0625/verilog_2016_final_CLE.git,2024-03-08 11:39:33+00:00,,0,Dino-0625/verilog_2016_final_CLE,769119988,Verilog,verilog_2016_final_CLE,1375,0,2024-03-08 11:43:39+00:00,[],None
94,https://github.com/mgalocy/simple-clock.git,2024-03-05 18:13:45+00:00,,0,mgalocy/simple-clock,767688733,Verilog,simple-clock,15,0,2024-03-05 18:13:51+00:00,[],https://api.github.com/licenses/apache-2.0
95,https://github.com/aaaa4234/NYCU_CAD_2023_FALL.git,2024-03-10 11:57:30+00:00,,0,aaaa4234/NYCU_CAD_2023_FALL,769905657,Verilog,NYCU_CAD_2023_FALL,12852,0,2024-03-10 12:12:04+00:00,[],None
96,https://github.com/Sohammhatre10/Verilog_VLSI_EC357.git,2024-03-10 16:51:51+00:00,,0,Sohammhatre10/Verilog_VLSI_EC357,770002791,Verilog,Verilog_VLSI_EC357,18,0,2024-03-10 16:55:15+00:00,[],None
97,https://github.com/vaishnavam112/timer-circuit.git,2024-03-09 19:31:03+00:00,Designed and Verifed a timer of 1.6 µs using 100 MHz clock  signal and an asynchronous reset.,0,vaishnavam112/timer-circuit,769691124,Verilog,timer-circuit,432,0,2024-03-09 19:32:12+00:00,[],None
98,https://github.com/pranizuky/Basic_Verilog_Projects_behavioral.git,2024-03-09 14:47:59+00:00,,0,pranizuky/Basic_Verilog_Projects_behavioral,769603826,Verilog,Basic_Verilog_Projects_behavioral,5,0,2024-03-10 07:30:00+00:00,[],None
99,https://github.com/Manikanta-IITB/caravel_user_project_test.git,2024-03-11 06:17:44+00:00,,0,Manikanta-IITB/caravel_user_project_test,770207682,Verilog,caravel_user_project_test,11927,0,2024-03-11 06:18:25+00:00,[],https://api.github.com/licenses/apache-2.0
100,https://github.com/nehranarendra/OLED_INTERFACE_OF_ZEDBOARD.git,2024-03-12 05:35:18+00:00,,0,nehranarendra/OLED_INTERFACE_OF_ZEDBOARD,770760851,Verilog,OLED_INTERFACE_OF_ZEDBOARD,532,0,2024-03-12 06:12:50+00:00,[],None
101,https://github.com/TOFU-0218/DisplayedOLED.git,2024-03-06 09:11:15+00:00,,0,TOFU-0218/DisplayedOLED,767988971,Verilog,DisplayedOLED,11,0,2024-03-10 12:59:24+00:00,[],None
102,https://github.com/soldier9810/16bitProcessor.git,2024-03-09 06:44:07+00:00,,0,soldier9810/16bitProcessor,769467687,Verilog,16bitProcessor,5,0,2024-03-09 06:57:00+00:00,[],None
103,https://github.com/venkatesh19v/VLSI_Assignment_1.git,2024-03-13 07:59:50+00:00,,0,venkatesh19v/VLSI_Assignment_1,771388821,Verilog,VLSI_Assignment_1,359,0,2024-03-13 11:11:15+00:00,[],None
104,https://github.com/dereklin1205/CA-Final-project.git,2024-03-14 15:09:52+00:00,,0,dereklin1205/CA-Final-project,772116769,Verilog,CA-Final-project,4527,0,2024-03-14 15:12:40+00:00,[],None
105,https://github.com/laviniaraduta/SOC-demos.git,2024-03-14 22:31:27+00:00,,0,laviniaraduta/SOC-demos,772287689,Verilog,SOC-demos,5,0,2024-03-14 22:41:29+00:00,[],None
106,https://github.com/Chonghao0109/2021_grad_cell.git,2024-03-14 05:33:35+00:00,Geofence,0,Chonghao0109/2021_grad_cell,771874318,Verilog,2021_grad_cell,225,0,2024-03-14 05:33:42+00:00,[],None
107,https://github.com/lshrea69/caravel_user_project.git,2024-03-15 07:40:17+00:00,,0,lshrea69/caravel_user_project,772440705,Verilog,caravel_user_project,21554,0,2024-03-15 07:40:59+00:00,[],https://api.github.com/licenses/apache-2.0
108,https://github.com/hpaluch/crii-sandbox.git,2024-03-14 16:43:13+00:00,Digilent CoolRunner II sandbox projects,0,hpaluch/crii-sandbox,772160368,Verilog,crii-sandbox,18,0,2024-03-14 16:43:42+00:00,[],None
109,https://github.com/NiharGowdaS/rvcorep_caravel.git,2024-03-12 10:04:20+00:00,,0,NiharGowdaS/rvcorep_caravel,770871424,Verilog,rvcorep_caravel,32536,0,2024-03-12 10:09:24+00:00,[],https://api.github.com/licenses/apache-2.0
110,https://github.com/NikaT1/FS_lab3.git,2024-03-15 11:50:49+00:00,,0,NikaT1/FS_lab3,772540169,Verilog,FS_lab3,2398,0,2024-03-15 11:51:44+00:00,[],None
111,https://github.com/nguyendaithien/BNN_SYN.git,2024-03-11 16:38:23+00:00,,0,nguyendaithien/BNN_SYN,770491403,Verilog,BNN_SYN,1960,0,2024-03-19 17:33:15+00:00,[],None
112,https://github.com/yunting-lu/2023Fall_ICLab.git,2024-03-14 17:05:54+00:00,,0,yunting-lu/2023Fall_ICLab,772170864,Verilog,2023Fall_ICLab,342987,0,2024-03-14 17:16:38+00:00,[],None
113,https://github.com/Prasad-N-Ghatol/Verilog-Codes-and-Mini-Projects.git,2024-03-08 05:44:09+00:00,,0,Prasad-N-Ghatol/Verilog-Codes-and-Mini-Projects,768991009,Verilog,Verilog-Codes-and-Mini-Projects,1492,0,2024-03-30 06:37:18+00:00,[],None
114,https://github.com/xzagordo/hdlbits_solutions.git,2024-03-11 19:01:50+00:00,My varied solutions to the problems listed on https://hdlbits.01xz.net/wiki/Main_Page ,0,xzagordo/hdlbits_solutions,770560675,Verilog,hdlbits_solutions,30,0,2024-04-04 16:15:48+00:00,[],None
115,https://github.com/dhanasekarp03/RISCV.git,2024-03-15 05:05:11+00:00,,0,dhanasekarp03/RISCV,772388991,Verilog,RISCV,204,0,2024-03-21 12:46:45+00:00,[],None
116,https://github.com/erfanasgari21/CAL-ARM.git,2024-03-05 10:47:52+00:00,,0,erfanasgari21/CAL-ARM,767466366,Verilog,CAL-ARM,29,0,2024-03-05 11:09:24+00:00,[],None
117,https://github.com/Sikandarh11/16-Bit-Processor-in-Verilog-HDL.git,2024-03-05 16:52:45+00:00,"The objective of this projectwas to build a custom 16-bit processor using verilog HDL. Hardware/Software required: Modelsim,EDA playground  Main Features of Processor: The processor is based on Harward architecture i.e it has a separate insruction segment and data segment.",0,Sikandarh11/16-Bit-Processor-in-Verilog-HDL,767642715,Verilog,16-Bit-Processor-in-Verilog-HDL,56,0,2024-03-05 16:55:32+00:00,[],None
118,https://github.com/candicerayne/ECE241-FPGA-Synthesizer.git,2024-03-05 23:45:10+00:00,,0,candicerayne/ECE241-FPGA-Synthesizer,767808869,Verilog,ECE241-FPGA-Synthesizer,25224,0,2024-03-05 23:49:07+00:00,[],None
119,https://github.com/OliverBatteson/pong.git,2024-03-07 11:58:10+00:00,,0,OliverBatteson/pong,768608226,Verilog,pong,91,0,2024-03-07 11:58:31+00:00,[],None
120,https://github.com/chenpeijun256/riscv-3s.git,2024-03-08 06:39:03+00:00,RISC-V core with 3 stage pipeline,0,chenpeijun256/riscv-3s,769008181,Verilog,riscv-3s,166,0,2024-03-08 06:59:43+00:00,[],https://api.github.com/licenses/gpl-2.0
121,https://github.com/heesang-chae/hammingcode.git,2024-03-08 08:02:37+00:00,,0,heesang-chae/hammingcode,769036702,Verilog,hammingcode,2,0,2024-03-08 08:03:14+00:00,[],None
122,https://github.com/KPK101/VerisimpleV.git,2024-03-10 04:35:26+00:00,RISC-V pipelined processor,0,KPK101/VerisimpleV,769795885,Verilog,VerisimpleV,1252,0,2024-03-10 04:36:42+00:00,[],None
123,https://github.com/nguyenHungDrgoi1/Digital-Design_.git,2024-03-09 15:09:37+00:00,,1,nguyenHungDrgoi1/Digital-Design_,769611427,Verilog,Digital-Design_,5746,0,2024-03-10 02:54:40+00:00,[],None
124,https://github.com/hjm2813/CPE-322.git,2024-03-10 20:08:02+00:00,Verilog,0,hjm2813/CPE-322,770061520,Verilog,CPE-322,399,0,2024-03-10 20:15:13+00:00,[],None
125,https://github.com/AyakSalu/Bulls-Cows-For-FPGA.git,2024-03-11 14:44:52+00:00,,0,AyakSalu/Bulls-Cows-For-FPGA,770433462,Verilog,Bulls-Cows-For-FPGA,7,0,2024-03-11 15:08:34+00:00,[],None
126,https://github.com/QArchy/Metronome.git,2024-03-08 20:33:02+00:00,Metronome FPGA implementation controlled from PC,0,QArchy/Metronome,769331682,Verilog,Metronome,17803,0,2024-03-09 15:06:23+00:00,"['cpp', 'fpga', 'qt', 'quartus', 'verilog']",None
127,https://github.com/lljlele/DSL_Hw.git,2024-03-11 06:12:28+00:00,,0,lljlele/DSL_Hw,770205945,Verilog,DSL_Hw,8,0,2024-03-11 06:18:29+00:00,[],None
128,https://github.com/VenuPabbuleti/IMPLEMENTATION-OF-FINITE-STATE-MACHINES-BY-SEQUENCE-DETECTORS-USING-VERILOG.git,2024-03-13 07:33:19+00:00,,0,VenuPabbuleti/IMPLEMENTATION-OF-FINITE-STATE-MACHINES-BY-SEQUENCE-DETECTORS-USING-VERILOG,771378449,Verilog,IMPLEMENTATION-OF-FINITE-STATE-MACHINES-BY-SEQUENCE-DETECTORS-USING-VERILOG,2434,0,2024-03-13 07:34:30+00:00,[],https://api.github.com/licenses/apache-2.0
129,https://github.com/Nomad1230/VLSI_CAD_Spring2024.git,2024-03-12 05:51:21+00:00,,0,Nomad1230/VLSI_CAD_Spring2024,770765970,Verilog,VLSI_CAD_Spring2024,213,0,2024-03-12 05:52:09+00:00,[],None
130,https://github.com/yahyanaveed10/matrix_multiplication.git,2024-03-10 20:40:46+00:00,,0,yahyanaveed10/matrix_multiplication,770070402,Verilog,matrix_multiplication,4,0,2024-03-10 20:53:36+00:00,[],None
131,https://github.com/NguyenTanThien/AES-128.git,2024-03-14 07:30:09+00:00,,0,NguyenTanThien/AES-128,771915817,Verilog,AES-128,24326,0,2024-03-14 07:37:53+00:00,[],None
132,https://github.com/Shanmukha190602/Sequential_RTLDay9.git,2024-03-14 13:06:07+00:00,,0,Shanmukha190602/Sequential_RTLDay9,772057850,Verilog,Sequential_RTLDay9,3,0,2024-03-14 13:06:46+00:00,[],None
133,https://github.com/virtualopensystems/esfm.git,2024-03-11 09:45:18+00:00,,0,virtualopensystems/esfm,770288993,Verilog,esfm,31859,0,2024-03-14 14:44:37+00:00,[],None
134,https://github.com/razvan-ma/riscV.git,2024-03-14 13:55:50+00:00,riscV processor design in Verilog,0,razvan-ma/riscV,772080960,Verilog,riscV,171,0,2024-03-14 13:57:58+00:00,[],None
135,https://github.com/Prajwal-Ramachandra/Restoring-Division.git,2024-03-15 10:11:43+00:00,Restoring division using iverilog.,0,Prajwal-Ramachandra/Restoring-Division,772500992,Verilog,Restoring-Division,4,0,2024-03-15 10:13:37+00:00,[],None
136,https://github.com/alimahani/matmul_PCIe.git,2024-03-14 19:42:09+00:00,,0,alimahani/matmul_PCIe,772233754,Verilog,matmul_PCIe,12,0,2024-03-14 19:47:48+00:00,[],None
137,https://github.com/Zhenyu001225/ECSE6680-VLSI-Course-Project.git,2024-03-14 15:20:44+00:00,,0,Zhenyu001225/ECSE6680-VLSI-Course-Project,772122203,Verilog,ECSE6680-VLSI-Course-Project,2836,0,2024-03-15 14:49:13+00:00,[],None
138,https://github.com/GAJJALA43/Traffic-control.git,2024-03-15 17:18:35+00:00,,0,GAJJALA43/Traffic-control,772683323,Verilog,Traffic-control,1,0,2024-03-15 17:20:43+00:00,[],None
139,https://github.com/RishiTirumala03/RISC-V-Processor-Datapath.git,2024-03-09 04:11:52+00:00,Implementation of a RISC-V Processor using Verilog with structural architecture,0,RishiTirumala03/RISC-V-Processor-Datapath,769433930,Verilog,RISC-V-Processor-Datapath,6,0,2024-03-31 21:36:57+00:00,[],None
140,https://github.com/Omarafifi1/ASIC-IC-DESIGN-COURSE-PROJECTS.git,2024-03-05 20:39:54+00:00,,0,Omarafifi1/ASIC-IC-DESIGN-COURSE-PROJECTS,767748310,Verilog,ASIC-IC-DESIGN-COURSE-PROJECTS,4589,0,2024-04-04 21:51:45+00:00,[],None
141,https://github.com/felloryz/verilod_sdram_controller.git,2024-03-07 17:09:44+00:00,,0,felloryz/verilod_sdram_controller,768754496,Verilog,verilod_sdram_controller,5,0,2024-03-07 17:10:42+00:00,[],None
142,https://github.com/knammm/LSI-LAB-2.git,2024-03-07 09:09:03+00:00,This is where the 2nd lab of the LSI course located,0,knammm/LSI-LAB-2,768535284,Verilog,LSI-LAB-2,24,0,2024-04-11 08:28:20+00:00,[],None
143,https://github.com/jaya117/RISCV-HDP.git,2024-03-05 23:44:14+00:00,RISC-V course assignments,0,jaya117/RISCV-HDP,767808547,Verilog,RISCV-HDP,1543,0,2024-04-10 15:27:54+00:00,[],None
144,https://github.com/adriabrucortes/labs-dssd.git,2024-03-09 14:07:09+00:00,Pràctiques de DSSD,0,adriabrucortes/labs-dssd,769590519,Verilog,labs-dssd,82451,0,2024-03-16 23:14:32+00:00,[],None
145,https://github.com/jai1712/wallace_tree.git,2024-03-05 07:50:51+00:00,,0,jai1712/wallace_tree,767386700,Verilog,wallace_tree,6,0,2024-03-05 07:52:43+00:00,[],None
146,https://github.com/saltyee1/ic_contest_2016.git,2024-03-05 08:27:00+00:00,,0,saltyee1/ic_contest_2016,767401270,Verilog,ic_contest_2016,1823,0,2024-03-05 10:08:38+00:00,[],None
147,https://github.com/Manvith-Prabhu/Digital-lottery-system.git,2024-03-05 13:59:30+00:00,,0,Manvith-Prabhu/Digital-lottery-system,767553331,Verilog,Digital-lottery-system,3,0,2024-03-05 14:03:37+00:00,[],None
148,https://github.com/KKKaveh/lab5.git,2024-03-06 00:33:49+00:00,,0,KKKaveh/lab5,767822665,Verilog,lab5,20765,0,2024-03-06 00:44:43+00:00,[],None
149,https://github.com/TOFU-0218/testSSD1306.git,2024-03-06 00:55:42+00:00,,0,TOFU-0218/testSSD1306,767828486,Verilog,testSSD1306,1,0,2024-03-06 01:25:38+00:00,[],None
150,https://github.com/tejasvmittal/MIPS_32.git,2024-03-06 23:33:40+00:00,MIPS 32 processor in verilog with 5-stage pipeline,0,tejasvmittal/MIPS_32,768353385,Verilog,MIPS_32,40,0,2024-03-06 23:35:23+00:00,[],None
151,https://github.com/abdullah17ygt/uart.git,2024-03-07 19:02:14+00:00,verilog-fpga,0,abdullah17ygt/uart,768803196,Verilog,uart,3,0,2024-03-07 19:29:01+00:00,[],None
152,https://github.com/Dino-0625/verilog_2019_final_IOTDF.git,2024-03-08 12:46:35+00:00,,0,Dino-0625/verilog_2019_final_IOTDF,769146373,Verilog,verilog_2019_final_IOTDF,1131,0,2024-03-08 12:47:45+00:00,[],None
153,https://github.com/Maverick-Shark/dvk-fpga-f11_Poseidon.git,2024-03-10 07:03:16+00:00,,0,Maverick-Shark/dvk-fpga-f11_Poseidon,769827568,Verilog,dvk-fpga-f11_Poseidon,39770,0,2024-03-10 07:08:43+00:00,[],https://api.github.com/licenses/agpl-3.0
154,https://github.com/vaishnavam112/verilog-functions-and-tasks.git,2024-03-09 18:36:04+00:00,Code an RTL to count number of ones in a byte using Verilog function. Verified the design. Used Verilog task to give random input at set  intervals.,0,vaishnavam112/verilog-functions-and-tasks,769676173,Verilog,verilog-functions-and-tasks,423,0,2024-03-09 18:37:04+00:00,[],None
155,https://github.com/Shanmukha190602/Sequential_RTLDay6.git,2024-03-11 06:15:43+00:00,,0,Shanmukha190602/Sequential_RTLDay6,770207033,Verilog,Sequential_RTLDay6,3,0,2024-03-11 06:16:21+00:00,[],None
156,https://github.com/shun6-6/Optical_8x8_ctrl.git,2024-03-09 03:04:23+00:00,,0,shun6-6/Optical_8x8_ctrl,769420392,Verilog,Optical_8x8_ctrl,14,0,2024-03-09 03:05:38+00:00,[],None
157,https://github.com/Kakarla-Tharun-Kumar-Reddy/Verilog-Modelling-of-a-Processor.git,2024-03-09 12:47:46+00:00,,0,Kakarla-Tharun-Kumar-Reddy/Verilog-Modelling-of-a-Processor,769566064,Verilog,Verilog-Modelling-of-a-Processor,3,0,2024-03-09 13:10:40+00:00,[],None
158,https://github.com/32423d/DE-FlappyBird.git,2024-03-11 19:52:18+00:00,A implementation of flappy bird with a FPGA board,0,32423d/DE-FlappyBird,770582133,Verilog,DE-FlappyBird,13,0,2024-03-11 19:54:54+00:00,[],None
159,https://github.com/IvoGC/cubesat_microcelectronics_module.git,2024-03-12 21:34:49+00:00,this is a repository that uses the caravel template and is a test for implementing my first proyect whit caravel,0,IvoGC/cubesat_microcelectronics_module,771197516,Verilog,cubesat_microcelectronics_module,11927,0,2024-03-12 21:35:29+00:00,[],https://api.github.com/licenses/apache-2.0
160,https://github.com/engrvip123/pll_ci.git,2024-03-12 13:11:28+00:00,,0,engrvip123/pll_ci,770969592,Verilog,pll_ci,133,0,2024-03-12 13:13:31+00:00,[],https://api.github.com/licenses/apache-2.0
161,https://github.com/TreeLand1101/NCKU-Digital_IC_Design.git,2024-03-11 05:32:24+00:00,,0,TreeLand1101/NCKU-Digital_IC_Design,770193528,Verilog,NCKU-Digital_IC_Design,566,0,2024-03-11 05:41:46+00:00,[],None
162,https://github.com/piyushk246/100day.git,2024-03-09 13:19:48+00:00,,0,piyushk246/100day,769575670,Verilog,100day,5,0,2024-03-09 13:53:24+00:00,[],None
163,https://github.com/artyboyarov/FPGA-modules.git,2024-03-12 00:42:20+00:00,An overview of multiple FPGA modules I have designed to practice writing HDL and developing hardware on FPGAs.,0,artyboyarov/FPGA-modules,770675836,Verilog,FPGA-modules,15236,0,2024-03-13 14:39:19+00:00,[],None
164,https://github.com/9hyeon1225/AIHSDPLabs.git,2024-03-14 10:39:44+00:00,,0,9hyeon1225/AIHSDPLabs,771996794,Verilog,AIHSDPLabs,14,0,2024-03-14 12:12:20+00:00,[],None
165,https://github.com/lshrea69/caravel_aes_accelerator.git,2024-03-15 04:51:51+00:00,,0,lshrea69/caravel_aes_accelerator,772385528,Verilog,caravel_aes_accelerator,21554,0,2024-03-15 05:15:16+00:00,[],https://api.github.com/licenses/apache-2.0
166,https://github.com/vladpreoteasa/Verilog-Image-Processing.git,2024-03-15 18:01:34+00:00,Verilog FMS for applying Grayscale / Mirroring / Sharpness filters to 64 by 64 pixel images.,0,vladpreoteasa/Verilog-Image-Processing,772701186,Verilog,Verilog-Image-Processing,210,0,2024-03-15 18:03:23+00:00,[],None
167,https://github.com/tom1597/graduate_project.git,2024-03-15 09:31:06+00:00,,0,tom1597/graduate_project,772484012,Verilog,graduate_project,12,0,2024-03-15 09:33:43+00:00,[],None
168,https://github.com/suchita2003/verilog-project.git,2024-03-10 13:01:14+00:00,,0,suchita2003/verilog-project,769925382,Verilog,verilog-project,41,0,2024-03-10 13:03:41+00:00,[],None
169,https://github.com/mdzakirhussain/demoopenlane.git,2024-03-11 03:56:13+00:00,,0,mdzakirhussain/demoopenlane,770168347,Verilog,demoopenlane,19414,0,2024-03-11 06:12:25+00:00,[],None
170,https://github.com/johnathan-convertino-afrl/up_wishbone_classic.git,2024-03-11 14:56:36+00:00,Analog Devices UP bus to Wishbone Classic,0,johnathan-convertino-afrl/up_wishbone_classic,770439764,Verilog,up_wishbone_classic,1061,0,2024-03-11 14:57:00+00:00,[],https://api.github.com/licenses/mit
171,https://github.com/kINo204/MIPS-pipelined-processor.git,2024-03-11 06:32:40+00:00,Course project of computer organization of Beihang University.,0,kINo204/MIPS-pipelined-processor,770212468,Verilog,MIPS-pipelined-processor,4692,0,2024-03-21 11:09:42+00:00,[],None
172,https://github.com/bxhsiman/FPGA-HeartBeatLight.git,2024-03-10 17:55:44+00:00,Using Step FPGA implement different LED effect,0,bxhsiman/FPGA-HeartBeatLight,770023414,Verilog,FPGA-HeartBeatLight,26044,0,2024-03-17 12:27:15+00:00,[],None
173,https://github.com/Jagadeesh-pradhani/RISCV-MIPS.git,2024-03-08 07:00:13+00:00,,0,Jagadeesh-pradhani/RISCV-MIPS,769015331,Verilog,RISCV-MIPS,21,0,2024-03-24 07:46:52+00:00,[],None
174,https://github.com/JiteshNayak2004/arm-soc-design-labs.git,2024-03-07 09:09:51+00:00,lab files for arm soc design course,0,JiteshNayak2004/arm-soc-design-labs,768535655,Verilog,arm-soc-design-labs,5666,0,2024-03-16 13:38:47+00:00,[],None
175,https://github.com/varti-pant/washing_machine.git,2024-03-12 12:11:11+00:00,,0,varti-pant/washing_machine,770931683,Verilog,washing_machine,2,0,2024-03-26 16:00:55+00:00,[],None
176,https://github.com/RexJian/Using-standard-cell-compare-triangle-areas.git,2024-03-12 14:23:51+00:00,"Calculate the areas of two triangles, the circuits outputs the larger triangle's area and its hypotenuse's length",0,RexJian/Using-standard-cell-compare-triangle-areas,771006376,Verilog,Using-standard-cell-compare-triangle-areas,322,0,2024-03-13 06:58:04+00:00,[],None
177,https://github.com/cka09191/Photon_Counter_FPGA_SinglePixelImaging.git,2024-03-08 06:24:22+00:00,,0,cka09191/Photon_Counter_FPGA_SinglePixelImaging,769003445,Verilog,Photon_Counter_FPGA_SinglePixelImaging,11590,0,2024-03-30 10:22:27+00:00,[],None
178,https://github.com/YconquestY/cs-476.git,2024-03-12 14:02:06+00:00,,0,YconquestY/cs-476,770994596,Verilog,cs-476,743,0,2024-03-17 14:28:35+00:00,[],None
179,https://github.com/henriqueedu2001/poli-asteroids.git,2024-03-10 22:55:02+00:00,"Uma reprodução simplificada do jogo clássico de arcade asteroids, para sintetização em placa FPGA.",0,henriqueedu2001/poli-asteroids,770101556,Verilog,poli-asteroids,20648,0,2024-04-07 17:09:10+00:00,"['asteroids', 'digital-systems', 'fpga', 'verilog', 'arcade', 'game', 'pygame', 'serialization']",https://api.github.com/licenses/mit
180,https://github.com/Yasshwanhya/Rtl-training.git,2024-03-12 09:39:04+00:00,,0,Yasshwanhya/Rtl-training,770859522,Verilog,Rtl-training,1223,0,2024-04-10 06:49:12+00:00,[],None
181,https://github.com/leolin311651055/IClab.github.io.git,2024-03-05 14:32:31+00:00,,0,leolin311651055/IClab.github.io,767570344,Verilog,IClab.github.io,53015,0,2024-03-05 14:33:36+00:00,[],None
182,https://github.com/chicken8848/RISKY.git,2024-03-11 08:16:17+00:00,,0,chicken8848/RISKY,770251048,Verilog,RISKY,8230,0,2024-03-12 15:04:39+00:00,[],https://api.github.com/licenses/mit
183,https://github.com/YuJE890829/Verilog_daily_training.git,2024-03-08 01:37:06+00:00,,0,YuJE890829/Verilog_daily_training,768925897,Verilog,Verilog_daily_training,10974,0,2024-03-09 15:30:59+00:00,[],None
184,https://github.com/xLollipopsx/HDL_REP.git,2024-03-11 07:59:56+00:00,,0,xLollipopsx/HDL_REP,770244743,Verilog,HDL_REP,353,0,2024-03-11 08:03:18+00:00,[],None
185,https://github.com/gviterbo/Atividade-2.git,2024-03-11 16:28:10+00:00,Apenas um repositório temporário,0,gviterbo/Atividade-2,770486268,Verilog,Atividade-2,11,0,2024-03-11 16:29:47+00:00,[],None
186,https://github.com/jalenmateo/DSL_Jalen.git,2024-03-11 16:34:58+00:00,A compilation of code for different circuits on verilog,0,jalenmateo/DSL_Jalen,770489696,Verilog,DSL_Jalen,37,0,2024-03-11 16:50:45+00:00,[],None
187,https://github.com/vaishnavam112/pipo-piso-sipo.git,2024-03-09 18:52:10+00:00," Designed and verified 4-bit PIPO, PISO and SIPO shift registers.",0,vaishnavam112/pipo-piso-sipo,769680802,Verilog,pipo-piso-sipo,2966,0,2024-03-09 18:53:09+00:00,[],None
188,https://github.com/SanMar2001/Register-File-in-Verilog-for-RISC-V.git,2024-03-12 04:17:47+00:00,,0,SanMar2001/Register-File-in-Verilog-for-RISC-V,770737562,Verilog,Register-File-in-Verilog-for-RISC-V,1,0,2024-03-12 04:26:11+00:00,[],None
189,https://github.com/the-ninth-moon/Nuaa-ComputerOrganization_Experiments_and_Design.git,2024-03-06 08:17:59+00:00,南航计算机组成原理实验与课设,0,the-ninth-moon/Nuaa-ComputerOrganization_Experiments_and_Design,767965377,Verilog,Nuaa-ComputerOrganization_Experiments_and_Design,1622,0,2024-03-06 08:20:04+00:00,[],None
190,https://github.com/bogdan-iamnitchi/microphone-headphones-vhdl-project.git,2024-03-05 17:04:46+00:00,,0,bogdan-iamnitchi/microphone-headphones-vhdl-project,767649979,Verilog,microphone-headphones-vhdl-project,160974,0,2024-03-05 17:07:17+00:00,[],None
191,https://github.com/vaishnavam112/hierarchical-design.git,2024-03-07 14:06:04+00:00,"Design & Verify 4:1 Mux using 2:1 Mux,full adder using half adder, 4-bit full adder using full adder,4-bit Carry look ahead Adder using the full adder.",0,vaishnavam112/hierarchical-design,768665127,Verilog,hierarchical-design,1694,0,2024-03-07 14:19:17+00:00,[],None
192,https://github.com/abdullah17ygt/verilog-project-4.git,2024-03-07 19:00:12+00:00,verilog-fpga,0,abdullah17ygt/verilog-project-4,768802331,Verilog,verilog-project-4,503,0,2024-03-07 19:29:37+00:00,[],None
193,https://github.com/yue0525/Greedy-Snake.git,2024-03-08 07:55:28+00:00,,0,yue0525/Greedy-Snake,769034161,Verilog,Greedy-Snake,2610,0,2024-03-08 07:59:38+00:00,[],None
194,https://github.com/jdcasanasr/firespark-micro.git,2024-03-12 20:33:36+00:00,,0,jdcasanasr/firespark-micro,771176820,Verilog,firespark-micro,1,0,2024-03-12 22:47:16+00:00,[],None
195,https://github.com/tenweilin/HW02-VerilogCoding-5.git,2024-03-13 05:50:44+00:00,,0,tenweilin/HW02-VerilogCoding-5,771341226,Verilog,HW02-VerilogCoding-5,5,0,2024-03-13 06:49:22+00:00,[],None
196,https://github.com/MaciejHeimowski/HDL_5.git,2024-03-13 09:19:57+00:00,,0,MaciejHeimowski/HDL_5,771423332,Verilog,HDL_5,55,0,2024-03-13 09:20:05+00:00,[],None
197,https://github.com/Anjali-Yeleswarapu/PWM-Shift-Register-.git,2024-03-15 15:53:56+00:00,,0,Anjali-Yeleswarapu/PWM-Shift-Register-,772646338,Verilog,PWM-Shift-Register-,4,0,2024-03-15 15:55:35+00:00,[],None
198,https://github.com/SudheerBhargavaReddy/HDLBits-Solution-Verilog-.git,2024-03-15 09:54:54+00:00,,0,SudheerBhargavaReddy/HDLBits-Solution-Verilog-,772494038,Verilog,HDLBits-Solution-Verilog-,16,0,2024-03-15 10:00:25+00:00,[],None
199,https://github.com/rodrygo03/Four-Number-Combination-Lock.git,2024-03-15 04:29:37+00:00,4 number combination lock implemented on the zybo z7-10 fpga board using Verilog,0,rodrygo03/Four-Number-Combination-Lock,772379492,Verilog,Four-Number-Combination-Lock,4,0,2024-03-15 04:33:00+00:00,[],None
200,https://github.com/gjabile/veriloghw1.git,2024-03-15 12:24:06+00:00,,0,gjabile/veriloghw1,772553195,Verilog,veriloghw1,1,0,2024-03-15 12:24:27+00:00,[],None
201,https://github.com/lumusen0305/caravel-soc_fpga-lab.git,2024-03-12 00:39:05+00:00,,0,lumusen0305/caravel-soc_fpga-lab,770674975,Verilog,caravel-soc_fpga-lab,148025,0,2024-03-17 10:28:07+00:00,[],None
202,https://github.com/tinbore/DSL-1006350.git,2024-03-14 05:09:52+00:00,For all submissions of Homework and Handson Tasks,0,tinbore/DSL-1006350,771867110,Verilog,DSL-1006350,11,0,2024-03-14 05:12:49+00:00,[],None
203,https://github.com/Arjun650/Verilog_sem04.git,2024-03-13 09:01:31+00:00,,0,Arjun650/Verilog_sem04,771414703,Verilog,Verilog_sem04,33,0,2024-03-13 15:00:48+00:00,[],None
204,https://github.com/kenwu890831/Pipelined-CPU-Design.git,2024-03-14 21:42:53+00:00,,0,kenwu890831/Pipelined-CPU-Design,772273998,Verilog,Pipelined-CPU-Design,131,0,2024-03-14 21:43:57+00:00,[],None
205,https://github.com/soniyamalla/Principles-of-Digital-Hardware.git,2024-03-15 01:42:23+00:00,"This repository contains projects from my Principles of Digital Hardware course. Each Project is detailed in a folder, where you can find a projectXX.txt file that contains project description/details.",0,soniyamalla/Principles-of-Digital-Hardware,772334684,Verilog,Principles-of-Digital-Hardware,116,0,2024-03-15 01:45:26+00:00,[],None
206,https://github.com/Maitri-Shekhda/4bit-updown-counter-verilog.git,2024-03-14 14:24:20+00:00,,0,Maitri-Shekhda/4bit-updown-counter-verilog,772094388,Verilog,4bit-updown-counter-verilog,4,0,2024-03-14 14:32:02+00:00,[],https://api.github.com/licenses/mit
207,https://github.com/Nevanp/Deliverable_4.git,2024-03-13 15:56:03+00:00,,0,Nevanp/Deliverable_4,771606211,Verilog,Deliverable_4,110985,0,2024-03-15 18:28:46+00:00,[],None
208,https://github.com/David810209/NYCU-computer_organization2024.git,2024-03-12 05:01:29+00:00,,0,David810209/NYCU-computer_organization2024,770750101,Verilog,NYCU-computer_organization2024,30945,0,2024-03-12 05:02:16+00:00,[],None
209,https://github.com/krish1925/Poker-Verilog.git,2024-03-12 19:46:08+00:00,Implementation of Texas Hold'em Poker on Verilog(Basys3 FGPA) ,0,krish1925/Poker-Verilog,771159089,Verilog,Poker-Verilog,5957,0,2024-04-03 02:26:46+00:00,"['basys3', 'c', 'debouncing', 'logic-design', 'poker', 'signal-processing', 'verilog']",None
210,https://github.com/sanojn/tt06_ttrpg_dice.git,2024-03-08 16:38:14+00:00,Testing the tinytapeout workflow,0,sanojn/tt06_ttrpg_dice,769246534,Verilog,tt06_ttrpg_dice,233,0,2024-03-16 00:28:59+00:00,[],https://api.github.com/licenses/apache-2.0
211,https://github.com/eceelango/RISC-V_HDP.git,2024-03-06 08:51:45+00:00,RISC V HDP Training Files,0,eceelango/RISC-V_HDP,767979923,Verilog,RISC-V_HDP,5349,0,2024-04-09 17:32:06+00:00,[],None
212,https://github.com/MaGaMe19/EPFL-CS173.git,2024-03-11 15:39:35+00:00,Stuff related to EPFL CS-173 Fundamentals of digital systems,0,MaGaMe19/EPFL-CS173,770461734,Verilog,EPFL-CS173,30,0,2024-03-28 11:49:56+00:00,"['course-material', 'university']",None
213,https://github.com/ThomasHadner/jku-tt06-pwm-analyzer-hadner.git,2024-03-05 00:18:57+00:00,,0,ThomasHadner/jku-tt06-pwm-analyzer-hadner,767245233,Verilog,jku-tt06-pwm-analyzer-hadner,39,0,2024-03-05 00:26:59+00:00,[],https://api.github.com/licenses/apache-2.0
214,https://github.com/FPGAmaster-wyc/LVDS_RX_DATA.git,2024-03-05 03:27:04+00:00,接受LVDS数据，并输出sof，eof，sol，eol,0,FPGAmaster-wyc/LVDS_RX_DATA,767300578,Verilog,LVDS_RX_DATA,2925,0,2024-03-05 09:26:21+00:00,[],None
215,https://github.com/vaishnavam112/Basic_gates_verilog.git,2024-03-06 15:19:32+00:00,Design and verification of basic logic gates using gate primitives.,0,vaishnavam112/Basic_gates_verilog,768158282,Verilog,Basic_gates_verilog,2,0,2024-03-06 15:22:31+00:00,[],None
216,https://github.com/awt-byte/Lab-4.git,2024-03-06 22:37:09+00:00,,0,awt-byte/Lab-4,768336890,Verilog,Lab-4,22,0,2024-03-06 23:03:39+00:00,[],None
217,https://github.com/hosein-mokarian/wavelet_verilog.git,2024-03-08 07:03:11+00:00,It's all about how to implement a wavelet on FPGA.,0,hosein-mokarian/wavelet_verilog,769016328,Verilog,wavelet_verilog,4,0,2024-03-08 07:18:58+00:00,[],None
218,https://github.com/heesang-chae/DES.git,2024-03-08 07:07:51+00:00,DES(Data Encryption Standard) pipeline,0,heesang-chae/DES,769017880,Verilog,DES,10,0,2024-03-08 07:26:34+00:00,[],None
219,https://github.com/Dino-0625/verilog_2021_preliminary_Geofence.git,2024-03-08 12:40:16+00:00,,0,Dino-0625/verilog_2021_preliminary_Geofence,769143827,Verilog,verilog_2021_preliminary_Geofence,1228,0,2024-03-08 12:41:35+00:00,[],None
220,https://github.com/Dino-0625/verilog_2019_priliminary_Conv.git,2024-03-07 17:30:10+00:00,,0,Dino-0625/verilog_2019_priliminary_Conv,768763852,Verilog,verilog_2019_priliminary_Conv,5279,0,2024-03-08 11:38:12+00:00,[],None
221,https://github.com/Dino-0625/verilog_2018_final_RFILE.git,2024-03-08 12:33:21+00:00,,0,Dino-0625/verilog_2018_final_RFILE,769141080,Verilog,verilog_2018_final_RFILE,19146,0,2024-03-08 12:35:33+00:00,[],None
222,https://github.com/Dino-0625/verilog_2020_preliminary_SME.git,2024-03-08 11:51:47+00:00,,0,Dino-0625/verilog_2020_preliminary_SME,769124639,Verilog,verilog_2020_preliminary_SME,1633,0,2024-03-08 11:52:54+00:00,[],None
223,https://github.com/vaishnavam112/d-latch-and-d-flipflop.git,2024-03-09 18:16:15+00:00, Design and verify a D latch and a positive edge triggered D  Flip Flop.,0,vaishnavam112/d-latch-and-d-flipflop,769670334,Verilog,d-latch-and-d-flipflop,1614,0,2024-03-09 18:17:21+00:00,[],None
224,https://github.com/vaishnavam112/four-bit-counter-verilog.git,2024-03-09 18:59:22+00:00,"RTL design for a 4-bit Synchronous Up Counter, down counter and 4 bit updown counter using mode select.",0,vaishnavam112/four-bit-counter-verilog,769682766,Verilog,four-bit-counter-verilog,1422,0,2024-03-09 19:02:09+00:00,[],None
225,https://github.com/vaishnavam112/single-port-ram.git,2024-03-09 20:05:02+00:00, RTL design for a Single Port RAM of size 16 x 8-bit.  Verify the design using testbench.,0,vaishnavam112/single-port-ram,769699634,Verilog,single-port-ram,469,0,2024-03-09 20:07:00+00:00,[],None
226,https://github.com/vaishnavam112/multiplication-by-repeated-addition.git,2024-03-09 20:17:01+00:00,Designed an RTL for addition by repeated multiplication.,0,vaishnavam112/multiplication-by-repeated-addition,769702566,Verilog,multiplication-by-repeated-addition,3,0,2024-03-09 20:19:46+00:00,[],None
227,https://github.com/adityacollective/PIPELINED-32-bit-MIPS.git,2024-03-13 12:27:36+00:00,,1,adityacollective/PIPELINED-32-bit-MIPS,771506001,Verilog,PIPELINED-32-bit-MIPS,8,0,2024-03-13 12:31:00+00:00,[],None
228,https://github.com/yahyamohammed007/ALU_16-bits.git,2024-03-13 22:13:10+00:00,ALU 16 bits Can perform Arithmatic & Logic & Compare & Shift Operation Designed using Verilog,0,yahyamohammed007/ALU_16-bits,771752676,Verilog,ALU_16-bits,46,0,2024-03-13 22:14:10+00:00,[],None
229,https://github.com/kenil3009/Uart_pwm.git,2024-03-14 10:54:16+00:00,this is a verilog code for UART receiver to pwm ,0,kenil3009/Uart_pwm,772002950,Verilog,Uart_pwm,66,0,2024-03-14 10:56:36+00:00,[],None
230,https://github.com/pcquang4828/caravel_user_project_2.git,2024-03-15 01:59:48+00:00,,0,pcquang4828/caravel_user_project_2,772339043,Verilog,caravel_user_project_2,11927,0,2024-03-15 02:00:31+00:00,[],https://api.github.com/licenses/apache-2.0
231,https://github.com/SeoyoonKim-KAIST/2024S_EE312_Lab.git,2024-03-11 13:29:17+00:00,,0,SeoyoonKim-KAIST/2024S_EE312_Lab,770393014,Verilog,2024S_EE312_Lab,4,0,2024-03-11 13:33:37+00:00,[],None
232,https://github.com/Manikanta-IITB/caravel_user_project.git,2024-03-10 04:22:39+00:00,This repo is used to use and test the new version of caravel user project for 2D DWT using wishbone,0,Manikanta-IITB/caravel_user_project,769793293,Verilog,caravel_user_project,11927,0,2024-03-10 04:23:19+00:00,[],https://api.github.com/licenses/apache-2.0
233,https://github.com/SuNsHiNe-75/HDL_hw1.git,2024-03-11 03:13:01+00:00,Hardware Description Language_Homework 1,0,SuNsHiNe-75/HDL_hw1,770157630,Verilog,HDL_hw1,3408,0,2024-03-11 03:18:21+00:00,[],None
234,https://github.com/matahho/Computer-Architecture-Lab.git,2024-03-05 12:39:23+00:00,,0,matahho/Computer-Architecture-Lab,767515346,Verilog,Computer-Architecture-Lab,11,0,2024-03-12 11:17:10+00:00,[],https://api.github.com/licenses/mit
235,https://github.com/boboloiono/Logic-System-Lab.git,2024-03-13 05:33:56+00:00,"Lab1: Breadboard─Basic logic gate Lab2: Half adder and full adder Lab3: Multiplexer/demultiplexer and encoder/decoder Lab4: ISELab5: Verilite real-time Lab6: Seven-segment display, switch and button with Verilog syntax. Lab7: Implementation of flip-flop Lab8 Quartz oscillator and counter Lab9: Implementation of advanced control of button device",0,boboloiono/Logic-System-Lab,771335909,Verilog,Logic-System-Lab,72937,0,2024-03-13 05:38:34+00:00,[],None
236,https://github.com/Gorve-Kumar/FPGA-based-temperature-sensor-PWM-System-Project-DSD-.git,2024-03-13 07:58:41+00:00,Task description Design a digital system incorporating FPGA-based realization for an accelerometer/temperature sensor data-based intensity control and color-code (using tri-color LED’s) application. Intensity control shall be designed using Pulse Width Modulation (PWM) technique.,0,Gorve-Kumar/FPGA-based-temperature-sensor-PWM-System-Project-DSD-,771388379,Verilog,FPGA-based-temperature-sensor-PWM-System-Project-DSD-,1632,0,2024-03-13 08:02:25+00:00,[],None
237,https://github.com/pic88/VLSI-Design-Siamese-Neural-Network.git,2024-03-13 09:10:52+00:00,SNN design with DW Lib,0,pic88/VLSI-Design-Siamese-Neural-Network,771418899,Verilog,VLSI-Design-Siamese-Neural-Network,15,0,2024-03-13 09:10:59+00:00,[],None
238,https://github.com/polo880/IOT_data_filter.git,2024-03-13 13:04:46+00:00,,0,polo880/IOT_data_filter,771522676,Verilog,IOT_data_filter,134,0,2024-03-13 13:06:31+00:00,[],None
239,https://github.com/zolpew/tt-06-sigmoid_aproximator.git,2024-03-13 09:22:21+00:00,,0,zolpew/tt-06-sigmoid_aproximator,771424484,Verilog,tt-06-sigmoid_aproximator,55,0,2024-03-13 11:28:18+00:00,[],https://api.github.com/licenses/apache-2.0
240,https://github.com/Rxgxyv/Digital-Principles.git,2024-03-15 17:46:16+00:00,,0,Rxgxyv/Digital-Principles,772695028,Verilog,Digital-Principles,1,0,2024-03-15 17:47:17+00:00,[],None
241,https://github.com/ZPNMiaoHeng/aes.git,2024-03-15 14:34:31+00:00,,0,ZPNMiaoHeng/aes,772610729,Verilog,aes,350396,0,2024-03-17 01:56:22+00:00,[],None
242,https://github.com/mvajhi/Computer-architecture.git,2024-03-10 04:28:22+00:00,,0,mvajhi/Computer-architecture,769794504,Verilog,Computer-architecture,966,0,2024-03-20 10:30:12+00:00,"['computer-architecture', 'risc-v', 'university-course']",None
243,https://github.com/zavvayu8/ikts22lab12.git,2024-03-07 09:20:46+00:00,,0,zavvayu8/ikts22lab12,768540537,Verilog,ikts22lab12,2471,0,2024-03-21 08:10:53+00:00,[],None
244,https://github.com/jaya117/gitlearn_new.git,2024-03-06 06:25:44+00:00,learning git,0,jaya117/gitlearn_new,767923676,Verilog,gitlearn_new,36,0,2024-03-12 20:33:21+00:00,[],None
245,https://github.com/rebek-007/verilog_codes.git,2024-03-08 06:30:58+00:00,,0,rebek-007/verilog_codes,769005650,Verilog,verilog_codes,24,0,2024-03-24 18:56:19+00:00,[],None
246,https://github.com/saltyee1/ic_contetst_2021.git,2024-03-05 09:57:54+00:00,,0,saltyee1/ic_contetst_2021,767443953,Verilog,ic_contetst_2021,882,0,2024-03-05 10:07:47+00:00,[],None
247,https://github.com/PriyankaMoharana/Automatic_Washing_Machine..git,2024-03-05 16:02:44+00:00,,0,PriyankaMoharana/Automatic_Washing_Machine.,767615495,Verilog,Automatic_Washing_Machine.,3,0,2024-03-05 16:03:59+00:00,[],None
248,https://github.com/caiyuqing379/mymips.git,2024-03-06 07:14:51+00:00,MIPS I instruction set based general purpose CPU implemented in Verilog,0,caiyuqing379/mymips,767941326,Verilog,mymips,35,0,2024-03-06 07:17:49+00:00,[],None
249,https://github.com/justinsim02/Running-Mean-FIR-Filter.git,2024-03-05 04:28:54+00:00,Written in SystemVerilog/Verilog for Terasic DE1_Soc,0,justinsim02/Running-Mean-FIR-Filter,767318419,Verilog,Running-Mean-FIR-Filter,507,0,2024-03-05 05:47:30+00:00,[],None
250,https://github.com/chithrar14/counter.git,2024-03-07 09:06:50+00:00,,0,chithrar14/counter,768534196,Verilog,counter,11927,0,2024-03-07 09:07:33+00:00,[],https://api.github.com/licenses/apache-2.0
251,https://github.com/heesang-chae/koggestoneadder.git,2024-03-08 07:40:14+00:00,16bit kogge stone adder,0,heesang-chae/koggestoneadder,769028943,Verilog,koggestoneadder,5,0,2024-03-08 07:41:28+00:00,[],None
252,https://github.com/Shanmukha190602/Sequential_RTLDay3.git,2024-03-08 05:29:36+00:00,,0,Shanmukha190602/Sequential_RTLDay3,768986951,Verilog,Sequential_RTLDay3,3,0,2024-03-08 05:30:11+00:00,[],None
253,https://github.com/abdullah17ygt/verilog-project-5.git,2024-03-07 19:01:07+00:00,verilog-fpga,0,abdullah17ygt/verilog-project-5,768802704,Verilog,verilog-project-5,536,0,2024-03-07 19:29:22+00:00,[],None
254,https://github.com/Aswin-Raj-K/RC5-Encryption-and-Decryption-on-FPGA.git,2024-03-08 22:27:21+00:00,Implementation of RC5 Encryption and Decryption on FPGA,0,Aswin-Raj-K/RC5-Encryption-and-Decryption-on-FPGA,769363344,Verilog,RC5-Encryption-and-Decryption-on-FPGA,436,0,2024-03-08 22:28:15+00:00,[],None
255,https://github.com/IsmailPD/Advance-VLSI_-assignment.git,2024-03-09 09:21:05+00:00,,0,IsmailPD/Advance-VLSI_-assignment,769507462,Verilog,Advance-VLSI_-assignment,115,0,2024-03-09 11:17:23+00:00,[],None
256,https://github.com/J-aso-n/pinball-Game-Nexys4-verilog.git,2024-03-09 13:32:00+00:00,,0,J-aso-n/pinball-Game-Nexys4-verilog,769579569,Verilog,pinball-Game-Nexys4-verilog,6788,0,2024-03-09 13:32:48+00:00,[],None
257,https://github.com/vaishnavam112/FSM-Moore-sequence-detector.git,2024-03-09 19:42:53+00:00,RTL design for a Moore sequence detector to detect  overlapping and non overlapping sequence 1101.,0,vaishnavam112/FSM-Moore-sequence-detector,769694038,Verilog,FSM-Moore-sequence-detector,474,0,2024-03-09 19:44:39+00:00,[],None
258,https://github.com/vaishnavam112/bcd-counter.git,2024-03-09 19:04:41+00:00," RTL design for a BCD Counter, bcd down counter and bcd updown counter with mode select store the  output in a text file using Verilog file operations.",0,vaishnavam112/bcd-counter,769684133,Verilog,bcd-counter,1377,0,2024-03-09 19:08:53+00:00,[],None
259,https://github.com/vaishnavam112/memory-8x4-bit.git,2024-03-09 20:02:04+00:00," RTL design for a memory of size 8 x 4 bit with  address input, data input and data output ports.",0,vaishnavam112/memory-8x4-bit,769698920,Verilog,memory-8x4-bit,691,0,2024-03-09 20:04:15+00:00,[],None
260,https://github.com/pranizuky/Verilog_FSM_implementations.git,2024-03-10 07:32:20+00:00,,0,pranizuky/Verilog_FSM_implementations,769834545,Verilog,Verilog_FSM_implementations,5,0,2024-03-10 07:33:50+00:00,[],None
261,https://github.com/DH-Makwana/Floating-Point-ALU-Verilog.git,2024-03-11 12:21:06+00:00,,0,DH-Makwana/Floating-Point-ALU-Verilog,770360631,Verilog,Floating-Point-ALU-Verilog,184,0,2024-03-11 13:12:27+00:00,[],None
262,https://github.com/dpks2003/Dice_crap_game.git,2024-03-10 18:18:41+00:00,This repo contains Verilog Implementation of Dice Crap Game  on PYNQ and ULX3S board ,0,dpks2003/Dice_crap_game,770030612,Verilog,Dice_crap_game,2,0,2024-03-10 18:19:13+00:00,[],None
263,https://github.com/AnkitNitrkl/Digital-Electronix.git,2024-03-09 06:37:17+00:00,A collection of digital electronics projects implemented in Verilog and VHDL.,0,AnkitNitrkl/Digital-Electronix,769466007,Verilog,Digital-Electronix,5,0,2024-03-09 07:01:51+00:00,[],None
264,https://github.com/kenil3002/vivado.git,2024-03-12 08:02:16+00:00,,0,kenil3002/vivado,770814981,Verilog,vivado,5,0,2024-03-12 08:02:29+00:00,[],None
265,https://github.com/MoMoUsama/CRC-block-Verilog-.git,2024-03-11 21:16:37+00:00,attached the RTL and testbench of the CRC block using verilog HDL ,0,MoMoUsama/CRC-block-Verilog-,770615705,Verilog,CRC-block-Verilog-,72,0,2024-03-11 21:22:49+00:00,[],None
266,https://github.com/Phaneendra488/simple_ethernet_protocol.git,2024-03-09 16:40:58+00:00,"This project focuses on simulating the behavior and performance of a simple Ethernet protocol implementation using Verilog RTL design. The simulation aims to evaluate the protocol's functionality, analyze its performance under various conditions, and identify any potential bottlenecks or issues.",0,Phaneendra488/simple_ethernet_protocol,769641299,Verilog,simple_ethernet_protocol,92,0,2024-03-11 16:25:07+00:00,[],None
267,https://github.com/tarun-prakash/picorv32.git,2024-03-11 16:24:01+00:00,,0,tarun-prakash/picorv32,770484309,Verilog,picorv32,22,0,2024-03-11 16:29:58+00:00,[],None
268,https://github.com/fabiansferencz/unit-simple-switch-v-design.git,2024-03-12 09:33:23+00:00,,0,fabiansferencz/unit-simple-switch-v-design,770856939,Verilog,unit-simple-switch-v-design,147,0,2024-03-12 09:36:06+00:00,[],None
269,https://github.com/Shanmukha190602/Sequential_RTLDay8.git,2024-03-13 05:00:13+00:00,,0,Shanmukha190602/Sequential_RTLDay8,771325655,Verilog,Sequential_RTLDay8,3,0,2024-03-13 05:00:46+00:00,[],None
270,https://github.com/vanngo411/RISC_V-CPU-for-Lab3.git,2024-03-13 03:29:13+00:00,,0,vanngo411/RISC_V-CPU-for-Lab3,771301015,Verilog,RISC_V-CPU-for-Lab3,651,0,2024-03-13 03:34:14+00:00,[],None
271,https://github.com/JJdiaz55/JJdiaz55.git,2024-03-14 05:17:52+00:00,Config files for my GitHub profile.,0,JJdiaz55/JJdiaz55,771869572,Verilog,JJdiaz55,1,0,2024-03-14 05:28:28+00:00,"['config', 'github-config']",None
272,https://github.com/yangsuiao/Verilog-design-of-RISC-8-bit-simple-CPU.git,2024-03-12 08:26:51+00:00,Verilog design of RISC 8-bit simple CPU,0,yangsuiao/Verilog-design-of-RISC-8-bit-simple-CPU,770826157,Verilog,Verilog-design-of-RISC-8-bit-simple-CPU,140,0,2024-03-14 03:10:47+00:00,[],None
273,https://github.com/Niyathi3011/Lab06-Cache.git,2024-03-14 22:20:30+00:00,,0,Niyathi3011/Lab06-Cache,772284715,Verilog,Lab06-Cache,11,0,2024-03-14 22:20:37+00:00,[],None
274,https://github.com/KevinAarroyave/SPI_verilog.git,2024-03-14 17:52:00+00:00,,0,KevinAarroyave/SPI_verilog,772190895,Verilog,SPI_verilog,3,0,2024-03-14 18:33:35+00:00,[],None
275,https://github.com/madepalliSriVenkataKrishnaPraveen/Router1x3-design-code.git,2024-03-14 20:58:54+00:00,implementing the Router1x3 design code in verilog.,0,madepalliSriVenkataKrishnaPraveen/Router1x3-design-code,772260796,Verilog,Router1x3-design-code,193,0,2024-03-14 21:40:21+00:00,[],None
276,https://github.com/VlaterBarron/FPGA_Cryptoprocessor.git,2024-03-15 01:27:34+00:00,Repository to sotre my designs in verilog for my thesis. ,0,VlaterBarron/FPGA_Cryptoprocessor,772330888,Verilog,FPGA_Cryptoprocessor,9,0,2024-03-15 01:30:15+00:00,[],None
277,https://github.com/Mi5sssss/ECSE_6680_advanced_VLSI_design.git,2024-03-12 00:47:54+00:00,,0,Mi5sssss/ECSE_6680_advanced_VLSI_design,770677205,Verilog,ECSE_6680_advanced_VLSI_design,385,0,2024-03-16 17:46:09+00:00,[],None
278,https://github.com/Shri2401/Programmable-Logic-Embedded-System-Deisgn.git,2024-03-14 06:38:43+00:00,This repo contains all project files in regards with the coursework for FPGA system design.,0,Shri2401/Programmable-Logic-Embedded-System-Deisgn,771896332,Verilog,Programmable-Logic-Embedded-System-Deisgn,412846,0,2024-03-17 04:44:52+00:00,[],None
279,https://github.com/mfaizan-10xe/FIFO_Memory.git,2024-03-05 16:18:56+00:00,FIFO Memory Unit,0,mfaizan-10xe/FIFO_Memory,767623235,Verilog,FIFO_Memory,4,0,2024-03-05 16:31:34+00:00,[],None
280,https://github.com/TopGun-DICD/hdldesign.git,2024-03-13 16:35:00+00:00,HDL design for the lab,8,TopGun-DICD/hdldesign,771623836,Verilog,hdldesign,199,0,2024-03-13 17:00:42+00:00,[],None
281,https://github.com/hQian2718/M152A.git,2024-03-05 20:29:47+00:00,CS M152A at UCLA. verilog on Basys 3 FPGA.,0,hQian2718/M152A,767744776,Verilog,M152A,51790,0,2024-03-26 04:44:35+00:00,[],None
282,https://github.com/ay-tony/LAS32.git,2024-03-12 16:06:21+00:00,A cpu based on spinalHDL implements Loongarch 32-bits Reduced ISA,0,ay-tony/LAS32,771059673,Verilog,LAS32,356,0,2024-03-28 15:45:32+00:00,[],None
283,https://github.com/FranciscoCSUN/tt06-verilog-digital-lock.git,2024-03-14 22:03:58+00:00,,0,FranciscoCSUN/tt06-verilog-digital-lock,772279662,Verilog,tt06-verilog-digital-lock,58,0,2024-03-14 22:17:40+00:00,[],https://api.github.com/licenses/apache-2.0
284,https://github.com/andreibelov/verilog_basics.git,2024-03-10 14:04:28+00:00,,0,andreibelov/verilog_basics,769945968,Verilog,verilog_basics,5982,0,2024-03-10 14:46:13+00:00,[],None
285,https://github.com/alebal123bal/FPU_8.git,2024-03-09 11:09:29+00:00,"8 bit Floating Point Unit. Supports Addition, Subtraction, Multiply, Divide. Supports IEEE 754 Rounding Modes and Exceptions",0,alebal123bal/FPU_8,769537717,Verilog,FPU_8,26,0,2024-03-09 11:14:49+00:00,[],None
286,https://github.com/jk2102/tt06-csit-luks.git,2024-03-07 10:22:13+00:00,,1,jk2102/tt06-csit-luks,768567552,Verilog,tt06-csit-luks,3374,0,2024-03-14 12:39:42+00:00,[],https://api.github.com/licenses/apache-2.0
287,https://github.com/malikshanaah1999/USB_RTL_Design.git,2024-03-05 20:48:51+00:00,,0,malikshanaah1999/USB_RTL_Design,767751625,Verilog,USB_RTL_Design,61,0,2024-03-05 20:51:48+00:00,[],None
288,https://github.com/JiangShitong/uart2iic.git,2024-03-05 20:02:02+00:00,,0,JiangShitong/uart2iic,767734020,Verilog,uart2iic,13,0,2024-03-05 20:04:03+00:00,[],None
289,https://github.com/milosevicrastko/seven-seg-display-driver-for-bootleg-fpga.git,2024-03-08 01:48:09+00:00,This was used as a wrapper for easier access to all the pins on bootleg chineese half working fpga board,0,milosevicrastko/seven-seg-display-driver-for-bootleg-fpga,768928718,Verilog,seven-seg-display-driver-for-bootleg-fpga,4,0,2024-03-08 01:52:33+00:00,[],None
290,https://github.com/blackheartez/weiqian.git,2024-03-07 16:58:29+00:00,a easy soc based Cortex-M0 ,0,blackheartez/weiqian,768749232,Verilog,weiqian,202,0,2024-03-07 17:06:49+00:00,[],None
291,https://github.com/heesang-chae/7seg-calculator.git,2024-03-08 07:44:28+00:00,,0,heesang-chae/7seg-calculator,769030328,Verilog,7seg-calculator,8,0,2024-03-08 07:52:38+00:00,[],None
292,https://github.com/Dino-0625/verilog_2022_preliminary_JAM.git,2024-03-08 12:44:44+00:00,,0,Dino-0625/verilog_2022_preliminary_JAM,769145550,Verilog,verilog_2022_preliminary_JAM,7419,0,2024-03-08 12:46:03+00:00,[],None
293,https://github.com/CEStafford01/tt06-verilog-template.git,2024-03-07 17:26:59+00:00,,0,CEStafford01/tt06-verilog-template,768762527,Verilog,tt06-verilog-template,31,0,2024-03-07 17:44:10+00:00,[],https://api.github.com/licenses/apache-2.0
294,https://github.com/aaaa4234/NYCU_ICLAB_2023_FALL.git,2024-03-10 08:35:42+00:00,,0,aaaa4234/NYCU_ICLAB_2023_FALL,769850021,Verilog,NYCU_ICLAB_2023_FALL,18870,0,2024-03-10 11:48:38+00:00,[],None
295,https://github.com/BigBroPearl/Modulos-diseno-sistemas-digitales.git,2024-03-08 21:48:51+00:00,,0,BigBroPearl/Modulos-diseno-sistemas-digitales,769353522,Verilog,Modulos-diseno-sistemas-digitales,4,0,2024-03-08 22:15:32+00:00,[],None
296,https://github.com/aviddd/caravel_user_project.git,2024-03-08 14:20:47+00:00,,0,aviddd/caravel_user_project,769187594,Verilog,caravel_user_project,11927,0,2024-03-08 14:21:26+00:00,[],https://api.github.com/licenses/apache-2.0
297,https://github.com/yusufarsln98/mips-processor.git,2024-03-09 11:31:33+00:00,,0,yusufarsln98/mips-processor,769543868,Verilog,mips-processor,523,0,2024-03-09 11:53:23+00:00,[],None
298,https://github.com/vaishnavam112/FSM-Mealy-sequence-detector.git,2024-03-09 19:38:01+00:00, RTL design for a Mealy non-overlapping and overlapping sequence detector to detect  sequence 101.,0,vaishnavam112/FSM-Mealy-sequence-detector,769692877,Verilog,FSM-Mealy-sequence-detector,948,0,2024-03-09 19:40:24+00:00,[],None
299,https://github.com/domgetter/minimal_nrom.git,2024-03-09 00:45:08+00:00,An minimal implementation of NROM for the Everdrive N8 Pro,0,domgetter/minimal_nrom,769394220,Verilog,minimal_nrom,23,0,2024-03-09 00:53:21+00:00,[],https://api.github.com/licenses/mit
300,https://github.com/A1K-gL/single-cycle-cpu-design.git,2024-03-11 14:41:45+00:00,,0,A1K-gL/single-cycle-cpu-design,770431881,Verilog,single-cycle-cpu-design,2,0,2024-03-11 14:48:49+00:00,[],None
301,https://github.com/kellynanou/DES.git,2024-03-11 12:09:43+00:00,eek course des algorithm,0,kellynanou/DES,770355404,Verilog,DES,25,0,2024-03-11 12:11:08+00:00,[],None
302,https://github.com/ahmedzakaria639/test2.git,2024-03-12 08:51:14+00:00,,0,ahmedzakaria639/test2,770837279,Verilog,test2,5,0,2024-03-12 08:53:19+00:00,[],None
303,https://github.com/lkzs2003/Individual-project-SCK.git,2024-03-12 19:58:10+00:00,,0,lkzs2003/Individual-project-SCK,771163678,Verilog,Individual-project-SCK,536,0,2024-03-12 19:58:54+00:00,[],None
304,https://github.com/wleen0/lightflow_disturb.git,2024-03-12 11:54:58+00:00,Set up a debounce button as an interrupt signal to pause the light motion,0,wleen0/lightflow_disturb,770923187,Verilog,lightflow_disturb,1443,0,2024-03-13 08:34:55+00:00,[],None
305,https://github.com/htrein/Trabalhos-UFRGS.git,2024-03-13 19:47:49+00:00,Alguns trabalhos finais de disciplinas cursadas.,0,htrein/Trabalhos-UFRGS,771705725,Verilog,Trabalhos-UFRGS,4463,0,2024-03-13 20:00:08+00:00,[],None
306,https://github.com/Rudizzle2000/VLSI-II-Projects.git,2024-03-09 19:01:58+00:00,,0,Rudizzle2000/VLSI-II-Projects,769683445,Verilog,VLSI-II-Projects,30,0,2024-03-09 19:13:52+00:00,[],None
307,https://github.com/phillipmmarlowe/tt06-verilog-fulladder_delay.git,2024-03-06 22:12:23+00:00,"FullAdder with hardened a_in, b_in, along with carry in and out",0,phillipmmarlowe/tt06-verilog-fulladder_delay,768328907,Verilog,tt06-verilog-fulladder_delay,19194,0,2024-03-08 12:28:27+00:00,[],https://api.github.com/licenses/apache-2.0
308,https://github.com/yuan0404/NYCU-DigitalCircuitLab-Snake.git,2024-03-12 13:39:09+00:00,,0,yuan0404/NYCU-DigitalCircuitLab-Snake,770982954,Verilog,NYCU-DigitalCircuitLab-Snake,19224,0,2024-03-14 06:12:41+00:00,[],None
309,https://github.com/SailajaPeddakotla/DualPort-RAM.git,2024-03-14 05:14:05+00:00,It is about DualPort RAM where the RAM consists for 2 ports which can read and write the data simultaneously.,0,SailajaPeddakotla/DualPort-RAM,771868391,Verilog,DualPort-RAM,429,0,2024-03-14 05:20:49+00:00,[],https://api.github.com/licenses/gpl-3.0
310,https://github.com/YOTOTOY/Cortex-M0-DualCore-DMA.git,2024-03-11 12:13:36+00:00,,0,YOTOTOY/Cortex-M0-DualCore-DMA,770357204,Verilog,Cortex-M0-DualCore-DMA,6805,0,2024-03-11 12:18:18+00:00,[],None
311,https://github.com/ishassharma/FPGA-Based-Snake-Game-Prototype.git,2024-03-14 03:42:20+00:00,Built a prototype that implements the basic functionality of the Snake arcade game using the DE1-SoC FPGA and a VGA Monitor interface.,0,ishassharma/FPGA-Based-Snake-Game-Prototype,771842563,Verilog,FPGA-Based-Snake-Game-Prototype,258072,0,2024-03-14 08:46:09+00:00,[],None
312,https://github.com/mmdnmz/RISC-V-in-Verilog.git,2024-03-12 13:29:22+00:00,"Hardware implementation of RISC-V in ModelSim using Verilog hardware description language, in a Multicycle fashion.",0,mmdnmz/RISC-V-in-Verilog,770978235,Verilog,RISC-V-in-Verilog,400,0,2024-03-16 12:14:26+00:00,[],None
313,https://github.com/Prajwal-Ramachandra/Non-Restoring-Division.git,2024-03-15 10:19:14+00:00,16-bit non-restoring division using iverilog.,0,Prajwal-Ramachandra/Non-Restoring-Division,772504160,Verilog,Non-Restoring-Division,4,0,2024-03-15 10:21:05+00:00,[],None
314,https://github.com/lgxi24/FPGA-Gold-Miner.git,2024-03-05 19:03:42+00:00,,0,lgxi24/FPGA-Gold-Miner,767710922,Verilog,FPGA-Gold-Miner,27915,0,2024-03-14 14:51:40+00:00,[],None
315,https://github.com/fifteenhex/stn2hdmi.git,2024-03-08 14:03:06+00:00,Watch as I demonstrate I have no idea about system verilog and/or hardware design.,0,fifteenhex/stn2hdmi,769179357,Verilog,stn2hdmi,27,0,2024-03-15 16:37:04+00:00,[],https://api.github.com/licenses/gpl-3.0
316,https://github.com/pranav-avn/Verilog.git,2024-03-13 13:48:12+00:00,,0,pranav-avn/Verilog,771543104,Verilog,Verilog,51,0,2024-03-13 15:42:27+00:00,[],None
317,https://github.com/Babdan/CompEngineeringBscSemester6.git,2024-03-15 12:29:06+00:00,Backups and notes,0,Babdan/CompEngineeringBscSemester6,772555176,Verilog,CompEngineeringBscSemester6,32,0,2024-03-15 12:34:24+00:00,[],None
318,https://github.com/shuvojitss/verilog.git,2024-03-11 17:04:39+00:00,,0,shuvojitss/verilog,770504457,Verilog,verilog,2580,0,2024-03-11 17:05:30+00:00,[],None
319,https://github.com/paaban25/SPI_Slave_Mux.git,2024-03-13 18:14:26+00:00,,0,paaban25/SPI_Slave_Mux,771667995,Verilog,SPI_Slave_Mux,7,0,2024-04-11 09:44:00+00:00,[],None
320,https://github.com/BBO-cmd/Unified_datapath_controller.git,2024-03-10 08:57:42+00:00,2024 Deep Learning Hardware Deployment Internship,0,BBO-cmd/Unified_datapath_controller,769855602,Verilog,Unified_datapath_controller,69,0,2024-03-10 12:58:51+00:00,[],None
321,https://github.com/AleSaav/PPU-for-RISC-V-Instructions.git,2024-03-14 19:16:11+00:00,This repository contains the implementation and simulation in Verilog of a 5 stage pipeline CPU using RISCV Architecture.,0,AleSaav/PPU-for-RISC-V-Instructions,772224252,Verilog,PPU-for-RISC-V-Instructions,71,0,2024-03-14 20:28:46+00:00,[],None
322,https://github.com/minhuju/lint.git,2024-03-05 01:06:28+00:00,,0,minhuju/lint,767259240,Verilog,lint,10,0,2024-03-05 01:10:08+00:00,[],None
323,https://github.com/gary06548/Single-core-CPU.git,2024-03-05 09:54:22+00:00,,0,gary06548/Single-core-CPU,767442434,Verilog,Single-core-CPU,15,0,2024-03-05 10:00:57+00:00,[],None
324,https://github.com/swati2026/UART.git,2024-03-05 13:29:57+00:00,,0,swati2026/UART,767538972,Verilog,UART,4,0,2024-03-05 13:43:59+00:00,[],None
325,https://github.com/riy-1/noise-cancle-asic.git,2024-03-06 06:37:25+00:00,,0,riy-1/noise-cancle-asic,767927854,Verilog,noise-cancle-asic,11927,0,2024-03-06 06:38:07+00:00,[],https://api.github.com/licenses/apache-2.0
326,https://github.com/aviddd/Caravel_AES.git,2024-03-07 19:55:50+00:00,,0,aviddd/Caravel_AES,768823054,Verilog,Caravel_AES,11927,0,2024-03-07 19:56:29+00:00,[],https://api.github.com/licenses/apache-2.0
327,https://github.com/taric49/BullsCow-FPGA.git,2024-03-08 10:44:06+00:00,this project is written in verilog in order to implement Bulls and Cows game,0,taric49/BullsCow-FPGA,769098390,Verilog,BullsCow-FPGA,7,0,2024-03-08 10:48:30+00:00,[],None
328,https://github.com/omar1405/Parallel_Fibonacci_LFSR.git,2024-03-08 08:26:01+00:00,,0,omar1405/Parallel_Fibonacci_LFSR,769045383,Verilog,Parallel_Fibonacci_LFSR,158,0,2024-03-09 14:59:16+00:00,[],None
329,https://github.com/Parathps7/5-stage-pipeline-MIPS-32-bit-processor.git,2024-03-09 04:58:18+00:00,,0,Parathps7/5-stage-pipeline-MIPS-32-bit-processor,769443400,Verilog,5-stage-pipeline-MIPS-32-bit-processor,235,0,2024-03-09 04:59:26+00:00,[],None
330,https://github.com/pranizuky/Verilog_memory_implementations.git,2024-03-10 07:11:56+00:00,,0,pranizuky/Verilog_memory_implementations,769829740,Verilog,Verilog_memory_implementations,27,0,2024-03-10 07:30:49+00:00,[],None
331,https://github.com/johnathan-convertino-afrl/bus_block_ram.git,2024-03-11 14:57:59+00:00,Block RAM with various bus interfaces,0,johnathan-convertino-afrl/bus_block_ram,770440463,Verilog,bus_block_ram,6,0,2024-03-11 14:58:26+00:00,[],https://api.github.com/licenses/mit
332,https://github.com/AndreSantiagoCorreia/KingdomsBattle.git,2024-03-11 22:49:49+00:00,Real-time multiplayer card game,0,AndreSantiagoCorreia/KingdomsBattle,770645356,Verilog,KingdomsBattle,55593,0,2024-03-11 22:54:04+00:00,[],None
333,https://github.com/Bethexone/vivado.git,2024-03-09 00:52:20+00:00,,0,Bethexone/vivado,769395544,Verilog,vivado,45,0,2024-03-11 01:18:23+00:00,[],None
334,https://github.com/kirk-ah/RegisterStack-CPU-Architecture.git,2024-03-12 01:46:42+00:00,,0,kirk-ah/RegisterStack-CPU-Architecture,770693563,Verilog,RegisterStack-CPU-Architecture,3186,0,2024-03-12 01:49:58+00:00,[],None
335,https://github.com/JuanMYB/Hardware-reconfigurable-control-almacenes.git,2024-03-11 09:09:01+00:00,,0,JuanMYB/Hardware-reconfigurable-control-almacenes,770272871,Verilog,Hardware-reconfigurable-control-almacenes,78,0,2024-03-11 09:27:25+00:00,[],None
336,https://github.com/eirc0329/Logic-Design-Lab.git,2024-03-12 06:45:26+00:00,,0,eirc0329/Logic-Design-Lab,770785813,Verilog,Logic-Design-Lab,11662,0,2024-03-12 09:51:45+00:00,[],None
337,https://github.com/MoonGrt/FPGA_calculator.git,2024-03-12 03:04:23+00:00,,0,MoonGrt/FPGA_calculator,770716692,Verilog,FPGA_calculator,4702,0,2024-03-12 03:12:20+00:00,[],https://api.github.com/licenses/mit
338,https://github.com/lhr125497/lhrrr.git,2024-03-13 11:26:12+00:00,,0,lhr125497/lhrrr,771479346,Verilog,lhrrr,477,0,2024-03-13 11:32:03+00:00,[],None
339,https://github.com/PriyanshuRajvishal103/iverilog.git,2024-03-11 14:34:06+00:00,,0,PriyanshuRajvishal103/iverilog,770427686,Verilog,iverilog,4,0,2024-03-12 14:59:18+00:00,[],None
340,https://github.com/polo880/QR_Engine.git,2024-03-13 13:01:31+00:00,,0,polo880/QR_Engine,771521191,Verilog,QR_Engine,49516,0,2024-03-13 13:02:52+00:00,[],None
341,https://github.com/hustwuying/fft.git,2024-03-15 07:52:27+00:00,,0,hustwuying/fft,772444916,Verilog,fft,5,0,2024-03-15 08:00:06+00:00,[],None
342,https://github.com/shun6-6/UART_Pro.git,2024-03-15 11:58:56+00:00,,0,shun6-6/UART_Pro,772543320,Verilog,UART_Pro,7,0,2024-03-15 11:59:46+00:00,[],None
343,https://github.com/johnathan-convertino-afrl/bus_uart.git,2024-03-11 15:01:16+00:00,UART BUS device that is Wishbone and Axi compatible. Uses Xilinx UART Lite register map.,0,johnathan-convertino-afrl/bus_uart,770442140,Verilog,bus_uart,1072,0,2024-03-11 15:01:34+00:00,[],https://api.github.com/licenses/mit
344,https://github.com/sulvento/ursinus_cpu.git,2024-03-08 02:06:41+00:00,Ursinus CPU project,0,sulvento/ursinus_cpu,768933701,Verilog,ursinus_cpu,161,0,2024-03-08 16:06:35+00:00,[],None
345,https://github.com/r-biswas/digitalSystem_project1.git,2024-03-13 11:31:02+00:00,,0,r-biswas/digitalSystem_project1,771481492,Verilog,digitalSystem_project1,639,0,2024-03-13 11:35:09+00:00,[],None
346,https://github.com/tebina/Fortuna-CSPRNG.git,2024-03-13 17:06:25+00:00,Hardware implementation of the Fortuna PRNG algorithm,0,tebina/Fortuna-CSPRNG,771638153,Verilog,Fortuna-CSPRNG,196,0,2024-03-20 15:18:35+00:00,[],https://api.github.com/licenses/mit
347,https://github.com/Michellechua/DSL_Michelle.git,2024-03-13 04:56:27+00:00,,0,Michellechua/DSL_Michelle,771324573,Verilog,DSL_Michelle,27,0,2024-03-13 05:33:12+00:00,[],None
348,https://github.com/marinPh/EmbsysRepo.git,2024-03-12 11:43:29+00:00,,0,marinPh/EmbsysRepo,770918007,Verilog,EmbsysRepo,118513,0,2024-03-14 10:56:05+00:00,[],None
349,https://github.com/otr1v/verilog.git,2024-03-13 20:21:31+00:00,,0,otr1v/verilog,771718019,Verilog,verilog,7,0,2024-03-14 11:42:35+00:00,[],None
350,https://github.com/dodlido/vlib.git,2024-03-10 21:34:17+00:00,Verilog common modules library,0,dodlido/vlib,770083599,Verilog,vlib,22,0,2024-03-10 21:35:22+00:00,[],None
351,https://github.com/KomaliKomali/100_days_of_RTL.git,2024-03-11 17:19:31+00:00,,0,KomaliKomali/100_days_of_RTL,770512304,Verilog,100_days_of_RTL,248,0,2024-03-12 13:25:22+00:00,[],None
352,https://github.com/NguyenHaiMinh-UIT/RISC-V_pipeline.git,2024-03-15 04:09:35+00:00,risc-v rv32I pipeline 5 stages support branch prediction for implementation purpose,0,NguyenHaiMinh-UIT/RISC-V_pipeline,772373887,Verilog,RISC-V_pipeline,22,0,2024-03-15 17:19:45+00:00,[],None
353,https://github.com/joseaponte/Verilog.git,2024-03-13 19:07:13+00:00,Verilog ,0,joseaponte/Verilog,771689892,Verilog,Verilog,4,0,2024-03-13 20:42:46+00:00,[],None
354,https://github.com/willpritch/374cpu.git,2024-03-14 14:28:35+00:00,,0,willpritch/374cpu,772096482,Verilog,374cpu,16,0,2024-03-14 14:35:29+00:00,[],None
355,https://github.com/wleen0/uart_tr.git,2024-03-13 09:04:11+00:00,Embarking on a journey through the UART transmission realm,0,wleen0/uart_tr,771415876,Verilog,uart_tr,201,0,2024-03-17 17:56:21+00:00,[],None
356,https://github.com/MrXP0108/VerilogPractice.git,2024-03-15 18:38:54+00:00,,0,MrXP0108/VerilogPractice,772715081,Verilog,VerilogPractice,6,0,2024-03-15 18:53:01+00:00,[],None
357,https://github.com/vaishnavam112/memory-design-dual-port-ram.git,2024-03-09 20:07:54+00:00,RTL design for a Synchronous Dual Port RAM of  size 32 x 8 bit.,0,vaishnavam112/memory-design-dual-port-ram,769700337,Verilog,memory-design-dual-port-ram,483,0,2024-03-09 20:09:42+00:00,[],None
358,https://github.com/Daniel20010822/NSYSU-LBP.git,2024-03-07 15:48:48+00:00,NSYSU Project,0,Daniel20010822/NSYSU-LBP,768715772,Verilog,NSYSU-LBP,8226,0,2024-03-10 05:44:29+00:00,[],None
359,https://github.com/vaishnavam112/datapath-and-controller.git,2024-03-09 19:58:41+00:00,RTL design for 10101 overlapping sequence  detector controlled data bus. Verify the design.,0,vaishnavam112/datapath-and-controller,769698095,Verilog,datapath-and-controller,450,0,2024-03-09 20:00:00+00:00,[],None
360,https://github.com/prateek-0328/VDF_group03.git,2024-03-11 13:54:18+00:00,Electric Billing system ,1,prateek-0328/VDF_group03,770406416,Verilog,VDF_group03,5,0,2024-03-11 17:13:26+00:00,[],None
361,https://github.com/mnastaj/VHDL-Projects.git,2024-03-11 19:55:24+00:00,,0,mnastaj/VHDL-Projects,770583461,Verilog,VHDL-Projects,386,0,2024-03-11 20:41:13+00:00,[],None
362,https://github.com/fabiansferencz/unit-addr-decoder-4-sw-v-design.git,2024-03-12 09:39:12+00:00,,0,fabiansferencz/unit-addr-decoder-4-sw-v-design,770859584,Verilog,unit-addr-decoder-4-sw-v-design,13,0,2024-03-12 09:39:48+00:00,[],None
363,https://github.com/rxhulllll/ROUTER-1X3-DESIGN.git,2024-03-12 14:44:46+00:00,This is my first project on GitHub.,0,rxhulllll/ROUTER-1X3-DESIGN,771017643,Verilog,ROUTER-1X3-DESIGN,10,0,2024-03-12 14:47:06+00:00,[],None
364,https://github.com/Harsh-patil28/ADIC.git,2024-03-13 06:16:31+00:00,,0,Harsh-patil28/ADIC,771349917,Verilog,ADIC,610,0,2024-03-13 06:21:09+00:00,[],None
365,https://github.com/dvb-ece-cpp/lecture7.git,2024-03-12 19:41:38+00:00,,0,dvb-ece-cpp/lecture7,771157518,Verilog,lecture7,1,0,2024-03-12 19:50:43+00:00,[],None
366,https://github.com/shazzykazzyz/COMPSYS701.git,2024-03-12 23:36:37+00:00,GitHub Repo for Group 15,0,shazzykazzyz/COMPSYS701,771234972,Verilog,COMPSYS701,27596,0,2024-03-13 00:56:59+00:00,[],None
367,https://github.com/PinakiMohanty/Design-and-Verification-of-5-stage-32-bit-RISC-Processor.git,2024-03-05 06:26:29+00:00,"About Implementing a 32-bit RISC processor entails designing and verifying its functionality across five stages: instruction fetch, decode, execute, memory, and writeback. This project encompasses the meticulous development and rigorous testing of a sophisticated processor architecture to ensure efficient performance and reliability.",0,PinakiMohanty/Design-and-Verification-of-5-stage-32-bit-RISC-Processor,767355149,Verilog,Design-and-Verification-of-5-stage-32-bit-RISC-Processor,2802,0,2024-03-05 06:28:33+00:00,[],None
368,https://github.com/krish-shahh/ec311lab1.git,2024-03-05 21:39:28+00:00,,0,krish-shahh/ec311lab1,767769271,Verilog,ec311lab1,4,0,2024-03-05 21:40:07+00:00,[],None
369,https://github.com/RTCartist/Differential-Neuromorphic-Computing.git,2024-03-06 05:11:41+00:00,,0,RTCartist/Differential-Neuromorphic-Computing,767899481,Verilog,Differential-Neuromorphic-Computing,13625,0,2024-03-06 05:14:18+00:00,[],https://api.github.com/licenses/apache-2.0
370,https://github.com/patsacbghub/spm_caravel_user_project.git,2024-03-06 08:13:04+00:00,,0,patsacbghub/spm_caravel_user_project,767963407,Verilog,spm_caravel_user_project,11927,0,2024-03-06 08:13:47+00:00,[],https://api.github.com/licenses/apache-2.0
371,https://github.com/FPGAmaster-wyc/test.git,2024-03-05 03:49:42+00:00,测试仓库,0,FPGAmaster-wyc/test,767307122,Verilog,test,5462,0,2024-03-05 09:00:44+00:00,[],None
372,https://github.com/Sanchit-Gupta10/adder_caravel.git,2024-03-06 17:55:40+00:00,making a 4-bit full adder circuit for understanding the caravel soc environment,0,Sanchit-Gupta10/adder_caravel,768232780,Verilog,adder_caravel,11927,0,2024-03-06 17:56:20+00:00,[],https://api.github.com/licenses/apache-2.0
373,https://github.com/durgesh-04/fifoSynAsyn.git,2024-03-06 15:16:00+00:00,,0,durgesh-04/fifoSynAsyn,768156558,Verilog,fifoSynAsyn,7,0,2024-03-06 15:18:45+00:00,[],None
374,https://github.com/djuara-rbz/tt_spi_pwm.git,2024-03-05 11:02:25+00:00,This is a test repository for tiny tape out process,0,djuara-rbz/tt_spi_pwm,767472636,Verilog,tt_spi_pwm,173,0,2024-03-13 11:57:06+00:00,[],https://api.github.com/licenses/apache-2.0
375,https://github.com/LatchedMicrobe/Projeto---IHS.git,2024-03-15 20:57:59+00:00,Projeto de implementação de driver.,0,LatchedMicrobe/Projeto---IHS,772760727,Verilog,Projeto---IHS,4477,0,2024-03-20 20:45:59+00:00,[],None
376,https://github.com/BonelessPi/URCPU-JJA.git,2024-03-12 18:04:07+00:00,,0,BonelessPi/URCPU-JJA,771117169,Verilog,URCPU-JJA,187,0,2024-03-12 18:52:03+00:00,[],None
377,https://github.com/Tarakaprabu/100-days-of-rtl-coding.git,2024-03-13 17:04:59+00:00,,0,Tarakaprabu/100-days-of-rtl-coding,771637522,Verilog,100-days-of-rtl-coding,393,0,2024-03-23 04:19:46+00:00,[],None
378,https://github.com/jxes993409/2024-Spring-Advanced-SoC-Design.git,2024-03-13 06:22:07+00:00,,0,jxes993409/2024-Spring-Advanced-SoC-Design,771351969,Verilog,2024-Spring-Advanced-SoC-Design,6285,0,2024-03-13 06:51:06+00:00,[],None
379,https://github.com/ahmedqamesh/mopshub_readout.git,2024-03-08 08:26:42+00:00,,0,ahmedqamesh/mopshub_readout,769045634,Verilog,mopshub_readout,6708,0,2024-03-08 08:28:35+00:00,[],
380,https://github.com/Shanmukha190602/Sequential_RTLDay1.git,2024-03-06 05:16:33+00:00,,0,Shanmukha190602/Sequential_RTLDay1,767900882,Verilog,Sequential_RTLDay1,3,0,2024-03-06 05:17:09+00:00,[],None
381,https://github.com/vyom-elan/Caravel_Counter_final.git,2024-03-07 09:23:03+00:00,Final,0,vyom-elan/Caravel_Counter_final,768541636,Verilog,Caravel_Counter_final,55696,0,2024-03-07 09:36:05+00:00,[],https://api.github.com/licenses/apache-2.0
382,https://github.com/Dino-0625/verilog_2015_preliminary_SET.git,2024-03-08 12:42:46+00:00,,0,Dino-0625/verilog_2015_preliminary_SET,769144790,Verilog,verilog_2015_preliminary_SET,932,0,2024-03-08 12:43:57+00:00,[],None
383,https://github.com/gustavoaureliano/PCS3115.git,2024-03-08 15:32:24+00:00,Conteúdo de Sistemas Digitais 1,0,gustavoaureliano/PCS3115,769219108,Verilog,PCS3115,4193,0,2024-03-08 15:37:30+00:00,[],https://api.github.com/licenses/mit
384,https://github.com/vaishnavam112/combinational-circuit-using-control-blocks.git,2024-03-09 17:55:51+00:00,Design and verify 4:1 Mux using Verilog if and case  constructs.,0,vaishnavam112/combinational-circuit-using-control-blocks,769664243,Verilog,combinational-circuit-using-control-blocks,353,0,2024-03-09 18:07:10+00:00,[],None
385,https://github.com/SuNsHiNe-75/HDL_hw3.git,2024-03-11 03:50:13+00:00,Hardware Description Language_Homework 3,0,SuNsHiNe-75/HDL_hw3,770166893,Verilog,HDL_hw3,1193,0,2024-03-11 03:51:58+00:00,[],None
386,https://github.com/riseofphoenix7/AHB_APB.git,2024-03-11 20:09:59+00:00,,0,riseofphoenix7/AHB_APB,770589819,Verilog,AHB_APB,5,0,2024-03-11 20:20:22+00:00,[],None
387,https://github.com/johnathan-convertino-afrl/dc_block_ram.git,2024-03-11 14:59:12+00:00,Dual Clock Block RAM with write enable and file initialization.,0,johnathan-convertino-afrl/dc_block_ram,770441063,Verilog,dc_block_ram,5,0,2024-03-11 14:59:33+00:00,[],https://api.github.com/licenses/mit
388,https://github.com/Basavakirana/Router-1-3-Design.git,2024-03-10 15:46:58+00:00,Design of Router 1*3 using Verilog,0,Basavakirana/Router-1-3-Design,769981340,Verilog,Router-1-3-Design,1074,0,2024-03-10 16:01:53+00:00,[],None
389,https://github.com/hiyunnie/HDLBits-Verilog-Practice.git,2024-03-12 09:11:05+00:00,,0,hiyunnie/HDLBits-Verilog-Practice,770846501,Verilog,HDLBits-Verilog-Practice,3,0,2024-03-12 10:05:49+00:00,[],None
390,https://github.com/mohamed-most/SPI-MASTER_SLAVE.git,2024-03-12 03:48:26+00:00,,0,mohamed-most/SPI-MASTER_SLAVE,770729245,Verilog,SPI-MASTER_SLAVE,3929,0,2024-03-12 03:52:46+00:00,[],None
391,https://github.com/floriansaqipi/24-bit-CPU-Verilog.git,2024-03-12 18:26:23+00:00,,1,floriansaqipi/24-bit-CPU-Verilog,771127463,Verilog,24-bit-CPU-Verilog,494,0,2024-03-12 18:26:31+00:00,[],None
392,https://github.com/AgnayS/Unicycle.git,2024-03-14 03:17:20+00:00,Computer Architecture Project - Winter 2023,0,AgnayS/Unicycle,771835546,Verilog,Unicycle,22536,0,2024-03-14 03:18:34+00:00,[],https://api.github.com/licenses/gpl-3.0
393,https://github.com/cp024s/16-b-Divider.git,2024-03-14 03:14:46+00:00,16 bit binary division using restoring algorithm,0,cp024s/16-b-Divider,771834796,Verilog,16-b-Divider,7,0,2024-03-14 03:19:58+00:00,[],https://api.github.com/licenses/mit
394,https://github.com/manojlopekovic/riscv_subset_cpu.git,2024-03-11 10:05:28+00:00,,0,manojlopekovic/riscv_subset_cpu,770297925,Verilog,riscv_subset_cpu,8,0,2024-03-13 14:07:33+00:00,[],None
395,https://github.com/d4nny815/RISCV-Pipeline-FPGA.git,2024-03-12 17:55:06+00:00,,0,d4nny815/RISCV-Pipeline-FPGA,771113144,Verilog,RISCV-Pipeline-FPGA,117309,0,2024-03-14 04:44:08+00:00,[],None
396,https://github.com/b2210356045/Integrated-Combat-Management-System.git,2024-03-14 21:13:41+00:00,ICMS includes Advanced Radar and Threat Assessment Unit (ARTAU) and Environmental and Combat Support Unit (ECSU) for Turkish Combat Aircraft KAAN,0,b2210356045/Integrated-Combat-Management-System,772265376,Verilog,Integrated-Combat-Management-System,4,0,2024-03-14 21:34:18+00:00,[],None
397,https://github.com/VimleshAsti/vsd01.git,2024-03-14 18:21:29+00:00,,0,VimleshAsti/vsd01,772203071,Verilog,vsd01,3339,0,2024-03-14 19:12:32+00:00,[],None
398,https://github.com/MuhammadBilalKhan0006/Circle-Drawing-Verilog-HDL.git,2024-03-15 19:17:34+00:00,,0,MuhammadBilalKhan0006/Circle-Drawing-Verilog-HDL,772729049,Verilog,Circle-Drawing-Verilog-HDL,448,0,2024-03-15 19:19:23+00:00,[],None
399,https://github.com/busraasahin/yaz-staj-.git,2024-03-13 09:19:40+00:00,,0,busraasahin/yaz-staj-,771423185,Verilog,yaz-staj-,90,0,2024-03-13 09:23:26+00:00,[],None
400,https://github.com/arthurmo56/ArquiteturadeComputadores1.git,2024-03-15 11:49:17+00:00,Este repositório abrange um amplo espectro de tópicos em arquitetura de computadores aprendidos durante a disciplina.,0,arthurmo56/ArquiteturadeComputadores1,772539590,Verilog,ArquiteturadeComputadores1,2820,0,2024-03-15 12:38:17+00:00,"['assembly', 'logisim', 'verilog']",None
401,https://github.com/godwokeh/verilog-homework.git,2024-03-13 13:41:00+00:00,,0,godwokeh/verilog-homework,771539454,Verilog,verilog-homework,101,0,2024-03-14 00:20:07+00:00,[],None
402,https://github.com/RomeoMe5/ddlm_riscv.git,2024-03-15 11:37:41+00:00,,0,RomeoMe5/ddlm_riscv,772535080,Verilog,ddlm_riscv,126817,0,2024-03-15 11:40:14+00:00,[],https://api.github.com/licenses/mit
403,https://github.com/IC-huanglc/xilinx_prj.git,2024-03-13 05:46:41+00:00,xilinx vivado/sdk/microblaze projects,0,IC-huanglc/xilinx_prj,771339931,Verilog,xilinx_prj,9571,0,2024-03-25 08:55:13+00:00,[],None
404,https://github.com/ziahmedshah/Inter_IntegratedCircuit-I2C.git,2024-03-06 18:16:07+00:00,,0,ziahmedshah/Inter_IntegratedCircuit-I2C,768242991,Verilog,Inter_IntegratedCircuit-I2C,241,0,2024-03-19 08:13:46+00:00,[],None
405,https://github.com/Zachamus/SHA256.git,2024-03-05 00:49:02+00:00,Verilog Implementation of SHA256 hash function,0,Zachamus/SHA256,767254549,Verilog,SHA256,525,0,2024-04-02 05:56:24+00:00,[],None
406,https://github.com/wjdalswl-airair/Digital-logic-circuit.git,2024-03-10 12:46:38+00:00,,0,wjdalswl-airair/Digital-logic-circuit,769920967,Verilog,Digital-logic-circuit,24,0,2024-04-02 10:09:59+00:00,[],None
407,https://github.com/nthuyouwei/asoclab.git,2024-03-09 15:23:44+00:00,,0,nthuyouwei/asoclab,769616029,Verilog,asoclab,45952,0,2024-04-04 17:41:17+00:00,[],None
408,https://github.com/zhanqirui/LoongArch.git,2024-03-09 06:26:16+00:00,a repo to record process of learning LoongArch,0,zhanqirui/LoongArch,769463348,Verilog,LoongArch,44,0,2024-03-09 06:32:49+00:00,[],None
409,https://github.com/pedrothiag/verilog.git,2024-03-15 16:29:52+00:00,Projetos da disciplina de Laboratório de Circuitos Digitais desenvolvidos em FPGA utilizando Verilog,0,pedrothiag/verilog,772661837,Verilog,verilog,11724,0,2024-03-15 16:32:03+00:00,[],None
410,https://github.com/BhattSoham/RISCV-HDP.git,2024-03-06 03:48:48+00:00,Hardware Design Program Hosting By VLSI System Design (https://www.vlsisystemdesign.com/),0,BhattSoham/RISCV-HDP,767876730,Verilog,RISCV-HDP,44362,0,2024-04-03 19:33:44+00:00,"['assembly', 'hardware-design', 'risc-v', 'soc', 'verilog']",None
411,https://github.com/anotherAsad/AdvancedVLSIdesign.git,2024-03-06 02:13:53+00:00,Contains project submissions for Advanced VLSI Design course - Spring 2024,0,anotherAsad/AdvancedVLSIdesign,767849662,Verilog,AdvancedVLSIdesign,1811,0,2024-03-15 18:07:20+00:00,[],None
412,https://github.com/gjabile/veriloghw5.git,2024-03-15 13:19:54+00:00,,0,gjabile/veriloghw5,772576332,Verilog,veriloghw5,1,0,2024-03-15 13:20:11+00:00,[],None
413,https://github.com/KOG2k2/Simple_ALU.git,2024-03-15 13:56:14+00:00,,0,KOG2k2/Simple_ALU,772592729,Verilog,Simple_ALU,3,0,2024-03-15 14:02:30+00:00,[],None
414,https://github.com/yukinagata3184/de0_blinkL.git,2024-03-05 10:32:00+00:00,The character L blinks on the 7-segment LED at Terasic DE0 (CycloneⅢ EP3C16F484C6).,0,yukinagata3184/de0_blinkL,767459190,Verilog,de0_blinkL,76,0,2024-03-05 11:40:10+00:00,[],https://api.github.com/licenses/mit
415,https://github.com/ITI-Verilog-based-project/Convolution-Accelerator.git,2024-03-12 02:49:43+00:00,,0,ITI-Verilog-based-project/Convolution-Accelerator,770712355,Verilog,Convolution-Accelerator,17,0,2024-03-12 02:56:22+00:00,[],None
416,https://github.com/chenjunhao0315/riscv.git,2024-03-12 15:35:51+00:00,,0,chenjunhao0315/riscv,771044105,Verilog,riscv,13175,0,2024-03-12 15:39:17+00:00,[],None
417,https://github.com/wei-en/DLab-Final-Project.git,2024-03-11 16:44:27+00:00,,0,wei-en/DLab-Final-Project,770494452,Verilog,DLab-Final-Project,54,0,2024-03-11 16:45:13+00:00,[],None
418,https://github.com/CroosJJSE/riscV-pipelined-processor.git,2024-03-05 03:32:57+00:00,,0,CroosJJSE/riscV-pipelined-processor,767302321,Verilog,riscV-pipelined-processor,81,0,2024-03-05 19:26:38+00:00,[],None
419,https://github.com/ddavidqui/ELECTRONICA-DIGITAL1.git,2024-03-11 14:36:50+00:00,,0,ddavidqui/ELECTRONICA-DIGITAL1,770429242,Verilog,ELECTRONICA-DIGITAL1,2888,0,2024-03-11 14:37:10+00:00,[],None
420,https://github.com/AhmadEbrahem1/RTL-to-GLS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System-.git,2024-03-12 21:50:33+00:00,,0,AhmadEbrahem1/RTL-to-GLS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System-,771202183,Verilog,RTL-to-GLS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System-,23,0,2024-03-12 21:58:03+00:00,[],None
421,https://github.com/Dino-0625/verilog_2023_priliminary_Laser2.git,2024-03-14 06:40:32+00:00,,0,Dino-0625/verilog_2023_priliminary_Laser2,771896994,Verilog,verilog_2023_priliminary_Laser2,28259,0,2024-03-14 06:43:18+00:00,[],None
422,https://github.com/giatsos15/Microprocessors.git,2024-03-13 15:55:01+00:00,,0,giatsos15/Microprocessors,771605770,Verilog,Microprocessors,10625,0,2024-03-13 15:59:16+00:00,[],None
423,https://github.com/estamine/functions_FPGA.git,2024-03-10 16:57:12+00:00,Different functions in Verilog to program an FPGA.,0,estamine/functions_FPGA,770004550,Verilog,functions_FPGA,693,0,2024-03-14 00:33:17+00:00,[],https://api.github.com/licenses/cc0-1.0
424,https://github.com/hyesooklim/d-IBF-decoding-refinement.git,2024-03-13 04:23:17+00:00,,0,hyesooklim/d-IBF-decoding-refinement,771315480,Verilog,d-IBF-decoding-refinement,20,0,2024-03-13 05:05:37+00:00,[],None
425,https://github.com/alimahani/CTC_RoCC.git,2024-03-14 21:05:57+00:00,,0,alimahani/CTC_RoCC,772263046,Verilog,CTC_RoCC,882,0,2024-03-14 21:14:55+00:00,[],None
426,https://github.com/chinmayah/spi_protocol.git,2024-03-05 17:07:21+00:00,This repository gives the Verilog implementation of SPI Communication Protocol,0,chinmayah/spi_protocol,767651646,Verilog,spi_protocol,3,0,2024-03-05 17:30:27+00:00,[],None
427,https://github.com/WyattGahm/RV32I.git,2024-03-05 17:30:49+00:00,Pipelined RISCV 32bit in verilog. Needs work still.,0,WyattGahm/RV32I,767664957,Verilog,RV32I,8050,0,2024-03-05 17:33:32+00:00,[],None
428,https://github.com/AddankiSaiRam/Project_verilog.git,2024-03-06 07:13:32+00:00,,0,AddankiSaiRam/Project_verilog,767940829,Verilog,Project_verilog,1,0,2024-03-06 07:14:35+00:00,[],None
429,https://github.com/4teven/MIPS---pipeline.git,2024-03-06 20:11:18+00:00,MIPS pipeline,0,4teven/MIPS---pipeline,768288113,Verilog,MIPS---pipeline,7,0,2024-03-06 20:13:45+00:00,[],None
430,https://github.com/p81sunshine/Tomasula.git,2024-03-07 08:29:21+00:00,A pipline cpu using Tomasula algorithm,0,p81sunshine/Tomasula,768518169,Verilog,Tomasula,16,0,2024-03-07 08:30:08+00:00,[],None
431,https://github.com/xieninaroldan/Introduction-to-HDL.git,2024-03-08 08:26:40+00:00,,0,xieninaroldan/Introduction-to-HDL,769045624,Verilog,Introduction-to-HDL,8,0,2024-03-08 08:31:09+00:00,[],https://api.github.com/licenses/apache-2.0
432,https://github.com/vaishnavam112/t-flipflop.git,2024-03-09 18:28:27+00:00,"Design and verify the negative edge triggered t flip flop, and t flip flop using d flip flop.",0,vaishnavam112/t-flipflop,769674008,Verilog,t-flipflop,649,0,2024-03-09 18:33:04+00:00,[],None
433,https://github.com/vaishnavam112/seven-segment-display.git,2024-03-09 20:23:15+00:00,Verify and Implement a 4-bit up/down counter and 7 segment display  controller for Basys 3 development board.,0,vaishnavam112/seven-segment-display,769704147,Verilog,seven-segment-display,4,0,2024-03-09 20:27:02+00:00,[],None
434,https://github.com/AryanEmpire26/Stopwatch.git,2024-03-09 08:25:52+00:00,,0,AryanEmpire26/Stopwatch,769492885,Verilog,Stopwatch,6,0,2024-03-09 08:27:05+00:00,[],None
435,https://github.com/KiuQuy/caravel_Quy.git,2024-03-09 10:42:05+00:00,,0,KiuQuy/caravel_Quy,769529882,Verilog,caravel_Quy,11927,0,2024-03-09 10:42:45+00:00,[],https://api.github.com/licenses/apache-2.0
436,https://github.com/woutlyen/DDC-Final-Project.git,2024-03-10 13:49:31+00:00,,0,woutlyen/DDC-Final-Project,769941103,Verilog,DDC-Final-Project,12,0,2024-03-10 13:50:15+00:00,[],None
437,https://github.com/bvansh07/UART-to-PWM-Generator.git,2024-03-10 12:53:33+00:00,,0,bvansh07/UART-to-PWM-Generator,769923128,Verilog,UART-to-PWM-Generator,264,0,2024-03-10 13:08:50+00:00,[],None
438,https://github.com/daedeleus/sky130_ptv_ip_test.git,2024-03-07 18:25:44+00:00,my first ip,0,daedeleus/sky130_ptv_ip_test,768788695,Verilog,sky130_ptv_ip_test,20364,0,2024-03-09 06:21:01+00:00,[],https://api.github.com/licenses/apache-2.0
439,https://github.com/ExplorerRay/2023-MSPI-fall.git,2024-03-11 08:15:56+00:00,2023 NYCU Microprocessor Systems: Principles and Implementation fall,0,ExplorerRay/2023-MSPI-fall,770250914,Verilog,2023-MSPI-fall,14623,0,2024-03-11 08:27:18+00:00,[],None
440,https://github.com/sardaryandavid/verilog.git,2024-03-06 17:41:10+00:00,,0,sardaryandavid/verilog,768226384,Verilog,verilog,5,0,2024-03-06 17:43:32+00:00,[],None
441,https://github.com/Alphaspiderman/SEM-3---DSD.git,2024-03-13 18:05:49+00:00,All of my programs from DSD Lab,0,Alphaspiderman/SEM-3---DSD,771664326,Verilog,SEM-3---DSD,16,0,2024-03-22 13:41:12+00:00,[],None
442,https://github.com/THoangVN/VGA_v1.1.git,2024-03-11 06:23:44+00:00,,0,THoangVN/VGA_v1.1,770209544,Verilog,VGA_v1.1,257,0,2024-03-12 02:20:57+00:00,[],None
443,https://github.com/NguyenTanThien/Bound-Flasher.git,2024-03-14 07:40:47+00:00,,0,NguyenTanThien/Bound-Flasher,771919904,Verilog,Bound-Flasher,1309,0,2024-03-14 07:56:48+00:00,[],None
444,https://github.com/mix-archive/fpga-ciphers.git,2024-03-14 08:17:33+00:00,"Labs for course ""FPGA password programming"".",0,mix-archive/fpga-ciphers,771934293,Verilog,fpga-ciphers,9,0,2024-03-14 08:38:36+00:00,[],None
445,https://github.com/gjabile/veriloghw3.git,2024-03-14 12:20:59+00:00,,0,gjabile/veriloghw3,772038083,Verilog,veriloghw3,1,0,2024-03-14 12:21:39+00:00,[],None
446,https://github.com/bwei551crazy/COMPSYS701_lab.git,2024-03-08 04:01:24+00:00,,0,bwei551crazy/COMPSYS701_lab,768964047,Verilog,COMPSYS701_lab,29198,0,2024-03-15 04:04:27+00:00,[],None
447,https://github.com/alimahani/CTC_PCIe_RIFFA.git,2024-03-14 21:05:26+00:00,,1,alimahani/CTC_PCIe_RIFFA,772262871,Verilog,CTC_PCIe_RIFFA,882,0,2024-03-14 21:12:24+00:00,[],None
448,https://github.com/ShuaiB-s-git-hub/FPGA_Class.git,2024-03-11 06:48:14+00:00,,0,ShuaiB-s-git-hub/FPGA_Class,770217924,Verilog,FPGA_Class,3201,0,2024-03-11 15:46:08+00:00,[],None
449,https://github.com/yanvithat/Matrix-Multiplier-RTL-to-GDSII.git,2024-03-14 15:43:57+00:00,,0,yanvithat/Matrix-Multiplier-RTL-to-GDSII,772133194,Verilog,Matrix-Multiplier-RTL-to-GDSII,1934,0,2024-03-14 18:02:41+00:00,[],None
450,https://github.com/AtaSoyuer/pinball_fpga.git,2024-03-13 23:51:22+00:00,Repo containing codes for the EE314 EndTerm project at METU. We impelemented the arcade game Pinball using Verilog on FPGA,0,AtaSoyuer/pinball_fpga,771779677,Verilog,pinball_fpga,25919,0,2024-03-14 11:36:36+00:00,[],None
451,https://github.com/BreezeNoraTucker/CompArchProject1.git,2024-03-13 15:05:02+00:00,,0,BreezeNoraTucker/CompArchProject1,771582284,Verilog,CompArchProject1,978,0,2024-03-13 15:30:00+00:00,[],None
452,https://github.com/GoodKook/ETRI-0.5um-CMOS-MPW-Std-Cell-DK.git,2024-03-11 09:50:40+00:00,ETRI 0.5um CMOS MPW Std-Cell Design-Kit,0,GoodKook/ETRI-0.5um-CMOS-MPW-Std-Cell-DK,770291433,Verilog,ETRI-0.5um-CMOS-MPW-Std-Cell-DK,39205,0,2024-03-11 09:50:49+00:00,[],https://api.github.com/licenses/gpl-3.0
453,https://github.com/swati2026/Dual-Port-RAM.git,2024-03-05 13:48:05+00:00,,0,swati2026/Dual-Port-RAM,767547675,Verilog,Dual-Port-RAM,2,0,2024-03-05 13:48:47+00:00,[],None
454,https://github.com/yyh-sjtu/FanoutSearch.git,2024-03-06 11:35:21+00:00,,0,yyh-sjtu/FanoutSearch,768052554,Verilog,FanoutSearch,246,0,2024-03-06 11:37:38+00:00,[],None
455,https://github.com/PeaShooter01/VerilogCPU.git,2024-03-07 04:36:59+00:00,西安交通大学计算机组成原理实验，基于Verilog实现MIPS架构单周期和多周期CPU。,0,PeaShooter01/VerilogCPU,768436357,Verilog,VerilogCPU,10,0,2024-03-07 04:38:58+00:00,[],None
456,https://github.com/heesang-chae/RISCV-CPU.git,2024-03-07 11:03:40+00:00,,0,heesang-chae/RISCV-CPU,768585166,Verilog,RISCV-CPU,10,0,2024-03-07 11:08:27+00:00,[],None
457,https://github.com/luna49/verilog-pong-game.git,2024-03-09 00:43:47+00:00,implementation of a single player pong game using verilog on the de1-soc board.,0,luna49/verilog-pong-game,769393897,Verilog,verilog-pong-game,42,0,2024-03-09 00:46:58+00:00,[],None
458,https://github.com/DymeTessor/TD.git,2024-03-09 07:57:41+00:00,,0,DymeTessor/TD,769485795,Verilog,TD,208,0,2024-03-09 07:57:48+00:00,[],https://api.github.com/licenses/apache-2.0
459,https://github.com/Niyathi3011/Lab06-Caches.git,2024-03-07 23:26:16+00:00,,0,Niyathi3011/Lab06-Caches,768891475,Verilog,Lab06-Caches,11,0,2024-03-07 23:26:22+00:00,[],None
460,https://github.com/vaishnavam112/greatest-common-divisor.git,2024-03-09 20:20:50+00:00,Designed RTL code for greatest common divisor GCD.,0,vaishnavam112/greatest-common-divisor,769703505,Verilog,greatest-common-divisor,3,0,2024-03-09 20:21:57+00:00,[],None
461,https://github.com/vaishnavam112/booths-multiplier.git,2024-03-09 20:14:47+00:00,RTL for a Booth’s multiplier and verify the design.,0,vaishnavam112/booths-multiplier,769702020,Verilog,booths-multiplier,2,0,2024-03-09 20:15:38+00:00,[],None
462,https://github.com/root309/core.git,2024-03-10 02:43:32+00:00,,0,root309/core,769774915,Verilog,core,11927,0,2024-03-10 02:44:13+00:00,[],https://api.github.com/licenses/apache-2.0
463,https://github.com/SuNsHiNe-75/HDL_hw2.git,2024-03-11 03:37:57+00:00,Hardware Description Language_Homework 2,0,SuNsHiNe-75/HDL_hw2,770163879,Verilog,HDL_hw2,1861,0,2024-03-11 03:44:20+00:00,[],None
464,https://github.com/boboloiono/Digital-IC-Design.git,2024-03-11 07:48:07+00:00,"This course covers the concepts and design flow of digital IC implementation. The details of RTL code (Verilog) construction and conrtol unit/datapath designs will be discussed. Finally, some issues of IC testing, power construction and SoC are introduced.",0,boboloiono/Digital-IC-Design,770239934,Verilog,Digital-IC-Design,311973,0,2024-03-11 07:54:08+00:00,[],None
465,https://github.com/Dy-Zhang39/ARM-liked-Processor.git,2024-03-11 06:01:40+00:00,,0,Dy-Zhang39/ARM-liked-Processor,770202349,Verilog,ARM-liked-Processor,2689,0,2024-03-11 06:04:46+00:00,[],None
466,https://github.com/CalvinJDP/FPGA.git,2024-03-12 00:41:22+00:00,A place for all of my FPGA projects,0,CalvinJDP/FPGA,770675569,Verilog,FPGA,21,0,2024-03-12 00:48:32+00:00,[],None
467,https://github.com/shun6-6/FIFO_AND_RAM.git,2024-03-13 02:08:41+00:00,,0,shun6-6/FIFO_AND_RAM,771277942,Verilog,FIFO_AND_RAM,9,0,2024-03-13 02:10:41+00:00,[],None
468,https://github.com/Abhinav-863/Asynchronous-FIFO.git,2024-03-12 17:01:01+00:00,,0,Abhinav-863/Asynchronous-FIFO,771086683,Verilog,Asynchronous-FIFO,47,0,2024-03-12 17:03:30+00:00,[],None
469,https://github.com/Momen-Assaf/Advanced_Digital.git,2024-03-13 14:44:10+00:00,,0,Momen-Assaf/Advanced_Digital,771571647,Verilog,Advanced_Digital,1,0,2024-03-13 14:47:21+00:00,[],None
470,https://github.com/TonyHo722/axil_axis.git,2024-03-15 08:37:11+00:00,,0,TonyHo722/axil_axis,772461683,Verilog,axil_axis,219,0,2024-03-15 08:40:09+00:00,[],None
471,https://github.com/Abraxas3d/OPV-HDL-Coder.git,2024-03-10 17:42:41+00:00,"Opulent voice receiver on the ADRV9009/zc706. Uses MATLAB 2023a, Vivado 2022.2, Simulink, and HDL Coder. The HDL Coder source code output is the work product, and is an open source design.",0,Abraxas3d/OPV-HDL-Coder,770019371,Verilog,OPV-HDL-Coder,13568,0,2024-03-10 19:45:57+00:00,[],None
472,https://github.com/Korako2/Circuit-Design.git,2024-03-07 19:41:25+00:00,,0,Korako2/Circuit-Design,768817731,Verilog,Circuit-Design,3120,0,2024-03-07 19:46:20+00:00,[],None
473,https://github.com/migs39/chessLab.git,2024-03-10 08:56:57+00:00,,0,migs39/chessLab,769855421,Verilog,chessLab,1590,0,2024-03-10 09:29:15+00:00,[],None
474,https://github.com/jy3736/digi2024spring-pub.git,2024-03-05 06:25:08+00:00,,0,jy3736/digi2024spring-pub,767354660,Verilog,digi2024spring-pub,88189,0,2024-04-08 03:39:04+00:00,[],None
475,https://github.com/tarunkothuri/Verilog.git,2024-03-09 17:48:36+00:00,,0,tarunkothuri/Verilog,769662071,Verilog,Verilog,115,0,2024-03-09 17:50:38+00:00,[],None
476,https://github.com/Robohrriday/VLSID-2023-ISPASS-Hrriday.git,2024-03-06 19:41:20+00:00,Forked from VLSID-2023-ISPASS as a part of ES 204: Digital Systems course project @ IITGN,0,Robohrriday/VLSID-2023-ISPASS-Hrriday,768276825,Verilog,VLSID-2023-ISPASS-Hrriday,1316,0,2024-03-15 17:19:21+00:00,[],None
477,https://github.com/BatyaPng/ElbrusHW.git,2024-03-07 08:43:14+00:00,,0,BatyaPng/ElbrusHW,768524074,Verilog,ElbrusHW,18,0,2024-03-07 10:55:16+00:00,[],None
478,https://github.com/sheiselanor/-Smart-Card-Reward-System.git,2024-03-05 06:40:44+00:00,,0,sheiselanor/-Smart-Card-Reward-System,767360136,Verilog,-Smart-Card-Reward-System,12078,0,2024-03-05 06:50:55+00:00,[],None
479,https://github.com/s07362022/HDL_System-Verilog.git,2024-03-06 08:39:59+00:00,System Verilog from NCKU,0,s07362022/HDL_System-Verilog,767974558,Verilog,HDL_System-Verilog,417,0,2024-03-06 08:41:54+00:00,[],None
480,https://github.com/aratanov/hdl_zcu104.git,2024-03-06 10:12:46+00:00,,0,aratanov/hdl_zcu104,768016263,Verilog,hdl_zcu104,5297,0,2024-03-06 10:38:36+00:00,[],
481,https://github.com/vaishnavam112/verilog-operators-assign_statement_logic_gates.git,2024-03-07 11:15:55+00:00, Design and verify basic logic  gates using Verilog operators and assign  statements.,0,vaishnavam112/verilog-operators-assign_statement_logic_gates,768590269,Verilog,verilog-operators-assign_statement_logic_gates,441,0,2024-03-07 11:20:50+00:00,[],None
482,https://github.com/abdullah17ygt/boron.git,2024-03-07 19:03:06+00:00,verilog-fpga,0,abdullah17ygt/boron,768803540,Verilog,boron,2,0,2024-03-07 19:28:34+00:00,[],None
483,https://github.com/abdullah17ygt/verliog-project-3.git,2024-03-07 18:59:05+00:00,verilog-fpga,0,abdullah17ygt/verliog-project-3,768801892,Verilog,verliog-project-3,307,0,2024-03-07 19:29:55+00:00,[],None
484,https://github.com/Dino-0625/verilog_2023_priliminary_Laser.git,2024-03-08 11:46:46+00:00,,0,Dino-0625/verilog_2023_priliminary_Laser,769122716,Verilog,verilog_2023_priliminary_Laser,1482,0,2024-03-08 11:48:03+00:00,[],None
485,https://github.com/Hugina/Systolic-Array-Verilog.git,2024-03-07 11:45:29+00:00,implementation of using systolic array for matrix multiplication implementation in Verilog 2005,0,Hugina/Systolic-Array-Verilog,768602813,Verilog,Systolic-Array-Verilog,24,0,2024-03-07 11:55:43+00:00,[],None
486,https://github.com/hosein-mokarian/pan_tompkins_verilog.git,2024-03-08 07:20:49+00:00,,0,hosein-mokarian/pan_tompkins_verilog,769022361,Verilog,pan_tompkins_verilog,5,0,2024-03-08 07:23:45+00:00,[],None
487,https://github.com/vaishnavam112/decoder-encoder.git,2024-03-09 18:10:23+00:00,"Design 2:4 Decoder, 3:8 Decoder and 8:3 Priority encoder using  Verilog case or casex or casez construct.",0,vaishnavam112/decoder-encoder,769668570,Verilog,decoder-encoder,1274,0,2024-03-09 18:13:59+00:00,[],None
488,https://github.com/vaishnavam112/shift-register-siso.git,2024-03-09 18:47:47+00:00,"Designed Shift register using flip flops, concurrent/parallel execution  and RTL design.",0,vaishnavam112/shift-register-siso,769679541,Verilog,shift-register-siso,1837,0,2024-03-09 18:50:21+00:00,[],None
489,https://github.com/yaodan-zhang/computer-architecture.git,2024-03-09 22:14:39+00:00,,0,yaodan-zhang/computer-architecture,769728950,Verilog,computer-architecture,5863,0,2024-03-09 22:44:48+00:00,[],None
490,https://github.com/marinlopez/152b_final.git,2024-03-12 02:05:23+00:00,,0,marinlopez/152b_final,770699049,Verilog,152b_final,6,0,2024-03-12 02:09:24+00:00,[],None
491,https://github.com/QSM-Ernesto/caravel_timer_demo.git,2024-03-12 16:01:04+00:00,,0,QSM-Ernesto/caravel_timer_demo,771056956,Verilog,caravel_timer_demo,11927,0,2024-03-12 16:01:49+00:00,[],https://api.github.com/licenses/apache-2.0
492,https://github.com/mitrobge/bias_design_v1.git,2024-03-13 10:46:05+00:00,,0,mitrobge/bias_design_v1,771461575,Verilog,bias_design_v1,11927,0,2024-03-13 10:46:47+00:00,[],https://api.github.com/licenses/apache-2.0
493,https://github.com/BasselYD/STM-Graduation-Project-2024.git,2024-03-07 17:37:12+00:00,,0,BasselYD/STM-Graduation-Project-2024,768766929,Verilog,STM-Graduation-Project-2024,33580,0,2024-03-07 18:14:48+00:00,[],None
494,https://github.com/Arunvaishnav7435/Linear-feedback-shift-register-implementation.git,2024-03-12 06:00:27+00:00,,0,Arunvaishnav7435/Linear-feedback-shift-register-implementation,770768953,Verilog,Linear-feedback-shift-register-implementation,135,0,2024-03-12 06:02:38+00:00,[],None
495,https://github.com/AneetaP123/Simple-Counter.git,2024-03-14 12:08:43+00:00,,0,AneetaP123/Simple-Counter,772032880,Verilog,Simple-Counter,2,0,2024-03-14 12:10:51+00:00,[],None
496,https://github.com/OliverBatteson/pongg.git,2024-03-14 12:12:09+00:00,,0,OliverBatteson/pongg,772034313,Verilog,pongg,95,0,2024-03-14 12:12:24+00:00,[],None
497,https://github.com/Dhruvmthakkar/FPGA-Traffic-light.git,2024-03-13 17:02:12+00:00,,0,Dhruvmthakkar/FPGA-Traffic-light,771636358,Verilog,FPGA-Traffic-light,1,0,2024-03-13 17:09:15+00:00,[],None
498,https://github.com/hypertseng/mips_cpu.git,2024-03-15 06:46:04+00:00,,0,hypertseng/mips_cpu,772421026,Verilog,mips_cpu,34492,0,2024-03-15 06:51:10+00:00,[],https://api.github.com/licenses/gpl-3.0
499,https://github.com/JaeHWg/CMOD_A7_Stopwatch_Handson.git,2024-03-14 10:10:43+00:00,,1,JaeHWg/CMOD_A7_Stopwatch_Handson,771983960,Verilog,CMOD_A7_Stopwatch_Handson,1804,0,2024-03-15 14:09:55+00:00,[],None
500,https://github.com/muditbhargava66/High-Frequency-Trading-FPGA-System.git,2024-03-14 07:13:30+00:00,This repository contains the code and documentation for a high-frequency trading (HFT) system implemented on an FPGA.,0,muditbhargava66/High-Frequency-Trading-FPGA-System,771909475,Verilog,High-Frequency-Trading-FPGA-System,109,0,2024-03-16 00:43:25+00:00,[],https://api.github.com/licenses/mit
501,https://github.com/Andreixzc/Computer-Architecture.git,2024-03-05 04:24:50+00:00,CA discipline,0,Andreixzc/Computer-Architecture,767317272,Verilog,Computer-Architecture,98754,0,2024-03-05 12:04:11+00:00,[],None
502,https://github.com/dementev-dv/Counters.git,2024-03-15 20:43:38+00:00,,0,dementev-dv/Counters,772756610,Verilog,Counters,18,0,2024-03-29 21:24:57+00:00,[],None
503,https://github.com/JiangShitong/PL_IIC.git,2024-03-06 22:38:30+00:00,Use swiches to controll IIC module,0,JiangShitong/PL_IIC,768337370,Verilog,PL_IIC,80,0,2024-03-06 22:39:55+00:00,[],None
504,https://github.com/Amritchandar/RISCV_Core.git,2024-03-08 17:37:17+00:00,,0,Amritchandar/RISCV_Core,769270232,Verilog,RISCV_Core,105,0,2024-03-08 20:55:52+00:00,[],None
505,https://github.com/ChipsAchoy/Arqui-II-Proyecto-I.git,2024-03-11 20:37:39+00:00,System Verilog SIMD Architecture based on ARM ,0,ChipsAchoy/Arqui-II-Proyecto-I,770601067,Verilog,Arqui-II-Proyecto-I,567465,0,2024-03-22 08:45:30+00:00,[],None
506,https://github.com/kendeloslado/EER-RL-HM.git,2024-03-07 09:37:29+00:00,"This will be the repository for a hardware model of the EER-RL Node Clustering Algorithm, created by Mutombo et. al., which currently exists only on MATLAB. At the end of this project, a series of verilog files pertaining to the hardware blocks of EER-RL will be in this repository.",0,kendeloslado/EER-RL-HM,768547824,Verilog,EER-RL-HM,193,0,2024-03-20 05:21:25+00:00,[],None
507,https://github.com/oktayogutcu/soc_imp.git,2024-03-09 20:23:56+00:00,,0,oktayogutcu/soc_imp,769704331,Verilog,soc_imp,2008,0,2024-03-12 21:12:25+00:00,[],None
508,https://github.com/mabdullah33347/Complete-Risc-v32I.git,2024-03-06 17:26:34+00:00,,0,mabdullah33347/Complete-Risc-v32I,768219670,Verilog,Complete-Risc-v32I,9,0,2024-03-06 17:40:58+00:00,[],None
509,https://github.com/ikyoo-cso/test3.git,2024-03-07 01:54:09+00:00,,0,ikyoo-cso/test3,768391498,Verilog,test3,3,0,2024-03-07 02:03:50+00:00,[],None
510,https://github.com/Tanvir-yzu/Verilog-Language.git,2024-03-08 17:01:10+00:00,,0,Tanvir-yzu/Verilog-Language,769255705,Verilog,Verilog-Language,19,0,2024-03-08 17:10:58+00:00,[],None
511,https://github.com/chithrar14/counterproject.git,2024-03-08 12:34:07+00:00,my project,0,chithrar14/counterproject,769141382,Verilog,counterproject,11927,0,2024-03-08 12:34:49+00:00,[],https://api.github.com/licenses/apache-2.0
512,https://github.com/shrutishukla1/Verilog-module.git,2024-03-09 09:13:48+00:00,,0,shrutishukla1/Verilog-module,769505483,Verilog,Verilog-module,70,0,2024-03-09 09:20:11+00:00,[],None
513,https://github.com/sahildkun/Y86-architecture.git,2024-03-09 09:45:29+00:00,not working,0,sahildkun/Y86-architecture,769514080,Verilog,Y86-architecture,6448,0,2024-03-09 09:48:35+00:00,[],None
514,https://github.com/vaishnavam112/combinational_logic.git,2024-03-07 11:22:26+00:00,"Design and verification 2:1 Mux, Half  Adder and Full Adder using gate primitives.",0,vaishnavam112/combinational_logic,768593178,Verilog,combinational_logic,3069,0,2024-03-09 17:50:39+00:00,[],None
515,https://github.com/FluturFlorina/Designing-a-digital-signal-filtering-circuit.git,2024-03-09 18:19:25+00:00,"In this project, designed and integrated filtering formulas into a hardware circuit using pixel-based data.",0,FluturFlorina/Designing-a-digital-signal-filtering-circuit,769671294,Verilog,Designing-a-digital-signal-filtering-circuit,2921,0,2024-03-09 18:29:28+00:00,[],None
516,https://github.com/pranizuky/Verilog_Sequential_circuits.git,2024-03-10 06:14:36+00:00,,0,pranizuky/Verilog_Sequential_circuits,769816312,Verilog,Verilog_Sequential_circuits,29,0,2024-03-10 07:30:19+00:00,[],None
517,https://github.com/amoghanshu/vlsi.git,2024-03-12 09:25:55+00:00,,0,amoghanshu/vlsi,770853428,Verilog,vlsi,35,0,2024-03-12 09:27:09+00:00,[],None
518,https://github.com/Shanmukha190602/Sequential_RTLDay7.git,2024-03-12 09:10:48+00:00,,0,Shanmukha190602/Sequential_RTLDay7,770846366,Verilog,Sequential_RTLDay7,3,0,2024-03-12 09:11:40+00:00,[],None
519,https://github.com/tenweilin/HW02-VerilogCoding-4.git,2024-03-12 14:47:13+00:00,,0,tenweilin/HW02-VerilogCoding-4,771018873,Verilog,HW02-VerilogCoding-4,3,0,2024-03-12 15:18:32+00:00,[],None
520,https://github.com/IgoreSHik/Verilog.git,2024-03-10 18:47:06+00:00,,0,IgoreSHik/Verilog,770039138,Verilog,Verilog,13452,0,2024-03-10 18:51:21+00:00,[],None
521,https://github.com/wei-en/DIC-Final-Project.git,2024-03-11 07:01:52+00:00,,0,wei-en/DIC-Final-Project,770222860,Verilog,DIC-Final-Project,677,0,2024-03-11 07:05:50+00:00,[],None
522,https://github.com/CelinaBossa/CubeSats_microelectronic_module.git,2024-03-12 21:31:36+00:00,,0,CelinaBossa/CubeSats_microelectronic_module,771196470,Verilog,CubeSats_microelectronic_module,11927,0,2024-03-12 21:32:21+00:00,[],https://api.github.com/licenses/apache-2.0
523,https://github.com/Dice-k5599/m152A-lab4.git,2024-03-06 01:52:47+00:00,,0,Dice-k5599/m152A-lab4,767843973,Verilog,m152A-lab4,1854,0,2024-03-06 01:56:49+00:00,[],None
524,https://github.com/JYYehlouis/CO_2024_hw.git,2024-03-14 08:00:10+00:00,Homework of Computer Organizaion 2024 using RISC-V,0,JYYehlouis/CO_2024_hw,771927176,Verilog,CO_2024_hw,6,0,2024-03-14 08:01:39+00:00,[],None
525,https://github.com/cp024s/Signed-Unsigned-CSM.git,2024-03-14 10:05:44+00:00,Implementation of 4 bit carry select adder (Signed & UnSigned),0,cp024s/Signed-Unsigned-CSM,771981764,Verilog,Signed-Unsigned-CSM,11,0,2024-03-14 10:07:47+00:00,[],https://api.github.com/licenses/mit
526,https://github.com/justin-marian/tiny-risc-v.git,2024-03-12 09:55:39+00:00,Minimalist RISC-V with a five-stage pipeline. It serves as a platform for understanding processor design principles.,0,justin-marian/tiny-risc-v,770867343,Verilog,tiny-risc-v,29809,0,2024-03-15 16:59:19+00:00,"['isa-architecture', 'risc-v-architecture', 'verilog']",https://api.github.com/licenses/bsd-3-clause
527,https://github.com/MarcPagesH/dssd_prac3.git,2024-03-15 07:59:09+00:00,,0,MarcPagesH/dssd_prac3,772447275,Verilog,dssd_prac3,4,0,2024-03-15 08:00:15+00:00,[],None
528,https://github.com/Tiax93/FPU.git,2024-03-10 17:19:14+00:00,An arithmetic Floating Point Unit RISC-V compatible,0,Tiax93/FPU,770011878,Verilog,FPU,35,0,2024-03-15 15:38:57+00:00,[],None
529,https://github.com/gjabile/veriloghw4.git,2024-03-15 13:09:39+00:00,,0,gjabile/veriloghw4,772571822,Verilog,veriloghw4,1,0,2024-03-15 13:09:57+00:00,[],None
530,https://github.com/HisenZhang/Advanced-VLSI-Design.git,2024-03-15 18:19:05+00:00,,0,HisenZhang/Advanced-VLSI-Design,772707867,Verilog,Advanced-VLSI-Design,349,0,2024-03-15 20:12:42+00:00,[],None
531,https://github.com/ATWeatherly/GoBoardProjects.git,2024-03-13 20:12:49+00:00,My run through of the tutorial projects for Nandland's Go Board and maybe some custom projects on it as well. We'll see,0,ATWeatherly/GoBoardProjects,771714947,Verilog,GoBoardProjects,11,0,2024-03-13 20:19:27+00:00,[],None
532,https://github.com/Tiago367/Projeto_Gerenciador_Elevador.git,2024-03-11 23:52:01+00:00,projeto de gerenciador de elevador para laboratório de sistemas digitais,0,Tiago367/Projeto_Gerenciador_Elevador,770662519,Verilog,Projeto_Gerenciador_Elevador,272,0,2024-03-11 23:53:41+00:00,[],None
533,https://github.com/Xornotor/Verilog-Courses.git,2024-03-05 19:35:15+00:00,Environment and code for Verilog and SystemVerilog courses that i'm taking.,0,Xornotor/Verilog-Courses,767723812,Verilog,Verilog-Courses,36,0,2024-03-17 14:45:29+00:00,[],None
534,https://github.com/DingyeC/ECE-260B.git,2024-03-12 02:27:50+00:00,,0,DingyeC/ECE-260B,770705678,Verilog,ECE-260B,57411,0,2024-03-12 02:29:23+00:00,[],None
535,https://github.com/chloeath/elec374cpu.git,2024-03-07 14:20:24+00:00,,0,chloeath/elec374cpu,768672350,Verilog,elec374cpu,16415,0,2024-03-07 14:25:57+00:00,[],None
536,https://github.com/V20000000000000/Computer_organization.git,2024-03-12 12:45:03+00:00,,0,V20000000000000/Computer_organization,770956652,Verilog,Computer_organization,443,0,2024-03-30 08:24:54+00:00,[],None
537,https://github.com/leolin311651055/SOClab.github.io.git,2024-03-05 14:24:15+00:00,,0,leolin311651055/SOClab.github.io,767565983,Verilog,SOClab.github.io,11427,0,2024-03-05 14:27:13+00:00,[],None
538,https://github.com/menesesj6/DigitalesII.git,2024-03-11 22:11:27+00:00,"Circuitos Digitales II, I - S - 2024, UCR",0,menesesj6/DigitalesII,770633946,Verilog,DigitalesII,11,0,2024-04-12 07:17:20+00:00,[],https://api.github.com/licenses/mit
539,https://github.com/EL3313/testing.git,2024-03-13 13:39:31+00:00,,0,EL3313/testing,771538677,Verilog,testing,5,0,2024-04-12 14:18:50+00:00,[],None
540,https://github.com/roy-tsai-tw/Advanced_SOC_Design.git,2024-03-13 16:51:58+00:00,"This is the repository for Advanced SOC Design, Spring 2024 in NTHU.",0,roy-tsai-tw/Advanced_SOC_Design,771631814,Verilog,Advanced_SOC_Design,3754,0,2024-03-13 16:55:04+00:00,[],None
541,https://github.com/ngxx-fus/VERILOG_HCMUTE.git,2024-03-05 17:05:33+00:00,,0,ngxx-fus/VERILOG_HCMUTE,767650524,Verilog,VERILOG_HCMUTE,31983,0,2024-04-13 11:03:36+00:00,[],None
542,https://github.com/Zhang-Yang-Sustech/EGO1_Simulated_car.git,2024-03-12 13:27:31+00:00,A simulation car walking out of a maze project based on EGO1 development board,0,Zhang-Yang-Sustech/EGO1_Simulated_car,770977334,Verilog,EGO1_Simulated_car,2689,0,2024-03-12 14:09:39+00:00,[],https://api.github.com/licenses/mit
543,https://github.com/jonathanloi/Digital-Systems-Lab.git,2024-03-14 16:00:35+00:00,,0,jonathanloi/Digital-Systems-Lab,772140806,Verilog,Digital-Systems-Lab,12,0,2024-03-14 16:12:02+00:00,[],None
544,https://github.com/Dhanvin15033/LFD111X-RISC--V-CPU-Core.git,2024-03-15 18:12:41+00:00,"This contains my project ""Building RISC-V CPU Core"".",0,Dhanvin15033/LFD111X-RISC--V-CPU-Core,772705417,Verilog,LFD111X-RISC--V-CPU-Core,9,0,2024-03-15 18:19:46+00:00,[],None
545,https://github.com/randihuang/EEC180_Lab6.git,2024-03-15 16:52:18+00:00,,0,randihuang/EEC180_Lab6,772671989,,EEC180_Lab6,5390,0,2024-03-15 16:52:18+00:00,[],None
546,https://github.com/lucasmsilva-unifesp/projeto_computador.git,2024-03-10 00:25:36+00:00,,0,lucasmsilva-unifesp/projeto_computador,769752391,Verilog,projeto_computador,15367,0,2024-03-10 02:10:18+00:00,[],None
547,https://github.com/carloshenriquehannas/SistemasDigitais.git,2024-03-15 18:45:53+00:00,Atividades práticas de Sistemas Digitais,0,carloshenriquehannas/SistemasDigitais,772717632,Verilog,SistemasDigitais,596,0,2024-03-15 18:52:32+00:00,[],None
548,https://github.com/panchi64/computer-architecture-project.git,2024-03-05 15:33:49+00:00,,0,panchi64/computer-architecture-project,767601472,Verilog,computer-architecture-project,33,0,2024-03-05 15:33:56+00:00,[],None
549,https://github.com/saanvid4/ece2300.git,2024-03-05 01:54:40+00:00,Lab assignments for ECE 2300 (Digital Logic and Computer Organization) at Cornell,0,saanvid4/ece2300,767274115,Verilog,ece2300,17036,0,2024-03-05 01:56:07+00:00,[],None
550,https://github.com/AlexHoferW23/jku-tt06-averagefilter.git,2024-03-05 07:37:57+00:00,Moving average filter,0,AlexHoferW23/jku-tt06-averagefilter,767381571,Verilog,jku-tt06-averagefilter,54,0,2024-03-05 08:55:28+00:00,[],https://api.github.com/licenses/apache-2.0
551,https://github.com/Shanmukha190602/Sequential_RTLDay2.git,2024-03-07 05:39:47+00:00,,0,Shanmukha190602/Sequential_RTLDay2,768455300,Verilog,Sequential_RTLDay2,3,0,2024-03-07 05:40:24+00:00,[],None
552,https://github.com/riy-1/count-asic.git,2024-03-07 06:33:52+00:00,,0,riy-1/count-asic,768473488,Verilog,count-asic,11927,0,2024-03-07 06:34:33+00:00,[],https://api.github.com/licenses/apache-2.0
553,https://github.com/Deap-pandit/Verilog_Code.git,2024-03-06 11:10:16+00:00,,0,Deap-pandit/Verilog_Code,768041839,Verilog,Verilog_Code,3,0,2024-03-06 11:14:45+00:00,[],None
554,https://github.com/danielcaspi/16-Bit-CPU.git,2024-03-11 11:41:46+00:00,,0,danielcaspi/16-Bit-CPU,770342772,Verilog,16-Bit-CPU,16,0,2024-03-11 12:02:15+00:00,[],None
555,https://github.com/Sahil-Paryani/FFT-Verilog.git,2024-03-11 10:32:10+00:00,A verilog based FFT architecture for basys-3 FPGA board,0,Sahil-Paryani/FFT-Verilog,770310235,Verilog,FFT-Verilog,2,0,2024-03-11 10:34:45+00:00,[],None
556,https://github.com/michal95pl/GPU-processor.git,2024-03-05 20:54:52+00:00,Verilog projects,0,michal95pl/GPU-processor,767753758,Verilog,GPU-processor,8,0,2024-03-07 15:06:01+00:00,[],None
557,https://github.com/Dino-0625/verilog_2016_preliminary_LBP.git,2024-03-08 11:49:12+00:00,,0,Dino-0625/verilog_2016_preliminary_LBP,769123659,Verilog,verilog_2016_preliminary_LBP,964,0,2024-03-08 11:50:49+00:00,[],None
558,https://github.com/abdullah17ygt/fpga-project-1.git,2024-03-07 18:54:43+00:00,verilog-fpga,0,abdullah17ygt/fpga-project-1,768800189,Verilog,fpga-project-1,1116,0,2024-03-07 19:32:52+00:00,[],None
559,https://github.com/penny644/NCTU-Digital-Circuit-Design-2018.git,2024-03-08 07:51:06+00:00,,0,penny644/NCTU-Digital-Circuit-Design-2018,769032596,Verilog,NCTU-Digital-Circuit-Design-2018,2093,0,2024-03-08 07:53:29+00:00,[],None
560,https://github.com/fdu-dkw/1018_SellerMachine.git,2024-03-09 17:03:26+00:00,数电荣誉课项目：自动售货机，但是异步输入,0,fdu-dkw/1018_SellerMachine,769648332,Verilog,1018_SellerMachine,908,0,2024-03-09 17:03:33+00:00,[],None
561,https://github.com/vaishnavam112/synchronous-fifo.git,2024-03-09 20:10:39+00:00,RTL design for an 8-bit Synchronous FIFO with  depth = 16.,0,vaishnavam112/synchronous-fifo,769701008,Verilog,synchronous-fifo,770,0,2024-03-09 20:13:03+00:00,[],None
562,https://github.com/Shanmukha190602/Sequential_RTLDay5.git,2024-03-09 12:36:52+00:00,,0,Shanmukha190602/Sequential_RTLDay5,769562744,Verilog,Sequential_RTLDay5,3,0,2024-03-10 04:47:11+00:00,[],None
563,https://github.com/vaishnavam112/mod-N-counter.git,2024-03-09 19:24:04+00:00,RTL design for a Synchronous Mod - N Counter. Verify  the design and store the output in a text file using Verilog file operations.,0,vaishnavam112/mod-N-counter,769689186,Verilog,mod-N-counter,911,0,2024-03-09 19:30:05+00:00,[],None
564,https://github.com/squished18/tinytapeout.git,2024-03-08 19:15:56+00:00,,0,squished18/tinytapeout,769306391,Verilog,tinytapeout,6,0,2024-03-08 19:16:01+00:00,[],https://api.github.com/licenses/apache-2.0
565,https://github.com/Shanmukha190602/Sequential_RTLDay4.git,2024-03-09 05:14:40+00:00,,0,Shanmukha190602/Sequential_RTLDay4,769446785,Verilog,Sequential_RTLDay4,3,0,2024-03-09 05:15:17+00:00,[],None
566,https://github.com/SuNsHiNe-75/HDL_hw4.git,2024-03-11 03:56:02+00:00,Hardware Description Language_Homework 4,0,SuNsHiNe-75/HDL_hw4,770168304,Verilog,HDL_hw4,17302,0,2024-03-11 03:56:52+00:00,[],None
567,https://github.com/MaciejHeimowski/HDL_4.git,2024-03-12 19:37:31+00:00,,0,MaciejHeimowski/HDL_4,771155996,Verilog,HDL_4,636,0,2024-03-13 08:27:25+00:00,[],None
568,https://github.com/DonghanTsai/fsic_lab.git,2024-03-14 09:19:10+00:00,,0,DonghanTsai/fsic_lab,771961001,Verilog,fsic_lab,68,0,2024-03-14 09:22:09+00:00,[],None
569,https://github.com/alimahani/CNN_modules.git,2024-03-14 20:38:20+00:00,,0,alimahani/CNN_modules,772254222,Verilog,CNN_modules,142,0,2024-03-14 20:54:50+00:00,[],None
570,https://github.com/saadnzee/timeMultiplexingSSDU.git,2024-03-14 16:36:44+00:00,Time Multiplexing a SSDU - Nexys 3,0,saadnzee/timeMultiplexingSSDU,772157417,Verilog,timeMultiplexingSSDU,5,0,2024-03-14 16:37:45+00:00,[],None
571,https://github.com/TRojaner2013/pynq-ascon.git,2024-03-13 15:31:05+00:00,This repository contains an implementation of ASCON for PYNQ.,0,TRojaner2013/pynq-ascon,771594666,Verilog,pynq-ascon,46,0,2024-03-13 15:31:12+00:00,[],https://api.github.com/licenses/cc0-1.0
572,https://github.com/Akshat-Mahanth/convolver.git,2024-03-14 13:35:43+00:00,,0,Akshat-Mahanth/convolver,772071464,Verilog,convolver,2,0,2024-03-14 13:36:29+00:00,[],None
573,https://github.com/alankuo04/Advanced-SoC-Design.git,2024-03-15 10:00:47+00:00,,0,alankuo04/Advanced-SoC-Design,772496486,Verilog,Advanced-SoC-Design,29,0,2024-03-15 10:08:00+00:00,[],None
574,https://github.com/gjabile/veriloghw2.git,2024-03-15 12:57:32+00:00,,0,gjabile/veriloghw2,772566627,Verilog,veriloghw2,1,0,2024-03-15 12:57:52+00:00,[],None
575,https://github.com/LucasLan666666/UCAS-2024Spring-CODlab.git,2024-03-08 05:29:05+00:00,国科大2024春 计算机组成原理课程实验课相关代码(verilog) ,0,LucasLan666666/UCAS-2024Spring-CODlab,768986811,Verilog,UCAS-2024Spring-CODlab,124711,0,2024-03-14 11:25:14+00:00,[],None
576,https://github.com/Chonghao0109/E_ICC2018_univ_cell-based_final.git,2024-03-15 17:12:24+00:00,v1.0,0,Chonghao0109/E_ICC2018_univ_cell-based_final,772680784,Verilog,E_ICC2018_univ_cell-based_final,1638,0,2024-03-15 17:12:35+00:00,[],None
577,https://github.com/Tiru373/RTL-Challenge-30-days.git,2024-03-05 04:42:07+00:00,,1,Tiru373/RTL-Challenge-30-days,767322203,Verilog,RTL-Challenge-30-days,102,0,2024-03-06 17:21:13+00:00,[],None
578,https://github.com/ramemanatingideas/comp-arch-8-bit.git,2024-03-14 00:36:03+00:00,8 bit processor based on MIPS,0,ramemanatingideas/comp-arch-8-bit,771791313,Verilog,comp-arch-8-bit,1099,0,2024-04-02 03:28:21+00:00,[],None
