// Seed: 3266918993
module module_0 (
    output uwire id_0,
    output uwire id_1
    , id_26,
    input tri1 id_2,
    input tri id_3,
    input wand id_4,
    output uwire id_5,
    output wire id_6,
    output uwire id_7,
    output wor id_8,
    input tri0 id_9,
    output uwire id_10,
    input uwire id_11,
    input wire id_12,
    output wand id_13,
    input supply1 id_14,
    input supply1 id_15,
    input supply1 id_16,
    input wand id_17,
    input wand id_18,
    output supply1 id_19,
    input supply1 id_20,
    output tri id_21,
    input uwire id_22,
    input tri0 id_23,
    output wire id_24
);
  assign (strong1, weak0) id_10 = id_4;
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd7
) (
    input  tri0  id_0,
    input  uwire _id_1,
    output tri1  id_2
);
  logic [id_1  -  id_1 : 1] \id_4 ;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2
  );
endmodule
