module branchingCondition(input [3:0] Cond,Flags,output logic bCon);
	
	always_comb begin
		case(Cond)
			0: bCon=Flags[2];
			1: bCon=!Flags[2];
		
		endcase
	
	end


endmodule 