{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1514304551569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1514304551569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 00:09:11 2017 " "Processing started: Wed Dec 27 00:09:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1514304551569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1514304551569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta my9262 -c my9262 " "Command: quartus_sta my9262 -c my9262" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1514304551570 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1514304551675 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1514304552020 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1514304552066 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1514304552067 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1514304552270 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "my9262.sdc " "Synopsys Design Constraints File file not found: 'my9262.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1514304552356 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1514304552357 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name coe_clk_240m coe_clk_240m " "create_clock -period 1.000 -name coe_clk_240m coe_clk_240m" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1514304552358 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name csi_clk csi_clk " "create_clock -period 1.000 -name csi_clk csi_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1514304552358 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name my9262_logic:my9262_logic_init\|my9262_Dclk my9262_logic:my9262_logic_init\|my9262_Dclk " "create_clock -period 1.000 -name my9262_logic:my9262_logic_init\|my9262_Dclk my9262_logic:my9262_logic_init\|my9262_Dclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1514304552358 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1514304552358 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my9262_logic_init\|my9262_Dclk_N~6  from: datac  to: combout " "Cell: my9262_logic_init\|my9262_Dclk_N~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1514304552460 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1514304552460 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1514304552461 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1514304552462 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1514304552464 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1514304552477 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1514304552517 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1514304552517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.837 " "Worst-case setup slack is -5.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304552530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304552530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.837              -5.837 my9262_logic:my9262_logic_init\|my9262_Dclk  " "   -5.837              -5.837 my9262_logic:my9262_logic_init\|my9262_Dclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304552530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.105            -177.527 coe_clk_240m  " "   -4.105            -177.527 coe_clk_240m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304552530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514304552530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.392 " "Worst-case hold slack is -1.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304552565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304552565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.392              -1.392 my9262_logic:my9262_logic_init\|my9262_Dclk  " "   -1.392              -1.392 my9262_logic:my9262_logic_init\|my9262_Dclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304552565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.056              -0.280 coe_clk_240m  " "   -0.056              -0.280 coe_clk_240m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304552565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514304552565 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1514304552602 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1514304552612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304552620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304552620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -110.064 coe_clk_240m  " "   -3.000            -110.064 coe_clk_240m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304552620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.279 csi_clk  " "   -3.000             -28.279 csi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304552620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 my9262_logic:my9262_logic_init\|my9262_Dclk  " "    0.416               0.000 my9262_logic:my9262_logic_init\|my9262_Dclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304552620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514304552620 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1514304552756 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1514304552781 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1514304553056 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my9262_logic_init\|my9262_Dclk_N~6  from: datac  to: combout " "Cell: my9262_logic_init\|my9262_Dclk_N~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1514304553217 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1514304553217 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1514304553217 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1514304553382 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1514304553382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.462 " "Worst-case setup slack is -5.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304553391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304553391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.462              -5.462 my9262_logic:my9262_logic_init\|my9262_Dclk  " "   -5.462              -5.462 my9262_logic:my9262_logic_init\|my9262_Dclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304553391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.821            -159.673 coe_clk_240m  " "   -3.821            -159.673 coe_clk_240m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304553391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514304553391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.219 " "Worst-case hold slack is -1.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304553424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304553424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.219              -1.219 my9262_logic:my9262_logic_init\|my9262_Dclk  " "   -1.219              -1.219 my9262_logic:my9262_logic_init\|my9262_Dclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304553424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 coe_clk_240m  " "    0.049               0.000 coe_clk_240m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304553424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514304553424 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1514304553471 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1514304553488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304553499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304553499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -110.064 coe_clk_240m  " "   -3.000            -110.064 coe_clk_240m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304553499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.279 csi_clk  " "   -3.000             -28.279 csi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304553499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 my9262_logic:my9262_logic_init\|my9262_Dclk  " "    0.423               0.000 my9262_logic:my9262_logic_init\|my9262_Dclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304553499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514304553499 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1514304553799 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my9262_logic_init\|my9262_Dclk_N~6  from: datac  to: combout " "Cell: my9262_logic_init\|my9262_Dclk_N~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1514304554012 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1514304554012 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1514304554012 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1514304554015 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1514304554015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.334 " "Worst-case setup slack is -2.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304554029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304554029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.334              -2.334 my9262_logic:my9262_logic_init\|my9262_Dclk  " "   -2.334              -2.334 my9262_logic:my9262_logic_init\|my9262_Dclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304554029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.137             -38.636 coe_clk_240m  " "   -1.137             -38.636 coe_clk_240m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304554029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514304554029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.635 " "Worst-case hold slack is -0.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304554043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304554043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.635              -0.635 my9262_logic:my9262_logic_init\|my9262_Dclk  " "   -0.635              -0.635 my9262_logic:my9262_logic_init\|my9262_Dclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304554043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.278              -1.674 coe_clk_240m  " "   -0.278              -1.674 coe_clk_240m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304554043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514304554043 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1514304554056 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1514304554069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304554081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304554081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -79.280 coe_clk_240m  " "   -3.000             -79.280 coe_clk_240m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304554081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -21.071 csi_clk  " "   -3.000             -21.071 csi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304554081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 my9262_logic:my9262_logic_init\|my9262_Dclk  " "    0.418               0.000 my9262_logic:my9262_logic_init\|my9262_Dclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1514304554081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1514304554081 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1514304554915 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1514304554915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "584 " "Peak virtual memory: 584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1514304555058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 27 00:09:15 2017 " "Processing ended: Wed Dec 27 00:09:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1514304555058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1514304555058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1514304555058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1514304555058 ""}
