// SPDX-License-Identifier: GPL-2.0
/**
 * fan53870-regulator.h - Fairchild (ON Semiconductor) FAN53870 LDO PMIC Driver
 * Copyright (C) 2023 Pavel Dubrova <pashadubrova@gmail.com>
 */

#ifndef __FAN53870_REGULATOR_H__
#define __FAN53870_REGULATOR_H__

enum fan53870_regulator_ids {
	FAN53870_LDO1 = 0,
	FAN53870_LDO2,
	FAN53870_LDO3,
	FAN53870_LDO4,
	FAN53870_LDO5,
	FAN53870_LDO6,
	FAN53870_LDO7,
	FAN53870_LDO_MAX,
};

#define FAN53870_CHIP_ID			0x01

#define FAN53870_VSET_BASE_12			800
#define FAN53870_VSET_BASE_34567			1500
#define FAN53870_VSET_STEP_MV			8

/* Registers */
#define FAN53870_REG_PRODUCT_ID		0x00
#define FAN53870_REG_SILICON_REV_ID	0x01
#define FAN53870_REG_IOUT		0x02
#define FAN53870_REG_ENABLE		0x03
#define FAN53870_REG_LDO1		0x04
#define FAN53870_REG_LDO2		0x05
#define FAN53870_REG_LDO3		0x06
#define FAN53870_REG_LDO4		0x07
#define FAN53870_REG_LDO5		0x08
#define FAN53870_REG_LDO6		0x09
#define FAN53870_REG_LDO7		0x0a
#define FAN53870_REG_LDO12_SEQ		0x0b
#define FAN53870_REG_LDO34_SEQ		0x0c
#define FAN53870_REG_LDO56_SEQ		0x0d
#define FAN53870_REG_LDO7_SEQ		0x0e
#define FAN53870_REG_SEQUENCING		0x0f
#define FAN53870_REG_DISCHARGE		0x10
#define FAN53870_REG_RESET		0x11
#define FAN53870_REG_I2C_ADDR		0x12
#define FAN53870_REG_LDO_COMP0		0x13
#define FAN53870_REG_LDO_COMP1		0x14
#define FAN53870_REG_INTERRUPT1		0x15
#define FAN53870_REG_INTERRUPT2		0x16
#define FAN53870_REG_INTERRUPT3		0x17
#define FAN53870_REG_STATUS1		0x18
#define FAN53870_REG_STATUS2		0x19
#define FAN53870_REG_STATUS3		0x1a
#define FAN53870_REG_STATUS4		0x1b
#define FAN53870_REG_MINT1		0x1c
#define FAN53870_REG_MINT2		0x1d
#define FAN53870_REG_MINT3		0x1e

#endif
