
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.15

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.10 source latency write_ptr[4]$_SDFFE_PN0N_/CK ^
  -0.10 target latency mem[10][0]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: data_out[1]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    7.28    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   35.53    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.05 ^ clkbuf_4_8_0_clk/A (CLKBUF_X3)
    10   14.54    0.01    0.05    0.10 ^ clkbuf_4_8_0_clk/Z (CLKBUF_X3)
                                         clknet_4_8_0_clk (net)
                  0.01    0.00    0.10 ^ data_out[1]$_DFFE_PP_/CK (DFF_X1)
     2    4.94    0.01    0.10    0.20 ^ data_out[1]$_DFFE_PP_/Q (DFF_X1)
                                         net10 (net)
                  0.01    0.00    0.20 ^ _0703_/A1 (AOI222_X2)
     1    1.92    0.01    0.01    0.21 v _0703_/ZN (AOI222_X2)
                                         _0237_ (net)
                  0.01    0.00    0.21 v _0704_/A (INV_X1)
     1    1.28    0.01    0.01    0.23 ^ _0704_/ZN (INV_X1)
                                         _0012_ (net)
                  0.01    0.00    0.23 ^ data_out[1]$_DFFE_PP_/D (DFF_X1)
                                  0.23   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    7.28    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   35.53    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.05 ^ clkbuf_4_8_0_clk/A (CLKBUF_X3)
    10   14.54    0.01    0.05    0.10 ^ clkbuf_4_8_0_clk/Z (CLKBUF_X3)
                                         clknet_4_8_0_clk (net)
                  0.01    0.00    0.10 ^ data_out[1]$_DFFE_PP_/CK (DFF_X1)
                          0.00    0.10   clock reconvergence pessimism
                          0.01    0.11   library hold time
                                  0.11   data required time
-----------------------------------------------------------------------------
                                  0.11   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: write_ptr[0]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: credit_count[4]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    7.28    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   35.53    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.05 ^ clkbuf_4_5_0_clk/A (CLKBUF_X3)
    13   16.42    0.02    0.05    0.10 ^ clkbuf_4_5_0_clk/Z (CLKBUF_X3)
                                         clknet_4_5_0_clk (net)
                  0.02    0.00    0.10 ^ write_ptr[0]$_SDFFE_PN0N_/CK (DFF_X2)
     4   11.82    0.02    0.11    0.21 v write_ptr[0]$_SDFFE_PN0N_/QN (DFF_X2)
                                         _0001_ (net)
                  0.02    0.00    0.21 v _1071_/B (HA_X1)
     2    4.64    0.01    0.04    0.25 v _1071_/CO (HA_X1)
                                         _0582_ (net)
                  0.01    0.00    0.25 v _1056_/CI (FA_X1)
     3    6.06    0.02    0.08    0.33 v _1056_/CO (FA_X1)
                                         _0583_ (net)
                  0.02    0.00    0.33 v _0631_/A (INV_X1)
     1    1.71    0.01    0.02    0.35 ^ _0631_/ZN (INV_X1)
                                         _0171_ (net)
                  0.01    0.00    0.35 ^ _0632_/B2 (AOI21_X1)
     3    4.07    0.01    0.02    0.37 v _0632_/ZN (AOI21_X1)
                                         _0172_ (net)
                  0.01    0.00    0.37 v _0635_/A2 (OR3_X1)
     1    3.06    0.01    0.08    0.45 v _0635_/ZN (OR3_X1)
                                         _0175_ (net)
                  0.01    0.00    0.45 v _0636_/C2 (AOI221_X2)
     2    7.89    0.06    0.07    0.52 ^ _0636_/ZN (AOI221_X2)
                                         _0176_ (net)
                  0.06    0.00    0.52 ^ _0637_/A (BUF_X4)
    10   13.10    0.01    0.03    0.56 ^ _0637_/Z (BUF_X4)
                                         _0177_ (net)
                  0.01    0.00    0.56 ^ _0638_/A (INV_X1)
     3    5.64    0.01    0.01    0.57 v _0638_/ZN (INV_X1)
                                         net23 (net)
                  0.01    0.00    0.57 v _0645_/A1 (NOR2_X2)
     4    9.87    0.03    0.04    0.61 ^ _0645_/ZN (NOR2_X2)
                                         _0595_ (net)
                  0.03    0.00    0.61 ^ _1061_/A (HA_X1)
     6   17.98    0.04    0.08    0.69 ^ _1061_/CO (HA_X1)
                                         _0584_ (net)
                  0.04    0.00    0.69 ^ _1069_/B (HA_X1)
     3    6.05    0.04    0.08    0.76 ^ _1069_/S (HA_X1)
                                         _0612_ (net)
                  0.04    0.00    0.76 ^ _1010_/B1 (AOI21_X1)
     1    1.77    0.01    0.02    0.78 v _1010_/ZN (AOI21_X1)
                                         _0405_ (net)
                  0.01    0.00    0.78 v _1011_/A (INV_X1)
     1    1.70    0.01    0.02    0.80 ^ _1011_/ZN (INV_X1)
                                         _0406_ (net)
                  0.01    0.00    0.80 ^ _1012_/B1 (AOI21_X1)
     1    2.53    0.01    0.02    0.81 v _1012_/ZN (AOI21_X1)
                                         _0407_ (net)
                  0.01    0.00    0.81 v _1013_/B (XNOR2_X1)
     2    2.53    0.02    0.04    0.85 v _1013_/ZN (XNOR2_X1)
                                         _0408_ (net)
                  0.02    0.00    0.85 v _1015_/A3 (AND3_X1)
     1    1.59    0.01    0.04    0.89 v _1015_/ZN (AND3_X1)
                                         _0410_ (net)
                  0.01    0.00    0.89 v _1016_/B2 (OAI21_X1)
     1    1.26    0.02    0.03    0.92 ^ _1016_/ZN (OAI21_X1)
                                         _0010_ (net)
                  0.02    0.00    0.92 ^ credit_count[4]$_SDFFE_PN1P_/D (DFF_X2)
                                  0.92   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    7.28    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   35.53    0.03    0.05    1.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    1.05 ^ clkbuf_4_5_0_clk/A (CLKBUF_X3)
    13   16.42    0.02    0.05    1.10 ^ clkbuf_4_5_0_clk/Z (CLKBUF_X3)
                                         clknet_4_5_0_clk (net)
                  0.02    0.00    1.10 ^ credit_count[4]$_SDFFE_PN1P_/CK (DFF_X2)
                          0.00    1.10   clock reconvergence pessimism
                         -0.03    1.07   library setup time
                                  1.07   data required time
-----------------------------------------------------------------------------
                                  1.07   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: write_ptr[0]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: credit_count[4]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    7.28    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   35.53    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.05 ^ clkbuf_4_5_0_clk/A (CLKBUF_X3)
    13   16.42    0.02    0.05    0.10 ^ clkbuf_4_5_0_clk/Z (CLKBUF_X3)
                                         clknet_4_5_0_clk (net)
                  0.02    0.00    0.10 ^ write_ptr[0]$_SDFFE_PN0N_/CK (DFF_X2)
     4   11.82    0.02    0.11    0.21 v write_ptr[0]$_SDFFE_PN0N_/QN (DFF_X2)
                                         _0001_ (net)
                  0.02    0.00    0.21 v _1071_/B (HA_X1)
     2    4.64    0.01    0.04    0.25 v _1071_/CO (HA_X1)
                                         _0582_ (net)
                  0.01    0.00    0.25 v _1056_/CI (FA_X1)
     3    6.06    0.02    0.08    0.33 v _1056_/CO (FA_X1)
                                         _0583_ (net)
                  0.02    0.00    0.33 v _0631_/A (INV_X1)
     1    1.71    0.01    0.02    0.35 ^ _0631_/ZN (INV_X1)
                                         _0171_ (net)
                  0.01    0.00    0.35 ^ _0632_/B2 (AOI21_X1)
     3    4.07    0.01    0.02    0.37 v _0632_/ZN (AOI21_X1)
                                         _0172_ (net)
                  0.01    0.00    0.37 v _0635_/A2 (OR3_X1)
     1    3.06    0.01    0.08    0.45 v _0635_/ZN (OR3_X1)
                                         _0175_ (net)
                  0.01    0.00    0.45 v _0636_/C2 (AOI221_X2)
     2    7.89    0.06    0.07    0.52 ^ _0636_/ZN (AOI221_X2)
                                         _0176_ (net)
                  0.06    0.00    0.52 ^ _0637_/A (BUF_X4)
    10   13.10    0.01    0.03    0.56 ^ _0637_/Z (BUF_X4)
                                         _0177_ (net)
                  0.01    0.00    0.56 ^ _0638_/A (INV_X1)
     3    5.64    0.01    0.01    0.57 v _0638_/ZN (INV_X1)
                                         net23 (net)
                  0.01    0.00    0.57 v _0645_/A1 (NOR2_X2)
     4    9.87    0.03    0.04    0.61 ^ _0645_/ZN (NOR2_X2)
                                         _0595_ (net)
                  0.03    0.00    0.61 ^ _1061_/A (HA_X1)
     6   17.98    0.04    0.08    0.69 ^ _1061_/CO (HA_X1)
                                         _0584_ (net)
                  0.04    0.00    0.69 ^ _1069_/B (HA_X1)
     3    6.05    0.04    0.08    0.76 ^ _1069_/S (HA_X1)
                                         _0612_ (net)
                  0.04    0.00    0.76 ^ _1010_/B1 (AOI21_X1)
     1    1.77    0.01    0.02    0.78 v _1010_/ZN (AOI21_X1)
                                         _0405_ (net)
                  0.01    0.00    0.78 v _1011_/A (INV_X1)
     1    1.70    0.01    0.02    0.80 ^ _1011_/ZN (INV_X1)
                                         _0406_ (net)
                  0.01    0.00    0.80 ^ _1012_/B1 (AOI21_X1)
     1    2.53    0.01    0.02    0.81 v _1012_/ZN (AOI21_X1)
                                         _0407_ (net)
                  0.01    0.00    0.81 v _1013_/B (XNOR2_X1)
     2    2.53    0.02    0.04    0.85 v _1013_/ZN (XNOR2_X1)
                                         _0408_ (net)
                  0.02    0.00    0.85 v _1015_/A3 (AND3_X1)
     1    1.59    0.01    0.04    0.89 v _1015_/ZN (AND3_X1)
                                         _0410_ (net)
                  0.01    0.00    0.89 v _1016_/B2 (OAI21_X1)
     1    1.26    0.02    0.03    0.92 ^ _1016_/ZN (OAI21_X1)
                                         _0010_ (net)
                  0.02    0.00    0.92 ^ credit_count[4]$_SDFFE_PN1P_/D (DFF_X2)
                                  0.92   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    7.28    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   35.53    0.03    0.05    1.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    1.05 ^ clkbuf_4_5_0_clk/A (CLKBUF_X3)
    13   16.42    0.02    0.05    1.10 ^ clkbuf_4_5_0_clk/Z (CLKBUF_X3)
                                         clknet_4_5_0_clk (net)
                  0.02    0.00    1.10 ^ credit_count[4]$_SDFFE_PN1P_/CK (DFF_X2)
                          0.00    1.10   clock reconvergence pessimism
                         -0.03    1.07   library setup time
                                  1.07   data required time
-----------------------------------------------------------------------------
                                  1.07   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.12581703066825867

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6337

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
11.638818740844727

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7264

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: write_ptr[0]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: credit_count[4]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_5_0_clk/Z (CLKBUF_X3)
   0.00    0.10 ^ write_ptr[0]$_SDFFE_PN0N_/CK (DFF_X2)
   0.11    0.21 v write_ptr[0]$_SDFFE_PN0N_/QN (DFF_X2)
   0.04    0.25 v _1071_/CO (HA_X1)
   0.08    0.33 v _1056_/CO (FA_X1)
   0.02    0.35 ^ _0631_/ZN (INV_X1)
   0.02    0.37 v _0632_/ZN (AOI21_X1)
   0.08    0.45 v _0635_/ZN (OR3_X1)
   0.07    0.52 ^ _0636_/ZN (AOI221_X2)
   0.03    0.56 ^ _0637_/Z (BUF_X4)
   0.01    0.57 v _0638_/ZN (INV_X1)
   0.04    0.61 ^ _0645_/ZN (NOR2_X2)
   0.08    0.69 ^ _1061_/CO (HA_X1)
   0.08    0.76 ^ _1069_/S (HA_X1)
   0.02    0.78 v _1010_/ZN (AOI21_X1)
   0.02    0.80 ^ _1011_/ZN (INV_X1)
   0.02    0.81 v _1012_/ZN (AOI21_X1)
   0.04    0.85 v _1013_/ZN (XNOR2_X1)
   0.04    0.89 v _1015_/ZN (AND3_X1)
   0.03    0.92 ^ _1016_/ZN (OAI21_X1)
   0.00    0.92 ^ credit_count[4]$_SDFFE_PN1P_/D (DFF_X2)
           0.92   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.05    1.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    1.10 ^ clkbuf_4_5_0_clk/Z (CLKBUF_X3)
   0.00    1.10 ^ credit_count[4]$_SDFFE_PN1P_/CK (DFF_X2)
   0.00    1.10   clock reconvergence pessimism
  -0.03    1.07   library setup time
           1.07   data required time
---------------------------------------------------------
           1.07   data required time
          -0.92   data arrival time
---------------------------------------------------------
           0.15   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: data_out[1]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_8_0_clk/Z (CLKBUF_X3)
   0.00    0.10 ^ data_out[1]$_DFFE_PP_/CK (DFF_X1)
   0.10    0.20 ^ data_out[1]$_DFFE_PP_/Q (DFF_X1)
   0.01    0.21 v _0703_/ZN (AOI222_X2)
   0.01    0.23 ^ _0704_/ZN (INV_X1)
   0.00    0.23 ^ data_out[1]$_DFFE_PP_/D (DFF_X1)
           0.23   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_8_0_clk/Z (CLKBUF_X3)
   0.00    0.10 ^ data_out[1]$_DFFE_PP_/CK (DFF_X1)
   0.00    0.10   clock reconvergence pessimism
   0.01    0.11   library hold time
           0.11   data required time
---------------------------------------------------------
           0.11   data required time
          -0.23   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.1025

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.1025

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.9203

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.1510

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
16.407693

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.55e-03   1.67e-04   1.21e-05   1.73e-03  40.8%
Combinational          1.14e-03   7.72e-04   1.77e-05   1.93e-03  45.6%
Clock                  2.38e-04   3.36e-04   9.58e-07   5.75e-04  13.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.93e-03   1.28e-03   3.07e-05   4.24e-03 100.0%
                          69.2%      30.1%       0.7%
