// Seed: 3796029209
module module_0 (
    output tri0 id_0,
    input tri1 id_1,
    output wor id_2
    , id_13,
    output wire id_3,
    output tri0 id_4,
    input supply0 id_5,
    output tri1 id_6,
    input supply0 id_7,
    input wire id_8,
    input wor id_9,
    output supply0 id_10,
    output supply1 id_11
);
  wire id_14;
  assign module_1.id_10 = 0;
  assign id_6 = id_9 ? 1 : 1 & id_9;
endmodule
module module_1 (
    inout uwire id_0,
    output tri1 id_1,
    output tri0 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input tri id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wire id_8,
    input wire id_9,
    output wand id_10,
    input tri0 id_11,
    input supply0 id_12,
    input tri1 id_13,
    input wor id_14,
    input tri0 id_15,
    input supply1 id_16,
    output tri id_17
    , id_22,
    input tri0 id_18,
    input supply0 id_19,
    input supply1 id_20
);
  assign id_1 = |id_9 | 1'b0;
  module_0 modCall_1 (
      id_2,
      id_16,
      id_2,
      id_1,
      id_0,
      id_19,
      id_0,
      id_11,
      id_18,
      id_13,
      id_0,
      id_1
  );
endmodule
