<HTML>
<HEAD><TITLE>References for SOI SRC Proposal</TITLE></HEAD>
<body>
<h1>References for SOI SRC Proposal </h1>
<hr>

<ol>
<li><p>  C. T. Chuang, P. F. Lu, and C. J. Anderson, "SOI for Digital CMOS VLSI:
Design Considerations and Advances," Proceedings of the IEEE, Vol. 86, No. 4, April, 1998, 
pages 689-720.
</p>
<li><p>  K. Shepard, "A Headache On Top of a Migraine: the Challenge of SOI,"
Integrated Systems Design Electronics Journal, December, 1998, pages 14-15.
</p>
<li><p> K. Shepard and V. Narayanan, "Noise in deep submicron digital design," Proceedings of 
the International Conference on Computer-Aided Design, 1996, pages 524-531
</p>
<li><p> K. Shepard, V. Narayanan, and R. Rose, "Harmony: Static Noise Analysis for Deep Submicron
Digital Integrated Circuits," IEEE Transaction on Computer-Aided Design, in press.
</p>
<li><p> J. Gautier and J. Y.-C. Sun, "On the Transient Operation of Partially Depleted 
SOI NMOSFETs," IEEE Electron Device Letters, Vol. 16, No. 11, November, 1995.
</p>
<li><p> D. Suh and J. G. Fossum, "A Physical Charge-Based Model for Non-Fully Depleted
SOI NMOSFET's and Its Use in Assessing Floating-Body Effects in SOI CMOS Circuits,"
IEEE Transactions on Electron Devices, Vol. 42, No. 4, April 1995.
</p>
<li><p> A. Wei and D. A. Antoniadis, "Minimizing Floating-Body-Induced Threshold Voltage 
Variation in Partially Depleted SOI CMOS," IEEE Electron Device Letters, Vol. 17, No. 8,
August, 1996.
</p>
</ol>
</body>
</html>
