block/LCSC:
  items:
  - name: LCSC_CR0
    description: LCSC_CR0 register.
    byte_offset: 0
    fieldset: LCSC_CR0
  - name: LCSC_CR1
    description: LCSC_CR1 register.
    byte_offset: 4
    fieldset: LCSC_CR1
  - name: LCSC_CR2
    description: LCSC_CR2 register.
    byte_offset: 8
    fieldset: LCSC_CR2
  - name: LCSC_PULSE_CR
    description: LCSC_PULSE_CR register.
    byte_offset: 12
    fieldset: LCSC_PULSE_CR
  - name: LCSC_ENR
    description: LCSC_ENR register.
    byte_offset: 16
    fieldset: LCSC_ENR
  - name: LCSC_WHEEL_SR
    description: LCSC_WHEEL_SR register.
    byte_offset: 20
    access: Read
    fieldset: LCSC_WHEEL_SR
  - name: LCSC_CONFR
    description: LCSC_CONFR register.
    byte_offset: 24
    fieldset: LCSC_CONFR
  - name: LCSC_COMP_CTN
    description: LCSC_COMP_CTN register.
    byte_offset: 28
    access: Read
    fieldset: LCSC_COMP_CTN
  - name: LCSC_SR
    description: LCSC_SR register.
    byte_offset: 32
    access: Read
    fieldset: LCSC_SR
  - name: LCSC_STAT
    description: LCSC_STAT register.
    byte_offset: 36
    fieldset: LCSC_STAT
  - name: LCSC_TST_CFG
    description: LCSC Test Configuration Register.
    byte_offset: 40
    fieldset: LCSC_TST_CFG
  - name: LCSC_ANATST_CFG
    description: LCSC ANA Test Configuration Register.
    byte_offset: 44
    fieldset: LCSC_ANATST_CFG
  - name: LCSC_VER
    description: LCSC_VER register.
    byte_offset: 64
    access: Read
    fieldset: LCSC_VER
  - name: LCSC_ISR
    description: LCSC_ISR register.
    byte_offset: 68
    fieldset: LCSC_ISR
fieldset/LCSC_ANATST_CFG:
  description: LCSC ANA Test Configuration Register.
  fields:
  - name: VCMBUFF_ENOUT_SEL
    description: Selection of the signal to be used to supply the DAC in the LCSC.
    bit_offset: 0
    bit_size: 1
  - name: VCMBUFF_ENOUT
    description: VCMBUFFER output buffer enable pin.
    bit_offset: 1
    bit_size: 1
  - name: VCMBUFF_PWDN_SEL
    description: Selection of the signal to be used to supply the DAC in the LCSC.
    bit_offset: 2
    bit_size: 1
  - name: VCMBUFF_PWDN
    description: VCMBUFF power-down pin.
    bit_offset: 3
    bit_size: 1
  - name: COMP_PWDN_SEL
    description: Selection of the signal to be used to supply the COMP in the LCSC Analog part.
    bit_offset: 4
    bit_size: 1
  - name: COMP_PWDN
    description: COMP power-down pin.
    bit_offset: 5
    bit_size: 1
  - name: DAC_PWDN_SEL
    description: Selection of the signal to be used to supply the DAC in the LCSC Analog part.
    bit_offset: 6
    bit_size: 1
  - name: DAC_PWDN
    description: DAC power-down pin.
    bit_offset: 7
    bit_size: 1
fieldset/LCSC_COMP_CTN:
  description: LCSC_COMP_CTN register.
  fields:
  - name: CMP_LCA_CNT
    description: LCA Comparator last damping count.
    bit_offset: 0
    bit_size: 8
  - name: CMP_LCB_CNT
    description: LCB Comparator last damping count.
    bit_offset: 10
    bit_size: 8
  - name: CMP_LCT_CNT
    description: LCT Comparator last damping count.
    bit_offset: 20
    bit_size: 8
fieldset/LCSC_CONFR:
  description: LCSC_CONFR register.
  fields:
  - name: CLKWISE_THRES
    description: Number of Clock Wise revolutions target.
    bit_offset: 0
    bit_size: 16
  - name: ACLKWISE_THRES
    description: Number of Anti Clock Wise revolutions target.
    bit_offset: 16
    bit_size: 16
fieldset/LCSC_CR0:
  description: LCSC_CR0 register.
  fields:
  - name: TMEAS
    description: Measurement Time.
    bit_offset: 0
    bit_size: 14
  - name: TCAP
    description: Capture Time.
    bit_offset: 16
    bit_size: 6
  - name: TICAP
    description: Inter Capture Time.
    bit_offset: 24
    bit_size: 3
fieldset/LCSC_CR1:
  description: LCSC_CR1 register.
  fields:
  - name: LCAB_DAMP_THRES
    description: 'LCAB_DAMP_THRES[7:0]: Damping threshold for LCA and LCB.'
    bit_offset: 0
    bit_size: 8
  - name: TREC_VCM
    description: VCMBUFF Recovery Time.
    bit_offset: 10
    bit_size: 9
  - name: TSTART_VCM
    description: VCMBUFF Starting Time.
    bit_offset: 20
    bit_size: 11
fieldset/LCSC_CR2:
  description: LCSC_CR2 register.
  fields:
  - name: TAMP_PSC
    description: Tamper measurement interval.
    bit_offset: 0
    bit_size: 8
  - name: LCT_DAMP_THRES
    description: Damping threshold for LCT.
    bit_offset: 8
    bit_size: 8
fieldset/LCSC_ENR:
  description: LCSC_ENR register.
  fields:
  - name: CLKWISE_IE
    description: Clock Wise Interrupt and Wakeup Enable.
    bit_offset: 0
    bit_size: 1
  - name: ACLKWISE_IE
    description: Anti Clock Wise Interrupt and Wakeup Enable.
    bit_offset: 1
    bit_size: 1
  - name: TAMP_IE
    description: Tamper Interrupt and Wakeup Enable.
    bit_offset: 2
    bit_size: 1
  - name: CNT_OFB_WKP_IE
    description: LCAB Counter Out Of Bound wakeup enable.
    bit_offset: 3
    bit_size: 1
  - name: LCSC_EN
    description: LCSC Enable.
    bit_offset: 31
    bit_size: 1
fieldset/LCSC_ISR:
  description: LCSC_ISR register.
  fields:
  - name: CLKWISE_F
    description: Clock Wise Flag:.
    bit_offset: 0
    bit_size: 1
  - name: ACLKWISE_F
    description: Anti Clock Wise Flag:.
    bit_offset: 1
    bit_size: 1
  - name: TAMP_F
    description: Tamper Flag.
    bit_offset: 2
    bit_size: 1
  - name: CNT_OFB_F
    description: Out of Bound Counter Flag.
    bit_offset: 3
    bit_size: 1
fieldset/LCSC_PULSE_CR:
  description: LCSC_PULSE_CR register.
  fields:
  - name: LCAB_PULSE_WIDTH
    description: Low Pulse Width for LCA and LCB.
    bit_offset: 0
    bit_size: 4
  - name: LCT_PULSE_WIDTH
    description: Low Pulse Width for LCT.
    bit_offset: 8
    bit_size: 4
fieldset/LCSC_SR:
  description: LCSC_SR register.
  fields:
  - name: CLKWISE_STATE
    description: The current state of the LCSC clockwise FSM:.
    bit_offset: 0
    bit_size: 2
  - name: ACLKWISE_STATE
    description: The current state of the LCSC anti clockwise FSM:.
    bit_offset: 2
    bit_size: 2
  - name: LAST_DIR
    description: The last direction detected:.
    bit_offset: 4
    bit_size: 2
fieldset/LCSC_STAT:
  description: LCSC_STAT register.
  fields:
  - name: MIN_LCAB_CNT
    description: The Minimum of CMP_LCA_CNT, CMP_LCB_CNT reached during the.
    bit_offset: 0
    bit_size: 8
  - name: MAX_LCAB_CNT
    description: The Maximum of CMP_LCA_CNT, CMP_LCB_CNT reached during.
    bit_offset: 8
    bit_size: 8
  - name: MIN_LCAB_CNT_BOUND
    description: The Minimum bound of CMP_LCA_COUNT,.
    bit_offset: 16
    bit_size: 8
  - name: MAX_LCAB_CNT_BOUND
    description: The Maximum bound of CMP_LCA_COUNT,.
    bit_offset: 24
    bit_size: 8
fieldset/LCSC_TST_CFG:
  description: LCSC Test Configuration Register.
  fields:
  - name: TST_EN
    description: Test Enable.
    bit_offset: 0
    bit_size: 1
  - name: TST_CFG
    description: DTB output selection.
    bit_offset: 1
    bit_size: 3
fieldset/LCSC_VER:
  description: LCSC_VER register.
  fields:
  - name: REV
    description: Revision of the RFIP to be used for metal fixes).
    bit_offset: 4
    bit_size: 4
  - name: VER
    description: Version of the RFIP (to be used for cut upgrades).
    bit_offset: 8
    bit_size: 4
  - name: PROD
    description: Used for major upgrades (new protocols support / new features).
    bit_offset: 12
    bit_size: 4
fieldset/LCSC_WHEEL_SR:
  description: LCSC_WHEEL_SR register.
  fields:
  - name: CLKWISE
    description: Number of Clock Wise revolutions.
    bit_offset: 0
    bit_size: 16
  - name: ACLKWISE
    description: Number of Anti Clock Wise revolutions.
    bit_offset: 16
    bit_size: 16
