

================================================================
== Synthesis Summary Report of 'mux'
================================================================
+ General Information: 
    * Date:           Mon Apr  1 06:16:54 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        Mux_2to1
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----+---+---------+-----+
    | Modules| Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |   |         |     |
    | & Loops| Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP| FF|   LUT   | URAM|
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----+---+---------+-----+
    |+ mux   |     -|  6.95|        0|   0.000|         -|        1|     -|        no|     -|   -|  -|  2 (~0%)|    -|
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----+---+---------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| a         | ap_none | in        | 1        |
| ap_return |         | out       | 1        |
| b         | ap_none | in        | 1        |
| sel       | ap_none | in        | 1        |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | bool     |
| b        | in        | bool     |
| sel      | in        | bool     |
| return   | out       | bool     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| a        | a            | port    |
| b        | b            | port    |
| sel      | sel          | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

