###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 12:43:55 2025
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Clock Gating Setup Check with Pin U0_CLK_GATE/U0_TLATNCAX12M/CK 
Endpoint:   U0_CLK_GATE/U0_TLATNCAX12M/E    (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: U0_SYS_CTRL/\cmd_reg_reg[1] /QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {clkgate} {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.602
- Clock Gating Setup            0.085
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.317
- Arrival Time                  1.527
= Slack Time                   18.790
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |              |             |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^    |             | 0.000 |       |   0.000 |   18.790 | 
     | REF_CLK__L1_I0              | A ^ -> Y v   | CLKINVX40M  | 0.018 | 0.022 |   0.022 |   18.812 | 
     | REF_CLK__L2_I0              | A v -> Y ^   | CLKINVX8M   | 0.025 | 0.025 |   0.047 |   18.837 | 
     | u_ref_clk_mux/U1            | A ^ -> Y ^   | CLKMX2X4M   | 0.211 | 0.266 |   0.313 |   19.103 | 
     | DFT_REF_CLK__L1_I0          | A ^ -> Y v   | CLKINVX8M   | 0.260 | 0.219 |   0.532 |   19.322 | 
     | DFT_REF_CLK__L2_I1          | A v -> Y ^   | CLKINVX40M  | 0.281 | 0.219 |   0.751 |   19.541 | 
     | U0_SYS_CTRL/\cmd_reg_reg[1] | CK ^ -> QN ^ | SDFFRX1M    | 0.396 | 0.544 |   1.295 |   20.085 | 
     | U0_CLK_GATE/U1              | A ^ -> Y ^   | OR2X2M      | 0.166 | 0.232 |   1.527 |   20.317 | 
     | U0_CLK_GATE/U0_TLATNCAX12M  | E ^          | TLATNCAX12M | 0.166 | 0.000 |   1.527 |   20.317 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |            |             |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^  |             | 0.000 |       |   0.000 |  -18.790 | 
     | REF_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M  | 0.018 | 0.022 |   0.022 |  -18.768 | 
     | REF_CLK__L2_I0             | A v -> Y ^ | CLKINVX8M   | 0.025 | 0.025 |   0.047 |  -18.743 | 
     | u_ref_clk_mux/U1           | A ^ -> Y ^ | CLKMX2X4M   | 0.211 | 0.266 |   0.313 |  -18.477 | 
     | DFT_REF_CLK__L1_I0         | A ^ -> Y v | CLKINVX8M   | 0.260 | 0.219 |   0.532 |  -18.258 | 
     | DFT_REF_CLK__L2_I0         | A v -> Y ^ | CLKINVX40M  | 0.065 | 0.070 |   0.602 |  -18.188 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^       | TLATNCAX12M | 0.065 | 0.000 |   0.602 |  -18.188 | 
     +--------------------------------------------------------------------------------------------+ 

