{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529514391478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529514391479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 20 14:06:29 2018 " "Processing started: Wed Jun 20 14:06:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529514391479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529514391479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529514391479 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1529514391866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_LEVEL-main " "Found design unit 1: TOP_LEVEL-main" {  } { { "TOP_LEVEL.vhd" "" { Text "C:/altera/13.0sp1/VGA/TOP_LEVEL.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529514392415 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_LEVEL " "Found entity 1: TOP_LEVEL" {  } { { "TOP_LEVEL.vhd" "" { Text "C:/altera/13.0sp1/VGA/TOP_LEVEL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529514392415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529514392415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll/pll/synthesis/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll/pll/synthesis/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL/PLL/PLL/synthesis/PLL.v" "" { Text "C:/altera/13.0sp1/VGA/PLL/PLL/PLL/synthesis/PLL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529514393101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529514393101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll/pll/synthesis/submodules/pll_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file pll/pll/pll/synthesis/submodules/pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll_0_dffpipe_l2c " "Found entity 1: PLL_altpll_0_dffpipe_l2c" {  } { { "PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "C:/altera/13.0sp1/VGA/PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529514393106 ""} { "Info" "ISGN_ENTITY_NAME" "2 PLL_altpll_0_stdsync_sv6 " "Found entity 2: PLL_altpll_0_stdsync_sv6" {  } { { "PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "C:/altera/13.0sp1/VGA/PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529514393106 ""} { "Info" "ISGN_ENTITY_NAME" "3 PLL_altpll_0_altpll_h542 " "Found entity 3: PLL_altpll_0_altpll_h542" {  } { { "PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "C:/altera/13.0sp1/VGA/PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529514393106 ""} { "Info" "ISGN_ENTITY_NAME" "4 PLL_altpll_0 " "Found entity 4: PLL_altpll_0" {  } { { "PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "" { Text "C:/altera/13.0sp1/VGA/PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529514393106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529514393106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-main " "Found design unit 1: VGA-main" {  } { { "VGA.vhd" "" { Text "C:/altera/13.0sp1/VGA/VGA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529514393121 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "C:/altera/13.0sp1/VGA/VGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529514393121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529514393121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC-main " "Found design unit 1: SYNC-main" {  } { { "SYNC.vhd" "" { Text "C:/altera/13.0sp1/VGA/SYNC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529514393124 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNC " "Found entity 1: SYNC" {  } { { "SYNC.vhd" "" { Text "C:/altera/13.0sp1/VGA/SYNC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529514393124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529514393124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file player_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLAYER_CONTROLLER-main " "Found design unit 1: PLAYER_CONTROLLER-main" {  } { { "PLAYER_CONTROLLER.vhd" "" { Text "C:/altera/13.0sp1/VGA/PLAYER_CONTROLLER.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529514393135 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLAYER_CONTROLLER " "Found entity 1: PLAYER_CONTROLLER" {  } { { "PLAYER_CONTROLLER.vhd" "" { Text "C:/altera/13.0sp1/VGA/PLAYER_CONTROLLER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529514393135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529514393135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_types " "Found design unit 1: display_types" {  } { { "types.vhd" "" { Text "C:/altera/13.0sp1/VGA/types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529514393142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529514393142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GAME_TIMER-main " "Found design unit 1: GAME_TIMER-main" {  } { { "GAME_TIMER.vhd" "" { Text "C:/altera/13.0sp1/VGA/GAME_TIMER.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529514393152 ""} { "Info" "ISGN_ENTITY_NAME" "1 GAME_TIMER " "Found entity 1: GAME_TIMER" {  } { { "GAME_TIMER.vhd" "" { Text "C:/altera/13.0sp1/VGA/GAME_TIMER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529514393152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529514393152 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_LEVEL " "Elaborating entity \"TOP_LEVEL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1529514393255 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "player1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"player1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1529514393271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLAYER_CONTROLLER PLAYER_CONTROLLER:p1 " "Elaborating entity \"PLAYER_CONTROLLER\" for hierarchy \"PLAYER_CONTROLLER:p1\"" {  } { { "TOP_LEVEL.vhd" "p1" { Text "C:/altera/13.0sp1/VGA/TOP_LEVEL.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529514393271 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timer PLAYER_CONTROLLER.vhd(32) " "VHDL Process Statement warning at PLAYER_CONTROLLER.vhd(32): signal \"timer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PLAYER_CONTROLLER.vhd" "" { Text "C:/altera/13.0sp1/VGA/PLAYER_CONTROLLER.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529514393286 "|TOP_LEVEL|PLAYER_CONTROLLER:p1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "player " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"player\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1529514394047 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "player_position " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"player_position\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1529514394047 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "player " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"player\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1529514394058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GAME_TIMER PLAYER_CONTROLLER:p1\|GAME_TIMER:C3 " "Elaborating entity \"GAME_TIMER\" for hierarchy \"PLAYER_CONTROLLER:p1\|GAME_TIMER:C3\"" {  } { { "PLAYER_CONTROLLER.vhd" "C3" { Text "C:/altera/13.0sp1/VGA/PLAYER_CONTROLLER.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529514394389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:vga1 " "Elaborating entity \"VGA\" for hierarchy \"VGA:vga1\"" {  } { { "TOP_LEVEL.vhd" "vga1" { Text "C:/altera/13.0sp1/VGA/TOP_LEVEL.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529514394395 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RESET VGA.vhd(46) " "VHDL Signal Declaration warning at VGA.vhd(46): used explicit default value for signal \"RESET\" because signal was never assigned a value" {  } { { "VGA.vhd" "" { Text "C:/altera/13.0sp1/VGA/VGA.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1529514394410 "|TOP_LEVEL|VGA:vga1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "test " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"test\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1529514394410 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "test " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"test\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1529514394418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNC VGA:vga1\|SYNC:C1 " "Elaborating entity \"SYNC\" for hierarchy \"VGA:vga1\|SYNC:C1\"" {  } { { "VGA.vhd" "C1" { Text "C:/altera/13.0sp1/VGA/VGA.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529514394420 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hpos SYNC.vhd(111) " "VHDL Process Statement warning at SYNC.vhd(111): signal \"hpos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SYNC.vhd" "" { Text "C:/altera/13.0sp1/VGA/SYNC.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529514394435 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vpos SYNC.vhd(116) " "VHDL Process Statement warning at SYNC.vhd(116): signal \"vpos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SYNC.vhd" "" { Text "C:/altera/13.0sp1/VGA/SYNC.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529514394435 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hpos SYNC.vhd(121) " "VHDL Process Statement warning at SYNC.vhd(121): signal \"hpos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SYNC.vhd" "" { Text "C:/altera/13.0sp1/VGA/SYNC.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529514394435 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vpos SYNC.vhd(121) " "VHDL Process Statement warning at SYNC.vhd(121): signal \"vpos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SYNC.vhd" "" { Text "C:/altera/13.0sp1/VGA/SYNC.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1529514394437 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "positions " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"positions\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1529514394437 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "positions " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"positions\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1529514394437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL VGA:vga1\|PLL:C2 " "Elaborating entity \"PLL\" for hierarchy \"VGA:vga1\|PLL:C2\"" {  } { { "VGA.vhd" "C2" { Text "C:/altera/13.0sp1/VGA/VGA.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529514394438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0 VGA:vga1\|PLL:C2\|PLL_altpll_0:altpll_0 " "Elaborating entity \"PLL_altpll_0\" for hierarchy \"VGA:vga1\|PLL:C2\|PLL_altpll_0:altpll_0\"" {  } { { "PLL/PLL/PLL/synthesis/PLL.v" "altpll_0" { Text "C:/altera/13.0sp1/VGA/PLL/PLL/PLL/synthesis/PLL.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529514394442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0_stdsync_sv6 VGA:vga1\|PLL:C2\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"PLL_altpll_0_stdsync_sv6\" for hierarchy \"VGA:vga1\|PLL:C2\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "stdsync2" { Text "C:/altera/13.0sp1/VGA/PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529514394445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0_dffpipe_l2c VGA:vga1\|PLL:C2\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2\|PLL_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"PLL_altpll_0_dffpipe_l2c\" for hierarchy \"VGA:vga1\|PLL:C2\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2\|PLL_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "dffpipe3" { Text "C:/altera/13.0sp1/VGA/PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529514394447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0_altpll_h542 VGA:vga1\|PLL:C2\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_h542:sd1 " "Elaborating entity \"PLL_altpll_0_altpll_h542\" for hierarchy \"VGA:vga1\|PLL:C2\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_h542:sd1\"" {  } { { "PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" "sd1" { Text "C:/altera/13.0sp1/VGA/PLL/PLL/PLL/synthesis/submodules/PLL_altpll_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529514394449 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1529514398751 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1529514400204 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529514400204 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "487 " "Implemented 487 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1529514400520 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1529514400520 ""} { "Info" "ICUT_CUT_TM_LCELLS" "467 " "Implemented 467 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1529514400520 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1529514400520 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1529514400520 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "645 " "Peak virtual memory: 645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529514400741 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 20 14:06:40 2018 " "Processing ended: Wed Jun 20 14:06:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529514400741 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529514400741 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529514400741 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529514400741 ""}
