# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"top_func_impl.v" \
"../../../../../Test5- 8 bit MUX- Nexys DDR4.srcs/sim_1/new/tb.v" \

# Do not sort compile order
nosort
