Running: D:\FPGA\Xilinx\13.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Work/FPGA/VLSI/gate2/gate2_tb_isim_par.exe -prj D:/Work/FPGA/VLSI/gate2/gate2_tb_par.prj work.gate2_tb work.glbl 
ISim O.40d (signature 0xc4ca3437)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file \"D:/Work/FPGA/VLSI/gate2/netgen/par/gate2_timesim.v\" into library work
Analyzing Verilog file \"D:/Work/FPGA/VLSI/gate2/gate2_tb.v\" into library work
Starting static elaboration
Completed static elaboration
Compiling module X_OPAD
Compiling module X_OBUF
Compiling module X_IPAD
Compiling module X_BUF
Compiling module X_LUT6(INIT=64'b0111100001111000...
Compiling module X_LUT5(INIT=32'b0111111001111110...
Compiling module gate2
Compiling module gate2_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 26 Verilog Units
Built simulation executable D:/Work/FPGA/VLSI/gate2/gate2_tb_isim_par.exe
Fuse Memory Usage: 20156 KB
Fuse CPU Usage: 265 ms
