Source Block: hdl/library/data_offload/data_offload.v@249:269@HdlStmIf

  // In case of external memory, read back can not start right after the write
  // was finished (because of the CDC FIFOs and the latency of the EMIF
  // interface)
  generate
  if (MEM_TYPE == 1'b1) begin
    assign fifo_dst_ready_int_s = fifo_dst_ready;
    assign dst_mem_valid_int_s = dst_mem_valid_s & m_axis_ready;
  end else begin
    assign fifo_dst_ready_int_s = 1'b1;
    // Compensate the 1 cycle READ latency of the BRAM
    always @(posedge m_axis_aclk) begin
      dst_mem_valid_d <= dst_mem_valid_s;
    end
    assign dst_mem_valid_int_s = dst_mem_valid_d;
  end
  endgenerate

  assign fifo_src_wdata = s_axis_data;
  assign fifo_dst_ren = dst_mem_valid_s;


Diff Content:
- 255     assign fifo_dst_ready_int_s = fifo_dst_ready;
- 256     assign dst_mem_valid_int_s = dst_mem_valid_s & m_axis_ready;
- 258     assign fifo_dst_ready_int_s = 1'b1;
+ 256     assign dst_mem_valid_int_s = dst_mem_valid_s;

Clone Blocks:
