design_1_compare_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_compare_0_0/sim/design_1_compare_0_0.v,incdir="$ref_dir/../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"incdir="../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"
design_1_translater_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_translater_0_0/sim/design_1_translater_0_0.v,incdir="$ref_dir/../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"incdir="../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"
design_1_counter_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_counter_0_1/sim/design_1_counter_0_1.v,incdir="$ref_dir/../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"incdir="../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"
design_1_clock_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clock_0_0/sim/design_1_clock_0_0.v,incdir="$ref_dir/../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"incdir="../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"
design_1_Rest_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Rest_0_0/sim/design_1_Rest_0_0.v,incdir="$ref_dir/../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"incdir="../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"
design_1_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v,incdir="$ref_dir/../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"incdir="../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/hdl/design_1.v,incdir="$ref_dir/../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"incdir="../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"
design_1_translater_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_translater_0_1/sim/design_1_translater_0_1.v,incdir="$ref_dir/../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"incdir="../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"
design_1_pai_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_pai_1_0/sim/design_1_pai_1_0.v,incdir="$ref_dir/../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"incdir="../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"incdir="../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"incdir="../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"
design_1_FenPin_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_FenPin_0_1/sim/design_1_FenPin_0_1.v,incdir="$ref_dir/../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"incdir="../../../../Lift2.srcs/sources_1/bd/design_1/ipshared/65a4"
glbl.v,Verilog,xil_defaultlib,glbl.v
