INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_HDMI_AXI_LITE_0_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/bd/HDMI_AXI_LITE/ipshared/d7f1/hdl/HDMI_AXI_LITE_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_AXI_LITE_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/bd/HDMI_AXI_LITE/ipshared/d7f1/src/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2458] undeclared symbol clkin_100_clk_wiz_0, assumed default net type wire [D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/bd/HDMI_AXI_LITE/ipshared/d7f1/src/clk_pll.v:85]
INFO: [VRFC 10-2458] undeclared symbol clkout_150_d0_clk_wiz_0, assumed default net type wire [D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/bd/HDMI_AXI_LITE/ipshared/d7f1/src/clk_pll.v:134]
INFO: [VRFC 10-2458] undeclared symbol clkout_150_d90_clk_wiz_0, assumed default net type wire [D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/bd/HDMI_AXI_LITE/ipshared/d7f1/src/clk_pll.v:135]
INFO: [VRFC 10-2458] undeclared symbol clkout_75_d0_clk_wiz_0, assumed default net type wire [D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/bd/HDMI_AXI_LITE/ipshared/d7f1/src/clk_pll.v:136]
INFO: [VRFC 10-2458] undeclared symbol clkout_75_d90_clk_wiz_0, assumed default net type wire [D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/bd/HDMI_AXI_LITE/ipshared/d7f1/src/clk_pll.v:137]
INFO: [VRFC 10-2458] undeclared symbol clkout_100_d0_clk_wiz_0, assumed default net type wire [D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/bd/HDMI_AXI_LITE/ipshared/d7f1/src/clk_pll.v:138]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/bd/HDMI_AXI_LITE/ipshared/d7f1/src/gen_pat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pat
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/bd/HDMI_AXI_LITE/ipshared/d7f1/src/i2c_sender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_sender
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/bd/HDMI_AXI_LITE/ipshared/d7f1/src/i2c_sender.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/bd/HDMI_AXI_LITE/ipshared/d7f1/src/zedboard_hdmi_1080p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zedboard_hdmi
INFO: [VRFC 10-2458] undeclared symbol clk_100_d0, assumed default net type wire [D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/bd/HDMI_AXI_LITE/ipshared/d7f1/src/zedboard_hdmi_1080p.v:118]
WARNING: [VRFC 10-756] identifier h_counter is used before its declaration [D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/bd/HDMI_AXI_LITE/ipshared/d7f1/src/zedboard_hdmi_1080p.v:54]
WARNING: [VRFC 10-756] identifier v_counter is used before its declaration [D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/bd/HDMI_AXI_LITE/ipshared/d7f1/src/zedboard_hdmi_1080p.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/bd/HDMI_AXI_LITE/ipshared/d7f1/hdl/HDMI_AXI_LITE_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_AXI_LITE_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_HDMI_AXI_LITE_0_0/sim/HDMI_AXI_LITE_HDMI_AXI_LITE_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_AXI_LITE_HDMI_AXI_LITE_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_processing_system7_0_0/sim/HDMI_AXI_LITE_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_AXI_LITE_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/bd/HDMI_AXI_LITE/sim/HDMI_AXI_LITE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_AXI_LITE
INFO: [VRFC 10-311] analyzing module HDMI_AXI_LITE_ps7_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_19ZRE4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_auto_pc_0/sim/HDMI_AXI_LITE_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_AXI_LITE_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hdl/HDMI_AXI_LITE_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDMI_AXI_LITE_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sim_1/new/SoC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SoC_tb
