
reading lef ...
Warning: unknown macroClass PAD AREAIO, skipped macroClass property
Warning: unknown macroClass ENDCAP TOPRIGHT, skipped macroClass property
Warning: unknown macroClass PAD AREAIO, skipped macroClass property
Warning: unknown macroClass PAD AREAIO, skipped macroClass property
Warning: unknown macroClass PAD INOUT, skipped macroClass property
Warning: unknown macroClass PAD INOUT, skipped macroClass property
Warning: unknown macroClass PAD AREAIO, skipped macroClass property
Warning: unknown macroClass ENDCAP TOPRIGHT, skipped macroClass property
Warning: unknown macroClass PAD AREAIO, skipped macroClass property
Warning: unknown macroClass PAD AREAIO, skipped macroClass property
Warning: unknown macroClass PAD AREAIO, skipped macroClass property
Warning: unknown macroClass PAD INOUT, skipped macroClass property
Warning: unknown macroClass PAD INOUT, skipped macroClass property

units:       1000
#layers:     13
#macros:     535
#vias:       25
#viarulegen: 25

reading def ...

design:      chip_io
die area:    ( 0 0 ) ( 3588000 5188000 )
trackPts:    12
defvias:     0
#components: 827
#terminals:  0
#snets:      0
#nets:       15

reading guide ...

#guides:     388
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 147

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 20
mcon shape region query size = 0
met1 shape region query size = 28
via shape region query size = 0
met2 shape region query size = 482
via2 shape region query size = 0
met3 shape region query size = 311
via3 shape region query size = 0
met4 shape region query size = 25671
via4 shape region query size = 0
met5 shape region query size = 21260


start pin access
  complete 9 pins
  complete 0 unique inst patterns
  complete 0 groups
Expt1 runtime (pin-level access point gen): 0.827607
Expt2 runtime (design-level access pattern gen): 0.000454253
#scanned instances     = 827
#unique  instances     = 147
#stdCellGenAp          = 0
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 0
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 0
#instTermValidViaApCnt = 0
#macroGenAp            = 4112
#macroValidPlanarAp    = 4110
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 67.72 (MB), peak = 67.81 (MB)

post process guides ...
GCELLGRID X -1 DO 375 STEP 13800 ;
GCELLGRID Y -1 DO 260 STEP 13800 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 0
mcon guide region query size = 0
met1 guide region query size = 28
via guide region query size = 0
met2 guide region query size = 152
via2 guide region query size = 0
met3 guide region query size = 24
via3 guide region query size = 0
met4 guide region query size = 4
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 156 vertical wires in 6 frboxes and 52 horizontal wires in 8 frboxes.
Done with 61 vertical wires in 6 frboxes and 3 horizontal wires in 8 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 117.70 (MB), peak = 132.03 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 117.71 (MB), peak = 132.03 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:05, memory = 225.71 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:10, memory = 289.09 (MB)
    completing 30% with 393 violations
    elapsed time = 00:00:17, memory = 196.15 (MB)
    completing 40% with 393 violations
    elapsed time = 00:00:22, memory = 256.48 (MB)
    completing 50% with 393 violations
    elapsed time = 00:00:27, memory = 332.12 (MB)
    completing 60% with 435 violations
    elapsed time = 00:00:33, memory = 232.00 (MB)
    completing 70% with 435 violations
    elapsed time = 00:00:37, memory = 303.64 (MB)
    completing 80% with 271 violations
    elapsed time = 00:00:43, memory = 202.08 (MB)
    completing 90% with 271 violations
    elapsed time = 00:00:48, memory = 268.16 (MB)
    completing 100% with 145 violations
    elapsed time = 00:00:53, memory = 128.41 (MB)
  number of violations = 160
cpu time = 00:00:52, elapsed time = 00:00:53, memory = 472.59 (MB), peak = 472.84 (MB)
total wire length = 84835 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 51000 um
total wire length on LAYER met2 = 26223 um
total wire length on LAYER met3 = 6689 um
total wire length on LAYER met4 = 922 um
total wire length on LAYER met5 = 0 um
total number of vias = 266
up-via summary (total 266):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    219
           met2     39
           met3      8
           met4      0
----------------------
                   266


start 1st optimization iteration ...
    completing 10% with 160 violations
    elapsed time = 00:00:05, memory = 561.52 (MB)
    completing 20% with 160 violations
    elapsed time = 00:00:10, memory = 606.34 (MB)
    completing 30% with 139 violations
    elapsed time = 00:00:16, memory = 531.75 (MB)
    completing 40% with 139 violations
    elapsed time = 00:00:20, memory = 586.72 (MB)
    completing 50% with 139 violations
    elapsed time = 00:00:25, memory = 629.46 (MB)
    completing 60% with 99 violations
    elapsed time = 00:00:31, memory = 557.08 (MB)
    completing 70% with 99 violations
    elapsed time = 00:00:35, memory = 613.80 (MB)
    completing 80% with 59 violations
    elapsed time = 00:00:41, memory = 536.21 (MB)
    completing 90% with 59 violations
    elapsed time = 00:00:46, memory = 585.71 (MB)
    completing 100% with 43 violations
    elapsed time = 00:00:51, memory = 469.67 (MB)
  number of violations = 43
cpu time = 00:00:50, elapsed time = 00:00:51, memory = 469.67 (MB), peak = 638.56 (MB)
total wire length = 84916 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 50908 um
total wire length on LAYER met2 = 26266 um
total wire length on LAYER met3 = 6846 um
total wire length on LAYER met4 = 895 um
total wire length on LAYER met5 = 0 um
total number of vias = 291
up-via summary (total 291):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    217
           met2     65
           met3      9
           met4      0
----------------------
                   291


start 2nd optimization iteration ...
    completing 10% with 43 violations
    elapsed time = 00:00:00, memory = 506.02 (MB)
    completing 20% with 43 violations
    elapsed time = 00:00:00, memory = 506.04 (MB)
    completing 30% with 37 violations
    elapsed time = 00:00:01, memory = 506.95 (MB)
    completing 40% with 37 violations
    elapsed time = 00:00:01, memory = 506.95 (MB)
    completing 50% with 37 violations
    elapsed time = 00:00:01, memory = 507.98 (MB)
    completing 60% with 28 violations
    elapsed time = 00:00:01, memory = 508.15 (MB)
    completing 70% with 28 violations
    elapsed time = 00:00:01, memory = 508.15 (MB)
    completing 80% with 35 violations
    elapsed time = 00:00:02, memory = 509.70 (MB)
    completing 90% with 35 violations
    elapsed time = 00:00:02, memory = 509.95 (MB)
    completing 100% with 31 violations
    elapsed time = 00:00:02, memory = 507.17 (MB)
  number of violations = 31
cpu time = 00:00:02, elapsed time = 00:00:02, memory = 507.17 (MB), peak = 638.56 (MB)
total wire length = 84893 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 50926 um
total wire length on LAYER met2 = 26249 um
total wire length on LAYER met3 = 6807 um
total wire length on LAYER met4 = 910 um
total wire length on LAYER met5 = 0 um
total number of vias = 283
up-via summary (total 283):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    230
           met2     44
           met3      9
           met4      0
----------------------
                   283


start 3rd optimization iteration ...
    completing 10% with 31 violations
    elapsed time = 00:00:01, memory = 518.77 (MB)
    completing 20% with 31 violations
    elapsed time = 00:00:01, memory = 518.95 (MB)
    completing 30% with 24 violations
    elapsed time = 00:00:02, memory = 509.75 (MB)
    completing 40% with 24 violations
    elapsed time = 00:00:02, memory = 509.89 (MB)
    completing 50% with 24 violations
    elapsed time = 00:00:03, memory = 516.59 (MB)
    completing 60% with 6 violations
    elapsed time = 00:00:03, memory = 470.14 (MB)
    completing 70% with 6 violations
    elapsed time = 00:00:03, memory = 470.18 (MB)
    completing 80% with 6 violations
    elapsed time = 00:00:03, memory = 470.18 (MB)
    completing 90% with 6 violations
    elapsed time = 00:00:03, memory = 470.25 (MB)
    completing 100% with 6 violations
    elapsed time = 00:00:03, memory = 470.27 (MB)
  number of violations = 6
cpu time = 00:00:03, elapsed time = 00:00:03, memory = 470.27 (MB), peak = 638.56 (MB)
total wire length = 84873 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 50898 um
total wire length on LAYER met2 = 26099 um
total wire length on LAYER met3 = 6848 um
total wire length on LAYER met4 = 1027 um
total wire length on LAYER met5 = 0 um
total number of vias = 337
up-via summary (total 337):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    246
           met2     69
           met3     22
           met4      0
----------------------
                   337


start 4th optimization iteration ...
    completing 10% with 6 violations
    elapsed time = 00:00:00, memory = 470.27 (MB)
    completing 20% with 6 violations
    elapsed time = 00:00:00, memory = 470.28 (MB)
    completing 30% with 6 violations
    elapsed time = 00:00:00, memory = 470.28 (MB)
    completing 40% with 6 violations
    elapsed time = 00:00:00, memory = 470.28 (MB)
    completing 50% with 6 violations
    elapsed time = 00:00:00, memory = 470.28 (MB)
    completing 60% with 5 violations
    elapsed time = 00:00:00, memory = 470.28 (MB)
    completing 70% with 5 violations
    elapsed time = 00:00:00, memory = 470.28 (MB)
    completing 80% with 3 violations
    elapsed time = 00:00:00, memory = 482.65 (MB)
    completing 90% with 3 violations
    elapsed time = 00:00:00, memory = 482.90 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 495.27 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:01, memory = 495.27 (MB), peak = 638.56 (MB)
total wire length = 84875 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 50902 um
total wire length on LAYER met2 = 26096 um
total wire length on LAYER met3 = 6849 um
total wire length on LAYER met4 = 1027 um
total wire length on LAYER met5 = 0 um
total number of vias = 345
up-via summary (total 345):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    252
           met2     71
           met3     22
           met4      0
----------------------
                   345


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 495.27 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 495.28 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 495.28 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 495.28 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 495.28 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 495.28 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 495.28 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 495.28 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 495.28 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 495.28 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 495.28 (MB), peak = 638.56 (MB)
total wire length = 84875 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 50902 um
total wire length on LAYER met2 = 26096 um
total wire length on LAYER met3 = 6849 um
total wire length on LAYER met4 = 1027 um
total wire length on LAYER met5 = 0 um
total number of vias = 345
up-via summary (total 345):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    252
           met2     71
           met3     22
           met4      0
----------------------
                   345


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 495.28 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 495.49 (MB), peak = 638.56 (MB)
total wire length = 84875 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 50902 um
total wire length on LAYER met2 = 26096 um
total wire length on LAYER met3 = 6849 um
total wire length on LAYER met4 = 1027 um
total wire length on LAYER met5 = 0 um
total number of vias = 345
up-via summary (total 345):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    252
           met2     71
           met3     22
           met4      0
----------------------
                   345


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 495.49 (MB), peak = 638.56 (MB)
total wire length = 84875 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 50902 um
total wire length on LAYER met2 = 26096 um
total wire length on LAYER met3 = 6849 um
total wire length on LAYER met4 = 1027 um
total wire length on LAYER met5 = 0 um
total number of vias = 345
up-via summary (total 345):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    252
           met2     71
           met3     22
           met4      0
----------------------
                   345


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 495.49 (MB), peak = 638.56 (MB)
total wire length = 84875 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 50902 um
total wire length on LAYER met2 = 26096 um
total wire length on LAYER met3 = 6849 um
total wire length on LAYER met4 = 1027 um
total wire length on LAYER met5 = 0 um
total number of vias = 345
up-via summary (total 345):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    252
           met2     71
           met3     22
           met4      0
----------------------
                   345


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 495.49 (MB), peak = 638.56 (MB)
total wire length = 84875 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 50902 um
total wire length on LAYER met2 = 26096 um
total wire length on LAYER met3 = 6849 um
total wire length on LAYER met4 = 1027 um
total wire length on LAYER met5 = 0 um
total number of vias = 345
up-via summary (total 345):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    252
           met2     71
           met3     22
           met4      0
----------------------
                   345


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 495.49 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 495.49 (MB), peak = 638.56 (MB)
total wire length = 84875 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 50902 um
total wire length on LAYER met2 = 26096 um
total wire length on LAYER met3 = 6849 um
total wire length on LAYER met4 = 1027 um
total wire length on LAYER met5 = 0 um
total number of vias = 345
up-via summary (total 345):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    252
           met2     71
           met3     22
           met4      0
----------------------
                   345


complete detail routing
total wire length = 84875 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 50902 um
total wire length on LAYER met2 = 26096 um
total wire length on LAYER met3 = 6849 um
total wire length on LAYER met4 = 1027 um
total wire length on LAYER met5 = 0 um
total number of vias = 345
up-via summary (total 345):

----------------------
 FR_MASTERSLICE      0
            li1      0
           met1    252
           met2     71
           met3     22
           met4      0
----------------------
                   345

cpu time = 00:01:51, elapsed time = 00:01:56, memory = 495.49 (MB), peak = 638.56 (MB)

post processing ...

Runtime taken (hrt): 119.569
