Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 095f862a43d247a1bbe5ba75f7c67bbf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_uart_behav xil_defaultlib.tb_uart xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rx' is not connected on this instance [D:/GitHub/harman_Verilog/1115_uart_study/1115_uart_study.srcs/sim_1/new/tb_uart.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baudrate_generator
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.tb_uart
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_uart_behav
