#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Jun  9 11:55:29 2024
# Process ID: 38385
# Current directory: /home/claxl/Documents/Double/merge_sort_double/merge_sort_double.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/claxl/Documents/Double/merge_sort_double/merge_sort_double.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/claxl/Documents/Double/merge_sort_double/merge_sort_double.runs/impl_1/vivado.jou
# Running On: claudios, OS: Linux, CPU Frequency: 3001.824 MHz, CPU Physical cores: 4, Host memory: 24873 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claxl/Documents/Double'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/claxl/Documents/Double' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_merge_sort_0_0/design_1_merge_sort_0_0.dcp' for cell 'design_1_i/merge_sort_0'
INFO: [Project 1-454] Reading design checkpoint '/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2.dcp' for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1840.496 ; gain = 0.000 ; free physical = 10901 ; free virtual = 22598
INFO: [Netlist 29-17] Analyzing 8770 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:54]
Finished Parsing XDC File [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:54]
Finished Parsing XDC File [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 45 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2276.289 ; gain = 0.000 ; free physical = 10709 ; free virtual = 22406
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

22 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2276.289 ; gain = 944.199 ; free physical = 10709 ; free virtual = 22406
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2276.289 ; gain = 0.000 ; free physical = 10680 ; free virtual = 22377

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ddcf9c32

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2761.688 ; gain = 485.398 ; free physical = 10223 ; free virtual = 21921

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: ddcf9c32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3073.461 ; gain = 0.000 ; free physical = 9909 ; free virtual = 21606

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: ddcf9c32

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3073.461 ; gain = 0.000 ; free physical = 9908 ; free virtual = 21605
Phase 1 Initialization | Checksum: ddcf9c32

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3073.461 ; gain = 0.000 ; free physical = 9908 ; free virtual = 21605

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: ddcf9c32

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3073.461 ; gain = 0.000 ; free physical = 9908 ; free virtual = 21606

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: ddcf9c32

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3073.461 ; gain = 0.000 ; free physical = 9900 ; free virtual = 21598
Phase 2 Timer Update And Timing Data Collection | Checksum: ddcf9c32

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3073.461 ; gain = 0.000 ; free physical = 9900 ; free virtual = 21598

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 19 inverters resulting in an inversion of 145 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 33 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 19b272103

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3073.461 ; gain = 0.000 ; free physical = 9901 ; free virtual = 21599
Retarget | Checksum: 19b272103
INFO: [Opt 31-389] Phase Retarget created 70 cells and removed 135 cells
INFO: [Opt 31-1021] In phase Retarget, 54 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 6 inverter(s) to 11 load pin(s).
Phase 4 Constant propagation | Checksum: f475b3ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3073.461 ; gain = 0.000 ; free physical = 9901 ; free virtual = 21599
Constant propagation | Checksum: f475b3ca
INFO: [Opt 31-389] Phase Constant propagation created 397 cells and removed 1136 cells
INFO: [Opt 31-1021] In phase Constant propagation, 55 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1258698f7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3073.461 ; gain = 0.000 ; free physical = 9904 ; free virtual = 21601
Sweep | Checksum: 1258698f7
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 506 cells
INFO: [Opt 31-1021] In phase Sweep, 192 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1258698f7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3105.477 ; gain = 32.016 ; free physical = 9903 ; free virtual = 21601
BUFG optimization | Checksum: 1258698f7
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][10]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][11]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][12]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][13]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][14]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][15]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][16]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][17]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][18]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][19]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][1]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][20]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][21]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][22]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][23]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][24]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][25]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][26]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][27]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][28]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][29]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][2]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][30]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][31]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][32]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][33]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][34]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][35]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][36]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][37]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][38]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][39]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][3]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][40]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][41]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][42]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][43]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][44]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][45]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][46]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][47]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][48]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][49]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][4]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][50]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][51]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][52]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][53]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][54]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][55]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][56]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][57]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][58]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][59]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][5]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][60]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][61]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][62]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][63]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][6]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][7]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][8]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/output_r_c_U/U_merge_sort_fifo_w64_d6_S_ShiftReg/SRL_SIG_reg[5][9]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_1_U0/grp_merge_sort_iterative_1_Pipeline_left_right_fu_4718/pf_left_stream_1_U/fifo_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_1_U0/grp_merge_sort_iterative_1_Pipeline_left_right_fu_4718/pf_left_stream_1_U/fifo_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_1_U0/grp_merge_sort_iterative_1_Pipeline_left_right_fu_4718/pf_left_stream_1_U/fifo_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_1_U0/grp_merge_sort_iterative_1_Pipeline_left_right_fu_4718/pf_left_stream_1_U/fifo_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_1_U0/grp_merge_sort_iterative_1_Pipeline_left_right_fu_4718/pf_left_stream_1_U/fifo_reg[3][4]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_1_U0/grp_merge_sort_iterative_1_Pipeline_left_right_fu_4718/pf_left_stream_1_U/fifo_reg[3][5]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_1_U0/grp_merge_sort_iterative_1_Pipeline_left_right_fu_4718/pf_left_stream_1_U/fifo_reg[3][6]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_1_U0/grp_merge_sort_iterative_1_Pipeline_left_right_fu_4718/pf_left_stream_1_U/fifo_reg[3][7]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_1_U0/grp_merge_sort_iterative_1_Pipeline_left_right_fu_4718/pf_left_stream_1_U/fifo_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_1_U0/grp_merge_sort_iterative_1_Pipeline_left_right_fu_4718/pf_left_stream_1_U/fifo_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_1_U0/grp_merge_sort_iterative_1_Pipeline_left_right_fu_4718/pf_right_stream_U/fifo_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_1_U0/grp_merge_sort_iterative_1_Pipeline_left_right_fu_4718/pf_right_stream_U/fifo_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_1_U0/grp_merge_sort_iterative_1_Pipeline_left_right_fu_4718/pf_right_stream_U/fifo_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_1_U0/grp_merge_sort_iterative_1_Pipeline_left_right_fu_4718/pf_right_stream_U/fifo_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_1_U0/grp_merge_sort_iterative_1_Pipeline_left_right_fu_4718/pf_right_stream_U/fifo_reg[3][4]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_1_U0/grp_merge_sort_iterative_1_Pipeline_left_right_fu_4718/pf_right_stream_U/fifo_reg[3][5]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_1_U0/grp_merge_sort_iterative_1_Pipeline_left_right_fu_4718/pf_right_stream_U/fifo_reg[3][6]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_1_U0/grp_merge_sort_iterative_1_Pipeline_left_right_fu_4718/pf_right_stream_U/fifo_reg[3][7]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_1_U0/grp_merge_sort_iterative_1_Pipeline_left_right_fu_4718/pf_right_stream_U/fifo_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_1_U0/grp_merge_sort_iterative_1_Pipeline_left_right_fu_4718/pf_right_stream_U/fifo_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_2_U0/grp_merge_sort_iterative_2_Pipeline_left_right_fu_4718/pf_left_stream_U/fifo_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_2_U0/grp_merge_sort_iterative_2_Pipeline_left_right_fu_4718/pf_left_stream_U/fifo_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_2_U0/grp_merge_sort_iterative_2_Pipeline_left_right_fu_4718/pf_left_stream_U/fifo_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_2_U0/grp_merge_sort_iterative_2_Pipeline_left_right_fu_4718/pf_left_stream_U/fifo_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_2_U0/grp_merge_sort_iterative_2_Pipeline_left_right_fu_4718/pf_left_stream_U/fifo_reg[3][4]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_2_U0/grp_merge_sort_iterative_2_Pipeline_left_right_fu_4718/pf_left_stream_U/fifo_reg[3][5]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_2_U0/grp_merge_sort_iterative_2_Pipeline_left_right_fu_4718/pf_left_stream_U/fifo_reg[3][6]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_2_U0/grp_merge_sort_iterative_2_Pipeline_left_right_fu_4718/pf_left_stream_U/fifo_reg[3][7]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_2_U0/grp_merge_sort_iterative_2_Pipeline_left_right_fu_4718/pf_left_stream_U/fifo_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_2_U0/grp_merge_sort_iterative_2_Pipeline_left_right_fu_4718/pf_left_stream_U/fifo_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_2_U0/grp_merge_sort_iterative_2_Pipeline_left_right_fu_4718/pf_right_stream_1_U/fifo_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_2_U0/grp_merge_sort_iterative_2_Pipeline_left_right_fu_4718/pf_right_stream_1_U/fifo_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_2_U0/grp_merge_sort_iterative_2_Pipeline_left_right_fu_4718/pf_right_stream_1_U/fifo_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/merge_sort_0/inst/merge_sort_iterative_2_U0/grp_merge_sort_iterative_2_Pipeline_left_right_fu_4718/pf_right_stream_1_U/fifo_reg[3][3]_srl4 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1258698f7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3105.477 ; gain = 32.016 ; free physical = 9903 ; free virtual = 21601
Shift Register Optimization | Checksum: 1258698f7
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1a4b1446c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3105.477 ; gain = 32.016 ; free physical = 9904 ; free virtual = 21602
Post Processing Netlist | Checksum: 1a4b1446c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 67 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 831bed28

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3105.477 ; gain = 32.016 ; free physical = 9904 ; free virtual = 21602

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3105.477 ; gain = 0.000 ; free physical = 9904 ; free virtual = 21601
Phase 9.2 Verifying Netlist Connectivity | Checksum: 831bed28

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3105.477 ; gain = 32.016 ; free physical = 9904 ; free virtual = 21601
Phase 9 Finalization | Checksum: 831bed28

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3105.477 ; gain = 32.016 ; free physical = 9904 ; free virtual = 21601
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              70  |             135  |                                             54  |
|  Constant propagation         |             397  |            1136  |                                             55  |
|  Sweep                        |               0  |             506  |                                            192  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             67  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 831bed28

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3105.477 ; gain = 32.016 ; free physical = 9904 ; free virtual = 21601
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3105.477 ; gain = 0.000 ; free physical = 9904 ; free virtual = 21601

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 24
Ending PowerOpt Patch Enables Task | Checksum: d284abc9

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9601 ; free virtual = 21298
Ending Power Optimization Task | Checksum: d284abc9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3561.633 ; gain = 456.156 ; free physical = 9601 ; free virtual = 21298

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d284abc9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9601 ; free virtual = 21298

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9601 ; free virtual = 21298
Ending Netlist Obfuscation Task | Checksum: 103e5e768

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9601 ; free virtual = 21298
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 146 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 3561.633 ; gain = 1285.344 ; free physical = 9601 ; free virtual = 21298
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9579 ; free virtual = 21278
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9579 ; free virtual = 21278
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9572 ; free virtual = 21276
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9572 ; free virtual = 21276
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9572 ; free virtual = 21276
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9571 ; free virtual = 21277
Write Physdb Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9571 ; free virtual = 21277
INFO: [Common 17-1381] The checkpoint '/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9546 ; free virtual = 21260
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5ab2f966

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9546 ; free virtual = 21260
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9546 ; free virtual = 21260

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7c66e03e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9580 ; free virtual = 21295

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1374a0936

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9568 ; free virtual = 21282

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1374a0936

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9568 ; free virtual = 21281
Phase 1 Placer Initialization | Checksum: 1374a0936

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9568 ; free virtual = 21281

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e5b81149

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9536 ; free virtual = 21249

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 113d01583

Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9534 ; free virtual = 21248

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 113d01583

Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9534 ; free virtual = 21248

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 19988ccd6

Time (s): cpu = 00:01:30 ; elapsed = 00:00:31 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9655 ; free virtual = 21282

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 736 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 325 nets or LUTs. Breaked 0 LUT, combined 325 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9698 ; free virtual = 21297

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            325  |                   325  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            325  |                   325  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: f37a7d6c

Time (s): cpu = 00:01:38 ; elapsed = 00:00:35 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9757 ; free virtual = 21356
Phase 2.4 Global Placement Core | Checksum: 189f1ce6e

Time (s): cpu = 00:01:46 ; elapsed = 00:00:38 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9792 ; free virtual = 21368
Phase 2 Global Placement | Checksum: 189f1ce6e

Time (s): cpu = 00:01:46 ; elapsed = 00:00:38 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9792 ; free virtual = 21368

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17576ef31

Time (s): cpu = 00:01:53 ; elapsed = 00:00:40 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9797 ; free virtual = 21368

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b16575fd

Time (s): cpu = 00:02:05 ; elapsed = 00:00:43 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9807 ; free virtual = 21378

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23ab4f7eb

Time (s): cpu = 00:02:06 ; elapsed = 00:00:43 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9810 ; free virtual = 21381

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ea227835

Time (s): cpu = 00:02:06 ; elapsed = 00:00:43 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9810 ; free virtual = 21381

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 128037c5f

Time (s): cpu = 00:02:23 ; elapsed = 00:00:59 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9437 ; free virtual = 21010

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: abf3647a

Time (s): cpu = 00:02:25 ; elapsed = 00:01:01 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9428 ; free virtual = 21000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: db44e444

Time (s): cpu = 00:02:25 ; elapsed = 00:01:01 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9431 ; free virtual = 21002
Phase 3 Detail Placement | Checksum: db44e444

Time (s): cpu = 00:02:26 ; elapsed = 00:01:01 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9429 ; free virtual = 21000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 150daf261

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.616 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1afe10e7e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9381 ; free virtual = 20998
INFO: [Place 46-33] Processed net design_1_i/merge_sort_0/inst/merge_sort_iterative_U0/reg_134510, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/merge_sort_0/inst/merge_sort_iterative_1_U0/reg_100010, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/merge_sort_0/inst/merge_sort_iterative_2_U0/reg_100010, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/merge_sort_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_rst_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 4 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 4, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1afe10e7e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9388 ; free virtual = 20996
Phase 4.1.1.1 BUFG Insertion | Checksum: 150daf261

Time (s): cpu = 00:03:01 ; elapsed = 00:01:16 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9386 ; free virtual = 20992

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.616. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1fd0f91b9

Time (s): cpu = 00:03:02 ; elapsed = 00:01:17 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9392 ; free virtual = 20999

Time (s): cpu = 00:03:02 ; elapsed = 00:01:17 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9392 ; free virtual = 20999
Phase 4.1 Post Commit Optimization | Checksum: 1fd0f91b9

Time (s): cpu = 00:03:02 ; elapsed = 00:01:17 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9391 ; free virtual = 20998

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fd0f91b9

Time (s): cpu = 00:03:03 ; elapsed = 00:01:18 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9388 ; free virtual = 21004

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1fd0f91b9

Time (s): cpu = 00:03:04 ; elapsed = 00:01:19 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9387 ; free virtual = 21002
Phase 4.3 Placer Reporting | Checksum: 1fd0f91b9

Time (s): cpu = 00:03:04 ; elapsed = 00:01:19 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9396 ; free virtual = 21004

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9396 ; free virtual = 21003

Time (s): cpu = 00:03:04 ; elapsed = 00:01:19 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9396 ; free virtual = 21003
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b1ef7f7e

Time (s): cpu = 00:03:05 ; elapsed = 00:01:19 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9396 ; free virtual = 21003
Ending Placer Task | Checksum: bb8e0e41

Time (s): cpu = 00:03:05 ; elapsed = 00:01:20 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9404 ; free virtual = 21011
90 Infos, 146 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:08 ; elapsed = 00:01:21 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9402 ; free virtual = 21008
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9332 ; free virtual = 20939
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9319 ; free virtual = 20936
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9283 ; free virtual = 20920
Wrote PlaceDB: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9211 ; free virtual = 20909
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9211 ; free virtual = 20909
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9210 ; free virtual = 20908
Wrote Netlist Cache: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9196 ; free virtual = 20902
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9188 ; free virtual = 20895
Write Physdb Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9188 ; free virtual = 20895
INFO: [Common 17-1381] The checkpoint '/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9203 ; free virtual = 20897
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9312 ; free virtual = 20964
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 146 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9312 ; free virtual = 20964
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9236 ; free virtual = 20908
Wrote PlaceDB: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9127 ; free virtual = 20867
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9127 ; free virtual = 20867
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9126 ; free virtual = 20866
Wrote Netlist Cache: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9117 ; free virtual = 20865
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9117 ; free virtual = 20866
Write Physdb Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9117 ; free virtual = 20866
INFO: [Common 17-1381] The checkpoint '/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9142 ; free virtual = 20821
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 223c12ab ConstDB: 0 ShapeSum: 9951fb96 RouteDB: 0
Post Restoration Checksum: NetGraph: 9a48a500 | NumContArr: b74c101e | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2d6e6aa58

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9359 ; free virtual = 21021

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2d6e6aa58

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9358 ; free virtual = 21020

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2d6e6aa58

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9358 ; free virtual = 21020
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 268dfdeac

Time (s): cpu = 00:01:01 ; elapsed = 00:00:25 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9279 ; free virtual = 20958
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.825  | TNS=0.000  | WHS=-0.212 | THS=-549.350|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 62893
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 62893
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 195b88137

Time (s): cpu = 00:01:17 ; elapsed = 00:00:29 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9305 ; free virtual = 20967

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 195b88137

Time (s): cpu = 00:01:17 ; elapsed = 00:00:29 . Memory (MB): peak = 3561.633 ; gain = 0.000 ; free physical = 9304 ; free virtual = 20966

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 19130ec46

Time (s): cpu = 00:01:42 ; elapsed = 00:00:35 . Memory (MB): peak = 3668.863 ; gain = 107.230 ; free physical = 9192 ; free virtual = 20855
Phase 3 Initial Routing | Checksum: 19130ec46

Time (s): cpu = 00:01:42 ; elapsed = 00:00:35 . Memory (MB): peak = 3668.863 ; gain = 107.230 ; free physical = 9192 ; free virtual = 20855

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 15051
 Number of Nodes with overlaps = 567
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.540  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 27cb71596

Time (s): cpu = 00:02:42 ; elapsed = 00:01:06 . Memory (MB): peak = 3668.863 ; gain = 107.230 ; free physical = 9195 ; free virtual = 20856

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.540  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 23e3b6124

Time (s): cpu = 00:02:44 ; elapsed = 00:01:07 . Memory (MB): peak = 3668.863 ; gain = 107.230 ; free physical = 9192 ; free virtual = 20853
Phase 4 Rip-up And Reroute | Checksum: 23e3b6124

Time (s): cpu = 00:02:44 ; elapsed = 00:01:07 . Memory (MB): peak = 3668.863 ; gain = 107.230 ; free physical = 9192 ; free virtual = 20853

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1f9a1e1f0

Time (s): cpu = 00:02:50 ; elapsed = 00:01:09 . Memory (MB): peak = 3668.863 ; gain = 107.230 ; free physical = 9161 ; free virtual = 20846
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.554  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1f9a1e1f0

Time (s): cpu = 00:02:51 ; elapsed = 00:01:09 . Memory (MB): peak = 3668.863 ; gain = 107.230 ; free physical = 9163 ; free virtual = 20848

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f9a1e1f0

Time (s): cpu = 00:02:51 ; elapsed = 00:01:09 . Memory (MB): peak = 3668.863 ; gain = 107.230 ; free physical = 9163 ; free virtual = 20849
Phase 5 Delay and Skew Optimization | Checksum: 1f9a1e1f0

Time (s): cpu = 00:02:51 ; elapsed = 00:01:09 . Memory (MB): peak = 3668.863 ; gain = 107.230 ; free physical = 9163 ; free virtual = 20849

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2704baeb8

Time (s): cpu = 00:03:00 ; elapsed = 00:01:12 . Memory (MB): peak = 3668.863 ; gain = 107.230 ; free physical = 9135 ; free virtual = 20826
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.554  | TNS=0.000  | WHS=0.008  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2727bd82a

Time (s): cpu = 00:03:00 ; elapsed = 00:01:12 . Memory (MB): peak = 3668.863 ; gain = 107.230 ; free physical = 9135 ; free virtual = 20826
Phase 6 Post Hold Fix | Checksum: 2727bd82a

Time (s): cpu = 00:03:00 ; elapsed = 00:01:13 . Memory (MB): peak = 3668.863 ; gain = 107.230 ; free physical = 9155 ; free virtual = 20831

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 21.9572 %
  Global Horizontal Routing Utilization  = 27.9568 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2727bd82a

Time (s): cpu = 00:03:01 ; elapsed = 00:01:13 . Memory (MB): peak = 3668.863 ; gain = 107.230 ; free physical = 9155 ; free virtual = 20831

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2727bd82a

Time (s): cpu = 00:03:01 ; elapsed = 00:01:13 . Memory (MB): peak = 3668.863 ; gain = 107.230 ; free physical = 9155 ; free virtual = 20831

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 31c6be88a

Time (s): cpu = 00:03:08 ; elapsed = 00:01:17 . Memory (MB): peak = 3668.863 ; gain = 107.230 ; free physical = 9180 ; free virtual = 20848

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.554  | TNS=0.000  | WHS=0.008  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 31c6be88a

Time (s): cpu = 00:03:16 ; elapsed = 00:01:19 . Memory (MB): peak = 3668.863 ; gain = 107.230 ; free physical = 9190 ; free virtual = 20856
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1fba62ba6

Time (s): cpu = 00:03:18 ; elapsed = 00:01:21 . Memory (MB): peak = 3668.863 ; gain = 107.230 ; free physical = 9191 ; free virtual = 20851
Ending Routing Task | Checksum: 1fba62ba6

Time (s): cpu = 00:03:19 ; elapsed = 00:01:22 . Memory (MB): peak = 3668.863 ; gain = 107.230 ; free physical = 9181 ; free virtual = 20850

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 146 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:24 ; elapsed = 00:01:25 . Memory (MB): peak = 3668.863 ; gain = 107.230 ; free physical = 9181 ; free virtual = 20849
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3748.902 ; gain = 80.039 ; free physical = 9090 ; free virtual = 20756
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/claxl/Documents/Double/merge_sort_double/merge_sort_double.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:47 ; elapsed = 00:00:14 . Memory (MB): peak = 3748.902 ; gain = 0.000 ; free physical = 9136 ; free virtual = 20794
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
125 Infos, 146 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 3748.902 ; gain = 0.000 ; free physical = 9097 ; free virtual = 20776
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3748.902 ; gain = 0.000 ; free physical = 9029 ; free virtual = 20730
Wrote PlaceDB: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3748.902 ; gain = 0.000 ; free physical = 8908 ; free virtual = 20676
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3748.902 ; gain = 0.000 ; free physical = 8908 ; free virtual = 20676
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3748.902 ; gain = 0.000 ; free physical = 8896 ; free virtual = 20669
Wrote Netlist Cache: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3748.902 ; gain = 0.000 ; free physical = 8894 ; free virtual = 20675
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3748.902 ; gain = 0.000 ; free physical = 8894 ; free virtual = 20676
Write Physdb Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3748.902 ; gain = 0.000 ; free physical = 8894 ; free virtual = 20676
INFO: [Common 17-1381] The checkpoint '/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 3748.902 ; gain = 0.000 ; free physical = 8938 ; free virtual = 20642
INFO: [Common 17-206] Exiting Vivado at Sun Jun  9 12:00:07 2024...
