# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../HW8b.srcs/sources_1/imports/ece383/hw8b2_cu.vhd" \
"../../../../HW8b.srcs/sources_1/imports/ece383/hw8b2_dp.vhd" \
"../../../../HW8b.srcs/sim_1/imports/ece383/hw8b2_tb.vhd" \

# Do not sort compile order
nosort
