

================================================================
== Vivado HLS Report for 'imDiff_Loop_L66_proc'
================================================================
* Date:           Wed Dec 16 13:59:14 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        Task_1
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.58|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------------+-----+--------------+---------+
    |       Latency      |      Interval      | Pipeline|
    | min |      max     | min |      max     |   Type  |
    +-----+--------------+-----+--------------+---------+
    |    1|  173002002001|    1|  173002002001|   none  |
    +-----+--------------+-----+--------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+--------------+---------------+-----------+-----------+----------+----------+
        |            |       Latency      |   Iteration   |  Initiation Interval  |   Trip   |          |
        |  Loop Name | min |      max     |    Latency    |  achieved |   target  |   Count  | Pipelined|
        +------------+-----+--------------+---------------+-----------+-----------+----------+----------+
        |- L66       |    0|  173002002000| 2 ~ 173002002 |          -|          -| 0 ~ 1000 |    no    |
        | + L77      |    0|     173002000|   2 ~ 173002  |          -|          -| 0 ~ 1000 |    no    |
        |  ++ L88    |    0|        173000|    3 ~ 865    |          -|          -|  0 ~ 200 |    no    |
        |   +++ L99  |    0|           862|             17|          -|          -|  0 ~ 50  |    no    |
        +------------+-----+--------------+---------------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 22
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_38)
3 --> 
	4  / (tmp_39)
	2  / (!tmp_39)
4 --> 
	5  / (tmp_40)
	3  / (!tmp_40)
5 --> 
	6  / (!tmp_69)
	22  / (tmp_69)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (tmp_77_1)
	22  / (!tmp_77_1)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / (tmp_77_2)
	22  / (!tmp_77_2)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / (tmp_77_3)
	22  / (!tmp_77_3)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	5  / true
22 --> 
	4  / true
* FSM state operations: 

 <State 1>: 2.44ns
ST_1: minSAD (8)  [1/1] 0.00ns
newFuncRoot:0  %minSAD = alloca i32

ST_1: tplWidth_read (9)  [1/1] 0.00ns
newFuncRoot:1  %tplWidth_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %tplWidth)

ST_1: imWidth_read (10)  [1/1] 0.00ns
newFuncRoot:2  %imWidth_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %imWidth)

ST_1: tplHeight_read (11)  [1/1] 0.00ns
newFuncRoot:3  %tplHeight_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %tplHeight)

ST_1: imHeight_read (12)  [1/1] 0.00ns
newFuncRoot:4  %imHeight_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %imHeight)

ST_1: tmp (13)  [1/1] 2.44ns  loc: imProcessing.cpp:105
newFuncRoot:5  %tmp = sub nsw i32 %imHeight_read, %tplHeight_read

ST_1: tmp_s (14)  [1/1] 2.44ns  loc: imProcessing.cpp:107
newFuncRoot:6  %tmp_s = sub nsw i32 %imWidth_read, %tplWidth_read

ST_1: StgValue_30 (15)  [1/1] 1.57ns
newFuncRoot:7  store i32 0, i32* %minSAD

ST_1: StgValue_31 (16)  [1/1] 1.57ns  loc: imProcessing.cpp:105
newFuncRoot:8  br label %0


 <State 2>: 2.52ns
ST_2: row_img (18)  [1/1] 0.00ns
:0  %row_img = phi i31 [ 0, %newFuncRoot ], [ %row_img_1, %1 ]

ST_2: row_img_cast (19)  [1/1] 0.00ns  loc: imProcessing.cpp:105
:1  %row_img_cast = zext i31 %row_img to i32

ST_2: tmp_38 (20)  [1/1] 2.52ns  loc: imProcessing.cpp:105
:2  %tmp_38 = icmp slt i32 %row_img_cast, %tmp

ST_2: row_img_1 (21)  [1/1] 2.44ns  loc: imProcessing.cpp:105
:3  %row_img_1 = add i31 %row_img, 1

ST_2: StgValue_36 (22)  [1/1] 0.00ns  loc: imProcessing.cpp:105
:4  br i1 %tmp_38, label %3, label %.exitStub

ST_2: StgValue_37 (24)  [1/1] 0.00ns  loc: imProcessing.cpp:105
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str728) nounwind

ST_2: tmp_35 (25)  [1/1] 0.00ns  loc: imProcessing.cpp:105
:1  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str728)

ST_2: StgValue_39 (26)  [1/1] 0.00ns  loc: imProcessing.cpp:106
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1000, i32 500, [1 x i8]* @p_str21) nounwind

ST_2: StgValue_40 (27)  [1/1] 1.57ns  loc: imProcessing.cpp:107
:3  br label %2

ST_2: StgValue_41 (198)  [1/1] 0.00ns
.exitStub:0  ret void


 <State 3>: 2.52ns
ST_3: col_img (29)  [1/1] 0.00ns
:0  %col_img = phi i31 [ 0, %3 ], [ %col_img_1, %._crit_edge ]

ST_3: col_img_cast (30)  [1/1] 0.00ns  loc: imProcessing.cpp:107
:1  %col_img_cast = zext i31 %col_img to i32

ST_3: tmp_39 (31)  [1/1] 2.52ns  loc: imProcessing.cpp:107
:2  %tmp_39 = icmp slt i32 %col_img_cast, %tmp_s

ST_3: col_img_1 (32)  [1/1] 2.44ns  loc: imProcessing.cpp:107
:3  %col_img_1 = add i31 %col_img, 1

ST_3: StgValue_46 (33)  [1/1] 0.00ns  loc: imProcessing.cpp:107
:4  br i1 %tmp_39, label %6, label %1

ST_3: StgValue_47 (35)  [1/1] 0.00ns  loc: imProcessing.cpp:107
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str829) nounwind

ST_3: tmp_36 (36)  [1/1] 0.00ns  loc: imProcessing.cpp:107
:1  %tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str829)

ST_3: StgValue_49 (37)  [1/1] 0.00ns  loc: imProcessing.cpp:108
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1000, i32 500, [1 x i8]* @p_str21) nounwind

ST_3: StgValue_50 (38)  [1/1] 1.57ns  loc: imProcessing.cpp:110
:3  br label %5

ST_3: empty (195)  [1/1] 0.00ns  loc: imProcessing.cpp:130
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str728, i32 %tmp_35)

ST_3: StgValue_52 (196)  [1/1] 0.00ns  loc: imProcessing.cpp:105
:1  br label %0


 <State 4>: 8.58ns
ST_4: row_tpl (40)  [1/1] 0.00ns
:0  %row_tpl = phi i31 [ 0, %6 ], [ %row_tpl_1, %7 ]

ST_4: minSAD_1 (41)  [1/1] 0.00ns  loc: imProcessing.cpp:120
:1  %minSAD_1 = phi i32 [ 0, %6 ], [ %SAD_1_lcssa, %7 ]

ST_4: phi_mul (42)  [1/1] 0.00ns
:2  %phi_mul = phi i42 [ 0, %6 ], [ %next_mul, %7 ]

ST_4: tmp_48 (43)  [1/1] 0.00ns
:3  %tmp_48 = trunc i42 %phi_mul to i22

ST_4: next_mul (44)  [1/1] 2.80ns
:4  %next_mul = add i42 1200, %phi_mul

ST_4: row_tpl_cast (45)  [1/1] 0.00ns  loc: imProcessing.cpp:110
:5  %row_tpl_cast = zext i31 %row_tpl to i32

ST_4: tmp_40 (46)  [1/1] 2.52ns  loc: imProcessing.cpp:110
:6  %tmp_40 = icmp slt i32 %row_tpl_cast, %tplHeight_read

ST_4: row_tpl_1 (47)  [1/1] 2.44ns  loc: imProcessing.cpp:110
:7  %row_tpl_1 = add i31 1, %row_tpl

ST_4: StgValue_61 (48)  [1/1] 0.00ns  loc: imProcessing.cpp:110
:8  br i1 %tmp_40, label %9, label %4

ST_4: StgValue_62 (50)  [1/1] 0.00ns  loc: imProcessing.cpp:110
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str930) nounwind

ST_4: tmp_37 (51)  [1/1] 0.00ns  loc: imProcessing.cpp:110
:1  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str930)

ST_4: StgValue_64 (52)  [1/1] 0.00ns  loc: imProcessing.cpp:112
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 200, i32 100, [1 x i8]* @p_str21) nounwind

ST_4: tmp_49 (53)  [1/1] 0.00ns  loc: imProcessing.cpp:116
:3  %tmp_49 = trunc i31 %row_tpl to i22

ST_4: tmp_52 (54)  [1/1] 0.00ns  loc: imProcessing.cpp:116
:4  %tmp_52 = trunc i31 %row_img to i22

ST_4: tmp_61 (55)  [1/1] 2.20ns  loc: imProcessing.cpp:116
:5  %tmp_61 = add i22 %tmp_52, %tmp_49

ST_4: tmp_41 (56)  [1/1] 6.38ns  loc: imProcessing.cpp:116
:6  %tmp_41 = mul i22 1200, %tmp_61

ST_4: tmp_62 (57)  [1/1] 2.44ns
:7  %tmp_62 = add i32 3, %tplWidth_read

ST_4: tmp_63 (58)  [1/1] 0.00ns
:8  %tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_62, i32 31)

ST_4: p_neg (59)  [1/1] 2.44ns
:9  %p_neg = sub i32 -3, %tplWidth_read

ST_4: p_lshr (60)  [1/1] 0.00ns
:10  %p_lshr = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %p_neg, i32 2, i32 31)

ST_4: p_neg_t (61)  [1/1] 2.44ns
:11  %p_neg_t = sub i30 0, %p_lshr

ST_4: tmp_64 (62)  [1/1] 0.00ns
:12  %tmp_64 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_62, i32 2, i32 31)

ST_4: tmp_65 (63)  [1/1] 1.37ns
:13  %tmp_65 = select i1 %tmp_63, i30 %p_neg_t, i30 %tmp_64

ST_4: tmp_66 (64)  [1/1] 0.00ns
:14  %tmp_66 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %tmp_65, i2 0)

ST_4: tmp_67 (65)  [1/1] 0.00ns  loc: imProcessing.cpp:116
:15  %tmp_67 = trunc i31 %col_img to i22

ST_4: tmp_68 (66)  [1/1] 0.00ns  loc: imProcessing.cpp:116
:16  %tmp_68 = trunc i31 %col_img to i22

ST_4: StgValue_79 (67)  [1/1] 1.57ns  loc: imProcessing.cpp:113
:17  br label %8

ST_4: minSAD_load (181)  [1/1] 0.00ns  loc: imProcessing.cpp:123
:0  %minSAD_load = load i32* %minSAD

ST_4: tmp_42 (182)  [1/1] 2.52ns  loc: imProcessing.cpp:123
:1  %tmp_42 = icmp sgt i32 %minSAD_load, %minSAD_1

ST_4: tmp_43 (183)  [1/1] 2.52ns  loc: imProcessing.cpp:123
:2  %tmp_43 = icmp eq i32 %minSAD_load, 0

ST_4: or_cond (184)  [1/1] 1.37ns  loc: imProcessing.cpp:123
:3  %or_cond = or i1 %tmp_42, %tmp_43

ST_4: StgValue_84 (185)  [1/1] 0.00ns  loc: imProcessing.cpp:123
:4  br i1 %or_cond, label %14, label %._crit_edge

ST_4: template_match_posit (187)  [1/1] 0.00ns  loc: imProcessing.cpp:127
:0  %template_match_posit = call i96 @_ssdm_op_BitConcatenate.i96.i32.i32.i32(i32 %minSAD_1, i32 %row_img_cast, i32 %col_img_cast)

ST_4: StgValue_86 (188)  [1/1] 0.00ns  loc: imProcessing.cpp:127
:1  call void @_ssdm_op_Write.ap_auto.i96P(i96* %output_struct, i96 %template_match_posit)

ST_4: StgValue_87 (189)  [1/1] 1.57ns  loc: imProcessing.cpp:124
:2  store i32 %minSAD_1, i32* %minSAD

ST_4: StgValue_88 (190)  [1/1] 0.00ns  loc: imProcessing.cpp:128
:3  br label %._crit_edge

ST_4: empty_22 (192)  [1/1] 0.00ns  loc: imProcessing.cpp:129
._crit_edge:0  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str829, i32 %tmp_36)

ST_4: StgValue_90 (193)  [1/1] 0.00ns  loc: imProcessing.cpp:107
._crit_edge:1  br label %2


 <State 5>: 6.31ns
ST_5: col_tpl (69)  [1/1] 0.00ns  loc: imProcessing.cpp:113
:0  %col_tpl = phi i32 [ 0, %9 ], [ %col_tpl_1_3, %10 ]

ST_5: SAD_1 (70)  [1/1] 0.00ns
:1  %SAD_1 = phi i32 [ %minSAD_1, %9 ], [ %SAD_3, %10 ]

ST_5: StgValue_93 (71)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 50, i64 25)

ST_5: tmp_69 (72)  [1/1] 2.52ns  loc: imProcessing.cpp:113
:3  %tmp_69 = icmp eq i32 %col_tpl, %tmp_66

ST_5: StgValue_95 (73)  [1/1] 1.57ns  loc: imProcessing.cpp:113
:4  br i1 %tmp_69, label %7, label %13

ST_5: tmp_70 (76)  [1/1] 0.00ns  loc: imProcessing.cpp:116
:1  %tmp_70 = trunc i31 %col_img to i22

ST_5: tmp_71 (77)  [1/1] 0.00ns  loc: imProcessing.cpp:116
:2  %tmp_71 = trunc i32 %col_tpl to i22

ST_5: tmp_72 (78)  [1/1] 1.85ns  loc: imProcessing.cpp:116
:3  %tmp_72 = add i22 %tmp_71, %tmp_70

ST_5: tmp_44 (79)  [1/1] 1.85ns  loc: imProcessing.cpp:116
:4  %tmp_44 = add i22 %tmp_72, %tmp_41

ST_5: tmp_53_cast (80)  [1/1] 0.00ns  loc: imProcessing.cpp:116
:5  %tmp_53_cast = sext i22 %tmp_44 to i64

ST_5: imINPUT_addr (81)  [1/1] 0.00ns  loc: imProcessing.cpp:116
:6  %imINPUT_addr = getelementptr [1440000 x i32]* %imINPUT, i64 0, i64 %tmp_53_cast

ST_5: imINPUT_load (82)  [4/4] 2.61ns  loc: imProcessing.cpp:116
:7  %imINPUT_load = load i32* %imINPUT_addr, align 4

ST_5: tmp_74 (85)  [1/1] 0.00ns  loc: imProcessing.cpp:118
:10  %tmp_74 = trunc i32 %col_tpl to i22

ST_5: tmp_45 (86)  [1/1] 2.20ns  loc: imProcessing.cpp:118
:11  %tmp_45 = add i22 %tmp_74, %tmp_48

ST_5: tmp_54_cast (87)  [1/1] 0.00ns  loc: imProcessing.cpp:118
:12  %tmp_54_cast = zext i22 %tmp_45 to i64

ST_5: tplINPUT_addr (88)  [1/1] 0.00ns  loc: imProcessing.cpp:118
:13  %tplINPUT_addr = getelementptr [1440000 x i32]* %tplINPUT, i64 0, i64 %tmp_54_cast

ST_5: tplINPUT_load (89)  [4/4] 2.61ns  loc: imProcessing.cpp:118
:14  %tplINPUT_load = load i32* %tplINPUT_addr, align 4


 <State 6>: 2.61ns
ST_6: imINPUT_load (82)  [3/4] 2.61ns  loc: imProcessing.cpp:116
:7  %imINPUT_load = load i32* %imINPUT_addr, align 4

ST_6: tplINPUT_load (89)  [3/4] 2.61ns  loc: imProcessing.cpp:118
:14  %tplINPUT_load = load i32* %tplINPUT_addr, align 4


 <State 7>: 2.61ns
ST_7: imINPUT_load (82)  [2/4] 2.61ns  loc: imProcessing.cpp:116
:7  %imINPUT_load = load i32* %imINPUT_addr, align 4

ST_7: tplINPUT_load (89)  [2/4] 2.61ns  loc: imProcessing.cpp:118
:14  %tplINPUT_load = load i32* %tplINPUT_addr, align 4


 <State 8>: 4.33ns
ST_8: imINPUT_load (82)  [1/4] 2.61ns  loc: imProcessing.cpp:116
:7  %imINPUT_load = load i32* %imINPUT_addr, align 4

ST_8: tmp_73 (83)  [1/1] 0.00ns  loc: imProcessing.cpp:116
:8  %tmp_73 = trunc i32 %imINPUT_load to i8

ST_8: search_img_cast (84)  [1/1] 0.00ns  loc: imProcessing.cpp:116
:9  %search_img_cast = zext i8 %tmp_73 to i9

ST_8: tplINPUT_load (89)  [1/4] 2.61ns  loc: imProcessing.cpp:118
:14  %tplINPUT_load = load i32* %tplINPUT_addr, align 4

ST_8: tmp_75 (90)  [1/1] 0.00ns  loc: imProcessing.cpp:118
:15  %tmp_75 = trunc i32 %tplINPUT_load to i8

ST_8: template_img_cast (91)  [1/1] 0.00ns  loc: imProcessing.cpp:118
:16  %template_img_cast = zext i8 %tmp_75 to i9

ST_8: tmp_46 (92)  [1/1] 1.72ns  loc: imProcessing.cpp:120
:17  %tmp_46 = sub i9 %search_img_cast, %template_img_cast


 <State 9>: 6.31ns
ST_9: StgValue_119 (75)  [1/1] 0.00ns  loc: imProcessing.cpp:113
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1031) nounwind

ST_9: neg (93)  [1/1] 1.84ns  loc: imProcessing.cpp:120
:18  %neg = sub i9 0, %tmp_46

ST_9: abscond (94)  [1/1] 2.03ns  loc: imProcessing.cpp:120
:19  %abscond = icmp sgt i9 %tmp_46, 0

ST_9: abs (95)  [1/1] 0.00ns  loc: imProcessing.cpp:120 (grouped into LUT with out node SAD)
:20  %abs = select i1 %abscond, i9 %tmp_46, i9 %neg

ST_9: abs_cast (96)  [1/1] 0.00ns  loc: imProcessing.cpp:120 (grouped into LUT with out node SAD)
:21  %abs_cast = sext i9 %abs to i32

ST_9: SAD (97)  [1/1] 2.44ns  loc: imProcessing.cpp:120 (out node of the LUT)
:22  %SAD = add nsw i32 %SAD_1, %abs_cast

ST_9: col_tpl_1_s (98)  [1/1] 0.00ns  loc: imProcessing.cpp:113
:23  %col_tpl_1_s = or i32 %col_tpl, 1

ST_9: tmp_77_1 (99)  [1/1] 2.52ns  loc: imProcessing.cpp:113
:24  %tmp_77_1 = icmp slt i32 %col_tpl_1_s, %tplWidth_read

ST_9: StgValue_127 (100)  [1/1] 1.57ns  loc: imProcessing.cpp:113
:25  br i1 %tmp_77_1, label %12, label %7

ST_9: tmp_76 (102)  [1/1] 0.00ns  loc: imProcessing.cpp:116
:0  %tmp_76 = trunc i32 %col_tpl_1_s to i22

ST_9: tmp_77 (103)  [1/1] 1.85ns  loc: imProcessing.cpp:116
:1  %tmp_77 = add i22 %tmp_76, %tmp_68

ST_9: tmp_47 (104)  [1/1] 1.85ns  loc: imProcessing.cpp:116
:2  %tmp_47 = add i22 %tmp_77, %tmp_41

ST_9: tmp_55_cast (105)  [1/1] 0.00ns  loc: imProcessing.cpp:116
:3  %tmp_55_cast = sext i22 %tmp_47 to i64

ST_9: imINPUT_addr_1 (106)  [1/1] 0.00ns  loc: imProcessing.cpp:116
:4  %imINPUT_addr_1 = getelementptr [1440000 x i32]* %imINPUT, i64 0, i64 %tmp_55_cast

ST_9: imINPUT_load_1 (107)  [4/4] 2.61ns  loc: imProcessing.cpp:116
:5  %imINPUT_load_1 = load i32* %imINPUT_addr_1, align 4

ST_9: tmp_79 (110)  [1/1] 0.00ns  loc: imProcessing.cpp:118
:8  %tmp_79 = trunc i32 %col_tpl_1_s to i22

ST_9: tmp_50 (111)  [1/1] 2.20ns  loc: imProcessing.cpp:118
:9  %tmp_50 = add i22 %tmp_79, %tmp_48

ST_9: tmp_56_cast (112)  [1/1] 0.00ns  loc: imProcessing.cpp:118
:10  %tmp_56_cast = zext i22 %tmp_50 to i64

ST_9: tplINPUT_addr_1 (113)  [1/1] 0.00ns  loc: imProcessing.cpp:118
:11  %tplINPUT_addr_1 = getelementptr [1440000 x i32]* %tplINPUT, i64 0, i64 %tmp_56_cast

ST_9: tplINPUT_load_1 (114)  [4/4] 2.61ns  loc: imProcessing.cpp:118
:12  %tplINPUT_load_1 = load i32* %tplINPUT_addr_1, align 4


 <State 10>: 2.61ns
ST_10: imINPUT_load_1 (107)  [3/4] 2.61ns  loc: imProcessing.cpp:116
:5  %imINPUT_load_1 = load i32* %imINPUT_addr_1, align 4

ST_10: tplINPUT_load_1 (114)  [3/4] 2.61ns  loc: imProcessing.cpp:118
:12  %tplINPUT_load_1 = load i32* %tplINPUT_addr_1, align 4


 <State 11>: 2.61ns
ST_11: imINPUT_load_1 (107)  [2/4] 2.61ns  loc: imProcessing.cpp:116
:5  %imINPUT_load_1 = load i32* %imINPUT_addr_1, align 4

ST_11: tplINPUT_load_1 (114)  [2/4] 2.61ns  loc: imProcessing.cpp:118
:12  %tplINPUT_load_1 = load i32* %tplINPUT_addr_1, align 4


 <State 12>: 4.33ns
ST_12: imINPUT_load_1 (107)  [1/4] 2.61ns  loc: imProcessing.cpp:116
:5  %imINPUT_load_1 = load i32* %imINPUT_addr_1, align 4

ST_12: tmp_78 (108)  [1/1] 0.00ns  loc: imProcessing.cpp:116
:6  %tmp_78 = trunc i32 %imINPUT_load_1 to i8

ST_12: search_img_1_cast (109)  [1/1] 0.00ns  loc: imProcessing.cpp:116
:7  %search_img_1_cast = zext i8 %tmp_78 to i9

ST_12: tplINPUT_load_1 (114)  [1/4] 2.61ns  loc: imProcessing.cpp:118
:12  %tplINPUT_load_1 = load i32* %tplINPUT_addr_1, align 4

ST_12: tmp_80 (115)  [1/1] 0.00ns  loc: imProcessing.cpp:118
:13  %tmp_80 = trunc i32 %tplINPUT_load_1 to i8

ST_12: template_img_1_cast (116)  [1/1] 0.00ns  loc: imProcessing.cpp:118
:14  %template_img_1_cast = zext i8 %tmp_80 to i9

ST_12: tmp_81_1 (117)  [1/1] 1.72ns  loc: imProcessing.cpp:120
:15  %tmp_81_1 = sub i9 %search_img_1_cast, %template_img_1_cast


 <State 13>: 6.31ns
ST_13: neg_1 (118)  [1/1] 1.84ns  loc: imProcessing.cpp:120
:16  %neg_1 = sub i9 0, %tmp_81_1

ST_13: abscond_1 (119)  [1/1] 2.03ns  loc: imProcessing.cpp:120
:17  %abscond_1 = icmp sgt i9 %tmp_81_1, 0

ST_13: abs_1 (120)  [1/1] 0.00ns  loc: imProcessing.cpp:120 (grouped into LUT with out node SAD_s)
:18  %abs_1 = select i1 %abscond_1, i9 %tmp_81_1, i9 %neg_1

ST_13: abs_1_cast (121)  [1/1] 0.00ns  loc: imProcessing.cpp:120 (grouped into LUT with out node SAD_s)
:19  %abs_1_cast = sext i9 %abs_1 to i32

ST_13: SAD_s (122)  [1/1] 2.44ns  loc: imProcessing.cpp:120 (out node of the LUT)
:20  %SAD_s = add nsw i32 %SAD, %abs_1_cast

ST_13: col_tpl_1_1 (123)  [1/1] 0.00ns  loc: imProcessing.cpp:113
:21  %col_tpl_1_1 = or i32 %col_tpl, 2

ST_13: tmp_77_2 (124)  [1/1] 2.52ns  loc: imProcessing.cpp:113
:22  %tmp_77_2 = icmp slt i32 %col_tpl_1_1, %tplWidth_read

ST_13: StgValue_157 (125)  [1/1] 1.57ns  loc: imProcessing.cpp:113
:23  br i1 %tmp_77_2, label %11, label %7

ST_13: tmp_81 (127)  [1/1] 0.00ns  loc: imProcessing.cpp:116
:0  %tmp_81 = trunc i32 %col_tpl_1_1 to i22

ST_13: tmp_82 (128)  [1/1] 1.85ns  loc: imProcessing.cpp:116
:1  %tmp_82 = add i22 %tmp_81, %tmp_67

ST_13: tmp_51 (129)  [1/1] 1.85ns  loc: imProcessing.cpp:116
:2  %tmp_51 = add i22 %tmp_82, %tmp_41

ST_13: tmp_57_cast (130)  [1/1] 0.00ns  loc: imProcessing.cpp:116
:3  %tmp_57_cast = sext i22 %tmp_51 to i64

ST_13: imINPUT_addr_2 (131)  [1/1] 0.00ns  loc: imProcessing.cpp:116
:4  %imINPUT_addr_2 = getelementptr [1440000 x i32]* %imINPUT, i64 0, i64 %tmp_57_cast

ST_13: imINPUT_load_2 (132)  [4/4] 2.61ns  loc: imProcessing.cpp:116
:5  %imINPUT_load_2 = load i32* %imINPUT_addr_2, align 4

ST_13: tmp_84 (135)  [1/1] 0.00ns  loc: imProcessing.cpp:118
:8  %tmp_84 = trunc i32 %col_tpl_1_1 to i22

ST_13: tmp_53 (136)  [1/1] 2.20ns  loc: imProcessing.cpp:118
:9  %tmp_53 = add i22 %tmp_84, %tmp_48

ST_13: tmp_58_cast (137)  [1/1] 0.00ns  loc: imProcessing.cpp:118
:10  %tmp_58_cast = zext i22 %tmp_53 to i64

ST_13: tplINPUT_addr_2 (138)  [1/1] 0.00ns  loc: imProcessing.cpp:118
:11  %tplINPUT_addr_2 = getelementptr [1440000 x i32]* %tplINPUT, i64 0, i64 %tmp_58_cast

ST_13: tplINPUT_load_2 (139)  [4/4] 2.61ns  loc: imProcessing.cpp:118
:12  %tplINPUT_load_2 = load i32* %tplINPUT_addr_2, align 4


 <State 14>: 2.61ns
ST_14: imINPUT_load_2 (132)  [3/4] 2.61ns  loc: imProcessing.cpp:116
:5  %imINPUT_load_2 = load i32* %imINPUT_addr_2, align 4

ST_14: tplINPUT_load_2 (139)  [3/4] 2.61ns  loc: imProcessing.cpp:118
:12  %tplINPUT_load_2 = load i32* %tplINPUT_addr_2, align 4


 <State 15>: 2.61ns
ST_15: imINPUT_load_2 (132)  [2/4] 2.61ns  loc: imProcessing.cpp:116
:5  %imINPUT_load_2 = load i32* %imINPUT_addr_2, align 4

ST_15: tplINPUT_load_2 (139)  [2/4] 2.61ns  loc: imProcessing.cpp:118
:12  %tplINPUT_load_2 = load i32* %tplINPUT_addr_2, align 4


 <State 16>: 4.33ns
ST_16: imINPUT_load_2 (132)  [1/4] 2.61ns  loc: imProcessing.cpp:116
:5  %imINPUT_load_2 = load i32* %imINPUT_addr_2, align 4

ST_16: tmp_83 (133)  [1/1] 0.00ns  loc: imProcessing.cpp:116
:6  %tmp_83 = trunc i32 %imINPUT_load_2 to i8

ST_16: search_img_2_cast (134)  [1/1] 0.00ns  loc: imProcessing.cpp:116
:7  %search_img_2_cast = zext i8 %tmp_83 to i9

ST_16: tplINPUT_load_2 (139)  [1/4] 2.61ns  loc: imProcessing.cpp:118
:12  %tplINPUT_load_2 = load i32* %tplINPUT_addr_2, align 4

ST_16: tmp_85 (140)  [1/1] 0.00ns  loc: imProcessing.cpp:118
:13  %tmp_85 = trunc i32 %tplINPUT_load_2 to i8

ST_16: template_img_2_cast (141)  [1/1] 0.00ns  loc: imProcessing.cpp:118
:14  %template_img_2_cast = zext i8 %tmp_85 to i9

ST_16: tmp_81_2 (142)  [1/1] 1.72ns  loc: imProcessing.cpp:120
:15  %tmp_81_2 = sub i9 %search_img_2_cast, %template_img_2_cast


 <State 17>: 6.31ns
ST_17: neg_2 (143)  [1/1] 1.84ns  loc: imProcessing.cpp:120
:16  %neg_2 = sub i9 0, %tmp_81_2

ST_17: abscond_2 (144)  [1/1] 2.03ns  loc: imProcessing.cpp:120
:17  %abscond_2 = icmp sgt i9 %tmp_81_2, 0

ST_17: abs_2 (145)  [1/1] 0.00ns  loc: imProcessing.cpp:120 (grouped into LUT with out node SAD_2)
:18  %abs_2 = select i1 %abscond_2, i9 %tmp_81_2, i9 %neg_2

ST_17: abs_2_cast (146)  [1/1] 0.00ns  loc: imProcessing.cpp:120 (grouped into LUT with out node SAD_2)
:19  %abs_2_cast = sext i9 %abs_2 to i32

ST_17: SAD_2 (147)  [1/1] 2.44ns  loc: imProcessing.cpp:120 (out node of the LUT)
:20  %SAD_2 = add nsw i32 %SAD_s, %abs_2_cast

ST_17: col_tpl_1_2 (148)  [1/1] 0.00ns  loc: imProcessing.cpp:113
:21  %col_tpl_1_2 = or i32 %col_tpl, 3

ST_17: tmp_77_3 (149)  [1/1] 2.52ns  loc: imProcessing.cpp:113
:22  %tmp_77_3 = icmp slt i32 %col_tpl_1_2, %tplWidth_read

ST_17: StgValue_187 (150)  [1/1] 1.57ns  loc: imProcessing.cpp:113
:23  br i1 %tmp_77_3, label %10, label %7

ST_17: tmp_86 (152)  [1/1] 0.00ns  loc: imProcessing.cpp:116
:0  %tmp_86 = trunc i31 %col_img to i22

ST_17: tmp_87 (153)  [1/1] 0.00ns  loc: imProcessing.cpp:116
:1  %tmp_87 = trunc i32 %col_tpl_1_2 to i22

ST_17: tmp_88 (154)  [1/1] 1.85ns  loc: imProcessing.cpp:116
:2  %tmp_88 = add i22 %tmp_87, %tmp_86

ST_17: tmp_54 (155)  [1/1] 1.85ns  loc: imProcessing.cpp:116
:3  %tmp_54 = add i22 %tmp_88, %tmp_41

ST_17: tmp_59_cast (156)  [1/1] 0.00ns  loc: imProcessing.cpp:116
:4  %tmp_59_cast = sext i22 %tmp_54 to i64

ST_17: imINPUT_addr_3 (157)  [1/1] 0.00ns  loc: imProcessing.cpp:116
:5  %imINPUT_addr_3 = getelementptr [1440000 x i32]* %imINPUT, i64 0, i64 %tmp_59_cast

ST_17: imINPUT_load_3 (158)  [4/4] 2.61ns  loc: imProcessing.cpp:116
:6  %imINPUT_load_3 = load i32* %imINPUT_addr_3, align 4

ST_17: tmp_90 (161)  [1/1] 0.00ns  loc: imProcessing.cpp:118
:9  %tmp_90 = trunc i32 %col_tpl_1_2 to i22

ST_17: tmp_55 (162)  [1/1] 2.20ns  loc: imProcessing.cpp:118
:10  %tmp_55 = add i22 %tmp_90, %tmp_48

ST_17: tmp_60_cast (163)  [1/1] 0.00ns  loc: imProcessing.cpp:118
:11  %tmp_60_cast = zext i22 %tmp_55 to i64

ST_17: tplINPUT_addr_3 (164)  [1/1] 0.00ns  loc: imProcessing.cpp:118
:12  %tplINPUT_addr_3 = getelementptr [1440000 x i32]* %tplINPUT, i64 0, i64 %tmp_60_cast

ST_17: tplINPUT_load_3 (165)  [4/4] 2.61ns  loc: imProcessing.cpp:118
:13  %tplINPUT_load_3 = load i32* %tplINPUT_addr_3, align 4

ST_17: col_tpl_1_3 (174)  [1/1] 2.44ns  loc: imProcessing.cpp:113
:22  %col_tpl_1_3 = add nsw i32 4, %col_tpl


 <State 18>: 2.61ns
ST_18: imINPUT_load_3 (158)  [3/4] 2.61ns  loc: imProcessing.cpp:116
:6  %imINPUT_load_3 = load i32* %imINPUT_addr_3, align 4

ST_18: tplINPUT_load_3 (165)  [3/4] 2.61ns  loc: imProcessing.cpp:118
:13  %tplINPUT_load_3 = load i32* %tplINPUT_addr_3, align 4


 <State 19>: 2.61ns
ST_19: imINPUT_load_3 (158)  [2/4] 2.61ns  loc: imProcessing.cpp:116
:6  %imINPUT_load_3 = load i32* %imINPUT_addr_3, align 4

ST_19: tplINPUT_load_3 (165)  [2/4] 2.61ns  loc: imProcessing.cpp:118
:13  %tplINPUT_load_3 = load i32* %tplINPUT_addr_3, align 4


 <State 20>: 4.33ns
ST_20: imINPUT_load_3 (158)  [1/4] 2.61ns  loc: imProcessing.cpp:116
:6  %imINPUT_load_3 = load i32* %imINPUT_addr_3, align 4

ST_20: tmp_89 (159)  [1/1] 0.00ns  loc: imProcessing.cpp:116
:7  %tmp_89 = trunc i32 %imINPUT_load_3 to i8

ST_20: search_img_3_cast (160)  [1/1] 0.00ns  loc: imProcessing.cpp:116
:8  %search_img_3_cast = zext i8 %tmp_89 to i9

ST_20: tplINPUT_load_3 (165)  [1/4] 2.61ns  loc: imProcessing.cpp:118
:13  %tplINPUT_load_3 = load i32* %tplINPUT_addr_3, align 4

ST_20: tmp_91 (166)  [1/1] 0.00ns  loc: imProcessing.cpp:118
:14  %tmp_91 = trunc i32 %tplINPUT_load_3 to i8

ST_20: template_img_3_cast (167)  [1/1] 0.00ns  loc: imProcessing.cpp:118
:15  %template_img_3_cast = zext i8 %tmp_91 to i9

ST_20: tmp_81_3 (168)  [1/1] 1.72ns  loc: imProcessing.cpp:120
:16  %tmp_81_3 = sub i9 %search_img_3_cast, %template_img_3_cast


 <State 21>: 4.47ns
ST_21: neg_3 (169)  [1/1] 1.84ns  loc: imProcessing.cpp:120
:17  %neg_3 = sub i9 0, %tmp_81_3

ST_21: abscond_3 (170)  [1/1] 2.03ns  loc: imProcessing.cpp:120
:18  %abscond_3 = icmp sgt i9 %tmp_81_3, 0

ST_21: abs_3 (171)  [1/1] 0.00ns  loc: imProcessing.cpp:120 (grouped into LUT with out node SAD_3)
:19  %abs_3 = select i1 %abscond_3, i9 %tmp_81_3, i9 %neg_3

ST_21: abs_3_cast (172)  [1/1] 0.00ns  loc: imProcessing.cpp:120 (grouped into LUT with out node SAD_3)
:20  %abs_3_cast = sext i9 %abs_3 to i32

ST_21: SAD_3 (173)  [1/1] 2.44ns  loc: imProcessing.cpp:120 (out node of the LUT)
:21  %SAD_3 = add nsw i32 %SAD_2, %abs_3_cast

ST_21: StgValue_217 (175)  [1/1] 0.00ns  loc: imProcessing.cpp:113
:23  br label %8


 <State 22>: 0.00ns
ST_22: SAD_1_lcssa (177)  [1/1] 0.00ns  loc: imProcessing.cpp:120
:0  %SAD_1_lcssa = phi i32 [ %SAD_1, %8 ], [ %SAD, %13 ], [ %SAD_s, %12 ], [ %SAD_2, %11 ]

ST_22: empty_23 (178)  [1/1] 0.00ns  loc: imProcessing.cpp:122
:1  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str930, i32 %tmp_37)

ST_22: StgValue_220 (179)  [1/1] 0.00ns  loc: imProcessing.cpp:110
:2  br label %5



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imHeight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tplHeight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tplWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imINPUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tplINPUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_struct]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
minSAD               (alloca           ) [ 01111111111111111111111]
tplWidth_read        (read             ) [ 00111111111111111111111]
imWidth_read         (read             ) [ 00000000000000000000000]
tplHeight_read       (read             ) [ 00111111111111111111111]
imHeight_read        (read             ) [ 00000000000000000000000]
tmp                  (sub              ) [ 00111111111111111111111]
tmp_s                (sub              ) [ 00111111111111111111111]
StgValue_30          (store            ) [ 00000000000000000000000]
StgValue_31          (br               ) [ 01111111111111111111111]
row_img              (phi              ) [ 00101111111111111111111]
row_img_cast         (zext             ) [ 00011111111111111111111]
tmp_38               (icmp             ) [ 00111111111111111111111]
row_img_1            (add              ) [ 01111111111111111111111]
StgValue_36          (br               ) [ 00000000000000000000000]
StgValue_37          (specloopname     ) [ 00000000000000000000000]
tmp_35               (specregionbegin  ) [ 00011111111111111111111]
StgValue_39          (speclooptripcount) [ 00000000000000000000000]
StgValue_40          (br               ) [ 00111111111111111111111]
StgValue_41          (ret              ) [ 00000000000000000000000]
col_img              (phi              ) [ 00011111111111111111111]
col_img_cast         (zext             ) [ 00001111111111111111111]
tmp_39               (icmp             ) [ 00111111111111111111111]
col_img_1            (add              ) [ 00111111111111111111111]
StgValue_46          (br               ) [ 00000000000000000000000]
StgValue_47          (specloopname     ) [ 00000000000000000000000]
tmp_36               (specregionbegin  ) [ 00001111111111111111111]
StgValue_49          (speclooptripcount) [ 00000000000000000000000]
StgValue_50          (br               ) [ 00111111111111111111111]
empty                (specregionend    ) [ 00000000000000000000000]
StgValue_52          (br               ) [ 01111111111111111111111]
row_tpl              (phi              ) [ 00001000000000000000000]
minSAD_1             (phi              ) [ 00001111111111111111110]
phi_mul              (phi              ) [ 00001000000000000000000]
tmp_48               (trunc            ) [ 00000111111111111111110]
next_mul             (add              ) [ 00111111111111111111111]
row_tpl_cast         (zext             ) [ 00000000000000000000000]
tmp_40               (icmp             ) [ 00111111111111111111111]
row_tpl_1            (add              ) [ 00111111111111111111111]
StgValue_61          (br               ) [ 00000000000000000000000]
StgValue_62          (specloopname     ) [ 00000000000000000000000]
tmp_37               (specregionbegin  ) [ 00000111111111111111111]
StgValue_64          (speclooptripcount) [ 00000000000000000000000]
tmp_49               (trunc            ) [ 00000000000000000000000]
tmp_52               (trunc            ) [ 00000000000000000000000]
tmp_61               (add              ) [ 00000000000000000000000]
tmp_41               (mul              ) [ 00000111111111111111110]
tmp_62               (add              ) [ 00000000000000000000000]
tmp_63               (bitselect        ) [ 00000000000000000000000]
p_neg                (sub              ) [ 00000000000000000000000]
p_lshr               (partselect       ) [ 00000000000000000000000]
p_neg_t              (sub              ) [ 00000000000000000000000]
tmp_64               (partselect       ) [ 00000000000000000000000]
tmp_65               (select           ) [ 00000000000000000000000]
tmp_66               (bitconcatenate   ) [ 00000111111111111111110]
tmp_67               (trunc            ) [ 00000111111111111111110]
tmp_68               (trunc            ) [ 00000111111111111111110]
StgValue_79          (br               ) [ 00111111111111111111111]
minSAD_load          (load             ) [ 00000000000000000000000]
tmp_42               (icmp             ) [ 00000000000000000000000]
tmp_43               (icmp             ) [ 00000000000000000000000]
or_cond              (or               ) [ 00111111111111111111111]
StgValue_84          (br               ) [ 00000000000000000000000]
template_match_posit (bitconcatenate   ) [ 00000000000000000000000]
StgValue_86          (write            ) [ 00000000000000000000000]
StgValue_87          (store            ) [ 00000000000000000000000]
StgValue_88          (br               ) [ 00000000000000000000000]
empty_22             (specregionend    ) [ 00000000000000000000000]
StgValue_90          (br               ) [ 00111111111111111111111]
col_tpl              (phi              ) [ 00000111111111111100000]
SAD_1                (phi              ) [ 00000111111111111100001]
StgValue_93          (speclooptripcount) [ 00000000000000000000000]
tmp_69               (icmp             ) [ 00111111111111111111111]
StgValue_95          (br               ) [ 00111111111111111111111]
tmp_70               (trunc            ) [ 00000000000000000000000]
tmp_71               (trunc            ) [ 00000000000000000000000]
tmp_72               (add              ) [ 00000000000000000000000]
tmp_44               (add              ) [ 00000000000000000000000]
tmp_53_cast          (sext             ) [ 00000000000000000000000]
imINPUT_addr         (getelementptr    ) [ 00000011100000000000000]
tmp_74               (trunc            ) [ 00000000000000000000000]
tmp_45               (add              ) [ 00000000000000000000000]
tmp_54_cast          (zext             ) [ 00000000000000000000000]
tplINPUT_addr        (getelementptr    ) [ 00000011100000000000000]
imINPUT_load         (load             ) [ 00000000000000000000000]
tmp_73               (trunc            ) [ 00000000000000000000000]
search_img_cast      (zext             ) [ 00000000000000000000000]
tplINPUT_load        (load             ) [ 00000000000000000000000]
tmp_75               (trunc            ) [ 00000000000000000000000]
template_img_cast    (zext             ) [ 00000000000000000000000]
tmp_46               (sub              ) [ 00000000010000000000000]
StgValue_119         (specloopname     ) [ 00000000000000000000000]
neg                  (sub              ) [ 00000000000000000000000]
abscond              (icmp             ) [ 00000000000000000000000]
abs                  (select           ) [ 00000000000000000000000]
abs_cast             (sext             ) [ 00000000000000000000000]
SAD                  (add              ) [ 00111111111111111111111]
col_tpl_1_s          (or               ) [ 00000000000000000000000]
tmp_77_1             (icmp             ) [ 00111111111111111111111]
StgValue_127         (br               ) [ 00111111111111111111111]
tmp_76               (trunc            ) [ 00000000000000000000000]
tmp_77               (add              ) [ 00000000000000000000000]
tmp_47               (add              ) [ 00000000000000000000000]
tmp_55_cast          (sext             ) [ 00000000000000000000000]
imINPUT_addr_1       (getelementptr    ) [ 00000000001110000000000]
tmp_79               (trunc            ) [ 00000000000000000000000]
tmp_50               (add              ) [ 00000000000000000000000]
tmp_56_cast          (zext             ) [ 00000000000000000000000]
tplINPUT_addr_1      (getelementptr    ) [ 00000000001110000000000]
imINPUT_load_1       (load             ) [ 00000000000000000000000]
tmp_78               (trunc            ) [ 00000000000000000000000]
search_img_1_cast    (zext             ) [ 00000000000000000000000]
tplINPUT_load_1      (load             ) [ 00000000000000000000000]
tmp_80               (trunc            ) [ 00000000000000000000000]
template_img_1_cast  (zext             ) [ 00000000000000000000000]
tmp_81_1             (sub              ) [ 00000000000001000000000]
neg_1                (sub              ) [ 00000000000000000000000]
abscond_1            (icmp             ) [ 00000000000000000000000]
abs_1                (select           ) [ 00000000000000000000000]
abs_1_cast           (sext             ) [ 00000000000000000000000]
SAD_s                (add              ) [ 00111111111111111111111]
col_tpl_1_1          (or               ) [ 00000000000000000000000]
tmp_77_2             (icmp             ) [ 00111111111111111111111]
StgValue_157         (br               ) [ 00111111111111111111111]
tmp_81               (trunc            ) [ 00000000000000000000000]
tmp_82               (add              ) [ 00000000000000000000000]
tmp_51               (add              ) [ 00000000000000000000000]
tmp_57_cast          (sext             ) [ 00000000000000000000000]
imINPUT_addr_2       (getelementptr    ) [ 00000000000000111000000]
tmp_84               (trunc            ) [ 00000000000000000000000]
tmp_53               (add              ) [ 00000000000000000000000]
tmp_58_cast          (zext             ) [ 00000000000000000000000]
tplINPUT_addr_2      (getelementptr    ) [ 00000000000000111000000]
imINPUT_load_2       (load             ) [ 00000000000000000000000]
tmp_83               (trunc            ) [ 00000000000000000000000]
search_img_2_cast    (zext             ) [ 00000000000000000000000]
tplINPUT_load_2      (load             ) [ 00000000000000000000000]
tmp_85               (trunc            ) [ 00000000000000000000000]
template_img_2_cast  (zext             ) [ 00000000000000000000000]
tmp_81_2             (sub              ) [ 00000000000000000100000]
neg_2                (sub              ) [ 00000000000000000000000]
abscond_2            (icmp             ) [ 00000000000000000000000]
abs_2                (select           ) [ 00000000000000000000000]
abs_2_cast           (sext             ) [ 00000000000000000000000]
SAD_2                (add              ) [ 00111111111111111111111]
col_tpl_1_2          (or               ) [ 00000000000000000000000]
tmp_77_3             (icmp             ) [ 00111111111111111111111]
StgValue_187         (br               ) [ 00111111111111111111111]
tmp_86               (trunc            ) [ 00000000000000000000000]
tmp_87               (trunc            ) [ 00000000000000000000000]
tmp_88               (add              ) [ 00000000000000000000000]
tmp_54               (add              ) [ 00000000000000000000000]
tmp_59_cast          (sext             ) [ 00000000000000000000000]
imINPUT_addr_3       (getelementptr    ) [ 00000000000000000011100]
tmp_90               (trunc            ) [ 00000000000000000000000]
tmp_55               (add              ) [ 00000000000000000000000]
tmp_60_cast          (zext             ) [ 00000000000000000000000]
tplINPUT_addr_3      (getelementptr    ) [ 00000000000000000011100]
col_tpl_1_3          (add              ) [ 00111111111111000011111]
imINPUT_load_3       (load             ) [ 00000000000000000000000]
tmp_89               (trunc            ) [ 00000000000000000000000]
search_img_3_cast    (zext             ) [ 00000000000000000000000]
tplINPUT_load_3      (load             ) [ 00000000000000000000000]
tmp_91               (trunc            ) [ 00000000000000000000000]
template_img_3_cast  (zext             ) [ 00000000000000000000000]
tmp_81_3             (sub              ) [ 00000000000000000000010]
neg_3                (sub              ) [ 00000000000000000000000]
abscond_3            (icmp             ) [ 00000000000000000000000]
abs_3                (select           ) [ 00000000000000000000000]
abs_3_cast           (sext             ) [ 00000000000000000000000]
SAD_3                (add              ) [ 00111111111111111111111]
StgValue_217         (br               ) [ 00111111111111111111111]
SAD_1_lcssa          (phi              ) [ 00111000000000000000001]
empty_23             (specregionend    ) [ 00000000000000000000000]
StgValue_220         (br               ) [ 00111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imHeight">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imHeight"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tplHeight">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tplHeight"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="imWidth">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imWidth"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tplWidth">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tplWidth"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="imINPUT">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imINPUT"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tplINPUT">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tplINPUT"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_struct">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_struct"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str728"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str829"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str930"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i96P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1031"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="minSAD_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="minSAD/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tplWidth_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tplWidth_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="imWidth_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imWidth_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tplHeight_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tplHeight_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="imHeight_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imHeight_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="StgValue_86_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="96" slack="0"/>
<pin id="119" dir="0" index="2" bw="96" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_86/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="imINPUT_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="22" slack="0"/>
<pin id="127" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imINPUT_addr/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="21" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imINPUT_load/5 imINPUT_load_1/9 imINPUT_load_2/13 imINPUT_load_3/17 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tplINPUT_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="22" slack="0"/>
<pin id="139" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tplINPUT_addr/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="21" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tplINPUT_load/5 tplINPUT_load_1/9 tplINPUT_load_2/13 tplINPUT_load_3/17 "/>
</bind>
</comp>

<comp id="147" class="1004" name="imINPUT_addr_1_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="22" slack="0"/>
<pin id="151" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imINPUT_addr_1/9 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tplINPUT_addr_1_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="22" slack="0"/>
<pin id="159" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tplINPUT_addr_1/9 "/>
</bind>
</comp>

<comp id="163" class="1004" name="imINPUT_addr_2_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="22" slack="0"/>
<pin id="167" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imINPUT_addr_2/13 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tplINPUT_addr_2_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="22" slack="0"/>
<pin id="175" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tplINPUT_addr_2/13 "/>
</bind>
</comp>

<comp id="179" class="1004" name="imINPUT_addr_3_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="22" slack="0"/>
<pin id="183" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imINPUT_addr_3/17 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tplINPUT_addr_3_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="22" slack="0"/>
<pin id="191" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tplINPUT_addr_3/17 "/>
</bind>
</comp>

<comp id="195" class="1005" name="row_img_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="31" slack="1"/>
<pin id="197" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="row_img (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="row_img_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="31" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_img/2 "/>
</bind>
</comp>

<comp id="207" class="1005" name="col_img_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="31" slack="1"/>
<pin id="209" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="col_img (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="col_img_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="31" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_img/3 "/>
</bind>
</comp>

<comp id="219" class="1005" name="row_tpl_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="31" slack="1"/>
<pin id="221" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="row_tpl (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="row_tpl_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="31" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_tpl/4 "/>
</bind>
</comp>

<comp id="230" class="1005" name="minSAD_1_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="minSAD_1 (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="minSAD_1_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="32" slack="1"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="minSAD_1/4 "/>
</bind>
</comp>

<comp id="242" class="1005" name="phi_mul_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="42" slack="1"/>
<pin id="244" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="phi_mul_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="42" slack="0"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="253" class="1005" name="col_tpl_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col_tpl (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="col_tpl_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="32" slack="1"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_tpl/5 "/>
</bind>
</comp>

<comp id="265" class="1005" name="SAD_1_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="4"/>
<pin id="267" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="SAD_1 (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="SAD_1_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="32" slack="1"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="SAD_1/5 "/>
</bind>
</comp>

<comp id="276" class="1005" name="SAD_1_lcssa_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="SAD_1_lcssa (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="SAD_1_lcssa_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="13"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="32" slack="9"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="4" bw="32" slack="5"/>
<pin id="286" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="6" bw="32" slack="1"/>
<pin id="288" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="SAD_1_lcssa/22 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_s_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="StgValue_30_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_30/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="row_img_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="31" slack="0"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_img_cast/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_38_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="31" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="1"/>
<pin id="316" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_38/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="row_img_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="31" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_img_1/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="col_img_cast_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="31" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_img_cast/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_39_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="31" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="2"/>
<pin id="331" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_39/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="col_img_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="31" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_img_1/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_48_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="42" slack="0"/>
<pin id="341" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_48/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="next_mul_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="12" slack="0"/>
<pin id="345" dir="0" index="1" bw="42" slack="0"/>
<pin id="346" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="row_tpl_cast_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="31" slack="0"/>
<pin id="351" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_tpl_cast/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_40_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="31" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="3"/>
<pin id="356" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_40/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="row_tpl_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="31" slack="0"/>
<pin id="361" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_tpl_1/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_49_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="31" slack="0"/>
<pin id="366" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_49/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_52_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="31" slack="2"/>
<pin id="370" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_52/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_61_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="22" slack="0"/>
<pin id="374" dir="0" index="1" bw="22" slack="0"/>
<pin id="375" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_61/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_41_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="12" slack="0"/>
<pin id="380" dir="0" index="1" bw="22" slack="0"/>
<pin id="381" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_41/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_62_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="3" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="3"/>
<pin id="387" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_62/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_63_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="0" index="2" bw="6" slack="0"/>
<pin id="393" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_63/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="p_neg_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="3" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="3"/>
<pin id="400" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="p_lshr_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="30" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="0" index="2" bw="3" slack="0"/>
<pin id="406" dir="0" index="3" bw="6" slack="0"/>
<pin id="407" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="p_neg_t_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="30" slack="0"/>
<pin id="415" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_64_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="30" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="0" index="2" bw="3" slack="0"/>
<pin id="422" dir="0" index="3" bw="6" slack="0"/>
<pin id="423" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_64/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_65_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="30" slack="0"/>
<pin id="431" dir="0" index="2" bw="30" slack="0"/>
<pin id="432" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_65/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_66_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="30" slack="0"/>
<pin id="439" dir="0" index="2" bw="1" slack="0"/>
<pin id="440" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_66/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_67_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="31" slack="1"/>
<pin id="446" dir="1" index="1" bw="22" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_67/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_68_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="31" slack="1"/>
<pin id="450" dir="1" index="1" bw="22" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_68/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="minSAD_load_load_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="3"/>
<pin id="454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="minSAD_load/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_42_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_42/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_43_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_43/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="or_cond_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="template_match_posit_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="96" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="0"/>
<pin id="476" dir="0" index="2" bw="31" slack="2"/>
<pin id="477" dir="0" index="3" bw="31" slack="1"/>
<pin id="478" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="template_match_posit/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="StgValue_87_store_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="0" index="1" bw="32" slack="3"/>
<pin id="485" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_87/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_69_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="1"/>
<pin id="490" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_69/5 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_70_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="31" slack="2"/>
<pin id="494" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_70/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_71_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_71/5 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_72_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="22" slack="0"/>
<pin id="502" dir="0" index="1" bw="22" slack="0"/>
<pin id="503" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_72/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_44_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="22" slack="0"/>
<pin id="508" dir="0" index="1" bw="22" slack="1"/>
<pin id="509" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_44/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_53_cast_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="22" slack="0"/>
<pin id="513" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_53_cast/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_74_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_74/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_45_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="22" slack="0"/>
<pin id="522" dir="0" index="1" bw="22" slack="1"/>
<pin id="523" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_45/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_54_cast_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="22" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_54_cast/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_73_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_73/8 "/>
</bind>
</comp>

<comp id="534" class="1004" name="search_img_cast_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="8" slack="0"/>
<pin id="536" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="search_img_cast/8 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_75_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_75/8 "/>
</bind>
</comp>

<comp id="542" class="1004" name="template_img_cast_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="template_img_cast/8 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_46_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="0" index="1" bw="8" slack="0"/>
<pin id="549" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_46/8 "/>
</bind>
</comp>

<comp id="552" class="1004" name="neg_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="9" slack="1"/>
<pin id="555" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg/9 "/>
</bind>
</comp>

<comp id="557" class="1004" name="abscond_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="9" slack="1"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond/9 "/>
</bind>
</comp>

<comp id="562" class="1004" name="abs_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="9" slack="1"/>
<pin id="565" dir="0" index="2" bw="9" slack="0"/>
<pin id="566" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs/9 "/>
</bind>
</comp>

<comp id="569" class="1004" name="abs_cast_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="9" slack="0"/>
<pin id="571" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="abs_cast/9 "/>
</bind>
</comp>

<comp id="573" class="1004" name="SAD_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="4"/>
<pin id="575" dir="0" index="1" bw="9" slack="0"/>
<pin id="576" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="SAD/9 "/>
</bind>
</comp>

<comp id="579" class="1004" name="col_tpl_1_s_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="4"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="col_tpl_1_s/9 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_77_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="8"/>
<pin id="588" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_77_1/9 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_76_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_76/9 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_77_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="22" slack="0"/>
<pin id="596" dir="0" index="1" bw="22" slack="5"/>
<pin id="597" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_77/9 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_47_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="22" slack="0"/>
<pin id="601" dir="0" index="1" bw="22" slack="5"/>
<pin id="602" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_47/9 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_55_cast_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="22" slack="0"/>
<pin id="606" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_55_cast/9 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_79_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="0"/>
<pin id="611" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_79/9 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_50_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="22" slack="0"/>
<pin id="615" dir="0" index="1" bw="22" slack="5"/>
<pin id="616" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_50/9 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_56_cast_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="22" slack="0"/>
<pin id="620" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_56_cast/9 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_78_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="0"/>
<pin id="625" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_78/12 "/>
</bind>
</comp>

<comp id="627" class="1004" name="search_img_1_cast_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="0"/>
<pin id="629" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="search_img_1_cast/12 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_80_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="0"/>
<pin id="633" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_80/12 "/>
</bind>
</comp>

<comp id="635" class="1004" name="template_img_1_cast_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="0"/>
<pin id="637" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="template_img_1_cast/12 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_81_1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="8" slack="0"/>
<pin id="641" dir="0" index="1" bw="8" slack="0"/>
<pin id="642" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_81_1/12 "/>
</bind>
</comp>

<comp id="645" class="1004" name="neg_1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="9" slack="1"/>
<pin id="648" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_1/13 "/>
</bind>
</comp>

<comp id="650" class="1004" name="abscond_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="9" slack="1"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond_1/13 "/>
</bind>
</comp>

<comp id="655" class="1004" name="abs_1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="9" slack="1"/>
<pin id="658" dir="0" index="2" bw="9" slack="0"/>
<pin id="659" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs_1/13 "/>
</bind>
</comp>

<comp id="662" class="1004" name="abs_1_cast_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="9" slack="0"/>
<pin id="664" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="abs_1_cast/13 "/>
</bind>
</comp>

<comp id="666" class="1004" name="SAD_s_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="4"/>
<pin id="668" dir="0" index="1" bw="9" slack="0"/>
<pin id="669" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="SAD_s/13 "/>
</bind>
</comp>

<comp id="671" class="1004" name="col_tpl_1_1_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="8"/>
<pin id="673" dir="0" index="1" bw="3" slack="0"/>
<pin id="674" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="col_tpl_1_1/13 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_77_2_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="0"/>
<pin id="679" dir="0" index="1" bw="32" slack="12"/>
<pin id="680" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_77_2/13 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_81_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="0"/>
<pin id="684" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_81/13 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_82_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="22" slack="0"/>
<pin id="688" dir="0" index="1" bw="22" slack="9"/>
<pin id="689" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_82/13 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_51_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="22" slack="0"/>
<pin id="693" dir="0" index="1" bw="22" slack="9"/>
<pin id="694" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_51/13 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_57_cast_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="22" slack="0"/>
<pin id="698" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_57_cast/13 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_84_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="0"/>
<pin id="703" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_84/13 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_53_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="22" slack="0"/>
<pin id="707" dir="0" index="1" bw="22" slack="9"/>
<pin id="708" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_53/13 "/>
</bind>
</comp>

<comp id="710" class="1004" name="tmp_58_cast_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="22" slack="0"/>
<pin id="712" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_58_cast/13 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_83_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="0"/>
<pin id="717" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_83/16 "/>
</bind>
</comp>

<comp id="719" class="1004" name="search_img_2_cast_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="0"/>
<pin id="721" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="search_img_2_cast/16 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_85_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="0"/>
<pin id="725" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_85/16 "/>
</bind>
</comp>

<comp id="727" class="1004" name="template_img_2_cast_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="8" slack="0"/>
<pin id="729" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="template_img_2_cast/16 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_81_2_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="0"/>
<pin id="733" dir="0" index="1" bw="8" slack="0"/>
<pin id="734" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_81_2/16 "/>
</bind>
</comp>

<comp id="737" class="1004" name="neg_2_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="9" slack="1"/>
<pin id="740" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_2/17 "/>
</bind>
</comp>

<comp id="742" class="1004" name="abscond_2_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="9" slack="1"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond_2/17 "/>
</bind>
</comp>

<comp id="747" class="1004" name="abs_2_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="9" slack="1"/>
<pin id="750" dir="0" index="2" bw="9" slack="0"/>
<pin id="751" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs_2/17 "/>
</bind>
</comp>

<comp id="754" class="1004" name="abs_2_cast_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="9" slack="0"/>
<pin id="756" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="abs_2_cast/17 "/>
</bind>
</comp>

<comp id="758" class="1004" name="SAD_2_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="4"/>
<pin id="760" dir="0" index="1" bw="9" slack="0"/>
<pin id="761" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="SAD_2/17 "/>
</bind>
</comp>

<comp id="763" class="1004" name="col_tpl_1_2_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="12"/>
<pin id="765" dir="0" index="1" bw="3" slack="0"/>
<pin id="766" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="col_tpl_1_2/17 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_77_3_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="0"/>
<pin id="771" dir="0" index="1" bw="32" slack="16"/>
<pin id="772" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_77_3/17 "/>
</bind>
</comp>

<comp id="774" class="1004" name="tmp_86_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="31" slack="14"/>
<pin id="776" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_86/17 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_87_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="0"/>
<pin id="780" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_87/17 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_88_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="22" slack="0"/>
<pin id="784" dir="0" index="1" bw="22" slack="0"/>
<pin id="785" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_88/17 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_54_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="22" slack="0"/>
<pin id="790" dir="0" index="1" bw="22" slack="13"/>
<pin id="791" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_54/17 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_59_cast_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="22" slack="0"/>
<pin id="795" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_59_cast/17 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_90_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="0"/>
<pin id="800" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_90/17 "/>
</bind>
</comp>

<comp id="802" class="1004" name="tmp_55_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="22" slack="0"/>
<pin id="804" dir="0" index="1" bw="22" slack="13"/>
<pin id="805" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_55/17 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_60_cast_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="22" slack="0"/>
<pin id="809" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_60_cast/17 "/>
</bind>
</comp>

<comp id="812" class="1004" name="col_tpl_1_3_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="4" slack="0"/>
<pin id="814" dir="0" index="1" bw="32" slack="12"/>
<pin id="815" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_tpl_1_3/17 "/>
</bind>
</comp>

<comp id="818" class="1004" name="tmp_89_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="0"/>
<pin id="820" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_89/20 "/>
</bind>
</comp>

<comp id="822" class="1004" name="search_img_3_cast_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="8" slack="0"/>
<pin id="824" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="search_img_3_cast/20 "/>
</bind>
</comp>

<comp id="826" class="1004" name="tmp_91_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="0"/>
<pin id="828" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_91/20 "/>
</bind>
</comp>

<comp id="830" class="1004" name="template_img_3_cast_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="8" slack="0"/>
<pin id="832" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="template_img_3_cast/20 "/>
</bind>
</comp>

<comp id="834" class="1004" name="tmp_81_3_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="0"/>
<pin id="836" dir="0" index="1" bw="8" slack="0"/>
<pin id="837" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_81_3/20 "/>
</bind>
</comp>

<comp id="840" class="1004" name="neg_3_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="0"/>
<pin id="842" dir="0" index="1" bw="9" slack="1"/>
<pin id="843" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_3/21 "/>
</bind>
</comp>

<comp id="845" class="1004" name="abscond_3_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="9" slack="1"/>
<pin id="847" dir="0" index="1" bw="1" slack="0"/>
<pin id="848" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond_3/21 "/>
</bind>
</comp>

<comp id="850" class="1004" name="abs_3_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="0" index="1" bw="9" slack="1"/>
<pin id="853" dir="0" index="2" bw="9" slack="0"/>
<pin id="854" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs_3/21 "/>
</bind>
</comp>

<comp id="857" class="1004" name="abs_3_cast_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="9" slack="0"/>
<pin id="859" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="abs_3_cast/21 "/>
</bind>
</comp>

<comp id="861" class="1004" name="SAD_3_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="4"/>
<pin id="863" dir="0" index="1" bw="9" slack="0"/>
<pin id="864" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="SAD_3/21 "/>
</bind>
</comp>

<comp id="866" class="1005" name="minSAD_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="0"/>
<pin id="868" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="minSAD "/>
</bind>
</comp>

<comp id="873" class="1005" name="tplWidth_read_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="3"/>
<pin id="875" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tplWidth_read "/>
</bind>
</comp>

<comp id="882" class="1005" name="tplHeight_read_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="3"/>
<pin id="884" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tplHeight_read "/>
</bind>
</comp>

<comp id="887" class="1005" name="tmp_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="1"/>
<pin id="889" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="892" class="1005" name="tmp_s_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="2"/>
<pin id="894" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="897" class="1005" name="row_img_cast_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="2"/>
<pin id="899" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="row_img_cast "/>
</bind>
</comp>

<comp id="905" class="1005" name="row_img_1_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="31" slack="0"/>
<pin id="907" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="row_img_1 "/>
</bind>
</comp>

<comp id="910" class="1005" name="col_img_cast_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="1"/>
<pin id="912" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col_img_cast "/>
</bind>
</comp>

<comp id="918" class="1005" name="col_img_1_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="31" slack="0"/>
<pin id="920" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="col_img_1 "/>
</bind>
</comp>

<comp id="923" class="1005" name="tmp_48_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="22" slack="1"/>
<pin id="925" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="931" class="1005" name="next_mul_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="42" slack="0"/>
<pin id="933" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="939" class="1005" name="row_tpl_1_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="31" slack="0"/>
<pin id="941" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="row_tpl_1 "/>
</bind>
</comp>

<comp id="944" class="1005" name="tmp_41_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="22" slack="1"/>
<pin id="946" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="952" class="1005" name="tmp_66_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="32" slack="1"/>
<pin id="954" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_66 "/>
</bind>
</comp>

<comp id="957" class="1005" name="tmp_67_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="22" slack="9"/>
<pin id="959" dir="1" index="1" bw="22" slack="9"/>
</pin_list>
<bind>
<opset="tmp_67 "/>
</bind>
</comp>

<comp id="962" class="1005" name="tmp_68_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="22" slack="5"/>
<pin id="964" dir="1" index="1" bw="22" slack="5"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="973" class="1005" name="imINPUT_addr_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="21" slack="1"/>
<pin id="975" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="imINPUT_addr "/>
</bind>
</comp>

<comp id="978" class="1005" name="tplINPUT_addr_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="21" slack="1"/>
<pin id="980" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tplINPUT_addr "/>
</bind>
</comp>

<comp id="983" class="1005" name="tmp_46_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="9" slack="1"/>
<pin id="985" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="990" class="1005" name="SAD_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="32" slack="4"/>
<pin id="992" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="SAD "/>
</bind>
</comp>

<comp id="999" class="1005" name="imINPUT_addr_1_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="21" slack="1"/>
<pin id="1001" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="imINPUT_addr_1 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="tplINPUT_addr_1_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="21" slack="1"/>
<pin id="1006" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tplINPUT_addr_1 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="tmp_81_1_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="9" slack="1"/>
<pin id="1011" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_81_1 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="SAD_s_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="4"/>
<pin id="1018" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="SAD_s "/>
</bind>
</comp>

<comp id="1025" class="1005" name="imINPUT_addr_2_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="21" slack="1"/>
<pin id="1027" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="imINPUT_addr_2 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="tplINPUT_addr_2_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="21" slack="1"/>
<pin id="1032" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tplINPUT_addr_2 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="tmp_81_2_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="9" slack="1"/>
<pin id="1037" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_81_2 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="SAD_2_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="32" slack="1"/>
<pin id="1044" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="SAD_2 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="imINPUT_addr_3_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="21" slack="1"/>
<pin id="1053" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="imINPUT_addr_3 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="tplINPUT_addr_3_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="21" slack="1"/>
<pin id="1058" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tplINPUT_addr_3 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="col_tpl_1_3_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="32" slack="1"/>
<pin id="1063" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col_tpl_1_3 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="tmp_81_3_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="9" slack="1"/>
<pin id="1068" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_81_3 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="SAD_3_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="32" slack="1"/>
<pin id="1075" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="SAD_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="74" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="76" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="76" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="146"><net_src comp="135" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="76" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="147" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="76" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="155" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="76" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="163" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="176"><net_src comp="10" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="76" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="171" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="76" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="179" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="76" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="187" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="198"><net_src comp="20" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="211" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="222"><net_src comp="20" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="18" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="234" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="18" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="257" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="274"><net_src comp="230" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="268" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="279"><net_src comp="276" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="290"><net_src comp="265" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="291"><net_src comp="280" pin="8"/><net_sink comp="276" pin=0"/></net>

<net id="296"><net_src comp="110" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="104" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="98" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="92" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="18" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="199" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="199" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="22" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="211" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="211" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="22" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="246" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="44" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="246" pin="4"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="223" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="22" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="223" pin="4"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="223" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="195" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="368" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="364" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="52" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="372" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="54" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="56" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="384" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="58" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="401"><net_src comp="60" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="408"><net_src comp="62" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="397" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="64" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="411"><net_src comp="58" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="416"><net_src comp="66" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="402" pin="4"/><net_sink comp="412" pin=1"/></net>

<net id="424"><net_src comp="62" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="384" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="64" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="427"><net_src comp="58" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="433"><net_src comp="389" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="412" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="418" pin="4"/><net_sink comp="428" pin=2"/></net>

<net id="441"><net_src comp="68" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="428" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="70" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="447"><net_src comp="207" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="207" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="459"><net_src comp="452" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="234" pin="4"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="452" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="18" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="455" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="461" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="479"><net_src comp="72" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="234" pin="4"/><net_sink comp="473" pin=1"/></net>

<net id="481"><net_src comp="473" pin="4"/><net_sink comp="116" pin=2"/></net>

<net id="486"><net_src comp="234" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="257" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="207" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="257" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="496" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="492" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="506" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="519"><net_src comp="257" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="516" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="520" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="533"><net_src comp="130" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="530" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="142" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="538" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="534" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="542" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="84" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="561"><net_src comp="84" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="557" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="552" pin="2"/><net_sink comp="562" pin=2"/></net>

<net id="572"><net_src comp="562" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="265" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="569" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="253" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="14" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="579" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="593"><net_src comp="579" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="590" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="603"><net_src comp="594" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="607"><net_src comp="599" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="612"><net_src comp="579" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="617"><net_src comp="609" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="621"><net_src comp="613" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="626"><net_src comp="130" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="623" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="142" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="631" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="627" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="635" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="84" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="654"><net_src comp="84" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="650" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="645" pin="2"/><net_sink comp="655" pin=2"/></net>

<net id="665"><net_src comp="655" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="662" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="675"><net_src comp="253" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="64" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="671" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="671" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="690"><net_src comp="682" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="695"><net_src comp="686" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="699"><net_src comp="691" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="704"><net_src comp="671" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="709"><net_src comp="701" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="713"><net_src comp="705" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="718"><net_src comp="130" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="715" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="142" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="723" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="735"><net_src comp="719" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="727" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="741"><net_src comp="84" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="746"><net_src comp="84" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="742" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="753"><net_src comp="737" pin="2"/><net_sink comp="747" pin=2"/></net>

<net id="757"><net_src comp="747" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="762"><net_src comp="754" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="767"><net_src comp="253" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="54" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="773"><net_src comp="763" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="777"><net_src comp="207" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="763" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="786"><net_src comp="778" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="774" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="782" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="796"><net_src comp="788" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="801"><net_src comp="763" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="806"><net_src comp="798" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="810"><net_src comp="802" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="816"><net_src comp="86" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="253" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="821"><net_src comp="130" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="825"><net_src comp="818" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="829"><net_src comp="142" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="826" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="838"><net_src comp="822" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="830" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="844"><net_src comp="84" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="849"><net_src comp="84" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="855"><net_src comp="845" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="856"><net_src comp="840" pin="2"/><net_sink comp="850" pin=2"/></net>

<net id="860"><net_src comp="850" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="865"><net_src comp="857" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="869"><net_src comp="88" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="872"><net_src comp="866" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="876"><net_src comp="92" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="879"><net_src comp="873" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="880"><net_src comp="873" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="881"><net_src comp="873" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="885"><net_src comp="104" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="890"><net_src comp="292" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="895"><net_src comp="298" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="900"><net_src comp="309" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="908"><net_src comp="318" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="913"><net_src comp="324" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="473" pin=3"/></net>

<net id="921"><net_src comp="333" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="926"><net_src comp="339" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="928"><net_src comp="923" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="929"><net_src comp="923" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="930"><net_src comp="923" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="934"><net_src comp="343" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="942"><net_src comp="358" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="947"><net_src comp="378" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="949"><net_src comp="944" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="950"><net_src comp="944" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="951"><net_src comp="944" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="955"><net_src comp="436" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="960"><net_src comp="444" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="965"><net_src comp="448" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="976"><net_src comp="123" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="981"><net_src comp="135" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="986"><net_src comp="546" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="988"><net_src comp="983" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="989"><net_src comp="983" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="993"><net_src comp="573" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="1002"><net_src comp="147" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="1007"><net_src comp="155" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="1012"><net_src comp="639" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="1014"><net_src comp="1009" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1015"><net_src comp="1009" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="1019"><net_src comp="666" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1021"><net_src comp="1016" pin="1"/><net_sink comp="280" pin=4"/></net>

<net id="1028"><net_src comp="163" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="1033"><net_src comp="171" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="1038"><net_src comp="731" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="1040"><net_src comp="1035" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1041"><net_src comp="1035" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="1045"><net_src comp="758" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1047"><net_src comp="1042" pin="1"/><net_sink comp="280" pin=6"/></net>

<net id="1054"><net_src comp="179" pin="3"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="1059"><net_src comp="187" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="1064"><net_src comp="812" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="1069"><net_src comp="834" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="1071"><net_src comp="1066" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1072"><net_src comp="1066" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="1076"><net_src comp="861" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="268" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_struct | {4 }
 - Input state : 
	Port: imDiff_Loop_L66_proc : imHeight | {1 }
	Port: imDiff_Loop_L66_proc : tplHeight | {1 }
	Port: imDiff_Loop_L66_proc : imWidth | {1 }
	Port: imDiff_Loop_L66_proc : tplWidth | {1 }
	Port: imDiff_Loop_L66_proc : imINPUT | {5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
	Port: imDiff_Loop_L66_proc : tplINPUT | {5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
  - Chain level:
	State 1
		StgValue_30 : 1
	State 2
		row_img_cast : 1
		tmp_38 : 2
		row_img_1 : 1
		StgValue_36 : 3
	State 3
		col_img_cast : 1
		tmp_39 : 2
		col_img_1 : 1
		StgValue_46 : 3
	State 4
		tmp_48 : 1
		next_mul : 1
		row_tpl_cast : 1
		tmp_40 : 2
		row_tpl_1 : 1
		StgValue_61 : 3
		tmp_49 : 1
		tmp_61 : 2
		tmp_41 : 3
		tmp_63 : 1
		p_lshr : 1
		p_neg_t : 2
		tmp_64 : 1
		tmp_65 : 3
		tmp_66 : 4
		tmp_42 : 1
		tmp_43 : 1
		or_cond : 2
		StgValue_84 : 2
		template_match_posit : 1
		StgValue_86 : 2
		StgValue_87 : 1
	State 5
		tmp_69 : 1
		StgValue_95 : 2
		tmp_71 : 1
		tmp_72 : 2
		tmp_44 : 3
		tmp_53_cast : 4
		imINPUT_addr : 5
		imINPUT_load : 6
		tmp_74 : 1
		tmp_45 : 2
		tmp_54_cast : 3
		tplINPUT_addr : 4
		tplINPUT_load : 5
	State 6
	State 7
	State 8
		tmp_73 : 1
		search_img_cast : 2
		tmp_75 : 1
		template_img_cast : 2
		tmp_46 : 3
	State 9
		abs : 1
		abs_cast : 2
		SAD : 3
		StgValue_127 : 1
		tmp_77 : 1
		tmp_47 : 2
		tmp_55_cast : 3
		imINPUT_addr_1 : 4
		imINPUT_load_1 : 5
		tmp_50 : 1
		tmp_56_cast : 2
		tplINPUT_addr_1 : 3
		tplINPUT_load_1 : 4
	State 10
	State 11
	State 12
		tmp_78 : 1
		search_img_1_cast : 2
		tmp_80 : 1
		template_img_1_cast : 2
		tmp_81_1 : 3
	State 13
		abs_1 : 1
		abs_1_cast : 2
		SAD_s : 3
		StgValue_157 : 1
		tmp_82 : 1
		tmp_51 : 2
		tmp_57_cast : 3
		imINPUT_addr_2 : 4
		imINPUT_load_2 : 5
		tmp_53 : 1
		tmp_58_cast : 2
		tplINPUT_addr_2 : 3
		tplINPUT_load_2 : 4
	State 14
	State 15
	State 16
		tmp_83 : 1
		search_img_2_cast : 2
		tmp_85 : 1
		template_img_2_cast : 2
		tmp_81_2 : 3
	State 17
		abs_2 : 1
		abs_2_cast : 2
		SAD_2 : 3
		StgValue_187 : 1
		tmp_88 : 1
		tmp_54 : 2
		tmp_59_cast : 3
		imINPUT_addr_3 : 4
		imINPUT_load_3 : 5
		tmp_55 : 1
		tmp_60_cast : 2
		tplINPUT_addr_3 : 3
		tplINPUT_load_3 : 4
	State 18
	State 19
	State 20
		tmp_89 : 1
		search_img_3_cast : 2
		tmp_91 : 1
		template_img_3_cast : 2
		tmp_81_3 : 3
	State 21
		abs_3 : 1
		abs_3_cast : 2
		SAD_3 : 3
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       row_img_1_fu_318      |    0    |    0    |    31   |
|          |       col_img_1_fu_333      |    0    |    0    |    31   |
|          |       next_mul_fu_343       |    0    |    0    |    42   |
|          |       row_tpl_1_fu_358      |    0    |    0    |    31   |
|          |        tmp_61_fu_372        |    0    |    0    |    22   |
|          |        tmp_62_fu_384        |    0    |    0    |    32   |
|          |        tmp_72_fu_500        |    0    |    0    |    11   |
|          |        tmp_44_fu_506        |    0    |    0    |    11   |
|          |        tmp_45_fu_520        |    0    |    0    |    22   |
|          |          SAD_fu_573         |    0    |    0    |    32   |
|          |        tmp_77_fu_594        |    0    |    0    |    11   |
|    add   |        tmp_47_fu_599        |    0    |    0    |    11   |
|          |        tmp_50_fu_613        |    0    |    0    |    22   |
|          |         SAD_s_fu_666        |    0    |    0    |    32   |
|          |        tmp_82_fu_686        |    0    |    0    |    11   |
|          |        tmp_51_fu_691        |    0    |    0    |    11   |
|          |        tmp_53_fu_705        |    0    |    0    |    22   |
|          |         SAD_2_fu_758        |    0    |    0    |    32   |
|          |        tmp_88_fu_782        |    0    |    0    |    11   |
|          |        tmp_54_fu_788        |    0    |    0    |    11   |
|          |        tmp_55_fu_802        |    0    |    0    |    22   |
|          |      col_tpl_1_3_fu_812     |    0    |    0    |    32   |
|          |         SAD_3_fu_861        |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_292         |    0    |    0    |    32   |
|          |         tmp_s_fu_298        |    0    |    0    |    32   |
|          |         p_neg_fu_397        |    0    |    0    |    32   |
|          |        p_neg_t_fu_412       |    0    |    0    |    30   |
|          |        tmp_46_fu_546        |    0    |    0    |    8    |
|    sub   |          neg_fu_552         |    0    |    0    |    9    |
|          |       tmp_81_1_fu_639       |    0    |    0    |    8    |
|          |         neg_1_fu_645        |    0    |    0    |    9    |
|          |       tmp_81_2_fu_731       |    0    |    0    |    8    |
|          |         neg_2_fu_737        |    0    |    0    |    9    |
|          |       tmp_81_3_fu_834       |    0    |    0    |    8    |
|          |         neg_3_fu_840        |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_38_fu_313        |    0    |    0    |    11   |
|          |        tmp_39_fu_328        |    0    |    0    |    11   |
|          |        tmp_40_fu_353        |    0    |    0    |    11   |
|          |        tmp_42_fu_455        |    0    |    0    |    11   |
|          |        tmp_43_fu_461        |    0    |    0    |    11   |
|          |        tmp_69_fu_487        |    0    |    0    |    11   |
|   icmp   |        abscond_fu_557       |    0    |    0    |    3    |
|          |       tmp_77_1_fu_585       |    0    |    0    |    11   |
|          |       abscond_1_fu_650      |    0    |    0    |    3    |
|          |       tmp_77_2_fu_677       |    0    |    0    |    11   |
|          |       abscond_2_fu_742      |    0    |    0    |    3    |
|          |       tmp_77_3_fu_769       |    0    |    0    |    11   |
|          |       abscond_3_fu_845      |    0    |    0    |    3    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_65_fu_428        |    0    |    0    |    30   |
|          |          abs_fu_562         |    0    |    0    |    9    |
|  select  |         abs_1_fu_655        |    0    |    0    |    9    |
|          |         abs_2_fu_747        |    0    |    0    |    9    |
|          |         abs_3_fu_850        |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|
|    mul   |        tmp_41_fu_378        |    1    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|          |        or_cond_fu_467       |    0    |    0    |    1    |
|    or    |      col_tpl_1_s_fu_579     |    0    |    0    |    0    |
|          |      col_tpl_1_1_fu_671     |    0    |    0    |    0    |
|          |      col_tpl_1_2_fu_763     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   tplWidth_read_read_fu_92  |    0    |    0    |    0    |
|   read   |   imWidth_read_read_fu_98   |    0    |    0    |    0    |
|          |  tplHeight_read_read_fu_104 |    0    |    0    |    0    |
|          |  imHeight_read_read_fu_110  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   StgValue_86_write_fu_116  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     row_img_cast_fu_309     |    0    |    0    |    0    |
|          |     col_img_cast_fu_324     |    0    |    0    |    0    |
|          |     row_tpl_cast_fu_349     |    0    |    0    |    0    |
|          |      tmp_54_cast_fu_525     |    0    |    0    |    0    |
|          |    search_img_cast_fu_534   |    0    |    0    |    0    |
|          |   template_img_cast_fu_542  |    0    |    0    |    0    |
|          |      tmp_56_cast_fu_618     |    0    |    0    |    0    |
|   zext   |   search_img_1_cast_fu_627  |    0    |    0    |    0    |
|          |  template_img_1_cast_fu_635 |    0    |    0    |    0    |
|          |      tmp_58_cast_fu_710     |    0    |    0    |    0    |
|          |   search_img_2_cast_fu_719  |    0    |    0    |    0    |
|          |  template_img_2_cast_fu_727 |    0    |    0    |    0    |
|          |      tmp_60_cast_fu_807     |    0    |    0    |    0    |
|          |   search_img_3_cast_fu_822  |    0    |    0    |    0    |
|          |  template_img_3_cast_fu_830 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_48_fu_339        |    0    |    0    |    0    |
|          |        tmp_49_fu_364        |    0    |    0    |    0    |
|          |        tmp_52_fu_368        |    0    |    0    |    0    |
|          |        tmp_67_fu_444        |    0    |    0    |    0    |
|          |        tmp_68_fu_448        |    0    |    0    |    0    |
|          |        tmp_70_fu_492        |    0    |    0    |    0    |
|          |        tmp_71_fu_496        |    0    |    0    |    0    |
|          |        tmp_74_fu_516        |    0    |    0    |    0    |
|          |        tmp_73_fu_530        |    0    |    0    |    0    |
|          |        tmp_75_fu_538        |    0    |    0    |    0    |
|          |        tmp_76_fu_590        |    0    |    0    |    0    |
|   trunc  |        tmp_79_fu_609        |    0    |    0    |    0    |
|          |        tmp_78_fu_623        |    0    |    0    |    0    |
|          |        tmp_80_fu_631        |    0    |    0    |    0    |
|          |        tmp_81_fu_682        |    0    |    0    |    0    |
|          |        tmp_84_fu_701        |    0    |    0    |    0    |
|          |        tmp_83_fu_715        |    0    |    0    |    0    |
|          |        tmp_85_fu_723        |    0    |    0    |    0    |
|          |        tmp_86_fu_774        |    0    |    0    |    0    |
|          |        tmp_87_fu_778        |    0    |    0    |    0    |
|          |        tmp_90_fu_798        |    0    |    0    |    0    |
|          |        tmp_89_fu_818        |    0    |    0    |    0    |
|          |        tmp_91_fu_826        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|        tmp_63_fu_389        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|        p_lshr_fu_402        |    0    |    0    |    0    |
|          |        tmp_64_fu_418        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|        tmp_66_fu_436        |    0    |    0    |    0    |
|          | template_match_posit_fu_473 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_53_cast_fu_511     |    0    |    0    |    0    |
|          |       abs_cast_fu_569       |    0    |    0    |    0    |
|          |      tmp_55_cast_fu_604     |    0    |    0    |    0    |
|   sext   |      abs_1_cast_fu_662      |    0    |    0    |    0    |
|          |      tmp_57_cast_fu_696     |    0    |    0    |    0    |
|          |      abs_2_cast_fu_754      |    0    |    0    |    0    |
|          |      tmp_59_cast_fu_793     |    0    |    0    |    0    |
|          |      abs_3_cast_fu_857      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    1    |    0    |   898   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   SAD_1_lcssa_reg_276  |   32   |
|      SAD_1_reg_265     |   32   |
|     SAD_2_reg_1042     |   32   |
|     SAD_3_reg_1073     |   32   |
|       SAD_reg_990      |   32   |
|     SAD_s_reg_1016     |   32   |
|    col_img_1_reg_918   |   31   |
|  col_img_cast_reg_910  |   32   |
|     col_img_reg_207    |   31   |
|  col_tpl_1_3_reg_1061  |   32   |
|     col_tpl_reg_253    |   32   |
| imINPUT_addr_1_reg_999 |   21   |
| imINPUT_addr_2_reg_1025|   21   |
| imINPUT_addr_3_reg_1051|   21   |
|  imINPUT_addr_reg_973  |   21   |
|    minSAD_1_reg_230    |   32   |
|     minSAD_reg_866     |   32   |
|    next_mul_reg_931    |   42   |
|     phi_mul_reg_242    |   42   |
|    row_img_1_reg_905   |   31   |
|  row_img_cast_reg_897  |   32   |
|     row_img_reg_195    |   31   |
|    row_tpl_1_reg_939   |   31   |
|     row_tpl_reg_219    |   31   |
|     tmp_41_reg_944     |   22   |
|     tmp_46_reg_983     |    9   |
|     tmp_48_reg_923     |   22   |
|     tmp_66_reg_952     |   32   |
|     tmp_67_reg_957     |   22   |
|     tmp_68_reg_962     |   22   |
|    tmp_81_1_reg_1009   |    9   |
|    tmp_81_2_reg_1035   |    9   |
|    tmp_81_3_reg_1066   |    9   |
|       tmp_reg_887      |   32   |
|      tmp_s_reg_892     |   32   |
| tplHeight_read_reg_882 |   32   |
|tplINPUT_addr_1_reg_1004|   21   |
|tplINPUT_addr_2_reg_1030|   21   |
|tplINPUT_addr_3_reg_1056|   21   |
|  tplINPUT_addr_reg_978 |   21   |
|  tplWidth_read_reg_873 |   32   |
+------------------------+--------+
|          Total         |  1106  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_130 |  p0  |   8  |  21  |   168  ||    42   |
| grp_access_fu_142 |  p0  |   8  |  21  |   168  ||    42   |
|  row_img_reg_195  |  p0  |   2  |  31  |   62   ||    31   |
|  col_img_reg_207  |  p0  |   2  |  31  |   62   ||    31   |
|  minSAD_1_reg_230 |  p0  |   2  |  32  |   64   ||    32   |
|  col_tpl_reg_253  |  p0  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   588  ||  10.162 ||   210   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   898  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   210  |
|  Register |    -   |    -   |  1106  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   10   |  1106  |  1108  |
+-----------+--------+--------+--------+--------+
