<!DOCTYPE html>
<html>
<head>
  <meta charSet='utf-8' />
  <title>SIMDE - References</title>
  <link href='https://cdnjs.cloudflare.com/ajax/libs/normalize/4.0.0/normalize.min.css' rel='stylesheet' type='text/css'>
  <link href='https://fonts.googleapis.com/css?family=Open+Sans:400,600,300,700' rel='stylesheet' type='text/css'>
  <link href='https://maxcdn.bootstrapcdn.com/font-awesome/4.7.0/css/font-awesome.min.css' rel='stylesheet' type='text/css'>  
  <link href='/SIMDE-Docs/css/docs.css' rel='stylesheet'>

</head>
<body>
  <div class='menu'>
    <div class='logo'>
      SIMDE
    </div>
   <div id="lang-select-wrap">
      <select class="language" id="lang-select">
        
          <option value="es">es</option>
        
          <option value="en" selected>en</option>
        
      </select>
    </div>
    <nav class='menu-nav'>
      
        <ul class='nav'>
        
          <span>Begin</span>
                          
                
          <ul class='nav'>
            
              <li>
                <a href='index.html'>Introduction</a>
                
                
              </li>
            
              <li>
                <a href='instruction-level-paralelism.html'>ILP</a>
                
                
              </li>
            
          </ul>
        </ul>
      
        <ul class='nav'>
        
          <span>Interface</span>
                          
                
          <ul class='nav'>
            
              <li>
                <a href='menu-archivo.html'>File menu</a>
                
                
              </li>
            
              <li>
                <a href='menu-ver.html'>View menu</a>
                
                
              </li>
            
              <li>
                <a href='menu-configurar.html'>Config menu</a>
                
                
              </li>
            
              <li>
                <a href='menu-ejecutar.html'>Execute menu</a>
                
                
              </li>
            
              <li>
                <a href='menu-ventana.html'>Window menu</a>
                
                
              </li>
            
              <li>
                <a href='menu-ayuda.html'>Help menu</a>
                
                
              </li>
            
              <li>
                <a href='barra-de-herramientas-estandar.html'>Standard Tool Bar</a>
                
                
              </li>
            
              <li>
                <a href='barra-de-herramientas-de-ejecucion.html'>Execution Tool Bar</a>
                
                
              </li>
            
              <li>
                <a href='ventana-de-instrucciones.html'>Instruction Window</a>
                
                
              </li>
            
              <li>
                <a href='configurar-parametros-superescalar.html'>Superscalar Configuration</a>
                
                
              </li>
            
              <li>
                <a href='ventana-registros-memoria.html'>Register and Memory Window</a>
                
                
              </li>
            
              <li>
                <a href='ventana-simulacion.html'>Simulation window</a>
                
                
              </li>
            
          </ul>
        </ul>
      
        <ul class='nav'>
        
          <span>Development</span>
                          
                
          <ul class='nav'>
            
              <li>
                <a href='fichero-de-codigo-secuencial.html'>Sequential Code File</a>
                
                
              </li>
            
              <li>
                <a href='ejemplo-de-codigo-secuencial.html'>Sequential Code Example</a>
                
                
              </li>
            
          </ul>
        </ul>
      
        <ul class='nav'>
        
          <span>Shared characteristics</span>
                          
                
          <ul class='nav'>
            
              <li>
                <a href='estructura-comun.html'>Shared structure</a>
                
                
              </li>
            
              <li>
                <a href='juego-de-instrucciones.html'>Instruction Set</a>
                
                
              </li>
            
              <li>
                <a href='memoria.html'>Memory</a>
                
                
              </li>
            
              <li>
                <a href='modos-de-direccionamiento.html'>Addressing modes</a>
                
                
              </li>
            
              <li>
                <a href='registros-de-proposito-general.html'>General Purpose Registers</a>
                
                
              </li>
            
              <li>
                <a href='registros-de-punto-flotante.html'>Floating Point Registers</a>
                
                
              </li>
            
              <li>
                <a href='unidades-funcionales.html'>Functional Units</a>
                
                
              </li>
            
          </ul>
        </ul>
      
        <ul class='nav'>
        
          <span>Superescalar Machine</span>
                          
                
          <ul class='nav'>
            
              <li>
                <a href='maquina-superescalar.html'>Superescalar Machine</a>
                
                
              </li>
            
              <li>
                <a href='unidad-de-prebusqueda.html'>Prefetch Unit</a>
                
                
              </li>
            
              <li>
                <a href='decodificador.html'>Decoder</a>
                
                
              </li>
            
              <li>
                <a href='rob-registros.html'>ROB <-> Registers</a>
                
                
              </li>
            
              <li>
                <a href='tabla-de-prediccion-de-salto.html'>Branch prediction</a>
                
                
              </li>
            
              <li>
                <a href='reorder-buffer.html'>Reorder Buffer</a>
                
                
              </li>
            
              <li>
                <a href='estaciones-de-reserva.html'>Reserve Stations</a>
                
                
              </li>
            
              <li>
                <a href='calculo-de-direcciones.html'>Memory Address ALU</a>
                
                
              </li>
            
          </ul>
        </ul>
      
        <ul class='nav'>
        
          <span>About</span>
                          
                
          <ul class='nav'>
            
              <li>
                <a href='referencias.html' class='active'>References</a>
                
                
              </li>
            
              <li>
                <a href='historial.html'>History</a>
                
                
              </li>
            
              <li>
                <a href='autor.html'>Contact with the author</a>
                
                
              </li>
            
          </ul>
        </ul>
      
        <ul class='nav'>
        
          <span>Extra</span>
                          
                
          <ul class='nav'>
            
              <li>
                <a href='bloques-basicos.html'>Basic block</a>
                
                
              </li>
            
              <li>
                <a href='desenrollado-de-bucles.html'>Loop unrolling</a>
                
                
              </li>
            
              <li>
                <a href='software-pipelining.html'>Software Pipelining</a>
                
                
              </li>
            
              <li>
                <a href='codigos-ejemplo.html'>Example codes</a>
                
                
              </li>
            
          </ul>
        </ul>
      
    </nav>
  </div>
  <div class='page'>
    <div class='page-content'>
      <h1>References</h1>
      <p>The list below contains some interesting links and references:</p>
<h2 id="Documents-and-Papers"><a href="#Documents-and-Papers" class="headerlink" title="Documents and Papers"></a>Documents and Papers</h2><p>[1] Abnous A., Architectural Design and Analysis of a VLIW Processor, M.S. Thesis, University of California, Irvine, 1991<br>[2] Colwell R.P., Nix R.P., O’Donnell J.J., Papworth D.B., Rodman P.K., A VLIW Architecture for a Trace Scheduling Compiler, IEEE Transactions on Computers, vol. 37, nº 8, págs . 967-979, Agosto 1988<br>[3] Hennesy J.L., Patterson D.A., Computer Architecture: A Quantitative Approach (3rd edition), Morgan Kaufmann, 2003<br>[4] Holm J. G., Evaluation Of Some Superscalar And VLIW Processor Designs, M.S. Thesis University of Illinois, 1992<br>[5] Huck J., Morris D., Ross J., Knies A., Mulder H., Zahir R., Introducing the IA-64 Architecture, IEEE MICRO, Sept-Oct 2000<br>[6] Yeager K.C., The MIPS R10000 Superscalar Microprocessor, IEEE Micro, vol. 16, nº. 2, págs. 28-40, Abril 1996.<br>[7] Muchnik S. Advanced Compiler Design &amp; Implementation, Morgan Kaufmann, 1997<br>[8] Patel S.J., Trace Cache Design for Wide-Issue Superscalar Processors, PhD Thesis, The University of Michigan, 1999<br>[9] Rau B.R., Dynamically Scheduled VLIW Processors, Proc. MICRO-26, IEEE Press, 1993<br>[10] Shen J., Abraham J. A., Verification of Processor Microarchitectures, En Proc. IEEE VLSI Test Symposium, páginas 189-194, 1999<br>[11] Sima D., Fountain T., Kacsuk P., Advanced Computer Architectures, A Design Space Approach, Addison-Wesley, 1998<br>[12] Smith J. E., Sohi G. S., The Microarchitecture of Superscalar Processors, Proc. of the IEEE, Diciembre 1995<br>[13] Zima H.P., Chapman B.M., Supercompilers for Parallel and Vector Computers, ACM Press Frontier Serien/Addison-Wesley, 1990</p>
<h2 id="Other-simulators"><a href="#Other-simulators" class="headerlink" title="Other simulators"></a>Other simulators</h2><p>[sim1] Edler J., Hill M., Dinero IV: Trace-Driven Uniprocessor Cache Simulator, Univ. of Wisconsin Computer Sciences<br>[sim2] Lopez P., Calpé R., WinDLXV, Universidad Politécnica de Valencia<br>[sim3] Texas Instruments, Simulador para la familia de procesadores TMS320C6xxx, 2001<br>[sim4] Wolf M., Wills L., SATSim: A Superscalar Architecture Trace Simulator Using Interactive Animation, Workshop on Computer Architecture Education, Junio 2000</p>

    </div>
  </div>
  <div class='switch-page'>
    
      <a class='previous' href='/SIMDE-Docs/en/calculo-de-direcciones.html'><i class='fa fa-angle-left fa-3x'></i></a>
    
    
      <a class='next' href='/SIMDE-Docs/en/autor.html'><i class='fa fa-angle-right fa-3x'></i></a>
    
  </div>
    <script src='/SIMDE-Docs/js/lang_select.js'></script>
</body>
</html>
