{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606792874466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606792874469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 21:21:14 2020 " "Processing started: Mon Nov 30 21:21:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606792874469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606792874469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mp4 -c mp4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mp4 -c mp4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606792874469 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606792875114 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606792875115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/types.sv 1 0 " "Found 1 design units, including 0 entities, in source file hdl/types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_types (SystemVerilog) " "Found design unit 1: mux_types (SystemVerilog)" {  } { { "hdl/types.sv" "" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/types.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606792889320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606792889320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/given_cache/cacheline_adaptor.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/given_cache/cacheline_adaptor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cacheline_adaptor " "Found entity 1: cacheline_adaptor" {  } { { "hdl/given_cache/cacheline_adaptor.sv" "" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/given_cache/cacheline_adaptor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606792889329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606792889329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/given_cache/line_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/given_cache/line_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 line_adapter " "Found entity 1: line_adapter" {  } { { "hdl/given_cache/line_adapter.sv" "" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/given_cache/line_adapter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606792889335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606792889335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/given_cache/data_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/given_cache/data_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_array " "Found entity 1: data_array" {  } { { "hdl/given_cache/data_array.sv" "" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/given_cache/data_array.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606792889341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606792889341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/given_cache/cache_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/given_cache/cache_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_datapath " "Found entity 1: cache_datapath" {  } { { "hdl/given_cache/cache_datapath.sv" "" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/given_cache/cache_datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606792889347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606792889347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/given_cache/cache_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/given_cache/cache_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_control " "Found entity 1: cache_control" {  } { { "hdl/given_cache/cache_control.sv" "" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/given_cache/cache_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606792889354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606792889354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/given_cache/cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/given_cache/cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "hdl/given_cache/cache.sv" "" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/given_cache/cache.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606792889360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606792889360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/given_cache/array.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/given_cache/array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 array " "Found entity 1: array" {  } { { "hdl/given_cache/array.sv" "" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/given_cache/array.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606792889366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606792889366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/forwarding_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/forwarding_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "hdl/forwarding_unit.sv" "" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/forwarding_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606792889373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606792889373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "hdl/arbiter.sv" "" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/arbiter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606792889380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606792889380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/ctrl_truncator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/ctrl_truncator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CTRL_TRUNCATOR " "Found entity 1: CTRL_TRUNCATOR" {  } { { "hdl/ctrl_truncator.sv" "" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/ctrl_truncator.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606792889387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606792889387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "hdl/regfile.sv" "" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606792889393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606792889393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "hdl/alu.sv" "" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606792889398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606792889398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "hdl/cmp.sv" "" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/cmp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606792889405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606792889405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/IF.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/IF.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "hdl/IF.sv" "" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/IF.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606792889411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606792889411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mp4.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/mp4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp4 " "Found entity 1: mp4" {  } { { "hdl/mp4.sv" "" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/mp4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606792889418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606792889418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "hdl/datapath.sv" "" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606792889424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606792889424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/ID.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/ID.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "hdl/ID.sv" "" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/ID.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606792889430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606792889430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/EXE.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/EXE.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXE " "Found entity 1: EXE" {  } { { "hdl/EXE.sv" "" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/EXE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606792889437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606792889437 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MEM.sv(139) " "Verilog HDL warning at MEM.sv(139): extended using \"x\" or \"z\"" {  } { { "hdl/MEM.sv" "" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/MEM.sv" 139 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606792889444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/MEM.sv 2 2 " "Found 2 design units, including 2 entities, in source file hdl/MEM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MBE_DECODER " "Found entity 1: MBE_DECODER" {  } { { "hdl/MEM.sv" "" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/MEM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606792889444 ""} { "Info" "ISGN_ENTITY_NAME" "2 MEM " "Found entity 2: MEM" {  } { { "hdl/MEM.sv" "" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/MEM.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606792889444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606792889444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/MEM_WB.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/MEM_WB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "hdl/MEM_WB.sv" "" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/MEM_WB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606792889451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606792889451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/inst_taylor.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/inst_taylor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INST_TAYLOR " "Found entity 1: INST_TAYLOR" {  } { { "hdl/inst_taylor.sv" "" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/inst_taylor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606792889459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606792889459 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mp4 " "Elaborating entity \"mp4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606792889806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath_mod " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath_mod\"" {  } { { "hdl/mp4.sv" "datapath_mod" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/mp4.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606792889851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF datapath:datapath_mod\|IF:instruction_fetch " "Elaborating entity \"IF\" for hierarchy \"datapath:datapath_mod\|IF:instruction_fetch\"" {  } { { "hdl/datapath.sv" "instruction_fetch" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/datapath.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606792889891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID datapath:datapath_mod\|ID:instruction_decode " "Elaborating entity \"ID\" for hierarchy \"datapath:datapath_mod\|ID:instruction_decode\"" {  } { { "hdl/datapath.sv" "instruction_decode" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/datapath.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606792889896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INST_TAYLOR datapath:datapath_mod\|ID:instruction_decode\|INST_TAYLOR:instruction_taylor " "Elaborating entity \"INST_TAYLOR\" for hierarchy \"datapath:datapath_mod\|ID:instruction_decode\|INST_TAYLOR:instruction_taylor\"" {  } { { "hdl/ID.sv" "instruction_taylor" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/ID.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606792889949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTRL_TRUNCATOR datapath:datapath_mod\|ID:instruction_decode\|CTRL_TRUNCATOR:control_trucator " "Elaborating entity \"CTRL_TRUNCATOR\" for hierarchy \"datapath:datapath_mod\|ID:instruction_decode\|CTRL_TRUNCATOR:control_trucator\"" {  } { { "hdl/ID.sv" "control_trucator" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/ID.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606792889952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE datapath:datapath_mod\|EXE:execution_state " "Elaborating entity \"EXE\" for hierarchy \"datapath:datapath_mod\|EXE:execution_state\"" {  } { { "hdl/datapath.sv" "execution_state" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/datapath.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606792889957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:datapath_mod\|EXE:execution_state\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"datapath:datapath_mod\|EXE:execution_state\|alu:ALU\"" {  } { { "hdl/EXE.sv" "ALU" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/EXE.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606792889963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp datapath:datapath_mod\|EXE:execution_state\|cmp:CMP " "Elaborating entity \"cmp\" for hierarchy \"datapath:datapath_mod\|EXE:execution_state\|cmp:CMP\"" {  } { { "hdl/EXE.sv" "CMP" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/EXE.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606792889969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM datapath:datapath_mod\|MEM:memory_io_stage " "Elaborating entity \"MEM\" for hierarchy \"datapath:datapath_mod\|MEM:memory_io_stage\"" {  } { { "hdl/datapath.sv" "memory_io_stage" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/datapath.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606792889982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBE_DECODER datapath:datapath_mod\|MEM:memory_io_stage\|MBE_DECODER:mbe_decoder " "Elaborating entity \"MBE_DECODER\" for hierarchy \"datapath:datapath_mod\|MEM:memory_io_stage\|MBE_DECODER:mbe_decoder\"" {  } { { "hdl/MEM.sv" "mbe_decoder" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/MEM.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606792890013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB datapath:datapath_mod\|MEM_WB:mem_write_back_stage " "Elaborating entity \"MEM_WB\" for hierarchy \"datapath:datapath_mod\|MEM_WB:mem_write_back_stage\"" {  } { { "hdl/datapath.sv" "mem_write_back_stage" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/datapath.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606792890029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:datapath_mod\|regfile:regfile_mod " "Elaborating entity \"regfile\" for hierarchy \"datapath:datapath_mod\|regfile:regfile_mod\"" {  } { { "hdl/datapath.sv" "regfile_mod" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/datapath.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606792890033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit datapath:datapath_mod\|forwarding_unit:forward_mod " "Elaborating entity \"forwarding_unit\" for hierarchy \"datapath:datapath_mod\|forwarding_unit:forward_mod\"" {  } { { "hdl/datapath.sv" "forward_mod" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/datapath.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606792890047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:cache_if_mod " "Elaborating entity \"cache\" for hierarchy \"cache:cache_if_mod\"" {  } { { "hdl/mp4.sv" "cache_if_mod" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/mp4.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606792890053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_control cache:cache_if_mod\|cache_control:control " "Elaborating entity \"cache_control\" for hierarchy \"cache:cache_if_mod\|cache_control:control\"" {  } { { "hdl/given_cache/cache.sv" "control" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/given_cache/cache.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606792890061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_datapath cache:cache_if_mod\|cache_datapath:datapath " "Elaborating entity \"cache_datapath\" for hierarchy \"cache:cache_if_mod\|cache_datapath:datapath\"" {  } { { "hdl/given_cache/cache.sv" "datapath" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/given_cache/cache.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606792890067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_array cache:cache_if_mod\|cache_datapath:datapath\|data_array:DM_cache " "Elaborating entity \"data_array\" for hierarchy \"cache:cache_if_mod\|cache_datapath:datapath\|data_array:DM_cache\"" {  } { { "hdl/given_cache/cache_datapath.sv" "DM_cache" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/given_cache/cache_datapath.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606792890083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array cache:cache_if_mod\|cache_datapath:datapath\|array:tag " "Elaborating entity \"array\" for hierarchy \"cache:cache_if_mod\|cache_datapath:datapath\|array:tag\"" {  } { { "hdl/given_cache/cache_datapath.sv" "tag" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/given_cache/cache_datapath.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606792890104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array cache:cache_if_mod\|cache_datapath:datapath\|array:valid " "Elaborating entity \"array\" for hierarchy \"cache:cache_if_mod\|cache_datapath:datapath\|array:valid\"" {  } { { "hdl/given_cache/cache_datapath.sv" "valid" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/given_cache/cache_datapath.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606792890109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_adapter cache:cache_if_mod\|line_adapter:bus " "Elaborating entity \"line_adapter\" for hierarchy \"cache:cache_if_mod\|line_adapter:bus\"" {  } { { "hdl/given_cache/cache.sv" "bus" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/given_cache/cache.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606792890111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter arbiter:arbiter_mod " "Elaborating entity \"arbiter\" for hierarchy \"arbiter:arbiter_mod\"" {  } { { "hdl/mp4.sv" "arbiter_mod" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/mp4.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606792890129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cacheline_adaptor cacheline_adaptor:cacheline_adaptor_mod " "Elaborating entity \"cacheline_adaptor\" for hierarchy \"cacheline_adaptor:cacheline_adaptor_mod\"" {  } { { "hdl/mp4.sv" "cacheline_adaptor_mod" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/mp4.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606792890138 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cache:cache_d_mod\|cache_datapath:datapath\|array:tag\|data_rtl_0 " "Inferred RAM node \"cache:cache_d_mod\|cache_datapath:datapath\|array:tag\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1606792892913 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cache:cache_if_mod\|cache_datapath:datapath\|array:tag\|data_rtl_0 " "Inferred RAM node \"cache:cache_if_mod\|cache_datapath:datapath\|array:tag\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1606792892914 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache:cache_d_mod\|cache_datapath:datapath\|array:valid\|data " "RAM logic \"cache:cache_d_mod\|cache_datapath:datapath\|array:valid\|data\" is uninferred due to inappropriate RAM size" {  } { { "hdl/given_cache/array.sv" "data" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/given_cache/array.sv" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1606792892915 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache:cache_if_mod\|cache_datapath:datapath\|array:dirty\|data " "RAM logic \"cache:cache_if_mod\|cache_datapath:datapath\|array:dirty\|data\" is uninferred due to inappropriate RAM size" {  } { { "hdl/given_cache/array.sv" "data" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/given_cache/array.sv" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1606792892915 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache:cache_d_mod\|cache_datapath:datapath\|array:dirty\|data " "RAM logic \"cache:cache_d_mod\|cache_datapath:datapath\|array:dirty\|data\" is uninferred due to inappropriate RAM size" {  } { { "hdl/given_cache/array.sv" "data" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/given_cache/array.sv" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1606792892915 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache:cache_if_mod\|cache_datapath:datapath\|array:valid\|data " "RAM logic \"cache:cache_if_mod\|cache_datapath:datapath\|array:valid\|data\" is uninferred due to inappropriate RAM size" {  } { { "hdl/given_cache/array.sv" "data" { Text "/home/evanmm2/ECE_411/RTDC/mp4/hdl/given_cache/array.sv" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1606792892915 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1606792892915 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cache:cache_d_mod\|cache_datapath:datapath\|array:tag\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cache:cache_d_mod\|cache_datapath:datapath\|array:tag\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606792897771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606792897771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606792897771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606792897771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606792897771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606792897771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606792897771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606792897771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606792897771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606792897771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606792897771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606792897771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606792897771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606792897771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mp4.ram0_array_32a7bb4d.hdl.mif " "Parameter INIT_FILE set to db/mp4.ram0_array_32a7bb4d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606792897771 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1606792897771 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cache:cache_if_mod\|cache_datapath:datapath\|array:tag\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cache:cache_if_mod\|cache_datapath:datapath\|array:tag\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606792897771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606792897771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606792897771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606792897771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606792897771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606792897771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606792897771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606792897771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606792897771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606792897771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606792897771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606792897771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606792897771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606792897771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mp4.ram0_array_32a7bb4d.hdl.mif " "Parameter INIT_FILE set to db/mp4.ram0_array_32a7bb4d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606792897771 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1606792897771 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1606792897771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cache:cache_d_mod\|cache_datapath:datapath\|array:tag\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"cache:cache_d_mod\|cache_datapath:datapath\|array:tag\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606792897874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cache:cache_d_mod\|cache_datapath:datapath\|array:tag\|altsyncram:data_rtl_0 " "Instantiated megafunction \"cache:cache_d_mod\|cache_datapath:datapath\|array:tag\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606792897875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606792897875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606792897875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606792897875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606792897875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606792897875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606792897875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606792897875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606792897875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606792897875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606792897875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606792897875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606792897875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606792897875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/mp4.ram0_array_32a7bb4d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/mp4.ram0_array_32a7bb4d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606792897875 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606792897875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c3o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c3o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c3o1 " "Found entity 1: altsyncram_c3o1" {  } { { "db/altsyncram_c3o1.tdf" "" { Text "/home/evanmm2/ECE_411/RTDC/mp4/db/altsyncram_c3o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606792897932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606792897932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cache:cache_if_mod\|cache_datapath:datapath\|array:tag\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"cache:cache_if_mod\|cache_datapath:datapath\|array:tag\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606792897949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cache:cache_if_mod\|cache_datapath:datapath\|array:tag\|altsyncram:data_rtl_0 " "Instantiated megafunction \"cache:cache_if_mod\|cache_datapath:datapath\|array:tag\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606792897949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606792897949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606792897949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606792897949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606792897949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606792897949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606792897949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606792897949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606792897949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606792897949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606792897949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606792897949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606792897949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606792897949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/mp4.ram0_array_32a7bb4d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/mp4.ram0_array_32a7bb4d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606792897949 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606792897949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5km1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5km1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5km1 " "Found entity 1: altsyncram_5km1" {  } { { "db/altsyncram_5km1.tdf" "" { Text "/home/evanmm2/ECE_411/RTDC/mp4/db/altsyncram_5km1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606792898004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606792898004 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606792903818 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "125 " "125 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606792917870 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/evanmm2/ECE_411/RTDC/mp4/output_files/mp4.map.smsg " "Generated suppressed messages file /home/evanmm2/ECE_411/RTDC/mp4/output_files/mp4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606792918187 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606792918852 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606792918852 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11120 " "Implemented 11120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606792919775 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606792919775 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10907 " "Implemented 10907 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606792919775 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1606792919775 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606792919775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1282 " "Peak virtual memory: 1282 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606792919823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 21:21:59 2020 " "Processing ended: Mon Nov 30 21:21:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606792919823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606792919823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606792919823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606792919823 ""}
