# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../COL216_Assn_7.srcs/sources_1/ip/unified_memory/sim/unified_memory.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
