<stg><name>get_line_bases</name>


<trans_list>

<trans id="451" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="4" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="50" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="52" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="53" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="54" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="55" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="55" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="56" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="58" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="59" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="59" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="61" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="flag_meceta_0_i_load" val="1"/>
</and_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="61" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
<literal name="flag_meceta_0_i_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="63" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i8* %bottom_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1  %line_bases_addr = getelementptr inbounds [6 x i17]* %line_bases, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="line_bases_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
entry:2  br label %0

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i9 [ 0, %entry ], [ %i, %get_line_bases_label4 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln30 = icmp eq i9 %i_0_i, -192

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i = add i9 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln30, label %.preheader46.i.preheader, label %get_line_bases_label4

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
get_line_bases_label4:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
get_line_bases_label4:1  %tmp_59_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
get_line_bases_label4:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln31"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="9">
<![CDATA[
get_line_bases_label4:3  %zext_ln31 = zext i9 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
get_line_bases_label4:4  %histogram_addr = getelementptr inbounds [320 x i8]* @histogram, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="histogram_addr"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
get_line_bases_label4:5  store i8 0, i8* %histogram_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
get_line_bases_label4:6  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str11, i32 %tmp_59_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
get_line_bases_label4:7  br label %0

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
.preheader46.i.preheader:0  br label %.preheader46.i

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader46.i:0  %h_0_i_i = phi i9 [ %h, %get_histogram_label3_end ], [ 0, %.preheader46.i.preheader ]

]]></Node>
<StgValue><ssdm name="h_0_i_i"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader46.i:1  %icmp_ln18 = icmp eq i9 %h_0_i_i, -192

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader46.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader46.i:3  %h = add i9 %h_0_i_i, 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader46.i:4  br i1 %icmp_ln18, label %get_histogram.exit.i.preheader, label %get_histogram_label3_begin

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
get_histogram_label3_begin:1  %tmp_60_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="9">
<![CDATA[
get_histogram_label3_begin:3  %zext_ln21 = zext i9 %h_0_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
get_histogram_label3_begin:4  %histogram_addr_1 = getelementptr inbounds [320 x i8]* @histogram, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="histogram_addr_1"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
get_histogram_label3_end:0  %empty_161 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str10, i32 %tmp_60_i)

]]></Node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
get_histogram_label3_end:1  br label %.preheader46.i

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
get_histogram_label3_begin:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
get_histogram_label3_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln19"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
get_histogram_label3_begin:5  %bottom_data_V_read = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)

]]></Node>
<StgValue><ssdm name="bottom_data_V_read"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
get_histogram_label3_begin:6  %icmp_ln895 = icmp eq i8 %bottom_data_V_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
get_histogram_label3_begin:7  br i1 %icmp_ln895, label %._crit_edge.i.0.i, label %1

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="9">
<![CDATA[
:0  %histogram_load = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="97" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="9">
<![CDATA[
:0  %histogram_load = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln21 = add i8 %histogram_load, 1

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="8">
<![CDATA[
:2  store i8 %add_ln21, i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.0.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.0.i:0  %bottom_data_V_read_1 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)

]]></Node>
<StgValue><ssdm name="bottom_data_V_read_1"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.0.i:1  %icmp_ln895_3 = icmp eq i8 %bottom_data_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_3"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.0.i:2  br i1 %icmp_ln895_3, label %._crit_edge.i.1.i, label %2

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="104" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %histogram_load_1 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_1"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
._crit_edge.i.1.i:0  %bottom_data_V_read_2 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)

]]></Node>
<StgValue><ssdm name="bottom_data_V_read_2"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.1.i:1  %icmp_ln895_4 = icmp eq i8 %bottom_data_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_4"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.1.i:2  br i1 %icmp_ln895_4, label %._crit_edge.i.2.i, label %3

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="108" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %histogram_load_1 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_1"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln21_1 = add i8 %histogram_load_1, 1

]]></Node>
<StgValue><ssdm name="add_ln21_1"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="8" op_3_bw="8">
<![CDATA[
:2  store i8 %add_ln21_1, i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.1.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
._crit_edge.i.2.i:0  %bottom_data_V_read_3 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)

]]></Node>
<StgValue><ssdm name="bottom_data_V_read_3"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.2.i:1  %icmp_ln895_5 = icmp eq i8 %bottom_data_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_5"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.2.i:2  br i1 %icmp_ln895_5, label %._crit_edge.i.3.i, label %4

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="115" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  %histogram_load_3 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_3"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8">
<![CDATA[
._crit_edge.i.3.i:0  %bottom_data_V_read_4 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)

]]></Node>
<StgValue><ssdm name="bottom_data_V_read_4"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.3.i:1  %icmp_ln895_6 = icmp eq i8 %bottom_data_V_read_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_6"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.3.i:2  br i1 %icmp_ln895_6, label %._crit_edge.i.4.i, label %5

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="119" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  %histogram_load_3 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_3"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln21_2 = add i8 %histogram_load_3, 1

]]></Node>
<StgValue><ssdm name="add_ln21_2"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:2  store i8 %add_ln21_2, i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.2.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8">
<![CDATA[
._crit_edge.i.4.i:0  %bottom_data_V_read_5 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)

]]></Node>
<StgValue><ssdm name="bottom_data_V_read_5"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.4.i:1  %icmp_ln895_7 = icmp eq i8 %bottom_data_V_read_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_7"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.4.i:2  br i1 %icmp_ln895_7, label %._crit_edge.i.5.i, label %6

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="126" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0  %histogram_load_4 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_4"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
._crit_edge.i.5.i:0  %bottom_data_V_read_6 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)

]]></Node>
<StgValue><ssdm name="bottom_data_V_read_6"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.5.i:1  %icmp_ln895_8 = icmp eq i8 %bottom_data_V_read_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_8"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.5.i:2  br i1 %icmp_ln895_8, label %._crit_edge.i.6.i, label %7

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="130" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0  %histogram_load_4 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_4"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln21_3 = add i8 %histogram_load_4, 1

]]></Node>
<StgValue><ssdm name="add_ln21_3"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8">
<![CDATA[
:2  store i8 %add_ln21_3, i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.3.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
._crit_edge.i.6.i:0  %bottom_data_V_read_7 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)

]]></Node>
<StgValue><ssdm name="bottom_data_V_read_7"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.6.i:1  %icmp_ln895_9 = icmp eq i8 %bottom_data_V_read_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_9"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.6.i:2  br i1 %icmp_ln895_9, label %._crit_edge.i.7.i, label %8

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="137" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:0  %histogram_load_5 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_5"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
._crit_edge.i.7.i:0  %bottom_data_V_read_8 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)

]]></Node>
<StgValue><ssdm name="bottom_data_V_read_8"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.7.i:1  %icmp_ln895_10 = icmp eq i8 %bottom_data_V_read_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_10"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.7.i:2  br i1 %icmp_ln895_10, label %._crit_edge.i.8.i, label %9

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="141" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:0  %histogram_load_5 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_5"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln21_4 = add i8 %histogram_load_5, 1

]]></Node>
<StgValue><ssdm name="add_ln21_4"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8">
<![CDATA[
:2  store i8 %add_ln21_4, i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.4.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
._crit_edge.i.8.i:0  %bottom_data_V_read_9 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)

]]></Node>
<StgValue><ssdm name="bottom_data_V_read_9"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.8.i:1  %icmp_ln895_11 = icmp eq i8 %bottom_data_V_read_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_11"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.8.i:2  br i1 %icmp_ln895_11, label %._crit_edge.i.9.i, label %10

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="148" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  %histogram_load_6 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_6"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
._crit_edge.i.9.i:0  %bottom_data_V_read_10 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)

]]></Node>
<StgValue><ssdm name="bottom_data_V_read_10"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.9.i:1  %icmp_ln895_12 = icmp eq i8 %bottom_data_V_read_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_12"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.9.i:2  br i1 %icmp_ln895_12, label %._crit_edge.i.10.i, label %11

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="152" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  %histogram_load_6 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_6"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln21_5 = add i8 %histogram_load_6, 1

]]></Node>
<StgValue><ssdm name="add_ln21_5"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:2  store i8 %add_ln21_5, i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.5.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
._crit_edge.i.10.i:0  %bottom_data_V_read_11 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)

]]></Node>
<StgValue><ssdm name="bottom_data_V_read_11"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.10.i:1  %icmp_ln895_13 = icmp eq i8 %bottom_data_V_read_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_13"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.10.i:2  br i1 %icmp_ln895_13, label %._crit_edge.i.11.i, label %12

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="159" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:0  %histogram_load_7 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_7"/></StgValue>
</operation>

<operation id="160" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8">
<![CDATA[
._crit_edge.i.11.i:0  %bottom_data_V_read_12 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)

]]></Node>
<StgValue><ssdm name="bottom_data_V_read_12"/></StgValue>
</operation>

<operation id="161" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.11.i:1  %icmp_ln895_14 = icmp eq i8 %bottom_data_V_read_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_14"/></StgValue>
</operation>

<operation id="162" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.11.i:2  br i1 %icmp_ln895_14, label %._crit_edge.i.12.i, label %13

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="163" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:0  %histogram_load_7 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_7"/></StgValue>
</operation>

<operation id="164" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln21_6 = add i8 %histogram_load_7, 1

]]></Node>
<StgValue><ssdm name="add_ln21_6"/></StgValue>
</operation>

<operation id="165" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:2  store i8 %add_ln21_6, i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="166" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.6.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="167" st_id="18" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8">
<![CDATA[
._crit_edge.i.12.i:0  %bottom_data_V_read_13 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)

]]></Node>
<StgValue><ssdm name="bottom_data_V_read_13"/></StgValue>
</operation>

<operation id="168" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.12.i:1  %icmp_ln895_15 = icmp eq i8 %bottom_data_V_read_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_15"/></StgValue>
</operation>

<operation id="169" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.12.i:2  br i1 %icmp_ln895_15, label %._crit_edge.i.13.i, label %14

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="170" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:0  %histogram_load_8 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_8"/></StgValue>
</operation>

<operation id="171" st_id="19" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8">
<![CDATA[
._crit_edge.i.13.i:0  %bottom_data_V_read_14 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)

]]></Node>
<StgValue><ssdm name="bottom_data_V_read_14"/></StgValue>
</operation>

<operation id="172" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.13.i:1  %icmp_ln895_16 = icmp eq i8 %bottom_data_V_read_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_16"/></StgValue>
</operation>

<operation id="173" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.13.i:2  br i1 %icmp_ln895_16, label %._crit_edge.i.14.i, label %15

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="174" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:0  %histogram_load_8 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_8"/></StgValue>
</operation>

<operation id="175" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln21_7 = add i8 %histogram_load_8, 1

]]></Node>
<StgValue><ssdm name="add_ln21_7"/></StgValue>
</operation>

<operation id="176" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:2  store i8 %add_ln21_7, i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="177" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.7.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="178" st_id="20" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
._crit_edge.i.14.i:0  %bottom_data_V_read_15 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)

]]></Node>
<StgValue><ssdm name="bottom_data_V_read_15"/></StgValue>
</operation>

<operation id="179" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.14.i:1  %icmp_ln895_17 = icmp eq i8 %bottom_data_V_read_15, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_17"/></StgValue>
</operation>

<operation id="180" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.14.i:2  br i1 %icmp_ln895_17, label %._crit_edge.i.15.i, label %16

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="181" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:0  %histogram_load_9 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_9"/></StgValue>
</operation>

<operation id="182" st_id="21" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8">
<![CDATA[
._crit_edge.i.15.i:0  %bottom_data_V_read_16 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)

]]></Node>
<StgValue><ssdm name="bottom_data_V_read_16"/></StgValue>
</operation>

<operation id="183" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.15.i:1  %icmp_ln895_18 = icmp eq i8 %bottom_data_V_read_16, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_18"/></StgValue>
</operation>

<operation id="184" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.15.i:2  br i1 %icmp_ln895_18, label %._crit_edge.i.16.i, label %17

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="185" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:0  %histogram_load_9 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_9"/></StgValue>
</operation>

<operation id="186" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln21_8 = add i8 %histogram_load_9, 1

]]></Node>
<StgValue><ssdm name="add_ln21_8"/></StgValue>
</operation>

<operation id="187" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:2  store i8 %add_ln21_8, i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="188" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.8.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="189" st_id="22" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8">
<![CDATA[
._crit_edge.i.16.i:0  %bottom_data_V_read_17 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)

]]></Node>
<StgValue><ssdm name="bottom_data_V_read_17"/></StgValue>
</operation>

<operation id="190" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.16.i:1  %icmp_ln895_19 = icmp eq i8 %bottom_data_V_read_17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_19"/></StgValue>
</operation>

<operation id="191" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.16.i:2  br i1 %icmp_ln895_19, label %._crit_edge.i.17.i, label %18

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="192" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
:0  %histogram_load_10 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_10"/></StgValue>
</operation>

<operation id="193" st_id="23" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8">
<![CDATA[
._crit_edge.i.17.i:0  %bottom_data_V_read_18 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)

]]></Node>
<StgValue><ssdm name="bottom_data_V_read_18"/></StgValue>
</operation>

<operation id="194" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.17.i:1  %icmp_ln895_20 = icmp eq i8 %bottom_data_V_read_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_20"/></StgValue>
</operation>

<operation id="195" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.17.i:2  br i1 %icmp_ln895_20, label %._crit_edge.i.18.i, label %19

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="196" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
:0  %histogram_load_10 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_10"/></StgValue>
</operation>

<operation id="197" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln21_9 = add i8 %histogram_load_10, 1

]]></Node>
<StgValue><ssdm name="add_ln21_9"/></StgValue>
</operation>

<operation id="198" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
:2  store i8 %add_ln21_9, i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="199" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.9.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="200" st_id="24" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8">
<![CDATA[
._crit_edge.i.18.i:0  %bottom_data_V_read_19 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)

]]></Node>
<StgValue><ssdm name="bottom_data_V_read_19"/></StgValue>
</operation>

<operation id="201" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.18.i:1  %icmp_ln895_21 = icmp eq i8 %bottom_data_V_read_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_21"/></StgValue>
</operation>

<operation id="202" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.18.i:2  br i1 %icmp_ln895_21, label %._crit_edge.i.19.i, label %20

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="203" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  %histogram_load_11 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_11"/></StgValue>
</operation>

<operation id="204" st_id="25" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8">
<![CDATA[
._crit_edge.i.19.i:0  %bottom_data_V_read_20 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)

]]></Node>
<StgValue><ssdm name="bottom_data_V_read_20"/></StgValue>
</operation>

<operation id="205" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.19.i:1  %icmp_ln895_22 = icmp eq i8 %bottom_data_V_read_20, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_22"/></StgValue>
</operation>

<operation id="206" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.19.i:2  br i1 %icmp_ln895_22, label %._crit_edge.i.20.i, label %21

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="207" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  %histogram_load_11 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_11"/></StgValue>
</operation>

<operation id="208" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln21_10 = add i8 %histogram_load_11, 1

]]></Node>
<StgValue><ssdm name="add_ln21_10"/></StgValue>
</operation>

<operation id="209" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8">
<![CDATA[
:2  store i8 %add_ln21_10, i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="210" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="icmp_ln895_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.10.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="211" st_id="26" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8">
<![CDATA[
._crit_edge.i.20.i:0  %bottom_data_V_read_21 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)

]]></Node>
<StgValue><ssdm name="bottom_data_V_read_21"/></StgValue>
</operation>

<operation id="212" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.20.i:1  %icmp_ln895_23 = icmp eq i8 %bottom_data_V_read_21, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_23"/></StgValue>
</operation>

<operation id="213" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.20.i:2  br i1 %icmp_ln895_23, label %._crit_edge.i.21.i, label %22

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="214" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
:0  %histogram_load_12 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_12"/></StgValue>
</operation>

<operation id="215" st_id="27" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8">
<![CDATA[
._crit_edge.i.21.i:0  %bottom_data_V_read_22 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %bottom_data_V)

]]></Node>
<StgValue><ssdm name="bottom_data_V_read_22"/></StgValue>
</operation>

<operation id="216" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.21.i:1  %icmp_ln895_24 = icmp eq i8 %bottom_data_V_read_22, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_24"/></StgValue>
</operation>

<operation id="217" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.21.i:2  br i1 %icmp_ln895_24, label %get_histogram_label3_end, label %23

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="218" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
:0  %histogram_load_12 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_12"/></StgValue>
</operation>

<operation id="219" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln21_11 = add i8 %histogram_load_12, 1

]]></Node>
<StgValue><ssdm name="add_ln21_11"/></StgValue>
</operation>

<operation id="220" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8">
<![CDATA[
:2  store i8 %add_ln21_11, i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="221" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.11.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="222" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
:0  %histogram_load_13 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_13"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="223" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
:0  %histogram_load_13 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_13"/></StgValue>
</operation>

<operation id="224" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln21_12 = add i8 %histogram_load_13, 1

]]></Node>
<StgValue><ssdm name="add_ln21_12"/></StgValue>
</operation>

<operation id="225" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8">
<![CDATA[
:2  store i8 %add_ln21_12, i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="226" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.12.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="227" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
:0  %histogram_load_14 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_14"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="228" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
:0  %histogram_load_14 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_14"/></StgValue>
</operation>

<operation id="229" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln21_13 = add i8 %histogram_load_14, 1

]]></Node>
<StgValue><ssdm name="add_ln21_13"/></StgValue>
</operation>

<operation id="230" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8">
<![CDATA[
:2  store i8 %add_ln21_13, i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="231" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.13.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="232" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:0  %histogram_load_15 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_15"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="233" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:0  %histogram_load_15 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_15"/></StgValue>
</operation>

<operation id="234" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln21_14 = add i8 %histogram_load_15, 1

]]></Node>
<StgValue><ssdm name="add_ln21_14"/></StgValue>
</operation>

<operation id="235" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
:2  store i8 %add_ln21_14, i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="236" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.14.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="237" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
:0  %histogram_load_16 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_16"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="238" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
:0  %histogram_load_16 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_16"/></StgValue>
</operation>

<operation id="239" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln21_15 = add i8 %histogram_load_16, 1

]]></Node>
<StgValue><ssdm name="add_ln21_15"/></StgValue>
</operation>

<operation id="240" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8">
<![CDATA[
:2  store i8 %add_ln21_15, i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="241" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.15.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="242" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  %histogram_load_17 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_17"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="243" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  %histogram_load_17 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_17"/></StgValue>
</operation>

<operation id="244" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln21_16 = add i8 %histogram_load_17, 1

]]></Node>
<StgValue><ssdm name="add_ln21_16"/></StgValue>
</operation>

<operation id="245" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8">
<![CDATA[
:2  store i8 %add_ln21_16, i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="246" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.16.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="247" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
:0  %histogram_load_18 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_18"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="248" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
:0  %histogram_load_18 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_18"/></StgValue>
</operation>

<operation id="249" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln21_17 = add i8 %histogram_load_18, 1

]]></Node>
<StgValue><ssdm name="add_ln21_17"/></StgValue>
</operation>

<operation id="250" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8">
<![CDATA[
:2  store i8 %add_ln21_17, i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="251" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.17.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="252" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
:0  %histogram_load_19 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_19"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="253" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
:0  %histogram_load_19 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_19"/></StgValue>
</operation>

<operation id="254" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln21_18 = add i8 %histogram_load_19, 1

]]></Node>
<StgValue><ssdm name="add_ln21_18"/></StgValue>
</operation>

<operation id="255" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8">
<![CDATA[
:2  store i8 %add_ln21_18, i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="256" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.18.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="257" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
:0  %histogram_load_20 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_20"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="258" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
:0  %histogram_load_20 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_20"/></StgValue>
</operation>

<operation id="259" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln21_19 = add i8 %histogram_load_20, 1

]]></Node>
<StgValue><ssdm name="add_ln21_19"/></StgValue>
</operation>

<operation id="260" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8">
<![CDATA[
:2  store i8 %add_ln21_19, i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="261" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.19.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="262" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
:0  %histogram_load_21 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_21"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="263" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
:0  %histogram_load_21 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_21"/></StgValue>
</operation>

<operation id="264" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln21_20 = add i8 %histogram_load_21, 1

]]></Node>
<StgValue><ssdm name="add_ln21_20"/></StgValue>
</operation>

<operation id="265" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8">
<![CDATA[
:2  store i8 %add_ln21_20, i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="266" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.20.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="267" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
:0  %histogram_load_22 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_22"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="268" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
:0  %histogram_load_22 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_22"/></StgValue>
</operation>

<operation id="269" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln21_21 = add i8 %histogram_load_22, 1

]]></Node>
<StgValue><ssdm name="add_ln21_21"/></StgValue>
</operation>

<operation id="270" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8">
<![CDATA[
:2  store i8 %add_ln21_21, i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="271" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.21.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="272" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
:0  %histogram_load_23 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_23"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="273" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
:0  %histogram_load_23 = load i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_23"/></StgValue>
</operation>

<operation id="274" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln21_22 = add i8 %histogram_load_23, 1

]]></Node>
<StgValue><ssdm name="add_ln21_22"/></StgValue>
</operation>

<operation id="275" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8">
<![CDATA[
:2  store i8 %add_ln21_22, i8* %histogram_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="276" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %get_histogram_label3_end

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="277" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
get_histogram.exit.i.preheader:0  br label %get_histogram.exit.i

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="278" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
get_histogram.exit.i:0  %y_0_i = phi i9 [ %y, %get_line_bases_label5_end ], [ 0, %get_histogram.exit.i.preheader ]

]]></Node>
<StgValue><ssdm name="y_0_i"/></StgValue>
</operation>

<operation id="279" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
get_histogram.exit.i:1  %icmp_ln36 = icmp eq i9 %y_0_i, -192

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="280" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
get_histogram.exit.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="281" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
get_histogram.exit.i:3  %y = add i9 %y_0_i, 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="282" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
get_histogram.exit.i:4  br i1 %icmp_ln36, label %.preheader2.i.preheader, label %get_line_bases_label5_begin

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="283" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
get_line_bases_label5_begin:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln36"/></StgValue>
</operation>

<operation id="284" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
get_line_bases_label5_begin:1  %tmp_61_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_61_i"/></StgValue>
</operation>

<operation id="285" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="9">
<![CDATA[
get_line_bases_label5_begin:2  %zext_ln38 = zext i9 %y_0_i to i10

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="286" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
get_line_bases_label5_begin:3  br label %24

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="287" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.i.preheader:0  br label %.preheader2.i

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="288" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %x_0_i = phi i5 [ 0, %get_line_bases_label5_begin ], [ %x, %_ifconv ]

]]></Node>
<StgValue><ssdm name="x_0_i"/></StgValue>
</operation>

<operation id="289" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1  %total_0_i = phi i16 [ 0, %get_line_bases_label5_begin ], [ %total_1, %_ifconv ]

]]></Node>
<StgValue><ssdm name="total_0_i"/></StgValue>
</operation>

<operation id="290" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %icmp_ln38 = icmp eq i5 %x_0_i, -16

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="291" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="292" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %x = add i5 %x_0_i, 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="293" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln38, label %get_line_bases_label5_end, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="294" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="4" op_0_bw="5">
<![CDATA[
_ifconv:0  %trunc_ln39 = trunc i5 %x_0_i to i4

]]></Node>
<StgValue><ssdm name="trunc_ln39"/></StgValue>
</operation>

<operation id="295" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:1  %xor_ln39 = xor i4 %trunc_ln39, -8

]]></Node>
<StgValue><ssdm name="xor_ln39"/></StgValue>
</operation>

<operation id="296" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="4">
<![CDATA[
_ifconv:2  %sext_ln39_1 = sext i4 %xor_ln39 to i10

]]></Node>
<StgValue><ssdm name="sext_ln39_1"/></StgValue>
</operation>

<operation id="297" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:3  %tmp = add i10 %sext_ln39_1, %zext_ln38

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="298" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:4  %sext_ln39 = sext i10 %tmp to i32

]]></Node>
<StgValue><ssdm name="sext_ln39"/></StgValue>
</operation>

<operation id="299" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:9  %zext_ln41 = zext i32 %sext_ln39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="300" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:10  %histogram_addr_2 = getelementptr inbounds [320 x i8]* @histogram, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="histogram_addr_2"/></StgValue>
</operation>

<operation id="301" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:11  %histogram_load_2 = load i8* %histogram_addr_2, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_2"/></StgValue>
</operation>

<operation id="302" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
get_line_bases_label5_end:0  %trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %total_0_i, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="303" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="9">
<![CDATA[
get_line_bases_label5_end:1  %zext_ln43 = zext i9 %y_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="304" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
get_line_bases_label5_end:2  %smoothed_addr = getelementptr inbounds [320 x i8]* @smoothed, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="smoothed_addr"/></StgValue>
</operation>

<operation id="305" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
get_line_bases_label5_end:3  store i8 %trunc_ln, i8* %smoothed_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="306" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
get_line_bases_label5_end:4  %empty_162 = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str12, i32 %tmp_61_i)

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="307" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
get_line_bases_label5_end:5  br label %get_histogram.exit.i

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="308" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
_ifconv:5  %tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="309" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:6  %xor_ln40 = xor i1 %tmp_44, true

]]></Node>
<StgValue><ssdm name="xor_ln40"/></StgValue>
</operation>

<operation id="310" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:7  %icmp_ln40 = icmp slt i10 %tmp, 320

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="311" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:8  %and_ln40 = and i1 %icmp_ln40, %xor_ln40

]]></Node>
<StgValue><ssdm name="and_ln40"/></StgValue>
</operation>

<operation id="312" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:11  %histogram_load_2 = load i8* %histogram_addr_2, align 1

]]></Node>
<StgValue><ssdm name="histogram_load_2"/></StgValue>
</operation>

<operation id="313" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:12  %zext_ln41_1 = zext i8 %histogram_load_2 to i16

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="314" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:13  %total = add i16 %total_0_i, %zext_ln41_1

]]></Node>
<StgValue><ssdm name="total"/></StgValue>
</operation>

<operation id="315" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:14  %total_1 = select i1 %and_ln40, i16 %total, i16 %total_0_i

]]></Node>
<StgValue><ssdm name="total_1"/></StgValue>
</operation>

<operation id="316" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:15  br label %24

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="317" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader2.i:0  %i1_0_i = phi i3 [ %i_4, %get_line_bases_label0 ], [ 0, %.preheader2.i.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_i"/></StgValue>
</operation>

<operation id="318" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2.i:1  %icmp_ln47 = icmp eq i3 %i1_0_i, -2

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="319" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="320" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2.i:3  %i_4 = add i3 %i1_0_i, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="321" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i:4  br i1 %icmp_ln47, label %.preheader.i.preheader, label %get_line_bases_label0

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="322" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="3">
<![CDATA[
get_line_bases_label0:3  %zext_ln48 = zext i3 %i1_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="323" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
get_line_bases_label0:4  %line_bases_addr_1 = getelementptr [6 x i17]* %line_bases, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="line_bases_addr_1"/></StgValue>
</operation>

<operation id="324" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="17" op_0_bw="3">
<![CDATA[
get_line_bases_label0:5  %line_bases_load = load i17* %line_bases_addr_1, align 4

]]></Node>
<StgValue><ssdm name="line_bases_load"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="325" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
get_line_bases_label0:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln48"/></StgValue>
</operation>

<operation id="326" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
get_line_bases_label0:1  %tmp_62_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_62_i"/></StgValue>
</operation>

<operation id="327" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
get_line_bases_label0:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln48"/></StgValue>
</operation>

<operation id="328" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="17" op_0_bw="3">
<![CDATA[
get_line_bases_label0:5  %line_bases_load = load i17* %line_bases_addr_1, align 4

]]></Node>
<StgValue><ssdm name="line_bases_load"/></StgValue>
</operation>

<operation id="329" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="17" op_0_bw="17" op_1_bw="17" op_2_bw="32" op_3_bw="1">
<![CDATA[
get_line_bases_label0:6  %tmp_43 = call i17 @_ssdm_op_BitSet.i17.i17.i32.i1(i17 %line_bases_load, i32 16, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="330" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="17" op_1_bw="3" op_2_bw="17">
<![CDATA[
get_line_bases_label0:7  store i17 %tmp_43, i17* %line_bases_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="331" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
get_line_bases_label0:8  %empty_163 = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str13, i32 %tmp_62_i)

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="332" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
get_line_bases_label0:9  br label %.preheader2.i

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="333" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="32">
<![CDATA[
.preheader.i.preheader:0  %flag_meceta_0_i = alloca i1

]]></Node>
<StgValue><ssdm name="flag_meceta_0_i"/></StgValue>
</operation>

<operation id="334" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="32">
<![CDATA[
.preheader.i.preheader:1  %line_counter_3 = alloca i8

]]></Node>
<StgValue><ssdm name="line_counter_3"/></StgValue>
</operation>

<operation id="335" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="32">
<![CDATA[
.preheader.i.preheader:2  %meceta_counter_1 = alloca i16

]]></Node>
<StgValue><ssdm name="meceta_counter_1"/></StgValue>
</operation>

<operation id="336" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.preheader:3  store i16 0, i16* %meceta_counter_1

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="337" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.i.preheader:4  store i8 0, i8* %line_counter_3

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="338" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.i.preheader:5  store i1 false, i1* %flag_meceta_0_i

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="339" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:6  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="340" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader.i:0  %last_max_dist_0_i = phi i16 [ %last_max_dist, %._crit_edge5.i ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="last_max_dist_0_i"/></StgValue>
</operation>

<operation id="341" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader.i:1  %i2_0_i = phi i9 [ %i_5, %._crit_edge5.i ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="i2_0_i"/></StgValue>
</operation>

<operation id="342" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="9">
<![CDATA[
.preheader.i:2  %zext_ln53 = zext i9 %i2_0_i to i16

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="343" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.i:3  %icmp_ln53 = icmp eq i9 %i2_0_i, -192

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="344" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="345" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.i:5  %i_5 = add i9 %i2_0_i, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="346" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:6  br i1 %icmp_ln53, label %get_line_bases.exit, label %25

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="347" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="9">
<![CDATA[
:3  %zext_ln54 = zext i9 %i2_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="348" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %smoothed_addr_1 = getelementptr inbounds [320 x i8]* @smoothed, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="smoothed_addr_1"/></StgValue>
</operation>

<operation id="349" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="9">
<![CDATA[
:5  %smoothed_load = load i8* %smoothed_addr_1, align 1

]]></Node>
<StgValue><ssdm name="smoothed_load"/></StgValue>
</operation>

<operation id="350" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0">
<![CDATA[
get_line_bases.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln26"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="351" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %line_counter_3_load = load i8* %line_counter_3

]]></Node>
<StgValue><ssdm name="line_counter_3_load"/></StgValue>
</operation>

<operation id="352" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln53"/></StgValue>
</operation>

<operation id="353" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %icmp_ln54 = icmp eq i8 %line_counter_3_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="354" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="9">
<![CDATA[
:5  %smoothed_load = load i8* %smoothed_addr_1, align 1

]]></Node>
<StgValue><ssdm name="smoothed_load"/></StgValue>
</operation>

<operation id="355" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %icmp_ln54_1 = icmp eq i8 %smoothed_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln54_1"/></StgValue>
</operation>

<operation id="356" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln54, label %26, label %.critedge.i

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="357" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge.i:0  br i1 %icmp_ln54_1, label %._crit_edge5.i, label %28

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="358" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %line_counter_3_load_1 = load i8* %line_counter_3

]]></Node>
<StgValue><ssdm name="line_counter_3_load_1"/></StgValue>
</operation>

<operation id="359" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="9" op_0_bw="8">
<![CDATA[
:1  %zext_ln61 = zext i8 %line_counter_3_load_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="360" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %add_ln61 = add i9 -1, %zext_ln61

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="361" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="9">
<![CDATA[
:3  %sext_ln61 = sext i9 %add_ln61 to i64

]]></Node>
<StgValue><ssdm name="sext_ln61"/></StgValue>
</operation>

<operation id="362" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %line_bases_addr_2 = getelementptr [6 x i17]* %line_bases, i64 0, i64 %sext_ln61

]]></Node>
<StgValue><ssdm name="line_bases_addr_2"/></StgValue>
</operation>

<operation id="363" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="17" op_0_bw="3">
<![CDATA[
:5  %line_bases_load_1 = load i17* %line_bases_addr_2, align 4

]]></Node>
<StgValue><ssdm name="line_bases_load_1"/></StgValue>
</operation>

<operation id="364" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln54_1, label %.._crit_edge5.i_crit_edge, label %27

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="365" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="16">
<![CDATA[
:0  %gep84345_part_set_i = call i17 @_ssdm_op_BitConcatenate.i17.i1.i16(i1 true, i16 %zext_ln53)

]]></Node>
<StgValue><ssdm name="gep84345_part_set_i"/></StgValue>
</operation>

<operation id="366" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="17" op_1_bw="3">
<![CDATA[
:1  store i17 %gep84345_part_set_i, i17* %line_bases_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="367" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="8">
<![CDATA[
:2  store i8 1, i8* %line_counter_3

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="368" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
<literal name="icmp_ln54_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge5.i

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="369" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
<literal name="icmp_ln54_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="8">
<![CDATA[
.._crit_edge5.i_crit_edge:0  store i8 0, i8* %line_counter_3

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="370" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
<literal name="icmp_ln54_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge5.i_crit_edge:1  br label %._crit_edge5.i

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="371" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="17" op_0_bw="3">
<![CDATA[
:5  %line_bases_load_1 = load i17* %line_bases_addr_2, align 4

]]></Node>
<StgValue><ssdm name="line_bases_load_1"/></StgValue>
</operation>

<operation id="372" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="17">
<![CDATA[
:6  %trunc_ln61 = trunc i17 %line_bases_load_1 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln61"/></StgValue>
</operation>

<operation id="373" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="16">
<![CDATA[
:7  %zext_ln61_1 = zext i16 %trunc_ln61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln61_1"/></StgValue>
</operation>

<operation id="374" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %smoothed_addr_2 = getelementptr inbounds [320 x i8]* @smoothed, i64 0, i64 %zext_ln61_1

]]></Node>
<StgValue><ssdm name="smoothed_addr_2"/></StgValue>
</operation>

<operation id="375" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="9">
<![CDATA[
:9  %smoothed_load_1 = load i8* %smoothed_addr_2, align 1

]]></Node>
<StgValue><ssdm name="smoothed_load_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="376" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="9">
<![CDATA[
:9  %smoothed_load_1 = load i8* %smoothed_addr_2, align 1

]]></Node>
<StgValue><ssdm name="smoothed_load_1"/></StgValue>
</operation>

<operation id="377" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %icmp_ln61 = icmp ugt i8 %smoothed_load, %smoothed_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="378" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %icmp_ln61, label %29, label %32

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="379" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln72 = icmp ult i8 %smoothed_load, %smoothed_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="380" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln72, label %33, label %39

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="381" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %meceta_counter_1_loa_1 = load i16* %meceta_counter_1

]]></Node>
<StgValue><ssdm name="meceta_counter_1_loa_1"/></StgValue>
</operation>

<operation id="382" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %meceta_counter = add i16 %meceta_counter_1_loa_1, 1

]]></Node>
<StgValue><ssdm name="meceta_counter"/></StgValue>
</operation>

<operation id="383" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:2  store i16 %meceta_counter, i16* %meceta_counter_1

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="384" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
:3  store i1 true, i1* %flag_meceta_0_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="385" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge5.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="386" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %flag_meceta_0_i_load = load i1* %flag_meceta_0_i

]]></Node>
<StgValue><ssdm name="flag_meceta_0_i_load"/></StgValue>
</operation>

<operation id="387" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %flag_meceta_0_i_load, label %34, label %37

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="388" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
<literal name="flag_meceta_0_i_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="9">
<![CDATA[
:0  %zext_ln86 = zext i9 %i2_0_i to i10

]]></Node>
<StgValue><ssdm name="zext_ln86"/></StgValue>
</operation>

<operation id="389" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
<literal name="flag_meceta_0_i_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %add_ln86 = add i10 %zext_ln86, -1

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="390" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
<literal name="flag_meceta_0_i_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="10">
<![CDATA[
:2  %sext_ln86 = sext i10 %add_ln86 to i64

]]></Node>
<StgValue><ssdm name="sext_ln86"/></StgValue>
</operation>

<operation id="391" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
<literal name="flag_meceta_0_i_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %smoothed_addr_3 = getelementptr inbounds [320 x i8]* @smoothed, i64 0, i64 %sext_ln86

]]></Node>
<StgValue><ssdm name="smoothed_addr_3"/></StgValue>
</operation>

<operation id="392" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
<literal name="flag_meceta_0_i_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="9">
<![CDATA[
:4  %smoothed_load_2 = load i8* %smoothed_addr_3, align 1

]]></Node>
<StgValue><ssdm name="smoothed_load_2"/></StgValue>
</operation>

<operation id="393" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
<literal name="flag_meceta_0_i_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %meceta_counter_1_loa = load i16* %meceta_counter_1

]]></Node>
<StgValue><ssdm name="meceta_counter_1_loa"/></StgValue>
</operation>

<operation id="394" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
<literal name="flag_meceta_0_i_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %lshr_ln = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %meceta_counter_1_loa, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="395" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
<literal name="flag_meceta_0_i_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="15">
<![CDATA[
:2  %zext_ln74 = zext i15 %lshr_ln to i16

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="396" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
<literal name="flag_meceta_0_i_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %p_tmp = add i16 %trunc_ln61, %zext_ln74

]]></Node>
<StgValue><ssdm name="p_tmp"/></StgValue>
</operation>

<operation id="397" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
<literal name="flag_meceta_0_i_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="17" op_0_bw="16">
<![CDATA[
:4  %zext_ln75_cast_i = zext i16 %p_tmp to i17

]]></Node>
<StgValue><ssdm name="zext_ln75_cast_i"/></StgValue>
</operation>

<operation id="398" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
<literal name="flag_meceta_0_i_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="17" op_0_bw="16">
<![CDATA[
:5  %zext_ln75 = zext i16 %trunc_ln61 to i17

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="399" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
<literal name="flag_meceta_0_i_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:6  %sub_ln75 = sub i17 %zext_ln75_cast_i, %zext_ln75

]]></Node>
<StgValue><ssdm name="sub_ln75"/></StgValue>
</operation>

<operation id="400" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
<literal name="flag_meceta_0_i_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:7  %icmp_ln75 = icmp sgt i17 %sub_ln75, 51

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="401" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
<literal name="flag_meceta_0_i_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln75, label %35, label %36

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="402" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
<literal name="flag_meceta_0_i_load" val="1"/>
<literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="17" op_0_bw="17" op_1_bw="17" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %line_bases_y_3_addr1_1 = call i17 @llvm.part.set.i17.i16(i17 %line_bases_load_1, i16 %p_tmp, i32 0, i32 15)

]]></Node>
<StgValue><ssdm name="line_bases_y_3_addr1_1"/></StgValue>
</operation>

<operation id="403" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
<literal name="flag_meceta_0_i_load" val="1"/>
<literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="17" op_1_bw="3" op_2_bw="17">
<![CDATA[
:1  store i17 %line_bases_y_3_addr1_1, i17* %line_bases_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="404" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
<literal name="flag_meceta_0_i_load" val="1"/>
<literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="16">
<![CDATA[
:2  store i16 0, i16* %meceta_counter_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="405" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
<literal name="flag_meceta_0_i_load" val="1"/>
<literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="1">
<![CDATA[
:3  store i1 false, i1* %flag_meceta_0_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="406" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
<literal name="flag_meceta_0_i_load" val="1"/>
<literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge5.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="407" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
<literal name="flag_meceta_0_i_load" val="1"/>
<literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %line_counter_3_load_3 = load i8* %line_counter_3

]]></Node>
<StgValue><ssdm name="line_counter_3_load_3"/></StgValue>
</operation>

<operation id="408" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
<literal name="flag_meceta_0_i_load" val="1"/>
<literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln76 = zext i8 %line_counter_3_load_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="409" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
<literal name="flag_meceta_0_i_load" val="1"/>
<literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %line_bases_addr_4 = getelementptr [6 x i17]* %line_bases, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="line_bases_addr_4"/></StgValue>
</operation>

<operation id="410" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
<literal name="flag_meceta_0_i_load" val="1"/>
<literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="16">
<![CDATA[
:3  %line_bases_active_3_2 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i16(i1 true, i16 %p_tmp)

]]></Node>
<StgValue><ssdm name="line_bases_active_3_2"/></StgValue>
</operation>

<operation id="411" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
<literal name="flag_meceta_0_i_load" val="1"/>
<literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="17" op_1_bw="3" op_2_bw="17">
<![CDATA[
:4  store i17 %line_bases_active_3_2, i17* %line_bases_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="412" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
<literal name="flag_meceta_0_i_load" val="1"/>
<literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %line_counter_4 = add i8 %line_counter_3_load_3, 1

]]></Node>
<StgValue><ssdm name="line_counter_4"/></StgValue>
</operation>

<operation id="413" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
<literal name="flag_meceta_0_i_load" val="1"/>
<literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="16">
<![CDATA[
:6  store i16 0, i16* %meceta_counter_1

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="414" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
<literal name="flag_meceta_0_i_load" val="1"/>
<literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="8">
<![CDATA[
:7  store i8 %line_counter_4, i8* %line_counter_3

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="415" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
<literal name="flag_meceta_0_i_load" val="1"/>
<literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="1">
<![CDATA[
:8  store i1 false, i1* %flag_meceta_0_i

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="416" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="icmp_ln72" val="1"/>
<literal name="flag_meceta_0_i_load" val="1"/>
<literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge5.i

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="417" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %icmp_ln62 = icmp ult i16 %last_max_dist_0_i, 52

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="418" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln62, label %30, label %31

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="419" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %line_counter_3_load_2 = load i8* %line_counter_3

]]></Node>
<StgValue><ssdm name="line_counter_3_load_2"/></StgValue>
</operation>

<operation id="420" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln65 = zext i8 %line_counter_3_load_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="421" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %line_bases_addr_3 = getelementptr [6 x i17]* %line_bases, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="line_bases_addr_3"/></StgValue>
</operation>

<operation id="422" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="16">
<![CDATA[
:3  %line_bases_active_3_1 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i16(i1 true, i16 %zext_ln53)

]]></Node>
<StgValue><ssdm name="line_bases_active_3_1"/></StgValue>
</operation>

<operation id="423" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="17" op_1_bw="3" op_2_bw="17">
<![CDATA[
:4  store i17 %line_bases_active_3_1, i17* %line_bases_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="424" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %line_counter = add i8 %line_counter_3_load_2, 1

]]></Node>
<StgValue><ssdm name="line_counter"/></StgValue>
</operation>

<operation id="425" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:6  store i16 0, i16* %meceta_counter_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="426" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="8">
<![CDATA[
:7  store i8 %line_counter, i8* %line_counter_3

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="427" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge5.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="428" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="17" op_0_bw="17" op_1_bw="17" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %line_bases_y_3_addr1 = call i17 @llvm.part.set.i17.i16(i17 %line_bases_load_1, i16 %zext_ln53, i32 0, i32 15)

]]></Node>
<StgValue><ssdm name="line_bases_y_3_addr1"/></StgValue>
</operation>

<operation id="429" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="17" op_1_bw="3" op_2_bw="17">
<![CDATA[
:1  store i17 %line_bases_y_3_addr1, i17* %line_bases_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="430" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:2  store i16 0, i16* %meceta_counter_1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="431" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge5.i

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="432" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="9">
<![CDATA[
:4  %smoothed_load_2 = load i8* %smoothed_addr_3, align 1

]]></Node>
<StgValue><ssdm name="smoothed_load_2"/></StgValue>
</operation>

<operation id="433" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %icmp_ln86 = icmp ugt i8 %smoothed_load, %smoothed_load_2

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="434" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %icmp_ln86_1 = icmp ugt i16 %last_max_dist_0_i, 51

]]></Node>
<StgValue><ssdm name="icmp_ln86_1"/></StgValue>
</operation>

<operation id="435" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %and_ln86 = and i1 %icmp_ln86, %icmp_ln86_1

]]></Node>
<StgValue><ssdm name="and_ln86"/></StgValue>
</operation>

<operation id="436" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %and_ln86, label %38, label %.._crit_edge5.i_crit_edge155

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="437" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="1">
<![CDATA[
.._crit_edge5.i_crit_edge155:0  store i1 false, i1* %flag_meceta_0_i

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="438" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge5.i_crit_edge155:1  br label %._crit_edge5.i

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="439" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %line_counter_3_load_4 = load i8* %line_counter_3

]]></Node>
<StgValue><ssdm name="line_counter_3_load_4"/></StgValue>
</operation>

<operation id="440" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln87 = zext i8 %line_counter_3_load_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="441" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %line_bases_addr_5 = getelementptr [6 x i17]* %line_bases, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="line_bases_addr_5"/></StgValue>
</operation>

<operation id="442" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="16">
<![CDATA[
:3  %line_bases_active_3_3 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i16(i1 true, i16 %zext_ln53)

]]></Node>
<StgValue><ssdm name="line_bases_active_3_3"/></StgValue>
</operation>

<operation id="443" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="17" op_1_bw="3" op_2_bw="17">
<![CDATA[
:4  store i17 %line_bases_active_3_3, i17* %line_bases_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="444" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %line_counter_5 = add i8 %line_counter_3_load_4, 1

]]></Node>
<StgValue><ssdm name="line_counter_5"/></StgValue>
</operation>

<operation id="445" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="8">
<![CDATA[
:6  store i8 %line_counter_5, i8* %line_counter_3

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="446" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="1">
<![CDATA[
:7  store i1 false, i1* %flag_meceta_0_i

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="447" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge5.i

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="448" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0">
<![CDATA[
._crit_edge5.i:0  %last_max_dist_6_i = phi i16 [ 0, %27 ], [ 0, %31 ], [ 0, %30 ], [ %last_max_dist_0_i, %39 ], [ 0, %36 ], [ 0, %35 ], [ 0, %38 ], [ %last_max_dist_0_i, %.critedge.i ], [ %last_max_dist_0_i, %.._crit_edge5.i_crit_edge155 ], [ %last_max_dist_0_i, %.._crit_edge5.i_crit_edge ]

]]></Node>
<StgValue><ssdm name="last_max_dist_6_i"/></StgValue>
</operation>

<operation id="449" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i:1  %last_max_dist = add i16 %last_max_dist_6_i, 1

]]></Node>
<StgValue><ssdm name="last_max_dist"/></StgValue>
</operation>

<operation id="450" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5.i:2  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
