{
  "Top": "bubble_sort",
  "RtlTop": "bubble_sort",
  "RtlPrefix": "",
  "RtlSubPrefix": "bubble_sort_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "-clg225",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "M": {
      "index": "0",
      "direction": "inout",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "M_address0",
          "name": "M_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "M_ce0",
          "name": "M_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "M_we0",
          "name": "M_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "M_d0",
          "name": "M_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "M_q0",
          "name": "M_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "M_address1",
          "name": "M_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "M_ce1",
          "name": "M_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "M_we1",
          "name": "M_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "M_d1",
          "name": "M_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "M_q1",
          "name": "M_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "errorFlag": {
      "index": "1",
      "direction": "inout",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "errorFlag_i",
          "name": "errorFlag_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "errorFlag_o",
          "name": "errorFlag_o",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=rtl"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "bubble_sort"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "1",
    "IsCombinational": "0",
    "II": "2 ~ 2196267",
    "Latency": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "bubble_sort",
    "Version": "1.0",
    "DisplayName": "Bubble_sort",
    "Revision": "2113969244",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_bubble_sort_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/bubble_sort.cpp",
      "..\/..\/bubble_sort_header.hpp"
    ],
    "TestBench": ["..\/..\/bubble_sort_tb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/bubble_sort_bubble_sort_Pipeline_VITIS_LOOP_21_4.vhd",
      "impl\/vhdl\/bubble_sort_bubble_sort_Pipeline_VITIS_LOOP_39_6.vhd",
      "impl\/vhdl\/bubble_sort_bubble_sort_Pipeline_VITIS_LOOP_61_1.vhd",
      "impl\/vhdl\/bubble_sort_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/bubble_sort.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/bubble_sort_bubble_sort_Pipeline_VITIS_LOOP_21_4.v",
      "impl\/verilog\/bubble_sort_bubble_sort_Pipeline_VITIS_LOOP_39_6.v",
      "impl\/verilog\/bubble_sort_bubble_sort_Pipeline_VITIS_LOOP_61_1.v",
      "impl\/verilog\/bubble_sort_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/bubble_sort.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/bubble_sort.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "M_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"M_address0": "DATA"},
      "ports": ["M_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "M"
        }]
    },
    "M_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"M_d0": "DATA"},
      "ports": ["M_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "M"
        }]
    },
    "M_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"M_q0": "DATA"},
      "ports": ["M_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "M"
        }]
    },
    "M_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"M_address1": "DATA"},
      "ports": ["M_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "M"
        }]
    },
    "M_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"M_d1": "DATA"},
      "ports": ["M_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "M"
        }]
    },
    "M_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"M_q1": "DATA"},
      "ports": ["M_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "M"
        }]
    },
    "errorFlag_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"errorFlag_i": "DATA"},
      "ports": ["errorFlag_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "errorFlag"
        }]
    },
    "errorFlag_o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"errorFlag_o": "DATA"},
      "ports": ["errorFlag_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "errorFlag"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "M_address0": {
      "dir": "out",
      "width": "5"
    },
    "M_ce0": {
      "dir": "out",
      "width": "1"
    },
    "M_we0": {
      "dir": "out",
      "width": "1"
    },
    "M_d0": {
      "dir": "out",
      "width": "32"
    },
    "M_q0": {
      "dir": "in",
      "width": "32"
    },
    "M_address1": {
      "dir": "out",
      "width": "5"
    },
    "M_ce1": {
      "dir": "out",
      "width": "1"
    },
    "M_we1": {
      "dir": "out",
      "width": "1"
    },
    "M_d1": {
      "dir": "out",
      "width": "32"
    },
    "M_q1": {
      "dir": "in",
      "width": "32"
    },
    "errorFlag_i": {
      "dir": "in",
      "width": "32"
    },
    "errorFlag_o": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "bubble_sort",
      "BindInstances": "icmp_ln9_fu_277_p2 add_ln14_fu_283_p2 icmp_ln14_fu_300_p2 icmp_ln17_fu_324_p2 icmp_ln18_fu_330_p2 icmp_ln18_1_fu_335_p2 icmp_ln19_fu_346_p2 add_ln18_fu_352_p2 icmp_ln27_fu_367_p2 icmp_ln35_fu_379_p2 add_ln14_1_fu_373_p2 icmp_ln36_fu_385_p2 icmp_ln37_fu_396_p2 add_ln36_fu_402_p2 add_ln9_fu_306_p2 icmp_ln57_fu_294_p2",
      "Instances": [
        {
          "ModuleName": "bubble_sort_Pipeline_VITIS_LOOP_61_1",
          "InstanceName": "grp_bubble_sort_Pipeline_VITIS_LOOP_61_1_fu_233",
          "BindInstances": "icmp_ln61_fu_87_p2 add_ln62_fu_93_p2 icmp_ln62_fu_109_p2"
        },
        {
          "ModuleName": "bubble_sort_Pipeline_VITIS_LOOP_21_4",
          "InstanceName": "grp_bubble_sort_Pipeline_VITIS_LOOP_21_4_fu_239",
          "BindInstances": "icmp_ln21_fu_99_p2 icmp_ln22_fu_110_p2 add_ln21_fu_115_p2"
        },
        {
          "ModuleName": "bubble_sort_Pipeline_VITIS_LOOP_39_6",
          "InstanceName": "grp_bubble_sort_Pipeline_VITIS_LOOP_39_6_fu_250",
          "BindInstances": "icmp_ln39_fu_99_p2 icmp_ln40_fu_110_p2 add_ln39_fu_115_p2"
        }
      ]
    },
    "Info": {
      "bubble_sort_Pipeline_VITIS_LOOP_21_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "bubble_sort_Pipeline_VITIS_LOOP_39_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "bubble_sort_Pipeline_VITIS_LOOP_61_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "bubble_sort": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "bubble_sort_Pipeline_VITIS_LOOP_21_4": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "39",
          "LatencyWorst": "77",
          "PipelineIIMin": "2",
          "PipelineIIMax": "76",
          "PipelineII": "2 ~ 76",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "6.462"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_21_4",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "75",
            "Latency": "1 ~ 75",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "16",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "124",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "bubble_sort_Pipeline_VITIS_LOOP_39_6": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "39",
          "LatencyWorst": "77",
          "PipelineIIMin": "2",
          "PipelineIIMax": "76",
          "PipelineII": "2 ~ 76",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "6.462"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_39_6",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "75",
            "Latency": "1 ~ 75",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "16",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "124",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "bubble_sort_Pipeline_VITIS_LOOP_61_1": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "21",
          "LatencyWorst": "41",
          "PipelineIIMin": "2",
          "PipelineIIMax": "40",
          "PipelineII": "2 ~ 40",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "6.462"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_61_1",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "39",
            "Latency": "1 ~ 39",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "16",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "124",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "bubble_sort": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "64972",
          "LatencyWorst": "2196266",
          "PipelineIIMin": "2",
          "PipelineIIMax": "2196267",
          "PipelineII": "2 ~ 2196267",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "8.050"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_9_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "2196222",
            "Latency": "0 ~ 2196222",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "115590",
            "PipelineDepth": "3 ~ 115590",
            "Loops": [{
                "Name": "VITIS_LOOP_14_2",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "115587",
                "Latency": "0 ~ 115587",
                "PipelineII": "",
                "PipelineDepthMin": "7",
                "PipelineDepthMax": "6083",
                "PipelineDepth": "7 ~ 6083",
                "Loops": [
                  {
                    "Name": "VITIS_LOOP_18_3",
                    "TripCount": "",
                    "LatencyMin": "0",
                    "LatencyMax": "3038",
                    "Latency": "0 ~ 3038",
                    "PipelineII": "",
                    "PipelineDepthMin": "8",
                    "PipelineDepthMax": "82",
                    "PipelineDepth": "8 ~ 82"
                  },
                  {
                    "Name": "VITIS_LOOP_36_5",
                    "TripCount": "",
                    "LatencyMin": "0",
                    "LatencyMax": "3038",
                    "Latency": "0 ~ 3038",
                    "PipelineII": "",
                    "PipelineDepthMin": "8",
                    "PipelineDepthMax": "82",
                    "PipelineDepth": "8 ~ 82"
                  }
                ]
              }]
          }],
        "Area": {
          "FF": "225",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "1085",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-02-24 14:44:03 -0500",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
