Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
<<<<<<< HEAD
| Date         : Wed Dec 11 17:40:21 2024
| Host         : eecs-digital-37 running 64-bit Ubuntu 24.04.1 LTS
=======
| Date         : Wed Dec 11 19:16:49 2024
| Host         : eecs-digital-05 running 64-bit Ubuntu 24.04.1 LTS
>>>>>>> 2fa23e7 (works)
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

<<<<<<< HEAD
Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 processor_main/cycles_between_samples_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coordinator_main/playback_rate_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_pass_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_pass_clk_wiz_0 rise@10.000ns - clk_100_pass_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.214ns  (logic 3.490ns (56.166%)  route 2.724ns (43.834%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.279ns = ( 7.721 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.604ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
=======
Slack (VIOLATED) :        -8.027ns  (required time - arrival time)
  Source:                 memio/osc_gen[0].oscillator_ram/BRAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmds_red/tally_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.112ns  (clk_pixel_clk_wiz_0 rise@310.112ns - clk_100_pass_clk_wiz_0 rise@310.000ns)
  Data Path Delay:        8.001ns  (logic 1.874ns (23.423%)  route 6.127ns (76.577%))
  Logic Levels:           8  (LUT5=3 LUT6=5)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 308.049 - 310.112 ) 
    Source Clock Delay      (SCD):    -1.604ns = ( 308.396 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
>>>>>>> 2fa23e7 (works)
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    wizard_hdmi/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
<<<<<<< HEAD
                                                     -5.108    -3.083 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.284    wizard_hdmi/clk_100_pass_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.188 r  wizard_hdmi/clkout1_buf/O
                         net (fo=632, unplaced)       0.584    -1.604    processor_main/clk_100_pass
                         RAMB18E1                                     r  processor_main/cycles_between_samples_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     0.850 r  processor_main/cycles_between_samples_reg/DOADO[3]
                         net (fo=5, unplaced)         0.800     1.650    processor_main/cycles_between_samples_reg_n_12
                         LUT5 (Prop_lut5_I3_O)        0.124     1.774 r  processor_main/is_on[0]_i_19/O
                         net (fo=1, unplaced)         0.449     2.223    processor_main/is_on[0]_i_19_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     2.347 r  processor_main/is_on[0]_i_11/O
                         net (fo=1, unplaced)         0.000     2.347    processor_main/is_on[0]_i_11_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.897 r  processor_main/is_on_reg[0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.009     2.906    processor_main/is_on_reg[0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.020 r  processor_main/is_on_reg[0]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929     3.949    processor_main/coordinator_main/is_on1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.073 r  processor_main/playback_rate[0][23]_i_1/O
                         net (fo=24, unplaced)        0.537     4.610    coordinator_main/playback_rate_reg[0][23]_0[0]
                         FDRE                                         r  coordinator_main/playback_rate_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.809    wizard_hdmi/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     6.431 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     7.191    wizard_hdmi/clk_100_pass_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091     7.282 r  wizard_hdmi/clkout1_buf/O
                         net (fo=632, unplaced)       0.439     7.721    coordinator_main/clk_100_pass
                         FDRE                                         r  coordinator_main/playback_rate_reg[0][0]/C
                         clock pessimism              0.530     8.251    
                         clock uncertainty           -0.070     8.181    
                         FDRE (Setup_fdre_C_CE)      -0.202     7.979    coordinator_main/playback_rate_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.979    
                         arrival time                          -4.610    
  -------------------------------------------------------------------
                         slack                                  3.369    
=======
                                                     -5.108   306.917 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800   307.716    wizard_hdmi/clk_100_pass_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096   307.812 r  wizard_hdmi/clkout1_buf/O
                         net (fo=1032, unplaced)      0.584   308.396    memio/osc_gen[0].oscillator_ram/clk_100_pass
                         RAMB36E1                                     r  memio/osc_gen[0].oscillator_ram/BRAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882   309.278 f  memio/osc_gen[0].oscillator_ram/BRAM_reg_0/DOBDO[0]
                         net (fo=25, unplaced)        0.800   310.078    memio/osc_gen[0].oscillator_ram/ram_data_b[0]
                         LUT5 (Prop_lut5_I4_O)        0.124   310.202 f  memio/osc_gen[0].oscillator_ram/tally[1]_i_12/O
                         net (fo=1, unplaced)         1.111   311.313    memio/osc_gen[0].oscillator_ram/tally[1]_i_12_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124   311.437 r  memio/osc_gen[0].oscillator_ram/tally[1]_i_5/O
                         net (fo=21, unplaced)        0.510   311.947    memio/osc_gen[0].oscillator_ram/tally[1]_i_5_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124   312.071 r  memio/osc_gen[0].oscillator_ram/tmds_out[7]_i_3/O
                         net (fo=6, unplaced)         0.481   312.552    memio/osc_gen[0].oscillator_ram/tmds_out[7]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124   312.676 r  memio/osc_gen[0].oscillator_ram/tally[1]_i_10/O
                         net (fo=9, unplaced)         0.490   313.166    memio/osc_gen[0].oscillator_ram/tally[1]_i_10_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124   313.290 r  memio/osc_gen[0].oscillator_ram/tally[2]_i_10/O
                         net (fo=2, unplaced)         0.913   314.203    memio/osc_gen[0].oscillator_ram/tally[2]_i_10_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124   314.327 r  memio/osc_gen[0].oscillator_ram/tally[2]_i_2/O
                         net (fo=3, unplaced)         0.920   315.247    memio/osc_gen[0].oscillator_ram/tally[2]_i_2_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124   315.371 r  memio/osc_gen[0].oscillator_ram/tally[4]_i_5/O
                         net (fo=1, unplaced)         0.902   316.273    memio/osc_gen[0].oscillator_ram/tally[4]_i_5_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124   316.397 r  memio/osc_gen[0].oscillator_ram/tally[4]_i_2/O
                         net (fo=1, unplaced)         0.000   316.397    tmds_red/D[3]
                         FDRE                                         r  tmds_red/tally_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                    310.112   310.112 r  
    N15                                               0.000   310.112 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   310.112    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370   311.483 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439   311.922    wizard_hdmi/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378   306.544 r  wizard_hdmi/mmcm_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.760   307.304    wizard_hdmi/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091   307.395 r  wizard_hdmi/clkout2_buf/O
                         net (fo=77, unplaced)        0.655   308.049    tmds_red/clk_pixel
                         FDRE                                         r  tmds_red/tally_reg[4]/C
                         clock pessimism              0.485   308.534    
                         clock uncertainty           -0.193   308.341    
                         FDRE (Setup_fdre_C_D)        0.029   308.370    tmds_red/tally_reg[4]
  -------------------------------------------------------------------
                         required time                        308.370    
                         arrival time                        -316.397    
  -------------------------------------------------------------------
                         slack                                 -8.027    
>>>>>>> 2fa23e7 (works)




