\section{Data Structures}
Here are the data structures with brief descriptions\-:\begin{DoxyCompactList}
\item\contentsline{section}{\hyperlink{union____WORD__BYTE}{\-\_\-\-\_\-\-W\-O\-R\-D\-\_\-\-B\-Y\-T\-E} }{\pageref{union____WORD__BYTE}}{}
\item\contentsline{section}{\hyperlink{struct__AT91S__ADC}{\-\_\-\-A\-T91\-S\-\_\-\-A\-D\-C} }{\pageref{struct__AT91S__ADC}}{}
\item\contentsline{section}{\hyperlink{struct__AT91S__AES}{\-\_\-\-A\-T91\-S\-\_\-\-A\-E\-S} }{\pageref{struct__AT91S__AES}}{}
\item\contentsline{section}{\hyperlink{struct__AT91S__AIC}{\-\_\-\-A\-T91\-S\-\_\-\-A\-I\-C} }{\pageref{struct__AT91S__AIC}}{}
\item\contentsline{section}{\hyperlink{struct__AT91S__CAN}{\-\_\-\-A\-T91\-S\-\_\-\-C\-A\-N} }{\pageref{struct__AT91S__CAN}}{}
\item\contentsline{section}{\hyperlink{struct__AT91S__CAN__MB}{\-\_\-\-A\-T91\-S\-\_\-\-C\-A\-N\-\_\-\-M\-B} }{\pageref{struct__AT91S__CAN__MB}}{}
\item\contentsline{section}{\hyperlink{struct__AT91S__CKGR}{\-\_\-\-A\-T91\-S\-\_\-\-C\-K\-G\-R} }{\pageref{struct__AT91S__CKGR}}{}
\item\contentsline{section}{\hyperlink{struct__AT91S__DBGU}{\-\_\-\-A\-T91\-S\-\_\-\-D\-B\-G\-U} }{\pageref{struct__AT91S__DBGU}}{}
\item\contentsline{section}{\hyperlink{struct__AT91S__EMAC}{\-\_\-\-A\-T91\-S\-\_\-\-E\-M\-A\-C} }{\pageref{struct__AT91S__EMAC}}{}
\item\contentsline{section}{\hyperlink{struct__AT91S__MC}{\-\_\-\-A\-T91\-S\-\_\-\-M\-C} }{\pageref{struct__AT91S__MC}}{}
\item\contentsline{section}{\hyperlink{struct__AT91S__PDC}{\-\_\-\-A\-T91\-S\-\_\-\-P\-D\-C} }{\pageref{struct__AT91S__PDC}}{}
\item\contentsline{section}{\hyperlink{struct__AT91S__PIO}{\-\_\-\-A\-T91\-S\-\_\-\-P\-I\-O} }{\pageref{struct__AT91S__PIO}}{}
\item\contentsline{section}{\hyperlink{struct__AT91S__PITC}{\-\_\-\-A\-T91\-S\-\_\-\-P\-I\-T\-C} }{\pageref{struct__AT91S__PITC}}{}
\item\contentsline{section}{\hyperlink{struct__AT91S__PMC}{\-\_\-\-A\-T91\-S\-\_\-\-P\-M\-C} }{\pageref{struct__AT91S__PMC}}{}
\item\contentsline{section}{\hyperlink{struct__AT91S__PWMC}{\-\_\-\-A\-T91\-S\-\_\-\-P\-W\-M\-C} }{\pageref{struct__AT91S__PWMC}}{}
\item\contentsline{section}{\hyperlink{struct__AT91S__PWMC__CH}{\-\_\-\-A\-T91\-S\-\_\-\-P\-W\-M\-C\-\_\-\-C\-H} }{\pageref{struct__AT91S__PWMC__CH}}{}
\item\contentsline{section}{\hyperlink{struct__AT91S__RSTC}{\-\_\-\-A\-T91\-S\-\_\-\-R\-S\-T\-C} }{\pageref{struct__AT91S__RSTC}}{}
\item\contentsline{section}{\hyperlink{struct__AT91S__RTTC}{\-\_\-\-A\-T91\-S\-\_\-\-R\-T\-T\-C} }{\pageref{struct__AT91S__RTTC}}{}
\item\contentsline{section}{\hyperlink{struct__AT91S__SPI}{\-\_\-\-A\-T91\-S\-\_\-\-S\-P\-I} }{\pageref{struct__AT91S__SPI}}{}
\item\contentsline{section}{\hyperlink{struct__AT91S__SSC}{\-\_\-\-A\-T91\-S\-\_\-\-S\-S\-C} }{\pageref{struct__AT91S__SSC}}{}
\item\contentsline{section}{\hyperlink{struct__AT91S__SYS}{\-\_\-\-A\-T91\-S\-\_\-\-S\-Y\-S} }{\pageref{struct__AT91S__SYS}}{}
\item\contentsline{section}{\hyperlink{struct__AT91S__SYSC}{\-\_\-\-A\-T91\-S\-\_\-\-S\-Y\-S\-C} }{\pageref{struct__AT91S__SYSC}}{}
\item\contentsline{section}{\hyperlink{struct__AT91S__TC}{\-\_\-\-A\-T91\-S\-\_\-\-T\-C} }{\pageref{struct__AT91S__TC}}{}
\item\contentsline{section}{\hyperlink{struct__AT91S__TCB}{\-\_\-\-A\-T91\-S\-\_\-\-T\-C\-B} }{\pageref{struct__AT91S__TCB}}{}
\item\contentsline{section}{\hyperlink{struct__AT91S__TDES}{\-\_\-\-A\-T91\-S\-\_\-\-T\-D\-E\-S} }{\pageref{struct__AT91S__TDES}}{}
\item\contentsline{section}{\hyperlink{struct__AT91S__TWI}{\-\_\-\-A\-T91\-S\-\_\-\-T\-W\-I} }{\pageref{struct__AT91S__TWI}}{}
\item\contentsline{section}{\hyperlink{struct__AT91S__UDP}{\-\_\-\-A\-T91\-S\-\_\-\-U\-D\-P} }{\pageref{struct__AT91S__UDP}}{}
\item\contentsline{section}{\hyperlink{struct__AT91S__USART}{\-\_\-\-A\-T91\-S\-\_\-\-U\-S\-A\-R\-T} }{\pageref{struct__AT91S__USART}}{}
\item\contentsline{section}{\hyperlink{struct__AT91S__VREG}{\-\_\-\-A\-T91\-S\-\_\-\-V\-R\-E\-G} }{\pageref{struct__AT91S__VREG}}{}
\item\contentsline{section}{\hyperlink{struct__AT91S__WDTC}{\-\_\-\-A\-T91\-S\-\_\-\-W\-D\-T\-C} }{\pageref{struct__AT91S__WDTC}}{}
\item\contentsline{section}{\hyperlink{struct__BM__T}{\-\_\-\-B\-M\-\_\-\-T} }{\pageref{struct__BM__T}}{}
\item\contentsline{section}{\hyperlink{struct__CDC__ABSTRACT__CONTROL__MANAGEMENT__DESCRIPTOR}{\-\_\-\-C\-D\-C\-\_\-\-A\-B\-S\-T\-R\-A\-C\-T\-\_\-\-C\-O\-N\-T\-R\-O\-L\-\_\-\-M\-A\-N\-A\-G\-E\-M\-E\-N\-T\-\_\-\-D\-E\-S\-C\-R\-I\-P\-T\-O\-R} }{\pageref{struct__CDC__ABSTRACT__CONTROL__MANAGEMENT__DESCRIPTOR}}{}
\item\contentsline{section}{\hyperlink{struct__CDC__CALL__MANAGEMENT__DESCRIPTOR}{\-\_\-\-C\-D\-C\-\_\-\-C\-A\-L\-L\-\_\-\-M\-A\-N\-A\-G\-E\-M\-E\-N\-T\-\_\-\-D\-E\-S\-C\-R\-I\-P\-T\-O\-R} }{\pageref{struct__CDC__CALL__MANAGEMENT__DESCRIPTOR}}{}
\item\contentsline{section}{\hyperlink{struct__CDC__HEADER__DESCRIPTOR}{\-\_\-\-C\-D\-C\-\_\-\-H\-E\-A\-D\-E\-R\-\_\-\-D\-E\-S\-C\-R\-I\-P\-T\-O\-R} }{\pageref{struct__CDC__HEADER__DESCRIPTOR}}{}
\item\contentsline{section}{\hyperlink{struct__CDC__LINE__CODING}{\-\_\-\-C\-D\-C\-\_\-\-L\-I\-N\-E\-\_\-\-C\-O\-D\-I\-N\-G} }{\pageref{struct__CDC__LINE__CODING}}{}
\item\contentsline{section}{\hyperlink{struct__CDC__UNION__1SLAVE__DESCRIPTOR}{\-\_\-\-C\-D\-C\-\_\-\-U\-N\-I\-O\-N\-\_\-1\-S\-L\-A\-V\-E\-\_\-\-D\-E\-S\-C\-R\-I\-P\-T\-O\-R} }{\pageref{struct__CDC__UNION__1SLAVE__DESCRIPTOR}}{}
\item\contentsline{section}{\hyperlink{struct__CDC__UNION__DESCRIPTOR}{\-\_\-\-C\-D\-C\-\_\-\-U\-N\-I\-O\-N\-\_\-\-D\-E\-S\-C\-R\-I\-P\-T\-O\-R} }{\pageref{struct__CDC__UNION__DESCRIPTOR}}{}
\item\contentsline{section}{\hyperlink{struct__DFU__STATUS}{\-\_\-\-D\-F\-U\-\_\-\-S\-T\-A\-T\-U\-S} }{\pageref{struct__DFU__STATUS}}{}
\item\contentsline{section}{\hyperlink{struct__HID__DESCRIPTOR}{\-\_\-\-H\-I\-D\-\_\-\-D\-E\-S\-C\-R\-I\-P\-T\-O\-R} \\*H\-I\-D class-\/specific H\-I\-D Descriptor }{\pageref{struct__HID__DESCRIPTOR}}{}
\item\contentsline{section}{\hyperlink{struct__HID__DESCRIPTOR_1_1__HID__DESCRIPTOR__LIST}{\-\_\-\-H\-I\-D\-\_\-\-D\-E\-S\-C\-R\-I\-P\-T\-O\-R\-::\-\_\-\-H\-I\-D\-\_\-\-D\-E\-S\-C\-R\-I\-P\-T\-O\-R\-\_\-\-L\-I\-S\-T} }{\pageref{struct__HID__DESCRIPTOR_1_1__HID__DESCRIPTOR__LIST}}{}
\item\contentsline{section}{\hyperlink{struct__HID__REPORT__T}{\-\_\-\-H\-I\-D\-\_\-\-R\-E\-P\-O\-R\-T\-\_\-\-T} \\*H\-I\-D report descriptor data structure }{\pageref{struct__HID__REPORT__T}}{}
\item\contentsline{section}{\hyperlink{struct__MSC__CBW}{\-\_\-\-M\-S\-C\-\_\-\-C\-B\-W} }{\pageref{struct__MSC__CBW}}{}
\item\contentsline{section}{\hyperlink{struct__MSC__CSW}{\-\_\-\-M\-S\-C\-\_\-\-C\-S\-W} }{\pageref{struct__MSC__CSW}}{}
\item\contentsline{section}{\hyperlink{union__REQUEST__TYPE}{\-\_\-\-R\-E\-Q\-U\-E\-S\-T\-\_\-\-T\-Y\-P\-E} }{\pageref{union__REQUEST__TYPE}}{}
\item\contentsline{section}{\hyperlink{struct__USB__COMMON__DESCRIPTOR}{\-\_\-\-U\-S\-B\-\_\-\-C\-O\-M\-M\-O\-N\-\_\-\-D\-E\-S\-C\-R\-I\-P\-T\-O\-R} }{\pageref{struct__USB__COMMON__DESCRIPTOR}}{}
\item\contentsline{section}{\hyperlink{struct__USB__CONFIGURATION__DESCRIPTOR}{\-\_\-\-U\-S\-B\-\_\-\-C\-O\-N\-F\-I\-G\-U\-R\-A\-T\-I\-O\-N\-\_\-\-D\-E\-S\-C\-R\-I\-P\-T\-O\-R} }{\pageref{struct__USB__CONFIGURATION__DESCRIPTOR}}{}
\item\contentsline{section}{\hyperlink{struct__USB__CORE__DESCS__T}{\-\_\-\-U\-S\-B\-\_\-\-C\-O\-R\-E\-\_\-\-D\-E\-S\-C\-S\-\_\-\-T} \\*U\-S\-B descriptors data structure }{\pageref{struct__USB__CORE__DESCS__T}}{}
\item\contentsline{section}{\hyperlink{struct__USB__DEVICE__DESCRIPTOR}{\-\_\-\-U\-S\-B\-\_\-\-D\-E\-V\-I\-C\-E\-\_\-\-D\-E\-S\-C\-R\-I\-P\-T\-O\-R} }{\pageref{struct__USB__DEVICE__DESCRIPTOR}}{}
\item\contentsline{section}{\hyperlink{struct__USB__DEVICE__QUALIFIER__DESCRIPTOR}{\-\_\-\-U\-S\-B\-\_\-\-D\-E\-V\-I\-C\-E\-\_\-\-Q\-U\-A\-L\-I\-F\-I\-E\-R\-\_\-\-D\-E\-S\-C\-R\-I\-P\-T\-O\-R} }{\pageref{struct__USB__DEVICE__QUALIFIER__DESCRIPTOR}}{}
\item\contentsline{section}{\hyperlink{struct__USB__DFU__FUNC__DESCRIPTOR}{\-\_\-\-U\-S\-B\-\_\-\-D\-F\-U\-\_\-\-F\-U\-N\-C\-\_\-\-D\-E\-S\-C\-R\-I\-P\-T\-O\-R} }{\pageref{struct__USB__DFU__FUNC__DESCRIPTOR}}{}
\item\contentsline{section}{\hyperlink{struct__USB__ENDPOINT__DESCRIPTOR}{\-\_\-\-U\-S\-B\-\_\-\-E\-N\-D\-P\-O\-I\-N\-T\-\_\-\-D\-E\-S\-C\-R\-I\-P\-T\-O\-R} }{\pageref{struct__USB__ENDPOINT__DESCRIPTOR}}{}
\item\contentsline{section}{\hyperlink{struct__USB__IAD__DESCRIPTOR}{\-\_\-\-U\-S\-B\-\_\-\-I\-A\-D\-\_\-\-D\-E\-S\-C\-R\-I\-P\-T\-O\-R} }{\pageref{struct__USB__IAD__DESCRIPTOR}}{}
\item\contentsline{section}{\hyperlink{struct__USB__INTERFACE__DESCRIPTOR}{\-\_\-\-U\-S\-B\-\_\-\-I\-N\-T\-E\-R\-F\-A\-C\-E\-\_\-\-D\-E\-S\-C\-R\-I\-P\-T\-O\-R} }{\pageref{struct__USB__INTERFACE__DESCRIPTOR}}{}
\item\contentsline{section}{\hyperlink{struct__USB__OTHER__SPEED__CONFIGURATION}{\-\_\-\-U\-S\-B\-\_\-\-O\-T\-H\-E\-R\-\_\-\-S\-P\-E\-E\-D\-\_\-\-C\-O\-N\-F\-I\-G\-U\-R\-A\-T\-I\-O\-N} }{\pageref{struct__USB__OTHER__SPEED__CONFIGURATION}}{}
\item\contentsline{section}{\hyperlink{struct__USB__SETUP__PACKET}{\-\_\-\-U\-S\-B\-\_\-\-S\-E\-T\-U\-P\-\_\-\-P\-A\-C\-K\-E\-T} }{\pageref{struct__USB__SETUP__PACKET}}{}
\item\contentsline{section}{\hyperlink{struct__USB__STRING__DESCRIPTOR}{\-\_\-\-U\-S\-B\-\_\-\-S\-T\-R\-I\-N\-G\-\_\-\-D\-E\-S\-C\-R\-I\-P\-T\-O\-R} }{\pageref{struct__USB__STRING__DESCRIPTOR}}{}
\item\contentsline{section}{\hyperlink{struct__WB__T}{\-\_\-\-W\-B\-\_\-\-T} }{\pageref{struct__WB__T}}{}
\item\contentsline{section}{\hyperlink{structA__BLOCK__LINK}{A\-\_\-\-B\-L\-O\-C\-K\-\_\-\-L\-I\-N\-K} }{\pageref{structA__BLOCK__LINK}}{}
\item\contentsline{section}{\hyperlink{structADC__CLOCK__SETUP__T}{A\-D\-C\-\_\-\-C\-L\-O\-C\-K\-\_\-\-S\-E\-T\-U\-P\-\_\-\-T} }{\pageref{structADC__CLOCK__SETUP__T}}{}
\item\contentsline{section}{\hyperlink{structadn__connect__cfg}{adn\-\_\-connect\-\_\-cfg} }{\pageref{structadn__connect__cfg}}{}
\item\contentsline{section}{\hyperlink{structamc__clock__config__record}{amc\-\_\-clock\-\_\-config\-\_\-record} }{\pageref{structamc__clock__config__record}}{}
\item\contentsline{section}{\hyperlink{structamc__p2p__descriptor__t}{amc\-\_\-p2p\-\_\-descriptor\-\_\-t} }{\pageref{structamc__p2p__descriptor__t}}{}
\item\contentsline{section}{\hyperlink{structamc__point__to__point__record}{amc\-\_\-point\-\_\-to\-\_\-point\-\_\-record} }{\pageref{structamc__point__to__point__record}}{}
\item\contentsline{section}{\hyperlink{unionAPSR__Type}{A\-P\-S\-R\-\_\-\-Type} \\*Union type to access the Application Program Status Register (A\-P\-S\-R) }{\pageref{unionAPSR__Type}}{}
\item\contentsline{section}{\hyperlink{structCAN__EXT__ID__ENTRY__T}{C\-A\-N\-\_\-\-E\-X\-T\-\_\-\-I\-D\-\_\-\-E\-N\-T\-R\-Y\-\_\-\-T} \\*Extended I\-D Entry structure }{\pageref{structCAN__EXT__ID__ENTRY__T}}{}
\item\contentsline{section}{\hyperlink{structCAN__EXT__ID__RANGE__ENTRY__T}{C\-A\-N\-\_\-\-E\-X\-T\-\_\-\-I\-D\-\_\-\-R\-A\-N\-G\-E\-\_\-\-E\-N\-T\-R\-Y\-\_\-\-T} \\*Extended I\-D Range structure }{\pageref{structCAN__EXT__ID__RANGE__ENTRY__T}}{}
\item\contentsline{section}{\hyperlink{structCAN__MSG__T}{C\-A\-N\-\_\-\-M\-S\-G\-\_\-\-T} \\*C\-A\-N Message Object Structure }{\pageref{structCAN__MSG__T}}{}
\item\contentsline{section}{\hyperlink{structCAN__STD__ID__ENTRY__T}{C\-A\-N\-\_\-\-S\-T\-D\-\_\-\-I\-D\-\_\-\-E\-N\-T\-R\-Y\-\_\-\-T} \\*Standard I\-D Entry structure }{\pageref{structCAN__STD__ID__ENTRY__T}}{}
\item\contentsline{section}{\hyperlink{structCAN__STD__ID__RANGE__ENTRY__T}{C\-A\-N\-\_\-\-S\-T\-D\-\_\-\-I\-D\-\_\-\-R\-A\-N\-G\-E\-\_\-\-E\-N\-T\-R\-Y\-\_\-\-T} \\*Standard I\-D Range structure }{\pageref{structCAN__STD__ID__RANGE__ENTRY__T}}{}
\item\contentsline{section}{\hyperlink{structCANAF__LUT__T}{C\-A\-N\-A\-F\-\_\-\-L\-U\-T\-\_\-\-T} \\*Acceptance Filter Section Table structure }{\pageref{structCANAF__LUT__T}}{}
\item\contentsline{section}{\hyperlink{structChip__SSP__DATA__SETUP__T}{Chip\-\_\-\-S\-S\-P\-\_\-\-D\-A\-T\-A\-\_\-\-S\-E\-T\-U\-P\-\_\-\-T} }{\pageref{structChip__SSP__DATA__SETUP__T}}{}
\item\contentsline{section}{\hyperlink{structclock__config__descriptor}{clock\-\_\-config\-\_\-descriptor} }{\pageref{structclock__config__descriptor}}{}
\item\contentsline{section}{\hyperlink{unionCONTROL__Type}{C\-O\-N\-T\-R\-O\-L\-\_\-\-Type} \\*Union type to access the Control Registers (C\-O\-N\-T\-R\-O\-L) }{\pageref{unionCONTROL__Type}}{}
\item\contentsline{section}{\hyperlink{structcorCoRoutineControlBlock}{cor\-Co\-Routine\-Control\-Block} }{\pageref{structcorCoRoutineControlBlock}}{}
\item\contentsline{section}{\hyperlink{structCoreDebug__Type}{Core\-Debug\-\_\-\-Type} \\*Structure type to access the Core Debug Register (Core\-Debug) }{\pageref{structCoreDebug__Type}}{}
\item\contentsline{section}{\hyperlink{structdirect__clock__descriptor}{direct\-\_\-clock\-\_\-descriptor} }{\pageref{structdirect__clock__descriptor}}{}
\item\contentsline{section}{\hyperlink{structDMA__ChannelHandle__t}{D\-M\-A\-\_\-\-Channel\-Handle\-\_\-t} \\*D\-M\-A channel handle structure }{\pageref{structDMA__ChannelHandle__t}}{}
\item\contentsline{section}{\hyperlink{structDMA__TransferDescriptor}{D\-M\-A\-\_\-\-Transfer\-Descriptor} \\*Transfer Descriptor structure typedef }{\pageref{structDMA__TransferDescriptor}}{}
\item\contentsline{section}{\hyperlink{structDWT__Type}{D\-W\-T\-\_\-\-Type} \\*Structure type to access the Data Watchpoint and Trace Register (D\-W\-T) }{\pageref{structDWT__Type}}{}
\item\contentsline{section}{\hyperlink{structENET__CONTROL__T}{E\-N\-E\-T\-\_\-\-C\-O\-N\-T\-R\-O\-L\-\_\-\-T} \\*Ethernet Control register block structure }{\pageref{structENET__CONTROL__T}}{}
\item\contentsline{section}{\hyperlink{structENET__MAC__T}{E\-N\-E\-T\-\_\-\-M\-A\-C\-\_\-\-T} \\*Ethernet M\-A\-C register block structure }{\pageref{structENET__MAC__T}}{}
\item\contentsline{section}{\hyperlink{structENET__MODULE__CTRL__T}{E\-N\-E\-T\-\_\-\-M\-O\-D\-U\-L\-E\-\_\-\-C\-T\-R\-L\-\_\-\-T} \\*Ethernet Module Control register block structure }{\pageref{structENET__MODULE__CTRL__T}}{}
\item\contentsline{section}{\hyperlink{structENET__RXDESC__T}{E\-N\-E\-T\-\_\-\-R\-X\-D\-E\-S\-C\-\_\-\-T} \\*R\-X Descriptor structure }{\pageref{structENET__RXDESC__T}}{}
\item\contentsline{section}{\hyperlink{structENET__RXFILTER__T}{E\-N\-E\-T\-\_\-\-R\-X\-F\-I\-L\-T\-E\-R\-\_\-\-T} \\*Ethernet Receive Filter register block structure }{\pageref{structENET__RXFILTER__T}}{}
\item\contentsline{section}{\hyperlink{structENET__RXSTAT__T}{E\-N\-E\-T\-\_\-\-R\-X\-S\-T\-A\-T\-\_\-\-T} \\*R\-X Status structure }{\pageref{structENET__RXSTAT__T}}{}
\item\contentsline{section}{\hyperlink{structENET__TRANSFER__INFO__T}{E\-N\-E\-T\-\_\-\-T\-R\-A\-N\-S\-F\-E\-R\-\_\-\-I\-N\-F\-O\-\_\-\-T} \\*Ethernet Transfer register Block Structure }{\pageref{structENET__TRANSFER__INFO__T}}{}
\item\contentsline{section}{\hyperlink{structENET__TXDESC__T}{E\-N\-E\-T\-\_\-\-T\-X\-D\-E\-S\-C\-\_\-\-T} \\*T\-X Descriptor structure }{\pageref{structENET__TXDESC__T}}{}
\item\contentsline{section}{\hyperlink{structENET__TXSTAT__T}{E\-N\-E\-T\-\_\-\-T\-X\-S\-T\-A\-T\-\_\-\-T} \\*T\-X Status structure }{\pageref{structENET__TXSTAT__T}}{}
\item\contentsline{section}{\hyperlink{structfru__common__header}{fru\-\_\-common\-\_\-header} }{\pageref{structfru__common__header}}{}
\item\contentsline{section}{\hyperlink{structfru__data}{fru\-\_\-data} }{\pageref{structfru__data}}{}
\item\contentsline{section}{\hyperlink{structfru__internal__use__area}{fru\-\_\-internal\-\_\-use\-\_\-area} }{\pageref{structfru__internal__use__area}}{}
\item\contentsline{section}{\hyperlink{structfru__module__current__record__t}{fru\-\_\-module\-\_\-current\-\_\-record\-\_\-t} }{\pageref{structfru__module__current__record__t}}{}
\item\contentsline{section}{\hyperlink{structfru__multirecord__area__header}{fru\-\_\-multirecord\-\_\-area\-\_\-header} }{\pageref{structfru__multirecord__area__header}}{}
\item\contentsline{section}{\hyperlink{structGPDMA__CH__CFG__T}{G\-P\-D\-M\-A\-\_\-\-C\-H\-\_\-\-C\-F\-G\-\_\-\-T} \\*G\-P\-D\-M\-A structure using for D\-M\-A configuration }{\pageref{structGPDMA__CH__CFG__T}}{}
\item\contentsline{section}{\hyperlink{structGPDMA__CH__T}{G\-P\-D\-M\-A\-\_\-\-C\-H\-\_\-\-T} \\*G\-P\-D\-M\-A Channel register block structure }{\pageref{structGPDMA__CH__T}}{}
\item\contentsline{section}{\hyperlink{structGPIOINT__PORT__T}{G\-P\-I\-O\-I\-N\-T\-\_\-\-P\-O\-R\-T\-\_\-\-T} \\*G\-P\-I\-O Interupt registers for Portn }{\pageref{structGPIOINT__PORT__T}}{}
\item\contentsline{section}{\hyperlink{structHeapRegion}{Heap\-Region} }{\pageref{structHeapRegion}}{}
\item\contentsline{section}{\hyperlink{structi2c__bus__mapping}{i2c\-\_\-bus\-\_\-mapping} }{\pageref{structi2c__bus__mapping}}{}
\item\contentsline{section}{\hyperlink{structi2c__chip__mapping}{i2c\-\_\-chip\-\_\-mapping} }{\pageref{structi2c__chip__mapping}}{}
\item\contentsline{section}{\hyperlink{structi2c__interface}{i2c\-\_\-interface} }{\pageref{structi2c__interface}}{}
\item\contentsline{section}{\hyperlink{structi2c__mux__state}{i2c\-\_\-mux\-\_\-state} }{\pageref{structi2c__mux__state}}{}
\item\contentsline{section}{\hyperlink{structi2c__slave__interface}{i2c\-\_\-slave\-\_\-interface} }{\pageref{structi2c__slave__interface}}{}
\item\contentsline{section}{\hyperlink{structI2C__XFER__T}{I2\-C\-\_\-\-X\-F\-E\-R\-\_\-\-T} \\*Master transfer data structure definitions }{\pageref{structI2C__XFER__T}}{}
\item\contentsline{section}{\hyperlink{structI2S__AUDIO__FORMAT__T}{I2\-S\-\_\-\-A\-U\-D\-I\-O\-\_\-\-F\-O\-R\-M\-A\-T\-\_\-\-T} \\*I2\-S Audio Format Structure }{\pageref{structI2S__AUDIO__FORMAT__T}}{}
\item\contentsline{section}{\hyperlink{structIDTEntry}{I\-D\-T\-Entry} }{\pageref{structIDTEntry}}{}
\item\contentsline{section}{\hyperlink{structIDTPointer}{I\-D\-T\-Pointer} }{\pageref{structIDTPointer}}{}
\item\contentsline{section}{\hyperlink{unionina220__config__reg__t}{ina220\-\_\-config\-\_\-reg\-\_\-t} }{\pageref{unionina220__config__reg__t}}{}
\item\contentsline{section}{\hyperlink{structina220__config__t}{ina220\-\_\-config\-\_\-t} }{\pageref{structina220__config__t}}{}
\item\contentsline{section}{\hyperlink{structina220__data__t}{ina220\-\_\-data\-\_\-t} }{\pageref{structina220__data__t}}{}
\item\contentsline{section}{\hyperlink{structindirect__clock__descriptor}{indirect\-\_\-clock\-\_\-descriptor} }{\pageref{structindirect__clock__descriptor}}{}
\item\contentsline{section}{\hyperlink{structIP__CAN__001__CR__T}{I\-P\-\_\-\-C\-A\-N\-\_\-001\-\_\-\-C\-R\-\_\-\-T} \\*Central C\-A\-N register block structure }{\pageref{structIP__CAN__001__CR__T}}{}
\item\contentsline{section}{\hyperlink{structIP__CAN__001__RX__T}{I\-P\-\_\-\-C\-A\-N\-\_\-001\-\_\-\-R\-X\-\_\-\-T} \\*C\-A\-N Receive register block structure }{\pageref{structIP__CAN__001__RX__T}}{}
\item\contentsline{section}{\hyperlink{structIP__CAN__BUS__TIMING__T}{I\-P\-\_\-\-C\-A\-N\-\_\-\-B\-U\-S\-\_\-\-T\-I\-M\-I\-N\-G\-\_\-\-T} \\*C\-A\-N Bus Timing Structure }{\pageref{structIP__CAN__BUS__TIMING__T}}{}
\item\contentsline{section}{\hyperlink{structipmi__msg}{ipmi\-\_\-msg} \\*I\-P\-M\-I message struct }{\pageref{structipmi__msg}}{}
\item\contentsline{section}{\hyperlink{structipmi__msg__cfg}{ipmi\-\_\-msg\-\_\-cfg} }{\pageref{structipmi__msg__cfg}}{}
\item\contentsline{section}{\hyperlink{unionIPSR__Type}{I\-P\-S\-R\-\_\-\-Type} \\*Union type to access the Interrupt Program Status Register (I\-P\-S\-R) }{\pageref{unionIPSR__Type}}{}
\item\contentsline{section}{\hyperlink{structITM__Type}{I\-T\-M\-\_\-\-Type} \\*Structure type to access the Instrumentation Trace Macrocell Register (I\-T\-M) }{\pageref{structITM__Type}}{}
\item\contentsline{section}{\hyperlink{structLEDConfig}{L\-E\-D\-Config} }{\pageref{structLEDConfig}}{}
\item\contentsline{section}{\hyperlink{structLEDPincfg}{L\-E\-D\-Pincfg} }{\pageref{structLEDPincfg}}{}
\item\contentsline{section}{\hyperlink{structLEDState__t}{L\-E\-D\-State\-\_\-t} }{\pageref{structLEDState__t}}{}
\item\contentsline{section}{\hyperlink{structLEDUpdate}{L\-E\-D\-Update} }{\pageref{structLEDUpdate}}{}
\item\contentsline{section}{\hyperlink{structLPC__ADC__T}{L\-P\-C\-\_\-\-A\-D\-C\-\_\-\-T} \\*10 or 12-\/bit A\-D\-C register block structure }{\pageref{structLPC__ADC__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__CAN__T}{L\-P\-C\-\_\-\-C\-A\-N\-\_\-\-T} \\*C\-A\-N register block structure }{\pageref{structLPC__CAN__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__CAN__TX__T}{L\-P\-C\-\_\-\-C\-A\-N\-\_\-\-T\-X\-\_\-\-T} \\*C\-A\-N Transmit register block structure }{\pageref{structLPC__CAN__TX__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__CANAF__RAM__T}{L\-P\-C\-\_\-\-C\-A\-N\-A\-F\-\_\-\-R\-A\-M\-\_\-\-T} \\*C\-A\-N acceptance filter R\-A\-M register block structure }{\pageref{structLPC__CANAF__RAM__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__CANAF__T}{L\-P\-C\-\_\-\-C\-A\-N\-A\-F\-\_\-\-T} \\*C\-A\-N acceptance filter register block structure }{\pageref{structLPC__CANAF__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__DAC__T}{L\-P\-C\-\_\-\-D\-A\-C\-\_\-\-T} \\*D\-A\-C register block structure }{\pageref{structLPC__DAC__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__ENET__T}{L\-P\-C\-\_\-\-E\-N\-E\-T\-\_\-\-T} \\*Ethernet register block structure }{\pageref{structLPC__ENET__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__FMC__T}{L\-P\-C\-\_\-\-F\-M\-C\-\_\-\-T} \\*F\-L\-A\-S\-H Memory Controller Unit register block structure }{\pageref{structLPC__FMC__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__GPDMA__T}{L\-P\-C\-\_\-\-G\-P\-D\-M\-A\-\_\-\-T} \\*G\-P\-D\-M\-A register block }{\pageref{structLPC__GPDMA__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__GPIO__T}{L\-P\-C\-\_\-\-G\-P\-I\-O\-\_\-\-T} \\*G\-P\-I\-O port (G\-P\-I\-O\-\_\-\-P\-O\-R\-T) for L\-P\-C175x\-\_\-6x, L\-P\-C177x\-\_\-8x and L\-P\-C407x\-\_\-8x }{\pageref{structLPC__GPIO__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__GPIOINT__T}{L\-P\-C\-\_\-\-G\-P\-I\-O\-I\-N\-T\-\_\-\-T} \\*G\-P\-I\-O Interrupt register block structure }{\pageref{structLPC__GPIOINT__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__I2C__T}{L\-P\-C\-\_\-\-I2\-C\-\_\-\-T} \\*I2\-C register block structure }{\pageref{structLPC__I2C__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__I2S__T}{L\-P\-C\-\_\-\-I2\-S\-\_\-\-T} \\*I2\-S register block structure }{\pageref{structLPC__I2S__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__IOCON__T}{L\-P\-C\-\_\-\-I\-O\-C\-O\-N\-\_\-\-T} \\*I\-O\-C\-O\-N register block }{\pageref{structLPC__IOCON__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__MCPWM__T}{L\-P\-C\-\_\-\-M\-C\-P\-W\-M\-\_\-\-T} \\*Motor Control P\-W\-M register block structure }{\pageref{structLPC__MCPWM__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__PMU__T}{L\-P\-C\-\_\-\-P\-M\-U\-\_\-\-T} \\*L\-P\-C17xx\-\_\-40xx Power Management Unit register block structure }{\pageref{structLPC__PMU__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__QEI__T}{L\-P\-C\-\_\-\-Q\-E\-I\-\_\-\-T} \\*Quadrature Encoder Interface register block structure }{\pageref{structLPC__QEI__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__REGFILE__T}{L\-P\-C\-\_\-\-R\-E\-G\-F\-I\-L\-E\-\_\-\-T} \\*Register File register block structure }{\pageref{structLPC__REGFILE__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__ROM__API__T}{L\-P\-C\-\_\-\-R\-O\-M\-\_\-\-A\-P\-I\-\_\-\-T} \\*L\-P\-C17\-X\-X/40\-X\-X High level R\-O\-M A\-P\-I structure }{\pageref{structLPC__ROM__API__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__RTC__T}{L\-P\-C\-\_\-\-R\-T\-C\-\_\-\-T} \\*Real Time Clock register block structure }{\pageref{structLPC__RTC__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__SSP__T}{L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-T} \\*S\-S\-P register block structure }{\pageref{structLPC__SSP__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__SYSCTL__T}{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T} \\*L\-P\-C17\-X\-X/40\-X\-X Clock and Power register block structure }{\pageref{structLPC__SYSCTL__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__TIMER__T}{L\-P\-C\-\_\-\-T\-I\-M\-E\-R\-\_\-\-T} \\*32-\/bit Standard timer register block structure }{\pageref{structLPC__TIMER__T}}{}
\item\contentsline{section}{\hyperlink{structlpc__uart__cfg}{lpc\-\_\-uart\-\_\-cfg} }{\pageref{structlpc__uart__cfg}}{}
\item\contentsline{section}{\hyperlink{structLPC__USART__T}{L\-P\-C\-\_\-\-U\-S\-A\-R\-T\-\_\-\-T} \\*U\-S\-A\-R\-T register block structure }{\pageref{structLPC__USART__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__USB__T}{L\-P\-C\-\_\-\-U\-S\-B\-\_\-\-T} \\*U\-S\-B register block structure }{\pageref{structLPC__USB__T}}{}
\item\contentsline{section}{\hyperlink{structLPC__WWDT__T}{L\-P\-C\-\_\-\-W\-W\-D\-T\-\_\-\-T} \\*Windowed Watchdog register block structure }{\pageref{structLPC__WWDT__T}}{}
\item\contentsline{section}{\hyperlink{structMPU__REGION__REGISTERS}{M\-P\-U\-\_\-\-R\-E\-G\-I\-O\-N\-\_\-\-R\-E\-G\-I\-S\-T\-E\-R\-S} }{\pageref{structMPU__REGION__REGISTERS}}{}
\item\contentsline{section}{\hyperlink{structMPU__SETTINGS}{M\-P\-U\-\_\-\-S\-E\-T\-T\-I\-N\-G\-S} }{\pageref{structMPU__SETTINGS}}{}
\item\contentsline{section}{\hyperlink{structNVIC__Type}{N\-V\-I\-C\-\_\-\-Type} \\*Structure type to access the Nested Vectored Interrupt Controller (N\-V\-I\-C) }{\pageref{structNVIC__Type}}{}
\item\contentsline{section}{\hyperlink{structPINMUX__GRP__T}{P\-I\-N\-M\-U\-X\-\_\-\-G\-R\-P\-\_\-\-T} \\*Array of I\-O\-C\-O\-N pin definitions passed to \hyperlink{group__IOCON__17XX__40XX_gad97c96e401016cf296e6d20454f1c522}{Chip\-\_\-\-I\-O\-C\-O\-N\-\_\-\-Set\-Pin\-Muxing()} must be in this format }{\pageref{structPINMUX__GRP__T}}{}
\item\contentsline{section}{\hyperlink{structPORT__REGISTER__DUMP}{P\-O\-R\-T\-\_\-\-R\-E\-G\-I\-S\-T\-E\-R\-\_\-\-D\-U\-M\-P} }{\pageref{structPORT__REGISTER__DUMP}}{}
\item\contentsline{section}{\hyperlink{structQueueDefinition}{Queue\-Definition} }{\pageref{structQueueDefinition}}{}
\item\contentsline{section}{\hyperlink{structRINGBUFF__T}{R\-I\-N\-G\-B\-U\-F\-F\-\_\-\-T} \\*Ring buffer structure }{\pageref{structRINGBUFF__T}}{}
\item\contentsline{section}{\hyperlink{structRTC__TIME__T}{R\-T\-C\-\_\-\-T\-I\-M\-E\-\_\-\-T} }{\pageref{structRTC__TIME__T}}{}
\item\contentsline{section}{\hyperlink{structSCB__Type}{S\-C\-B\-\_\-\-Type} \\*Structure type to access the System Control Block (S\-C\-B) }{\pageref{structSCB__Type}}{}
\item\contentsline{section}{\hyperlink{structSCnSCB__Type}{S\-Cn\-S\-C\-B\-\_\-\-Type} \\*Structure type to access the System Control and I\-D Register not in the S\-C\-B }{\pageref{structSCnSCB__Type}}{}
\item\contentsline{section}{\hyperlink{structSDR__entry__hdr__t}{S\-D\-R\-\_\-entry\-\_\-hdr\-\_\-t} }{\pageref{structSDR__entry__hdr__t}}{}
\item\contentsline{section}{\hyperlink{structSDR__type__01h__t}{S\-D\-R\-\_\-type\-\_\-01h\-\_\-t} }{\pageref{structSDR__type__01h__t}}{}
\item\contentsline{section}{\hyperlink{structSDR__type__02h__t}{S\-D\-R\-\_\-type\-\_\-02h\-\_\-t} }{\pageref{structSDR__type__02h__t}}{}
\item\contentsline{section}{\hyperlink{structSDR__type__12h__t}{S\-D\-R\-\_\-type\-\_\-12h\-\_\-t} }{\pageref{structSDR__type__12h__t}}{}
\item\contentsline{section}{\hyperlink{structsensor__t}{sensor\-\_\-t} }{\pageref{structsensor__t}}{}
\item\contentsline{section}{\hyperlink{structSPI__Address__t}{S\-P\-I\-\_\-\-Address\-\_\-t} }{\pageref{structSPI__Address__t}}{}
\item\contentsline{section}{\hyperlink{structssp__config}{ssp\-\_\-config} }{\pageref{structssp__config}}{}
\item\contentsline{section}{\hyperlink{structSSP__ConfigFormat}{S\-S\-P\-\_\-\-Config\-Format} }{\pageref{structSSP__ConfigFormat}}{}
\item\contentsline{section}{\hyperlink{structssp__pin}{ssp\-\_\-pin} }{\pageref{structssp__pin}}{}
\item\contentsline{section}{\hyperlink{structSYSCTL__PLL__REGS__T}{S\-Y\-S\-C\-T\-L\-\_\-\-P\-L\-L\-\_\-\-R\-E\-G\-S\-\_\-\-T} \\*L\-P\-C17\-X\-X/40\-X\-X Clock and Power P\-L\-L register block structure }{\pageref{structSYSCTL__PLL__REGS__T}}{}
\item\contentsline{section}{\hyperlink{structSysTick__Type}{Sys\-Tick\-\_\-\-Type} \\*Structure type to access the System Timer (Sys\-Tick) }{\pageref{structSysTick__Type}}{}
\item\contentsline{section}{\hyperlink{uniont__board__diagnostic}{t\-\_\-board\-\_\-diagnostic} }{\pageref{uniont__board__diagnostic}}{}
\item\contentsline{section}{\hyperlink{structt__component}{t\-\_\-component} }{\pageref{structt__component}}{}
\item\contentsline{section}{\hyperlink{uniont__ipmc__capabilities}{t\-\_\-ipmc\-\_\-capabilities} }{\pageref{uniont__ipmc__capabilities}}{}
\item\contentsline{section}{\hyperlink{structt__req__handler__record}{t\-\_\-req\-\_\-handler\-\_\-record} }{\pageref{structt__req__handler__record}}{}
\item\contentsline{section}{\hyperlink{structt__sensor__diag}{t\-\_\-sensor\-\_\-diag} }{\pageref{structt__sensor__diag}}{}
\item\contentsline{section}{\hyperlink{structTPI__Type}{T\-P\-I\-\_\-\-Type} \\*Structure type to access the Trace Port Interface Register (T\-P\-I) }{\pageref{structTPI__Type}}{}
\item\contentsline{section}{\hyperlink{structtskTaskControlBlock}{tsk\-Task\-Control\-Block} }{\pageref{structtskTaskControlBlock}}{}
\item\contentsline{section}{\hyperlink{structUSBD__API}{U\-S\-B\-D\-\_\-\-A\-P\-I} \\*Main U\-S\-B\-D A\-P\-I functions structure.

This structure contains pointer to various U\-S\-B Device stack's sub-\/module function tables. This structure is used as main entry point to access various methods (grouped in sub-\/modules) exposed by R\-O\-M based U\-S\-B device stack }{\pageref{structUSBD__API}}{}
\item\contentsline{section}{\hyperlink{structUSBD__API__INIT__PARAM}{U\-S\-B\-D\-\_\-\-A\-P\-I\-\_\-\-I\-N\-I\-T\-\_\-\-P\-A\-R\-A\-M} \\*U\-S\-B device stack initialization parameter data structure }{\pageref{structUSBD__API__INIT__PARAM}}{}
\item\contentsline{section}{\hyperlink{structUSBD__CDC__API}{U\-S\-B\-D\-\_\-\-C\-D\-C\-\_\-\-A\-P\-I} \\*C\-D\-C class A\-P\-I functions structure.

This module exposes functions which interact directly with U\-S\-B device controller hardware }{\pageref{structUSBD__CDC__API}}{}
\item\contentsline{section}{\hyperlink{structUSBD__CDC__INIT__PARAM}{U\-S\-B\-D\-\_\-\-C\-D\-C\-\_\-\-I\-N\-I\-T\-\_\-\-P\-A\-R\-A\-M} \\*Communication Device Class function driver initialization parameter data structure }{\pageref{structUSBD__CDC__INIT__PARAM}}{}
\item\contentsline{section}{\hyperlink{structUSBD__CORE__API}{U\-S\-B\-D\-\_\-\-C\-O\-R\-E\-\_\-\-A\-P\-I} \\*U\-S\-B\-D stack Core A\-P\-I functions structure }{\pageref{structUSBD__CORE__API}}{}
\item\contentsline{section}{\hyperlink{structUSBD__DFU__API}{U\-S\-B\-D\-\_\-\-D\-F\-U\-\_\-\-A\-P\-I} \\*D\-F\-U class A\-P\-I functions structure.

This module exposes functions which interact directly with U\-S\-B device controller hardware }{\pageref{structUSBD__DFU__API}}{}
\item\contentsline{section}{\hyperlink{structUSBD__DFU__INIT__PARAM}{U\-S\-B\-D\-\_\-\-D\-F\-U\-\_\-\-I\-N\-I\-T\-\_\-\-P\-A\-R\-A\-M} \\*U\-S\-B descriptors data structure }{\pageref{structUSBD__DFU__INIT__PARAM}}{}
\item\contentsline{section}{\hyperlink{structUSBD__HID__API}{U\-S\-B\-D\-\_\-\-H\-I\-D\-\_\-\-A\-P\-I} \\*H\-I\-D class A\-P\-I functions structure.

This structure contains pointers to all the function exposed by H\-I\-D function driver module }{\pageref{structUSBD__HID__API}}{}
\item\contentsline{section}{\hyperlink{structUSBD__HID__INIT__PARAM}{U\-S\-B\-D\-\_\-\-H\-I\-D\-\_\-\-I\-N\-I\-T\-\_\-\-P\-A\-R\-A\-M} \\*U\-S\-B descriptors data structure }{\pageref{structUSBD__HID__INIT__PARAM}}{}
\item\contentsline{section}{\hyperlink{structUSBD__HW__API}{U\-S\-B\-D\-\_\-\-H\-W\-\_\-\-A\-P\-I} \\*Hardware A\-P\-I functions structure.

This module exposes functions which interact directly with U\-S\-B device controller hardware }{\pageref{structUSBD__HW__API}}{}
\item\contentsline{section}{\hyperlink{structUSBD__MSC__API}{U\-S\-B\-D\-\_\-\-M\-S\-C\-\_\-\-A\-P\-I} \\*M\-S\-C class A\-P\-I functions structure.

This module exposes functions which interact directly with U\-S\-B device controller hardware }{\pageref{structUSBD__MSC__API}}{}
\item\contentsline{section}{\hyperlink{structUSBD__MSC__INIT__PARAM}{U\-S\-B\-D\-\_\-\-M\-S\-C\-\_\-\-I\-N\-I\-T\-\_\-\-P\-A\-R\-A\-M} \\*Mass Storage class function driver initialization parameter data structure }{\pageref{structUSBD__MSC__INIT__PARAM}}{}
\item\contentsline{section}{\hyperlink{structxEventGroupDefinition}{x\-Event\-Group\-Definition} }{\pageref{structxEventGroupDefinition}}{}
\item\contentsline{section}{\hyperlink{structxLIST}{x\-L\-I\-S\-T} }{\pageref{structxLIST}}{}
\item\contentsline{section}{\hyperlink{structxLIST__ITEM}{x\-L\-I\-S\-T\-\_\-\-I\-T\-E\-M} }{\pageref{structxLIST__ITEM}}{}
\item\contentsline{section}{\hyperlink{structxMEMORY__REGION}{x\-M\-E\-M\-O\-R\-Y\-\_\-\-R\-E\-G\-I\-O\-N} }{\pageref{structxMEMORY__REGION}}{}
\item\contentsline{section}{\hyperlink{structxMINI__LIST__ITEM}{x\-M\-I\-N\-I\-\_\-\-L\-I\-S\-T\-\_\-\-I\-T\-E\-M} }{\pageref{structxMINI__LIST__ITEM}}{}
\item\contentsline{section}{\hyperlink{unionxPSR__Type}{x\-P\-S\-R\-\_\-\-Type} \\*Union type to access the Special-\/\-Purpose Program Status Registers (x\-P\-S\-R) }{\pageref{unionxPSR__Type}}{}
\item\contentsline{section}{\hyperlink{structxSTATIC__EVENT__GROUP}{x\-S\-T\-A\-T\-I\-C\-\_\-\-E\-V\-E\-N\-T\-\_\-\-G\-R\-O\-U\-P} }{\pageref{structxSTATIC__EVENT__GROUP}}{}
\item\contentsline{section}{\hyperlink{structxSTATIC__LIST}{x\-S\-T\-A\-T\-I\-C\-\_\-\-L\-I\-S\-T} }{\pageref{structxSTATIC__LIST}}{}
\item\contentsline{section}{\hyperlink{structxSTATIC__LIST__ITEM}{x\-S\-T\-A\-T\-I\-C\-\_\-\-L\-I\-S\-T\-\_\-\-I\-T\-E\-M} }{\pageref{structxSTATIC__LIST__ITEM}}{}
\item\contentsline{section}{\hyperlink{structxSTATIC__MINI__LIST__ITEM}{x\-S\-T\-A\-T\-I\-C\-\_\-\-M\-I\-N\-I\-\_\-\-L\-I\-S\-T\-\_\-\-I\-T\-E\-M} }{\pageref{structxSTATIC__MINI__LIST__ITEM}}{}
\item\contentsline{section}{\hyperlink{structxSTATIC__QUEUE}{x\-S\-T\-A\-T\-I\-C\-\_\-\-Q\-U\-E\-U\-E} }{\pageref{structxSTATIC__QUEUE}}{}
\item\contentsline{section}{\hyperlink{structxSTATIC__TCB}{x\-S\-T\-A\-T\-I\-C\-\_\-\-T\-C\-B} }{\pageref{structxSTATIC__TCB}}{}
\item\contentsline{section}{\hyperlink{structxSTATIC__TIMER}{x\-S\-T\-A\-T\-I\-C\-\_\-\-T\-I\-M\-E\-R} }{\pageref{structxSTATIC__TIMER}}{}
\item\contentsline{section}{\hyperlink{structxTASK__PARAMETERS}{x\-T\-A\-S\-K\-\_\-\-P\-A\-R\-A\-M\-E\-T\-E\-R\-S} }{\pageref{structxTASK__PARAMETERS}}{}
\item\contentsline{section}{\hyperlink{structxTASK__STATUS}{x\-T\-A\-S\-K\-\_\-\-S\-T\-A\-T\-U\-S} }{\pageref{structxTASK__STATUS}}{}
\item\contentsline{section}{\hyperlink{structxThreadState}{x\-Thread\-State} }{\pageref{structxThreadState}}{}
\item\contentsline{section}{\hyperlink{structxTIME__OUT}{x\-T\-I\-M\-E\-\_\-\-O\-U\-T} }{\pageref{structxTIME__OUT}}{}
\item\contentsline{section}{\hyperlink{structzone3__compatibility__rec}{zone3\-\_\-compatibility\-\_\-rec} }{\pageref{structzone3__compatibility__rec}}{}
\end{DoxyCompactList}
