@W: BN132 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\wb_intf.v":71:0:71:5|Removing sequential instance wb_tlc.intf.wb_cyc_o_1,  because it is equivalent to instance wb_tlc.intf.wb_stb_o
@W: BN132 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\wb_tlc\wb_intf.v":71:0:71:5|Removing sequential instance wb_tlc.intf.tran_length[9:0],  because it is equivalent to instance wb_tlc.intf.length[9:0]
@W: MT529 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\..\..\source\led_status.v":50:0:50:5|Found inferred clock pcie_top|sys_clk_125_inferred_clock which controls 2071 sequential elements including led.c[25:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\joel\documents\popwi_expresso\expresso\expresso\impl1\source\adc_ram.v":99:11:99:23|Found inferred clock ddr_generic|sclk_inferred_clock which controls 0 sequential elements including sfif.wbs.pop_ram.adc_ram_0_0_1. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
