Simulator report for Lab9
Fri Apr 15 15:31:37 2016
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 2.0 us       ;
; Simulation Netlist Size     ; 273 nodes    ;
; Simulation Coverage         ;      69.49 % ;
; Total Number of Transitions ; 1161         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; MAX3000A     ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; Lab9.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      69.49 % ;
; Total nodes checked                                 ; 273          ;
; Total output ports checked                          ; 272          ;
; Total output ports with complete 1/0-value coverage ; 189          ;
; Total output ports with no 1/0-value coverage       ; 73           ;
; Total output ports with no 1-value coverage         ; 73           ;
; Total output ports with no 0-value coverage         ; 83           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                    ;
+----------------------------------------------+----------------------------------------------+------------------+
; Node Name                                    ; Output Port Name                             ; Output Port Type ;
+----------------------------------------------+----------------------------------------------+------------------+
; |Lab9|Q2                                     ; |Lab9|Q2                                     ; pin_out          ;
; |Lab9|inst5                                  ; |Lab9|inst5                                  ; regout           ;
; |Lab9|CLK                                    ; |Lab9|CLK                                    ; out              ;
; |Lab9|Q1                                     ; |Lab9|Q1                                     ; pin_out          ;
; |Lab9|inst8                                  ; |Lab9|inst8                                  ; regout           ;
; |Lab9|Q0                                     ; |Lab9|Q0                                     ; pin_out          ;
; |Lab9|inst9                                  ; |Lab9|inst9                                  ; regout           ;
; |Lab9|IR2                                    ; |Lab9|IR2                                    ; pin_out          ;
; |Lab9|inst6                                  ; |Lab9|inst6                                  ; regout           ;
; |Lab9|IRLD                                   ; |Lab9|IRLD                                   ; pin_out          ;
; |Lab9|I2                                     ; |Lab9|I2                                     ; out              ;
; |Lab9|IR1                                    ; |Lab9|IR1                                    ; pin_out          ;
; |Lab9|inst1                                  ; |Lab9|inst1                                  ; regout           ;
; |Lab9|I1                                     ; |Lab9|I1                                     ; out              ;
; |Lab9|IR0                                    ; |Lab9|IR0                                    ; pin_out          ;
; |Lab9|inst2                                  ; |Lab9|inst2                                  ; regout           ;
; |Lab9|I0                                     ; |Lab9|I0                                     ; out              ;
; |Lab9|REGA1                                  ; |Lab9|REGA1                                  ; pin_out          ;
; |Lab9|REGA0                                  ; |Lab9|REGA0                                  ; pin_out          ;
; |Lab9|PCLD                                   ; |Lab9|PCLD                                   ; pin_out          ;
; |Lab9|PCINC                                  ; |Lab9|PCINC                                  ; pin_out          ;
; |Lab9|PC3                                    ; |Lab9|PC3                                    ; pin_out          ;
; |Lab9|PC2                                    ; |Lab9|PC2                                    ; pin_out          ;
; |Lab9|PC1                                    ; |Lab9|PC1                                    ; pin_out          ;
; |Lab9|PC0                                    ; |Lab9|PC0                                    ; pin_out          ;
; |Lab9|PC:inst28|inst1                        ; |Lab9|PC:inst28|inst1                        ; regout           ;
; |Lab9|PC:inst28|inst3                        ; |Lab9|PC:inst28|inst3                        ; regout           ;
; |Lab9|PC:inst28|inst4                        ; |Lab9|PC:inst28|inst4                        ; regout           ;
; |Lab9|PC:inst28|inst2                        ; |Lab9|PC:inst28|inst2                        ; regout           ;
; |Lab9|PC:inst28|MUX_41a:inst12|Y~1           ; |Lab9|PC:inst28|MUX_41a:inst12|Y~1           ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst12|Y~3           ; |Lab9|PC:inst28|MUX_41a:inst12|Y~3           ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst12|Y~4           ; |Lab9|PC:inst28|MUX_41a:inst12|Y~4           ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst12|Y~5           ; |Lab9|PC:inst28|MUX_41a:inst12|Y~5           ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst12|Y~6           ; |Lab9|PC:inst28|MUX_41a:inst12|Y~6           ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst12|Y~7           ; |Lab9|PC:inst28|MUX_41a:inst12|Y~7           ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst12|Y~8           ; |Lab9|PC:inst28|MUX_41a:inst12|Y~8           ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst12|Y~9           ; |Lab9|PC:inst28|MUX_41a:inst12|Y~9           ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst12|Y~10          ; |Lab9|PC:inst28|MUX_41a:inst12|Y~10          ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst12|Y             ; |Lab9|PC:inst28|MUX_41a:inst12|Y             ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst11|Y~1           ; |Lab9|PC:inst28|MUX_41a:inst11|Y~1           ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst11|Y~3           ; |Lab9|PC:inst28|MUX_41a:inst11|Y~3           ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst11|Y~4           ; |Lab9|PC:inst28|MUX_41a:inst11|Y~4           ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst11|Y~5           ; |Lab9|PC:inst28|MUX_41a:inst11|Y~5           ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst11|Y~6           ; |Lab9|PC:inst28|MUX_41a:inst11|Y~6           ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst11|Y~7           ; |Lab9|PC:inst28|MUX_41a:inst11|Y~7           ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst11|Y~8           ; |Lab9|PC:inst28|MUX_41a:inst11|Y~8           ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst11|Y~9           ; |Lab9|PC:inst28|MUX_41a:inst11|Y~9           ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst11|Y~10          ; |Lab9|PC:inst28|MUX_41a:inst11|Y~10          ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst11|Y             ; |Lab9|PC:inst28|MUX_41a:inst11|Y             ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst13|Y~1           ; |Lab9|PC:inst28|MUX_41a:inst13|Y~1           ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst13|Y~3           ; |Lab9|PC:inst28|MUX_41a:inst13|Y~3           ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst13|Y~4           ; |Lab9|PC:inst28|MUX_41a:inst13|Y~4           ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst13|Y~5           ; |Lab9|PC:inst28|MUX_41a:inst13|Y~5           ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst13|Y~6           ; |Lab9|PC:inst28|MUX_41a:inst13|Y~6           ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst13|Y~7           ; |Lab9|PC:inst28|MUX_41a:inst13|Y~7           ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst13|Y~8           ; |Lab9|PC:inst28|MUX_41a:inst13|Y~8           ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst13|Y~9           ; |Lab9|PC:inst28|MUX_41a:inst13|Y~9           ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst13|Y~10          ; |Lab9|PC:inst28|MUX_41a:inst13|Y~10          ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst13|Y             ; |Lab9|PC:inst28|MUX_41a:inst13|Y             ; out0             ;
; |Lab9|PC:inst28|74283:inst|p74283:sub|137    ; |Lab9|PC:inst28|74283:inst|p74283:sub|137    ; out0             ;
; |Lab9|PC:inst28|74283:inst|p74283:sub|8      ; |Lab9|PC:inst28|74283:inst|p74283:sub|8      ; out0             ;
; |Lab9|PC:inst28|74283:inst|p74283:sub|150    ; |Lab9|PC:inst28|74283:inst|p74283:sub|150    ; out0             ;
; |Lab9|PC:inst28|74283:inst|p74283:sub|34     ; |Lab9|PC:inst28|74283:inst|p74283:sub|34     ; out0             ;
; |Lab9|PC:inst28|74283:inst|p74283:sub|32     ; |Lab9|PC:inst28|74283:inst|p74283:sub|32     ; out0             ;
; |Lab9|PC:inst28|74283:inst|p74283:sub|154    ; |Lab9|PC:inst28|74283:inst|p74283:sub|154    ; out0             ;
; |Lab9|PC:inst28|74283:inst|p74283:sub|50     ; |Lab9|PC:inst28|74283:inst|p74283:sub|50     ; out0             ;
; |Lab9|PC:inst28|74283:inst|p74283:sub|42     ; |Lab9|PC:inst28|74283:inst|p74283:sub|42     ; out0             ;
; |Lab9|PC:inst28|74283:inst|p74283:sub|159    ; |Lab9|PC:inst28|74283:inst|p74283:sub|159    ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst8|Y~1            ; |Lab9|PC:inst28|MUX_41a:inst8|Y~1            ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst8|Y~3            ; |Lab9|PC:inst28|MUX_41a:inst8|Y~3            ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst8|Y~6            ; |Lab9|PC:inst28|MUX_41a:inst8|Y~6            ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst8|Y~7            ; |Lab9|PC:inst28|MUX_41a:inst8|Y~7            ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst8|Y~8            ; |Lab9|PC:inst28|MUX_41a:inst8|Y~8            ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst8|Y~9            ; |Lab9|PC:inst28|MUX_41a:inst8|Y~9            ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst8|Y~10           ; |Lab9|PC:inst28|MUX_41a:inst8|Y~10           ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst8|Y              ; |Lab9|PC:inst28|MUX_41a:inst8|Y              ; out0             ;
; |Lab9|21mux:inst4|5                          ; |Lab9|21mux:inst4|5                          ; out0             ;
; |Lab9|21mux:inst4|6                          ; |Lab9|21mux:inst4|6                          ; out0             ;
; |Lab9|21mux:inst4|7                          ; |Lab9|21mux:inst4|7                          ; out0             ;
; |Lab9|21mux:inst3|5                          ; |Lab9|21mux:inst3|5                          ; out0             ;
; |Lab9|21mux:inst3|6                          ; |Lab9|21mux:inst3|6                          ; out0             ;
; |Lab9|21mux:inst3|7                          ; |Lab9|21mux:inst3|7                          ; out0             ;
; |Lab9|21mux:inst7|5                          ; |Lab9|21mux:inst7|5                          ; out0             ;
; |Lab9|21mux:inst7|6                          ; |Lab9|21mux:inst7|6                          ; out0             ;
; |Lab9|21mux:inst7|7                          ; |Lab9|21mux:inst7|7                          ; out0             ;
; |Lab9|controller:inst33|MSA1~2               ; |Lab9|controller:inst33|MSA1~2               ; out0             ;
; |Lab9|controller:inst33|MSA1~3               ; |Lab9|controller:inst33|MSA1~3               ; out0             ;
; |Lab9|controller:inst33|MSA1~5               ; |Lab9|controller:inst33|MSA1~5               ; out0             ;
; |Lab9|controller:inst33|MSA1~6               ; |Lab9|controller:inst33|MSA1~6               ; out0             ;
; |Lab9|controller:inst33|MSA1~8               ; |Lab9|controller:inst33|MSA1~8               ; out0             ;
; |Lab9|controller:inst33|MSA1~10              ; |Lab9|controller:inst33|MSA1~10              ; out0             ;
; |Lab9|controller:inst33|MSA1~11              ; |Lab9|controller:inst33|MSA1~11              ; out0             ;
; |Lab9|controller:inst33|MSA1~13              ; |Lab9|controller:inst33|MSA1~13              ; out0             ;
; |Lab9|controller:inst33|MSA1                 ; |Lab9|controller:inst33|MSA1                 ; out0             ;
; |Lab9|controller:inst33|MSA0~0               ; |Lab9|controller:inst33|MSA0~0               ; out0             ;
; |Lab9|controller:inst33|MSA0                 ; |Lab9|controller:inst33|MSA0                 ; out0             ;
; |Lab9|controller:inst33|MSB1~0               ; |Lab9|controller:inst33|MSB1~0               ; out0             ;
; |Lab9|controller:inst33|MSB1~2               ; |Lab9|controller:inst33|MSB1~2               ; out0             ;
; |Lab9|controller:inst33|MSB1~3               ; |Lab9|controller:inst33|MSB1~3               ; out0             ;
; |Lab9|controller:inst33|MSB1~4               ; |Lab9|controller:inst33|MSB1~4               ; out0             ;
; |Lab9|controller:inst33|MSB1~5               ; |Lab9|controller:inst33|MSB1~5               ; out0             ;
; |Lab9|controller:inst33|MSB1                 ; |Lab9|controller:inst33|MSB1                 ; out0             ;
; |Lab9|controller:inst33|MSB0~0               ; |Lab9|controller:inst33|MSB0~0               ; out0             ;
; |Lab9|controller:inst33|MSB0~1               ; |Lab9|controller:inst33|MSB0~1               ; out0             ;
; |Lab9|controller:inst33|MSB0                 ; |Lab9|controller:inst33|MSB0                 ; out0             ;
; |Lab9|controller:inst33|MSC1~0               ; |Lab9|controller:inst33|MSC1~0               ; out0             ;
; |Lab9|controller:inst33|MSC0~0               ; |Lab9|controller:inst33|MSC0~0               ; out0             ;
; |Lab9|controller:inst33|MSC0~1               ; |Lab9|controller:inst33|MSC0~1               ; out0             ;
; |Lab9|controller:inst33|MSC0                 ; |Lab9|controller:inst33|MSC0                 ; out0             ;
; |Lab9|controller:inst33|IRLD                 ; |Lab9|controller:inst33|IRLD                 ; out0             ;
; |Lab9|controller:inst33|PCINC                ; |Lab9|controller:inst33|PCINC                ; out0             ;
; |Lab9|controller:inst33|PCLD~0               ; |Lab9|controller:inst33|PCLD~0               ; out0             ;
; |Lab9|controller:inst33|PCLD                 ; |Lab9|controller:inst33|PCLD                 ; out0             ;
; |Lab9|controller:inst33|Q2N~0                ; |Lab9|controller:inst33|Q2N~0                ; out0             ;
; |Lab9|controller:inst33|Q2N~1                ; |Lab9|controller:inst33|Q2N~1                ; out0             ;
; |Lab9|controller:inst33|Q2N                  ; |Lab9|controller:inst33|Q2N                  ; out0             ;
; |Lab9|controller:inst33|Q1N~1                ; |Lab9|controller:inst33|Q1N~1                ; out0             ;
; |Lab9|controller:inst33|Q1N~2                ; |Lab9|controller:inst33|Q1N~2                ; out0             ;
; |Lab9|controller:inst33|Q1N                  ; |Lab9|controller:inst33|Q1N                  ; out0             ;
; |Lab9|controller:inst33|Q0N                  ; |Lab9|controller:inst33|Q0N                  ; out0             ;
; |Lab9|Part2:inst|inst32                      ; |Lab9|Part2:inst|inst32                      ; regout           ;
; |Lab9|Part2:inst|inst33                      ; |Lab9|Part2:inst|inst33                      ; regout           ;
; |Lab9|Part2:inst|74283:inst58|p74283:sub|37  ; |Lab9|Part2:inst|74283:inst58|p74283:sub|37  ; out0             ;
; |Lab9|Part2:inst|74283:inst58|p74283:sub|19  ; |Lab9|Part2:inst|74283:inst58|p74283:sub|19  ; out0             ;
; |Lab9|Part2:inst|74283:inst58|p74283:sub|8   ; |Lab9|Part2:inst|74283:inst58|p74283:sub|8   ; out0             ;
; |Lab9|Part2:inst|74283:inst58|p74283:sub|9   ; |Lab9|Part2:inst|74283:inst58|p74283:sub|9   ; out0             ;
; |Lab9|Part2:inst|74283:inst58|p74283:sub|5   ; |Lab9|Part2:inst|74283:inst58|p74283:sub|5   ; out0             ;
; |Lab9|Part2:inst|74283:inst58|p74283:sub|34  ; |Lab9|Part2:inst|74283:inst58|p74283:sub|34  ; out0             ;
; |Lab9|Part2:inst|74283:inst58|p74283:sub|143 ; |Lab9|Part2:inst|74283:inst58|p74283:sub|143 ; out0             ;
; |Lab9|Part2:inst|74283:inst58|p74283:sub|50  ; |Lab9|Part2:inst|74283:inst58|p74283:sub|50  ; out0             ;
; |Lab9|Part2:inst|74283:inst58|p74283:sub|145 ; |Lab9|Part2:inst|74283:inst58|p74283:sub|145 ; out0             ;
; |Lab9|Part2:inst|74283:inst58|p74283:sub|42  ; |Lab9|Part2:inst|74283:inst58|p74283:sub|42  ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst37|Y~1          ; |Lab9|Part2:inst|MUX_41a:inst37|Y~1          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst37|Y~3          ; |Lab9|Part2:inst|MUX_41a:inst37|Y~3          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst37|Y~6          ; |Lab9|Part2:inst|MUX_41a:inst37|Y~6          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst37|Y~9          ; |Lab9|Part2:inst|MUX_41a:inst37|Y~9          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst37|Y~10         ; |Lab9|Part2:inst|MUX_41a:inst37|Y~10         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst37|Y            ; |Lab9|Part2:inst|MUX_41a:inst37|Y            ; out0             ;
; |Lab9|Part2:inst|74151:inst62|p74151:sub|23  ; |Lab9|Part2:inst|74151:inst62|p74151:sub|23  ; out0             ;
; |Lab9|Part2:inst|74151:inst62|p74151:sub|24  ; |Lab9|Part2:inst|74151:inst62|p74151:sub|24  ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst29|Y~1          ; |Lab9|Part2:inst|MUX_41a:inst29|Y~1          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst29|Y~3          ; |Lab9|Part2:inst|MUX_41a:inst29|Y~3          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst29|Y~4          ; |Lab9|Part2:inst|MUX_41a:inst29|Y~4          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst29|Y~5          ; |Lab9|Part2:inst|MUX_41a:inst29|Y~5          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst29|Y~6          ; |Lab9|Part2:inst|MUX_41a:inst29|Y~6          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst29|Y~9          ; |Lab9|Part2:inst|MUX_41a:inst29|Y~9          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst29|Y            ; |Lab9|Part2:inst|MUX_41a:inst29|Y            ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst36|Y~1          ; |Lab9|Part2:inst|MUX_41a:inst36|Y~1          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst36|Y~3          ; |Lab9|Part2:inst|MUX_41a:inst36|Y~3          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst36|Y~4          ; |Lab9|Part2:inst|MUX_41a:inst36|Y~4          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst36|Y~5          ; |Lab9|Part2:inst|MUX_41a:inst36|Y~5          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst36|Y~6          ; |Lab9|Part2:inst|MUX_41a:inst36|Y~6          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst36|Y~10         ; |Lab9|Part2:inst|MUX_41a:inst36|Y~10         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst36|Y~11         ; |Lab9|Part2:inst|MUX_41a:inst36|Y~11         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst36|Y            ; |Lab9|Part2:inst|MUX_41a:inst36|Y            ; out0             ;
; |Lab9|Part2:inst|74151:inst61|p74151:sub|23  ; |Lab9|Part2:inst|74151:inst61|p74151:sub|23  ; out0             ;
; |Lab9|Part2:inst|74151:inst61|p74151:sub|25  ; |Lab9|Part2:inst|74151:inst61|p74151:sub|25  ; out0             ;
; |Lab9|Part2:inst|74151:inst61|p74151:sub|24  ; |Lab9|Part2:inst|74151:inst61|p74151:sub|24  ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst28|Y~1          ; |Lab9|Part2:inst|MUX_41a:inst28|Y~1          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst28|Y~3          ; |Lab9|Part2:inst|MUX_41a:inst28|Y~3          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst28|Y~4          ; |Lab9|Part2:inst|MUX_41a:inst28|Y~4          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst28|Y~5          ; |Lab9|Part2:inst|MUX_41a:inst28|Y~5          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst28|Y~6          ; |Lab9|Part2:inst|MUX_41a:inst28|Y~6          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst28|Y~7          ; |Lab9|Part2:inst|MUX_41a:inst28|Y~7          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst28|Y~9          ; |Lab9|Part2:inst|MUX_41a:inst28|Y~9          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst28|Y~10         ; |Lab9|Part2:inst|MUX_41a:inst28|Y~10         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst28|Y~11         ; |Lab9|Part2:inst|MUX_41a:inst28|Y~11         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst28|Y            ; |Lab9|Part2:inst|MUX_41a:inst28|Y            ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst35|Y~1          ; |Lab9|Part2:inst|MUX_41a:inst35|Y~1          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst35|Y~3          ; |Lab9|Part2:inst|MUX_41a:inst35|Y~3          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst35|Y~6          ; |Lab9|Part2:inst|MUX_41a:inst35|Y~6          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst35|Y~9          ; |Lab9|Part2:inst|MUX_41a:inst35|Y~9          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst35|Y~10         ; |Lab9|Part2:inst|MUX_41a:inst35|Y~10         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst35|Y            ; |Lab9|Part2:inst|MUX_41a:inst35|Y            ; out0             ;
; |Lab9|Part2:inst|74151:inst60|p74151:sub|23  ; |Lab9|Part2:inst|74151:inst60|p74151:sub|23  ; out0             ;
; |Lab9|Part2:inst|74151:inst60|p74151:sub|25  ; |Lab9|Part2:inst|74151:inst60|p74151:sub|25  ; out0             ;
; |Lab9|Part2:inst|74151:inst60|p74151:sub|24  ; |Lab9|Part2:inst|74151:inst60|p74151:sub|24  ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst27|Y~1          ; |Lab9|Part2:inst|MUX_41a:inst27|Y~1          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst27|Y~3          ; |Lab9|Part2:inst|MUX_41a:inst27|Y~3          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst27|Y~4          ; |Lab9|Part2:inst|MUX_41a:inst27|Y~4          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst27|Y~5          ; |Lab9|Part2:inst|MUX_41a:inst27|Y~5          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst27|Y~6          ; |Lab9|Part2:inst|MUX_41a:inst27|Y~6          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst27|Y~9          ; |Lab9|Part2:inst|MUX_41a:inst27|Y~9          ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst27|Y~10         ; |Lab9|Part2:inst|MUX_41a:inst27|Y~10         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst27|Y~11         ; |Lab9|Part2:inst|MUX_41a:inst27|Y~11         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst27|Y            ; |Lab9|Part2:inst|MUX_41a:inst27|Y            ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst34|Y~10         ; |Lab9|Part2:inst|MUX_41a:inst34|Y~10         ; out0             ;
; |Lab9|Part2:inst|74151:inst59|p74151:sub|23  ; |Lab9|Part2:inst|74151:inst59|p74151:sub|23  ; out0             ;
; |Lab9|Part2:inst|74151:inst59|p74151:sub|24  ; |Lab9|Part2:inst|74151:inst59|p74151:sub|24  ; out0             ;
+----------------------------------------------+----------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                     ;
+---------------------------------------------+---------------------------------------------+------------------+
; Node Name                                   ; Output Port Name                            ; Output Port Type ;
+---------------------------------------------+---------------------------------------------+------------------+
; |Lab9|REGA3                                 ; |Lab9|REGA3                                 ; pin_out          ;
; |Lab9|I3                                    ; |Lab9|I3                                    ; out              ;
; |Lab9|CLR                                   ; |Lab9|CLR                                   ; out              ;
; |Lab9|REGB3                                 ; |Lab9|REGB3                                 ; pin_out          ;
; |Lab9|REGB2                                 ; |Lab9|REGB2                                 ; pin_out          ;
; |Lab9|REGB0                                 ; |Lab9|REGB0                                 ; pin_out          ;
; |Lab9|PC:inst28|MUX_41a:inst12|Y~11         ; |Lab9|PC:inst28|MUX_41a:inst12|Y~11         ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst11|Y~11         ; |Lab9|PC:inst28|MUX_41a:inst11|Y~11         ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst13|Y~11         ; |Lab9|PC:inst28|MUX_41a:inst13|Y~11         ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst8|Y~4           ; |Lab9|PC:inst28|MUX_41a:inst8|Y~4           ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst8|Y~5           ; |Lab9|PC:inst28|MUX_41a:inst8|Y~5           ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst8|Y~11          ; |Lab9|PC:inst28|MUX_41a:inst8|Y~11          ; out0             ;
; |Lab9|controller:inst33|MSA1~12             ; |Lab9|controller:inst33|MSA1~12             ; out0             ;
; |Lab9|controller:inst33|MSB1~6              ; |Lab9|controller:inst33|MSB1~6              ; out0             ;
; |Lab9|controller:inst33|MSC1                ; |Lab9|controller:inst33|MSC1                ; out0             ;
; |Lab9|controller:inst33|Q1N~0               ; |Lab9|controller:inst33|Q1N~0               ; out0             ;
; |Lab9|controller:inst33|Q0N~0               ; |Lab9|controller:inst33|Q0N~0               ; out0             ;
; |Lab9|Part2:inst|inst30                     ; |Lab9|Part2:inst|inst30                     ; regout           ;
; |Lab9|Part2:inst|inst38                     ; |Lab9|Part2:inst|inst38                     ; regout           ;
; |Lab9|Part2:inst|inst39                     ; |Lab9|Part2:inst|inst39                     ; regout           ;
; |Lab9|Part2:inst|inst41                     ; |Lab9|Part2:inst|inst41                     ; regout           ;
; |Lab9|Part2:inst|74283:inst58|p74283:sub|18 ; |Lab9|Part2:inst|74283:inst58|p74283:sub|18 ; out0             ;
; |Lab9|Part2:inst|74283:inst58|p74283:sub|32 ; |Lab9|Part2:inst|74283:inst58|p74283:sub|32 ; out0             ;
; |Lab9|Part2:inst|74283:inst58|p74283:sub|24 ; |Lab9|Part2:inst|74283:inst58|p74283:sub|24 ; out0             ;
; |Lab9|Part2:inst|74283:inst58|p74283:sub|49 ; |Lab9|Part2:inst|74283:inst58|p74283:sub|49 ; out0             ;
; |Lab9|Part2:inst|74283:inst58|p74283:sub|54 ; |Lab9|Part2:inst|74283:inst58|p74283:sub|54 ; out0             ;
; |Lab9|Part2:inst|74283:inst58|p74283:sub|53 ; |Lab9|Part2:inst|74283:inst58|p74283:sub|53 ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst37|Y~4         ; |Lab9|Part2:inst|MUX_41a:inst37|Y~4         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst37|Y~5         ; |Lab9|Part2:inst|MUX_41a:inst37|Y~5         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst37|Y~7         ; |Lab9|Part2:inst|MUX_41a:inst37|Y~7         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst37|Y~8         ; |Lab9|Part2:inst|MUX_41a:inst37|Y~8         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst37|Y~11        ; |Lab9|Part2:inst|MUX_41a:inst37|Y~11        ; out0             ;
; |Lab9|Part2:inst|74151:inst62|p74151:sub|27 ; |Lab9|Part2:inst|74151:inst62|p74151:sub|27 ; out0             ;
; |Lab9|Part2:inst|74151:inst62|p74151:sub|26 ; |Lab9|Part2:inst|74151:inst62|p74151:sub|26 ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst29|Y~7         ; |Lab9|Part2:inst|MUX_41a:inst29|Y~7         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst29|Y~8         ; |Lab9|Part2:inst|MUX_41a:inst29|Y~8         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst29|Y~10        ; |Lab9|Part2:inst|MUX_41a:inst29|Y~10        ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst29|Y~11        ; |Lab9|Part2:inst|MUX_41a:inst29|Y~11        ; out0             ;
; |Lab9|Part2:inst|74151:inst61|p74151:sub|27 ; |Lab9|Part2:inst|74151:inst61|p74151:sub|27 ; out0             ;
; |Lab9|Part2:inst|74151:inst61|p74151:sub|26 ; |Lab9|Part2:inst|74151:inst61|p74151:sub|26 ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst28|Y~8         ; |Lab9|Part2:inst|MUX_41a:inst28|Y~8         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst35|Y~4         ; |Lab9|Part2:inst|MUX_41a:inst35|Y~4         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst35|Y~5         ; |Lab9|Part2:inst|MUX_41a:inst35|Y~5         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst35|Y~7         ; |Lab9|Part2:inst|MUX_41a:inst35|Y~7         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst35|Y~8         ; |Lab9|Part2:inst|MUX_41a:inst35|Y~8         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst35|Y~11        ; |Lab9|Part2:inst|MUX_41a:inst35|Y~11        ; out0             ;
; |Lab9|Part2:inst|74151:inst60|p74151:sub|27 ; |Lab9|Part2:inst|74151:inst60|p74151:sub|27 ; out0             ;
; |Lab9|Part2:inst|74151:inst60|p74151:sub|26 ; |Lab9|Part2:inst|74151:inst60|p74151:sub|26 ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst27|Y~7         ; |Lab9|Part2:inst|MUX_41a:inst27|Y~7         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst27|Y~8         ; |Lab9|Part2:inst|MUX_41a:inst27|Y~8         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst34|Y~1         ; |Lab9|Part2:inst|MUX_41a:inst34|Y~1         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst34|Y~3         ; |Lab9|Part2:inst|MUX_41a:inst34|Y~3         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst34|Y~4         ; |Lab9|Part2:inst|MUX_41a:inst34|Y~4         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst34|Y~5         ; |Lab9|Part2:inst|MUX_41a:inst34|Y~5         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst34|Y~6         ; |Lab9|Part2:inst|MUX_41a:inst34|Y~6         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst34|Y~7         ; |Lab9|Part2:inst|MUX_41a:inst34|Y~7         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst34|Y~8         ; |Lab9|Part2:inst|MUX_41a:inst34|Y~8         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst34|Y~9         ; |Lab9|Part2:inst|MUX_41a:inst34|Y~9         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst34|Y~11        ; |Lab9|Part2:inst|MUX_41a:inst34|Y~11        ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst34|Y           ; |Lab9|Part2:inst|MUX_41a:inst34|Y           ; out0             ;
; |Lab9|Part2:inst|74151:inst59|p74151:sub|27 ; |Lab9|Part2:inst|74151:inst59|p74151:sub|27 ; out0             ;
; |Lab9|Part2:inst|74151:inst59|p74151:sub|25 ; |Lab9|Part2:inst|74151:inst59|p74151:sub|25 ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst26|Y~1         ; |Lab9|Part2:inst|MUX_41a:inst26|Y~1         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst26|Y~3         ; |Lab9|Part2:inst|MUX_41a:inst26|Y~3         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst26|Y~4         ; |Lab9|Part2:inst|MUX_41a:inst26|Y~4         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst26|Y~5         ; |Lab9|Part2:inst|MUX_41a:inst26|Y~5         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst26|Y~6         ; |Lab9|Part2:inst|MUX_41a:inst26|Y~6         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst26|Y~7         ; |Lab9|Part2:inst|MUX_41a:inst26|Y~7         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst26|Y~8         ; |Lab9|Part2:inst|MUX_41a:inst26|Y~8         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst26|Y~9         ; |Lab9|Part2:inst|MUX_41a:inst26|Y~9         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst26|Y~10        ; |Lab9|Part2:inst|MUX_41a:inst26|Y~10        ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst26|Y~11        ; |Lab9|Part2:inst|MUX_41a:inst26|Y~11        ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst26|Y           ; |Lab9|Part2:inst|MUX_41a:inst26|Y           ; out0             ;
+---------------------------------------------+---------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                     ;
+---------------------------------------------+---------------------------------------------+------------------+
; Node Name                                   ; Output Port Name                            ; Output Port Type ;
+---------------------------------------------+---------------------------------------------+------------------+
; |Lab9|REGA3                                 ; |Lab9|REGA3                                 ; pin_out          ;
; |Lab9|I3                                    ; |Lab9|I3                                    ; out              ;
; |Lab9|CLR                                   ; |Lab9|CLR                                   ; out              ;
; |Lab9|REGA2                                 ; |Lab9|REGA2                                 ; pin_out          ;
; |Lab9|REGB3                                 ; |Lab9|REGB3                                 ; pin_out          ;
; |Lab9|REGB2                                 ; |Lab9|REGB2                                 ; pin_out          ;
; |Lab9|REGB1                                 ; |Lab9|REGB1                                 ; pin_out          ;
; |Lab9|REGB0                                 ; |Lab9|REGB0                                 ; pin_out          ;
; |Lab9|PC:inst28|MUX_41a:inst12|Y~11         ; |Lab9|PC:inst28|MUX_41a:inst12|Y~11         ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst11|Y~11         ; |Lab9|PC:inst28|MUX_41a:inst11|Y~11         ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst13|Y~11         ; |Lab9|PC:inst28|MUX_41a:inst13|Y~11         ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst8|Y~4           ; |Lab9|PC:inst28|MUX_41a:inst8|Y~4           ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst8|Y~5           ; |Lab9|PC:inst28|MUX_41a:inst8|Y~5           ; out0             ;
; |Lab9|PC:inst28|MUX_41a:inst8|Y~11          ; |Lab9|PC:inst28|MUX_41a:inst8|Y~11          ; out0             ;
; |Lab9|controller:inst33|MSA1~12             ; |Lab9|controller:inst33|MSA1~12             ; out0             ;
; |Lab9|controller:inst33|MSB1~6              ; |Lab9|controller:inst33|MSB1~6              ; out0             ;
; |Lab9|controller:inst33|MSC1                ; |Lab9|controller:inst33|MSC1                ; out0             ;
; |Lab9|controller:inst33|Q1N~0               ; |Lab9|controller:inst33|Q1N~0               ; out0             ;
; |Lab9|controller:inst33|Q0N~0               ; |Lab9|controller:inst33|Q0N~0               ; out0             ;
; |Lab9|Part2:inst|inst30                     ; |Lab9|Part2:inst|inst30                     ; regout           ;
; |Lab9|Part2:inst|inst38                     ; |Lab9|Part2:inst|inst38                     ; regout           ;
; |Lab9|Part2:inst|inst31                     ; |Lab9|Part2:inst|inst31                     ; regout           ;
; |Lab9|Part2:inst|inst39                     ; |Lab9|Part2:inst|inst39                     ; regout           ;
; |Lab9|Part2:inst|inst40                     ; |Lab9|Part2:inst|inst40                     ; regout           ;
; |Lab9|Part2:inst|inst41                     ; |Lab9|Part2:inst|inst41                     ; regout           ;
; |Lab9|Part2:inst|74283:inst58|p74283:sub|18 ; |Lab9|Part2:inst|74283:inst58|p74283:sub|18 ; out0             ;
; |Lab9|Part2:inst|74283:inst58|p74283:sub|3  ; |Lab9|Part2:inst|74283:inst58|p74283:sub|3  ; out0             ;
; |Lab9|Part2:inst|74283:inst58|p74283:sub|32 ; |Lab9|Part2:inst|74283:inst58|p74283:sub|32 ; out0             ;
; |Lab9|Part2:inst|74283:inst58|p74283:sub|35 ; |Lab9|Part2:inst|74283:inst58|p74283:sub|35 ; out0             ;
; |Lab9|Part2:inst|74283:inst58|p74283:sub|25 ; |Lab9|Part2:inst|74283:inst58|p74283:sub|25 ; out0             ;
; |Lab9|Part2:inst|74283:inst58|p74283:sub|24 ; |Lab9|Part2:inst|74283:inst58|p74283:sub|24 ; out0             ;
; |Lab9|Part2:inst|74283:inst58|p74283:sub|49 ; |Lab9|Part2:inst|74283:inst58|p74283:sub|49 ; out0             ;
; |Lab9|Part2:inst|74283:inst58|p74283:sub|54 ; |Lab9|Part2:inst|74283:inst58|p74283:sub|54 ; out0             ;
; |Lab9|Part2:inst|74283:inst58|p74283:sub|53 ; |Lab9|Part2:inst|74283:inst58|p74283:sub|53 ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst37|Y~4         ; |Lab9|Part2:inst|MUX_41a:inst37|Y~4         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst37|Y~5         ; |Lab9|Part2:inst|MUX_41a:inst37|Y~5         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst37|Y~7         ; |Lab9|Part2:inst|MUX_41a:inst37|Y~7         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst37|Y~8         ; |Lab9|Part2:inst|MUX_41a:inst37|Y~8         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst37|Y~11        ; |Lab9|Part2:inst|MUX_41a:inst37|Y~11        ; out0             ;
; |Lab9|Part2:inst|74151:inst62|p74151:sub|27 ; |Lab9|Part2:inst|74151:inst62|p74151:sub|27 ; out0             ;
; |Lab9|Part2:inst|74151:inst62|p74151:sub|26 ; |Lab9|Part2:inst|74151:inst62|p74151:sub|26 ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst29|Y~7         ; |Lab9|Part2:inst|MUX_41a:inst29|Y~7         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst29|Y~8         ; |Lab9|Part2:inst|MUX_41a:inst29|Y~8         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst29|Y~10        ; |Lab9|Part2:inst|MUX_41a:inst29|Y~10        ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst29|Y~11        ; |Lab9|Part2:inst|MUX_41a:inst29|Y~11        ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst36|Y~7         ; |Lab9|Part2:inst|MUX_41a:inst36|Y~7         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst36|Y~8         ; |Lab9|Part2:inst|MUX_41a:inst36|Y~8         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst36|Y~9         ; |Lab9|Part2:inst|MUX_41a:inst36|Y~9         ; out0             ;
; |Lab9|Part2:inst|74151:inst61|p74151:sub|27 ; |Lab9|Part2:inst|74151:inst61|p74151:sub|27 ; out0             ;
; |Lab9|Part2:inst|74151:inst61|p74151:sub|26 ; |Lab9|Part2:inst|74151:inst61|p74151:sub|26 ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst28|Y~8         ; |Lab9|Part2:inst|MUX_41a:inst28|Y~8         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst35|Y~4         ; |Lab9|Part2:inst|MUX_41a:inst35|Y~4         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst35|Y~5         ; |Lab9|Part2:inst|MUX_41a:inst35|Y~5         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst35|Y~7         ; |Lab9|Part2:inst|MUX_41a:inst35|Y~7         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst35|Y~8         ; |Lab9|Part2:inst|MUX_41a:inst35|Y~8         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst35|Y~11        ; |Lab9|Part2:inst|MUX_41a:inst35|Y~11        ; out0             ;
; |Lab9|Part2:inst|74151:inst60|p74151:sub|27 ; |Lab9|Part2:inst|74151:inst60|p74151:sub|27 ; out0             ;
; |Lab9|Part2:inst|74151:inst60|p74151:sub|26 ; |Lab9|Part2:inst|74151:inst60|p74151:sub|26 ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst27|Y~7         ; |Lab9|Part2:inst|MUX_41a:inst27|Y~7         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst27|Y~8         ; |Lab9|Part2:inst|MUX_41a:inst27|Y~8         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst34|Y~1         ; |Lab9|Part2:inst|MUX_41a:inst34|Y~1         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst34|Y~3         ; |Lab9|Part2:inst|MUX_41a:inst34|Y~3         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst34|Y~4         ; |Lab9|Part2:inst|MUX_41a:inst34|Y~4         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst34|Y~5         ; |Lab9|Part2:inst|MUX_41a:inst34|Y~5         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst34|Y~6         ; |Lab9|Part2:inst|MUX_41a:inst34|Y~6         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst34|Y~7         ; |Lab9|Part2:inst|MUX_41a:inst34|Y~7         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst34|Y~8         ; |Lab9|Part2:inst|MUX_41a:inst34|Y~8         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst34|Y~9         ; |Lab9|Part2:inst|MUX_41a:inst34|Y~9         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst34|Y~11        ; |Lab9|Part2:inst|MUX_41a:inst34|Y~11        ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst34|Y           ; |Lab9|Part2:inst|MUX_41a:inst34|Y           ; out0             ;
; |Lab9|Part2:inst|74151:inst59|p74151:sub|27 ; |Lab9|Part2:inst|74151:inst59|p74151:sub|27 ; out0             ;
; |Lab9|Part2:inst|74151:inst59|p74151:sub|25 ; |Lab9|Part2:inst|74151:inst59|p74151:sub|25 ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst26|Y~1         ; |Lab9|Part2:inst|MUX_41a:inst26|Y~1         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst26|Y~3         ; |Lab9|Part2:inst|MUX_41a:inst26|Y~3         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst26|Y~4         ; |Lab9|Part2:inst|MUX_41a:inst26|Y~4         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst26|Y~5         ; |Lab9|Part2:inst|MUX_41a:inst26|Y~5         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst26|Y~6         ; |Lab9|Part2:inst|MUX_41a:inst26|Y~6         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst26|Y~7         ; |Lab9|Part2:inst|MUX_41a:inst26|Y~7         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst26|Y~8         ; |Lab9|Part2:inst|MUX_41a:inst26|Y~8         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst26|Y~9         ; |Lab9|Part2:inst|MUX_41a:inst26|Y~9         ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst26|Y~10        ; |Lab9|Part2:inst|MUX_41a:inst26|Y~10        ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst26|Y~11        ; |Lab9|Part2:inst|MUX_41a:inst26|Y~11        ; out0             ;
; |Lab9|Part2:inst|MUX_41a:inst26|Y           ; |Lab9|Part2:inst|MUX_41a:inst26|Y           ; out0             ;
+---------------------------------------------+---------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Apr 15 15:31:37 2016
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Lab9 -c Lab9
Info: Using vector source file "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 9/Lab9.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of Lab9.vwf called Lab9.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      69.49 %
Info: Number of transitions in simulation is 1161
Info: Vector file Lab9.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 153 megabytes
    Info: Processing ended: Fri Apr 15 15:31:37 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


