# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../fullAdder.srcs/sim_1/imports/hdl/halfAdder.vhd" \
"../../../../fullAdder.srcs/sim_1/imports/hdl/top_basys3.vhd" \
"../../../../src/hdl/top_basys3_tb.vhd" \

# Do not sort compile order
nosort
