// Seed: 3560068468
module module_0;
  wire id_2;
  tri1 id_3 = 1'b0;
  supply1 id_4 = 1;
  module_2 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_2,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_2,
      id_2,
      id_4,
      id_3,
      id_2,
      id_2,
      id_4,
      id_2,
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_4,
      id_2,
      id_2,
      id_2,
      id_2,
      id_4,
      id_2,
      id_2
  );
  wand id_5 = 1;
endmodule
module module_1 (
    input  tri0  id_0,
    output uwire id_1,
    output tri1  id_2
    , id_4
);
  assign id_4[1] = 1;
  not primCall (id_1, id_4);
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    access,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    module_2,
    id_33
);
  inout wire id_35;
  output wire id_34;
  output wire id_33;
  input wire id_32;
  inout wire id_31;
  inout wire id_30;
  output wire id_29;
  inout wire id_28;
  inout wire id_27;
  inout wire id_26;
  input wire id_25;
  output wire id_24;
  output wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  supply0 id_36 = 1'h0;
endmodule
