Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 91b9267eb12847098834f19c071e9069 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot rsa_core_testbench_behav xil_defaultlib.rsa_core_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.mod_mult [mod_mult_default]
Compiling architecture rtl of entity xil_defaultlib.mod_exp [mod_exp_default]
Compiling architecture rtl of entity xil_defaultlib.rsa_core [rsa_core_default]
Compiling architecture struct of entity xil_defaultlib.rsa_core_testbench
Built simulation snapshot rsa_core_testbench_behav
