OpenROAD 9f7714859944860f802c7c961ba83ab4ae83849f 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 16 thread(s).
read_liberty /home/pvc/openroad/Digital-PLL/openroad/OpenROAD-flow-scripts/flow/platforms/gf180/lib/gf180mcu_fd_sc_mcu7t5v0__ff_n40C_3v60.lib.gz
read_liberty ./results/gf180/pll_digital_pll_controller/base/digital_pll_controller_typ.lib
read_liberty ./results/gf180/pll_ring_osc2x13/base/ring_osc2x13_typ.lib
read_db ./results/gf180/pll/base/5_1_grt.odb
detailed_route -output_drc ./reports/gf180/pll/base/5_route_drc.rpt -output_maze ./results/gf180/pll/base/maze.log -disable_via_gen -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via4

Units:                2000
Number of layers:     11
Number of macros:     231
Number of vias:       80
Number of viarulegen: 18

[INFO DRT-0150] Reading design.

Design:                   digital_pll
Die area:                 ( 0 0 ) ( 1000000 1000000 )
Number of track patterns: 10
Number of DEF vias:       0
Number of components:     660
Number of terminals:      37
Number of snets:          2
Number of nets:           99

[INFO DRT-0167] List of default vias:
  Layer Via2
    default via: Via2_VH
  Layer Via3
    default via: Via3_HV
  Layer Via4
    default via: Via4_1_VH
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 12.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Poly2.
[INFO DRT-0024]   Complete CON.
[INFO DRT-0024]   Complete Metal1.
[INFO DRT-0024]   Complete Via1.
[INFO DRT-0024]   Complete Metal2.
[INFO DRT-0024]   Complete Via2.
[INFO DRT-0024]   Complete Metal3.
[INFO DRT-0024]   Complete Via3.
[INFO DRT-0024]   Complete Metal4.
[INFO DRT-0024]   Complete Via4.
[INFO DRT-0024]   Complete Metal5.
[INFO DRT-0033] Poly2 shape region query size = 0.
[INFO DRT-0033] CON shape region query size = 0.
[INFO DRT-0033] Metal1 shape region query size = 5494.
[INFO DRT-0033] Via1 shape region query size = 4319.
[INFO DRT-0033] Metal2 shape region query size = 2562.
[INFO DRT-0033] Via2 shape region query size = 8143.
[INFO DRT-0033] Metal3 shape region query size = 2562.
[INFO DRT-0033] Via3 shape region query size = 8143.
[INFO DRT-0033] Metal4 shape region query size = 1605.
[INFO DRT-0033] Via4 shape region query size = 2192.
[INFO DRT-0033] Metal5 shape region query size = 156.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 115 pins.
[INFO DRT-0081]   Complete 6 unique inst patterns.
[INFO DRT-0084]   Complete 35 groups.
#scanned instances     = 660
#unique  instances     = 12
#stdCellGenAp          = 36
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 28
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 72
#instTermValidViaApCnt = 0
#macroGenAp            = 372
#macroValidPlanarAp    = 372
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 181.96 (MB), peak = 181.96 (MB)

[INFO DRT-0157] Number of guides:     938

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 59 STEP 16800 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 59 STEP 16800 ;
[INFO DRT-0028]   Complete Poly2.
[INFO DRT-0028]   Complete CON.
[INFO DRT-0028]   Complete Metal1.
[INFO DRT-0028]   Complete Via1.
[INFO DRT-0028]   Complete Metal2.
[INFO DRT-0028]   Complete Via2.
[INFO DRT-0028]   Complete Metal3.
[INFO DRT-0028]   Complete Via3.
[INFO DRT-0028]   Complete Metal4.
[INFO DRT-0028]   Complete Via4.
[INFO DRT-0028]   Complete Metal5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Poly2 (guide).
[INFO DRT-0035]   Complete CON (guide).
[INFO DRT-0035]   Complete Metal1 (guide).
[INFO DRT-0035]   Complete Via1 (guide).
[INFO DRT-0035]   Complete Metal2 (guide).
[INFO DRT-0035]   Complete Via2 (guide).
[INFO DRT-0035]   Complete Metal3 (guide).
[INFO DRT-0035]   Complete Via3 (guide).
[INFO DRT-0035]   Complete Metal4 (guide).
[INFO DRT-0035]   Complete Via4 (guide).
[INFO DRT-0035]   Complete Metal5 (guide).
[INFO DRT-0036] Poly2 guide region query size = 0.
[INFO DRT-0036] CON guide region query size = 0.
[INFO DRT-0036] Metal1 guide region query size = 74.
[INFO DRT-0036] Via1 guide region query size = 0.
[INFO DRT-0036] Metal2 guide region query size = 97.
[INFO DRT-0036] Via2 guide region query size = 0.
[INFO DRT-0036] Metal3 guide region query size = 157.
[INFO DRT-0036] Via3 guide region query size = 0.
[INFO DRT-0036] Metal4 guide region query size = 208.
[INFO DRT-0036] Via4 guide region query size = 0.
[INFO DRT-0036] Metal5 guide region query size = 47.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 182.34 (MB), peak = 182.34 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 305 vertical wires in 2 frboxes and 278 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 40 vertical wires in 2 frboxes and 27 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 186.82 (MB), peak = 186.82 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 188.08 (MB), peak = 188.08 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 189.22 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 202.65 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 199.15 (MB).
    Completing 40% with 65 violations.
    elapsed time = 00:00:00, memory = 199.15 (MB).
    Completing 50% with 65 violations.
    elapsed time = 00:00:00, memory = 214.24 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:00, memory = 211.29 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:00, memory = 217.20 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:00, memory = 222.01 (MB).
    Completing 90% with 80 violations.
    elapsed time = 00:00:00, memory = 231.28 (MB).
    Completing 100% with 22 violations.
    elapsed time = 00:00:00, memory = 231.02 (MB).
[INFO DRT-0199]   Number of violations = 28.
Viol/Layer      Metal2 Metal3   Via3 Metal4 Metal5
Cut Spacing          0      0      1      0      0
Metal Spacing        0      2      0      1      6
Recheck              0      2      0      2      2
Short                2      0      1      2      7
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 500.62 (MB), peak = 542.63 (MB)
Total wire length = 31267 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 4135 um.
Total wire length on LAYER Metal3 = 11620 um.
Total wire length on LAYER Metal4 = 10325 um.
Total wire length on LAYER Metal5 = 5186 um.
Total number of vias = 507.
Up-via summary (total 507):

--------------
  Poly2      0
 Metal1     81
 Metal2    136
 Metal3    196
 Metal4     94
--------------
       507


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 28 violations.
    elapsed time = 00:00:00, memory = 500.62 (MB).
    Completing 20% with 28 violations.
    elapsed time = 00:00:00, memory = 503.71 (MB).
    Completing 30% with 28 violations.
    elapsed time = 00:00:00, memory = 505.26 (MB).
    Completing 40% with 26 violations.
    elapsed time = 00:00:00, memory = 510.93 (MB).
    Completing 50% with 26 violations.
    elapsed time = 00:00:00, memory = 511.18 (MB).
    Completing 60% with 26 violations.
    elapsed time = 00:00:00, memory = 511.44 (MB).
    Completing 70% with 26 violations.
    elapsed time = 00:00:00, memory = 512.73 (MB).
    Completing 80% with 26 violations.
    elapsed time = 00:00:00, memory = 514.27 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 515.05 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 515.30 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer      Metal2
Short                1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 557.31 (MB), peak = 557.31 (MB)
Total wire length = 31251 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 4154 um.
Total wire length on LAYER Metal3 = 11617 um.
Total wire length on LAYER Metal4 = 10297 um.
Total wire length on LAYER Metal5 = 5181 um.
Total number of vias = 498.
Up-via summary (total 498):

--------------
  Poly2      0
 Metal1     81
 Metal2    128
 Metal3    193
 Metal4     96
--------------
       498


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 557.31 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 557.31 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 561.18 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 561.18 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 561.18 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 561.18 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 561.18 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 561.18 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 561.18 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 561.18 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 506.21 (MB), peak = 561.18 (MB)
Total wire length = 31245 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 4120 um.
Total wire length on LAYER Metal3 = 11617 um.
Total wire length on LAYER Metal4 = 10333 um.
Total wire length on LAYER Metal5 = 5174 um.
Total number of vias = 495.
Up-via summary (total 495):

--------------
  Poly2      0
 Metal1     81
 Metal2    123
 Metal3    195
 Metal4     96
--------------
       495


[INFO DRT-0198] Complete detail routing.
Total wire length = 31245 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 4120 um.
Total wire length on LAYER Metal3 = 11617 um.
Total wire length on LAYER Metal4 = 10333 um.
Total wire length on LAYER Metal5 = 5174 um.
Total number of vias = 495.
Up-via summary (total 495):

--------------
  Poly2      0
 Metal1     81
 Metal2    123
 Metal3    195
 Metal4     96
--------------
       495


[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:01, memory = 506.21 (MB), peak = 561.18 (MB)

[INFO DRT-0180] Post processing.
[INFO GRT-0012] Found 0 antenna violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 0:02.21[h:]min:sec. CPU time: user 5.95 sys 0.55 (294%). Peak memory: 574644KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
5_2_route                          2            561 c52fd99e6a7fc411794d
