/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  reg [9:0] _02_;
  wire [29:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [10:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [3:0] celloutsig_0_3z;
  wire [14:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [3:0] celloutsig_1_0z;
  wire [15:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire [9:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [19:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = !(celloutsig_1_3z ? celloutsig_1_1z[0] : celloutsig_1_1z[14]);
  assign celloutsig_1_11z = !(celloutsig_1_0z[1] ? in_data[178] : celloutsig_1_8z);
  assign celloutsig_0_11z = !(celloutsig_0_0z[23] ? _00_ : _00_);
  assign celloutsig_0_24z = !(celloutsig_0_6z[1] ? celloutsig_0_18z[0] : celloutsig_0_2z[1]);
  assign celloutsig_0_32z = ~(celloutsig_0_24z ^ celloutsig_0_4z[7]);
  assign celloutsig_1_18z = ~(celloutsig_1_8z ^ celloutsig_1_12z);
  reg [2:0] _09_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _09_ <= 3'h0;
    else _09_ <= in_data[40:38];
  assign { _01_[2:1], _00_ } = _09_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _02_ <= 10'h000;
    else _02_ <= { celloutsig_0_4z[4:0], celloutsig_0_25z };
  assign celloutsig_1_6z = in_data[114:109] <= { in_data[127:124], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_16z[6:3], celloutsig_1_14z } <= { in_data[141:138], celloutsig_1_9z };
  assign celloutsig_0_7z = in_data[14:7] <= celloutsig_0_4z[7:0];
  assign celloutsig_0_22z = { celloutsig_0_12z[6:3], _01_[2:1], _00_, celloutsig_0_19z, celloutsig_0_7z } <= { celloutsig_0_12z[1], celloutsig_0_14z };
  assign celloutsig_1_9z = { celloutsig_1_0z[2:1], celloutsig_1_8z } || { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_14z = { celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_13z } || { celloutsig_1_10z[13:11], celloutsig_1_13z };
  assign celloutsig_0_12z = { celloutsig_0_1z[4:2], celloutsig_0_8z } % { 1'h1, celloutsig_0_1z[4:0], _01_[2:1], _00_ };
  assign celloutsig_0_1z = in_data[29:24] % { 1'h1, in_data[70:66] };
  assign celloutsig_0_0z = in_data[78] ? { in_data[87:79], 1'h1, in_data[77:58] } : { in_data[83:79], 1'h0, in_data[77:54] };
  assign celloutsig_0_14z = celloutsig_0_4z[6] ? { celloutsig_0_6z[10:2], celloutsig_0_11z } : celloutsig_0_0z[24:15];
  assign celloutsig_1_2z = celloutsig_1_1z[10:5] != in_data[141:136];
  assign celloutsig_1_12z = in_data[128:124] != { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_17z = celloutsig_0_14z[9:6] != celloutsig_0_10z[5:2];
  assign celloutsig_1_0z = in_data[176:173] | in_data[184:181];
  assign celloutsig_1_15z = celloutsig_1_10z[3:0] | celloutsig_1_1z[5:2];
  assign celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z } | { in_data[27:26], celloutsig_0_3z };
  assign celloutsig_0_21z = celloutsig_0_8z[4:2] | { in_data[46:45], celloutsig_0_17z };
  assign celloutsig_0_23z = { celloutsig_0_14z[1], celloutsig_0_21z, celloutsig_0_20z } | { celloutsig_0_19z[1:0], celloutsig_0_1z };
  assign celloutsig_0_25z = { celloutsig_0_8z[2:1], celloutsig_0_21z } | { celloutsig_0_0z[12:9], celloutsig_0_7z };
  assign celloutsig_0_35z = celloutsig_0_17z & celloutsig_0_32z;
  assign celloutsig_1_3z = celloutsig_1_0z[2] & in_data[131];
  assign celloutsig_1_5z = in_data[173] & celloutsig_1_4z;
  assign celloutsig_1_8z = celloutsig_1_5z & celloutsig_1_6z;
  assign celloutsig_1_13z = celloutsig_1_1z[11] & celloutsig_1_7z[0];
  assign celloutsig_0_5z = celloutsig_0_2z[3] & celloutsig_0_4z[0];
  assign celloutsig_0_4z = in_data[46:32] >> in_data[39:25];
  assign celloutsig_1_7z = { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z } >> celloutsig_1_0z[2:0];
  assign celloutsig_0_6z = in_data[62:51] >> { celloutsig_0_2z[1], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_19z = celloutsig_0_2z[2:0] >> celloutsig_0_0z[11:9];
  assign celloutsig_0_3z = celloutsig_0_2z[4:1] - in_data[3:0];
  assign celloutsig_1_1z = in_data[117:98] - in_data[155:136];
  assign celloutsig_1_10z = { celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_7z } - { celloutsig_1_1z[16:12], celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_18z = celloutsig_0_12z[8:4] - celloutsig_0_12z[5:1];
  assign celloutsig_0_20z = { celloutsig_0_18z[3:2], celloutsig_0_17z, celloutsig_0_5z } - celloutsig_0_1z[5:2];
  assign celloutsig_0_34z = { celloutsig_0_12z[8:6], celloutsig_0_23z } ~^ { celloutsig_0_22z, _02_ };
  assign celloutsig_0_10z = celloutsig_0_0z[12:2] ~^ in_data[33:23];
  assign celloutsig_0_2z = in_data[29:25] ~^ in_data[46:42];
  assign celloutsig_1_16z = { in_data[103:96], celloutsig_1_11z, celloutsig_1_5z } ^ { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_15z };
  assign _01_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
