#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x563f1baac3b0 .scope module, "result_testbench" "result_testbench" 2 5;
 .timescale -9 -12;
v0x563f1bacb320_0 .net "clk", 0 0, v0x563f1bacae70_0;  1 drivers
v0x563f1bacb3e0_0 .net "clk_2f", 0 0, v0x563f1baaa9b0_0;  1 drivers
v0x563f1bacb4a0_0 .net "clk_4f", 0 0, v0x563f1baaabc0_0;  1 drivers
v0x563f1bacb5a0_0 .net "clk_f", 0 0, v0x563f1baaadd0_0;  1 drivers
v0x563f1bacb690_0 .net "data_in_8b", 7 0, v0x563f1bacaf60_0;  1 drivers
v0x563f1bacb7d0_0 .net "data_out_serial", 0 0, v0x563f1baca930_0;  1 drivers
v0x563f1bacb8c0_0 .net "reset", 0 0, v0x563f1bacb120_0;  1 drivers
v0x563f1bacb960_0 .net "valid", 0 0, v0x563f1bacb210_0;  1 drivers
S_0x563f1baac7c0 .scope module, "gen_clk" "genClock" 2 10, 3 3 0, S_0x563f1baac3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "clk_f"
    .port_info 3 /OUTPUT 1 "clk_2f"
    .port_info 4 /OUTPUT 1 "clk_4f"
v0x563f1baaa7a0_0 .net "clk", 0 0, v0x563f1bacae70_0;  alias, 1 drivers
v0x563f1baaa9b0_0 .var "clk_2f", 0 0;
v0x563f1baaabc0_0 .var "clk_4f", 0 0;
v0x563f1baaadd0_0 .var "clk_f", 0 0;
v0x563f1baaafe0_0 .net "reset", 0 0, v0x563f1bacb120_0;  alias, 1 drivers
E_0x563f1ba93860 .event posedge, v0x563f1baaa7a0_0;
S_0x563f1baca3b0 .scope module, "p_s_inst" "parallel_serial" 2 18, 4 1 0, S_0x563f1baac3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_f"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "valid"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 8 "data_in_8b"
    .port_info 5 /OUTPUT 1 "data_out_serial"
v0x563f1baab400_0 .net "clk", 0 0, v0x563f1bacae70_0;  alias, 1 drivers
v0x563f1baca600_0 .net "clk_f", 0 0, v0x563f1baaadd0_0;  alias, 1 drivers
v0x563f1baca6a0_0 .var "counter", 2 0;
v0x563f1baca740_0 .var "data_bus", 7 0;
v0x563f1baca800_0 .net "data_in_8b", 7 0, v0x563f1bacaf60_0;  alias, 1 drivers
v0x563f1baca930_0 .var "data_out_serial", 0 0;
v0x563f1baca9f0_0 .net "reset", 0 0, v0x563f1bacb120_0;  alias, 1 drivers
v0x563f1bacaa90_0 .net "valid", 0 0, v0x563f1bacb210_0;  alias, 1 drivers
E_0x563f1ba5eda0 .event edge, v0x563f1baaa7a0_0;
E_0x563f1ba5eb40 .event edge, v0x563f1baaadd0_0;
S_0x563f1bacabf0 .scope module, "p_s_tb" "parallel_serial_testbench" 2 27, 5 1 0, S_0x563f1baac3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data_out_serial"
    .port_info 1 /OUTPUT 1 "valid"
    .port_info 2 /OUTPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "clk"
    .port_info 4 /OUTPUT 8 "data_in_8b"
v0x563f1bacae70_0 .var "clk", 0 0;
v0x563f1bacaf60_0 .var "data_in_8b", 7 0;
v0x563f1bacb020_0 .net "data_out_serial", 0 0, v0x563f1baca930_0;  alias, 1 drivers
v0x563f1bacb120_0 .var "reset", 0 0;
v0x563f1bacb210_0 .var "valid", 0 0;
    .scope S_0x563f1baac7c0;
T_0 ;
    %wait E_0x563f1ba93860;
    %load/vec4 v0x563f1baaafe0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563f1baaadd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563f1baaa9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563f1baaabc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x563f1baaabc0_0;
    %inv;
    %assign/vec4 v0x563f1baaabc0_0, 0;
    %load/vec4 v0x563f1baaabc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x563f1baaa9b0_0;
    %inv;
    %assign/vec4 v0x563f1baaa9b0_0, 0;
T_0.2 ;
    %load/vec4 v0x563f1baaa9b0_0;
    %inv;
    %load/vec4 v0x563f1baaabc0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x563f1baaadd0_0;
    %inv;
    %assign/vec4 v0x563f1baaadd0_0, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x563f1baca3b0;
T_1 ;
    %wait E_0x563f1ba5eb40;
    %load/vec4 v0x563f1bacaa90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0x563f1baca740_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x563f1baca800_0;
    %assign/vec4 v0x563f1baca740_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x563f1baca3b0;
T_2 ;
    %wait E_0x563f1ba5eda0;
    %load/vec4 v0x563f1baca9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x563f1baca6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563f1baca930_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x563f1baca740_0;
    %load/vec4 v0x563f1baca6a0_0;
    %part/u 1;
    %assign/vec4 v0x563f1baca930_0, 0;
    %load/vec4 v0x563f1baca6a0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x563f1baca6a0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x563f1bacabf0;
T_3 ;
    %vpi_call 5 9 "$dumpfile", "p_s.vcd" {0 0 0};
    %vpi_call 5 10 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563f1bacb120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563f1bacb210_0, 0;
    %pushi/vec4 35, 0, 8;
    %assign/vec4 v0x563f1bacaf60_0, 0;
    %wait E_0x563f1ba93860;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563f1bacb120_0, 0;
    %wait E_0x563f1ba93860;
    %wait E_0x563f1ba93860;
    %wait E_0x563f1ba93860;
    %wait E_0x563f1ba93860;
    %wait E_0x563f1ba93860;
    %wait E_0x563f1ba93860;
    %wait E_0x563f1ba93860;
    %wait E_0x563f1ba93860;
    %wait E_0x563f1ba93860;
    %wait E_0x563f1ba93860;
    %wait E_0x563f1ba93860;
    %wait E_0x563f1ba93860;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563f1bacb210_0, 0;
    %pushi/vec4 170, 0, 8;
    %assign/vec4 v0x563f1bacaf60_0, 0;
    %wait E_0x563f1ba93860;
    %wait E_0x563f1ba93860;
    %wait E_0x563f1ba93860;
    %wait E_0x563f1ba93860;
    %wait E_0x563f1ba93860;
    %wait E_0x563f1ba93860;
    %wait E_0x563f1ba93860;
    %wait E_0x563f1ba93860;
    %wait E_0x563f1ba93860;
    %wait E_0x563f1ba93860;
    %wait E_0x563f1ba93860;
    %pushi/vec4 171, 0, 8;
    %assign/vec4 v0x563f1bacaf60_0, 0;
    %wait E_0x563f1ba93860;
    %wait E_0x563f1ba93860;
    %wait E_0x563f1ba93860;
    %wait E_0x563f1ba93860;
    %wait E_0x563f1ba93860;
    %wait E_0x563f1ba93860;
    %wait E_0x563f1ba93860;
    %wait E_0x563f1ba93860;
    %wait E_0x563f1ba93860;
    %wait E_0x563f1ba93860;
    %wait E_0x563f1ba93860;
    %vpi_call 5 54 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x563f1bacabf0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563f1bacae70_0, 0;
    %end;
    .thread T_4;
    .scope S_0x563f1bacabf0;
T_5 ;
    %delay 2000, 0;
    %load/vec4 v0x563f1bacae70_0;
    %inv;
    %assign/vec4 v0x563f1bacae70_0, 0;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "result_testbench.v";
    "./genClock.v";
    "./parallel_serial.v";
    "./parallel_serial_testbench.v";
