
lb3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b08c  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001250  0800b19c  0800b19c  0000c19c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c3ec  0800c3ec  0000e070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800c3ec  0800c3ec  0000e070  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800c3ec  0800c3ec  0000e070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  0800c3ec  0800c3ec  0000d3ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c3fc  0800c3fc  0000d3fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  0800c400  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002d8c  20000070  0800c470  0000e070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002dfc  0800c470  0000edfc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000e070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cdbc  00000000  00000000  0000e099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004cec  00000000  00000000  0002ae55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a20  00000000  00000000  0002fb48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001414  00000000  00000000  00031568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e647  00000000  00000000  0003297c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000220c5  00000000  00000000  00050fc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a45c  00000000  00000000  00073088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010d4e4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007040  00000000  00000000  0010d528  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  00114568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000070 	.word	0x20000070
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b184 	.word	0x0800b184

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000074 	.word	0x20000074
 800014c:	0800b184 	.word	0x0800b184

08000150 <display_init>:
/**
 * @brief C-callable function to initialize the display subsystem.
 * @note Called once from main.c before the RTOS scheduler starts.
 */
void display_init(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0
    // Create the binary semaphore (it starts "empty")
    g_i2c_tx_done_sem = xSemaphoreCreateBinary();
 8000154:	2203      	movs	r2, #3
 8000156:	2100      	movs	r1, #0
 8000158:	2001      	movs	r0, #1
 800015a:	f007 fcf6 	bl	8007b4a <xQueueGenericCreate>
 800015e:	4603      	mov	r3, r0
 8000160:	4a01      	ldr	r2, [pc, #4]	@ (8000168 <display_init+0x18>)
 8000162:	6013      	str	r3, [r2, #0]
}
 8000164:	bf00      	nop
 8000166:	bd80      	pop	{r7, pc}
 8000168:	2000008c 	.word	0x2000008c

0800016c <display_task_entry>:
/**
 * @brief RTOS task entry function.
 * @note Called by freertos.c to start the display task.
 */
void display_task_entry(void *argument)
{
 800016c:	b580      	push	{r7, lr}
 800016e:	b082      	sub	sp, #8
 8000170:	af00      	add	r7, sp, #0
 8000172:	6078      	str	r0, [r7, #4]
    // Pass control to our C++ object's main task method
    g_display.task();
 8000174:	4803      	ldr	r0, [pc, #12]	@ (8000184 <display_task_entry+0x18>)
 8000176:	f000 f8a5 	bl	80002c4 <_ZN9MyDisplay4taskEv>
}
 800017a:	bf00      	nop
 800017c:	3708      	adds	r7, #8
 800017e:	46bd      	mov	sp, r7
 8000180:	bd80      	pop	{r7, pc}
 8000182:	bf00      	nop
 8000184:	20000090 	.word	0x20000090

08000188 <_ZN9MyDisplayC1EP17I2C_HandleTypeDef>:
// --- C++ Class Implementation ---

/**
 * @brief Constructor for MyDisplay class.
 */
MyDisplay::MyDisplay(I2C_HandleTypeDef *hi2c)
 8000188:	b580      	push	{r7, lr}
 800018a:	b082      	sub	sp, #8
 800018c:	af00      	add	r7, sp, #0
 800018e:	6078      	str	r0, [r7, #4]
 8000190:	6039      	str	r1, [r7, #0]
{
    // Initialize private member variables
    this->hi2c = hi2c;
 8000192:	687b      	ldr	r3, [r7, #4]
 8000194:	683a      	ldr	r2, [r7, #0]
 8000196:	601a      	str	r2, [r3, #0]
    this->current_key = 0;      // '\0' means no key is active
 8000198:	687b      	ldr	r3, [r7, #4]
 800019a:	2200      	movs	r2, #0
 800019c:	711a      	strb	r2, [r3, #4]
    this->needs_update = true;  // Force a screen update on the first run
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	2201      	movs	r2, #1
 80001a2:	715a      	strb	r2, [r3, #5]
    // Initialize the status text buffer
    strncpy(this->status_text, "Press a key", sizeof(this->status_text) - 1);
 80001a4:	687b      	ldr	r3, [r7, #4]
 80001a6:	3306      	adds	r3, #6
 80001a8:	2217      	movs	r2, #23
 80001aa:	4904      	ldr	r1, [pc, #16]	@ (80001bc <_ZN9MyDisplayC1EP17I2C_HandleTypeDef+0x34>)
 80001ac:	4618      	mov	r0, r3
 80001ae:	f00a faf1 	bl	800a794 <strncpy>
}
 80001b2:	687b      	ldr	r3, [r7, #4]
 80001b4:	4618      	mov	r0, r3
 80001b6:	3708      	adds	r7, #8
 80001b8:	46bd      	mov	sp, r7
 80001ba:	bd80      	pop	{r7, pc}
 80001bc:	0800b19c 	.word	0x0800b19c

080001c0 <_ZN9MyDisplay4initEv>:

/**
 * @brief Private method to initialize the SSD1306 controller.
 */
bool MyDisplay::init(void)
{
 80001c0:	b580      	push	{r7, lr}
 80001c2:	b082      	sub	sp, #8
 80001c4:	af00      	add	r7, sp, #0
 80001c6:	6078      	str	r0, [r7, #4]
    // Wait for the display to power on and stabilize
    vTaskDelay(pdMS_TO_TICKS(100));
 80001c8:	2064      	movs	r0, #100	@ 0x64
 80001ca:	f008 fcf5 	bl	8008bb8 <vTaskDelay>
    return ssd1306_Init();
 80001ce:	f001 f9af 	bl	8001530 <ssd1306_Init>
 80001d2:	4603      	mov	r3, r0
 80001d4:	2b00      	cmp	r3, #0
 80001d6:	bf14      	ite	ne
 80001d8:	2301      	movne	r3, #1
 80001da:	2300      	moveq	r3, #0
 80001dc:	b2db      	uxtb	r3, r3
}
 80001de:	4618      	mov	r0, r3
 80001e0:	3708      	adds	r7, #8
 80001e2:	46bd      	mov	sp, r7
 80001e4:	bd80      	pop	{r7, pc}

080001e6 <_ZN9MyDisplay12on_key_pressEc>:

/**
 * @brief Public API called by the keypad task to report a key press.
 */
void MyDisplay::on_key_press(char key)
{
 80001e6:	b480      	push	{r7}
 80001e8:	b085      	sub	sp, #20
 80001ea:	af00      	add	r7, sp, #0
 80001ec:	6078      	str	r0, [r7, #4]
 80001ee:	460b      	mov	r3, r1
 80001f0:	70fb      	strb	r3, [r7, #3]
    // '*' key acts as a 'clear' command
    char new_key_state = (key == '*') ? 0 : key;
 80001f2:	78fb      	ldrb	r3, [r7, #3]
 80001f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80001f6:	d001      	beq.n	80001fc <_ZN9MyDisplay12on_key_pressEc+0x16>
 80001f8:	78fb      	ldrb	r3, [r7, #3]
 80001fa:	e000      	b.n	80001fe <_ZN9MyDisplay12on_key_pressEc+0x18>
 80001fc:	2300      	movs	r3, #0
 80001fe:	73fb      	strb	r3, [r7, #15]

    if (this->current_key != new_key_state) {
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	791b      	ldrb	r3, [r3, #4]
 8000204:	7bfa      	ldrb	r2, [r7, #15]
 8000206:	429a      	cmp	r2, r3
 8000208:	d005      	beq.n	8000216 <_ZN9MyDisplay12on_key_pressEc+0x30>
        // Only update if the state has actually changed
        this->current_key = new_key_state;
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	7bfa      	ldrb	r2, [r7, #15]
 800020e:	711a      	strb	r2, [r3, #4]
        this->needs_update = true; // Set the flag to trigger a redraw
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	2201      	movs	r2, #1
 8000214:	715a      	strb	r2, [r3, #5]
    }
}
 8000216:	bf00      	nop
 8000218:	3714      	adds	r7, #20
 800021a:	46bd      	mov	sp, r7
 800021c:	bc80      	pop	{r7}
 800021e:	4770      	bx	lr

08000220 <_ZN9MyDisplay15set_status_textEPKc>:
/**
 * @brief Public API to set the top-left status bar text.
 */
void MyDisplay::set_status_text(const char* text)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
 8000228:	6039      	str	r1, [r7, #0]
    // Copy the new text into our buffer
    strncpy(this->status_text, text, sizeof(this->status_text) - 1);
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	3306      	adds	r3, #6
 800022e:	2217      	movs	r2, #23
 8000230:	6839      	ldr	r1, [r7, #0]
 8000232:	4618      	mov	r0, r3
 8000234:	f00a faae 	bl	800a794 <strncpy>
    this->status_text[sizeof(this->status_text) - 1] = '\0'; // Ensure null termination
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	2200      	movs	r2, #0
 800023c:	775a      	strb	r2, [r3, #29]

    this->needs_update = true; // Trigger a screen redraw
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	2201      	movs	r2, #1
 8000242:	715a      	strb	r2, [r3, #5]
}
 8000244:	bf00      	nop
 8000246:	3708      	adds	r7, #8
 8000248:	46bd      	mov	sp, r7
 800024a:	bd80      	pop	{r7, pc}

0800024c <_ZN9MyDisplay13update_screenEv>:
 */
/**
 * @brief Renders the 2-zone UI to the buffer and sends it via DMA.
 */
void MyDisplay::update_screen(void)
{
 800024c:	b580      	push	{r7, lr}
 800024e:	b084      	sub	sp, #16
 8000250:	af00      	add	r7, sp, #0
 8000252:	6078      	str	r0, [r7, #4]
    // 1. Clear the entire buffer
    ssd1306_Fill(Black);
 8000254:	2000      	movs	r0, #0
 8000256:	f001 fa51 	bl	80016fc <ssd1306_Fill>

    // --- Zone 1: Status Bar (Top 16 pixels) ---

    // Set cursor to the top-left for the status text
    ssd1306_SetCursor(0, 0);
 800025a:	2100      	movs	r1, #0
 800025c:	2000      	movs	r0, #0
 800025e:	f001 fab9 	bl	80017d4 <ssd1306_SetCursor>

    ssd1306_WriteString(this->status_text, &Font_6x8, White);
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	3306      	adds	r3, #6
 8000266:	2201      	movs	r2, #1
 8000268:	4913      	ldr	r1, [pc, #76]	@ (80002b8 <_ZN9MyDisplay13update_screenEv+0x6c>)
 800026a:	4618      	mov	r0, r3
 800026c:	f001 fb4a 	bl	8001904 <ssd1306_WriteString>
    // ssd1306_WriteString("[SND]", &Font_6x8, White);


    // --- Zone 2: Main Area (Bottom 48 pixels) ---

    if (this->current_key != 0) {
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	791b      	ldrb	r3, [r3, #4]
 8000274:	2b00      	cmp	r3, #0
 8000276:	d00f      	beq.n	8000298 <_ZN9MyDisplay13update_screenEv+0x4c>
        // A key is pressed, draw it big!

        // Center the large character
        // 128 (screen width) - 11 (font width) = 117. 117 / 2 = 58
        // 16 (status bar height) + ( (64-16) / 2 ) - (18 / 2) = 16 + 24 - 9 = 31
        ssd1306_SetCursor(58, 31);
 8000278:	211f      	movs	r1, #31
 800027a:	203a      	movs	r0, #58	@ 0x3a
 800027c:	f001 faaa 	bl	80017d4 <ssd1306_SetCursor>

        // Create a 2-char string to print the single key
        char str[2] = {this->current_key, '\0'};
 8000280:	2300      	movs	r3, #0
 8000282:	81bb      	strh	r3, [r7, #12]
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	791b      	ldrb	r3, [r3, #4]
 8000288:	733b      	strb	r3, [r7, #12]
        ssd1306_WriteString_Large(str, &Font_11x18, White);
 800028a:	f107 030c 	add.w	r3, r7, #12
 800028e:	2201      	movs	r2, #1
 8000290:	490a      	ldr	r1, [pc, #40]	@ (80002bc <_ZN9MyDisplay13update_screenEv+0x70>)
 8000292:	4618      	mov	r0, r3
 8000294:	f001 fc24 	bl	8001ae0 <ssd1306_WriteString_Large>
    }

    // 4. Start the non-blocking DMA transfer
    ssd1306_UpdateScreenDMA();
 8000298:	f001 fb8a 	bl	80019b0 <ssd1306_UpdateScreenDMA>

    // 5. Wait for the transfer to complete.
    xSemaphoreTake(g_i2c_tx_done_sem, pdMS_TO_TICKS(100));
 800029c:	4b08      	ldr	r3, [pc, #32]	@ (80002c0 <_ZN9MyDisplay13update_screenEv+0x74>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	2164      	movs	r1, #100	@ 0x64
 80002a2:	4618      	mov	r0, r3
 80002a4:	f007 ffc2 	bl	800822c <xQueueSemaphoreTake>

    // 6. Clear the flag
    this->needs_update = false;
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	2200      	movs	r2, #0
 80002ac:	715a      	strb	r2, [r3, #5]
}
 80002ae:	bf00      	nop
 80002b0:	3710      	adds	r7, #16
 80002b2:	46bd      	mov	sp, r7
 80002b4:	bd80      	pop	{r7, pc}
 80002b6:	bf00      	nop
 80002b8:	20000000 	.word	0x20000000
 80002bc:	20000008 	.word	0x20000008
 80002c0:	2000008c 	.word	0x2000008c

080002c4 <_ZN9MyDisplay4taskEv>:

/**
 * @brief The main, infinite loop for the display RTOS task.
 */
void MyDisplay::task(void)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b082      	sub	sp, #8
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	6078      	str	r0, [r7, #4]
    // 1. Turn off the onboard LED (PC13)
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80002cc:	2201      	movs	r2, #1
 80002ce:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80002d2:	480d      	ldr	r0, [pc, #52]	@ (8000308 <_ZN9MyDisplay4taskEv+0x44>)
 80002d4:	f002 fce4 	bl	8002ca0 <HAL_GPIO_WritePin>

    // Initialize the display
    if (!this->init()) {
 80002d8:	6878      	ldr	r0, [r7, #4]
 80002da:	f7ff ff71 	bl	80001c0 <_ZN9MyDisplay4initEv>
 80002de:	4603      	mov	r3, r0
 80002e0:	f083 0301 	eor.w	r3, r3, #1
 80002e4:	b2db      	uxtb	r3, r3
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d002      	beq.n	80002f0 <_ZN9MyDisplay4taskEv+0x2c>
        vTaskDelete(NULL); // Initialization failed, kill the task
 80002ea:	2000      	movs	r0, #0
 80002ec:	f008 fbf0 	bl	8008ad0 <vTaskDelete>
    // Main task loop
    while (1)
    {
        // We no longer read the keypad here.
        // We only check if the keypad task has "told" us to redraw.
        if (this->needs_update)
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	795b      	ldrb	r3, [r3, #5]
 80002f4:	2b00      	cmp	r3, #0
 80002f6:	d002      	beq.n	80002fe <_ZN9MyDisplay4taskEv+0x3a>
        {
            this->update_screen();
 80002f8:	6878      	ldr	r0, [r7, #4]
 80002fa:	f7ff ffa7 	bl	800024c <_ZN9MyDisplay13update_screenEv>
        }

        // Sleep to yield CPU time.
        // The display will only update as fast as the keypad sends events.
        vTaskDelay(pdMS_TO_TICKS(50));
 80002fe:	2032      	movs	r0, #50	@ 0x32
 8000300:	f008 fc5a 	bl	8008bb8 <vTaskDelay>
        if (this->needs_update)
 8000304:	e7f4      	b.n	80002f0 <_ZN9MyDisplay4taskEv+0x2c>
 8000306:	bf00      	nop
 8000308:	40011000 	.word	0x40011000

0800030c <_Z41__static_initialization_and_destruction_0v>:
    }
}
 800030c:	b580      	push	{r7, lr}
 800030e:	af00      	add	r7, sp, #0
MyDisplay g_display(&hi2c1);
 8000310:	4902      	ldr	r1, [pc, #8]	@ (800031c <_Z41__static_initialization_and_destruction_0v+0x10>)
 8000312:	4803      	ldr	r0, [pc, #12]	@ (8000320 <_Z41__static_initialization_and_destruction_0v+0x14>)
 8000314:	f7ff ff38 	bl	8000188 <_ZN9MyDisplayC1EP17I2C_HandleTypeDef>
}
 8000318:	bf00      	nop
 800031a:	bd80      	pop	{r7, pc}
 800031c:	200000b4 	.word	0x200000b4
 8000320:	20000090 	.word	0x20000090

08000324 <_GLOBAL__sub_I_g_i2c_tx_done_sem>:
 8000324:	b580      	push	{r7, lr}
 8000326:	af00      	add	r7, sp, #0
 8000328:	f7ff fff0 	bl	800030c <_Z41__static_initialization_and_destruction_0v>
 800032c:	bd80      	pop	{r7, pc}
	...

08000330 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b082      	sub	sp, #8
 8000334:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000336:	4b14      	ldr	r3, [pc, #80]	@ (8000388 <MX_DMA_Init+0x58>)
 8000338:	695b      	ldr	r3, [r3, #20]
 800033a:	4a13      	ldr	r2, [pc, #76]	@ (8000388 <MX_DMA_Init+0x58>)
 800033c:	f043 0301 	orr.w	r3, r3, #1
 8000340:	6153      	str	r3, [r2, #20]
 8000342:	4b11      	ldr	r3, [pc, #68]	@ (8000388 <MX_DMA_Init+0x58>)
 8000344:	695b      	ldr	r3, [r3, #20]
 8000346:	f003 0301 	and.w	r3, r3, #1
 800034a:	607b      	str	r3, [r7, #4]
 800034c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 800034e:	2200      	movs	r2, #0
 8000350:	2105      	movs	r1, #5
 8000352:	200c      	movs	r0, #12
 8000354:	f001 feac 	bl	80020b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000358:	200c      	movs	r0, #12
 800035a:	f001 fed5 	bl	8002108 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 800035e:	2200      	movs	r2, #0
 8000360:	2105      	movs	r1, #5
 8000362:	200d      	movs	r0, #13
 8000364:	f001 fea4 	bl	80020b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000368:	200d      	movs	r0, #13
 800036a:	f001 fecd 	bl	8002108 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 800036e:	2200      	movs	r2, #0
 8000370:	2105      	movs	r1, #5
 8000372:	2010      	movs	r0, #16
 8000374:	f001 fe9c 	bl	80020b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000378:	2010      	movs	r0, #16
 800037a:	f001 fec5 	bl	8002108 <HAL_NVIC_EnableIRQ>

}
 800037e:	bf00      	nop
 8000380:	3708      	adds	r7, #8
 8000382:	46bd      	mov	sp, r7
 8000384:	bd80      	pop	{r7, pc}
 8000386:	bf00      	nop
 8000388:	40021000 	.word	0x40021000

0800038c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800038c:	b580      	push	{r7, lr}
 800038e:	b082      	sub	sp, #8
 8000390:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN Init */
	display_init();
 8000392:	f7ff fedd 	bl	8000150 <display_init>
	radio_init();
 8000396:	f000 fef7 	bl	8001188 <radio_init>

	  xTaskCreate(display_task_entry,        // Функція задачі
 800039a:	2300      	movs	r3, #0
 800039c:	9301      	str	r3, [sp, #4]
 800039e:	2318      	movs	r3, #24
 80003a0:	9300      	str	r3, [sp, #0]
 80003a2:	2300      	movs	r3, #0
 80003a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80003a8:	4911      	ldr	r1, [pc, #68]	@ (80003f0 <MX_FREERTOS_Init+0x64>)
 80003aa:	4812      	ldr	r0, [pc, #72]	@ (80003f4 <MX_FREERTOS_Init+0x68>)
 80003ac:	f008 fa32 	bl	8008814 <xTaskCreate>
	              "DisplayTask",       // Ім'я
	              256,                 // Розмір стеку (256 * 4 = 1024 байти)
	              NULL,                // Аргумент
	              osPriorityNormal,    // Пріоритет
	              NULL);               // Хендл (не потрібен)
	  xTaskCreate(keypad_task,         // Функція задачі
 80003b0:	2300      	movs	r3, #0
 80003b2:	9301      	str	r3, [sp, #4]
 80003b4:	2318      	movs	r3, #24
 80003b6:	9300      	str	r3, [sp, #0]
 80003b8:	2300      	movs	r3, #0
 80003ba:	2280      	movs	r2, #128	@ 0x80
 80003bc:	490e      	ldr	r1, [pc, #56]	@ (80003f8 <MX_FREERTOS_Init+0x6c>)
 80003be:	480f      	ldr	r0, [pc, #60]	@ (80003fc <MX_FREERTOS_Init+0x70>)
 80003c0:	f008 fa28 	bl	8008814 <xTaskCreate>
	              "KeypadTask",        // Ім'я
	              128,                 // Розмір стеку (128 * 4 = 512 байт)
	              NULL,                // Аргумент
	              osPriorityNormal,    // Пріоритет
	              NULL);               // Хендл (не потрібен)
	  xTaskCreate(radio_task_entry,    // Функція задачі
 80003c4:	2300      	movs	r3, #0
 80003c6:	9301      	str	r3, [sp, #4]
 80003c8:	2318      	movs	r3, #24
 80003ca:	9300      	str	r3, [sp, #0]
 80003cc:	2300      	movs	r3, #0
 80003ce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80003d2:	490b      	ldr	r1, [pc, #44]	@ (8000400 <MX_FREERTOS_Init+0x74>)
 80003d4:	480b      	ldr	r0, [pc, #44]	@ (8000404 <MX_FREERTOS_Init+0x78>)
 80003d6:	f008 fa1d 	bl	8008814 <xTaskCreate>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80003da:	4a0b      	ldr	r2, [pc, #44]	@ (8000408 <MX_FREERTOS_Init+0x7c>)
 80003dc:	2100      	movs	r1, #0
 80003de:	480b      	ldr	r0, [pc, #44]	@ (800040c <MX_FREERTOS_Init+0x80>)
 80003e0:	f007 f93c 	bl	800765c <osThreadNew>
 80003e4:	4603      	mov	r3, r0
 80003e6:	4a0a      	ldr	r2, [pc, #40]	@ (8000410 <MX_FREERTOS_Init+0x84>)
 80003e8:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80003ea:	bf00      	nop
 80003ec:	46bd      	mov	sp, r7
 80003ee:	bd80      	pop	{r7, pc}
 80003f0:	0800b1b4 	.word	0x0800b1b4
 80003f4:	0800016d 	.word	0x0800016d
 80003f8:	0800b1c0 	.word	0x0800b1c0
 80003fc:	0800083d 	.word	0x0800083d
 8000400:	0800b1cc 	.word	0x0800b1cc
 8000404:	080011a5 	.word	0x080011a5
 8000408:	0800c368 	.word	0x0800c368
 800040c:	08000415 	.word	0x08000415
 8000410:	200000b0 	.word	0x200000b0

08000414 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	b082      	sub	sp, #8
 8000418:	af00      	add	r7, sp, #0
 800041a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800041c:	2001      	movs	r0, #1
 800041e:	f007 f9af 	bl	8007780 <osDelay>
 8000422:	e7fb      	b.n	800041c <StartDefaultTask+0x8>

08000424 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000424:	b580      	push	{r7, lr}
 8000426:	b088      	sub	sp, #32
 8000428:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800042a:	f107 0310 	add.w	r3, r7, #16
 800042e:	2200      	movs	r2, #0
 8000430:	601a      	str	r2, [r3, #0]
 8000432:	605a      	str	r2, [r3, #4]
 8000434:	609a      	str	r2, [r3, #8]
 8000436:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000438:	4b48      	ldr	r3, [pc, #288]	@ (800055c <MX_GPIO_Init+0x138>)
 800043a:	699b      	ldr	r3, [r3, #24]
 800043c:	4a47      	ldr	r2, [pc, #284]	@ (800055c <MX_GPIO_Init+0x138>)
 800043e:	f043 0310 	orr.w	r3, r3, #16
 8000442:	6193      	str	r3, [r2, #24]
 8000444:	4b45      	ldr	r3, [pc, #276]	@ (800055c <MX_GPIO_Init+0x138>)
 8000446:	699b      	ldr	r3, [r3, #24]
 8000448:	f003 0310 	and.w	r3, r3, #16
 800044c:	60fb      	str	r3, [r7, #12]
 800044e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000450:	4b42      	ldr	r3, [pc, #264]	@ (800055c <MX_GPIO_Init+0x138>)
 8000452:	699b      	ldr	r3, [r3, #24]
 8000454:	4a41      	ldr	r2, [pc, #260]	@ (800055c <MX_GPIO_Init+0x138>)
 8000456:	f043 0320 	orr.w	r3, r3, #32
 800045a:	6193      	str	r3, [r2, #24]
 800045c:	4b3f      	ldr	r3, [pc, #252]	@ (800055c <MX_GPIO_Init+0x138>)
 800045e:	699b      	ldr	r3, [r3, #24]
 8000460:	f003 0320 	and.w	r3, r3, #32
 8000464:	60bb      	str	r3, [r7, #8]
 8000466:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000468:	4b3c      	ldr	r3, [pc, #240]	@ (800055c <MX_GPIO_Init+0x138>)
 800046a:	699b      	ldr	r3, [r3, #24]
 800046c:	4a3b      	ldr	r2, [pc, #236]	@ (800055c <MX_GPIO_Init+0x138>)
 800046e:	f043 0304 	orr.w	r3, r3, #4
 8000472:	6193      	str	r3, [r2, #24]
 8000474:	4b39      	ldr	r3, [pc, #228]	@ (800055c <MX_GPIO_Init+0x138>)
 8000476:	699b      	ldr	r3, [r3, #24]
 8000478:	f003 0304 	and.w	r3, r3, #4
 800047c:	607b      	str	r3, [r7, #4]
 800047e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000480:	4b36      	ldr	r3, [pc, #216]	@ (800055c <MX_GPIO_Init+0x138>)
 8000482:	699b      	ldr	r3, [r3, #24]
 8000484:	4a35      	ldr	r2, [pc, #212]	@ (800055c <MX_GPIO_Init+0x138>)
 8000486:	f043 0308 	orr.w	r3, r3, #8
 800048a:	6193      	str	r3, [r2, #24]
 800048c:	4b33      	ldr	r3, [pc, #204]	@ (800055c <MX_GPIO_Init+0x138>)
 800048e:	699b      	ldr	r3, [r3, #24]
 8000490:	f003 0308 	and.w	r3, r3, #8
 8000494:	603b      	str	r3, [r7, #0]
 8000496:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_BUILTIN_Pin|GPIO_PIN_15, GPIO_PIN_RESET);
 8000498:	2200      	movs	r2, #0
 800049a:	f44f 4120 	mov.w	r1, #40960	@ 0xa000
 800049e:	4830      	ldr	r0, [pc, #192]	@ (8000560 <MX_GPIO_Init+0x13c>)
 80004a0:	f002 fbfe 	bl	8002ca0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF24_CSN_GPIO_Port, NRF24_CSN_Pin, GPIO_PIN_SET);
 80004a4:	2201      	movs	r2, #1
 80004a6:	2110      	movs	r1, #16
 80004a8:	482e      	ldr	r0, [pc, #184]	@ (8000564 <MX_GPIO_Init+0x140>)
 80004aa:	f002 fbf9 	bl	8002ca0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NRF24_CE_Pin|KEY_COL_0_Pin|KEY_COL_1_Pin|KEY_COL_2_Pin
 80004ae:	2200      	movs	r2, #0
 80004b0:	f24f 0101 	movw	r1, #61441	@ 0xf001
 80004b4:	482c      	ldr	r0, [pc, #176]	@ (8000568 <MX_GPIO_Init+0x144>)
 80004b6:	f002 fbf3 	bl	8002ca0 <HAL_GPIO_WritePin>
                          |KEY_COL_3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_BUILTIN_Pin PC15 */
  GPIO_InitStruct.Pin = LED_BUILTIN_Pin|GPIO_PIN_15;
 80004ba:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80004be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004c0:	2301      	movs	r3, #1
 80004c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004c4:	2300      	movs	r3, #0
 80004c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004c8:	2302      	movs	r3, #2
 80004ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004cc:	f107 0310 	add.w	r3, r7, #16
 80004d0:	4619      	mov	r1, r3
 80004d2:	4823      	ldr	r0, [pc, #140]	@ (8000560 <MX_GPIO_Init+0x13c>)
 80004d4:	f002 f956 	bl	8002784 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF24_CSN_Pin */
  GPIO_InitStruct.Pin = NRF24_CSN_Pin;
 80004d8:	2310      	movs	r3, #16
 80004da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004dc:	2301      	movs	r3, #1
 80004de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004e0:	2300      	movs	r3, #0
 80004e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004e4:	2302      	movs	r3, #2
 80004e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF24_CSN_GPIO_Port, &GPIO_InitStruct);
 80004e8:	f107 0310 	add.w	r3, r7, #16
 80004ec:	4619      	mov	r1, r3
 80004ee:	481d      	ldr	r0, [pc, #116]	@ (8000564 <MX_GPIO_Init+0x140>)
 80004f0:	f002 f948 	bl	8002784 <HAL_GPIO_Init>

  /*Configure GPIO pins : NRF24_CE_Pin KEY_COL_0_Pin KEY_COL_1_Pin KEY_COL_2_Pin
                           KEY_COL_3_Pin */
  GPIO_InitStruct.Pin = NRF24_CE_Pin|KEY_COL_0_Pin|KEY_COL_1_Pin|KEY_COL_2_Pin
 80004f4:	f24f 0301 	movw	r3, #61441	@ 0xf001
 80004f8:	613b      	str	r3, [r7, #16]
                          |KEY_COL_3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004fa:	2301      	movs	r3, #1
 80004fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004fe:	2300      	movs	r3, #0
 8000500:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000502:	2302      	movs	r3, #2
 8000504:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000506:	f107 0310 	add.w	r3, r7, #16
 800050a:	4619      	mov	r1, r3
 800050c:	4816      	ldr	r0, [pc, #88]	@ (8000568 <MX_GPIO_Init+0x144>)
 800050e:	f002 f939 	bl	8002784 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF24_IRQ_Pin */
  GPIO_InitStruct.Pin = NRF24_IRQ_Pin;
 8000512:	2302      	movs	r3, #2
 8000514:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000516:	4b15      	ldr	r3, [pc, #84]	@ (800056c <MX_GPIO_Init+0x148>)
 8000518:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800051a:	2301      	movs	r3, #1
 800051c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(NRF24_IRQ_GPIO_Port, &GPIO_InitStruct);
 800051e:	f107 0310 	add.w	r3, r7, #16
 8000522:	4619      	mov	r1, r3
 8000524:	4810      	ldr	r0, [pc, #64]	@ (8000568 <MX_GPIO_Init+0x144>)
 8000526:	f002 f92d 	bl	8002784 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY_ROW_0_Pin KEY_ROW_1_Pin KEY_ROW_2_Pin KEY_ROW_3_Pin */
  GPIO_InitStruct.Pin = KEY_ROW_0_Pin|KEY_ROW_1_Pin|KEY_ROW_2_Pin|KEY_ROW_3_Pin;
 800052a:	f44f 4307 	mov.w	r3, #34560	@ 0x8700
 800052e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000530:	2300      	movs	r3, #0
 8000532:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000534:	2301      	movs	r3, #1
 8000536:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000538:	f107 0310 	add.w	r3, r7, #16
 800053c:	4619      	mov	r1, r3
 800053e:	4809      	ldr	r0, [pc, #36]	@ (8000564 <MX_GPIO_Init+0x140>)
 8000540:	f002 f920 	bl	8002784 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8000544:	2200      	movs	r2, #0
 8000546:	2105      	movs	r1, #5
 8000548:	2007      	movs	r0, #7
 800054a:	f001 fdb1 	bl	80020b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800054e:	2007      	movs	r0, #7
 8000550:	f001 fdda 	bl	8002108 <HAL_NVIC_EnableIRQ>

}
 8000554:	bf00      	nop
 8000556:	3720      	adds	r7, #32
 8000558:	46bd      	mov	sp, r7
 800055a:	bd80      	pop	{r7, pc}
 800055c:	40021000 	.word	0x40021000
 8000560:	40011000 	.word	0x40011000
 8000564:	40010800 	.word	0x40010800
 8000568:	40010c00 	.word	0x40010c00
 800056c:	10210000 	.word	0x10210000

08000570 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000574:	4b12      	ldr	r3, [pc, #72]	@ (80005c0 <MX_I2C1_Init+0x50>)
 8000576:	4a13      	ldr	r2, [pc, #76]	@ (80005c4 <MX_I2C1_Init+0x54>)
 8000578:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800057a:	4b11      	ldr	r3, [pc, #68]	@ (80005c0 <MX_I2C1_Init+0x50>)
 800057c:	4a12      	ldr	r2, [pc, #72]	@ (80005c8 <MX_I2C1_Init+0x58>)
 800057e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000580:	4b0f      	ldr	r3, [pc, #60]	@ (80005c0 <MX_I2C1_Init+0x50>)
 8000582:	2200      	movs	r2, #0
 8000584:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000586:	4b0e      	ldr	r3, [pc, #56]	@ (80005c0 <MX_I2C1_Init+0x50>)
 8000588:	2200      	movs	r2, #0
 800058a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800058c:	4b0c      	ldr	r3, [pc, #48]	@ (80005c0 <MX_I2C1_Init+0x50>)
 800058e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000592:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000594:	4b0a      	ldr	r3, [pc, #40]	@ (80005c0 <MX_I2C1_Init+0x50>)
 8000596:	2200      	movs	r2, #0
 8000598:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800059a:	4b09      	ldr	r3, [pc, #36]	@ (80005c0 <MX_I2C1_Init+0x50>)
 800059c:	2200      	movs	r2, #0
 800059e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80005a0:	4b07      	ldr	r3, [pc, #28]	@ (80005c0 <MX_I2C1_Init+0x50>)
 80005a2:	2200      	movs	r2, #0
 80005a4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80005a6:	4b06      	ldr	r3, [pc, #24]	@ (80005c0 <MX_I2C1_Init+0x50>)
 80005a8:	2200      	movs	r2, #0
 80005aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80005ac:	4804      	ldr	r0, [pc, #16]	@ (80005c0 <MX_I2C1_Init+0x50>)
 80005ae:	f002 fbdd 	bl	8002d6c <HAL_I2C_Init>
 80005b2:	4603      	mov	r3, r0
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d001      	beq.n	80005bc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80005b8:	f000 faa4 	bl	8000b04 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80005bc:	bf00      	nop
 80005be:	bd80      	pop	{r7, pc}
 80005c0:	200000b4 	.word	0x200000b4
 80005c4:	40005400 	.word	0x40005400
 80005c8:	000186a0 	.word	0x000186a0

080005cc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b088      	sub	sp, #32
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005d4:	f107 0310 	add.w	r3, r7, #16
 80005d8:	2200      	movs	r2, #0
 80005da:	601a      	str	r2, [r3, #0]
 80005dc:	605a      	str	r2, [r3, #4]
 80005de:	609a      	str	r2, [r3, #8]
 80005e0:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	4a30      	ldr	r2, [pc, #192]	@ (80006a8 <HAL_I2C_MspInit+0xdc>)
 80005e8:	4293      	cmp	r3, r2
 80005ea:	d159      	bne.n	80006a0 <HAL_I2C_MspInit+0xd4>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ec:	4b2f      	ldr	r3, [pc, #188]	@ (80006ac <HAL_I2C_MspInit+0xe0>)
 80005ee:	699b      	ldr	r3, [r3, #24]
 80005f0:	4a2e      	ldr	r2, [pc, #184]	@ (80006ac <HAL_I2C_MspInit+0xe0>)
 80005f2:	f043 0308 	orr.w	r3, r3, #8
 80005f6:	6193      	str	r3, [r2, #24]
 80005f8:	4b2c      	ldr	r3, [pc, #176]	@ (80006ac <HAL_I2C_MspInit+0xe0>)
 80005fa:	699b      	ldr	r3, [r3, #24]
 80005fc:	f003 0308 	and.w	r3, r3, #8
 8000600:	60fb      	str	r3, [r7, #12]
 8000602:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000604:	23c0      	movs	r3, #192	@ 0xc0
 8000606:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000608:	2312      	movs	r3, #18
 800060a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800060c:	2303      	movs	r3, #3
 800060e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000610:	f107 0310 	add.w	r3, r7, #16
 8000614:	4619      	mov	r1, r3
 8000616:	4826      	ldr	r0, [pc, #152]	@ (80006b0 <HAL_I2C_MspInit+0xe4>)
 8000618:	f002 f8b4 	bl	8002784 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800061c:	4b23      	ldr	r3, [pc, #140]	@ (80006ac <HAL_I2C_MspInit+0xe0>)
 800061e:	69db      	ldr	r3, [r3, #28]
 8000620:	4a22      	ldr	r2, [pc, #136]	@ (80006ac <HAL_I2C_MspInit+0xe0>)
 8000622:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000626:	61d3      	str	r3, [r2, #28]
 8000628:	4b20      	ldr	r3, [pc, #128]	@ (80006ac <HAL_I2C_MspInit+0xe0>)
 800062a:	69db      	ldr	r3, [r3, #28]
 800062c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000630:	60bb      	str	r3, [r7, #8]
 8000632:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8000634:	4b1f      	ldr	r3, [pc, #124]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 8000636:	4a20      	ldr	r2, [pc, #128]	@ (80006b8 <HAL_I2C_MspInit+0xec>)
 8000638:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800063a:	4b1e      	ldr	r3, [pc, #120]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 800063c:	2210      	movs	r2, #16
 800063e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000640:	4b1c      	ldr	r3, [pc, #112]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 8000642:	2200      	movs	r2, #0
 8000644:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000646:	4b1b      	ldr	r3, [pc, #108]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 8000648:	2280      	movs	r2, #128	@ 0x80
 800064a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800064c:	4b19      	ldr	r3, [pc, #100]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 800064e:	2200      	movs	r2, #0
 8000650:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000652:	4b18      	ldr	r3, [pc, #96]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 8000654:	2200      	movs	r2, #0
 8000656:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000658:	4b16      	ldr	r3, [pc, #88]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 800065a:	2200      	movs	r2, #0
 800065c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800065e:	4b15      	ldr	r3, [pc, #84]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 8000660:	2200      	movs	r2, #0
 8000662:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000664:	4813      	ldr	r0, [pc, #76]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 8000666:	f001 fd67 	bl	8002138 <HAL_DMA_Init>
 800066a:	4603      	mov	r3, r0
 800066c:	2b00      	cmp	r3, #0
 800066e:	d001      	beq.n	8000674 <HAL_I2C_MspInit+0xa8>
    {
      Error_Handler();
 8000670:	f000 fa48 	bl	8000b04 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	4a0f      	ldr	r2, [pc, #60]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 8000678:	635a      	str	r2, [r3, #52]	@ 0x34
 800067a:	4a0e      	ldr	r2, [pc, #56]	@ (80006b4 <HAL_I2C_MspInit+0xe8>)
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8000680:	2200      	movs	r2, #0
 8000682:	2105      	movs	r1, #5
 8000684:	201f      	movs	r0, #31
 8000686:	f001 fd13 	bl	80020b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800068a:	201f      	movs	r0, #31
 800068c:	f001 fd3c 	bl	8002108 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8000690:	2200      	movs	r2, #0
 8000692:	2105      	movs	r1, #5
 8000694:	2020      	movs	r0, #32
 8000696:	f001 fd0b 	bl	80020b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800069a:	2020      	movs	r0, #32
 800069c:	f001 fd34 	bl	8002108 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80006a0:	bf00      	nop
 80006a2:	3720      	adds	r7, #32
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	40005400 	.word	0x40005400
 80006ac:	40021000 	.word	0x40021000
 80006b0:	40010c00 	.word	0x40010c00
 80006b4:	20000108 	.word	0x20000108
 80006b8:	4002006c 	.word	0x4002006c

080006bc <_ZN8MyKeypadC1Ev>:
 */
static MyKeypad g_keypad;

// --- C++ Class Implementation ---

MyKeypad::MyKeypad() {}
 80006bc:	b4b0      	push	{r4, r5, r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	4a17      	ldr	r2, [pc, #92]	@ (8000724 <_ZN8MyKeypadC1Ev+0x68>)
 80006c8:	461c      	mov	r4, r3
 80006ca:	4615      	mov	r5, r2
 80006cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006ce:	6020      	str	r0, [r4, #0]
 80006d0:	6061      	str	r1, [r4, #4]
 80006d2:	60a2      	str	r2, [r4, #8]
 80006d4:	60e3      	str	r3, [r4, #12]
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	4913      	ldr	r1, [pc, #76]	@ (8000728 <_ZN8MyKeypadC1Ev+0x6c>)
 80006da:	f103 0210 	add.w	r2, r3, #16
 80006de:	460b      	mov	r3, r1
 80006e0:	cb03      	ldmia	r3!, {r0, r1}
 80006e2:	6010      	str	r0, [r2, #0]
 80006e4:	6051      	str	r1, [r2, #4]
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	4910      	ldr	r1, [pc, #64]	@ (800072c <_ZN8MyKeypadC1Ev+0x70>)
 80006ea:	f103 0218 	add.w	r2, r3, #24
 80006ee:	460b      	mov	r3, r1
 80006f0:	cb03      	ldmia	r3!, {r0, r1}
 80006f2:	6010      	str	r0, [r2, #0]
 80006f4:	6051      	str	r1, [r2, #4]
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	8b1a      	ldrh	r2, [r3, #24]
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	8b5b      	ldrh	r3, [r3, #26]
 80006fe:	4313      	orrs	r3, r2
 8000700:	b29a      	uxth	r2, r3
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	8b9b      	ldrh	r3, [r3, #28]
 8000706:	4313      	orrs	r3, r2
 8000708:	b29a      	uxth	r2, r3
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	8bdb      	ldrh	r3, [r3, #30]
 800070e:	4313      	orrs	r3, r2
 8000710:	b29a      	uxth	r2, r3
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	841a      	strh	r2, [r3, #32]
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	4618      	mov	r0, r3
 800071a:	370c      	adds	r7, #12
 800071c:	46bd      	mov	sp, r7
 800071e:	bcb0      	pop	{r4, r5, r7}
 8000720:	4770      	bx	lr
 8000722:	bf00      	nop
 8000724:	0800b1d8 	.word	0x0800b1d8
 8000728:	0800b1e8 	.word	0x0800b1e8
 800072c:	0800b1f0 	.word	0x0800b1f0

08000730 <_ZN8MyKeypad4initEv>:

/**
 * @brief Initializes the keypad GPIOs to a default (idle) state.
 */
void MyKeypad::init(void) {
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
    // Set all columns to LOW (idle state)
    // Using the 'all_col_pins' constant from keypad.h
    HAL_GPIO_WritePin(GPIOB, all_col_pins, GPIO_PIN_RESET);
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	8c1b      	ldrh	r3, [r3, #32]
 800073c:	2200      	movs	r2, #0
 800073e:	4619      	mov	r1, r3
 8000740:	4803      	ldr	r0, [pc, #12]	@ (8000750 <_ZN8MyKeypad4initEv+0x20>)
 8000742:	f002 faad 	bl	8002ca0 <HAL_GPIO_WritePin>
}
 8000746:	bf00      	nop
 8000748:	3708      	adds	r7, #8
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	40010c00 	.word	0x40010c00

08000754 <_ZN8MyKeypad13scan_no_delayEv>:

/**
 * @brief Performs a single, non-blocking scan based on the proven C logic.
 * @return The character of the first key found, or '\0' if none.
 */
char MyKeypad::scan_no_delay(void) {
 8000754:	b580      	push	{r7, lr}
 8000756:	b086      	sub	sp, #24
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
    // 1. Set all columns to HIGH (inactive state for pull-up logic)
    HAL_GPIO_WritePin(GPIOB, all_col_pins, GPIO_PIN_SET);
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	8c1b      	ldrh	r3, [r3, #32]
 8000760:	2201      	movs	r2, #1
 8000762:	4619      	mov	r1, r3
 8000764:	4833      	ldr	r0, [pc, #204]	@ (8000834 <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 8000766:	f002 fa9b 	bl	8002ca0 <HAL_GPIO_WritePin>

    // Micro-delay for signal stabilization
    for(volatile int i=0; i<500; i++);
 800076a:	2300      	movs	r3, #0
 800076c:	60bb      	str	r3, [r7, #8]
 800076e:	e002      	b.n	8000776 <_ZN8MyKeypad13scan_no_delayEv+0x22>
 8000770:	68bb      	ldr	r3, [r7, #8]
 8000772:	3301      	adds	r3, #1
 8000774:	60bb      	str	r3, [r7, #8]
 8000776:	68bb      	ldr	r3, [r7, #8]
 8000778:	f240 12f3 	movw	r2, #499	@ 0x1f3
 800077c:	4293      	cmp	r3, r2
 800077e:	bfd4      	ite	le
 8000780:	2301      	movle	r3, #1
 8000782:	2300      	movgt	r3, #0
 8000784:	b2db      	uxtb	r3, r3
 8000786:	2b00      	cmp	r3, #0
 8000788:	d1f2      	bne.n	8000770 <_ZN8MyKeypad13scan_no_delayEv+0x1c>

    // 2. Iterate through columns
    for (int c = 0; c < 4; c++) {
 800078a:	2300      	movs	r3, #0
 800078c:	617b      	str	r3, [r7, #20]
 800078e:	e041      	b.n	8000814 <_ZN8MyKeypad13scan_no_delayEv+0xc0>
        // Activate the current column (set LOW)
        HAL_GPIO_WritePin(GPIOB, col_pins[c], GPIO_PIN_RESET);
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	697a      	ldr	r2, [r7, #20]
 8000794:	320c      	adds	r2, #12
 8000796:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800079a:	2200      	movs	r2, #0
 800079c:	4619      	mov	r1, r3
 800079e:	4825      	ldr	r0, [pc, #148]	@ (8000834 <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 80007a0:	f002 fa7e 	bl	8002ca0 <HAL_GPIO_WritePin>

        // 3. Read all rows
        for (int r = 0; r < 4; r++) {
 80007a4:	2300      	movs	r3, #0
 80007a6:	613b      	str	r3, [r7, #16]
 80007a8:	e024      	b.n	80007f4 <_ZN8MyKeypad13scan_no_delayEv+0xa0>
            // Check if the pull-up input pin is pulled LOW
            if (HAL_GPIO_ReadPin(GPIOA, row_pins[r]) == GPIO_PIN_RESET) {
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	693a      	ldr	r2, [r7, #16]
 80007ae:	3208      	adds	r2, #8
 80007b0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80007b4:	4619      	mov	r1, r3
 80007b6:	4820      	ldr	r0, [pc, #128]	@ (8000838 <_ZN8MyKeypad13scan_no_delayEv+0xe4>)
 80007b8:	f002 fa52 	bl	8002c60 <HAL_GPIO_ReadPin>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	bf0c      	ite	eq
 80007c2:	2301      	moveq	r3, #1
 80007c4:	2300      	movne	r3, #0
 80007c6:	b2db      	uxtb	r3, r3
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d010      	beq.n	80007ee <_ZN8MyKeypad13scan_no_delayEv+0x9a>
                char key = key_map[r][c];
 80007cc:	687a      	ldr	r2, [r7, #4]
 80007ce:	693b      	ldr	r3, [r7, #16]
 80007d0:	009b      	lsls	r3, r3, #2
 80007d2:	441a      	add	r2, r3
 80007d4:	697b      	ldr	r3, [r7, #20]
 80007d6:	4413      	add	r3, r2
 80007d8:	781b      	ldrb	r3, [r3, #0]
 80007da:	73fb      	strb	r3, [r7, #15]

                // 4. Return all columns to idle state (LOW)
                HAL_GPIO_WritePin(GPIOB, all_col_pins, GPIO_PIN_RESET);
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	8c1b      	ldrh	r3, [r3, #32]
 80007e0:	2200      	movs	r2, #0
 80007e2:	4619      	mov	r1, r3
 80007e4:	4813      	ldr	r0, [pc, #76]	@ (8000834 <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 80007e6:	f002 fa5b 	bl	8002ca0 <HAL_GPIO_WritePin>
                return key;
 80007ea:	7bfb      	ldrb	r3, [r7, #15]
 80007ec:	e01d      	b.n	800082a <_ZN8MyKeypad13scan_no_delayEv+0xd6>
        for (int r = 0; r < 4; r++) {
 80007ee:	693b      	ldr	r3, [r7, #16]
 80007f0:	3301      	adds	r3, #1
 80007f2:	613b      	str	r3, [r7, #16]
 80007f4:	693b      	ldr	r3, [r7, #16]
 80007f6:	2b03      	cmp	r3, #3
 80007f8:	ddd7      	ble.n	80007aa <_ZN8MyKeypad13scan_no_delayEv+0x56>
            }
        }
        // Deactivate the current column (set HIGH)
        HAL_GPIO_WritePin(GPIOB, col_pins[c], GPIO_PIN_SET);
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	697a      	ldr	r2, [r7, #20]
 80007fe:	320c      	adds	r2, #12
 8000800:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000804:	2201      	movs	r2, #1
 8000806:	4619      	mov	r1, r3
 8000808:	480a      	ldr	r0, [pc, #40]	@ (8000834 <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 800080a:	f002 fa49 	bl	8002ca0 <HAL_GPIO_WritePin>
    for (int c = 0; c < 4; c++) {
 800080e:	697b      	ldr	r3, [r7, #20]
 8000810:	3301      	adds	r3, #1
 8000812:	617b      	str	r3, [r7, #20]
 8000814:	697b      	ldr	r3, [r7, #20]
 8000816:	2b03      	cmp	r3, #3
 8000818:	ddba      	ble.n	8000790 <_ZN8MyKeypad13scan_no_delayEv+0x3c>
    }

    // 5. Return all columns to idle state (LOW)
    HAL_GPIO_WritePin(GPIOB, all_col_pins, GPIO_PIN_RESET);
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	8c1b      	ldrh	r3, [r3, #32]
 800081e:	2200      	movs	r2, #0
 8000820:	4619      	mov	r1, r3
 8000822:	4804      	ldr	r0, [pc, #16]	@ (8000834 <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 8000824:	f002 fa3c 	bl	8002ca0 <HAL_GPIO_WritePin>
    return '\0';
 8000828:	2300      	movs	r3, #0
}
 800082a:	4618      	mov	r0, r3
 800082c:	3718      	adds	r7, #24
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	40010c00 	.word	0x40010c00
 8000838:	40010800 	.word	0x40010800

0800083c <keypad_task>:
 * @brief RTOS task for handling the keypad.
 * @note This task performs the scan and all debounce logic,
 * then communicates the result to the display and radio tasks.
 */
void keypad_task(void* argument)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b090      	sub	sp, #64	@ 0x40
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
    g_keypad.init();
 8000844:	483e      	ldr	r0, [pc, #248]	@ (8000940 <keypad_task+0x104>)
 8000846:	f7ff ff73 	bl	8000730 <_ZN8MyKeypad4initEv>

    // State variables for the debounce logic
    char last_key_seen = 0;
 800084a:	2300      	movs	r3, #0
 800084c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    uint32_t press_time = 0;
 8000850:	2300      	movs	r3, #0
 8000852:	63bb      	str	r3, [r7, #56]	@ 0x38
    bool key_reported = false;
 8000854:	2300      	movs	r3, #0
 8000856:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    const uint32_t DEBOUNCE_TIME_MS = 50;
 800085a:	2332      	movs	r3, #50	@ 0x32
 800085c:	633b      	str	r3, [r7, #48]	@ 0x30

    while (1)
    {
        char key = g_keypad.scan_no_delay();
 800085e:	4838      	ldr	r0, [pc, #224]	@ (8000940 <keypad_task+0x104>)
 8000860:	f7ff ff78 	bl	8000754 <_ZN8MyKeypad13scan_no_delayEv>
 8000864:	4603      	mov	r3, r0
 8000866:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        uint32_t now = xTaskGetTickCount() * portTICK_PERIOD_MS;
 800086a:	f008 faf7 	bl	8008e5c <xTaskGetTickCount>
 800086e:	62b8      	str	r0, [r7, #40]	@ 0x28

        if (key != 0) {
 8000870:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000874:	2b00      	cmp	r3, #0
 8000876:	d059      	beq.n	800092c <keypad_task+0xf0>
            // A key is physically pressed
            if (key != last_key_seen) {
 8000878:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800087c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000880:	429a      	cmp	r2, r3
 8000882:	d009      	beq.n	8000898 <keypad_task+0x5c>
                // This is a new key press
                last_key_seen = key;
 8000884:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000888:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                press_time = now;
 800088c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800088e:	63bb      	str	r3, [r7, #56]	@ 0x38
                key_reported = false;
 8000890:	2300      	movs	r3, #0
 8000892:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8000896:	e04f      	b.n	8000938 <keypad_task+0xfc>
            } else if (now - press_time > DEBOUNCE_TIME_MS && !key_reported) {
 8000898:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800089a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800089c:	1ad3      	subs	r3, r2, r3
 800089e:	2b32      	cmp	r3, #50	@ 0x32
 80008a0:	d94a      	bls.n	8000938 <keypad_task+0xfc>
 80008a2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80008a6:	f083 0301 	eor.w	r3, r3, #1
 80008aa:	b2db      	uxtb	r3, r3
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d043      	beq.n	8000938 <keypad_task+0xfc>
                // The key has been held for > 50ms and we haven't reported it yet
                key_reported = true;
 80008b0:	2301      	movs	r3, #1
 80008b2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
//                UI_Blink_Once();             // Blink the LED

                // === НОВА ЛОГІКА КЕРУВАННЯ РЕЖИМАМИ ===

                if (key == '#') {
 80008b6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80008ba:	2b23      	cmp	r3, #35	@ 0x23
 80008bc:	d11c      	bne.n	80008f8 <keypad_task+0xbc>
                    // Режим 1: Передача "Abc"
                    g_display.set_status_text("Mode: TX 'Abc'");
 80008be:	4921      	ldr	r1, [pc, #132]	@ (8000944 <keypad_task+0x108>)
 80008c0:	4821      	ldr	r0, [pc, #132]	@ (8000948 <keypad_task+0x10c>)
 80008c2:	f7ff fcad 	bl	8000220 <_ZN9MyDisplay15set_status_textEPKc>
                    g_display.on_key_press('*');
 80008c6:	212a      	movs	r1, #42	@ 0x2a
 80008c8:	481f      	ldr	r0, [pc, #124]	@ (8000948 <keypad_task+0x10c>)
 80008ca:	f7ff fc8c 	bl	80001e6 <_ZN9MyDisplay12on_key_pressEc>
                    // Готуємо наш 32-байтний пакет
                    uint8_t tx_buf[32] = {0}; // Обнуляємо буфер
 80008ce:	f107 0308 	add.w	r3, r7, #8
 80008d2:	2220      	movs	r2, #32
 80008d4:	2100      	movs	r1, #0
 80008d6:	4618      	mov	r0, r3
 80008d8:	f009 ff54 	bl	800a784 <memset>
                    strncpy((char*)tx_buf, "Abc", sizeof(tx_buf) - 1);
 80008dc:	f107 0308 	add.w	r3, r7, #8
 80008e0:	221f      	movs	r2, #31
 80008e2:	491a      	ldr	r1, [pc, #104]	@ (800094c <keypad_task+0x110>)
 80008e4:	4618      	mov	r0, r3
 80008e6:	f009 ff55 	bl	800a794 <strncpy>

                    // Відправляємо дані в чергу radio_task
                    g_radio.send_data(tx_buf);
 80008ea:	f107 0308 	add.w	r3, r7, #8
 80008ee:	4619      	mov	r1, r3
 80008f0:	4817      	ldr	r0, [pc, #92]	@ (8000950 <keypad_task+0x114>)
 80008f2:	f000 fc83 	bl	80011fc <_ZN7MyRadio9send_dataEPh>
 80008f6:	e01f      	b.n	8000938 <keypad_task+0xfc>

                } else if (key == '*') {
 80008f8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80008fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80008fe:	d10a      	bne.n	8000916 <keypad_task+0xda>
                    // '*' - це "Стерти" / Повернути в стан очікування
                    g_display.set_status_text("Press a key");
 8000900:	4914      	ldr	r1, [pc, #80]	@ (8000954 <keypad_task+0x118>)
 8000902:	4811      	ldr	r0, [pc, #68]	@ (8000948 <keypad_task+0x10c>)
 8000904:	f7ff fc8c 	bl	8000220 <_ZN9MyDisplay15set_status_textEPKc>
                    g_display.on_key_press(key); // (key == '*' змусить дисплей стерти)
 8000908:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800090c:	4619      	mov	r1, r3
 800090e:	480e      	ldr	r0, [pc, #56]	@ (8000948 <keypad_task+0x10c>)
 8000910:	f7ff fc69 	bl	80001e6 <_ZN9MyDisplay12on_key_pressEc>
 8000914:	e010      	b.n	8000938 <keypad_task+0xfc>

                } else {
                    // Всі інші клавіші: просто відобразити
                    g_display.set_status_text("Key:");
 8000916:	4910      	ldr	r1, [pc, #64]	@ (8000958 <keypad_task+0x11c>)
 8000918:	480b      	ldr	r0, [pc, #44]	@ (8000948 <keypad_task+0x10c>)
 800091a:	f7ff fc81 	bl	8000220 <_ZN9MyDisplay15set_status_textEPKc>
                    g_display.on_key_press(key);
 800091e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000922:	4619      	mov	r1, r3
 8000924:	4808      	ldr	r0, [pc, #32]	@ (8000948 <keypad_task+0x10c>)
 8000926:	f7ff fc5e 	bl	80001e6 <_ZN9MyDisplay12on_key_pressEc>
 800092a:	e005      	b.n	8000938 <keypad_task+0xfc>
                }
                // === КІНЕЦЬ НОВОЇ ЛОГІКИ ===
            }
        } else {
            // No key is pressed
            last_key_seen = 0;
 800092c:	2300      	movs	r3, #0
 800092e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            key_reported = false;
 8000932:	2300      	movs	r3, #0
 8000934:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }

        vTaskDelay(pdMS_TO_TICKS(10)); // Poll every 10ms
 8000938:	200a      	movs	r0, #10
 800093a:	f008 f93d 	bl	8008bb8 <vTaskDelay>
    }
 800093e:	e78e      	b.n	800085e <keypad_task+0x22>
 8000940:	2000014c 	.word	0x2000014c
 8000944:	0800b1f8 	.word	0x0800b1f8
 8000948:	20000090 	.word	0x20000090
 800094c:	0800b208 	.word	0x0800b208
 8000950:	20000174 	.word	0x20000174
 8000954:	0800b20c 	.word	0x0800b20c
 8000958:	0800b218 	.word	0x0800b218

0800095c <_Z41__static_initialization_and_destruction_0v>:
}

} // extern "C"
 800095c:	b580      	push	{r7, lr}
 800095e:	af00      	add	r7, sp, #0
static MyKeypad g_keypad;
 8000960:	4802      	ldr	r0, [pc, #8]	@ (800096c <_Z41__static_initialization_and_destruction_0v+0x10>)
 8000962:	f7ff feab 	bl	80006bc <_ZN8MyKeypadC1Ev>
} // extern "C"
 8000966:	bf00      	nop
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	2000014c 	.word	0x2000014c

08000970 <_GLOBAL__sub_I__ZN8MyKeypadC2Ev>:
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
 8000974:	f7ff fff2 	bl	800095c <_Z41__static_initialization_and_destruction_0v>
 8000978:	bd80      	pop	{r7, pc}

0800097a <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800097a:	b580      	push	{r7, lr}
 800097c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800097e:	f001 fa77 	bl	8001e70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000982:	f000 f810 	bl	80009a6 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000986:	f7ff fd4d 	bl	8000424 <MX_GPIO_Init>
  MX_DMA_Init();
 800098a:	f7ff fcd1 	bl	8000330 <MX_DMA_Init>
  MX_I2C1_Init();
 800098e:	f7ff fdef 	bl	8000570 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000992:	f000 fcdf 	bl	8001354 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000996:	f006 fe19 	bl	80075cc <osKernelInitialize>
  MX_FREERTOS_Init();
 800099a:	f7ff fcf7 	bl	800038c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800099e:	f006 fe37 	bl	8007610 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80009a2:	bf00      	nop
 80009a4:	e7fd      	b.n	80009a2 <main+0x28>

080009a6 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009a6:	b580      	push	{r7, lr}
 80009a8:	b090      	sub	sp, #64	@ 0x40
 80009aa:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009ac:	f107 0318 	add.w	r3, r7, #24
 80009b0:	2228      	movs	r2, #40	@ 0x28
 80009b2:	2100      	movs	r1, #0
 80009b4:	4618      	mov	r0, r3
 80009b6:	f009 fee5 	bl	800a784 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009ba:	1d3b      	adds	r3, r7, #4
 80009bc:	2200      	movs	r2, #0
 80009be:	601a      	str	r2, [r3, #0]
 80009c0:	605a      	str	r2, [r3, #4]
 80009c2:	609a      	str	r2, [r3, #8]
 80009c4:	60da      	str	r2, [r3, #12]
 80009c6:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009c8:	2301      	movs	r3, #1
 80009ca:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009cc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80009d0:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80009d2:	2300      	movs	r3, #0
 80009d4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009d6:	2301      	movs	r3, #1
 80009d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009da:	2302      	movs	r3, #2
 80009dc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009de:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80009e2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80009e4:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80009e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009ea:	f107 0318 	add.w	r3, r7, #24
 80009ee:	4618      	mov	r0, r3
 80009f0:	f004 fe68 	bl	80056c4 <HAL_RCC_OscConfig>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d001      	beq.n	80009fe <SystemClock_Config+0x58>
  {
    Error_Handler();
 80009fa:	f000 f883 	bl	8000b04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009fe:	230f      	movs	r3, #15
 8000a00:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a02:	2302      	movs	r3, #2
 8000a04:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a06:	2300      	movs	r3, #0
 8000a08:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a0e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a10:	2300      	movs	r3, #0
 8000a12:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a14:	1d3b      	adds	r3, r7, #4
 8000a16:	2102      	movs	r1, #2
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f005 f9c1 	bl	8005da0 <HAL_RCC_ClockConfig>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000a24:	f000 f86e 	bl	8000b04 <Error_Handler>
  }
}
 8000a28:	bf00      	nop
 8000a2a:	3740      	adds	r7, #64	@ 0x40
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}

08000a30 <HAL_I2C_MemTxCpltCallback>:
/**
  * @brief  I2C DMA Transfer Complete (Success) Callback.
  * @note   This is triggered by the I2C Event Interrupt when DMA finishes.
  */
void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b084      	sub	sp, #16
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  // Check if this is our I2C1 peripheral
  if (hi2c->Instance == hi2c1.Instance)
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	681a      	ldr	r2, [r3, #0]
 8000a3c:	4b0e      	ldr	r3, [pc, #56]	@ (8000a78 <HAL_I2C_MemTxCpltCallback+0x48>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	429a      	cmp	r2, r3
 8000a42:	d114      	bne.n	8000a6e <HAL_I2C_MemTxCpltCallback+0x3e>
  {
    // Give the semaphore to unblock the display_task
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000a44:	2300      	movs	r3, #0
 8000a46:	60fb      	str	r3, [r7, #12]
    xSemaphoreGiveFromISR(g_i2c_tx_done_sem, &xHigherPriorityTaskWoken);
 8000a48:	4b0c      	ldr	r3, [pc, #48]	@ (8000a7c <HAL_I2C_MemTxCpltCallback+0x4c>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	f107 020c 	add.w	r2, r7, #12
 8000a50:	4611      	mov	r1, r2
 8000a52:	4618      	mov	r0, r3
 8000a54:	f007 fa78 	bl	8007f48 <xQueueGiveFromISR>

    // If giving the semaphore woke up a higher-priority task,
    // force a context switch immediately.
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d007      	beq.n	8000a6e <HAL_I2C_MemTxCpltCallback+0x3e>
 8000a5e:	4b08      	ldr	r3, [pc, #32]	@ (8000a80 <HAL_I2C_MemTxCpltCallback+0x50>)
 8000a60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000a64:	601a      	str	r2, [r3, #0]
 8000a66:	f3bf 8f4f 	dsb	sy
 8000a6a:	f3bf 8f6f 	isb	sy
  }
}
 8000a6e:	bf00      	nop
 8000a70:	3710      	adds	r7, #16
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	200000b4 	.word	0x200000b4
 8000a7c:	2000008c 	.word	0x2000008c
 8000a80:	e000ed04 	.word	0xe000ed04

08000a84 <HAL_I2C_ErrorCallback>:
/**
  * @brief  I2C Error Callback.
  * @note   This is triggered by the I2C Error Interrupt.
  */
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b084      	sub	sp, #16
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
  if (hi2c->Instance == hi2c1.Instance)
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681a      	ldr	r2, [r3, #0]
 8000a90:	4b10      	ldr	r3, [pc, #64]	@ (8000ad4 <HAL_I2C_ErrorCallback+0x50>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	429a      	cmp	r2, r3
 8000a96:	d118      	bne.n	8000aca <HAL_I2C_ErrorCallback+0x46>
  {
    // 1. Manually reset the HAL state to HAL_I2C_STATE_READY.
    // This is our "elegant fix" to clear the HAL_BUSY state.
    hi2c->State = HAL_I2C_STATE_READY;
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	2220      	movs	r2, #32
 8000a9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    // 2. Also give the semaphore to unblock the display_task,
    //    so it doesn't get stuck on xSemaphoreTake().
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	60fb      	str	r3, [r7, #12]
    xSemaphoreGiveFromISR(g_i2c_tx_done_sem, &xHigherPriorityTaskWoken);
 8000aa4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ad8 <HAL_I2C_ErrorCallback+0x54>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	f107 020c 	add.w	r2, r7, #12
 8000aac:	4611      	mov	r1, r2
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f007 fa4a 	bl	8007f48 <xQueueGiveFromISR>
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d007      	beq.n	8000aca <HAL_I2C_ErrorCallback+0x46>
 8000aba:	4b08      	ldr	r3, [pc, #32]	@ (8000adc <HAL_I2C_ErrorCallback+0x58>)
 8000abc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000ac0:	601a      	str	r2, [r3, #0]
 8000ac2:	f3bf 8f4f 	dsb	sy
 8000ac6:	f3bf 8f6f 	isb	sy
  }
}
 8000aca:	bf00      	nop
 8000acc:	3710      	adds	r7, #16
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	200000b4 	.word	0x200000b4
 8000ad8:	2000008c 	.word	0x2000008c
 8000adc:	e000ed04 	.word	0xe000ed04

08000ae0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b082      	sub	sp, #8
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4a04      	ldr	r2, [pc, #16]	@ (8000b00 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d101      	bne.n	8000af6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000af2:	f001 f9d3 	bl	8001e9c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000af6:	bf00      	nop
 8000af8:	3708      	adds	r7, #8
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	40000800 	.word	0x40000800

08000b04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b08:	b672      	cpsid	i
}
 8000b0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b0c:	bf00      	nop
 8000b0e:	e7fd      	b.n	8000b0c <Error_Handler+0x8>

08000b10 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b083      	sub	sp, #12
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
 8000b18:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8000b1a:	bf00      	nop
 8000b1c:	370c      	adds	r7, #12
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bc80      	pop	{r7}
 8000b22:	4770      	bx	lr

08000b24 <cs_high>:

#include "nrf24l01p.h"


static void cs_high()
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT, NRF24L01P_SPI_CS_PIN_NUMBER, GPIO_PIN_SET);
 8000b28:	2201      	movs	r2, #1
 8000b2a:	2110      	movs	r1, #16
 8000b2c:	4802      	ldr	r0, [pc, #8]	@ (8000b38 <cs_high+0x14>)
 8000b2e:	f002 f8b7 	bl	8002ca0 <HAL_GPIO_WritePin>
}
 8000b32:	bf00      	nop
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	40010800 	.word	0x40010800

08000b3c <cs_low>:

static void cs_low()
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT, NRF24L01P_SPI_CS_PIN_NUMBER, GPIO_PIN_RESET);
 8000b40:	2200      	movs	r2, #0
 8000b42:	2110      	movs	r1, #16
 8000b44:	4802      	ldr	r0, [pc, #8]	@ (8000b50 <cs_low+0x14>)
 8000b46:	f002 f8ab 	bl	8002ca0 <HAL_GPIO_WritePin>
}
 8000b4a:	bf00      	nop
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	40010800 	.word	0x40010800

08000b54 <ce_high>:

static void ce_high()
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT, NRF24L01P_CE_PIN_NUMBER, GPIO_PIN_SET);
 8000b58:	2201      	movs	r2, #1
 8000b5a:	2101      	movs	r1, #1
 8000b5c:	4802      	ldr	r0, [pc, #8]	@ (8000b68 <ce_high+0x14>)
 8000b5e:	f002 f89f 	bl	8002ca0 <HAL_GPIO_WritePin>
}
 8000b62:	bf00      	nop
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	40010c00 	.word	0x40010c00

08000b6c <ce_low>:

static void ce_low()
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT, NRF24L01P_CE_PIN_NUMBER, GPIO_PIN_RESET);
 8000b70:	2200      	movs	r2, #0
 8000b72:	2101      	movs	r1, #1
 8000b74:	4802      	ldr	r0, [pc, #8]	@ (8000b80 <ce_low+0x14>)
 8000b76:	f002 f893 	bl	8002ca0 <HAL_GPIO_WritePin>
}
 8000b7a:	bf00      	nop
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	40010c00 	.word	0x40010c00

08000b84 <read_register>:

static uint8_t read_register(uint8_t reg)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b086      	sub	sp, #24
 8000b88:	af02      	add	r7, sp, #8
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	71fb      	strb	r3, [r7, #7]
    uint8_t command = NRF24L01P_CMD_R_REGISTER | reg;
 8000b8e:	79fb      	ldrb	r3, [r7, #7]
 8000b90:	73fb      	strb	r3, [r7, #15]
    uint8_t status;
    uint8_t read_val;

    cs_low();
 8000b92:	f7ff ffd3 	bl	8000b3c <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 8000b96:	f107 020e 	add.w	r2, r7, #14
 8000b9a:	f107 010f 	add.w	r1, r7, #15
 8000b9e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000ba2:	9300      	str	r3, [sp, #0]
 8000ba4:	2301      	movs	r3, #1
 8000ba6:	4809      	ldr	r0, [pc, #36]	@ (8000bcc <read_register+0x48>)
 8000ba8:	f005 ff48 	bl	8006a3c <HAL_SPI_TransmitReceive>
    HAL_SPI_Receive(NRF24L01P_SPI, &read_val, 1, 2000);
 8000bac:	f107 010d 	add.w	r1, r7, #13
 8000bb0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	4805      	ldr	r0, [pc, #20]	@ (8000bcc <read_register+0x48>)
 8000bb8:	f005 fe26 	bl	8006808 <HAL_SPI_Receive>
    cs_high();
 8000bbc:	f7ff ffb2 	bl	8000b24 <cs_high>

    return read_val;
 8000bc0:	7b7b      	ldrb	r3, [r7, #13]
}
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	3710      	adds	r7, #16
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	20000198 	.word	0x20000198

08000bd0 <write_register>:

static uint8_t write_register(uint8_t reg, uint8_t value)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b086      	sub	sp, #24
 8000bd4:	af02      	add	r7, sp, #8
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	460a      	mov	r2, r1
 8000bda:	71fb      	strb	r3, [r7, #7]
 8000bdc:	4613      	mov	r3, r2
 8000bde:	71bb      	strb	r3, [r7, #6]
    uint8_t command = NRF24L01P_CMD_W_REGISTER | reg;
 8000be0:	79fb      	ldrb	r3, [r7, #7]
 8000be2:	f043 0320 	orr.w	r3, r3, #32
 8000be6:	b2db      	uxtb	r3, r3
 8000be8:	73fb      	strb	r3, [r7, #15]
    uint8_t status;
    uint8_t write_val = value;
 8000bea:	79bb      	ldrb	r3, [r7, #6]
 8000bec:	737b      	strb	r3, [r7, #13]

    cs_low();
 8000bee:	f7ff ffa5 	bl	8000b3c <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 8000bf2:	f107 020e 	add.w	r2, r7, #14
 8000bf6:	f107 010f 	add.w	r1, r7, #15
 8000bfa:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000bfe:	9300      	str	r3, [sp, #0]
 8000c00:	2301      	movs	r3, #1
 8000c02:	4809      	ldr	r0, [pc, #36]	@ (8000c28 <write_register+0x58>)
 8000c04:	f005 ff1a 	bl	8006a3c <HAL_SPI_TransmitReceive>
    HAL_SPI_Transmit(NRF24L01P_SPI, &write_val, 1, 2000);
 8000c08:	f107 010d 	add.w	r1, r7, #13
 8000c0c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000c10:	2201      	movs	r2, #1
 8000c12:	4805      	ldr	r0, [pc, #20]	@ (8000c28 <write_register+0x58>)
 8000c14:	f005 fca4 	bl	8006560 <HAL_SPI_Transmit>
    cs_high();
 8000c18:	f7ff ff84 	bl	8000b24 <cs_high>

    return write_val;
 8000c1c:	7b7b      	ldrb	r3, [r7, #13]
}
 8000c1e:	4618      	mov	r0, r3
 8000c20:	3710      	adds	r7, #16
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	20000198 	.word	0x20000198

08000c2c <nrf24l01p_rx_init>:


/* nRF24L01+ Main Functions */
void nrf24l01p_rx_init(channel MHz, air_data_rate bps)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b082      	sub	sp, #8
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	4603      	mov	r3, r0
 8000c34:	460a      	mov	r2, r1
 8000c36:	80fb      	strh	r3, [r7, #6]
 8000c38:	4613      	mov	r3, r2
 8000c3a:	717b      	strb	r3, [r7, #5]
    nrf24l01p_reset();
 8000c3c:	f000 f868 	bl	8000d10 <nrf24l01p_reset>

    nrf24l01p_prx_mode();
 8000c40:	f000 f8ba 	bl	8000db8 <nrf24l01p_prx_mode>
    nrf24l01p_power_up();
 8000c44:	f000 f9be 	bl	8000fc4 <nrf24l01p_power_up>

    nrf24l01p_rx_set_payload_widths(NRF24L01P_PAYLOAD_LENGTH);
 8000c48:	2020      	movs	r0, #32
 8000c4a:	f000 f971 	bl	8000f30 <nrf24l01p_rx_set_payload_widths>

    nrf24l01p_set_rf_channel(MHz);
 8000c4e:	88fb      	ldrh	r3, [r7, #6]
 8000c50:	4618      	mov	r0, r3
 8000c52:	f000 fa43 	bl	80010dc <nrf24l01p_set_rf_channel>
    nrf24l01p_set_rf_air_data_rate(bps);
 8000c56:	797b      	ldrb	r3, [r7, #5]
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f000 fa6c 	bl	8001136 <nrf24l01p_set_rf_air_data_rate>
    nrf24l01p_set_rf_tx_output_power(_0dBm);
 8000c5e:	2003      	movs	r0, #3
 8000c60:	f000 fa4b 	bl	80010fa <nrf24l01p_set_rf_tx_output_power>

    nrf24l01p_set_crc_length(1);
 8000c64:	2001      	movs	r0, #1
 8000c66:	f000 f9c2 	bl	8000fee <nrf24l01p_set_crc_length>
    nrf24l01p_set_address_widths(5);
 8000c6a:	2005      	movs	r0, #5
 8000c6c:	f000 f9e2 	bl	8001034 <nrf24l01p_set_address_widths>

    nrf24l01p_auto_retransmit_count(3);
 8000c70:	2003      	movs	r0, #3
 8000c72:	f000 f9ef 	bl	8001054 <nrf24l01p_auto_retransmit_count>
    nrf24l01p_auto_retransmit_delay(250);
 8000c76:	20fa      	movs	r0, #250	@ 0xfa
 8000c78:	f000 fa08 	bl	800108c <nrf24l01p_auto_retransmit_delay>

    ce_high();
 8000c7c:	f7ff ff6a 	bl	8000b54 <ce_high>
}
 8000c80:	bf00      	nop
 8000c82:	3708      	adds	r7, #8
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}

08000c88 <nrf24l01p_rx_receive>:

    ce_high();
}

void nrf24l01p_rx_receive(uint8_t* rx_payload)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
    nrf24l01p_read_rx_fifo(rx_payload);
 8000c90:	6878      	ldr	r0, [r7, #4]
 8000c92:	f000 f8bb 	bl	8000e0c <nrf24l01p_read_rx_fifo>
    nrf24l01p_clear_rx_dr();
 8000c96:	f000 f959 	bl	8000f4c <nrf24l01p_clear_rx_dr>

    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000c9a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c9e:	4803      	ldr	r0, [pc, #12]	@ (8000cac <nrf24l01p_rx_receive+0x24>)
 8000ca0:	f002 f82a 	bl	8002cf8 <HAL_GPIO_TogglePin>
}
 8000ca4:	bf00      	nop
 8000ca6:	3708      	adds	r7, #8
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	40011000 	.word	0x40011000

08000cb0 <nrf24l01p_tx_transmit>:

void nrf24l01p_tx_transmit(uint8_t* tx_payload)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b082      	sub	sp, #8
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
    nrf24l01p_write_tx_fifo(tx_payload);
 8000cb8:	6878      	ldr	r0, [r7, #4]
 8000cba:	f000 f8cb 	bl	8000e54 <nrf24l01p_write_tx_fifo>
}
 8000cbe:	bf00      	nop
 8000cc0:	3708      	adds	r7, #8
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
	...

08000cc8 <nrf24l01p_tx_irq>:

void nrf24l01p_tx_irq()
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
    uint8_t tx_ds = nrf24l01p_get_status();
 8000cce:	f000 f915 	bl	8000efc <nrf24l01p_get_status>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	71fb      	strb	r3, [r7, #7]
    tx_ds &= 0x20;
 8000cd6:	79fb      	ldrb	r3, [r7, #7]
 8000cd8:	f003 0320 	and.w	r3, r3, #32
 8000cdc:	71fb      	strb	r3, [r7, #7]

    if(tx_ds)
 8000cde:	79fb      	ldrb	r3, [r7, #7]
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d007      	beq.n	8000cf4 <nrf24l01p_tx_irq+0x2c>
    {
        // TX_DS
        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000ce4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ce8:	4808      	ldr	r0, [pc, #32]	@ (8000d0c <nrf24l01p_tx_irq+0x44>)
 8000cea:	f002 f805 	bl	8002cf8 <HAL_GPIO_TogglePin>
        nrf24l01p_clear_tx_ds();
 8000cee:	f000 f941 	bl	8000f74 <nrf24l01p_clear_tx_ds>
    {
        // MAX_RT
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, SET);
        nrf24l01p_clear_max_rt();
    }
}
 8000cf2:	e007      	b.n	8000d04 <nrf24l01p_tx_irq+0x3c>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, SET);
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cfa:	4804      	ldr	r0, [pc, #16]	@ (8000d0c <nrf24l01p_tx_irq+0x44>)
 8000cfc:	f001 ffd0 	bl	8002ca0 <HAL_GPIO_WritePin>
        nrf24l01p_clear_max_rt();
 8000d00:	f000 f94c 	bl	8000f9c <nrf24l01p_clear_max_rt>
}
 8000d04:	bf00      	nop
 8000d06:	3708      	adds	r7, #8
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	40011000 	.word	0x40011000

08000d10 <nrf24l01p_reset>:

/* nRF24L01+ Sub Functions */
void nrf24l01p_reset()
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
    // Reset pins
    cs_high();
 8000d14:	f7ff ff06 	bl	8000b24 <cs_high>
    ce_low();
 8000d18:	f7ff ff28 	bl	8000b6c <ce_low>

    // Reset registers
    write_register(NRF24L01P_REG_CONFIG, 0x08);
 8000d1c:	2108      	movs	r1, #8
 8000d1e:	2000      	movs	r0, #0
 8000d20:	f7ff ff56 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_EN_AA, 0x3F);
 8000d24:	213f      	movs	r1, #63	@ 0x3f
 8000d26:	2001      	movs	r0, #1
 8000d28:	f7ff ff52 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_EN_RXADDR, 0x03);
 8000d2c:	2103      	movs	r1, #3
 8000d2e:	2002      	movs	r0, #2
 8000d30:	f7ff ff4e 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_SETUP_AW, 0x03);
 8000d34:	2103      	movs	r1, #3
 8000d36:	2003      	movs	r0, #3
 8000d38:	f7ff ff4a 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_SETUP_RETR, 0x03);
 8000d3c:	2103      	movs	r1, #3
 8000d3e:	2004      	movs	r0, #4
 8000d40:	f7ff ff46 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_RF_CH, 0x02);
 8000d44:	2102      	movs	r1, #2
 8000d46:	2005      	movs	r0, #5
 8000d48:	f7ff ff42 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_RF_SETUP, 0x07);
 8000d4c:	2107      	movs	r1, #7
 8000d4e:	2006      	movs	r0, #6
 8000d50:	f7ff ff3e 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_STATUS, 0x7E);
 8000d54:	217e      	movs	r1, #126	@ 0x7e
 8000d56:	2007      	movs	r0, #7
 8000d58:	f7ff ff3a 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_RX_PW_P0, 0x00);
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	2011      	movs	r0, #17
 8000d60:	f7ff ff36 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_RX_PW_P0, 0x00);
 8000d64:	2100      	movs	r1, #0
 8000d66:	2011      	movs	r0, #17
 8000d68:	f7ff ff32 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_RX_PW_P1, 0x00);
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	2012      	movs	r0, #18
 8000d70:	f7ff ff2e 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_RX_PW_P2, 0x00);
 8000d74:	2100      	movs	r1, #0
 8000d76:	2013      	movs	r0, #19
 8000d78:	f7ff ff2a 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_RX_PW_P3, 0x00);
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	2014      	movs	r0, #20
 8000d80:	f7ff ff26 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_RX_PW_P4, 0x00);
 8000d84:	2100      	movs	r1, #0
 8000d86:	2015      	movs	r0, #21
 8000d88:	f7ff ff22 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_RX_PW_P5, 0x00);
 8000d8c:	2100      	movs	r1, #0
 8000d8e:	2016      	movs	r0, #22
 8000d90:	f7ff ff1e 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_FIFO_STATUS, 0x11);
 8000d94:	2111      	movs	r1, #17
 8000d96:	2017      	movs	r0, #23
 8000d98:	f7ff ff1a 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_DYNPD, 0x00);
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	201c      	movs	r0, #28
 8000da0:	f7ff ff16 	bl	8000bd0 <write_register>
    write_register(NRF24L01P_REG_FEATURE, 0x00);
 8000da4:	2100      	movs	r1, #0
 8000da6:	201d      	movs	r0, #29
 8000da8:	f7ff ff12 	bl	8000bd0 <write_register>

    // Reset FIFO
    nrf24l01p_flush_rx_fifo();
 8000dac:	f000 f876 	bl	8000e9c <nrf24l01p_flush_rx_fifo>
    nrf24l01p_flush_tx_fifo();
 8000db0:	f000 f88c 	bl	8000ecc <nrf24l01p_flush_tx_fifo>
}
 8000db4:	bf00      	nop
 8000db6:	bd80      	pop	{r7, pc}

08000db8 <nrf24l01p_prx_mode>:

void nrf24l01p_prx_mode()
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
    uint8_t new_config = read_register(NRF24L01P_REG_CONFIG);
 8000dbe:	2000      	movs	r0, #0
 8000dc0:	f7ff fee0 	bl	8000b84 <read_register>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	71fb      	strb	r3, [r7, #7]
    new_config |= 1 << 0;
 8000dc8:	79fb      	ldrb	r3, [r7, #7]
 8000dca:	f043 0301 	orr.w	r3, r3, #1
 8000dce:	71fb      	strb	r3, [r7, #7]

    write_register(NRF24L01P_REG_CONFIG, new_config);
 8000dd0:	79fb      	ldrb	r3, [r7, #7]
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	2000      	movs	r0, #0
 8000dd6:	f7ff fefb 	bl	8000bd0 <write_register>
}
 8000dda:	bf00      	nop
 8000ddc:	3708      	adds	r7, #8
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}

08000de2 <nrf24l01p_ptx_mode>:

void nrf24l01p_ptx_mode()
{
 8000de2:	b580      	push	{r7, lr}
 8000de4:	b082      	sub	sp, #8
 8000de6:	af00      	add	r7, sp, #0
    uint8_t new_config = read_register(NRF24L01P_REG_CONFIG);
 8000de8:	2000      	movs	r0, #0
 8000dea:	f7ff fecb 	bl	8000b84 <read_register>
 8000dee:	4603      	mov	r3, r0
 8000df0:	71fb      	strb	r3, [r7, #7]
    new_config &= 0xFE;
 8000df2:	79fb      	ldrb	r3, [r7, #7]
 8000df4:	f023 0301 	bic.w	r3, r3, #1
 8000df8:	71fb      	strb	r3, [r7, #7]

    write_register(NRF24L01P_REG_CONFIG, new_config);
 8000dfa:	79fb      	ldrb	r3, [r7, #7]
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	2000      	movs	r0, #0
 8000e00:	f7ff fee6 	bl	8000bd0 <write_register>
}
 8000e04:	bf00      	nop
 8000e06:	3708      	adds	r7, #8
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}

08000e0c <nrf24l01p_read_rx_fifo>:

uint8_t nrf24l01p_read_rx_fifo(uint8_t* rx_payload)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b086      	sub	sp, #24
 8000e10:	af02      	add	r7, sp, #8
 8000e12:	6078      	str	r0, [r7, #4]
    uint8_t command = NRF24L01P_CMD_R_RX_PAYLOAD;
 8000e14:	2361      	movs	r3, #97	@ 0x61
 8000e16:	73fb      	strb	r3, [r7, #15]
    uint8_t status;

    cs_low();
 8000e18:	f7ff fe90 	bl	8000b3c <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 8000e1c:	f107 020e 	add.w	r2, r7, #14
 8000e20:	f107 010f 	add.w	r1, r7, #15
 8000e24:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000e28:	9300      	str	r3, [sp, #0]
 8000e2a:	2301      	movs	r3, #1
 8000e2c:	4808      	ldr	r0, [pc, #32]	@ (8000e50 <nrf24l01p_read_rx_fifo+0x44>)
 8000e2e:	f005 fe05 	bl	8006a3c <HAL_SPI_TransmitReceive>
    HAL_SPI_Receive(NRF24L01P_SPI, rx_payload, NRF24L01P_PAYLOAD_LENGTH, 2000);
 8000e32:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000e36:	2220      	movs	r2, #32
 8000e38:	6879      	ldr	r1, [r7, #4]
 8000e3a:	4805      	ldr	r0, [pc, #20]	@ (8000e50 <nrf24l01p_read_rx_fifo+0x44>)
 8000e3c:	f005 fce4 	bl	8006808 <HAL_SPI_Receive>
    cs_high();
 8000e40:	f7ff fe70 	bl	8000b24 <cs_high>

    return status;
 8000e44:	7bbb      	ldrb	r3, [r7, #14]
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	3710      	adds	r7, #16
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	20000198 	.word	0x20000198

08000e54 <nrf24l01p_write_tx_fifo>:

uint8_t nrf24l01p_write_tx_fifo(uint8_t* tx_payload)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b086      	sub	sp, #24
 8000e58:	af02      	add	r7, sp, #8
 8000e5a:	6078      	str	r0, [r7, #4]
    uint8_t command = NRF24L01P_CMD_W_TX_PAYLOAD;
 8000e5c:	23a0      	movs	r3, #160	@ 0xa0
 8000e5e:	73fb      	strb	r3, [r7, #15]
    uint8_t status;

    cs_low();
 8000e60:	f7ff fe6c 	bl	8000b3c <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 8000e64:	f107 020e 	add.w	r2, r7, #14
 8000e68:	f107 010f 	add.w	r1, r7, #15
 8000e6c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000e70:	9300      	str	r3, [sp, #0]
 8000e72:	2301      	movs	r3, #1
 8000e74:	4808      	ldr	r0, [pc, #32]	@ (8000e98 <nrf24l01p_write_tx_fifo+0x44>)
 8000e76:	f005 fde1 	bl	8006a3c <HAL_SPI_TransmitReceive>
    HAL_SPI_Transmit(NRF24L01P_SPI, tx_payload, NRF24L01P_PAYLOAD_LENGTH, 2000);
 8000e7a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000e7e:	2220      	movs	r2, #32
 8000e80:	6879      	ldr	r1, [r7, #4]
 8000e82:	4805      	ldr	r0, [pc, #20]	@ (8000e98 <nrf24l01p_write_tx_fifo+0x44>)
 8000e84:	f005 fb6c 	bl	8006560 <HAL_SPI_Transmit>
    cs_high();
 8000e88:	f7ff fe4c 	bl	8000b24 <cs_high>

    return status;
 8000e8c:	7bbb      	ldrb	r3, [r7, #14]
}
 8000e8e:	4618      	mov	r0, r3
 8000e90:	3710      	adds	r7, #16
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	20000198 	.word	0x20000198

08000e9c <nrf24l01p_flush_rx_fifo>:

void nrf24l01p_flush_rx_fifo()
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b084      	sub	sp, #16
 8000ea0:	af02      	add	r7, sp, #8
    uint8_t command = NRF24L01P_CMD_FLUSH_RX;
 8000ea2:	23e2      	movs	r3, #226	@ 0xe2
 8000ea4:	71fb      	strb	r3, [r7, #7]
    uint8_t status;

    cs_low();
 8000ea6:	f7ff fe49 	bl	8000b3c <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 8000eaa:	1dba      	adds	r2, r7, #6
 8000eac:	1df9      	adds	r1, r7, #7
 8000eae:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000eb2:	9300      	str	r3, [sp, #0]
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	4804      	ldr	r0, [pc, #16]	@ (8000ec8 <nrf24l01p_flush_rx_fifo+0x2c>)
 8000eb8:	f005 fdc0 	bl	8006a3c <HAL_SPI_TransmitReceive>
    cs_high();
 8000ebc:	f7ff fe32 	bl	8000b24 <cs_high>
}
 8000ec0:	bf00      	nop
 8000ec2:	3708      	adds	r7, #8
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	20000198 	.word	0x20000198

08000ecc <nrf24l01p_flush_tx_fifo>:

void nrf24l01p_flush_tx_fifo()
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b084      	sub	sp, #16
 8000ed0:	af02      	add	r7, sp, #8
    uint8_t command = NRF24L01P_CMD_FLUSH_TX;
 8000ed2:	23e1      	movs	r3, #225	@ 0xe1
 8000ed4:	71fb      	strb	r3, [r7, #7]
    uint8_t status;

    cs_low();
 8000ed6:	f7ff fe31 	bl	8000b3c <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 8000eda:	1dba      	adds	r2, r7, #6
 8000edc:	1df9      	adds	r1, r7, #7
 8000ede:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000ee2:	9300      	str	r3, [sp, #0]
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	4804      	ldr	r0, [pc, #16]	@ (8000ef8 <nrf24l01p_flush_tx_fifo+0x2c>)
 8000ee8:	f005 fda8 	bl	8006a3c <HAL_SPI_TransmitReceive>
    cs_high();
 8000eec:	f7ff fe1a 	bl	8000b24 <cs_high>
}
 8000ef0:	bf00      	nop
 8000ef2:	3708      	adds	r7, #8
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	20000198 	.word	0x20000198

08000efc <nrf24l01p_get_status>:

uint8_t nrf24l01p_get_status()
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b084      	sub	sp, #16
 8000f00:	af02      	add	r7, sp, #8
    uint8_t command = NRF24L01P_CMD_NOP;
 8000f02:	23ff      	movs	r3, #255	@ 0xff
 8000f04:	71fb      	strb	r3, [r7, #7]
    uint8_t status;

    cs_low();
 8000f06:	f7ff fe19 	bl	8000b3c <cs_low>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 8000f0a:	1dba      	adds	r2, r7, #6
 8000f0c:	1df9      	adds	r1, r7, #7
 8000f0e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000f12:	9300      	str	r3, [sp, #0]
 8000f14:	2301      	movs	r3, #1
 8000f16:	4805      	ldr	r0, [pc, #20]	@ (8000f2c <nrf24l01p_get_status+0x30>)
 8000f18:	f005 fd90 	bl	8006a3c <HAL_SPI_TransmitReceive>
    cs_high();
 8000f1c:	f7ff fe02 	bl	8000b24 <cs_high>

    return status;
 8000f20:	79bb      	ldrb	r3, [r7, #6]
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	3708      	adds	r7, #8
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	20000198 	.word	0x20000198

08000f30 <nrf24l01p_rx_set_payload_widths>:
{
    return read_register(NRF24L01P_REG_FIFO_STATUS);
}

void nrf24l01p_rx_set_payload_widths(widths bytes)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	4603      	mov	r3, r0
 8000f38:	71fb      	strb	r3, [r7, #7]
    write_register(NRF24L01P_REG_RX_PW_P0, bytes);
 8000f3a:	79fb      	ldrb	r3, [r7, #7]
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	2011      	movs	r0, #17
 8000f40:	f7ff fe46 	bl	8000bd0 <write_register>
}
 8000f44:	bf00      	nop
 8000f46:	3708      	adds	r7, #8
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}

08000f4c <nrf24l01p_clear_rx_dr>:

void nrf24l01p_clear_rx_dr()
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
    uint8_t new_status = nrf24l01p_get_status();
 8000f52:	f7ff ffd3 	bl	8000efc <nrf24l01p_get_status>
 8000f56:	4603      	mov	r3, r0
 8000f58:	71fb      	strb	r3, [r7, #7]
    new_status |= 0x40;
 8000f5a:	79fb      	ldrb	r3, [r7, #7]
 8000f5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f60:	71fb      	strb	r3, [r7, #7]

    write_register(NRF24L01P_REG_STATUS, new_status);
 8000f62:	79fb      	ldrb	r3, [r7, #7]
 8000f64:	4619      	mov	r1, r3
 8000f66:	2007      	movs	r0, #7
 8000f68:	f7ff fe32 	bl	8000bd0 <write_register>
}
 8000f6c:	bf00      	nop
 8000f6e:	3708      	adds	r7, #8
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}

08000f74 <nrf24l01p_clear_tx_ds>:

void nrf24l01p_clear_tx_ds()
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
    uint8_t new_status = nrf24l01p_get_status();
 8000f7a:	f7ff ffbf 	bl	8000efc <nrf24l01p_get_status>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	71fb      	strb	r3, [r7, #7]
    new_status |= 0x20;
 8000f82:	79fb      	ldrb	r3, [r7, #7]
 8000f84:	f043 0320 	orr.w	r3, r3, #32
 8000f88:	71fb      	strb	r3, [r7, #7]

    write_register(NRF24L01P_REG_STATUS, new_status);
 8000f8a:	79fb      	ldrb	r3, [r7, #7]
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	2007      	movs	r0, #7
 8000f90:	f7ff fe1e 	bl	8000bd0 <write_register>
}
 8000f94:	bf00      	nop
 8000f96:	3708      	adds	r7, #8
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}

08000f9c <nrf24l01p_clear_max_rt>:

void nrf24l01p_clear_max_rt()
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
    uint8_t new_status = nrf24l01p_get_status();
 8000fa2:	f7ff ffab 	bl	8000efc <nrf24l01p_get_status>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	71fb      	strb	r3, [r7, #7]
    new_status |= 0x10;
 8000faa:	79fb      	ldrb	r3, [r7, #7]
 8000fac:	f043 0310 	orr.w	r3, r3, #16
 8000fb0:	71fb      	strb	r3, [r7, #7]

    write_register(NRF24L01P_REG_STATUS, new_status);
 8000fb2:	79fb      	ldrb	r3, [r7, #7]
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	2007      	movs	r0, #7
 8000fb8:	f7ff fe0a 	bl	8000bd0 <write_register>
}
 8000fbc:	bf00      	nop
 8000fbe:	3708      	adds	r7, #8
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}

08000fc4 <nrf24l01p_power_up>:

void nrf24l01p_power_up()
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
    uint8_t new_config = read_register(NRF24L01P_REG_CONFIG);
 8000fca:	2000      	movs	r0, #0
 8000fcc:	f7ff fdda 	bl	8000b84 <read_register>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	71fb      	strb	r3, [r7, #7]
    new_config |= 1 << 1;
 8000fd4:	79fb      	ldrb	r3, [r7, #7]
 8000fd6:	f043 0302 	orr.w	r3, r3, #2
 8000fda:	71fb      	strb	r3, [r7, #7]

    write_register(NRF24L01P_REG_CONFIG, new_config);
 8000fdc:	79fb      	ldrb	r3, [r7, #7]
 8000fde:	4619      	mov	r1, r3
 8000fe0:	2000      	movs	r0, #0
 8000fe2:	f7ff fdf5 	bl	8000bd0 <write_register>
}
 8000fe6:	bf00      	nop
 8000fe8:	3708      	adds	r7, #8
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}

08000fee <nrf24l01p_set_crc_length>:

    write_register(NRF24L01P_REG_CONFIG, new_config);
}

void nrf24l01p_set_crc_length(length bytes)
{
 8000fee:	b580      	push	{r7, lr}
 8000ff0:	b084      	sub	sp, #16
 8000ff2:	af00      	add	r7, sp, #0
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	71fb      	strb	r3, [r7, #7]
    uint8_t new_config = read_register(NRF24L01P_REG_CONFIG);
 8000ff8:	2000      	movs	r0, #0
 8000ffa:	f7ff fdc3 	bl	8000b84 <read_register>
 8000ffe:	4603      	mov	r3, r0
 8001000:	73fb      	strb	r3, [r7, #15]

    switch(bytes)
 8001002:	79fb      	ldrb	r3, [r7, #7]
 8001004:	2b01      	cmp	r3, #1
 8001006:	d002      	beq.n	800100e <nrf24l01p_set_crc_length+0x20>
 8001008:	2b02      	cmp	r3, #2
 800100a:	d005      	beq.n	8001018 <nrf24l01p_set_crc_length+0x2a>
 800100c:	e009      	b.n	8001022 <nrf24l01p_set_crc_length+0x34>
    {
        // CRCO bit in CONFIG resiger set 0
        case 1:
            new_config &= 0xFB;
 800100e:	7bfb      	ldrb	r3, [r7, #15]
 8001010:	f023 0304 	bic.w	r3, r3, #4
 8001014:	73fb      	strb	r3, [r7, #15]
            break;
 8001016:	e004      	b.n	8001022 <nrf24l01p_set_crc_length+0x34>
        // CRCO bit in CONFIG resiger set 1
        case 2:
            new_config |= 1 << 2;
 8001018:	7bfb      	ldrb	r3, [r7, #15]
 800101a:	f043 0304 	orr.w	r3, r3, #4
 800101e:	73fb      	strb	r3, [r7, #15]
            break;
 8001020:	bf00      	nop
    }

    write_register(NRF24L01P_REG_CONFIG, new_config);
 8001022:	7bfb      	ldrb	r3, [r7, #15]
 8001024:	4619      	mov	r1, r3
 8001026:	2000      	movs	r0, #0
 8001028:	f7ff fdd2 	bl	8000bd0 <write_register>
}
 800102c:	bf00      	nop
 800102e:	3710      	adds	r7, #16
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}

08001034 <nrf24l01p_set_address_widths>:

void nrf24l01p_set_address_widths(widths bytes)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	71fb      	strb	r3, [r7, #7]
    write_register(NRF24L01P_REG_SETUP_AW, bytes - 2);
 800103e:	79fb      	ldrb	r3, [r7, #7]
 8001040:	3b02      	subs	r3, #2
 8001042:	b2db      	uxtb	r3, r3
 8001044:	4619      	mov	r1, r3
 8001046:	2003      	movs	r0, #3
 8001048:	f7ff fdc2 	bl	8000bd0 <write_register>
}
 800104c:	bf00      	nop
 800104e:	3708      	adds	r7, #8
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}

08001054 <nrf24l01p_auto_retransmit_count>:

void nrf24l01p_auto_retransmit_count(count cnt)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b084      	sub	sp, #16
 8001058:	af00      	add	r7, sp, #0
 800105a:	4603      	mov	r3, r0
 800105c:	71fb      	strb	r3, [r7, #7]
    uint8_t new_setup_retr = read_register(NRF24L01P_REG_SETUP_RETR);
 800105e:	2004      	movs	r0, #4
 8001060:	f7ff fd90 	bl	8000b84 <read_register>
 8001064:	4603      	mov	r3, r0
 8001066:	73fb      	strb	r3, [r7, #15]

    // Reset ARC register 0
    new_setup_retr |= 0xF0;
 8001068:	7bfb      	ldrb	r3, [r7, #15]
 800106a:	f063 030f 	orn	r3, r3, #15
 800106e:	73fb      	strb	r3, [r7, #15]
    new_setup_retr |= cnt;
 8001070:	7bfa      	ldrb	r2, [r7, #15]
 8001072:	79fb      	ldrb	r3, [r7, #7]
 8001074:	4313      	orrs	r3, r2
 8001076:	73fb      	strb	r3, [r7, #15]
    write_register(NRF24L01P_REG_SETUP_RETR, new_setup_retr);
 8001078:	7bfb      	ldrb	r3, [r7, #15]
 800107a:	4619      	mov	r1, r3
 800107c:	2004      	movs	r0, #4
 800107e:	f7ff fda7 	bl	8000bd0 <write_register>
}
 8001082:	bf00      	nop
 8001084:	3710      	adds	r7, #16
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
	...

0800108c <nrf24l01p_auto_retransmit_delay>:

void nrf24l01p_auto_retransmit_delay(delay us)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b084      	sub	sp, #16
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	80fb      	strh	r3, [r7, #6]
    uint8_t new_setup_retr = read_register(NRF24L01P_REG_SETUP_RETR);
 8001096:	2004      	movs	r0, #4
 8001098:	f7ff fd74 	bl	8000b84 <read_register>
 800109c:	4603      	mov	r3, r0
 800109e:	73fb      	strb	r3, [r7, #15]

    // Reset ARD register 0
    new_setup_retr |= 0x0F;
 80010a0:	7bfb      	ldrb	r3, [r7, #15]
 80010a2:	f043 030f 	orr.w	r3, r3, #15
 80010a6:	73fb      	strb	r3, [r7, #15]
    new_setup_retr |= ((us / 250) - 1) << 4;
 80010a8:	88fb      	ldrh	r3, [r7, #6]
 80010aa:	4a0b      	ldr	r2, [pc, #44]	@ (80010d8 <nrf24l01p_auto_retransmit_delay+0x4c>)
 80010ac:	fba2 2303 	umull	r2, r3, r2, r3
 80010b0:	091b      	lsrs	r3, r3, #4
 80010b2:	b29b      	uxth	r3, r3
 80010b4:	3b01      	subs	r3, #1
 80010b6:	b25b      	sxtb	r3, r3
 80010b8:	011b      	lsls	r3, r3, #4
 80010ba:	b25a      	sxtb	r2, r3
 80010bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010c0:	4313      	orrs	r3, r2
 80010c2:	b25b      	sxtb	r3, r3
 80010c4:	73fb      	strb	r3, [r7, #15]
    write_register(NRF24L01P_REG_SETUP_RETR, new_setup_retr);
 80010c6:	7bfb      	ldrb	r3, [r7, #15]
 80010c8:	4619      	mov	r1, r3
 80010ca:	2004      	movs	r0, #4
 80010cc:	f7ff fd80 	bl	8000bd0 <write_register>
}
 80010d0:	bf00      	nop
 80010d2:	3710      	adds	r7, #16
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	10624dd3 	.word	0x10624dd3

080010dc <nrf24l01p_set_rf_channel>:

void nrf24l01p_set_rf_channel(channel MHz)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	4603      	mov	r3, r0
 80010e4:	80fb      	strh	r3, [r7, #6]
    write_register(NRF24L01P_REG_RF_CH, MHz);
 80010e6:	88fb      	ldrh	r3, [r7, #6]
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	4619      	mov	r1, r3
 80010ec:	2005      	movs	r0, #5
 80010ee:	f7ff fd6f 	bl	8000bd0 <write_register>
}
 80010f2:	bf00      	nop
 80010f4:	3708      	adds	r7, #8
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}

080010fa <nrf24l01p_set_rf_tx_output_power>:

void nrf24l01p_set_rf_tx_output_power(output_power dBm)
{
 80010fa:	b580      	push	{r7, lr}
 80010fc:	b084      	sub	sp, #16
 80010fe:	af00      	add	r7, sp, #0
 8001100:	4603      	mov	r3, r0
 8001102:	71fb      	strb	r3, [r7, #7]
    uint8_t new_rf_setup = read_register(NRF24L01P_REG_RF_SETUP) & 0xF9;
 8001104:	2006      	movs	r0, #6
 8001106:	f7ff fd3d 	bl	8000b84 <read_register>
 800110a:	4603      	mov	r3, r0
 800110c:	f023 0306 	bic.w	r3, r3, #6
 8001110:	73fb      	strb	r3, [r7, #15]
    new_rf_setup |= (dBm << 1);
 8001112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001116:	005b      	lsls	r3, r3, #1
 8001118:	b25a      	sxtb	r2, r3
 800111a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800111e:	4313      	orrs	r3, r2
 8001120:	b25b      	sxtb	r3, r3
 8001122:	73fb      	strb	r3, [r7, #15]

    write_register(NRF24L01P_REG_RF_SETUP, new_rf_setup);
 8001124:	7bfb      	ldrb	r3, [r7, #15]
 8001126:	4619      	mov	r1, r3
 8001128:	2006      	movs	r0, #6
 800112a:	f7ff fd51 	bl	8000bd0 <write_register>
}
 800112e:	bf00      	nop
 8001130:	3710      	adds	r7, #16
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}

08001136 <nrf24l01p_set_rf_air_data_rate>:

void nrf24l01p_set_rf_air_data_rate(air_data_rate bps)
{
 8001136:	b580      	push	{r7, lr}
 8001138:	b084      	sub	sp, #16
 800113a:	af00      	add	r7, sp, #0
 800113c:	4603      	mov	r3, r0
 800113e:	71fb      	strb	r3, [r7, #7]
    // Set value to 0
    uint8_t new_rf_setup = read_register(NRF24L01P_REG_RF_SETUP) & 0xD7;
 8001140:	2006      	movs	r0, #6
 8001142:	f7ff fd1f 	bl	8000b84 <read_register>
 8001146:	4603      	mov	r3, r0
 8001148:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 800114c:	73fb      	strb	r3, [r7, #15]

    switch(bps)
 800114e:	79fb      	ldrb	r3, [r7, #7]
 8001150:	2b02      	cmp	r3, #2
 8001152:	d00a      	beq.n	800116a <nrf24l01p_set_rf_air_data_rate+0x34>
 8001154:	2b02      	cmp	r3, #2
 8001156:	dc0e      	bgt.n	8001176 <nrf24l01p_set_rf_air_data_rate+0x40>
 8001158:	2b00      	cmp	r3, #0
 800115a:	d00b      	beq.n	8001174 <nrf24l01p_set_rf_air_data_rate+0x3e>
 800115c:	2b01      	cmp	r3, #1
 800115e:	d10a      	bne.n	8001176 <nrf24l01p_set_rf_air_data_rate+0x40>
    {
        case _1Mbps:
            break;
        case _2Mbps:
            new_rf_setup |= 1 << 3;
 8001160:	7bfb      	ldrb	r3, [r7, #15]
 8001162:	f043 0308 	orr.w	r3, r3, #8
 8001166:	73fb      	strb	r3, [r7, #15]
            break;
 8001168:	e005      	b.n	8001176 <nrf24l01p_set_rf_air_data_rate+0x40>
        case _250kbps:
            new_rf_setup |= 1 << 5;
 800116a:	7bfb      	ldrb	r3, [r7, #15]
 800116c:	f043 0320 	orr.w	r3, r3, #32
 8001170:	73fb      	strb	r3, [r7, #15]
            break;
 8001172:	e000      	b.n	8001176 <nrf24l01p_set_rf_air_data_rate+0x40>
            break;
 8001174:	bf00      	nop
    }
    write_register(NRF24L01P_REG_RF_SETUP, new_rf_setup);
 8001176:	7bfb      	ldrb	r3, [r7, #15]
 8001178:	4619      	mov	r1, r3
 800117a:	2006      	movs	r0, #6
 800117c:	f7ff fd28 	bl	8000bd0 <write_register>
}
 8001180:	bf00      	nop
 8001182:	3710      	adds	r7, #16
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}

08001188 <radio_init>:

/**
 * @brief C-callable function to initialize the radio subsystem.
 */
void radio_init(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
    // Create the binary semaphore for IRQ
    g_radio_irq_sem = xSemaphoreCreateBinary();
 800118c:	2203      	movs	r2, #3
 800118e:	2100      	movs	r1, #0
 8001190:	2001      	movs	r0, #1
 8001192:	f006 fcda 	bl	8007b4a <xQueueGenericCreate>
 8001196:	4603      	mov	r3, r0
 8001198:	4a01      	ldr	r2, [pc, #4]	@ (80011a0 <radio_init+0x18>)
 800119a:	6013      	str	r3, [r2, #0]
}
 800119c:	bf00      	nop
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	20000170 	.word	0x20000170

080011a4 <radio_task_entry>:

/**
 * @brief RTOS task entry function.
 */
void radio_task_entry(void *argument)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
    g_radio.task();
 80011ac:	4803      	ldr	r0, [pc, #12]	@ (80011bc <radio_task_entry+0x18>)
 80011ae:	f000 f851 	bl	8001254 <_ZN7MyRadio4taskEv>
}
 80011b2:	bf00      	nop
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	20000174 	.word	0x20000174

080011c0 <_ZN7MyRadioC1Ev>:

} // extern "C"

// --- C++ Class Implementation ---

MyRadio::MyRadio()
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
{
	this->tx_queue = xQueueCreate(1, 0);
 80011c8:	2200      	movs	r2, #0
 80011ca:	2100      	movs	r1, #0
 80011cc:	2001      	movs	r0, #1
 80011ce:	f006 fcbc 	bl	8007b4a <xQueueGenericCreate>
 80011d2:	4602      	mov	r2, r0
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	601a      	str	r2, [r3, #0]
}
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	4618      	mov	r0, r3
 80011dc:	3708      	adds	r7, #8
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}

080011e2 <_ZN7MyRadio4initEv>:

/**
 * @brief Private method to initialize the nRF24.
 */
bool MyRadio::init(void)
{
 80011e2:	b580      	push	{r7, lr}
 80011e4:	b082      	sub	sp, #8
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	6078      	str	r0, [r7, #4]
	nrf24l01p_rx_init(106, _1Mbps);
 80011ea:	2100      	movs	r1, #0
 80011ec:	206a      	movs	r0, #106	@ 0x6a
 80011ee:	f7ff fd1d 	bl	8000c2c <nrf24l01p_rx_init>
	return true;
 80011f2:	2301      	movs	r3, #1
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	3708      	adds	r7, #8
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}

080011fc <_ZN7MyRadio9send_dataEPh>:

/**
 * @brief Public API for other tasks to send data.
 */
bool MyRadio::send_data(uint8_t* data)
{
 80011fc:	b5b0      	push	{r4, r5, r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
 8001204:	6039      	str	r1, [r7, #0]
	memcpy(radio_tx_buffer, data, 32);
 8001206:	4a12      	ldr	r2, [pc, #72]	@ (8001250 <_ZN7MyRadio9send_dataEPh+0x54>)
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	4614      	mov	r4, r2
 800120c:	461d      	mov	r5, r3
 800120e:	6828      	ldr	r0, [r5, #0]
 8001210:	6869      	ldr	r1, [r5, #4]
 8001212:	68aa      	ldr	r2, [r5, #8]
 8001214:	68eb      	ldr	r3, [r5, #12]
 8001216:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001218:	6928      	ldr	r0, [r5, #16]
 800121a:	6969      	ldr	r1, [r5, #20]
 800121c:	69aa      	ldr	r2, [r5, #24]
 800121e:	69eb      	ldr	r3, [r5, #28]
 8001220:	c40f      	stmia	r4!, {r0, r1, r2, r3}
	if (xQueueSend(this->tx_queue, NULL, 0) == pdTRUE) {
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6818      	ldr	r0, [r3, #0]
 8001226:	2300      	movs	r3, #0
 8001228:	2200      	movs	r2, #0
 800122a:	2100      	movs	r1, #0
 800122c:	f006 fcec 	bl	8007c08 <xQueueGenericSend>
 8001230:	4603      	mov	r3, r0
 8001232:	2b01      	cmp	r3, #1
 8001234:	bf0c      	ite	eq
 8001236:	2301      	moveq	r3, #1
 8001238:	2300      	movne	r3, #0
 800123a:	b2db      	uxtb	r3, r3
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <_ZN7MyRadio9send_dataEPh+0x48>
	        return true;
 8001240:	2301      	movs	r3, #1
 8001242:	e000      	b.n	8001246 <_ZN7MyRadio9send_dataEPh+0x4a>
	    }
	return false;
 8001244:	2300      	movs	r3, #0
}
 8001246:	4618      	mov	r0, r3
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bdb0      	pop	{r4, r5, r7, pc}
 800124e:	bf00      	nop
 8001250:	20000178 	.word	0x20000178

08001254 <_ZN7MyRadio4taskEv>:
 */
/**
 * @brief MAIN RADIO TASK LOOP
 */
void MyRadio::task(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b094      	sub	sp, #80	@ 0x50
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
    if (!this->init()) {
 800125c:	6878      	ldr	r0, [r7, #4]
 800125e:	f7ff ffc0 	bl	80011e2 <_ZN7MyRadio4initEv>
 8001262:	4603      	mov	r3, r0
 8001264:	f083 0301 	eor.w	r3, r3, #1
 8001268:	b2db      	uxtb	r3, r3
 800126a:	2b00      	cmp	r3, #0
 800126c:	d002      	beq.n	8001274 <_ZN7MyRadio4taskEv+0x20>
        vTaskDelete(NULL);
 800126e:	2000      	movs	r0, #0
 8001270:	f007 fc2e 	bl	8008ad0 <vTaskDelete>

    while(1)
    {

        // --- 1. Перевіряємо, чи є нова робота (з черги) ---
    	if (xQueueReceive(this->tx_queue, NULL, 0) == pdTRUE)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	2200      	movs	r2, #0
 800127a:	2100      	movs	r1, #0
 800127c:	4618      	mov	r0, r3
 800127e:	f006 fef3 	bl	8008068 <xQueueReceive>
 8001282:	4603      	mov	r3, r0
 8001284:	2b01      	cmp	r3, #1
 8001286:	bf0c      	ite	eq
 8001288:	2301      	moveq	r3, #1
 800128a:	2300      	movne	r3, #0
 800128c:	b2db      	uxtb	r3, r3
 800128e:	2b00      	cmp	r3, #0
 8001290:	d020      	beq.n	80012d4 <_ZN7MyRadio4taskEv+0x80>
		{
			// Переходимо в TX режим
			nrf24l01p_ptx_mode();
 8001292:	f7ff fda6 	bl	8000de2 <nrf24l01p_ptx_mode>

			// Відправляємо дані (використовуємо нову функцію)
			nrf24l01p_tx_transmit(radio_tx_buffer);
 8001296:	4822      	ldr	r0, [pc, #136]	@ (8001320 <_ZN7MyRadio4taskEv+0xcc>)
 8001298:	f7ff fd0a 	bl	8000cb0 <nrf24l01p_tx_transmit>
			HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT, NRF24L01P_CE_PIN_NUMBER, GPIO_PIN_SET);
 800129c:	2201      	movs	r2, #1
 800129e:	2101      	movs	r1, #1
 80012a0:	4820      	ldr	r0, [pc, #128]	@ (8001324 <_ZN7MyRadio4taskEv+0xd0>)
 80012a2:	f001 fcfd 	bl	8002ca0 <HAL_GPIO_WritePin>
			vTaskDelay(pdMS_TO_TICKS(1)); // (Короткий імпульс в 1мс)
 80012a6:	2001      	movs	r0, #1
 80012a8:	f007 fc86 	bl	8008bb8 <vTaskDelay>
			HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT, NRF24L01P_CE_PIN_NUMBER, GPIO_PIN_RESET);
 80012ac:	2200      	movs	r2, #0
 80012ae:	2101      	movs	r1, #1
 80012b0:	481c      	ldr	r0, [pc, #112]	@ (8001324 <_ZN7MyRadio4taskEv+0xd0>)
 80012b2:	f001 fcf5 	bl	8002ca0 <HAL_GPIO_WritePin>
			// (Ми будемо чекати на IRQ, щоб підтвердити відправку)
			xSemaphoreTake(g_radio_irq_sem, pdMS_TO_TICKS(100));
 80012b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001328 <_ZN7MyRadio4taskEv+0xd4>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	2164      	movs	r1, #100	@ 0x64
 80012bc:	4618      	mov	r0, r3
 80012be:	f006 ffb5 	bl	800822c <xQueueSemaphoreTake>

			// Очищуємо IRQ (TX_DS або MAX_RT)
			nrf24l01p_tx_irq();
 80012c2:	f7ff fd01 	bl	8000cc8 <nrf24l01p_tx_irq>

			// Повертаємося в RX режим
			nrf24l01p_prx_mode();
 80012c6:	f7ff fd77 	bl	8000db8 <nrf24l01p_prx_mode>
			HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT, NRF24L01P_CE_PIN_NUMBER, GPIO_PIN_SET); // (Знову починаємо слухати)
 80012ca:	2201      	movs	r2, #1
 80012cc:	2101      	movs	r1, #1
 80012ce:	4815      	ldr	r0, [pc, #84]	@ (8001324 <_ZN7MyRadio4taskEv+0xd0>)
 80012d0:	f001 fce6 	bl	8002ca0 <HAL_GPIO_WritePin>
		}

        // --- 2. Перевіряємо, чи нас не розбудив IRQ (отримання даних) ---
        if (xSemaphoreTake(g_radio_irq_sem, 0) == pdTRUE)
 80012d4:	4b14      	ldr	r3, [pc, #80]	@ (8001328 <_ZN7MyRadio4taskEv+0xd4>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	2100      	movs	r1, #0
 80012da:	4618      	mov	r0, r3
 80012dc:	f006 ffa6 	bl	800822c <xQueueSemaphoreTake>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b01      	cmp	r3, #1
 80012e4:	bf0c      	ite	eq
 80012e6:	2301      	moveq	r3, #1
 80012e8:	2300      	movne	r3, #0
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d012      	beq.n	8001316 <_ZN7MyRadio4taskEv+0xc2>
        {
            // Отримано дані
            nrf24l01p_rx_receive(rx_buf);
 80012f0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80012f4:	4618      	mov	r0, r3
 80012f6:	f7ff fcc7 	bl	8000c88 <nrf24l01p_rx_receive>

            char status_str[37];
            snprintf(status_str, sizeof(status_str), "RX: %s", (char*)rx_buf);
 80012fa:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80012fe:	f107 0008 	add.w	r0, r7, #8
 8001302:	4a0a      	ldr	r2, [pc, #40]	@ (800132c <_ZN7MyRadio4taskEv+0xd8>)
 8001304:	2125      	movs	r1, #37	@ 0x25
 8001306:	f009 fa07 	bl	800a718 <sniprintf>
            g_display.set_status_text(status_str);
 800130a:	f107 0308 	add.w	r3, r7, #8
 800130e:	4619      	mov	r1, r3
 8001310:	4807      	ldr	r0, [pc, #28]	@ (8001330 <_ZN7MyRadio4taskEv+0xdc>)
 8001312:	f7fe ff85 	bl	8000220 <_ZN9MyDisplay15set_status_textEPKc>
        }

        vTaskDelay(pdMS_TO_TICKS(10));
 8001316:	200a      	movs	r0, #10
 8001318:	f007 fc4e 	bl	8008bb8 <vTaskDelay>
    }
 800131c:	e7aa      	b.n	8001274 <_ZN7MyRadio4taskEv+0x20>
 800131e:	bf00      	nop
 8001320:	20000178 	.word	0x20000178
 8001324:	40010c00 	.word	0x40010c00
 8001328:	20000170 	.word	0x20000170
 800132c:	0800b220 	.word	0x0800b220
 8001330:	20000090 	.word	0x20000090

08001334 <_Z41__static_initialization_and_destruction_0v>:
}
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
MyRadio g_radio;
 8001338:	4802      	ldr	r0, [pc, #8]	@ (8001344 <_Z41__static_initialization_and_destruction_0v+0x10>)
 800133a:	f7ff ff41 	bl	80011c0 <_ZN7MyRadioC1Ev>
}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	20000174 	.word	0x20000174

08001348 <_GLOBAL__sub_I_g_radio_irq_sem>:
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
 800134c:	f7ff fff2 	bl	8001334 <_Z41__static_initialization_and_destruction_0v>
 8001350:	bd80      	pop	{r7, pc}
	...

08001354 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_tx;
DMA_HandleTypeDef hdma_spi1_rx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001358:	4b17      	ldr	r3, [pc, #92]	@ (80013b8 <MX_SPI1_Init+0x64>)
 800135a:	4a18      	ldr	r2, [pc, #96]	@ (80013bc <MX_SPI1_Init+0x68>)
 800135c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800135e:	4b16      	ldr	r3, [pc, #88]	@ (80013b8 <MX_SPI1_Init+0x64>)
 8001360:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001364:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001366:	4b14      	ldr	r3, [pc, #80]	@ (80013b8 <MX_SPI1_Init+0x64>)
 8001368:	2200      	movs	r2, #0
 800136a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800136c:	4b12      	ldr	r3, [pc, #72]	@ (80013b8 <MX_SPI1_Init+0x64>)
 800136e:	2200      	movs	r2, #0
 8001370:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001372:	4b11      	ldr	r3, [pc, #68]	@ (80013b8 <MX_SPI1_Init+0x64>)
 8001374:	2200      	movs	r2, #0
 8001376:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001378:	4b0f      	ldr	r3, [pc, #60]	@ (80013b8 <MX_SPI1_Init+0x64>)
 800137a:	2200      	movs	r2, #0
 800137c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800137e:	4b0e      	ldr	r3, [pc, #56]	@ (80013b8 <MX_SPI1_Init+0x64>)
 8001380:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001384:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001386:	4b0c      	ldr	r3, [pc, #48]	@ (80013b8 <MX_SPI1_Init+0x64>)
 8001388:	2238      	movs	r2, #56	@ 0x38
 800138a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800138c:	4b0a      	ldr	r3, [pc, #40]	@ (80013b8 <MX_SPI1_Init+0x64>)
 800138e:	2200      	movs	r2, #0
 8001390:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001392:	4b09      	ldr	r3, [pc, #36]	@ (80013b8 <MX_SPI1_Init+0x64>)
 8001394:	2200      	movs	r2, #0
 8001396:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001398:	4b07      	ldr	r3, [pc, #28]	@ (80013b8 <MX_SPI1_Init+0x64>)
 800139a:	2200      	movs	r2, #0
 800139c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800139e:	4b06      	ldr	r3, [pc, #24]	@ (80013b8 <MX_SPI1_Init+0x64>)
 80013a0:	220a      	movs	r2, #10
 80013a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013a4:	4804      	ldr	r0, [pc, #16]	@ (80013b8 <MX_SPI1_Init+0x64>)
 80013a6:	f004 ff5d 	bl	8006264 <HAL_SPI_Init>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80013b0:	f7ff fba8 	bl	8000b04 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80013b4:	bf00      	nop
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	20000198 	.word	0x20000198
 80013bc:	40013000 	.word	0x40013000

080013c0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b088      	sub	sp, #32
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c8:	f107 0310 	add.w	r3, r7, #16
 80013cc:	2200      	movs	r2, #0
 80013ce:	601a      	str	r2, [r3, #0]
 80013d0:	605a      	str	r2, [r3, #4]
 80013d2:	609a      	str	r2, [r3, #8]
 80013d4:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4a41      	ldr	r2, [pc, #260]	@ (80014e0 <HAL_SPI_MspInit+0x120>)
 80013dc:	4293      	cmp	r3, r2
 80013de:	d17b      	bne.n	80014d8 <HAL_SPI_MspInit+0x118>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80013e0:	4b40      	ldr	r3, [pc, #256]	@ (80014e4 <HAL_SPI_MspInit+0x124>)
 80013e2:	699b      	ldr	r3, [r3, #24]
 80013e4:	4a3f      	ldr	r2, [pc, #252]	@ (80014e4 <HAL_SPI_MspInit+0x124>)
 80013e6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80013ea:	6193      	str	r3, [r2, #24]
 80013ec:	4b3d      	ldr	r3, [pc, #244]	@ (80014e4 <HAL_SPI_MspInit+0x124>)
 80013ee:	699b      	ldr	r3, [r3, #24]
 80013f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80013f4:	60fb      	str	r3, [r7, #12]
 80013f6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f8:	4b3a      	ldr	r3, [pc, #232]	@ (80014e4 <HAL_SPI_MspInit+0x124>)
 80013fa:	699b      	ldr	r3, [r3, #24]
 80013fc:	4a39      	ldr	r2, [pc, #228]	@ (80014e4 <HAL_SPI_MspInit+0x124>)
 80013fe:	f043 0304 	orr.w	r3, r3, #4
 8001402:	6193      	str	r3, [r2, #24]
 8001404:	4b37      	ldr	r3, [pc, #220]	@ (80014e4 <HAL_SPI_MspInit+0x124>)
 8001406:	699b      	ldr	r3, [r3, #24]
 8001408:	f003 0304 	and.w	r3, r3, #4
 800140c:	60bb      	str	r3, [r7, #8]
 800140e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = NRF24_SCK_Pin|NRF24_MOSI_Pin;
 8001410:	23a0      	movs	r3, #160	@ 0xa0
 8001412:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001414:	2302      	movs	r3, #2
 8001416:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001418:	2303      	movs	r3, #3
 800141a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800141c:	f107 0310 	add.w	r3, r7, #16
 8001420:	4619      	mov	r1, r3
 8001422:	4831      	ldr	r0, [pc, #196]	@ (80014e8 <HAL_SPI_MspInit+0x128>)
 8001424:	f001 f9ae 	bl	8002784 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = NRF24_MISO_Pin;
 8001428:	2340      	movs	r3, #64	@ 0x40
 800142a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800142c:	2300      	movs	r3, #0
 800142e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001430:	2300      	movs	r3, #0
 8001432:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(NRF24_MISO_GPIO_Port, &GPIO_InitStruct);
 8001434:	f107 0310 	add.w	r3, r7, #16
 8001438:	4619      	mov	r1, r3
 800143a:	482b      	ldr	r0, [pc, #172]	@ (80014e8 <HAL_SPI_MspInit+0x128>)
 800143c:	f001 f9a2 	bl	8002784 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8001440:	4b2a      	ldr	r3, [pc, #168]	@ (80014ec <HAL_SPI_MspInit+0x12c>)
 8001442:	4a2b      	ldr	r2, [pc, #172]	@ (80014f0 <HAL_SPI_MspInit+0x130>)
 8001444:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001446:	4b29      	ldr	r3, [pc, #164]	@ (80014ec <HAL_SPI_MspInit+0x12c>)
 8001448:	2210      	movs	r2, #16
 800144a:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800144c:	4b27      	ldr	r3, [pc, #156]	@ (80014ec <HAL_SPI_MspInit+0x12c>)
 800144e:	2200      	movs	r2, #0
 8001450:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001452:	4b26      	ldr	r3, [pc, #152]	@ (80014ec <HAL_SPI_MspInit+0x12c>)
 8001454:	2280      	movs	r2, #128	@ 0x80
 8001456:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001458:	4b24      	ldr	r3, [pc, #144]	@ (80014ec <HAL_SPI_MspInit+0x12c>)
 800145a:	2200      	movs	r2, #0
 800145c:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800145e:	4b23      	ldr	r3, [pc, #140]	@ (80014ec <HAL_SPI_MspInit+0x12c>)
 8001460:	2200      	movs	r2, #0
 8001462:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001464:	4b21      	ldr	r3, [pc, #132]	@ (80014ec <HAL_SPI_MspInit+0x12c>)
 8001466:	2200      	movs	r2, #0
 8001468:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800146a:	4b20      	ldr	r3, [pc, #128]	@ (80014ec <HAL_SPI_MspInit+0x12c>)
 800146c:	2200      	movs	r2, #0
 800146e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001470:	481e      	ldr	r0, [pc, #120]	@ (80014ec <HAL_SPI_MspInit+0x12c>)
 8001472:	f000 fe61 	bl	8002138 <HAL_DMA_Init>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d001      	beq.n	8001480 <HAL_SPI_MspInit+0xc0>
    {
      Error_Handler();
 800147c:	f7ff fb42 	bl	8000b04 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	4a1a      	ldr	r2, [pc, #104]	@ (80014ec <HAL_SPI_MspInit+0x12c>)
 8001484:	649a      	str	r2, [r3, #72]	@ 0x48
 8001486:	4a19      	ldr	r2, [pc, #100]	@ (80014ec <HAL_SPI_MspInit+0x12c>)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 800148c:	4b19      	ldr	r3, [pc, #100]	@ (80014f4 <HAL_SPI_MspInit+0x134>)
 800148e:	4a1a      	ldr	r2, [pc, #104]	@ (80014f8 <HAL_SPI_MspInit+0x138>)
 8001490:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001492:	4b18      	ldr	r3, [pc, #96]	@ (80014f4 <HAL_SPI_MspInit+0x134>)
 8001494:	2200      	movs	r2, #0
 8001496:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001498:	4b16      	ldr	r3, [pc, #88]	@ (80014f4 <HAL_SPI_MspInit+0x134>)
 800149a:	2200      	movs	r2, #0
 800149c:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800149e:	4b15      	ldr	r3, [pc, #84]	@ (80014f4 <HAL_SPI_MspInit+0x134>)
 80014a0:	2280      	movs	r2, #128	@ 0x80
 80014a2:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014a4:	4b13      	ldr	r3, [pc, #76]	@ (80014f4 <HAL_SPI_MspInit+0x134>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014aa:	4b12      	ldr	r3, [pc, #72]	@ (80014f4 <HAL_SPI_MspInit+0x134>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80014b0:	4b10      	ldr	r3, [pc, #64]	@ (80014f4 <HAL_SPI_MspInit+0x134>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80014b6:	4b0f      	ldr	r3, [pc, #60]	@ (80014f4 <HAL_SPI_MspInit+0x134>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80014bc:	480d      	ldr	r0, [pc, #52]	@ (80014f4 <HAL_SPI_MspInit+0x134>)
 80014be:	f000 fe3b 	bl	8002138 <HAL_DMA_Init>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 80014c8:	f7ff fb1c 	bl	8000b04 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	4a09      	ldr	r2, [pc, #36]	@ (80014f4 <HAL_SPI_MspInit+0x134>)
 80014d0:	64da      	str	r2, [r3, #76]	@ 0x4c
 80014d2:	4a08      	ldr	r2, [pc, #32]	@ (80014f4 <HAL_SPI_MspInit+0x134>)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80014d8:	bf00      	nop
 80014da:	3720      	adds	r7, #32
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	40013000 	.word	0x40013000
 80014e4:	40021000 	.word	0x40021000
 80014e8:	40010800 	.word	0x40010800
 80014ec:	200001f0 	.word	0x200001f0
 80014f0:	40020030 	.word	0x40020030
 80014f4:	20000234 	.word	0x20000234
 80014f8:	4002001c 	.word	0x4002001c

080014fc <ssd1306_WriteCommand>:
 * @note This is a blocking function.
 * @param cmd The command byte to send.
 * @return HAL status.
 */
static HAL_StatusTypeDef ssd1306_WriteCommand(uint8_t cmd)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b086      	sub	sp, #24
 8001500:	af04      	add	r7, sp, #16
 8001502:	4603      	mov	r3, r0
 8001504:	71fb      	strb	r3, [r7, #7]
    // Uses 0x00 as the "Memory Address" to signify a command
    return HAL_I2C_Mem_Write(&hi2c1, (SSD1306_I2C_ADDR << 1), 0x00, 1, &cmd, 1, HAL_MAX_DELAY);
 8001506:	f04f 33ff 	mov.w	r3, #4294967295
 800150a:	9302      	str	r3, [sp, #8]
 800150c:	2301      	movs	r3, #1
 800150e:	9301      	str	r3, [sp, #4]
 8001510:	1dfb      	adds	r3, r7, #7
 8001512:	9300      	str	r3, [sp, #0]
 8001514:	2301      	movs	r3, #1
 8001516:	2200      	movs	r2, #0
 8001518:	2178      	movs	r1, #120	@ 0x78
 800151a:	4804      	ldr	r0, [pc, #16]	@ (800152c <ssd1306_WriteCommand+0x30>)
 800151c:	f001 fdfc 	bl	8003118 <HAL_I2C_Mem_Write>
 8001520:	4603      	mov	r3, r0
}
 8001522:	4618      	mov	r0, r3
 8001524:	3708      	adds	r7, #8
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	200000b4 	.word	0x200000b4

08001530 <ssd1306_Init>:
/**
 * @brief Initializes the SSD1306 controller (for 128x64).
 * @return 1 on success, 0 on failure.
 */
uint8_t ssd1306_Init(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
    // Power-on delay
    HAL_Delay(100);
 8001534:	2064      	movs	r0, #100	@ 0x64
 8001536:	f000 fccd 	bl	8001ed4 <HAL_Delay>

    // --- Initialization Sequence for 128x64 ---
    if (ssd1306_WriteCommand(0xAE) != HAL_OK) return 0; // Display OFF
 800153a:	20ae      	movs	r0, #174	@ 0xae
 800153c:	f7ff ffde 	bl	80014fc <ssd1306_WriteCommand>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <ssd1306_Init+0x1a>
 8001546:	2300      	movs	r3, #0
 8001548:	e0d5      	b.n	80016f6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x20) != HAL_OK) return 0; // Set Memory Addressing Mode
 800154a:	2020      	movs	r0, #32
 800154c:	f7ff ffd6 	bl	80014fc <ssd1306_WriteCommand>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <ssd1306_Init+0x2a>
 8001556:	2300      	movs	r3, #0
 8001558:	e0cd      	b.n	80016f6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // 00 = Horizontal
 800155a:	2000      	movs	r0, #0
 800155c:	f7ff ffce 	bl	80014fc <ssd1306_WriteCommand>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <ssd1306_Init+0x3a>
 8001566:	2300      	movs	r3, #0
 8001568:	e0c5      	b.n	80016f6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xB0) != HAL_OK) return 0; // Set Page Start Address
 800156a:	20b0      	movs	r0, #176	@ 0xb0
 800156c:	f7ff ffc6 	bl	80014fc <ssd1306_WriteCommand>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d001      	beq.n	800157a <ssd1306_Init+0x4a>
 8001576:	2300      	movs	r3, #0
 8001578:	e0bd      	b.n	80016f6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xC8) != HAL_OK) return 0; // Set COM Output Scan Direction
 800157a:	20c8      	movs	r0, #200	@ 0xc8
 800157c:	f7ff ffbe 	bl	80014fc <ssd1306_WriteCommand>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <ssd1306_Init+0x5a>
 8001586:	2300      	movs	r3, #0
 8001588:	e0b5      	b.n	80016f6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // ---set low column address
 800158a:	2000      	movs	r0, #0
 800158c:	f7ff ffb6 	bl	80014fc <ssd1306_WriteCommand>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <ssd1306_Init+0x6a>
 8001596:	2300      	movs	r3, #0
 8001598:	e0ad      	b.n	80016f6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x10) != HAL_OK) return 0; // ---set high column address
 800159a:	2010      	movs	r0, #16
 800159c:	f7ff ffae 	bl	80014fc <ssd1306_WriteCommand>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <ssd1306_Init+0x7a>
 80015a6:	2300      	movs	r3, #0
 80015a8:	e0a5      	b.n	80016f6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x40) != HAL_OK) return 0; // --set start line address
 80015aa:	2040      	movs	r0, #64	@ 0x40
 80015ac:	f7ff ffa6 	bl	80014fc <ssd1306_WriteCommand>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <ssd1306_Init+0x8a>
 80015b6:	2300      	movs	r3, #0
 80015b8:	e09d      	b.n	80016f6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x81) != HAL_OK) return 0; // Set contrast
 80015ba:	2081      	movs	r0, #129	@ 0x81
 80015bc:	f7ff ff9e 	bl	80014fc <ssd1306_WriteCommand>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <ssd1306_Init+0x9a>
 80015c6:	2300      	movs	r3, #0
 80015c8:	e095      	b.n	80016f6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xFF) != HAL_OK) return 0; // Max contrast
 80015ca:	20ff      	movs	r0, #255	@ 0xff
 80015cc:	f7ff ff96 	bl	80014fc <ssd1306_WriteCommand>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d001      	beq.n	80015da <ssd1306_Init+0xaa>
 80015d6:	2300      	movs	r3, #0
 80015d8:	e08d      	b.n	80016f6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xA1) != HAL_OK) return 0; // Set segment re-map 0 to 127
 80015da:	20a1      	movs	r0, #161	@ 0xa1
 80015dc:	f7ff ff8e 	bl	80014fc <ssd1306_WriteCommand>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <ssd1306_Init+0xba>
 80015e6:	2300      	movs	r3, #0
 80015e8:	e085      	b.n	80016f6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xA6) != HAL_OK) return 0; // Set normal display
 80015ea:	20a6      	movs	r0, #166	@ 0xa6
 80015ec:	f7ff ff86 	bl	80014fc <ssd1306_WriteCommand>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d001      	beq.n	80015fa <ssd1306_Init+0xca>
 80015f6:	2300      	movs	r3, #0
 80015f8:	e07d      	b.n	80016f6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xA8) != HAL_OK) return 0; // Set multiplex ratio
 80015fa:	20a8      	movs	r0, #168	@ 0xa8
 80015fc:	f7ff ff7e 	bl	80014fc <ssd1306_WriteCommand>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <ssd1306_Init+0xda>
 8001606:	2300      	movs	r3, #0
 8001608:	e075      	b.n	80016f6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x3F) != HAL_OK) return 0; // 1/64 duty (for 128x64)
 800160a:	203f      	movs	r0, #63	@ 0x3f
 800160c:	f7ff ff76 	bl	80014fc <ssd1306_WriteCommand>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <ssd1306_Init+0xea>
 8001616:	2300      	movs	r3, #0
 8001618:	e06d      	b.n	80016f6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xD3) != HAL_OK) return 0; // Set display offset
 800161a:	20d3      	movs	r0, #211	@ 0xd3
 800161c:	f7ff ff6e 	bl	80014fc <ssd1306_WriteCommand>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <ssd1306_Init+0xfa>
 8001626:	2300      	movs	r3, #0
 8001628:	e065      	b.n	80016f6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // no offset
 800162a:	2000      	movs	r0, #0
 800162c:	f7ff ff66 	bl	80014fc <ssd1306_WriteCommand>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d001      	beq.n	800163a <ssd1306_Init+0x10a>
 8001636:	2300      	movs	r3, #0
 8001638:	e05d      	b.n	80016f6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xD5) != HAL_OK) return 0; // Set display clock divide ratio
 800163a:	20d5      	movs	r0, #213	@ 0xd5
 800163c:	f7ff ff5e 	bl	80014fc <ssd1306_WriteCommand>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	d001      	beq.n	800164a <ssd1306_Init+0x11a>
 8001646:	2300      	movs	r3, #0
 8001648:	e055      	b.n	80016f6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x80) != HAL_OK) return 0; //
 800164a:	2080      	movs	r0, #128	@ 0x80
 800164c:	f7ff ff56 	bl	80014fc <ssd1306_WriteCommand>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <ssd1306_Init+0x12a>
 8001656:	2300      	movs	r3, #0
 8001658:	e04d      	b.n	80016f6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xD9) != HAL_OK) return 0; // Set pre-charge period
 800165a:	20d9      	movs	r0, #217	@ 0xd9
 800165c:	f7ff ff4e 	bl	80014fc <ssd1306_WriteCommand>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d001      	beq.n	800166a <ssd1306_Init+0x13a>
 8001666:	2300      	movs	r3, #0
 8001668:	e045      	b.n	80016f6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xF1) != HAL_OK) return 0;
 800166a:	20f1      	movs	r0, #241	@ 0xf1
 800166c:	f7ff ff46 	bl	80014fc <ssd1306_WriteCommand>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <ssd1306_Init+0x14a>
 8001676:	2300      	movs	r3, #0
 8001678:	e03d      	b.n	80016f6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xDA) != HAL_OK) return 0; // Set com pins hardware config
 800167a:	20da      	movs	r0, #218	@ 0xda
 800167c:	f7ff ff3e 	bl	80014fc <ssd1306_WriteCommand>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d001      	beq.n	800168a <ssd1306_Init+0x15a>
 8001686:	2300      	movs	r3, #0
 8001688:	e035      	b.n	80016f6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x12) != HAL_OK) return 0; // (for 128x64)
 800168a:	2012      	movs	r0, #18
 800168c:	f7ff ff36 	bl	80014fc <ssd1306_WriteCommand>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <ssd1306_Init+0x16a>
 8001696:	2300      	movs	r3, #0
 8001698:	e02d      	b.n	80016f6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xDB) != HAL_OK) return 0; // Set vcomh
 800169a:	20db      	movs	r0, #219	@ 0xdb
 800169c:	f7ff ff2e 	bl	80014fc <ssd1306_WriteCommand>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <ssd1306_Init+0x17a>
 80016a6:	2300      	movs	r3, #0
 80016a8:	e025      	b.n	80016f6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x40) != HAL_OK) return 0;
 80016aa:	2040      	movs	r0, #64	@ 0x40
 80016ac:	f7ff ff26 	bl	80014fc <ssd1306_WriteCommand>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <ssd1306_Init+0x18a>
 80016b6:	2300      	movs	r3, #0
 80016b8:	e01d      	b.n	80016f6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x8D) != HAL_OK) return 0; // Set Charge Pump
 80016ba:	208d      	movs	r0, #141	@ 0x8d
 80016bc:	f7ff ff1e 	bl	80014fc <ssd1306_WriteCommand>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <ssd1306_Init+0x19a>
 80016c6:	2300      	movs	r3, #0
 80016c8:	e015      	b.n	80016f6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x14) != HAL_OK) return 0; // Enabled
 80016ca:	2014      	movs	r0, #20
 80016cc:	f7ff ff16 	bl	80014fc <ssd1306_WriteCommand>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <ssd1306_Init+0x1aa>
 80016d6:	2300      	movs	r3, #0
 80016d8:	e00d      	b.n	80016f6 <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xAF) != HAL_OK) return 0; // Display ON
 80016da:	20af      	movs	r0, #175	@ 0xaf
 80016dc:	f7ff ff0e 	bl	80014fc <ssd1306_WriteCommand>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d001      	beq.n	80016ea <ssd1306_Init+0x1ba>
 80016e6:	2300      	movs	r3, #0
 80016e8:	e005      	b.n	80016f6 <ssd1306_Init+0x1c6>

    // Clear buffer
    ssd1306_Fill(Black);
 80016ea:	2000      	movs	r0, #0
 80016ec:	f000 f806 	bl	80016fc <ssd1306_Fill>

    // Update screen (blocking method) for the first time
    ssd1306_UpdateScreen();
 80016f0:	f000 f944 	bl	800197c <ssd1306_UpdateScreen>

    return 1; // Success
 80016f4:	2301      	movs	r3, #1
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	bd80      	pop	{r7, pc}
	...

080016fc <ssd1306_Fill>:

/**
 * @brief Fills the entire screen buffer with a color.
 */
void ssd1306_Fill(uint8_t color)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b084      	sub	sp, #16
 8001700:	af00      	add	r7, sp, #0
 8001702:	4603      	mov	r3, r0
 8001704:	71fb      	strb	r3, [r7, #7]
    // Set all bytes in the buffer to 0x00 (Black) or 0xFF (White)
    uint8_t fill_val = (color == Black) ? 0x00 : 0xFF;
 8001706:	79fb      	ldrb	r3, [r7, #7]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d101      	bne.n	8001710 <ssd1306_Fill+0x14>
 800170c:	2300      	movs	r3, #0
 800170e:	e000      	b.n	8001712 <ssd1306_Fill+0x16>
 8001710:	23ff      	movs	r3, #255	@ 0xff
 8001712:	73fb      	strb	r3, [r7, #15]
    memset(SSD1306_Buffer, fill_val, sizeof(SSD1306_Buffer));
 8001714:	7bfb      	ldrb	r3, [r7, #15]
 8001716:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800171a:	4619      	mov	r1, r3
 800171c:	4803      	ldr	r0, [pc, #12]	@ (800172c <ssd1306_Fill+0x30>)
 800171e:	f009 f831 	bl	800a784 <memset>
}
 8001722:	bf00      	nop
 8001724:	3710      	adds	r7, #16
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	20000278 	.word	0x20000278

08001730 <ssd1306_DrawPixel>:

/**
 * @brief Draws a single pixel in the screen buffer.
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, uint8_t color)
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	4603      	mov	r3, r0
 8001738:	71fb      	strb	r3, [r7, #7]
 800173a:	460b      	mov	r3, r1
 800173c:	71bb      	strb	r3, [r7, #6]
 800173e:	4613      	mov	r3, r2
 8001740:	717b      	strb	r3, [r7, #5]
    // Check boundaries
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001746:	2b00      	cmp	r3, #0
 8001748:	db3d      	blt.n	80017c6 <ssd1306_DrawPixel+0x96>
 800174a:	79bb      	ldrb	r3, [r7, #6]
 800174c:	2b3f      	cmp	r3, #63	@ 0x3f
 800174e:	d83a      	bhi.n	80017c6 <ssd1306_DrawPixel+0x96>
        return;
    }

    // Set or clear the specific bit for the pixel
    if (color == White) {
 8001750:	797b      	ldrb	r3, [r7, #5]
 8001752:	2b01      	cmp	r3, #1
 8001754:	d11a      	bne.n	800178c <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= (1 << (y % 8));
 8001756:	79fa      	ldrb	r2, [r7, #7]
 8001758:	79bb      	ldrb	r3, [r7, #6]
 800175a:	08db      	lsrs	r3, r3, #3
 800175c:	b2d8      	uxtb	r0, r3
 800175e:	4603      	mov	r3, r0
 8001760:	01db      	lsls	r3, r3, #7
 8001762:	4413      	add	r3, r2
 8001764:	4a1a      	ldr	r2, [pc, #104]	@ (80017d0 <ssd1306_DrawPixel+0xa0>)
 8001766:	5cd3      	ldrb	r3, [r2, r3]
 8001768:	b25a      	sxtb	r2, r3
 800176a:	79bb      	ldrb	r3, [r7, #6]
 800176c:	f003 0307 	and.w	r3, r3, #7
 8001770:	2101      	movs	r1, #1
 8001772:	fa01 f303 	lsl.w	r3, r1, r3
 8001776:	b25b      	sxtb	r3, r3
 8001778:	4313      	orrs	r3, r2
 800177a:	b259      	sxtb	r1, r3
 800177c:	79fa      	ldrb	r2, [r7, #7]
 800177e:	4603      	mov	r3, r0
 8001780:	01db      	lsls	r3, r3, #7
 8001782:	4413      	add	r3, r2
 8001784:	b2c9      	uxtb	r1, r1
 8001786:	4a12      	ldr	r2, [pc, #72]	@ (80017d0 <ssd1306_DrawPixel+0xa0>)
 8001788:	54d1      	strb	r1, [r2, r3]
 800178a:	e01d      	b.n	80017c8 <ssd1306_DrawPixel+0x98>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800178c:	79fa      	ldrb	r2, [r7, #7]
 800178e:	79bb      	ldrb	r3, [r7, #6]
 8001790:	08db      	lsrs	r3, r3, #3
 8001792:	b2d8      	uxtb	r0, r3
 8001794:	4603      	mov	r3, r0
 8001796:	01db      	lsls	r3, r3, #7
 8001798:	4413      	add	r3, r2
 800179a:	4a0d      	ldr	r2, [pc, #52]	@ (80017d0 <ssd1306_DrawPixel+0xa0>)
 800179c:	5cd3      	ldrb	r3, [r2, r3]
 800179e:	b25a      	sxtb	r2, r3
 80017a0:	79bb      	ldrb	r3, [r7, #6]
 80017a2:	f003 0307 	and.w	r3, r3, #7
 80017a6:	2101      	movs	r1, #1
 80017a8:	fa01 f303 	lsl.w	r3, r1, r3
 80017ac:	b25b      	sxtb	r3, r3
 80017ae:	43db      	mvns	r3, r3
 80017b0:	b25b      	sxtb	r3, r3
 80017b2:	4013      	ands	r3, r2
 80017b4:	b259      	sxtb	r1, r3
 80017b6:	79fa      	ldrb	r2, [r7, #7]
 80017b8:	4603      	mov	r3, r0
 80017ba:	01db      	lsls	r3, r3, #7
 80017bc:	4413      	add	r3, r2
 80017be:	b2c9      	uxtb	r1, r1
 80017c0:	4a03      	ldr	r2, [pc, #12]	@ (80017d0 <ssd1306_DrawPixel+0xa0>)
 80017c2:	54d1      	strb	r1, [r2, r3]
 80017c4:	e000      	b.n	80017c8 <ssd1306_DrawPixel+0x98>
        return;
 80017c6:	bf00      	nop
    }
}
 80017c8:	370c      	adds	r7, #12
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bc80      	pop	{r7}
 80017ce:	4770      	bx	lr
 80017d0:	20000278 	.word	0x20000278

080017d4 <ssd1306_SetCursor>:

/**
 * @brief Sets the text cursor position.
 */
void ssd1306_SetCursor(uint8_t x, uint8_t y)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
 80017da:	4603      	mov	r3, r0
 80017dc:	460a      	mov	r2, r1
 80017de:	71fb      	strb	r3, [r7, #7]
 80017e0:	4613      	mov	r3, r2
 80017e2:	71bb      	strb	r3, [r7, #6]
    current_x = x;
 80017e4:	4a05      	ldr	r2, [pc, #20]	@ (80017fc <ssd1306_SetCursor+0x28>)
 80017e6:	79fb      	ldrb	r3, [r7, #7]
 80017e8:	7013      	strb	r3, [r2, #0]
    current_y = y;
 80017ea:	4a05      	ldr	r2, [pc, #20]	@ (8001800 <ssd1306_SetCursor+0x2c>)
 80017ec:	79bb      	ldrb	r3, [r7, #6]
 80017ee:	7013      	strb	r3, [r2, #0]
}
 80017f0:	bf00      	nop
 80017f2:	370c      	adds	r7, #12
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bc80      	pop	{r7}
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop
 80017fc:	20000678 	.word	0x20000678
 8001800:	20000679 	.word	0x20000679

08001804 <ssd1306_WriteChar>:

/**
 * @brief Draws a single character (8-bit font).
 */
static char ssd1306_WriteChar(char ch, FontDef_8bit_t* Font, uint8_t color)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b086      	sub	sp, #24
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	6039      	str	r1, [r7, #0]
 800180e:	71fb      	strb	r3, [r7, #7]
 8001810:	4613      	mov	r3, r2
 8001812:	71bb      	strb	r3, [r7, #6]
    uint32_t i, j;

    // Check boundaries
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 8001814:	4b39      	ldr	r3, [pc, #228]	@ (80018fc <ssd1306_WriteChar+0xf8>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	461a      	mov	r2, r3
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	4413      	add	r3, r2
 8001820:	2b7f      	cmp	r3, #127	@ 0x7f
 8001822:	dc07      	bgt.n	8001834 <ssd1306_WriteChar+0x30>
        SSD1306_HEIGHT <= (current_y + Font->FontHeight))
 8001824:	4b36      	ldr	r3, [pc, #216]	@ (8001900 <ssd1306_WriteChar+0xfc>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	461a      	mov	r2, r3
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	785b      	ldrb	r3, [r3, #1]
 800182e:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 8001830:	2b3f      	cmp	r3, #63	@ 0x3f
 8001832:	dd01      	ble.n	8001838 <ssd1306_WriteChar+0x34>
    {
        return 0;
 8001834:	2300      	movs	r3, #0
 8001836:	e05c      	b.n	80018f2 <ssd1306_WriteChar+0xee>
    }

    // Draw character column by column
    for (i = 0; i < Font->FontWidth; i++) {
 8001838:	2300      	movs	r3, #0
 800183a:	617b      	str	r3, [r7, #20]
 800183c:	e04a      	b.n	80018d4 <ssd1306_WriteChar+0xd0>
        uint8_t b = Font->data[(ch - 32) * Font->FontWidth + i];
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	685a      	ldr	r2, [r3, #4]
 8001842:	79fb      	ldrb	r3, [r7, #7]
 8001844:	3b20      	subs	r3, #32
 8001846:	6839      	ldr	r1, [r7, #0]
 8001848:	7809      	ldrb	r1, [r1, #0]
 800184a:	fb01 f303 	mul.w	r3, r1, r3
 800184e:	4619      	mov	r1, r3
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	440b      	add	r3, r1
 8001854:	4413      	add	r3, r2
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	73fb      	strb	r3, [r7, #15]
        for (j = 0; j < Font->FontHeight; j++) {
 800185a:	2300      	movs	r3, #0
 800185c:	613b      	str	r3, [r7, #16]
 800185e:	e030      	b.n	80018c2 <ssd1306_WriteChar+0xbe>
            if ((b >> j) & 0x01) {
 8001860:	7bfa      	ldrb	r2, [r7, #15]
 8001862:	693b      	ldr	r3, [r7, #16]
 8001864:	fa42 f303 	asr.w	r3, r2, r3
 8001868:	f003 0301 	and.w	r3, r3, #1
 800186c:	2b00      	cmp	r3, #0
 800186e:	d010      	beq.n	8001892 <ssd1306_WriteChar+0x8e>
                ssd1306_DrawPixel(current_x + i, current_y + j, (uint8_t)color);
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	b2da      	uxtb	r2, r3
 8001874:	4b21      	ldr	r3, [pc, #132]	@ (80018fc <ssd1306_WriteChar+0xf8>)
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	4413      	add	r3, r2
 800187a:	b2d8      	uxtb	r0, r3
 800187c:	693b      	ldr	r3, [r7, #16]
 800187e:	b2da      	uxtb	r2, r3
 8001880:	4b1f      	ldr	r3, [pc, #124]	@ (8001900 <ssd1306_WriteChar+0xfc>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	4413      	add	r3, r2
 8001886:	b2db      	uxtb	r3, r3
 8001888:	79ba      	ldrb	r2, [r7, #6]
 800188a:	4619      	mov	r1, r3
 800188c:	f7ff ff50 	bl	8001730 <ssd1306_DrawPixel>
 8001890:	e014      	b.n	80018bc <ssd1306_WriteChar+0xb8>
            } else {
                ssd1306_DrawPixel(current_x + i, current_y + j, (uint8_t)!color);
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	b2da      	uxtb	r2, r3
 8001896:	4b19      	ldr	r3, [pc, #100]	@ (80018fc <ssd1306_WriteChar+0xf8>)
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	4413      	add	r3, r2
 800189c:	b2d8      	uxtb	r0, r3
 800189e:	693b      	ldr	r3, [r7, #16]
 80018a0:	b2da      	uxtb	r2, r3
 80018a2:	4b17      	ldr	r3, [pc, #92]	@ (8001900 <ssd1306_WriteChar+0xfc>)
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	4413      	add	r3, r2
 80018a8:	b2d9      	uxtb	r1, r3
 80018aa:	79bb      	ldrb	r3, [r7, #6]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	bf0c      	ite	eq
 80018b0:	2301      	moveq	r3, #1
 80018b2:	2300      	movne	r3, #0
 80018b4:	b2db      	uxtb	r3, r3
 80018b6:	461a      	mov	r2, r3
 80018b8:	f7ff ff3a 	bl	8001730 <ssd1306_DrawPixel>
        for (j = 0; j < Font->FontHeight; j++) {
 80018bc:	693b      	ldr	r3, [r7, #16]
 80018be:	3301      	adds	r3, #1
 80018c0:	613b      	str	r3, [r7, #16]
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	785b      	ldrb	r3, [r3, #1]
 80018c6:	461a      	mov	r2, r3
 80018c8:	693b      	ldr	r3, [r7, #16]
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d3c8      	bcc.n	8001860 <ssd1306_WriteChar+0x5c>
    for (i = 0; i < Font->FontWidth; i++) {
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	3301      	adds	r3, #1
 80018d2:	617b      	str	r3, [r7, #20]
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	461a      	mov	r2, r3
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	4293      	cmp	r3, r2
 80018de:	d3ae      	bcc.n	800183e <ssd1306_WriteChar+0x3a>
            }
        }
    }

    current_x += Font->FontWidth;
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	781a      	ldrb	r2, [r3, #0]
 80018e4:	4b05      	ldr	r3, [pc, #20]	@ (80018fc <ssd1306_WriteChar+0xf8>)
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	4413      	add	r3, r2
 80018ea:	b2da      	uxtb	r2, r3
 80018ec:	4b03      	ldr	r3, [pc, #12]	@ (80018fc <ssd1306_WriteChar+0xf8>)
 80018ee:	701a      	strb	r2, [r3, #0]
    return ch;
 80018f0:	79fb      	ldrb	r3, [r7, #7]
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3718      	adds	r7, #24
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	20000678 	.word	0x20000678
 8001900:	20000679 	.word	0x20000679

08001904 <ssd1306_WriteString>:

/**
 * @brief Draws a string (8-bit font).
 */
char ssd1306_WriteString(const char* str, FontDef_8bit_t* Font, uint8_t color)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b084      	sub	sp, #16
 8001908:	af00      	add	r7, sp, #0
 800190a:	60f8      	str	r0, [r7, #12]
 800190c:	60b9      	str	r1, [r7, #8]
 800190e:	4613      	mov	r3, r2
 8001910:	71fb      	strb	r3, [r7, #7]
    while (*str) {
 8001912:	e012      	b.n	800193a <ssd1306_WriteString+0x36>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	79fa      	ldrb	r2, [r7, #7]
 800191a:	68b9      	ldr	r1, [r7, #8]
 800191c:	4618      	mov	r0, r3
 800191e:	f7ff ff71 	bl	8001804 <ssd1306_WriteChar>
 8001922:	4603      	mov	r3, r0
 8001924:	461a      	mov	r2, r3
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	429a      	cmp	r2, r3
 800192c:	d002      	beq.n	8001934 <ssd1306_WriteString+0x30>
            return *str; // Error
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	e008      	b.n	8001946 <ssd1306_WriteString+0x42>
        }
        str++;
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	3301      	adds	r3, #1
 8001938:	60fb      	str	r3, [r7, #12]
    while (*str) {
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d1e8      	bne.n	8001914 <ssd1306_WriteString+0x10>
    }
    return *str; // Success
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	781b      	ldrb	r3, [r3, #0]
}
 8001946:	4618      	mov	r0, r3
 8001948:	3710      	adds	r7, #16
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}

0800194e <ssd1306_SetFullAddressWindow>:
/**
 * @brief Private function to set the display's memory "window" to fullscreen.
 * @note This is your refactor to remove code duplication.
 */
static void ssd1306_SetFullAddressWindow(void)
{
 800194e:	b580      	push	{r7, lr}
 8001950:	af00      	add	r7, sp, #0
	ssd1306_WriteCommand(0x21); // Set column address
 8001952:	2021      	movs	r0, #33	@ 0x21
 8001954:	f7ff fdd2 	bl	80014fc <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0);    // Start
 8001958:	2000      	movs	r0, #0
 800195a:	f7ff fdcf 	bl	80014fc <ssd1306_WriteCommand>
	ssd1306_WriteCommand(SSD1306_WIDTH - 1); // End
 800195e:	207f      	movs	r0, #127	@ 0x7f
 8001960:	f7ff fdcc 	bl	80014fc <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x22); // Set page address
 8001964:	2022      	movs	r0, #34	@ 0x22
 8001966:	f7ff fdc9 	bl	80014fc <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0);    // Start
 800196a:	2000      	movs	r0, #0
 800196c:	f7ff fdc6 	bl	80014fc <ssd1306_WriteCommand>
	ssd1306_WriteCommand(SSD1306_HEIGHT/8 - 1); // End (now 7 for 64px)
 8001970:	2007      	movs	r0, #7
 8001972:	f7ff fdc3 	bl	80014fc <ssd1306_WriteCommand>
}
 8001976:	bf00      	nop
 8001978:	bd80      	pop	{r7, pc}
	...

0800197c <ssd1306_UpdateScreen>:

/**
 * @brief Updates the screen using a blocking I2C write.
 */
void ssd1306_UpdateScreen(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b084      	sub	sp, #16
 8001980:	af04      	add	r7, sp, #16
	ssd1306_SetFullAddressWindow();
 8001982:	f7ff ffe4 	bl	800194e <ssd1306_SetFullAddressWindow>

    // Send buffer (blocking method)
    HAL_I2C_Mem_Write(&hi2c1, (SSD1306_I2C_ADDR << 1), 0x40, 1,
 8001986:	f04f 33ff 	mov.w	r3, #4294967295
 800198a:	9302      	str	r3, [sp, #8]
 800198c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001990:	9301      	str	r3, [sp, #4]
 8001992:	4b05      	ldr	r3, [pc, #20]	@ (80019a8 <ssd1306_UpdateScreen+0x2c>)
 8001994:	9300      	str	r3, [sp, #0]
 8001996:	2301      	movs	r3, #1
 8001998:	2240      	movs	r2, #64	@ 0x40
 800199a:	2178      	movs	r1, #120	@ 0x78
 800199c:	4803      	ldr	r0, [pc, #12]	@ (80019ac <ssd1306_UpdateScreen+0x30>)
 800199e:	f001 fbbb 	bl	8003118 <HAL_I2C_Mem_Write>
                      SSD1306_Buffer, sizeof(SSD1306_Buffer), HAL_MAX_DELAY);
}
 80019a2:	bf00      	nop
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	20000278 	.word	0x20000278
 80019ac:	200000b4 	.word	0x200000b4

080019b0 <ssd1306_UpdateScreenDMA>:

/**
 * @brief Updates the screen using a non-blocking DMA transfer.
 */
HAL_StatusTypeDef ssd1306_UpdateScreenDMA(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af02      	add	r7, sp, #8
    // 1. Set memory window
	ssd1306_SetFullAddressWindow();
 80019b6:	f7ff ffca 	bl	800194e <ssd1306_SetFullAddressWindow>

    // 2. Start DMA transfer and return its initiation status
    return HAL_I2C_Mem_Write_DMA(&hi2c1, (SSD1306_I2C_ADDR << 1),
 80019ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80019be:	9301      	str	r3, [sp, #4]
 80019c0:	4b05      	ldr	r3, [pc, #20]	@ (80019d8 <ssd1306_UpdateScreenDMA+0x28>)
 80019c2:	9300      	str	r3, [sp, #0]
 80019c4:	2301      	movs	r3, #1
 80019c6:	2240      	movs	r2, #64	@ 0x40
 80019c8:	2178      	movs	r1, #120	@ 0x78
 80019ca:	4804      	ldr	r0, [pc, #16]	@ (80019dc <ssd1306_UpdateScreenDMA+0x2c>)
 80019cc:	f001 fcaa 	bl	8003324 <HAL_I2C_Mem_Write_DMA>
 80019d0:	4603      	mov	r3, r0
                                    0x40,
                                    I2C_MEMADD_SIZE_8BIT,
                                    SSD1306_Buffer,
                                    sizeof(SSD1306_Buffer));
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	20000278 	.word	0x20000278
 80019dc:	200000b4 	.word	0x200000b4

080019e0 <ssd1306_WriteChar_Large>:
/**
 * @brief Private function to draw a single 16-bit character (like 11x18).
 * @note  This is separate from WriteChar (which is for 8-bit fonts).
 */
static char ssd1306_WriteChar_Large(char ch, FontDef_t* Font, uint8_t color)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b086      	sub	sp, #24
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	4603      	mov	r3, r0
 80019e8:	6039      	str	r1, [r7, #0]
 80019ea:	71fb      	strb	r3, [r7, #7]
 80019ec:	4613      	mov	r3, r2
 80019ee:	71bb      	strb	r3, [r7, #6]
    uint32_t i, b, j;

    // Check boundaries
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 80019f0:	4b39      	ldr	r3, [pc, #228]	@ (8001ad8 <ssd1306_WriteChar_Large+0xf8>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	461a      	mov	r2, r3
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	4413      	add	r3, r2
 80019fc:	2b7f      	cmp	r3, #127	@ 0x7f
 80019fe:	dc07      	bgt.n	8001a10 <ssd1306_WriteChar_Large+0x30>
        SSD1306_HEIGHT <= (current_y + Font->FontHeight))
 8001a00:	4b36      	ldr	r3, [pc, #216]	@ (8001adc <ssd1306_WriteChar_Large+0xfc>)
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	461a      	mov	r2, r3
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	785b      	ldrb	r3, [r3, #1]
 8001a0a:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 8001a0c:	2b3f      	cmp	r3, #63	@ 0x3f
 8001a0e:	dd01      	ble.n	8001a14 <ssd1306_WriteChar_Large+0x34>
    {
        return 0; // Error
 8001a10:	2300      	movs	r3, #0
 8001a12:	e05d      	b.n	8001ad0 <ssd1306_WriteChar_Large+0xf0>
    }

    // Draw the character
    for (i = 0; i < Font->FontHeight; i++) {
 8001a14:	2300      	movs	r3, #0
 8001a16:	617b      	str	r3, [r7, #20]
 8001a18:	e04b      	b.n	8001ab2 <ssd1306_WriteChar_Large+0xd2>
        b = Font->data[(ch - 32) * Font->FontHeight + i]; // Get 16-bit data for row
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	685a      	ldr	r2, [r3, #4]
 8001a1e:	79fb      	ldrb	r3, [r7, #7]
 8001a20:	3b20      	subs	r3, #32
 8001a22:	6839      	ldr	r1, [r7, #0]
 8001a24:	7849      	ldrb	r1, [r1, #1]
 8001a26:	fb01 f303 	mul.w	r3, r1, r3
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	440b      	add	r3, r1
 8001a30:	005b      	lsls	r3, r3, #1
 8001a32:	4413      	add	r3, r2
 8001a34:	881b      	ldrh	r3, [r3, #0]
 8001a36:	60fb      	str	r3, [r7, #12]
        for (j = 0; j < Font->FontWidth; j++) {
 8001a38:	2300      	movs	r3, #0
 8001a3a:	613b      	str	r3, [r7, #16]
 8001a3c:	e030      	b.n	8001aa0 <ssd1306_WriteChar_Large+0xc0>
            // Check bits from left (MSB) to right
            if ((b << j) & 0x8000) {
 8001a3e:	68fa      	ldr	r2, [r7, #12]
 8001a40:	693b      	ldr	r3, [r7, #16]
 8001a42:	fa02 f303 	lsl.w	r3, r2, r3
 8001a46:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d010      	beq.n	8001a70 <ssd1306_WriteChar_Large+0x90>
                ssd1306_DrawPixel(current_x + j, (current_y + i), (uint8_t) color);
 8001a4e:	693b      	ldr	r3, [r7, #16]
 8001a50:	b2da      	uxtb	r2, r3
 8001a52:	4b21      	ldr	r3, [pc, #132]	@ (8001ad8 <ssd1306_WriteChar_Large+0xf8>)
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	4413      	add	r3, r2
 8001a58:	b2d8      	uxtb	r0, r3
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	b2da      	uxtb	r2, r3
 8001a5e:	4b1f      	ldr	r3, [pc, #124]	@ (8001adc <ssd1306_WriteChar_Large+0xfc>)
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	4413      	add	r3, r2
 8001a64:	b2db      	uxtb	r3, r3
 8001a66:	79ba      	ldrb	r2, [r7, #6]
 8001a68:	4619      	mov	r1, r3
 8001a6a:	f7ff fe61 	bl	8001730 <ssd1306_DrawPixel>
 8001a6e:	e014      	b.n	8001a9a <ssd1306_WriteChar_Large+0xba>
            } else {
                ssd1306_DrawPixel(current_x + j, (current_y + i), (uint8_t)!color);
 8001a70:	693b      	ldr	r3, [r7, #16]
 8001a72:	b2da      	uxtb	r2, r3
 8001a74:	4b18      	ldr	r3, [pc, #96]	@ (8001ad8 <ssd1306_WriteChar_Large+0xf8>)
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	4413      	add	r3, r2
 8001a7a:	b2d8      	uxtb	r0, r3
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	b2da      	uxtb	r2, r3
 8001a80:	4b16      	ldr	r3, [pc, #88]	@ (8001adc <ssd1306_WriteChar_Large+0xfc>)
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	4413      	add	r3, r2
 8001a86:	b2d9      	uxtb	r1, r3
 8001a88:	79bb      	ldrb	r3, [r7, #6]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	bf0c      	ite	eq
 8001a8e:	2301      	moveq	r3, #1
 8001a90:	2300      	movne	r3, #0
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	461a      	mov	r2, r3
 8001a96:	f7ff fe4b 	bl	8001730 <ssd1306_DrawPixel>
        for (j = 0; j < Font->FontWidth; j++) {
 8001a9a:	693b      	ldr	r3, [r7, #16]
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	613b      	str	r3, [r7, #16]
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d3c8      	bcc.n	8001a3e <ssd1306_WriteChar_Large+0x5e>
    for (i = 0; i < Font->FontHeight; i++) {
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	3301      	adds	r3, #1
 8001ab0:	617b      	str	r3, [r7, #20]
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	785b      	ldrb	r3, [r3, #1]
 8001ab6:	461a      	mov	r2, r3
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d3ad      	bcc.n	8001a1a <ssd1306_WriteChar_Large+0x3a>
            }
        }
    }

    current_x += Font->FontWidth; // Move cursor
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	781a      	ldrb	r2, [r3, #0]
 8001ac2:	4b05      	ldr	r3, [pc, #20]	@ (8001ad8 <ssd1306_WriteChar_Large+0xf8>)
 8001ac4:	781b      	ldrb	r3, [r3, #0]
 8001ac6:	4413      	add	r3, r2
 8001ac8:	b2da      	uxtb	r2, r3
 8001aca:	4b03      	ldr	r3, [pc, #12]	@ (8001ad8 <ssd1306_WriteChar_Large+0xf8>)
 8001acc:	701a      	strb	r2, [r3, #0]
    return ch;
 8001ace:	79fb      	ldrb	r3, [r7, #7]
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	3718      	adds	r7, #24
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	20000678 	.word	0x20000678
 8001adc:	20000679 	.word	0x20000679

08001ae0 <ssd1306_WriteString_Large>:

/**
 * @brief Public function to draw a string (16-bit font).
 */
char ssd1306_WriteString_Large(const char* str, FontDef_t* Font, uint8_t color)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b084      	sub	sp, #16
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	60f8      	str	r0, [r7, #12]
 8001ae8:	60b9      	str	r1, [r7, #8]
 8001aea:	4613      	mov	r3, r2
 8001aec:	71fb      	strb	r3, [r7, #7]
    while (*str) {
 8001aee:	e019      	b.n	8001b24 <ssd1306_WriteString_Large+0x44>
        // Check if font data exists (not NULL)
        if (Font->data == NULL) {
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d102      	bne.n	8001afe <ssd1306_WriteString_Large+0x1e>
            return *str; // Error: Font data is missing
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	e018      	b.n	8001b30 <ssd1306_WriteString_Large+0x50>
        }

        if (ssd1306_WriteChar_Large(*str, Font, color) != *str) {
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	781b      	ldrb	r3, [r3, #0]
 8001b02:	79fa      	ldrb	r2, [r7, #7]
 8001b04:	68b9      	ldr	r1, [r7, #8]
 8001b06:	4618      	mov	r0, r3
 8001b08:	f7ff ff6a 	bl	80019e0 <ssd1306_WriteChar_Large>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	461a      	mov	r2, r3
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	429a      	cmp	r2, r3
 8001b16:	d002      	beq.n	8001b1e <ssd1306_WriteString_Large+0x3e>
            return *str; // Error
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	e008      	b.n	8001b30 <ssd1306_WriteString_Large+0x50>
        }
        str++;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	3301      	adds	r3, #1
 8001b22:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d1e1      	bne.n	8001af0 <ssd1306_WriteString_Large+0x10>
    }
    return *str; // Success
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	781b      	ldrb	r3, [r3, #0]
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3710      	adds	r7, #16
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}

08001b38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b084      	sub	sp, #16
 8001b3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b3e:	4b18      	ldr	r3, [pc, #96]	@ (8001ba0 <HAL_MspInit+0x68>)
 8001b40:	699b      	ldr	r3, [r3, #24]
 8001b42:	4a17      	ldr	r2, [pc, #92]	@ (8001ba0 <HAL_MspInit+0x68>)
 8001b44:	f043 0301 	orr.w	r3, r3, #1
 8001b48:	6193      	str	r3, [r2, #24]
 8001b4a:	4b15      	ldr	r3, [pc, #84]	@ (8001ba0 <HAL_MspInit+0x68>)
 8001b4c:	699b      	ldr	r3, [r3, #24]
 8001b4e:	f003 0301 	and.w	r3, r3, #1
 8001b52:	60bb      	str	r3, [r7, #8]
 8001b54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b56:	4b12      	ldr	r3, [pc, #72]	@ (8001ba0 <HAL_MspInit+0x68>)
 8001b58:	69db      	ldr	r3, [r3, #28]
 8001b5a:	4a11      	ldr	r2, [pc, #68]	@ (8001ba0 <HAL_MspInit+0x68>)
 8001b5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b60:	61d3      	str	r3, [r2, #28]
 8001b62:	4b0f      	ldr	r3, [pc, #60]	@ (8001ba0 <HAL_MspInit+0x68>)
 8001b64:	69db      	ldr	r3, [r3, #28]
 8001b66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b6a:	607b      	str	r3, [r7, #4]
 8001b6c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b6e:	2200      	movs	r2, #0
 8001b70:	210f      	movs	r1, #15
 8001b72:	f06f 0001 	mvn.w	r0, #1
 8001b76:	f000 fa9b 	bl	80020b0 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001b7a:	4b0a      	ldr	r3, [pc, #40]	@ (8001ba4 <HAL_MspInit+0x6c>)
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	60fb      	str	r3, [r7, #12]
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001b86:	60fb      	str	r3, [r7, #12]
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001b8e:	60fb      	str	r3, [r7, #12]
 8001b90:	4a04      	ldr	r2, [pc, #16]	@ (8001ba4 <HAL_MspInit+0x6c>)
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b96:	bf00      	nop
 8001b98:	3710      	adds	r7, #16
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	40021000 	.word	0x40021000
 8001ba4:	40010000 	.word	0x40010000

08001ba8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b08e      	sub	sp, #56	@ 0x38
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001bbe:	4b34      	ldr	r3, [pc, #208]	@ (8001c90 <HAL_InitTick+0xe8>)
 8001bc0:	69db      	ldr	r3, [r3, #28]
 8001bc2:	4a33      	ldr	r2, [pc, #204]	@ (8001c90 <HAL_InitTick+0xe8>)
 8001bc4:	f043 0304 	orr.w	r3, r3, #4
 8001bc8:	61d3      	str	r3, [r2, #28]
 8001bca:	4b31      	ldr	r3, [pc, #196]	@ (8001c90 <HAL_InitTick+0xe8>)
 8001bcc:	69db      	ldr	r3, [r3, #28]
 8001bce:	f003 0304 	and.w	r3, r3, #4
 8001bd2:	60fb      	str	r3, [r7, #12]
 8001bd4:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001bd6:	f107 0210 	add.w	r2, r7, #16
 8001bda:	f107 0314 	add.w	r3, r7, #20
 8001bde:	4611      	mov	r1, r2
 8001be0:	4618      	mov	r0, r3
 8001be2:	f004 fadf 	bl	80061a4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001be6:	6a3b      	ldr	r3, [r7, #32]
 8001be8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001bea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d103      	bne.n	8001bf8 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001bf0:	f004 fac4 	bl	800617c <HAL_RCC_GetPCLK1Freq>
 8001bf4:	6378      	str	r0, [r7, #52]	@ 0x34
 8001bf6:	e004      	b.n	8001c02 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001bf8:	f004 fac0 	bl	800617c <HAL_RCC_GetPCLK1Freq>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	005b      	lsls	r3, r3, #1
 8001c00:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c04:	4a23      	ldr	r2, [pc, #140]	@ (8001c94 <HAL_InitTick+0xec>)
 8001c06:	fba2 2303 	umull	r2, r3, r2, r3
 8001c0a:	0c9b      	lsrs	r3, r3, #18
 8001c0c:	3b01      	subs	r3, #1
 8001c0e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001c10:	4b21      	ldr	r3, [pc, #132]	@ (8001c98 <HAL_InitTick+0xf0>)
 8001c12:	4a22      	ldr	r2, [pc, #136]	@ (8001c9c <HAL_InitTick+0xf4>)
 8001c14:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8001c16:	4b20      	ldr	r3, [pc, #128]	@ (8001c98 <HAL_InitTick+0xf0>)
 8001c18:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001c1c:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8001c1e:	4a1e      	ldr	r2, [pc, #120]	@ (8001c98 <HAL_InitTick+0xf0>)
 8001c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c22:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001c24:	4b1c      	ldr	r3, [pc, #112]	@ (8001c98 <HAL_InitTick+0xf0>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c2a:	4b1b      	ldr	r3, [pc, #108]	@ (8001c98 <HAL_InitTick+0xf0>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c30:	4b19      	ldr	r3, [pc, #100]	@ (8001c98 <HAL_InitTick+0xf0>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8001c36:	4818      	ldr	r0, [pc, #96]	@ (8001c98 <HAL_InitTick+0xf0>)
 8001c38:	f005 f9c2 	bl	8006fc0 <HAL_TIM_Base_Init>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001c42:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d11b      	bne.n	8001c82 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8001c4a:	4813      	ldr	r0, [pc, #76]	@ (8001c98 <HAL_InitTick+0xf0>)
 8001c4c:	f005 fa7a 	bl	8007144 <HAL_TIM_Base_Start_IT>
 8001c50:	4603      	mov	r3, r0
 8001c52:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001c56:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d111      	bne.n	8001c82 <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001c5e:	201e      	movs	r0, #30
 8001c60:	f000 fa52 	bl	8002108 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2b0f      	cmp	r3, #15
 8001c68:	d808      	bhi.n	8001c7c <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	6879      	ldr	r1, [r7, #4]
 8001c6e:	201e      	movs	r0, #30
 8001c70:	f000 fa1e 	bl	80020b0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c74:	4a0a      	ldr	r2, [pc, #40]	@ (8001ca0 <HAL_InitTick+0xf8>)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6013      	str	r3, [r2, #0]
 8001c7a:	e002      	b.n	8001c82 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001c82:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	3738      	adds	r7, #56	@ 0x38
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	40021000 	.word	0x40021000
 8001c94:	431bde83 	.word	0x431bde83
 8001c98:	2000067c 	.word	0x2000067c
 8001c9c:	40000800 	.word	0x40000800
 8001ca0:	20000014 	.word	0x20000014

08001ca4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ca8:	bf00      	nop
 8001caa:	e7fd      	b.n	8001ca8 <NMI_Handler+0x4>

08001cac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cb0:	bf00      	nop
 8001cb2:	e7fd      	b.n	8001cb0 <HardFault_Handler+0x4>

08001cb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cb8:	bf00      	nop
 8001cba:	e7fd      	b.n	8001cb8 <MemManage_Handler+0x4>

08001cbc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cc0:	bf00      	nop
 8001cc2:	e7fd      	b.n	8001cc0 <BusFault_Handler+0x4>

08001cc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cc8:	bf00      	nop
 8001cca:	e7fd      	b.n	8001cc8 <UsageFault_Handler+0x4>

08001ccc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cd0:	bf00      	nop
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bc80      	pop	{r7}
 8001cd6:	4770      	bx	lr

08001cd8 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NRF24_IRQ_Pin);
 8001cdc:	2002      	movs	r0, #2
 8001cde:	f001 f82d 	bl	8002d3c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001ce2:	bf00      	nop
 8001ce4:	bd80      	pop	{r7, pc}
	...

08001ce8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001cec:	4802      	ldr	r0, [pc, #8]	@ (8001cf8 <DMA1_Channel2_IRQHandler+0x10>)
 8001cee:	f000 fc09 	bl	8002504 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001cf2:	bf00      	nop
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	20000234 	.word	0x20000234

08001cfc <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001d00:	4802      	ldr	r0, [pc, #8]	@ (8001d0c <DMA1_Channel3_IRQHandler+0x10>)
 8001d02:	f000 fbff 	bl	8002504 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001d06:	bf00      	nop
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	200001f0 	.word	0x200001f0

08001d10 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001d14:	4802      	ldr	r0, [pc, #8]	@ (8001d20 <DMA1_Channel6_IRQHandler+0x10>)
 8001d16:	f000 fbf5 	bl	8002504 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001d1a:	bf00      	nop
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	20000108 	.word	0x20000108

08001d24 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001d28:	4802      	ldr	r0, [pc, #8]	@ (8001d34 <TIM4_IRQHandler+0x10>)
 8001d2a:	f005 fa77 	bl	800721c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001d2e:	bf00      	nop
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	2000067c 	.word	0x2000067c

08001d38 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001d3c:	4802      	ldr	r0, [pc, #8]	@ (8001d48 <I2C1_EV_IRQHandler+0x10>)
 8001d3e:	f001 fc55 	bl	80035ec <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001d42:	bf00      	nop
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	200000b4 	.word	0x200000b4

08001d4c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001d50:	4802      	ldr	r0, [pc, #8]	@ (8001d5c <I2C1_ER_IRQHandler+0x10>)
 8001d52:	f001 fdbc 	bl	80038ce <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001d56:	bf00      	nop
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	200000b4 	.word	0x200000b4

08001d60 <HAL_GPIO_EXTI_Callback>:
  * @note   This is our "strong" implementation that overrides the weak one.
  * @param  GPIO_Pin: The pin that triggered the interrupt.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b084      	sub	sp, #16
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	4603      	mov	r3, r0
 8001d68:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == NRF24_IRQ_Pin) // Check if it's our radio pin
 8001d6a:	88fb      	ldrh	r3, [r7, #6]
 8001d6c:	2b02      	cmp	r3, #2
 8001d6e:	d114      	bne.n	8001d9a <HAL_GPIO_EXTI_Callback+0x3a>
  {
    // This is an interrupt from the nRF24
    // Give the semaphore to wake up the 'radio_task'
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001d70:	2300      	movs	r3, #0
 8001d72:	60fb      	str	r3, [r7, #12]
    xSemaphoreGiveFromISR(g_radio_irq_sem, &xHigherPriorityTaskWoken);
 8001d74:	4b0b      	ldr	r3, [pc, #44]	@ (8001da4 <HAL_GPIO_EXTI_Callback+0x44>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f107 020c 	add.w	r2, r7, #12
 8001d7c:	4611      	mov	r1, r2
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f006 f8e2 	bl	8007f48 <xQueueGiveFromISR>
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d007      	beq.n	8001d9a <HAL_GPIO_EXTI_Callback+0x3a>
 8001d8a:	4b07      	ldr	r3, [pc, #28]	@ (8001da8 <HAL_GPIO_EXTI_Callback+0x48>)
 8001d8c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001d90:	601a      	str	r2, [r3, #0]
 8001d92:	f3bf 8f4f 	dsb	sy
 8001d96:	f3bf 8f6f 	isb	sy
  }
}
 8001d9a:	bf00      	nop
 8001d9c:	3710      	adds	r7, #16
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	20000170 	.word	0x20000170
 8001da8:	e000ed04 	.word	0xe000ed04

08001dac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b086      	sub	sp, #24
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001db4:	4a14      	ldr	r2, [pc, #80]	@ (8001e08 <_sbrk+0x5c>)
 8001db6:	4b15      	ldr	r3, [pc, #84]	@ (8001e0c <_sbrk+0x60>)
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dc0:	4b13      	ldr	r3, [pc, #76]	@ (8001e10 <_sbrk+0x64>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d102      	bne.n	8001dce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dc8:	4b11      	ldr	r3, [pc, #68]	@ (8001e10 <_sbrk+0x64>)
 8001dca:	4a12      	ldr	r2, [pc, #72]	@ (8001e14 <_sbrk+0x68>)
 8001dcc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dce:	4b10      	ldr	r3, [pc, #64]	@ (8001e10 <_sbrk+0x64>)
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	4413      	add	r3, r2
 8001dd6:	693a      	ldr	r2, [r7, #16]
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	d207      	bcs.n	8001dec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ddc:	f008 fd4c 	bl	800a878 <__errno>
 8001de0:	4603      	mov	r3, r0
 8001de2:	220c      	movs	r2, #12
 8001de4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001de6:	f04f 33ff 	mov.w	r3, #4294967295
 8001dea:	e009      	b.n	8001e00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dec:	4b08      	ldr	r3, [pc, #32]	@ (8001e10 <_sbrk+0x64>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001df2:	4b07      	ldr	r3, [pc, #28]	@ (8001e10 <_sbrk+0x64>)
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	4413      	add	r3, r2
 8001dfa:	4a05      	ldr	r2, [pc, #20]	@ (8001e10 <_sbrk+0x64>)
 8001dfc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	3718      	adds	r7, #24
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	20005000 	.word	0x20005000
 8001e0c:	00000400 	.word	0x00000400
 8001e10:	200006c4 	.word	0x200006c4
 8001e14:	20002e00 	.word	0x20002e00

08001e18 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e1c:	bf00      	nop
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bc80      	pop	{r7}
 8001e22:	4770      	bx	lr

08001e24 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e24:	f7ff fff8 	bl	8001e18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e28:	480b      	ldr	r0, [pc, #44]	@ (8001e58 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001e2a:	490c      	ldr	r1, [pc, #48]	@ (8001e5c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001e2c:	4a0c      	ldr	r2, [pc, #48]	@ (8001e60 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001e2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e30:	e002      	b.n	8001e38 <LoopCopyDataInit>

08001e32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e36:	3304      	adds	r3, #4

08001e38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e3c:	d3f9      	bcc.n	8001e32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e3e:	4a09      	ldr	r2, [pc, #36]	@ (8001e64 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001e40:	4c09      	ldr	r4, [pc, #36]	@ (8001e68 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001e42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e44:	e001      	b.n	8001e4a <LoopFillZerobss>

08001e46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e48:	3204      	adds	r2, #4

08001e4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e4c:	d3fb      	bcc.n	8001e46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e4e:	f008 fd19 	bl	800a884 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e52:	f7fe fd92 	bl	800097a <main>
  bx lr
 8001e56:	4770      	bx	lr
  ldr r0, =_sdata
 8001e58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e5c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001e60:	0800c400 	.word	0x0800c400
  ldr r2, =_sbss
 8001e64:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001e68:	20002dfc 	.word	0x20002dfc

08001e6c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e6c:	e7fe      	b.n	8001e6c <ADC1_2_IRQHandler>
	...

08001e70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e74:	4b08      	ldr	r3, [pc, #32]	@ (8001e98 <HAL_Init+0x28>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a07      	ldr	r2, [pc, #28]	@ (8001e98 <HAL_Init+0x28>)
 8001e7a:	f043 0310 	orr.w	r3, r3, #16
 8001e7e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e80:	2003      	movs	r0, #3
 8001e82:	f000 f8f5 	bl	8002070 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e86:	200f      	movs	r0, #15
 8001e88:	f7ff fe8e 	bl	8001ba8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e8c:	f7ff fe54 	bl	8001b38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e90:	2300      	movs	r3, #0
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	40022000 	.word	0x40022000

08001e9c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ea0:	4b05      	ldr	r3, [pc, #20]	@ (8001eb8 <HAL_IncTick+0x1c>)
 8001ea2:	781b      	ldrb	r3, [r3, #0]
 8001ea4:	461a      	mov	r2, r3
 8001ea6:	4b05      	ldr	r3, [pc, #20]	@ (8001ebc <HAL_IncTick+0x20>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4413      	add	r3, r2
 8001eac:	4a03      	ldr	r2, [pc, #12]	@ (8001ebc <HAL_IncTick+0x20>)
 8001eae:	6013      	str	r3, [r2, #0]
}
 8001eb0:	bf00      	nop
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bc80      	pop	{r7}
 8001eb6:	4770      	bx	lr
 8001eb8:	20000018 	.word	0x20000018
 8001ebc:	200006c8 	.word	0x200006c8

08001ec0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ec4:	4b02      	ldr	r3, [pc, #8]	@ (8001ed0 <HAL_GetTick+0x10>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bc80      	pop	{r7}
 8001ece:	4770      	bx	lr
 8001ed0:	200006c8 	.word	0x200006c8

08001ed4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b084      	sub	sp, #16
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001edc:	f7ff fff0 	bl	8001ec0 <HAL_GetTick>
 8001ee0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001eec:	d005      	beq.n	8001efa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001eee:	4b0a      	ldr	r3, [pc, #40]	@ (8001f18 <HAL_Delay+0x44>)
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	4413      	add	r3, r2
 8001ef8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001efa:	bf00      	nop
 8001efc:	f7ff ffe0 	bl	8001ec0 <HAL_GetTick>
 8001f00:	4602      	mov	r2, r0
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	68fa      	ldr	r2, [r7, #12]
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d8f7      	bhi.n	8001efc <HAL_Delay+0x28>
  {
  }
}
 8001f0c:	bf00      	nop
 8001f0e:	bf00      	nop
 8001f10:	3710      	adds	r7, #16
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	20000018 	.word	0x20000018

08001f1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b085      	sub	sp, #20
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	f003 0307 	and.w	r3, r3, #7
 8001f2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f2c:	4b0c      	ldr	r3, [pc, #48]	@ (8001f60 <__NVIC_SetPriorityGrouping+0x44>)
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f32:	68ba      	ldr	r2, [r7, #8]
 8001f34:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f38:	4013      	ands	r3, r2
 8001f3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f44:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f4e:	4a04      	ldr	r2, [pc, #16]	@ (8001f60 <__NVIC_SetPriorityGrouping+0x44>)
 8001f50:	68bb      	ldr	r3, [r7, #8]
 8001f52:	60d3      	str	r3, [r2, #12]
}
 8001f54:	bf00      	nop
 8001f56:	3714      	adds	r7, #20
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bc80      	pop	{r7}
 8001f5c:	4770      	bx	lr
 8001f5e:	bf00      	nop
 8001f60:	e000ed00 	.word	0xe000ed00

08001f64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f68:	4b04      	ldr	r3, [pc, #16]	@ (8001f7c <__NVIC_GetPriorityGrouping+0x18>)
 8001f6a:	68db      	ldr	r3, [r3, #12]
 8001f6c:	0a1b      	lsrs	r3, r3, #8
 8001f6e:	f003 0307 	and.w	r3, r3, #7
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bc80      	pop	{r7}
 8001f78:	4770      	bx	lr
 8001f7a:	bf00      	nop
 8001f7c:	e000ed00 	.word	0xe000ed00

08001f80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b083      	sub	sp, #12
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	4603      	mov	r3, r0
 8001f88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	db0b      	blt.n	8001faa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f92:	79fb      	ldrb	r3, [r7, #7]
 8001f94:	f003 021f 	and.w	r2, r3, #31
 8001f98:	4906      	ldr	r1, [pc, #24]	@ (8001fb4 <__NVIC_EnableIRQ+0x34>)
 8001f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f9e:	095b      	lsrs	r3, r3, #5
 8001fa0:	2001      	movs	r0, #1
 8001fa2:	fa00 f202 	lsl.w	r2, r0, r2
 8001fa6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001faa:	bf00      	nop
 8001fac:	370c      	adds	r7, #12
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bc80      	pop	{r7}
 8001fb2:	4770      	bx	lr
 8001fb4:	e000e100 	.word	0xe000e100

08001fb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	6039      	str	r1, [r7, #0]
 8001fc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	db0a      	blt.n	8001fe2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	b2da      	uxtb	r2, r3
 8001fd0:	490c      	ldr	r1, [pc, #48]	@ (8002004 <__NVIC_SetPriority+0x4c>)
 8001fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fd6:	0112      	lsls	r2, r2, #4
 8001fd8:	b2d2      	uxtb	r2, r2
 8001fda:	440b      	add	r3, r1
 8001fdc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fe0:	e00a      	b.n	8001ff8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	b2da      	uxtb	r2, r3
 8001fe6:	4908      	ldr	r1, [pc, #32]	@ (8002008 <__NVIC_SetPriority+0x50>)
 8001fe8:	79fb      	ldrb	r3, [r7, #7]
 8001fea:	f003 030f 	and.w	r3, r3, #15
 8001fee:	3b04      	subs	r3, #4
 8001ff0:	0112      	lsls	r2, r2, #4
 8001ff2:	b2d2      	uxtb	r2, r2
 8001ff4:	440b      	add	r3, r1
 8001ff6:	761a      	strb	r2, [r3, #24]
}
 8001ff8:	bf00      	nop
 8001ffa:	370c      	adds	r7, #12
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bc80      	pop	{r7}
 8002000:	4770      	bx	lr
 8002002:	bf00      	nop
 8002004:	e000e100 	.word	0xe000e100
 8002008:	e000ed00 	.word	0xe000ed00

0800200c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800200c:	b480      	push	{r7}
 800200e:	b089      	sub	sp, #36	@ 0x24
 8002010:	af00      	add	r7, sp, #0
 8002012:	60f8      	str	r0, [r7, #12]
 8002014:	60b9      	str	r1, [r7, #8]
 8002016:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	f003 0307 	and.w	r3, r3, #7
 800201e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002020:	69fb      	ldr	r3, [r7, #28]
 8002022:	f1c3 0307 	rsb	r3, r3, #7
 8002026:	2b04      	cmp	r3, #4
 8002028:	bf28      	it	cs
 800202a:	2304      	movcs	r3, #4
 800202c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	3304      	adds	r3, #4
 8002032:	2b06      	cmp	r3, #6
 8002034:	d902      	bls.n	800203c <NVIC_EncodePriority+0x30>
 8002036:	69fb      	ldr	r3, [r7, #28]
 8002038:	3b03      	subs	r3, #3
 800203a:	e000      	b.n	800203e <NVIC_EncodePriority+0x32>
 800203c:	2300      	movs	r3, #0
 800203e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002040:	f04f 32ff 	mov.w	r2, #4294967295
 8002044:	69bb      	ldr	r3, [r7, #24]
 8002046:	fa02 f303 	lsl.w	r3, r2, r3
 800204a:	43da      	mvns	r2, r3
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	401a      	ands	r2, r3
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002054:	f04f 31ff 	mov.w	r1, #4294967295
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	fa01 f303 	lsl.w	r3, r1, r3
 800205e:	43d9      	mvns	r1, r3
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002064:	4313      	orrs	r3, r2
         );
}
 8002066:	4618      	mov	r0, r3
 8002068:	3724      	adds	r7, #36	@ 0x24
 800206a:	46bd      	mov	sp, r7
 800206c:	bc80      	pop	{r7}
 800206e:	4770      	bx	lr

08002070 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b082      	sub	sp, #8
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2b07      	cmp	r3, #7
 800207c:	d00f      	beq.n	800209e <HAL_NVIC_SetPriorityGrouping+0x2e>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2b06      	cmp	r3, #6
 8002082:	d00c      	beq.n	800209e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2b05      	cmp	r3, #5
 8002088:	d009      	beq.n	800209e <HAL_NVIC_SetPriorityGrouping+0x2e>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2b04      	cmp	r3, #4
 800208e:	d006      	beq.n	800209e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2b03      	cmp	r3, #3
 8002094:	d003      	beq.n	800209e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002096:	2191      	movs	r1, #145	@ 0x91
 8002098:	4804      	ldr	r0, [pc, #16]	@ (80020ac <HAL_NVIC_SetPriorityGrouping+0x3c>)
 800209a:	f7fe fd39 	bl	8000b10 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800209e:	6878      	ldr	r0, [r7, #4]
 80020a0:	f7ff ff3c 	bl	8001f1c <__NVIC_SetPriorityGrouping>
}
 80020a4:	bf00      	nop
 80020a6:	3708      	adds	r7, #8
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	0800b228 	.word	0x0800b228

080020b0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b086      	sub	sp, #24
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	4603      	mov	r3, r0
 80020b8:	60b9      	str	r1, [r7, #8]
 80020ba:	607a      	str	r2, [r7, #4]
 80020bc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020be:	2300      	movs	r3, #0
 80020c0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2b0f      	cmp	r3, #15
 80020c6:	d903      	bls.n	80020d0 <HAL_NVIC_SetPriority+0x20>
 80020c8:	21a9      	movs	r1, #169	@ 0xa9
 80020ca:	480e      	ldr	r0, [pc, #56]	@ (8002104 <HAL_NVIC_SetPriority+0x54>)
 80020cc:	f7fe fd20 	bl	8000b10 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	2b0f      	cmp	r3, #15
 80020d4:	d903      	bls.n	80020de <HAL_NVIC_SetPriority+0x2e>
 80020d6:	21aa      	movs	r1, #170	@ 0xaa
 80020d8:	480a      	ldr	r0, [pc, #40]	@ (8002104 <HAL_NVIC_SetPriority+0x54>)
 80020da:	f7fe fd19 	bl	8000b10 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020de:	f7ff ff41 	bl	8001f64 <__NVIC_GetPriorityGrouping>
 80020e2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020e4:	687a      	ldr	r2, [r7, #4]
 80020e6:	68b9      	ldr	r1, [r7, #8]
 80020e8:	6978      	ldr	r0, [r7, #20]
 80020ea:	f7ff ff8f 	bl	800200c <NVIC_EncodePriority>
 80020ee:	4602      	mov	r2, r0
 80020f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020f4:	4611      	mov	r1, r2
 80020f6:	4618      	mov	r0, r3
 80020f8:	f7ff ff5e 	bl	8001fb8 <__NVIC_SetPriority>
}
 80020fc:	bf00      	nop
 80020fe:	3718      	adds	r7, #24
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}
 8002104:	0800b228 	.word	0x0800b228

08002108 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
 800210e:	4603      	mov	r3, r0
 8002110:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002116:	2b00      	cmp	r3, #0
 8002118:	da03      	bge.n	8002122 <HAL_NVIC_EnableIRQ+0x1a>
 800211a:	21bd      	movs	r1, #189	@ 0xbd
 800211c:	4805      	ldr	r0, [pc, #20]	@ (8002134 <HAL_NVIC_EnableIRQ+0x2c>)
 800211e:	f7fe fcf7 	bl	8000b10 <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002122:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002126:	4618      	mov	r0, r3
 8002128:	f7ff ff2a 	bl	8001f80 <__NVIC_EnableIRQ>
}
 800212c:	bf00      	nop
 800212e:	3708      	adds	r7, #8
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	0800b228 	.word	0x0800b228

08002138 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b084      	sub	sp, #16
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002140:	2300      	movs	r3, #0
 8002142:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d101      	bne.n	800214e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	e0da      	b.n	8002304 <HAL_DMA_Init+0x1cc>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a6e      	ldr	r2, [pc, #440]	@ (800230c <HAL_DMA_Init+0x1d4>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d021      	beq.n	800219c <HAL_DMA_Init+0x64>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a6c      	ldr	r2, [pc, #432]	@ (8002310 <HAL_DMA_Init+0x1d8>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d01c      	beq.n	800219c <HAL_DMA_Init+0x64>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a6b      	ldr	r2, [pc, #428]	@ (8002314 <HAL_DMA_Init+0x1dc>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d017      	beq.n	800219c <HAL_DMA_Init+0x64>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a69      	ldr	r2, [pc, #420]	@ (8002318 <HAL_DMA_Init+0x1e0>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d012      	beq.n	800219c <HAL_DMA_Init+0x64>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a68      	ldr	r2, [pc, #416]	@ (800231c <HAL_DMA_Init+0x1e4>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d00d      	beq.n	800219c <HAL_DMA_Init+0x64>
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a66      	ldr	r2, [pc, #408]	@ (8002320 <HAL_DMA_Init+0x1e8>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d008      	beq.n	800219c <HAL_DMA_Init+0x64>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a65      	ldr	r2, [pc, #404]	@ (8002324 <HAL_DMA_Init+0x1ec>)
 8002190:	4293      	cmp	r3, r2
 8002192:	d003      	beq.n	800219c <HAL_DMA_Init+0x64>
 8002194:	2199      	movs	r1, #153	@ 0x99
 8002196:	4864      	ldr	r0, [pc, #400]	@ (8002328 <HAL_DMA_Init+0x1f0>)
 8002198:	f7fe fcba 	bl	8000b10 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d00c      	beq.n	80021be <HAL_DMA_Init+0x86>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	2b10      	cmp	r3, #16
 80021aa:	d008      	beq.n	80021be <HAL_DMA_Init+0x86>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80021b4:	d003      	beq.n	80021be <HAL_DMA_Init+0x86>
 80021b6:	219a      	movs	r1, #154	@ 0x9a
 80021b8:	485b      	ldr	r0, [pc, #364]	@ (8002328 <HAL_DMA_Init+0x1f0>)
 80021ba:	f7fe fca9 	bl	8000b10 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	2b40      	cmp	r3, #64	@ 0x40
 80021c4:	d007      	beq.n	80021d6 <HAL_DMA_Init+0x9e>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	689b      	ldr	r3, [r3, #8]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d003      	beq.n	80021d6 <HAL_DMA_Init+0x9e>
 80021ce:	219b      	movs	r1, #155	@ 0x9b
 80021d0:	4855      	ldr	r0, [pc, #340]	@ (8002328 <HAL_DMA_Init+0x1f0>)
 80021d2:	f7fe fc9d 	bl	8000b10 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	68db      	ldr	r3, [r3, #12]
 80021da:	2b80      	cmp	r3, #128	@ 0x80
 80021dc:	d007      	beq.n	80021ee <HAL_DMA_Init+0xb6>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	68db      	ldr	r3, [r3, #12]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d003      	beq.n	80021ee <HAL_DMA_Init+0xb6>
 80021e6:	219c      	movs	r1, #156	@ 0x9c
 80021e8:	484f      	ldr	r0, [pc, #316]	@ (8002328 <HAL_DMA_Init+0x1f0>)
 80021ea:	f7fe fc91 	bl	8000b10 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	691b      	ldr	r3, [r3, #16]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d00d      	beq.n	8002212 <HAL_DMA_Init+0xda>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	691b      	ldr	r3, [r3, #16]
 80021fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80021fe:	d008      	beq.n	8002212 <HAL_DMA_Init+0xda>
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	691b      	ldr	r3, [r3, #16]
 8002204:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002208:	d003      	beq.n	8002212 <HAL_DMA_Init+0xda>
 800220a:	219d      	movs	r1, #157	@ 0x9d
 800220c:	4846      	ldr	r0, [pc, #280]	@ (8002328 <HAL_DMA_Init+0x1f0>)
 800220e:	f7fe fc7f 	bl	8000b10 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	695b      	ldr	r3, [r3, #20]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d00d      	beq.n	8002236 <HAL_DMA_Init+0xfe>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	695b      	ldr	r3, [r3, #20]
 800221e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002222:	d008      	beq.n	8002236 <HAL_DMA_Init+0xfe>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	695b      	ldr	r3, [r3, #20]
 8002228:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800222c:	d003      	beq.n	8002236 <HAL_DMA_Init+0xfe>
 800222e:	219e      	movs	r1, #158	@ 0x9e
 8002230:	483d      	ldr	r0, [pc, #244]	@ (8002328 <HAL_DMA_Init+0x1f0>)
 8002232:	f7fe fc6d 	bl	8000b10 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	699b      	ldr	r3, [r3, #24]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d007      	beq.n	800224e <HAL_DMA_Init+0x116>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	699b      	ldr	r3, [r3, #24]
 8002242:	2b20      	cmp	r3, #32
 8002244:	d003      	beq.n	800224e <HAL_DMA_Init+0x116>
 8002246:	219f      	movs	r1, #159	@ 0x9f
 8002248:	4837      	ldr	r0, [pc, #220]	@ (8002328 <HAL_DMA_Init+0x1f0>)
 800224a:	f7fe fc61 	bl	8000b10 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	69db      	ldr	r3, [r3, #28]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d012      	beq.n	800227c <HAL_DMA_Init+0x144>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	69db      	ldr	r3, [r3, #28]
 800225a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800225e:	d00d      	beq.n	800227c <HAL_DMA_Init+0x144>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	69db      	ldr	r3, [r3, #28]
 8002264:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002268:	d008      	beq.n	800227c <HAL_DMA_Init+0x144>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	69db      	ldr	r3, [r3, #28]
 800226e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002272:	d003      	beq.n	800227c <HAL_DMA_Init+0x144>
 8002274:	21a0      	movs	r1, #160	@ 0xa0
 8002276:	482c      	ldr	r0, [pc, #176]	@ (8002328 <HAL_DMA_Init+0x1f0>)
 8002278:	f7fe fc4a 	bl	8000b10 <assert_failed>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	461a      	mov	r2, r3
 8002282:	4b2a      	ldr	r3, [pc, #168]	@ (800232c <HAL_DMA_Init+0x1f4>)
 8002284:	4413      	add	r3, r2
 8002286:	4a2a      	ldr	r2, [pc, #168]	@ (8002330 <HAL_DMA_Init+0x1f8>)
 8002288:	fba2 2303 	umull	r2, r3, r2, r3
 800228c:	091b      	lsrs	r3, r3, #4
 800228e:	009a      	lsls	r2, r3, #2
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	4a27      	ldr	r2, [pc, #156]	@ (8002334 <HAL_DMA_Init+0x1fc>)
 8002298:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2202      	movs	r2, #2
 800229e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80022b0:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80022b4:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80022be:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	695b      	ldr	r3, [r3, #20]
 80022d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022d6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	69db      	ldr	r3, [r3, #28]
 80022dc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80022de:	68fa      	ldr	r2, [r7, #12]
 80022e0:	4313      	orrs	r3, r2
 80022e2:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	68fa      	ldr	r2, [r7, #12]
 80022ea:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2200      	movs	r2, #0
 80022f0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2201      	movs	r2, #1
 80022f6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2200      	movs	r2, #0
 80022fe:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002302:	2300      	movs	r3, #0
}
 8002304:	4618      	mov	r0, r3
 8002306:	3710      	adds	r7, #16
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	40020008 	.word	0x40020008
 8002310:	4002001c 	.word	0x4002001c
 8002314:	40020030 	.word	0x40020030
 8002318:	40020044 	.word	0x40020044
 800231c:	40020058 	.word	0x40020058
 8002320:	4002006c 	.word	0x4002006c
 8002324:	40020080 	.word	0x40020080
 8002328:	0800b264 	.word	0x0800b264
 800232c:	bffdfff8 	.word	0xbffdfff8
 8002330:	cccccccd 	.word	0xcccccccd
 8002334:	40020000 	.word	0x40020000

08002338 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b086      	sub	sp, #24
 800233c:	af00      	add	r7, sp, #0
 800233e:	60f8      	str	r0, [r7, #12]
 8002340:	60b9      	str	r1, [r7, #8]
 8002342:	607a      	str	r2, [r7, #4]
 8002344:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002346:	2300      	movs	r3, #0
 8002348:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d003      	beq.n	8002358 <HAL_DMA_Start_IT+0x20>
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002356:	d304      	bcc.n	8002362 <HAL_DMA_Start_IT+0x2a>
 8002358:	f44f 71b7 	mov.w	r1, #366	@ 0x16e
 800235c:	482c      	ldr	r0, [pc, #176]	@ (8002410 <HAL_DMA_Start_IT+0xd8>)
 800235e:	f7fe fbd7 	bl	8000b10 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002368:	2b01      	cmp	r3, #1
 800236a:	d101      	bne.n	8002370 <HAL_DMA_Start_IT+0x38>
 800236c:	2302      	movs	r3, #2
 800236e:	e04b      	b.n	8002408 <HAL_DMA_Start_IT+0xd0>
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	2201      	movs	r2, #1
 8002374:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800237e:	b2db      	uxtb	r3, r3
 8002380:	2b01      	cmp	r3, #1
 8002382:	d13a      	bne.n	80023fa <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	2202      	movs	r2, #2
 8002388:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	2200      	movs	r2, #0
 8002390:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f022 0201 	bic.w	r2, r2, #1
 80023a0:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	687a      	ldr	r2, [r7, #4]
 80023a6:	68b9      	ldr	r1, [r7, #8]
 80023a8:	68f8      	ldr	r0, [r7, #12]
 80023aa:	f000 f9be 	bl	800272a <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d008      	beq.n	80023c8 <HAL_DMA_Start_IT+0x90>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f042 020e 	orr.w	r2, r2, #14
 80023c4:	601a      	str	r2, [r3, #0]
 80023c6:	e00f      	b.n	80023e8 <HAL_DMA_Start_IT+0xb0>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f022 0204 	bic.w	r2, r2, #4
 80023d6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f042 020a 	orr.w	r2, r2, #10
 80023e6:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f042 0201 	orr.w	r2, r2, #1
 80023f6:	601a      	str	r2, [r3, #0]
 80023f8:	e005      	b.n	8002406 <HAL_DMA_Start_IT+0xce>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	2200      	movs	r2, #0
 80023fe:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002402:	2302      	movs	r3, #2
 8002404:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002406:	7dfb      	ldrb	r3, [r7, #23]
}
 8002408:	4618      	mov	r0, r3
 800240a:	3718      	adds	r7, #24
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}
 8002410:	0800b264 	.word	0x0800b264

08002414 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800241c:	2300      	movs	r3, #0
 800241e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002426:	b2db      	uxtb	r3, r3
 8002428:	2b02      	cmp	r3, #2
 800242a:	d005      	beq.n	8002438 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2204      	movs	r2, #4
 8002430:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	73fb      	strb	r3, [r7, #15]
 8002436:	e051      	b.n	80024dc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f022 020e 	bic.w	r2, r2, #14
 8002446:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f022 0201 	bic.w	r2, r2, #1
 8002456:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a22      	ldr	r2, [pc, #136]	@ (80024e8 <HAL_DMA_Abort_IT+0xd4>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d029      	beq.n	80024b6 <HAL_DMA_Abort_IT+0xa2>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a21      	ldr	r2, [pc, #132]	@ (80024ec <HAL_DMA_Abort_IT+0xd8>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d022      	beq.n	80024b2 <HAL_DMA_Abort_IT+0x9e>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a1f      	ldr	r2, [pc, #124]	@ (80024f0 <HAL_DMA_Abort_IT+0xdc>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d01a      	beq.n	80024ac <HAL_DMA_Abort_IT+0x98>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a1e      	ldr	r2, [pc, #120]	@ (80024f4 <HAL_DMA_Abort_IT+0xe0>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d012      	beq.n	80024a6 <HAL_DMA_Abort_IT+0x92>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a1c      	ldr	r2, [pc, #112]	@ (80024f8 <HAL_DMA_Abort_IT+0xe4>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d00a      	beq.n	80024a0 <HAL_DMA_Abort_IT+0x8c>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a1b      	ldr	r2, [pc, #108]	@ (80024fc <HAL_DMA_Abort_IT+0xe8>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d102      	bne.n	800249a <HAL_DMA_Abort_IT+0x86>
 8002494:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002498:	e00e      	b.n	80024b8 <HAL_DMA_Abort_IT+0xa4>
 800249a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800249e:	e00b      	b.n	80024b8 <HAL_DMA_Abort_IT+0xa4>
 80024a0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80024a4:	e008      	b.n	80024b8 <HAL_DMA_Abort_IT+0xa4>
 80024a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024aa:	e005      	b.n	80024b8 <HAL_DMA_Abort_IT+0xa4>
 80024ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024b0:	e002      	b.n	80024b8 <HAL_DMA_Abort_IT+0xa4>
 80024b2:	2310      	movs	r3, #16
 80024b4:	e000      	b.n	80024b8 <HAL_DMA_Abort_IT+0xa4>
 80024b6:	2301      	movs	r3, #1
 80024b8:	4a11      	ldr	r2, [pc, #68]	@ (8002500 <HAL_DMA_Abort_IT+0xec>)
 80024ba:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2201      	movs	r2, #1
 80024c0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2200      	movs	r2, #0
 80024c8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d003      	beq.n	80024dc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024d8:	6878      	ldr	r0, [r7, #4]
 80024da:	4798      	blx	r3
    } 
  }
  return status;
 80024dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3710      	adds	r7, #16
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	40020008 	.word	0x40020008
 80024ec:	4002001c 	.word	0x4002001c
 80024f0:	40020030 	.word	0x40020030
 80024f4:	40020044 	.word	0x40020044
 80024f8:	40020058 	.word	0x40020058
 80024fc:	4002006c 	.word	0x4002006c
 8002500:	40020000 	.word	0x40020000

08002504 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b084      	sub	sp, #16
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002520:	2204      	movs	r2, #4
 8002522:	409a      	lsls	r2, r3
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	4013      	ands	r3, r2
 8002528:	2b00      	cmp	r3, #0
 800252a:	d04f      	beq.n	80025cc <HAL_DMA_IRQHandler+0xc8>
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	f003 0304 	and.w	r3, r3, #4
 8002532:	2b00      	cmp	r3, #0
 8002534:	d04a      	beq.n	80025cc <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f003 0320 	and.w	r3, r3, #32
 8002540:	2b00      	cmp	r3, #0
 8002542:	d107      	bne.n	8002554 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f022 0204 	bic.w	r2, r2, #4
 8002552:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a66      	ldr	r2, [pc, #408]	@ (80026f4 <HAL_DMA_IRQHandler+0x1f0>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d029      	beq.n	80025b2 <HAL_DMA_IRQHandler+0xae>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a65      	ldr	r2, [pc, #404]	@ (80026f8 <HAL_DMA_IRQHandler+0x1f4>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d022      	beq.n	80025ae <HAL_DMA_IRQHandler+0xaa>
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a63      	ldr	r2, [pc, #396]	@ (80026fc <HAL_DMA_IRQHandler+0x1f8>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d01a      	beq.n	80025a8 <HAL_DMA_IRQHandler+0xa4>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a62      	ldr	r2, [pc, #392]	@ (8002700 <HAL_DMA_IRQHandler+0x1fc>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d012      	beq.n	80025a2 <HAL_DMA_IRQHandler+0x9e>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a60      	ldr	r2, [pc, #384]	@ (8002704 <HAL_DMA_IRQHandler+0x200>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d00a      	beq.n	800259c <HAL_DMA_IRQHandler+0x98>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a5f      	ldr	r2, [pc, #380]	@ (8002708 <HAL_DMA_IRQHandler+0x204>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d102      	bne.n	8002596 <HAL_DMA_IRQHandler+0x92>
 8002590:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002594:	e00e      	b.n	80025b4 <HAL_DMA_IRQHandler+0xb0>
 8002596:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800259a:	e00b      	b.n	80025b4 <HAL_DMA_IRQHandler+0xb0>
 800259c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80025a0:	e008      	b.n	80025b4 <HAL_DMA_IRQHandler+0xb0>
 80025a2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80025a6:	e005      	b.n	80025b4 <HAL_DMA_IRQHandler+0xb0>
 80025a8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80025ac:	e002      	b.n	80025b4 <HAL_DMA_IRQHandler+0xb0>
 80025ae:	2340      	movs	r3, #64	@ 0x40
 80025b0:	e000      	b.n	80025b4 <HAL_DMA_IRQHandler+0xb0>
 80025b2:	2304      	movs	r3, #4
 80025b4:	4a55      	ldr	r2, [pc, #340]	@ (800270c <HAL_DMA_IRQHandler+0x208>)
 80025b6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025bc:	2b00      	cmp	r3, #0
 80025be:	f000 8094 	beq.w	80026ea <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025c6:	6878      	ldr	r0, [r7, #4]
 80025c8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80025ca:	e08e      	b.n	80026ea <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d0:	2202      	movs	r2, #2
 80025d2:	409a      	lsls	r2, r3
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	4013      	ands	r3, r2
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d056      	beq.n	800268a <HAL_DMA_IRQHandler+0x186>
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	f003 0302 	and.w	r3, r3, #2
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d051      	beq.n	800268a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f003 0320 	and.w	r3, r3, #32
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d10b      	bne.n	800260c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f022 020a 	bic.w	r2, r2, #10
 8002602:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2201      	movs	r2, #1
 8002608:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a38      	ldr	r2, [pc, #224]	@ (80026f4 <HAL_DMA_IRQHandler+0x1f0>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d029      	beq.n	800266a <HAL_DMA_IRQHandler+0x166>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a37      	ldr	r2, [pc, #220]	@ (80026f8 <HAL_DMA_IRQHandler+0x1f4>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d022      	beq.n	8002666 <HAL_DMA_IRQHandler+0x162>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a35      	ldr	r2, [pc, #212]	@ (80026fc <HAL_DMA_IRQHandler+0x1f8>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d01a      	beq.n	8002660 <HAL_DMA_IRQHandler+0x15c>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a34      	ldr	r2, [pc, #208]	@ (8002700 <HAL_DMA_IRQHandler+0x1fc>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d012      	beq.n	800265a <HAL_DMA_IRQHandler+0x156>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a32      	ldr	r2, [pc, #200]	@ (8002704 <HAL_DMA_IRQHandler+0x200>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d00a      	beq.n	8002654 <HAL_DMA_IRQHandler+0x150>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a31      	ldr	r2, [pc, #196]	@ (8002708 <HAL_DMA_IRQHandler+0x204>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d102      	bne.n	800264e <HAL_DMA_IRQHandler+0x14a>
 8002648:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800264c:	e00e      	b.n	800266c <HAL_DMA_IRQHandler+0x168>
 800264e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002652:	e00b      	b.n	800266c <HAL_DMA_IRQHandler+0x168>
 8002654:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002658:	e008      	b.n	800266c <HAL_DMA_IRQHandler+0x168>
 800265a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800265e:	e005      	b.n	800266c <HAL_DMA_IRQHandler+0x168>
 8002660:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002664:	e002      	b.n	800266c <HAL_DMA_IRQHandler+0x168>
 8002666:	2320      	movs	r3, #32
 8002668:	e000      	b.n	800266c <HAL_DMA_IRQHandler+0x168>
 800266a:	2302      	movs	r3, #2
 800266c:	4a27      	ldr	r2, [pc, #156]	@ (800270c <HAL_DMA_IRQHandler+0x208>)
 800266e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2200      	movs	r2, #0
 8002674:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800267c:	2b00      	cmp	r3, #0
 800267e:	d034      	beq.n	80026ea <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002684:	6878      	ldr	r0, [r7, #4]
 8002686:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002688:	e02f      	b.n	80026ea <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800268e:	2208      	movs	r2, #8
 8002690:	409a      	lsls	r2, r3
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	4013      	ands	r3, r2
 8002696:	2b00      	cmp	r3, #0
 8002698:	d028      	beq.n	80026ec <HAL_DMA_IRQHandler+0x1e8>
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	f003 0308 	and.w	r3, r3, #8
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d023      	beq.n	80026ec <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f022 020e 	bic.w	r2, r2, #14
 80026b2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026bc:	2101      	movs	r1, #1
 80026be:	fa01 f202 	lsl.w	r2, r1, r2
 80026c2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2201      	movs	r2, #1
 80026c8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2201      	movs	r2, #1
 80026ce:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2200      	movs	r2, #0
 80026d6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d004      	beq.n	80026ec <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026e6:	6878      	ldr	r0, [r7, #4]
 80026e8:	4798      	blx	r3
    }
  }
  return;
 80026ea:	bf00      	nop
 80026ec:	bf00      	nop
}
 80026ee:	3710      	adds	r7, #16
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	40020008 	.word	0x40020008
 80026f8:	4002001c 	.word	0x4002001c
 80026fc:	40020030 	.word	0x40020030
 8002700:	40020044 	.word	0x40020044
 8002704:	40020058 	.word	0x40020058
 8002708:	4002006c 	.word	0x4002006c
 800270c:	40020000 	.word	0x40020000

08002710 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002710:	b480      	push	{r7}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800271e:	b2db      	uxtb	r3, r3
}
 8002720:	4618      	mov	r0, r3
 8002722:	370c      	adds	r7, #12
 8002724:	46bd      	mov	sp, r7
 8002726:	bc80      	pop	{r7}
 8002728:	4770      	bx	lr

0800272a <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800272a:	b480      	push	{r7}
 800272c:	b085      	sub	sp, #20
 800272e:	af00      	add	r7, sp, #0
 8002730:	60f8      	str	r0, [r7, #12]
 8002732:	60b9      	str	r1, [r7, #8]
 8002734:	607a      	str	r2, [r7, #4]
 8002736:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002740:	2101      	movs	r1, #1
 8002742:	fa01 f202 	lsl.w	r2, r1, r2
 8002746:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	683a      	ldr	r2, [r7, #0]
 800274e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	2b10      	cmp	r3, #16
 8002756:	d108      	bne.n	800276a <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	687a      	ldr	r2, [r7, #4]
 800275e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	68ba      	ldr	r2, [r7, #8]
 8002766:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002768:	e007      	b.n	800277a <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	68ba      	ldr	r2, [r7, #8]
 8002770:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	687a      	ldr	r2, [r7, #4]
 8002778:	60da      	str	r2, [r3, #12]
}
 800277a:	bf00      	nop
 800277c:	3714      	adds	r7, #20
 800277e:	46bd      	mov	sp, r7
 8002780:	bc80      	pop	{r7}
 8002782:	4770      	bx	lr

08002784 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b08a      	sub	sp, #40	@ 0x28
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
 800278c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800278e:	2300      	movs	r3, #0
 8002790:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002792:	2300      	movs	r3, #0
 8002794:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	4a96      	ldr	r2, [pc, #600]	@ (80029f4 <HAL_GPIO_Init+0x270>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d013      	beq.n	80027c6 <HAL_GPIO_Init+0x42>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4a95      	ldr	r2, [pc, #596]	@ (80029f8 <HAL_GPIO_Init+0x274>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d00f      	beq.n	80027c6 <HAL_GPIO_Init+0x42>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	4a94      	ldr	r2, [pc, #592]	@ (80029fc <HAL_GPIO_Init+0x278>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d00b      	beq.n	80027c6 <HAL_GPIO_Init+0x42>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	4a93      	ldr	r2, [pc, #588]	@ (8002a00 <HAL_GPIO_Init+0x27c>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d007      	beq.n	80027c6 <HAL_GPIO_Init+0x42>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	4a92      	ldr	r2, [pc, #584]	@ (8002a04 <HAL_GPIO_Init+0x280>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d003      	beq.n	80027c6 <HAL_GPIO_Init+0x42>
 80027be:	21bd      	movs	r1, #189	@ 0xbd
 80027c0:	4891      	ldr	r0, [pc, #580]	@ (8002a08 <HAL_GPIO_Init+0x284>)
 80027c2:	f7fe f9a5 	bl	8000b10 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	b29b      	uxth	r3, r3
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d004      	beq.n	80027da <HAL_GPIO_Init+0x56>
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027d8:	d303      	bcc.n	80027e2 <HAL_GPIO_Init+0x5e>
 80027da:	21be      	movs	r1, #190	@ 0xbe
 80027dc:	488a      	ldr	r0, [pc, #552]	@ (8002a08 <HAL_GPIO_Init+0x284>)
 80027de:	f7fe f997 	bl	8000b10 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	f000 821d 	beq.w	8002c26 <HAL_GPIO_Init+0x4a2>
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	2b01      	cmp	r3, #1
 80027f2:	f000 8218 	beq.w	8002c26 <HAL_GPIO_Init+0x4a2>
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	2b11      	cmp	r3, #17
 80027fc:	f000 8213 	beq.w	8002c26 <HAL_GPIO_Init+0x4a2>
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	2b02      	cmp	r3, #2
 8002806:	f000 820e 	beq.w	8002c26 <HAL_GPIO_Init+0x4a2>
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	2b12      	cmp	r3, #18
 8002810:	f000 8209 	beq.w	8002c26 <HAL_GPIO_Init+0x4a2>
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	4a7c      	ldr	r2, [pc, #496]	@ (8002a0c <HAL_GPIO_Init+0x288>)
 800281a:	4293      	cmp	r3, r2
 800281c:	f000 8203 	beq.w	8002c26 <HAL_GPIO_Init+0x4a2>
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	4a7a      	ldr	r2, [pc, #488]	@ (8002a10 <HAL_GPIO_Init+0x28c>)
 8002826:	4293      	cmp	r3, r2
 8002828:	f000 81fd 	beq.w	8002c26 <HAL_GPIO_Init+0x4a2>
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	4a78      	ldr	r2, [pc, #480]	@ (8002a14 <HAL_GPIO_Init+0x290>)
 8002832:	4293      	cmp	r3, r2
 8002834:	f000 81f7 	beq.w	8002c26 <HAL_GPIO_Init+0x4a2>
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	4a76      	ldr	r2, [pc, #472]	@ (8002a18 <HAL_GPIO_Init+0x294>)
 800283e:	4293      	cmp	r3, r2
 8002840:	f000 81f1 	beq.w	8002c26 <HAL_GPIO_Init+0x4a2>
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	4a74      	ldr	r2, [pc, #464]	@ (8002a1c <HAL_GPIO_Init+0x298>)
 800284a:	4293      	cmp	r3, r2
 800284c:	f000 81eb 	beq.w	8002c26 <HAL_GPIO_Init+0x4a2>
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	4a72      	ldr	r2, [pc, #456]	@ (8002a20 <HAL_GPIO_Init+0x29c>)
 8002856:	4293      	cmp	r3, r2
 8002858:	f000 81e5 	beq.w	8002c26 <HAL_GPIO_Init+0x4a2>
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	2b03      	cmp	r3, #3
 8002862:	f000 81e0 	beq.w	8002c26 <HAL_GPIO_Init+0x4a2>
 8002866:	21bf      	movs	r1, #191	@ 0xbf
 8002868:	4867      	ldr	r0, [pc, #412]	@ (8002a08 <HAL_GPIO_Init+0x284>)
 800286a:	f7fe f951 	bl	8000b10 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800286e:	e1da      	b.n	8002c26 <HAL_GPIO_Init+0x4a2>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002870:	2201      	movs	r2, #1
 8002872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002874:	fa02 f303 	lsl.w	r3, r2, r3
 8002878:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	69fa      	ldr	r2, [r7, #28]
 8002880:	4013      	ands	r3, r2
 8002882:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002884:	69ba      	ldr	r2, [r7, #24]
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	429a      	cmp	r2, r3
 800288a:	f040 81c9 	bne.w	8002c20 <HAL_GPIO_Init+0x49c>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4a58      	ldr	r2, [pc, #352]	@ (80029f4 <HAL_GPIO_Init+0x270>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d013      	beq.n	80028be <HAL_GPIO_Init+0x13a>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	4a57      	ldr	r2, [pc, #348]	@ (80029f8 <HAL_GPIO_Init+0x274>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d00f      	beq.n	80028be <HAL_GPIO_Init+0x13a>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	4a56      	ldr	r2, [pc, #344]	@ (80029fc <HAL_GPIO_Init+0x278>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d00b      	beq.n	80028be <HAL_GPIO_Init+0x13a>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	4a55      	ldr	r2, [pc, #340]	@ (8002a00 <HAL_GPIO_Init+0x27c>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d007      	beq.n	80028be <HAL_GPIO_Init+0x13a>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	4a54      	ldr	r2, [pc, #336]	@ (8002a04 <HAL_GPIO_Init+0x280>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d003      	beq.n	80028be <HAL_GPIO_Init+0x13a>
 80028b6:	21cd      	movs	r1, #205	@ 0xcd
 80028b8:	4853      	ldr	r0, [pc, #332]	@ (8002a08 <HAL_GPIO_Init+0x284>)
 80028ba:	f7fe f929 	bl	8000b10 <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	4a57      	ldr	r2, [pc, #348]	@ (8002a20 <HAL_GPIO_Init+0x29c>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	f000 80c2 	beq.w	8002a4e <HAL_GPIO_Init+0x2ca>
 80028ca:	4a55      	ldr	r2, [pc, #340]	@ (8002a20 <HAL_GPIO_Init+0x29c>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	f200 80e8 	bhi.w	8002aa2 <HAL_GPIO_Init+0x31e>
 80028d2:	4a50      	ldr	r2, [pc, #320]	@ (8002a14 <HAL_GPIO_Init+0x290>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	f000 80ba 	beq.w	8002a4e <HAL_GPIO_Init+0x2ca>
 80028da:	4a4e      	ldr	r2, [pc, #312]	@ (8002a14 <HAL_GPIO_Init+0x290>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	f200 80e0 	bhi.w	8002aa2 <HAL_GPIO_Init+0x31e>
 80028e2:	4a4e      	ldr	r2, [pc, #312]	@ (8002a1c <HAL_GPIO_Init+0x298>)
 80028e4:	4293      	cmp	r3, r2
 80028e6:	f000 80b2 	beq.w	8002a4e <HAL_GPIO_Init+0x2ca>
 80028ea:	4a4c      	ldr	r2, [pc, #304]	@ (8002a1c <HAL_GPIO_Init+0x298>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	f200 80d8 	bhi.w	8002aa2 <HAL_GPIO_Init+0x31e>
 80028f2:	4a47      	ldr	r2, [pc, #284]	@ (8002a10 <HAL_GPIO_Init+0x28c>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	f000 80aa 	beq.w	8002a4e <HAL_GPIO_Init+0x2ca>
 80028fa:	4a45      	ldr	r2, [pc, #276]	@ (8002a10 <HAL_GPIO_Init+0x28c>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	f200 80d0 	bhi.w	8002aa2 <HAL_GPIO_Init+0x31e>
 8002902:	4a45      	ldr	r2, [pc, #276]	@ (8002a18 <HAL_GPIO_Init+0x294>)
 8002904:	4293      	cmp	r3, r2
 8002906:	f000 80a2 	beq.w	8002a4e <HAL_GPIO_Init+0x2ca>
 800290a:	4a43      	ldr	r2, [pc, #268]	@ (8002a18 <HAL_GPIO_Init+0x294>)
 800290c:	4293      	cmp	r3, r2
 800290e:	f200 80c8 	bhi.w	8002aa2 <HAL_GPIO_Init+0x31e>
 8002912:	2b12      	cmp	r3, #18
 8002914:	d82c      	bhi.n	8002970 <HAL_GPIO_Init+0x1ec>
 8002916:	2b12      	cmp	r3, #18
 8002918:	f200 80c3 	bhi.w	8002aa2 <HAL_GPIO_Init+0x31e>
 800291c:	a201      	add	r2, pc, #4	@ (adr r2, 8002924 <HAL_GPIO_Init+0x1a0>)
 800291e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002922:	bf00      	nop
 8002924:	08002a4f 	.word	0x08002a4f
 8002928:	08002979 	.word	0x08002979
 800292c:	080029cb 	.word	0x080029cb
 8002930:	08002a9d 	.word	0x08002a9d
 8002934:	08002aa3 	.word	0x08002aa3
 8002938:	08002aa3 	.word	0x08002aa3
 800293c:	08002aa3 	.word	0x08002aa3
 8002940:	08002aa3 	.word	0x08002aa3
 8002944:	08002aa3 	.word	0x08002aa3
 8002948:	08002aa3 	.word	0x08002aa3
 800294c:	08002aa3 	.word	0x08002aa3
 8002950:	08002aa3 	.word	0x08002aa3
 8002954:	08002aa3 	.word	0x08002aa3
 8002958:	08002aa3 	.word	0x08002aa3
 800295c:	08002aa3 	.word	0x08002aa3
 8002960:	08002aa3 	.word	0x08002aa3
 8002964:	08002aa3 	.word	0x08002aa3
 8002968:	080029a1 	.word	0x080029a1
 800296c:	08002a25 	.word	0x08002a25
 8002970:	4a26      	ldr	r2, [pc, #152]	@ (8002a0c <HAL_GPIO_Init+0x288>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d06b      	beq.n	8002a4e <HAL_GPIO_Init+0x2ca>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002976:	e094      	b.n	8002aa2 <HAL_GPIO_Init+0x31e>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	2b02      	cmp	r3, #2
 800297e:	d00b      	beq.n	8002998 <HAL_GPIO_Init+0x214>
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	68db      	ldr	r3, [r3, #12]
 8002984:	2b01      	cmp	r3, #1
 8002986:	d007      	beq.n	8002998 <HAL_GPIO_Init+0x214>
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	68db      	ldr	r3, [r3, #12]
 800298c:	2b03      	cmp	r3, #3
 800298e:	d003      	beq.n	8002998 <HAL_GPIO_Init+0x214>
 8002990:	21d5      	movs	r1, #213	@ 0xd5
 8002992:	481d      	ldr	r0, [pc, #116]	@ (8002a08 <HAL_GPIO_Init+0x284>)
 8002994:	f7fe f8bc 	bl	8000b10 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	623b      	str	r3, [r7, #32]
          break;
 800299e:	e081      	b.n	8002aa4 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	68db      	ldr	r3, [r3, #12]
 80029a4:	2b02      	cmp	r3, #2
 80029a6:	d00b      	beq.n	80029c0 <HAL_GPIO_Init+0x23c>
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	68db      	ldr	r3, [r3, #12]
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d007      	beq.n	80029c0 <HAL_GPIO_Init+0x23c>
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	68db      	ldr	r3, [r3, #12]
 80029b4:	2b03      	cmp	r3, #3
 80029b6:	d003      	beq.n	80029c0 <HAL_GPIO_Init+0x23c>
 80029b8:	21dc      	movs	r1, #220	@ 0xdc
 80029ba:	4813      	ldr	r0, [pc, #76]	@ (8002a08 <HAL_GPIO_Init+0x284>)
 80029bc:	f7fe f8a8 	bl	8000b10 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	68db      	ldr	r3, [r3, #12]
 80029c4:	3304      	adds	r3, #4
 80029c6:	623b      	str	r3, [r7, #32]
          break;
 80029c8:	e06c      	b.n	8002aa4 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	68db      	ldr	r3, [r3, #12]
 80029ce:	2b02      	cmp	r3, #2
 80029d0:	d00b      	beq.n	80029ea <HAL_GPIO_Init+0x266>
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	68db      	ldr	r3, [r3, #12]
 80029d6:	2b01      	cmp	r3, #1
 80029d8:	d007      	beq.n	80029ea <HAL_GPIO_Init+0x266>
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	68db      	ldr	r3, [r3, #12]
 80029de:	2b03      	cmp	r3, #3
 80029e0:	d003      	beq.n	80029ea <HAL_GPIO_Init+0x266>
 80029e2:	21e3      	movs	r1, #227	@ 0xe3
 80029e4:	4808      	ldr	r0, [pc, #32]	@ (8002a08 <HAL_GPIO_Init+0x284>)
 80029e6:	f7fe f893 	bl	8000b10 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	68db      	ldr	r3, [r3, #12]
 80029ee:	3308      	adds	r3, #8
 80029f0:	623b      	str	r3, [r7, #32]
          break;
 80029f2:	e057      	b.n	8002aa4 <HAL_GPIO_Init+0x320>
 80029f4:	40010800 	.word	0x40010800
 80029f8:	40010c00 	.word	0x40010c00
 80029fc:	40011000 	.word	0x40011000
 8002a00:	40011400 	.word	0x40011400
 8002a04:	40011800 	.word	0x40011800
 8002a08:	0800b29c 	.word	0x0800b29c
 8002a0c:	10110000 	.word	0x10110000
 8002a10:	10210000 	.word	0x10210000
 8002a14:	10310000 	.word	0x10310000
 8002a18:	10120000 	.word	0x10120000
 8002a1c:	10220000 	.word	0x10220000
 8002a20:	10320000 	.word	0x10320000
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	2b02      	cmp	r3, #2
 8002a2a:	d00b      	beq.n	8002a44 <HAL_GPIO_Init+0x2c0>
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d007      	beq.n	8002a44 <HAL_GPIO_Init+0x2c0>
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	68db      	ldr	r3, [r3, #12]
 8002a38:	2b03      	cmp	r3, #3
 8002a3a:	d003      	beq.n	8002a44 <HAL_GPIO_Init+0x2c0>
 8002a3c:	21ea      	movs	r1, #234	@ 0xea
 8002a3e:	4880      	ldr	r0, [pc, #512]	@ (8002c40 <HAL_GPIO_Init+0x4bc>)
 8002a40:	f7fe f866 	bl	8000b10 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	330c      	adds	r3, #12
 8002a4a:	623b      	str	r3, [r7, #32]
          break;
 8002a4c:	e02a      	b.n	8002aa4 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d00b      	beq.n	8002a6e <HAL_GPIO_Init+0x2ea>
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d007      	beq.n	8002a6e <HAL_GPIO_Init+0x2ea>
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d003      	beq.n	8002a6e <HAL_GPIO_Init+0x2ea>
 8002a66:	21f7      	movs	r1, #247	@ 0xf7
 8002a68:	4875      	ldr	r0, [pc, #468]	@ (8002c40 <HAL_GPIO_Init+0x4bc>)
 8002a6a:	f7fe f851 	bl	8000b10 <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d102      	bne.n	8002a7c <HAL_GPIO_Init+0x2f8>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002a76:	2304      	movs	r3, #4
 8002a78:	623b      	str	r3, [r7, #32]
          break;
 8002a7a:	e013      	b.n	8002aa4 <HAL_GPIO_Init+0x320>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	2b01      	cmp	r3, #1
 8002a82:	d105      	bne.n	8002a90 <HAL_GPIO_Init+0x30c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a84:	2308      	movs	r3, #8
 8002a86:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	69fa      	ldr	r2, [r7, #28]
 8002a8c:	611a      	str	r2, [r3, #16]
          break;
 8002a8e:	e009      	b.n	8002aa4 <HAL_GPIO_Init+0x320>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a90:	2308      	movs	r3, #8
 8002a92:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	69fa      	ldr	r2, [r7, #28]
 8002a98:	615a      	str	r2, [r3, #20]
          break;
 8002a9a:	e003      	b.n	8002aa4 <HAL_GPIO_Init+0x320>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	623b      	str	r3, [r7, #32]
          break;
 8002aa0:	e000      	b.n	8002aa4 <HAL_GPIO_Init+0x320>
          break;
 8002aa2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002aa4:	69bb      	ldr	r3, [r7, #24]
 8002aa6:	2bff      	cmp	r3, #255	@ 0xff
 8002aa8:	d801      	bhi.n	8002aae <HAL_GPIO_Init+0x32a>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	e001      	b.n	8002ab2 <HAL_GPIO_Init+0x32e>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	3304      	adds	r3, #4
 8002ab2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002ab4:	69bb      	ldr	r3, [r7, #24]
 8002ab6:	2bff      	cmp	r3, #255	@ 0xff
 8002ab8:	d802      	bhi.n	8002ac0 <HAL_GPIO_Init+0x33c>
 8002aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002abc:	009b      	lsls	r3, r3, #2
 8002abe:	e002      	b.n	8002ac6 <HAL_GPIO_Init+0x342>
 8002ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac2:	3b08      	subs	r3, #8
 8002ac4:	009b      	lsls	r3, r3, #2
 8002ac6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	210f      	movs	r1, #15
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ad4:	43db      	mvns	r3, r3
 8002ad6:	401a      	ands	r2, r3
 8002ad8:	6a39      	ldr	r1, [r7, #32]
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	fa01 f303 	lsl.w	r3, r1, r3
 8002ae0:	431a      	orrs	r2, r3
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	f000 8096 	beq.w	8002c20 <HAL_GPIO_Init+0x49c>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002af4:	4b53      	ldr	r3, [pc, #332]	@ (8002c44 <HAL_GPIO_Init+0x4c0>)
 8002af6:	699b      	ldr	r3, [r3, #24]
 8002af8:	4a52      	ldr	r2, [pc, #328]	@ (8002c44 <HAL_GPIO_Init+0x4c0>)
 8002afa:	f043 0301 	orr.w	r3, r3, #1
 8002afe:	6193      	str	r3, [r2, #24]
 8002b00:	4b50      	ldr	r3, [pc, #320]	@ (8002c44 <HAL_GPIO_Init+0x4c0>)
 8002b02:	699b      	ldr	r3, [r3, #24]
 8002b04:	f003 0301 	and.w	r3, r3, #1
 8002b08:	60bb      	str	r3, [r7, #8]
 8002b0a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002b0c:	4a4e      	ldr	r2, [pc, #312]	@ (8002c48 <HAL_GPIO_Init+0x4c4>)
 8002b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b10:	089b      	lsrs	r3, r3, #2
 8002b12:	3302      	adds	r3, #2
 8002b14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b18:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b1c:	f003 0303 	and.w	r3, r3, #3
 8002b20:	009b      	lsls	r3, r3, #2
 8002b22:	220f      	movs	r2, #15
 8002b24:	fa02 f303 	lsl.w	r3, r2, r3
 8002b28:	43db      	mvns	r3, r3
 8002b2a:	68fa      	ldr	r2, [r7, #12]
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	4a46      	ldr	r2, [pc, #280]	@ (8002c4c <HAL_GPIO_Init+0x4c8>)
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d013      	beq.n	8002b60 <HAL_GPIO_Init+0x3dc>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	4a45      	ldr	r2, [pc, #276]	@ (8002c50 <HAL_GPIO_Init+0x4cc>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d00d      	beq.n	8002b5c <HAL_GPIO_Init+0x3d8>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	4a44      	ldr	r2, [pc, #272]	@ (8002c54 <HAL_GPIO_Init+0x4d0>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d007      	beq.n	8002b58 <HAL_GPIO_Init+0x3d4>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	4a43      	ldr	r2, [pc, #268]	@ (8002c58 <HAL_GPIO_Init+0x4d4>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d101      	bne.n	8002b54 <HAL_GPIO_Init+0x3d0>
 8002b50:	2303      	movs	r3, #3
 8002b52:	e006      	b.n	8002b62 <HAL_GPIO_Init+0x3de>
 8002b54:	2304      	movs	r3, #4
 8002b56:	e004      	b.n	8002b62 <HAL_GPIO_Init+0x3de>
 8002b58:	2302      	movs	r3, #2
 8002b5a:	e002      	b.n	8002b62 <HAL_GPIO_Init+0x3de>
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	e000      	b.n	8002b62 <HAL_GPIO_Init+0x3de>
 8002b60:	2300      	movs	r3, #0
 8002b62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b64:	f002 0203 	and.w	r2, r2, #3
 8002b68:	0092      	lsls	r2, r2, #2
 8002b6a:	4093      	lsls	r3, r2
 8002b6c:	68fa      	ldr	r2, [r7, #12]
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002b72:	4935      	ldr	r1, [pc, #212]	@ (8002c48 <HAL_GPIO_Init+0x4c4>)
 8002b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b76:	089b      	lsrs	r3, r3, #2
 8002b78:	3302      	adds	r3, #2
 8002b7a:	68fa      	ldr	r2, [r7, #12]
 8002b7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d006      	beq.n	8002b9a <HAL_GPIO_Init+0x416>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002b8c:	4b33      	ldr	r3, [pc, #204]	@ (8002c5c <HAL_GPIO_Init+0x4d8>)
 8002b8e:	689a      	ldr	r2, [r3, #8]
 8002b90:	4932      	ldr	r1, [pc, #200]	@ (8002c5c <HAL_GPIO_Init+0x4d8>)
 8002b92:	69bb      	ldr	r3, [r7, #24]
 8002b94:	4313      	orrs	r3, r2
 8002b96:	608b      	str	r3, [r1, #8]
 8002b98:	e006      	b.n	8002ba8 <HAL_GPIO_Init+0x424>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002b9a:	4b30      	ldr	r3, [pc, #192]	@ (8002c5c <HAL_GPIO_Init+0x4d8>)
 8002b9c:	689a      	ldr	r2, [r3, #8]
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	43db      	mvns	r3, r3
 8002ba2:	492e      	ldr	r1, [pc, #184]	@ (8002c5c <HAL_GPIO_Init+0x4d8>)
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d006      	beq.n	8002bc2 <HAL_GPIO_Init+0x43e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002bb4:	4b29      	ldr	r3, [pc, #164]	@ (8002c5c <HAL_GPIO_Init+0x4d8>)
 8002bb6:	68da      	ldr	r2, [r3, #12]
 8002bb8:	4928      	ldr	r1, [pc, #160]	@ (8002c5c <HAL_GPIO_Init+0x4d8>)
 8002bba:	69bb      	ldr	r3, [r7, #24]
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	60cb      	str	r3, [r1, #12]
 8002bc0:	e006      	b.n	8002bd0 <HAL_GPIO_Init+0x44c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002bc2:	4b26      	ldr	r3, [pc, #152]	@ (8002c5c <HAL_GPIO_Init+0x4d8>)
 8002bc4:	68da      	ldr	r2, [r3, #12]
 8002bc6:	69bb      	ldr	r3, [r7, #24]
 8002bc8:	43db      	mvns	r3, r3
 8002bca:	4924      	ldr	r1, [pc, #144]	@ (8002c5c <HAL_GPIO_Init+0x4d8>)
 8002bcc:	4013      	ands	r3, r2
 8002bce:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d006      	beq.n	8002bea <HAL_GPIO_Init+0x466>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002bdc:	4b1f      	ldr	r3, [pc, #124]	@ (8002c5c <HAL_GPIO_Init+0x4d8>)
 8002bde:	685a      	ldr	r2, [r3, #4]
 8002be0:	491e      	ldr	r1, [pc, #120]	@ (8002c5c <HAL_GPIO_Init+0x4d8>)
 8002be2:	69bb      	ldr	r3, [r7, #24]
 8002be4:	4313      	orrs	r3, r2
 8002be6:	604b      	str	r3, [r1, #4]
 8002be8:	e006      	b.n	8002bf8 <HAL_GPIO_Init+0x474>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002bea:	4b1c      	ldr	r3, [pc, #112]	@ (8002c5c <HAL_GPIO_Init+0x4d8>)
 8002bec:	685a      	ldr	r2, [r3, #4]
 8002bee:	69bb      	ldr	r3, [r7, #24]
 8002bf0:	43db      	mvns	r3, r3
 8002bf2:	491a      	ldr	r1, [pc, #104]	@ (8002c5c <HAL_GPIO_Init+0x4d8>)
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d006      	beq.n	8002c12 <HAL_GPIO_Init+0x48e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002c04:	4b15      	ldr	r3, [pc, #84]	@ (8002c5c <HAL_GPIO_Init+0x4d8>)
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	4914      	ldr	r1, [pc, #80]	@ (8002c5c <HAL_GPIO_Init+0x4d8>)
 8002c0a:	69bb      	ldr	r3, [r7, #24]
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	600b      	str	r3, [r1, #0]
 8002c10:	e006      	b.n	8002c20 <HAL_GPIO_Init+0x49c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002c12:	4b12      	ldr	r3, [pc, #72]	@ (8002c5c <HAL_GPIO_Init+0x4d8>)
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	69bb      	ldr	r3, [r7, #24]
 8002c18:	43db      	mvns	r3, r3
 8002c1a:	4910      	ldr	r1, [pc, #64]	@ (8002c5c <HAL_GPIO_Init+0x4d8>)
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c22:	3301      	adds	r3, #1
 8002c24:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c2c:	fa22 f303 	lsr.w	r3, r2, r3
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	f47f ae1d 	bne.w	8002870 <HAL_GPIO_Init+0xec>
  }
}
 8002c36:	bf00      	nop
 8002c38:	bf00      	nop
 8002c3a:	3728      	adds	r7, #40	@ 0x28
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bd80      	pop	{r7, pc}
 8002c40:	0800b29c 	.word	0x0800b29c
 8002c44:	40021000 	.word	0x40021000
 8002c48:	40010000 	.word	0x40010000
 8002c4c:	40010800 	.word	0x40010800
 8002c50:	40010c00 	.word	0x40010c00
 8002c54:	40011000 	.word	0x40011000
 8002c58:	40011400 	.word	0x40011400
 8002c5c:	40010400 	.word	0x40010400

08002c60 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b084      	sub	sp, #16
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
 8002c68:	460b      	mov	r3, r1
 8002c6a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002c6c:	887b      	ldrh	r3, [r7, #2]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d104      	bne.n	8002c7c <HAL_GPIO_ReadPin+0x1c>
 8002c72:	f44f 71da 	mov.w	r1, #436	@ 0x1b4
 8002c76:	4809      	ldr	r0, [pc, #36]	@ (8002c9c <HAL_GPIO_ReadPin+0x3c>)
 8002c78:	f7fd ff4a 	bl	8000b10 <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	689a      	ldr	r2, [r3, #8]
 8002c80:	887b      	ldrh	r3, [r7, #2]
 8002c82:	4013      	ands	r3, r2
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d002      	beq.n	8002c8e <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	73fb      	strb	r3, [r7, #15]
 8002c8c:	e001      	b.n	8002c92 <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002c92:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	3710      	adds	r7, #16
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	0800b29c 	.word	0x0800b29c

08002ca0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b082      	sub	sp, #8
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
 8002ca8:	460b      	mov	r3, r1
 8002caa:	807b      	strh	r3, [r7, #2]
 8002cac:	4613      	mov	r3, r2
 8002cae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002cb0:	887b      	ldrh	r3, [r7, #2]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d104      	bne.n	8002cc0 <HAL_GPIO_WritePin+0x20>
 8002cb6:	f44f 71ea 	mov.w	r1, #468	@ 0x1d4
 8002cba:	480e      	ldr	r0, [pc, #56]	@ (8002cf4 <HAL_GPIO_WritePin+0x54>)
 8002cbc:	f7fd ff28 	bl	8000b10 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8002cc0:	787b      	ldrb	r3, [r7, #1]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d007      	beq.n	8002cd6 <HAL_GPIO_WritePin+0x36>
 8002cc6:	787b      	ldrb	r3, [r7, #1]
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d004      	beq.n	8002cd6 <HAL_GPIO_WritePin+0x36>
 8002ccc:	f240 11d5 	movw	r1, #469	@ 0x1d5
 8002cd0:	4808      	ldr	r0, [pc, #32]	@ (8002cf4 <HAL_GPIO_WritePin+0x54>)
 8002cd2:	f7fd ff1d 	bl	8000b10 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 8002cd6:	787b      	ldrb	r3, [r7, #1]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d003      	beq.n	8002ce4 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002cdc:	887a      	ldrh	r2, [r7, #2]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002ce2:	e003      	b.n	8002cec <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002ce4:	887b      	ldrh	r3, [r7, #2]
 8002ce6:	041a      	lsls	r2, r3, #16
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	611a      	str	r2, [r3, #16]
}
 8002cec:	bf00      	nop
 8002cee:	3708      	adds	r7, #8
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}
 8002cf4:	0800b29c 	.word	0x0800b29c

08002cf8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b084      	sub	sp, #16
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
 8002d00:	460b      	mov	r3, r1
 8002d02:	807b      	strh	r3, [r7, #2]
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002d04:	887b      	ldrh	r3, [r7, #2]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d104      	bne.n	8002d14 <HAL_GPIO_TogglePin+0x1c>
 8002d0a:	f44f 71f6 	mov.w	r1, #492	@ 0x1ec
 8002d0e:	480a      	ldr	r0, [pc, #40]	@ (8002d38 <HAL_GPIO_TogglePin+0x40>)
 8002d10:	f7fd fefe 	bl	8000b10 <assert_failed>

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002d1a:	887a      	ldrh	r2, [r7, #2]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	4013      	ands	r3, r2
 8002d20:	041a      	lsls	r2, r3, #16
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	43d9      	mvns	r1, r3
 8002d26:	887b      	ldrh	r3, [r7, #2]
 8002d28:	400b      	ands	r3, r1
 8002d2a:	431a      	orrs	r2, r3
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	611a      	str	r2, [r3, #16]
}
 8002d30:	bf00      	nop
 8002d32:	3710      	adds	r7, #16
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	0800b29c 	.word	0x0800b29c

08002d3c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b082      	sub	sp, #8
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	4603      	mov	r3, r0
 8002d44:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002d46:	4b08      	ldr	r3, [pc, #32]	@ (8002d68 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d48:	695a      	ldr	r2, [r3, #20]
 8002d4a:	88fb      	ldrh	r3, [r7, #6]
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d006      	beq.n	8002d60 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002d52:	4a05      	ldr	r2, [pc, #20]	@ (8002d68 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d54:	88fb      	ldrh	r3, [r7, #6]
 8002d56:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002d58:	88fb      	ldrh	r3, [r7, #6]
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f7ff f800 	bl	8001d60 <HAL_GPIO_EXTI_Callback>
  }
}
 8002d60:	bf00      	nop
 8002d62:	3708      	adds	r7, #8
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}
 8002d68:	40010400 	.word	0x40010400

08002d6c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b084      	sub	sp, #16
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d101      	bne.n	8002d7e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e1b4      	b.n	80030e8 <HAL_I2C_Init+0x37c>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a9b      	ldr	r2, [pc, #620]	@ (8002ff0 <HAL_I2C_Init+0x284>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d009      	beq.n	8002d9c <HAL_I2C_Init+0x30>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a99      	ldr	r2, [pc, #612]	@ (8002ff4 <HAL_I2C_Init+0x288>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d004      	beq.n	8002d9c <HAL_I2C_Init+0x30>
 8002d92:	f240 11db 	movw	r1, #475	@ 0x1db
 8002d96:	4898      	ldr	r0, [pc, #608]	@ (8002ff8 <HAL_I2C_Init+0x28c>)
 8002d98:	f7fd feba 	bl	8000b10 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d004      	beq.n	8002dae <HAL_I2C_Init+0x42>
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	4a94      	ldr	r2, [pc, #592]	@ (8002ffc <HAL_I2C_Init+0x290>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d904      	bls.n	8002db8 <HAL_I2C_Init+0x4c>
 8002dae:	f44f 71ee 	mov.w	r1, #476	@ 0x1dc
 8002db2:	4891      	ldr	r0, [pc, #580]	@ (8002ff8 <HAL_I2C_Init+0x28c>)
 8002db4:	f7fd feac 	bl	8000b10 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d009      	beq.n	8002dd4 <HAL_I2C_Init+0x68>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002dc8:	d004      	beq.n	8002dd4 <HAL_I2C_Init+0x68>
 8002dca:	f240 11dd 	movw	r1, #477	@ 0x1dd
 8002dce:	488a      	ldr	r0, [pc, #552]	@ (8002ff8 <HAL_I2C_Init+0x28c>)
 8002dd0:	f7fd fe9e 	bl	8000b10 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	68db      	ldr	r3, [r3, #12]
 8002dd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ddc:	d304      	bcc.n	8002de8 <HAL_I2C_Init+0x7c>
 8002dde:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8002de2:	4885      	ldr	r0, [pc, #532]	@ (8002ff8 <HAL_I2C_Init+0x28c>)
 8002de4:	f7fd fe94 	bl	8000b10 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	691b      	ldr	r3, [r3, #16]
 8002dec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002df0:	d009      	beq.n	8002e06 <HAL_I2C_Init+0x9a>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	691b      	ldr	r3, [r3, #16]
 8002df6:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002dfa:	d004      	beq.n	8002e06 <HAL_I2C_Init+0x9a>
 8002dfc:	f240 11df 	movw	r1, #479	@ 0x1df
 8002e00:	487d      	ldr	r0, [pc, #500]	@ (8002ff8 <HAL_I2C_Init+0x28c>)
 8002e02:	f7fd fe85 	bl	8000b10 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	695b      	ldr	r3, [r3, #20]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d008      	beq.n	8002e20 <HAL_I2C_Init+0xb4>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	695b      	ldr	r3, [r3, #20]
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d004      	beq.n	8002e20 <HAL_I2C_Init+0xb4>
 8002e16:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8002e1a:	4877      	ldr	r0, [pc, #476]	@ (8002ff8 <HAL_I2C_Init+0x28c>)
 8002e1c:	f7fd fe78 	bl	8000b10 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	699b      	ldr	r3, [r3, #24]
 8002e24:	f023 03fe 	bic.w	r3, r3, #254	@ 0xfe
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d004      	beq.n	8002e36 <HAL_I2C_Init+0xca>
 8002e2c:	f240 11e1 	movw	r1, #481	@ 0x1e1
 8002e30:	4871      	ldr	r0, [pc, #452]	@ (8002ff8 <HAL_I2C_Init+0x28c>)
 8002e32:	f7fd fe6d 	bl	8000b10 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	69db      	ldr	r3, [r3, #28]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d008      	beq.n	8002e50 <HAL_I2C_Init+0xe4>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	69db      	ldr	r3, [r3, #28]
 8002e42:	2b40      	cmp	r3, #64	@ 0x40
 8002e44:	d004      	beq.n	8002e50 <HAL_I2C_Init+0xe4>
 8002e46:	f44f 71f1 	mov.w	r1, #482	@ 0x1e2
 8002e4a:	486b      	ldr	r0, [pc, #428]	@ (8002ff8 <HAL_I2C_Init+0x28c>)
 8002e4c:	f7fd fe60 	bl	8000b10 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6a1b      	ldr	r3, [r3, #32]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d008      	beq.n	8002e6a <HAL_I2C_Init+0xfe>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6a1b      	ldr	r3, [r3, #32]
 8002e5c:	2b80      	cmp	r3, #128	@ 0x80
 8002e5e:	d004      	beq.n	8002e6a <HAL_I2C_Init+0xfe>
 8002e60:	f240 11e3 	movw	r1, #483	@ 0x1e3
 8002e64:	4864      	ldr	r0, [pc, #400]	@ (8002ff8 <HAL_I2C_Init+0x28c>)
 8002e66:	f7fd fe53 	bl	8000b10 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d106      	bne.n	8002e84 <HAL_I2C_Init+0x118>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002e7e:	6878      	ldr	r0, [r7, #4]
 8002e80:	f7fd fba4 	bl	80005cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2224      	movs	r2, #36	@ 0x24
 8002e88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f022 0201 	bic.w	r2, r2, #1
 8002e9a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002eaa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002eba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ebc:	f003 f95e 	bl	800617c <HAL_RCC_GetPCLK1Freq>
 8002ec0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	4a4e      	ldr	r2, [pc, #312]	@ (8003000 <HAL_I2C_Init+0x294>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d807      	bhi.n	8002edc <HAL_I2C_Init+0x170>
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	4a4d      	ldr	r2, [pc, #308]	@ (8003004 <HAL_I2C_Init+0x298>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	bf94      	ite	ls
 8002ed4:	2301      	movls	r3, #1
 8002ed6:	2300      	movhi	r3, #0
 8002ed8:	b2db      	uxtb	r3, r3
 8002eda:	e006      	b.n	8002eea <HAL_I2C_Init+0x17e>
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	4a4a      	ldr	r2, [pc, #296]	@ (8003008 <HAL_I2C_Init+0x29c>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	bf94      	ite	ls
 8002ee4:	2301      	movls	r3, #1
 8002ee6:	2300      	movhi	r3, #0
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d001      	beq.n	8002ef2 <HAL_I2C_Init+0x186>
  {
    return HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e0fa      	b.n	80030e8 <HAL_I2C_Init+0x37c>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	4a45      	ldr	r2, [pc, #276]	@ (800300c <HAL_I2C_Init+0x2a0>)
 8002ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8002efa:	0c9b      	lsrs	r3, r3, #18
 8002efc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	68ba      	ldr	r2, [r7, #8]
 8002f0e:	430a      	orrs	r2, r1
 8002f10:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	6a1b      	ldr	r3, [r3, #32]
 8002f18:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	4a37      	ldr	r2, [pc, #220]	@ (8003000 <HAL_I2C_Init+0x294>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d802      	bhi.n	8002f2c <HAL_I2C_Init+0x1c0>
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	3301      	adds	r3, #1
 8002f2a:	e009      	b.n	8002f40 <HAL_I2C_Init+0x1d4>
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002f32:	fb02 f303 	mul.w	r3, r2, r3
 8002f36:	4a36      	ldr	r2, [pc, #216]	@ (8003010 <HAL_I2C_Init+0x2a4>)
 8002f38:	fba2 2303 	umull	r2, r3, r2, r3
 8002f3c:	099b      	lsrs	r3, r3, #6
 8002f3e:	3301      	adds	r3, #1
 8002f40:	687a      	ldr	r2, [r7, #4]
 8002f42:	6812      	ldr	r2, [r2, #0]
 8002f44:	430b      	orrs	r3, r1
 8002f46:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	69db      	ldr	r3, [r3, #28]
 8002f4e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002f52:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	4929      	ldr	r1, [pc, #164]	@ (8003000 <HAL_I2C_Init+0x294>)
 8002f5c:	428b      	cmp	r3, r1
 8002f5e:	d819      	bhi.n	8002f94 <HAL_I2C_Init+0x228>
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	1e59      	subs	r1, r3, #1
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	005b      	lsls	r3, r3, #1
 8002f6a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f6e:	1c59      	adds	r1, r3, #1
 8002f70:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002f74:	400b      	ands	r3, r1
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d00a      	beq.n	8002f90 <HAL_I2C_Init+0x224>
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	1e59      	subs	r1, r3, #1
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	005b      	lsls	r3, r3, #1
 8002f84:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f88:	3301      	adds	r3, #1
 8002f8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f8e:	e064      	b.n	800305a <HAL_I2C_Init+0x2ee>
 8002f90:	2304      	movs	r3, #4
 8002f92:	e062      	b.n	800305a <HAL_I2C_Init+0x2ee>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d111      	bne.n	8002fc0 <HAL_I2C_Init+0x254>
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	1e58      	subs	r0, r3, #1
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6859      	ldr	r1, [r3, #4]
 8002fa4:	460b      	mov	r3, r1
 8002fa6:	005b      	lsls	r3, r3, #1
 8002fa8:	440b      	add	r3, r1
 8002faa:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fae:	3301      	adds	r3, #1
 8002fb0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	bf0c      	ite	eq
 8002fb8:	2301      	moveq	r3, #1
 8002fba:	2300      	movne	r3, #0
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	e012      	b.n	8002fe6 <HAL_I2C_Init+0x27a>
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	1e58      	subs	r0, r3, #1
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6859      	ldr	r1, [r3, #4]
 8002fc8:	460b      	mov	r3, r1
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	440b      	add	r3, r1
 8002fce:	0099      	lsls	r1, r3, #2
 8002fd0:	440b      	add	r3, r1
 8002fd2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fd6:	3301      	adds	r3, #1
 8002fd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	bf0c      	ite	eq
 8002fe0:	2301      	moveq	r3, #1
 8002fe2:	2300      	movne	r3, #0
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d014      	beq.n	8003014 <HAL_I2C_Init+0x2a8>
 8002fea:	2301      	movs	r3, #1
 8002fec:	e035      	b.n	800305a <HAL_I2C_Init+0x2ee>
 8002fee:	bf00      	nop
 8002ff0:	40005400 	.word	0x40005400
 8002ff4:	40005800 	.word	0x40005800
 8002ff8:	0800b2d8 	.word	0x0800b2d8
 8002ffc:	00061a80 	.word	0x00061a80
 8003000:	000186a0 	.word	0x000186a0
 8003004:	001e847f 	.word	0x001e847f
 8003008:	003d08ff 	.word	0x003d08ff
 800300c:	431bde83 	.word	0x431bde83
 8003010:	10624dd3 	.word	0x10624dd3
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	689b      	ldr	r3, [r3, #8]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d10e      	bne.n	800303a <HAL_I2C_Init+0x2ce>
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	1e58      	subs	r0, r3, #1
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6859      	ldr	r1, [r3, #4]
 8003024:	460b      	mov	r3, r1
 8003026:	005b      	lsls	r3, r3, #1
 8003028:	440b      	add	r3, r1
 800302a:	fbb0 f3f3 	udiv	r3, r0, r3
 800302e:	3301      	adds	r3, #1
 8003030:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003034:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003038:	e00f      	b.n	800305a <HAL_I2C_Init+0x2ee>
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	1e58      	subs	r0, r3, #1
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6859      	ldr	r1, [r3, #4]
 8003042:	460b      	mov	r3, r1
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	440b      	add	r3, r1
 8003048:	0099      	lsls	r1, r3, #2
 800304a:	440b      	add	r3, r1
 800304c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003050:	3301      	adds	r3, #1
 8003052:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003056:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800305a:	6879      	ldr	r1, [r7, #4]
 800305c:	6809      	ldr	r1, [r1, #0]
 800305e:	4313      	orrs	r3, r2
 8003060:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	69da      	ldr	r2, [r3, #28]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6a1b      	ldr	r3, [r3, #32]
 8003074:	431a      	orrs	r2, r3
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	430a      	orrs	r2, r1
 800307c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003088:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800308c:	687a      	ldr	r2, [r7, #4]
 800308e:	6911      	ldr	r1, [r2, #16]
 8003090:	687a      	ldr	r2, [r7, #4]
 8003092:	68d2      	ldr	r2, [r2, #12]
 8003094:	4311      	orrs	r1, r2
 8003096:	687a      	ldr	r2, [r7, #4]
 8003098:	6812      	ldr	r2, [r2, #0]
 800309a:	430b      	orrs	r3, r1
 800309c:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	68db      	ldr	r3, [r3, #12]
 80030a4:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	695a      	ldr	r2, [r3, #20]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	699b      	ldr	r3, [r3, #24]
 80030b0:	431a      	orrs	r2, r3
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	430a      	orrs	r2, r1
 80030b8:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f042 0201 	orr.w	r2, r2, #1
 80030c8:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2200      	movs	r2, #0
 80030ce:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2220      	movs	r2, #32
 80030d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2200      	movs	r2, #0
 80030dc:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2200      	movs	r2, #0
 80030e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80030e6:	2300      	movs	r3, #0
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	3710      	adds	r7, #16
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bd80      	pop	{r7, pc}

080030f0 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b083      	sub	sp, #12
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	695b      	ldr	r3, [r3, #20]
 80030fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003102:	2b80      	cmp	r3, #128	@ 0x80
 8003104:	d103      	bne.n	800310e <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	2200      	movs	r2, #0
 800310c:	611a      	str	r2, [r3, #16]
  }
}
 800310e:	bf00      	nop
 8003110:	370c      	adds	r7, #12
 8003112:	46bd      	mov	sp, r7
 8003114:	bc80      	pop	{r7}
 8003116:	4770      	bx	lr

08003118 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b088      	sub	sp, #32
 800311c:	af02      	add	r7, sp, #8
 800311e:	60f8      	str	r0, [r7, #12]
 8003120:	4608      	mov	r0, r1
 8003122:	4611      	mov	r1, r2
 8003124:	461a      	mov	r2, r3
 8003126:	4603      	mov	r3, r0
 8003128:	817b      	strh	r3, [r7, #10]
 800312a:	460b      	mov	r3, r1
 800312c:	813b      	strh	r3, [r7, #8]
 800312e:	4613      	mov	r3, r2
 8003130:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003132:	f7fe fec5 	bl	8001ec0 <HAL_GetTick>
 8003136:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8003138:	88fb      	ldrh	r3, [r7, #6]
 800313a:	2b01      	cmp	r3, #1
 800313c:	d007      	beq.n	800314e <HAL_I2C_Mem_Write+0x36>
 800313e:	88fb      	ldrh	r3, [r7, #6]
 8003140:	2b10      	cmp	r3, #16
 8003142:	d004      	beq.n	800314e <HAL_I2C_Mem_Write+0x36>
 8003144:	f640 2106 	movw	r1, #2566	@ 0xa06
 8003148:	4873      	ldr	r0, [pc, #460]	@ (8003318 <HAL_I2C_Mem_Write+0x200>)
 800314a:	f7fd fce1 	bl	8000b10 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003154:	b2db      	uxtb	r3, r3
 8003156:	2b20      	cmp	r3, #32
 8003158:	f040 80d9 	bne.w	800330e <HAL_I2C_Mem_Write+0x1f6>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800315c:	697b      	ldr	r3, [r7, #20]
 800315e:	9300      	str	r3, [sp, #0]
 8003160:	2319      	movs	r3, #25
 8003162:	2201      	movs	r2, #1
 8003164:	496d      	ldr	r1, [pc, #436]	@ (800331c <HAL_I2C_Mem_Write+0x204>)
 8003166:	68f8      	ldr	r0, [r7, #12]
 8003168:	f002 f888 	bl	800527c <I2C_WaitOnFlagUntilTimeout>
 800316c:	4603      	mov	r3, r0
 800316e:	2b00      	cmp	r3, #0
 8003170:	d001      	beq.n	8003176 <HAL_I2C_Mem_Write+0x5e>
    {
      return HAL_BUSY;
 8003172:	2302      	movs	r3, #2
 8003174:	e0cc      	b.n	8003310 <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800317c:	2b01      	cmp	r3, #1
 800317e:	d101      	bne.n	8003184 <HAL_I2C_Mem_Write+0x6c>
 8003180:	2302      	movs	r3, #2
 8003182:	e0c5      	b.n	8003310 <HAL_I2C_Mem_Write+0x1f8>
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	2201      	movs	r2, #1
 8003188:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0301 	and.w	r3, r3, #1
 8003196:	2b01      	cmp	r3, #1
 8003198:	d007      	beq.n	80031aa <HAL_I2C_Mem_Write+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f042 0201 	orr.w	r2, r2, #1
 80031a8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80031b8:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2221      	movs	r2, #33	@ 0x21
 80031be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2240      	movs	r2, #64	@ 0x40
 80031c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2200      	movs	r2, #0
 80031ce:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	6a3a      	ldr	r2, [r7, #32]
 80031d4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80031da:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031e0:	b29a      	uxth	r2, r3
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	4a4d      	ldr	r2, [pc, #308]	@ (8003320 <HAL_I2C_Mem_Write+0x208>)
 80031ea:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80031ec:	88f8      	ldrh	r0, [r7, #6]
 80031ee:	893a      	ldrh	r2, [r7, #8]
 80031f0:	8979      	ldrh	r1, [r7, #10]
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	9301      	str	r3, [sp, #4]
 80031f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031f8:	9300      	str	r3, [sp, #0]
 80031fa:	4603      	mov	r3, r0
 80031fc:	68f8      	ldr	r0, [r7, #12]
 80031fe:	f001 fde9 	bl	8004dd4 <I2C_RequestMemoryWrite>
 8003202:	4603      	mov	r3, r0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d052      	beq.n	80032ae <HAL_I2C_Mem_Write+0x196>
    {
      return HAL_ERROR;
 8003208:	2301      	movs	r3, #1
 800320a:	e081      	b.n	8003310 <HAL_I2C_Mem_Write+0x1f8>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800320c:	697a      	ldr	r2, [r7, #20]
 800320e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003210:	68f8      	ldr	r0, [r7, #12]
 8003212:	f002 f94d 	bl	80054b0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d00d      	beq.n	8003238 <HAL_I2C_Mem_Write+0x120>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003220:	2b04      	cmp	r3, #4
 8003222:	d107      	bne.n	8003234 <HAL_I2C_Mem_Write+0x11c>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003232:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003234:	2301      	movs	r3, #1
 8003236:	e06b      	b.n	8003310 <HAL_I2C_Mem_Write+0x1f8>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800323c:	781a      	ldrb	r2, [r3, #0]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003248:	1c5a      	adds	r2, r3, #1
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003252:	3b01      	subs	r3, #1
 8003254:	b29a      	uxth	r2, r3
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800325e:	b29b      	uxth	r3, r3
 8003260:	3b01      	subs	r3, #1
 8003262:	b29a      	uxth	r2, r3
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	695b      	ldr	r3, [r3, #20]
 800326e:	f003 0304 	and.w	r3, r3, #4
 8003272:	2b04      	cmp	r3, #4
 8003274:	d11b      	bne.n	80032ae <HAL_I2C_Mem_Write+0x196>
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800327a:	2b00      	cmp	r3, #0
 800327c:	d017      	beq.n	80032ae <HAL_I2C_Mem_Write+0x196>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003282:	781a      	ldrb	r2, [r3, #0]
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800328e:	1c5a      	adds	r2, r3, #1
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003298:	3b01      	subs	r3, #1
 800329a:	b29a      	uxth	r2, r3
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032a4:	b29b      	uxth	r3, r3
 80032a6:	3b01      	subs	r3, #1
 80032a8:	b29a      	uxth	r2, r3
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d1aa      	bne.n	800320c <HAL_I2C_Mem_Write+0xf4>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032b6:	697a      	ldr	r2, [r7, #20]
 80032b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80032ba:	68f8      	ldr	r0, [r7, #12]
 80032bc:	f002 f940 	bl	8005540 <I2C_WaitOnBTFFlagUntilTimeout>
 80032c0:	4603      	mov	r3, r0
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d00d      	beq.n	80032e2 <HAL_I2C_Mem_Write+0x1ca>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ca:	2b04      	cmp	r3, #4
 80032cc:	d107      	bne.n	80032de <HAL_I2C_Mem_Write+0x1c6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032dc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	e016      	b.n	8003310 <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032f0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	2220      	movs	r2, #32
 80032f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	2200      	movs	r2, #0
 8003306:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800330a:	2300      	movs	r3, #0
 800330c:	e000      	b.n	8003310 <HAL_I2C_Mem_Write+0x1f8>
  }
  else
  {
    return HAL_BUSY;
 800330e:	2302      	movs	r3, #2
  }
}
 8003310:	4618      	mov	r0, r3
 8003312:	3718      	adds	r7, #24
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}
 8003318:	0800b2d8 	.word	0x0800b2d8
 800331c:	00100002 	.word	0x00100002
 8003320:	ffff0000 	.word	0xffff0000

08003324 <HAL_I2C_Mem_Write_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b08a      	sub	sp, #40	@ 0x28
 8003328:	af02      	add	r7, sp, #8
 800332a:	60f8      	str	r0, [r7, #12]
 800332c:	4608      	mov	r0, r1
 800332e:	4611      	mov	r1, r2
 8003330:	461a      	mov	r2, r3
 8003332:	4603      	mov	r3, r0
 8003334:	817b      	strh	r3, [r7, #10]
 8003336:	460b      	mov	r3, r1
 8003338:	813b      	strh	r3, [r7, #8]
 800333a:	4613      	mov	r3, r2
 800333c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800333e:	2300      	movs	r3, #0
 8003340:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef dmaxferstatus;

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003342:	f7fe fdbd 	bl	8001ec0 <HAL_GetTick>
 8003346:	61f8      	str	r0, [r7, #28]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8003348:	88fb      	ldrh	r3, [r7, #6]
 800334a:	2b01      	cmp	r3, #1
 800334c:	d007      	beq.n	800335e <HAL_I2C_Mem_Write_DMA+0x3a>
 800334e:	88fb      	ldrh	r3, [r7, #6]
 8003350:	2b10      	cmp	r3, #16
 8003352:	d004      	beq.n	800335e <HAL_I2C_Mem_Write_DMA+0x3a>
 8003354:	f640 4161 	movw	r1, #3169	@ 0xc61
 8003358:	489e      	ldr	r0, [pc, #632]	@ (80035d4 <HAL_I2C_Mem_Write_DMA+0x2b0>)
 800335a:	f7fd fbd9 	bl	8000b10 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003364:	b2db      	uxtb	r3, r3
 8003366:	2b20      	cmp	r3, #32
 8003368:	f040 812e 	bne.w	80035c8 <HAL_I2C_Mem_Write_DMA+0x2a4>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800336c:	4b9a      	ldr	r3, [pc, #616]	@ (80035d8 <HAL_I2C_Mem_Write_DMA+0x2b4>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	08db      	lsrs	r3, r3, #3
 8003372:	4a9a      	ldr	r2, [pc, #616]	@ (80035dc <HAL_I2C_Mem_Write_DMA+0x2b8>)
 8003374:	fba2 2303 	umull	r2, r3, r2, r3
 8003378:	0a1a      	lsrs	r2, r3, #8
 800337a:	4613      	mov	r3, r2
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	4413      	add	r3, r2
 8003380:	009a      	lsls	r2, r3, #2
 8003382:	4413      	add	r3, r2
 8003384:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	3b01      	subs	r3, #1
 800338a:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d112      	bne.n	80033b8 <HAL_I2C_Mem_Write_DMA+0x94>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	2200      	movs	r2, #0
 8003396:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2220      	movs	r2, #32
 800339c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	2200      	movs	r2, #0
 80033a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ac:	f043 0220 	orr.w	r2, r3, #32
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 80033b4:	2302      	movs	r3, #2
 80033b6:	e108      	b.n	80035ca <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	699b      	ldr	r3, [r3, #24]
 80033be:	f003 0302 	and.w	r3, r3, #2
 80033c2:	2b02      	cmp	r3, #2
 80033c4:	d0df      	beq.n	8003386 <HAL_I2C_Mem_Write_DMA+0x62>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	d101      	bne.n	80033d4 <HAL_I2C_Mem_Write_DMA+0xb0>
 80033d0:	2302      	movs	r3, #2
 80033d2:	e0fa      	b.n	80035ca <HAL_I2C_Mem_Write_DMA+0x2a6>
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	2201      	movs	r2, #1
 80033d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 0301 	and.w	r3, r3, #1
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	d007      	beq.n	80033fa <HAL_I2C_Mem_Write_DMA+0xd6>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f042 0201 	orr.w	r2, r2, #1
 80033f8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003408:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2221      	movs	r2, #33	@ 0x21
 800340e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	2240      	movs	r2, #64	@ 0x40
 8003416:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	2200      	movs	r2, #0
 800341e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003424:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800342a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003430:	b29a      	uxth	r2, r3
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	4a69      	ldr	r2, [pc, #420]	@ (80035e0 <HAL_I2C_Mem_Write_DMA+0x2bc>)
 800343a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 800343c:	897a      	ldrh	r2, [r7, #10]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8003442:	893a      	ldrh	r2, [r7, #8]
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8003448:	88fa      	ldrh	r2, [r7, #6]
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2200      	movs	r2, #0
 8003452:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003458:	2b00      	cmp	r3, #0
 800345a:	f000 80a1 	beq.w	80035a0 <HAL_I2C_Mem_Write_DMA+0x27c>
    {
      if (hi2c->hdmatx != NULL)
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003462:	2b00      	cmp	r3, #0
 8003464:	d022      	beq.n	80034ac <HAL_I2C_Mem_Write_DMA+0x188>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800346a:	4a5e      	ldr	r2, [pc, #376]	@ (80035e4 <HAL_I2C_Mem_Write_DMA+0x2c0>)
 800346c:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003472:	4a5d      	ldr	r2, [pc, #372]	@ (80035e8 <HAL_I2C_Mem_Write_DMA+0x2c4>)
 8003474:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800347a:	2200      	movs	r2, #0
 800347c:	62da      	str	r2, [r3, #44]	@ 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003482:	2200      	movs	r2, #0
 8003484:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800348e:	4619      	mov	r1, r3
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	3310      	adds	r3, #16
 8003496:	461a      	mov	r2, r3
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800349c:	f7fe ff4c 	bl	8002338 <HAL_DMA_Start_IT>
 80034a0:	4603      	mov	r3, r0
 80034a2:	76fb      	strb	r3, [r7, #27]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80034a4:	7efb      	ldrb	r3, [r7, #27]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d166      	bne.n	8003578 <HAL_I2C_Mem_Write_DMA+0x254>
 80034aa:	e013      	b.n	80034d4 <HAL_I2C_Mem_Write_DMA+0x1b0>
        hi2c->State     = HAL_I2C_STATE_READY;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2220      	movs	r2, #32
 80034b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2200      	movs	r2, #0
 80034b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034c0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2200      	movs	r2, #0
 80034cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
 80034d2:	e07a      	b.n	80035ca <HAL_I2C_Mem_Write_DMA+0x2a6>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80034d4:	88f8      	ldrh	r0, [r7, #6]
 80034d6:	893a      	ldrh	r2, [r7, #8]
 80034d8:	8979      	ldrh	r1, [r7, #10]
 80034da:	69fb      	ldr	r3, [r7, #28]
 80034dc:	9301      	str	r3, [sp, #4]
 80034de:	2323      	movs	r3, #35	@ 0x23
 80034e0:	9300      	str	r3, [sp, #0]
 80034e2:	4603      	mov	r3, r0
 80034e4:	68f8      	ldr	r0, [r7, #12]
 80034e6:	f001 fc75 	bl	8004dd4 <I2C_RequestMemoryWrite>
 80034ea:	4603      	mov	r3, r0
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d022      	beq.n	8003536 <HAL_I2C_Mem_Write_DMA+0x212>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmatx);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034f4:	4618      	mov	r0, r3
 80034f6:	f7fe ff8d 	bl	8002414 <HAL_DMA_Abort_IT>
 80034fa:	4603      	mov	r3, r0
 80034fc:	76fb      	strb	r3, [r7, #27]

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmatx->XferCpltCallback = NULL;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003502:	2200      	movs	r2, #0
 8003504:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003514:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	2200      	movs	r2, #0
 800351a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2200      	movs	r2, #0
 8003520:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f022 0201 	bic.w	r2, r2, #1
 8003530:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	e049      	b.n	80035ca <HAL_I2C_Mem_Write_DMA+0x2a6>
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003536:	2300      	movs	r3, #0
 8003538:	613b      	str	r3, [r7, #16]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	695b      	ldr	r3, [r3, #20]
 8003540:	613b      	str	r3, [r7, #16]
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	699b      	ldr	r3, [r3, #24]
 8003548:	613b      	str	r3, [r7, #16]
 800354a:	693b      	ldr	r3, [r7, #16]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2200      	movs	r2, #0
 8003550:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	685a      	ldr	r2, [r3, #4]
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003562:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	685a      	ldr	r2, [r3, #4]
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003572:	605a      	str	r2, [r3, #4]

        return HAL_OK;
 8003574:	2300      	movs	r3, #0
 8003576:	e028      	b.n	80035ca <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2220      	movs	r2, #32
 800357c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	2200      	movs	r2, #0
 8003584:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800358c:	f043 0210 	orr.w	r2, r3, #16
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2200      	movs	r2, #0
 8003598:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	e014      	b.n	80035ca <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	2220      	movs	r2, #32
 80035a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	2200      	movs	r2, #0
 80035ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_SIZE;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035b4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2200      	movs	r2, #0
 80035c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80035c4:	2301      	movs	r3, #1
 80035c6:	e000      	b.n	80035ca <HAL_I2C_Mem_Write_DMA+0x2a6>
    }
  }
  else
  {
    return HAL_BUSY;
 80035c8:	2302      	movs	r3, #2
  }
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3720      	adds	r7, #32
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	bf00      	nop
 80035d4:	0800b2d8 	.word	0x0800b2d8
 80035d8:	20000010 	.word	0x20000010
 80035dc:	14f8b589 	.word	0x14f8b589
 80035e0:	ffff0000 	.word	0xffff0000
 80035e4:	08004f01 	.word	0x08004f01
 80035e8:	080050bf 	.word	0x080050bf

080035ec <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b088      	sub	sp, #32
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80035f4:	2300      	movs	r3, #0
 80035f6:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003604:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800360c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003614:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003616:	7bfb      	ldrb	r3, [r7, #15]
 8003618:	2b10      	cmp	r3, #16
 800361a:	d003      	beq.n	8003624 <HAL_I2C_EV_IRQHandler+0x38>
 800361c:	7bfb      	ldrb	r3, [r7, #15]
 800361e:	2b40      	cmp	r3, #64	@ 0x40
 8003620:	f040 80c1 	bne.w	80037a6 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	699b      	ldr	r3, [r3, #24]
 800362a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	695b      	ldr	r3, [r3, #20]
 8003632:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003634:	69fb      	ldr	r3, [r7, #28]
 8003636:	f003 0301 	and.w	r3, r3, #1
 800363a:	2b00      	cmp	r3, #0
 800363c:	d10d      	bne.n	800365a <HAL_I2C_EV_IRQHandler+0x6e>
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8003644:	d003      	beq.n	800364e <HAL_I2C_EV_IRQHandler+0x62>
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800364c:	d101      	bne.n	8003652 <HAL_I2C_EV_IRQHandler+0x66>
 800364e:	2301      	movs	r3, #1
 8003650:	e000      	b.n	8003654 <HAL_I2C_EV_IRQHandler+0x68>
 8003652:	2300      	movs	r3, #0
 8003654:	2b01      	cmp	r3, #1
 8003656:	f000 8132 	beq.w	80038be <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800365a:	69fb      	ldr	r3, [r7, #28]
 800365c:	f003 0301 	and.w	r3, r3, #1
 8003660:	2b00      	cmp	r3, #0
 8003662:	d00c      	beq.n	800367e <HAL_I2C_EV_IRQHandler+0x92>
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	0a5b      	lsrs	r3, r3, #9
 8003668:	f003 0301 	and.w	r3, r3, #1
 800366c:	2b00      	cmp	r3, #0
 800366e:	d006      	beq.n	800367e <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003670:	6878      	ldr	r0, [r7, #4]
 8003672:	f002 f80d 	bl	8005690 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	f000 fd87 	bl	800418a <I2C_Master_SB>
 800367c:	e092      	b.n	80037a4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800367e:	69fb      	ldr	r3, [r7, #28]
 8003680:	08db      	lsrs	r3, r3, #3
 8003682:	f003 0301 	and.w	r3, r3, #1
 8003686:	2b00      	cmp	r3, #0
 8003688:	d009      	beq.n	800369e <HAL_I2C_EV_IRQHandler+0xb2>
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	0a5b      	lsrs	r3, r3, #9
 800368e:	f003 0301 	and.w	r3, r3, #1
 8003692:	2b00      	cmp	r3, #0
 8003694:	d003      	beq.n	800369e <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003696:	6878      	ldr	r0, [r7, #4]
 8003698:	f000 fdfc 	bl	8004294 <I2C_Master_ADD10>
 800369c:	e082      	b.n	80037a4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800369e:	69fb      	ldr	r3, [r7, #28]
 80036a0:	085b      	lsrs	r3, r3, #1
 80036a2:	f003 0301 	and.w	r3, r3, #1
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d009      	beq.n	80036be <HAL_I2C_EV_IRQHandler+0xd2>
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	0a5b      	lsrs	r3, r3, #9
 80036ae:	f003 0301 	and.w	r3, r3, #1
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d003      	beq.n	80036be <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	f000 fe15 	bl	80042e6 <I2C_Master_ADDR>
 80036bc:	e072      	b.n	80037a4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80036be:	69bb      	ldr	r3, [r7, #24]
 80036c0:	089b      	lsrs	r3, r3, #2
 80036c2:	f003 0301 	and.w	r3, r3, #1
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d03b      	beq.n	8003742 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80036d8:	f000 80f3 	beq.w	80038c2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80036dc:	69fb      	ldr	r3, [r7, #28]
 80036de:	09db      	lsrs	r3, r3, #7
 80036e0:	f003 0301 	and.w	r3, r3, #1
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d00f      	beq.n	8003708 <HAL_I2C_EV_IRQHandler+0x11c>
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	0a9b      	lsrs	r3, r3, #10
 80036ec:	f003 0301 	and.w	r3, r3, #1
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d009      	beq.n	8003708 <HAL_I2C_EV_IRQHandler+0x11c>
 80036f4:	69fb      	ldr	r3, [r7, #28]
 80036f6:	089b      	lsrs	r3, r3, #2
 80036f8:	f003 0301 	and.w	r3, r3, #1
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d103      	bne.n	8003708 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003700:	6878      	ldr	r0, [r7, #4]
 8003702:	f000 f9df 	bl	8003ac4 <I2C_MasterTransmit_TXE>
 8003706:	e04d      	b.n	80037a4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003708:	69fb      	ldr	r3, [r7, #28]
 800370a:	089b      	lsrs	r3, r3, #2
 800370c:	f003 0301 	and.w	r3, r3, #1
 8003710:	2b00      	cmp	r3, #0
 8003712:	f000 80d6 	beq.w	80038c2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	0a5b      	lsrs	r3, r3, #9
 800371a:	f003 0301 	and.w	r3, r3, #1
 800371e:	2b00      	cmp	r3, #0
 8003720:	f000 80cf 	beq.w	80038c2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003724:	7bbb      	ldrb	r3, [r7, #14]
 8003726:	2b21      	cmp	r3, #33	@ 0x21
 8003728:	d103      	bne.n	8003732 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800372a:	6878      	ldr	r0, [r7, #4]
 800372c:	f000 fa66 	bl	8003bfc <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003730:	e0c7      	b.n	80038c2 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003732:	7bfb      	ldrb	r3, [r7, #15]
 8003734:	2b40      	cmp	r3, #64	@ 0x40
 8003736:	f040 80c4 	bne.w	80038c2 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f000 fad4 	bl	8003ce8 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003740:	e0bf      	b.n	80038c2 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800374c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003750:	f000 80b7 	beq.w	80038c2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003754:	69fb      	ldr	r3, [r7, #28]
 8003756:	099b      	lsrs	r3, r3, #6
 8003758:	f003 0301 	and.w	r3, r3, #1
 800375c:	2b00      	cmp	r3, #0
 800375e:	d00f      	beq.n	8003780 <HAL_I2C_EV_IRQHandler+0x194>
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	0a9b      	lsrs	r3, r3, #10
 8003764:	f003 0301 	and.w	r3, r3, #1
 8003768:	2b00      	cmp	r3, #0
 800376a:	d009      	beq.n	8003780 <HAL_I2C_EV_IRQHandler+0x194>
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	089b      	lsrs	r3, r3, #2
 8003770:	f003 0301 	and.w	r3, r3, #1
 8003774:	2b00      	cmp	r3, #0
 8003776:	d103      	bne.n	8003780 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003778:	6878      	ldr	r0, [r7, #4]
 800377a:	f000 fb4d 	bl	8003e18 <I2C_MasterReceive_RXNE>
 800377e:	e011      	b.n	80037a4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	089b      	lsrs	r3, r3, #2
 8003784:	f003 0301 	and.w	r3, r3, #1
 8003788:	2b00      	cmp	r3, #0
 800378a:	f000 809a 	beq.w	80038c2 <HAL_I2C_EV_IRQHandler+0x2d6>
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	0a5b      	lsrs	r3, r3, #9
 8003792:	f003 0301 	and.w	r3, r3, #1
 8003796:	2b00      	cmp	r3, #0
 8003798:	f000 8093 	beq.w	80038c2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	f000 fc03 	bl	8003fa8 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80037a2:	e08e      	b.n	80038c2 <HAL_I2C_EV_IRQHandler+0x2d6>
 80037a4:	e08d      	b.n	80038c2 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d004      	beq.n	80037b8 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	695b      	ldr	r3, [r3, #20]
 80037b4:	61fb      	str	r3, [r7, #28]
 80037b6:	e007      	b.n	80037c8 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	699b      	ldr	r3, [r3, #24]
 80037be:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	695b      	ldr	r3, [r3, #20]
 80037c6:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80037c8:	69fb      	ldr	r3, [r7, #28]
 80037ca:	085b      	lsrs	r3, r3, #1
 80037cc:	f003 0301 	and.w	r3, r3, #1
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d012      	beq.n	80037fa <HAL_I2C_EV_IRQHandler+0x20e>
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	0a5b      	lsrs	r3, r3, #9
 80037d8:	f003 0301 	and.w	r3, r3, #1
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d00c      	beq.n	80037fa <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d003      	beq.n	80037f0 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	699b      	ldr	r3, [r3, #24]
 80037ee:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80037f0:	69b9      	ldr	r1, [r7, #24]
 80037f2:	6878      	ldr	r0, [r7, #4]
 80037f4:	f000 ffce 	bl	8004794 <I2C_Slave_ADDR>
 80037f8:	e066      	b.n	80038c8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80037fa:	69fb      	ldr	r3, [r7, #28]
 80037fc:	091b      	lsrs	r3, r3, #4
 80037fe:	f003 0301 	and.w	r3, r3, #1
 8003802:	2b00      	cmp	r3, #0
 8003804:	d009      	beq.n	800381a <HAL_I2C_EV_IRQHandler+0x22e>
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	0a5b      	lsrs	r3, r3, #9
 800380a:	f003 0301 	and.w	r3, r3, #1
 800380e:	2b00      	cmp	r3, #0
 8003810:	d003      	beq.n	800381a <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f001 f808 	bl	8004828 <I2C_Slave_STOPF>
 8003818:	e056      	b.n	80038c8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800381a:	7bbb      	ldrb	r3, [r7, #14]
 800381c:	2b21      	cmp	r3, #33	@ 0x21
 800381e:	d002      	beq.n	8003826 <HAL_I2C_EV_IRQHandler+0x23a>
 8003820:	7bbb      	ldrb	r3, [r7, #14]
 8003822:	2b29      	cmp	r3, #41	@ 0x29
 8003824:	d125      	bne.n	8003872 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003826:	69fb      	ldr	r3, [r7, #28]
 8003828:	09db      	lsrs	r3, r3, #7
 800382a:	f003 0301 	and.w	r3, r3, #1
 800382e:	2b00      	cmp	r3, #0
 8003830:	d00f      	beq.n	8003852 <HAL_I2C_EV_IRQHandler+0x266>
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	0a9b      	lsrs	r3, r3, #10
 8003836:	f003 0301 	and.w	r3, r3, #1
 800383a:	2b00      	cmp	r3, #0
 800383c:	d009      	beq.n	8003852 <HAL_I2C_EV_IRQHandler+0x266>
 800383e:	69fb      	ldr	r3, [r7, #28]
 8003840:	089b      	lsrs	r3, r3, #2
 8003842:	f003 0301 	and.w	r3, r3, #1
 8003846:	2b00      	cmp	r3, #0
 8003848:	d103      	bne.n	8003852 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	f000 fee6 	bl	800461c <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003850:	e039      	b.n	80038c6 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003852:	69fb      	ldr	r3, [r7, #28]
 8003854:	089b      	lsrs	r3, r3, #2
 8003856:	f003 0301 	and.w	r3, r3, #1
 800385a:	2b00      	cmp	r3, #0
 800385c:	d033      	beq.n	80038c6 <HAL_I2C_EV_IRQHandler+0x2da>
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	0a5b      	lsrs	r3, r3, #9
 8003862:	f003 0301 	and.w	r3, r3, #1
 8003866:	2b00      	cmp	r3, #0
 8003868:	d02d      	beq.n	80038c6 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800386a:	6878      	ldr	r0, [r7, #4]
 800386c:	f000 ff13 	bl	8004696 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003870:	e029      	b.n	80038c6 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003872:	69fb      	ldr	r3, [r7, #28]
 8003874:	099b      	lsrs	r3, r3, #6
 8003876:	f003 0301 	and.w	r3, r3, #1
 800387a:	2b00      	cmp	r3, #0
 800387c:	d00f      	beq.n	800389e <HAL_I2C_EV_IRQHandler+0x2b2>
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	0a9b      	lsrs	r3, r3, #10
 8003882:	f003 0301 	and.w	r3, r3, #1
 8003886:	2b00      	cmp	r3, #0
 8003888:	d009      	beq.n	800389e <HAL_I2C_EV_IRQHandler+0x2b2>
 800388a:	69fb      	ldr	r3, [r7, #28]
 800388c:	089b      	lsrs	r3, r3, #2
 800388e:	f003 0301 	and.w	r3, r3, #1
 8003892:	2b00      	cmp	r3, #0
 8003894:	d103      	bne.n	800389e <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003896:	6878      	ldr	r0, [r7, #4]
 8003898:	f000 ff1d 	bl	80046d6 <I2C_SlaveReceive_RXNE>
 800389c:	e014      	b.n	80038c8 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800389e:	69fb      	ldr	r3, [r7, #28]
 80038a0:	089b      	lsrs	r3, r3, #2
 80038a2:	f003 0301 	and.w	r3, r3, #1
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d00e      	beq.n	80038c8 <HAL_I2C_EV_IRQHandler+0x2dc>
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	0a5b      	lsrs	r3, r3, #9
 80038ae:	f003 0301 	and.w	r3, r3, #1
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d008      	beq.n	80038c8 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	f000 ff4b 	bl	8004752 <I2C_SlaveReceive_BTF>
 80038bc:	e004      	b.n	80038c8 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80038be:	bf00      	nop
 80038c0:	e002      	b.n	80038c8 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80038c2:	bf00      	nop
 80038c4:	e000      	b.n	80038c8 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80038c6:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80038c8:	3720      	adds	r7, #32
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}

080038ce <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80038ce:	b580      	push	{r7, lr}
 80038d0:	b08a      	sub	sp, #40	@ 0x28
 80038d2:	af00      	add	r7, sp, #0
 80038d4:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	695b      	ldr	r3, [r3, #20]
 80038dc:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80038e6:	2300      	movs	r3, #0
 80038e8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80038f0:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80038f2:	6a3b      	ldr	r3, [r7, #32]
 80038f4:	0a1b      	lsrs	r3, r3, #8
 80038f6:	f003 0301 	and.w	r3, r3, #1
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d016      	beq.n	800392c <HAL_I2C_ER_IRQHandler+0x5e>
 80038fe:	69fb      	ldr	r3, [r7, #28]
 8003900:	0a1b      	lsrs	r3, r3, #8
 8003902:	f003 0301 	and.w	r3, r3, #1
 8003906:	2b00      	cmp	r3, #0
 8003908:	d010      	beq.n	800392c <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 800390a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800390c:	f043 0301 	orr.w	r3, r3, #1
 8003910:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800391a:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800392a:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800392c:	6a3b      	ldr	r3, [r7, #32]
 800392e:	0a5b      	lsrs	r3, r3, #9
 8003930:	f003 0301 	and.w	r3, r3, #1
 8003934:	2b00      	cmp	r3, #0
 8003936:	d00e      	beq.n	8003956 <HAL_I2C_ER_IRQHandler+0x88>
 8003938:	69fb      	ldr	r3, [r7, #28]
 800393a:	0a1b      	lsrs	r3, r3, #8
 800393c:	f003 0301 	and.w	r3, r3, #1
 8003940:	2b00      	cmp	r3, #0
 8003942:	d008      	beq.n	8003956 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003946:	f043 0302 	orr.w	r3, r3, #2
 800394a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8003954:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003956:	6a3b      	ldr	r3, [r7, #32]
 8003958:	0a9b      	lsrs	r3, r3, #10
 800395a:	f003 0301 	and.w	r3, r3, #1
 800395e:	2b00      	cmp	r3, #0
 8003960:	d03f      	beq.n	80039e2 <HAL_I2C_ER_IRQHandler+0x114>
 8003962:	69fb      	ldr	r3, [r7, #28]
 8003964:	0a1b      	lsrs	r3, r3, #8
 8003966:	f003 0301 	and.w	r3, r3, #1
 800396a:	2b00      	cmp	r3, #0
 800396c:	d039      	beq.n	80039e2 <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 800396e:	7efb      	ldrb	r3, [r7, #27]
 8003970:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003976:	b29b      	uxth	r3, r3
 8003978:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003980:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003986:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003988:	7ebb      	ldrb	r3, [r7, #26]
 800398a:	2b20      	cmp	r3, #32
 800398c:	d112      	bne.n	80039b4 <HAL_I2C_ER_IRQHandler+0xe6>
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d10f      	bne.n	80039b4 <HAL_I2C_ER_IRQHandler+0xe6>
 8003994:	7cfb      	ldrb	r3, [r7, #19]
 8003996:	2b21      	cmp	r3, #33	@ 0x21
 8003998:	d008      	beq.n	80039ac <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800399a:	7cfb      	ldrb	r3, [r7, #19]
 800399c:	2b29      	cmp	r3, #41	@ 0x29
 800399e:	d005      	beq.n	80039ac <HAL_I2C_ER_IRQHandler+0xde>
 80039a0:	7cfb      	ldrb	r3, [r7, #19]
 80039a2:	2b28      	cmp	r3, #40	@ 0x28
 80039a4:	d106      	bne.n	80039b4 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2b21      	cmp	r3, #33	@ 0x21
 80039aa:	d103      	bne.n	80039b4 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 80039ac:	6878      	ldr	r0, [r7, #4]
 80039ae:	f001 f86b 	bl	8004a88 <I2C_Slave_AF>
 80039b2:	e016      	b.n	80039e2 <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80039bc:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80039be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039c0:	f043 0304 	orr.w	r3, r3, #4
 80039c4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80039c6:	7efb      	ldrb	r3, [r7, #27]
 80039c8:	2b10      	cmp	r3, #16
 80039ca:	d002      	beq.n	80039d2 <HAL_I2C_ER_IRQHandler+0x104>
 80039cc:	7efb      	ldrb	r3, [r7, #27]
 80039ce:	2b40      	cmp	r3, #64	@ 0x40
 80039d0:	d107      	bne.n	80039e2 <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039e0:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80039e2:	6a3b      	ldr	r3, [r7, #32]
 80039e4:	0adb      	lsrs	r3, r3, #11
 80039e6:	f003 0301 	and.w	r3, r3, #1
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d00e      	beq.n	8003a0c <HAL_I2C_ER_IRQHandler+0x13e>
 80039ee:	69fb      	ldr	r3, [r7, #28]
 80039f0:	0a1b      	lsrs	r3, r3, #8
 80039f2:	f003 0301 	and.w	r3, r3, #1
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d008      	beq.n	8003a0c <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80039fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039fc:	f043 0308 	orr.w	r3, r3, #8
 8003a00:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8003a0a:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d008      	beq.n	8003a24 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a18:	431a      	orrs	r2, r3
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8003a1e:	6878      	ldr	r0, [r7, #4]
 8003a20:	f001 f8a6 	bl	8004b70 <I2C_ITError>
  }
}
 8003a24:	bf00      	nop
 8003a26:	3728      	adds	r7, #40	@ 0x28
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}

08003a2c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b083      	sub	sp, #12
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003a34:	bf00      	nop
 8003a36:	370c      	adds	r7, #12
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bc80      	pop	{r7}
 8003a3c:	4770      	bx	lr

08003a3e <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003a3e:	b480      	push	{r7}
 8003a40:	b083      	sub	sp, #12
 8003a42:	af00      	add	r7, sp, #0
 8003a44:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003a46:	bf00      	nop
 8003a48:	370c      	adds	r7, #12
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bc80      	pop	{r7}
 8003a4e:	4770      	bx	lr

08003a50 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b083      	sub	sp, #12
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003a58:	bf00      	nop
 8003a5a:	370c      	adds	r7, #12
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bc80      	pop	{r7}
 8003a60:	4770      	bx	lr

08003a62 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003a62:	b480      	push	{r7}
 8003a64:	b083      	sub	sp, #12
 8003a66:	af00      	add	r7, sp, #0
 8003a68:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003a6a:	bf00      	nop
 8003a6c:	370c      	adds	r7, #12
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bc80      	pop	{r7}
 8003a72:	4770      	bx	lr

08003a74 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b083      	sub	sp, #12
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
 8003a7c:	460b      	mov	r3, r1
 8003a7e:	70fb      	strb	r3, [r7, #3]
 8003a80:	4613      	mov	r3, r2
 8003a82:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003a84:	bf00      	nop
 8003a86:	370c      	adds	r7, #12
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bc80      	pop	{r7}
 8003a8c:	4770      	bx	lr

08003a8e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003a8e:	b480      	push	{r7}
 8003a90:	b083      	sub	sp, #12
 8003a92:	af00      	add	r7, sp, #0
 8003a94:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003a96:	bf00      	nop
 8003a98:	370c      	adds	r7, #12
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bc80      	pop	{r7}
 8003a9e:	4770      	bx	lr

08003aa0 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b083      	sub	sp, #12
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003aa8:	bf00      	nop
 8003aaa:	370c      	adds	r7, #12
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bc80      	pop	{r7}
 8003ab0:	4770      	bx	lr

08003ab2 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ab2:	b480      	push	{r7}
 8003ab4:	b083      	sub	sp, #12
 8003ab6:	af00      	add	r7, sp, #0
 8003ab8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003aba:	bf00      	nop
 8003abc:	370c      	adds	r7, #12
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bc80      	pop	{r7}
 8003ac2:	4770      	bx	lr

08003ac4 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b084      	sub	sp, #16
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ad2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003ada:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ae0:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d150      	bne.n	8003b8c <I2C_MasterTransmit_TXE+0xc8>
 8003aea:	7bfb      	ldrb	r3, [r7, #15]
 8003aec:	2b21      	cmp	r3, #33	@ 0x21
 8003aee:	d14d      	bne.n	8003b8c <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	2b08      	cmp	r3, #8
 8003af4:	d01d      	beq.n	8003b32 <I2C_MasterTransmit_TXE+0x6e>
 8003af6:	68bb      	ldr	r3, [r7, #8]
 8003af8:	2b20      	cmp	r3, #32
 8003afa:	d01a      	beq.n	8003b32 <I2C_MasterTransmit_TXE+0x6e>
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003b02:	d016      	beq.n	8003b32 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	685a      	ldr	r2, [r3, #4]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003b12:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2211      	movs	r2, #17
 8003b18:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2220      	movs	r2, #32
 8003b26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003b2a:	6878      	ldr	r0, [r7, #4]
 8003b2c:	f7ff ff7e 	bl	8003a2c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003b30:	e060      	b.n	8003bf4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	685a      	ldr	r2, [r3, #4]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003b40:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b50:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2200      	movs	r2, #0
 8003b56:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2220      	movs	r2, #32
 8003b5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	2b40      	cmp	r3, #64	@ 0x40
 8003b6a:	d107      	bne.n	8003b7c <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003b74:	6878      	ldr	r0, [r7, #4]
 8003b76:	f7fc ff5b 	bl	8000a30 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003b7a:	e03b      	b.n	8003bf4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003b84:	6878      	ldr	r0, [r7, #4]
 8003b86:	f7ff ff51 	bl	8003a2c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003b8a:	e033      	b.n	8003bf4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003b8c:	7bfb      	ldrb	r3, [r7, #15]
 8003b8e:	2b21      	cmp	r3, #33	@ 0x21
 8003b90:	d005      	beq.n	8003b9e <I2C_MasterTransmit_TXE+0xda>
 8003b92:	7bbb      	ldrb	r3, [r7, #14]
 8003b94:	2b40      	cmp	r3, #64	@ 0x40
 8003b96:	d12d      	bne.n	8003bf4 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003b98:	7bfb      	ldrb	r3, [r7, #15]
 8003b9a:	2b22      	cmp	r3, #34	@ 0x22
 8003b9c:	d12a      	bne.n	8003bf4 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ba2:	b29b      	uxth	r3, r3
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d108      	bne.n	8003bba <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	685a      	ldr	r2, [r3, #4]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bb6:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003bb8:	e01c      	b.n	8003bf4 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	2b40      	cmp	r3, #64	@ 0x40
 8003bc4:	d103      	bne.n	8003bce <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003bc6:	6878      	ldr	r0, [r7, #4]
 8003bc8:	f000 f88e 	bl	8003ce8 <I2C_MemoryTransmit_TXE_BTF>
}
 8003bcc:	e012      	b.n	8003bf4 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd2:	781a      	ldrb	r2, [r3, #0]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bde:	1c5a      	adds	r2, r3, #1
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003be8:	b29b      	uxth	r3, r3
 8003bea:	3b01      	subs	r3, #1
 8003bec:	b29a      	uxth	r2, r3
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003bf2:	e7ff      	b.n	8003bf4 <I2C_MasterTransmit_TXE+0x130>
 8003bf4:	bf00      	nop
 8003bf6:	3710      	adds	r7, #16
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bd80      	pop	{r7, pc}

08003bfc <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b084      	sub	sp, #16
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c08:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2b21      	cmp	r3, #33	@ 0x21
 8003c14:	d164      	bne.n	8003ce0 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c1a:	b29b      	uxth	r3, r3
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d012      	beq.n	8003c46 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c24:	781a      	ldrb	r2, [r3, #0]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c30:	1c5a      	adds	r2, r3, #1
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	3b01      	subs	r3, #1
 8003c3e:	b29a      	uxth	r2, r3
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003c44:	e04c      	b.n	8003ce0 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2b08      	cmp	r3, #8
 8003c4a:	d01d      	beq.n	8003c88 <I2C_MasterTransmit_BTF+0x8c>
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2b20      	cmp	r3, #32
 8003c50:	d01a      	beq.n	8003c88 <I2C_MasterTransmit_BTF+0x8c>
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003c58:	d016      	beq.n	8003c88 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	685a      	ldr	r2, [r3, #4]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003c68:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2211      	movs	r2, #17
 8003c6e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2200      	movs	r2, #0
 8003c74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2220      	movs	r2, #32
 8003c7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003c80:	6878      	ldr	r0, [r7, #4]
 8003c82:	f7ff fed3 	bl	8003a2c <HAL_I2C_MasterTxCpltCallback>
}
 8003c86:	e02b      	b.n	8003ce0 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	685a      	ldr	r2, [r3, #4]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003c96:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ca6:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2200      	movs	r2, #0
 8003cac:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2220      	movs	r2, #32
 8003cb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	2b40      	cmp	r3, #64	@ 0x40
 8003cc0:	d107      	bne.n	8003cd2 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003cca:	6878      	ldr	r0, [r7, #4]
 8003ccc:	f7fc feb0 	bl	8000a30 <HAL_I2C_MemTxCpltCallback>
}
 8003cd0:	e006      	b.n	8003ce0 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003cda:	6878      	ldr	r0, [r7, #4]
 8003cdc:	f7ff fea6 	bl	8003a2c <HAL_I2C_MasterTxCpltCallback>
}
 8003ce0:	bf00      	nop
 8003ce2:	3710      	adds	r7, #16
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bd80      	pop	{r7, pc}

08003ce8 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b084      	sub	sp, #16
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cf6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d11d      	bne.n	8003d3c <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d10b      	bne.n	8003d20 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d0c:	b2da      	uxtb	r2, r3
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d18:	1c9a      	adds	r2, r3, #2
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8003d1e:	e077      	b.n	8003e10 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d24:	b29b      	uxth	r3, r3
 8003d26:	121b      	asrs	r3, r3, #8
 8003d28:	b2da      	uxtb	r2, r3
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d34:	1c5a      	adds	r2, r3, #1
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003d3a:	e069      	b.n	8003e10 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	d10b      	bne.n	8003d5c <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d48:	b2da      	uxtb	r2, r3
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d54:	1c5a      	adds	r2, r3, #1
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003d5a:	e059      	b.n	8003e10 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d60:	2b02      	cmp	r3, #2
 8003d62:	d152      	bne.n	8003e0a <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003d64:	7bfb      	ldrb	r3, [r7, #15]
 8003d66:	2b22      	cmp	r3, #34	@ 0x22
 8003d68:	d10d      	bne.n	8003d86 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d78:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d7e:	1c5a      	adds	r2, r3, #1
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003d84:	e044      	b.n	8003e10 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d8a:	b29b      	uxth	r3, r3
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d015      	beq.n	8003dbc <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003d90:	7bfb      	ldrb	r3, [r7, #15]
 8003d92:	2b21      	cmp	r3, #33	@ 0x21
 8003d94:	d112      	bne.n	8003dbc <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d9a:	781a      	ldrb	r2, [r3, #0]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003da6:	1c5a      	adds	r2, r3, #1
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003db0:	b29b      	uxth	r3, r3
 8003db2:	3b01      	subs	r3, #1
 8003db4:	b29a      	uxth	r2, r3
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003dba:	e029      	b.n	8003e10 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dc0:	b29b      	uxth	r3, r3
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d124      	bne.n	8003e10 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8003dc6:	7bfb      	ldrb	r3, [r7, #15]
 8003dc8:	2b21      	cmp	r3, #33	@ 0x21
 8003dca:	d121      	bne.n	8003e10 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	685a      	ldr	r2, [r3, #4]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003dda:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003dea:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2200      	movs	r2, #0
 8003df0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2220      	movs	r2, #32
 8003df6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	f7fc fe14 	bl	8000a30 <HAL_I2C_MemTxCpltCallback>
}
 8003e08:	e002      	b.n	8003e10 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f7ff f970 	bl	80030f0 <I2C_Flush_DR>
}
 8003e10:	bf00      	nop
 8003e12:	3710      	adds	r7, #16
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}

08003e18 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b084      	sub	sp, #16
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e26:	b2db      	uxtb	r3, r3
 8003e28:	2b22      	cmp	r3, #34	@ 0x22
 8003e2a:	f040 80b9 	bne.w	8003fa0 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e32:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e38:	b29b      	uxth	r3, r3
 8003e3a:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	2b03      	cmp	r3, #3
 8003e40:	d921      	bls.n	8003e86 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	691a      	ldr	r2, [r3, #16]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e4c:	b2d2      	uxtb	r2, r2
 8003e4e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e54:	1c5a      	adds	r2, r3, #1
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e5e:	b29b      	uxth	r3, r3
 8003e60:	3b01      	subs	r3, #1
 8003e62:	b29a      	uxth	r2, r3
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e6c:	b29b      	uxth	r3, r3
 8003e6e:	2b03      	cmp	r3, #3
 8003e70:	f040 8096 	bne.w	8003fa0 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	685a      	ldr	r2, [r3, #4]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e82:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003e84:	e08c      	b.n	8003fa0 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e8a:	2b02      	cmp	r3, #2
 8003e8c:	d07f      	beq.n	8003f8e <I2C_MasterReceive_RXNE+0x176>
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	2b01      	cmp	r3, #1
 8003e92:	d002      	beq.n	8003e9a <I2C_MasterReceive_RXNE+0x82>
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d179      	bne.n	8003f8e <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f001 fb98 	bl	80055d0 <I2C_WaitOnSTOPRequestThroughIT>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d14c      	bne.n	8003f40 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003eb4:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	685a      	ldr	r2, [r3, #4]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003ec4:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	691a      	ldr	r2, [r3, #16]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed0:	b2d2      	uxtb	r2, r2
 8003ed2:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed8:	1c5a      	adds	r2, r3, #1
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ee2:	b29b      	uxth	r3, r3
 8003ee4:	3b01      	subs	r3, #1
 8003ee6:	b29a      	uxth	r2, r3
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2220      	movs	r2, #32
 8003ef0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003efa:	b2db      	uxtb	r3, r3
 8003efc:	2b40      	cmp	r3, #64	@ 0x40
 8003efe:	d10a      	bne.n	8003f16 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2200      	movs	r2, #0
 8003f04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003f0e:	6878      	ldr	r0, [r7, #4]
 8003f10:	f7ff fdc6 	bl	8003aa0 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003f14:	e044      	b.n	8003fa0 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2b08      	cmp	r3, #8
 8003f22:	d002      	beq.n	8003f2a <I2C_MasterReceive_RXNE+0x112>
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2b20      	cmp	r3, #32
 8003f28:	d103      	bne.n	8003f32 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003f30:	e002      	b.n	8003f38 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2212      	movs	r2, #18
 8003f36:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003f38:	6878      	ldr	r0, [r7, #4]
 8003f3a:	f7ff fd80 	bl	8003a3e <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003f3e:	e02f      	b.n	8003fa0 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	685a      	ldr	r2, [r3, #4]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003f4e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	691a      	ldr	r2, [r3, #16]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f5a:	b2d2      	uxtb	r2, r2
 8003f5c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f62:	1c5a      	adds	r2, r3, #1
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f6c:	b29b      	uxth	r3, r3
 8003f6e:	3b01      	subs	r3, #1
 8003f70:	b29a      	uxth	r2, r3
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2220      	movs	r2, #32
 8003f7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2200      	movs	r2, #0
 8003f82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003f86:	6878      	ldr	r0, [r7, #4]
 8003f88:	f7fc fd7c 	bl	8000a84 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003f8c:	e008      	b.n	8003fa0 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	685a      	ldr	r2, [r3, #4]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f9c:	605a      	str	r2, [r3, #4]
}
 8003f9e:	e7ff      	b.n	8003fa0 <I2C_MasterReceive_RXNE+0x188>
 8003fa0:	bf00      	nop
 8003fa2:	3710      	adds	r7, #16
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}

08003fa8 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b084      	sub	sp, #16
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fb4:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fba:	b29b      	uxth	r3, r3
 8003fbc:	2b04      	cmp	r3, #4
 8003fbe:	d11b      	bne.n	8003ff8 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	685a      	ldr	r2, [r3, #4]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fce:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	691a      	ldr	r2, [r3, #16]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fda:	b2d2      	uxtb	r2, r2
 8003fdc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fe2:	1c5a      	adds	r2, r3, #1
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fec:	b29b      	uxth	r3, r3
 8003fee:	3b01      	subs	r3, #1
 8003ff0:	b29a      	uxth	r2, r3
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003ff6:	e0c4      	b.n	8004182 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ffc:	b29b      	uxth	r3, r3
 8003ffe:	2b03      	cmp	r3, #3
 8004000:	d129      	bne.n	8004056 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	685a      	ldr	r2, [r3, #4]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004010:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	2b04      	cmp	r3, #4
 8004016:	d00a      	beq.n	800402e <I2C_MasterReceive_BTF+0x86>
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	2b02      	cmp	r3, #2
 800401c:	d007      	beq.n	800402e <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800402c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	691a      	ldr	r2, [r3, #16]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004038:	b2d2      	uxtb	r2, r2
 800403a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004040:	1c5a      	adds	r2, r3, #1
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800404a:	b29b      	uxth	r3, r3
 800404c:	3b01      	subs	r3, #1
 800404e:	b29a      	uxth	r2, r3
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004054:	e095      	b.n	8004182 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800405a:	b29b      	uxth	r3, r3
 800405c:	2b02      	cmp	r3, #2
 800405e:	d17d      	bne.n	800415c <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2b01      	cmp	r3, #1
 8004064:	d002      	beq.n	800406c <I2C_MasterReceive_BTF+0xc4>
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2b10      	cmp	r3, #16
 800406a:	d108      	bne.n	800407e <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800407a:	601a      	str	r2, [r3, #0]
 800407c:	e016      	b.n	80040ac <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2b04      	cmp	r3, #4
 8004082:	d002      	beq.n	800408a <I2C_MasterReceive_BTF+0xe2>
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2b02      	cmp	r3, #2
 8004088:	d108      	bne.n	800409c <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004098:	601a      	str	r2, [r3, #0]
 800409a:	e007      	b.n	80040ac <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040aa:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	691a      	ldr	r2, [r3, #16]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040b6:	b2d2      	uxtb	r2, r2
 80040b8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040be:	1c5a      	adds	r2, r3, #1
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040c8:	b29b      	uxth	r3, r3
 80040ca:	3b01      	subs	r3, #1
 80040cc:	b29a      	uxth	r2, r3
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	691a      	ldr	r2, [r3, #16]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040dc:	b2d2      	uxtb	r2, r2
 80040de:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040e4:	1c5a      	adds	r2, r3, #1
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040ee:	b29b      	uxth	r3, r3
 80040f0:	3b01      	subs	r3, #1
 80040f2:	b29a      	uxth	r2, r3
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	685a      	ldr	r2, [r3, #4]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004106:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2220      	movs	r2, #32
 800410c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004116:	b2db      	uxtb	r3, r3
 8004118:	2b40      	cmp	r3, #64	@ 0x40
 800411a:	d10a      	bne.n	8004132 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2200      	movs	r2, #0
 8004120:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2200      	movs	r2, #0
 8004128:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f7ff fcb8 	bl	8003aa0 <HAL_I2C_MemRxCpltCallback>
}
 8004130:	e027      	b.n	8004182 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2200      	movs	r2, #0
 8004136:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2b08      	cmp	r3, #8
 800413e:	d002      	beq.n	8004146 <I2C_MasterReceive_BTF+0x19e>
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	2b20      	cmp	r3, #32
 8004144:	d103      	bne.n	800414e <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2200      	movs	r2, #0
 800414a:	631a      	str	r2, [r3, #48]	@ 0x30
 800414c:	e002      	b.n	8004154 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2212      	movs	r2, #18
 8004152:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004154:	6878      	ldr	r0, [r7, #4]
 8004156:	f7ff fc72 	bl	8003a3e <HAL_I2C_MasterRxCpltCallback>
}
 800415a:	e012      	b.n	8004182 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	691a      	ldr	r2, [r3, #16]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004166:	b2d2      	uxtb	r2, r2
 8004168:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800416e:	1c5a      	adds	r2, r3, #1
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004178:	b29b      	uxth	r3, r3
 800417a:	3b01      	subs	r3, #1
 800417c:	b29a      	uxth	r2, r3
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004182:	bf00      	nop
 8004184:	3710      	adds	r7, #16
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}

0800418a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800418a:	b480      	push	{r7}
 800418c:	b083      	sub	sp, #12
 800418e:	af00      	add	r7, sp, #0
 8004190:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004198:	b2db      	uxtb	r3, r3
 800419a:	2b40      	cmp	r3, #64	@ 0x40
 800419c:	d117      	bne.n	80041ce <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d109      	bne.n	80041ba <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041aa:	b2db      	uxtb	r3, r3
 80041ac:	461a      	mov	r2, r3
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80041b6:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80041b8:	e067      	b.n	800428a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041be:	b2db      	uxtb	r3, r3
 80041c0:	f043 0301 	orr.w	r3, r3, #1
 80041c4:	b2da      	uxtb	r2, r3
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	611a      	str	r2, [r3, #16]
}
 80041cc:	e05d      	b.n	800428a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	691b      	ldr	r3, [r3, #16]
 80041d2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80041d6:	d133      	bne.n	8004240 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041de:	b2db      	uxtb	r3, r3
 80041e0:	2b21      	cmp	r3, #33	@ 0x21
 80041e2:	d109      	bne.n	80041f8 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041e8:	b2db      	uxtb	r3, r3
 80041ea:	461a      	mov	r2, r3
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80041f4:	611a      	str	r2, [r3, #16]
 80041f6:	e008      	b.n	800420a <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041fc:	b2db      	uxtb	r3, r3
 80041fe:	f043 0301 	orr.w	r3, r3, #1
 8004202:	b2da      	uxtb	r2, r3
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800420e:	2b00      	cmp	r3, #0
 8004210:	d004      	beq.n	800421c <I2C_Master_SB+0x92>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004218:	2b00      	cmp	r3, #0
 800421a:	d108      	bne.n	800422e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004220:	2b00      	cmp	r3, #0
 8004222:	d032      	beq.n	800428a <I2C_Master_SB+0x100>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004228:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800422a:	2b00      	cmp	r3, #0
 800422c:	d02d      	beq.n	800428a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	685a      	ldr	r2, [r3, #4]
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800423c:	605a      	str	r2, [r3, #4]
}
 800423e:	e024      	b.n	800428a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004244:	2b00      	cmp	r3, #0
 8004246:	d10e      	bne.n	8004266 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800424c:	b29b      	uxth	r3, r3
 800424e:	11db      	asrs	r3, r3, #7
 8004250:	b2db      	uxtb	r3, r3
 8004252:	f003 0306 	and.w	r3, r3, #6
 8004256:	b2db      	uxtb	r3, r3
 8004258:	f063 030f 	orn	r3, r3, #15
 800425c:	b2da      	uxtb	r2, r3
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	611a      	str	r2, [r3, #16]
}
 8004264:	e011      	b.n	800428a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800426a:	2b01      	cmp	r3, #1
 800426c:	d10d      	bne.n	800428a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004272:	b29b      	uxth	r3, r3
 8004274:	11db      	asrs	r3, r3, #7
 8004276:	b2db      	uxtb	r3, r3
 8004278:	f003 0306 	and.w	r3, r3, #6
 800427c:	b2db      	uxtb	r3, r3
 800427e:	f063 030e 	orn	r3, r3, #14
 8004282:	b2da      	uxtb	r2, r3
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	611a      	str	r2, [r3, #16]
}
 800428a:	bf00      	nop
 800428c:	370c      	adds	r7, #12
 800428e:	46bd      	mov	sp, r7
 8004290:	bc80      	pop	{r7}
 8004292:	4770      	bx	lr

08004294 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004294:	b480      	push	{r7}
 8004296:	b083      	sub	sp, #12
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042a0:	b2da      	uxtb	r2, r3
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d004      	beq.n	80042ba <I2C_Master_ADD10+0x26>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d108      	bne.n	80042cc <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d00c      	beq.n	80042dc <I2C_Master_ADD10+0x48>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d007      	beq.n	80042dc <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	685a      	ldr	r2, [r3, #4]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80042da:	605a      	str	r2, [r3, #4]
  }
}
 80042dc:	bf00      	nop
 80042de:	370c      	adds	r7, #12
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bc80      	pop	{r7}
 80042e4:	4770      	bx	lr

080042e6 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80042e6:	b480      	push	{r7}
 80042e8:	b091      	sub	sp, #68	@ 0x44
 80042ea:	af00      	add	r7, sp, #0
 80042ec:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80042f4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042fc:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004302:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800430a:	b2db      	uxtb	r3, r3
 800430c:	2b22      	cmp	r3, #34	@ 0x22
 800430e:	f040 8174 	bne.w	80045fa <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004316:	2b00      	cmp	r3, #0
 8004318:	d10f      	bne.n	800433a <I2C_Master_ADDR+0x54>
 800431a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800431e:	2b40      	cmp	r3, #64	@ 0x40
 8004320:	d10b      	bne.n	800433a <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004322:	2300      	movs	r3, #0
 8004324:	633b      	str	r3, [r7, #48]	@ 0x30
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	695b      	ldr	r3, [r3, #20]
 800432c:	633b      	str	r3, [r7, #48]	@ 0x30
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	699b      	ldr	r3, [r3, #24]
 8004334:	633b      	str	r3, [r7, #48]	@ 0x30
 8004336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004338:	e16b      	b.n	8004612 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800433e:	2b00      	cmp	r3, #0
 8004340:	d11d      	bne.n	800437e <I2C_Master_ADDR+0x98>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	691b      	ldr	r3, [r3, #16]
 8004346:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800434a:	d118      	bne.n	800437e <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800434c:	2300      	movs	r3, #0
 800434e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	695b      	ldr	r3, [r3, #20]
 8004356:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	699b      	ldr	r3, [r3, #24]
 800435e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004370:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004376:	1c5a      	adds	r2, r3, #1
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	651a      	str	r2, [r3, #80]	@ 0x50
 800437c:	e149      	b.n	8004612 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004382:	b29b      	uxth	r3, r3
 8004384:	2b00      	cmp	r3, #0
 8004386:	d113      	bne.n	80043b0 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004388:	2300      	movs	r3, #0
 800438a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	695b      	ldr	r3, [r3, #20]
 8004392:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	699b      	ldr	r3, [r3, #24]
 800439a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800439c:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	681a      	ldr	r2, [r3, #0]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043ac:	601a      	str	r2, [r3, #0]
 80043ae:	e120      	b.n	80045f2 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043b4:	b29b      	uxth	r3, r3
 80043b6:	2b01      	cmp	r3, #1
 80043b8:	f040 808a 	bne.w	80044d0 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80043bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043be:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80043c2:	d137      	bne.n	8004434 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043d2:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043e2:	d113      	bne.n	800440c <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	681a      	ldr	r2, [r3, #0]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043f2:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043f4:	2300      	movs	r3, #0
 80043f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	695b      	ldr	r3, [r3, #20]
 80043fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	699b      	ldr	r3, [r3, #24]
 8004406:	627b      	str	r3, [r7, #36]	@ 0x24
 8004408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800440a:	e0f2      	b.n	80045f2 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800440c:	2300      	movs	r3, #0
 800440e:	623b      	str	r3, [r7, #32]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	695b      	ldr	r3, [r3, #20]
 8004416:	623b      	str	r3, [r7, #32]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	699b      	ldr	r3, [r3, #24]
 800441e:	623b      	str	r3, [r7, #32]
 8004420:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004430:	601a      	str	r2, [r3, #0]
 8004432:	e0de      	b.n	80045f2 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004434:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004436:	2b08      	cmp	r3, #8
 8004438:	d02e      	beq.n	8004498 <I2C_Master_ADDR+0x1b2>
 800443a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800443c:	2b20      	cmp	r3, #32
 800443e:	d02b      	beq.n	8004498 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004440:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004442:	2b12      	cmp	r3, #18
 8004444:	d102      	bne.n	800444c <I2C_Master_ADDR+0x166>
 8004446:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004448:	2b01      	cmp	r3, #1
 800444a:	d125      	bne.n	8004498 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800444c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800444e:	2b04      	cmp	r3, #4
 8004450:	d00e      	beq.n	8004470 <I2C_Master_ADDR+0x18a>
 8004452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004454:	2b02      	cmp	r3, #2
 8004456:	d00b      	beq.n	8004470 <I2C_Master_ADDR+0x18a>
 8004458:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800445a:	2b10      	cmp	r3, #16
 800445c:	d008      	beq.n	8004470 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800446c:	601a      	str	r2, [r3, #0]
 800446e:	e007      	b.n	8004480 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	681a      	ldr	r2, [r3, #0]
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800447e:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004480:	2300      	movs	r3, #0
 8004482:	61fb      	str	r3, [r7, #28]
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	695b      	ldr	r3, [r3, #20]
 800448a:	61fb      	str	r3, [r7, #28]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	699b      	ldr	r3, [r3, #24]
 8004492:	61fb      	str	r3, [r7, #28]
 8004494:	69fb      	ldr	r3, [r7, #28]
 8004496:	e0ac      	b.n	80045f2 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	681a      	ldr	r2, [r3, #0]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044a6:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044a8:	2300      	movs	r3, #0
 80044aa:	61bb      	str	r3, [r7, #24]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	695b      	ldr	r3, [r3, #20]
 80044b2:	61bb      	str	r3, [r7, #24]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	699b      	ldr	r3, [r3, #24]
 80044ba:	61bb      	str	r3, [r7, #24]
 80044bc:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	681a      	ldr	r2, [r3, #0]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044cc:	601a      	str	r2, [r3, #0]
 80044ce:	e090      	b.n	80045f2 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044d4:	b29b      	uxth	r3, r3
 80044d6:	2b02      	cmp	r3, #2
 80044d8:	d158      	bne.n	800458c <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80044da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044dc:	2b04      	cmp	r3, #4
 80044de:	d021      	beq.n	8004524 <I2C_Master_ADDR+0x23e>
 80044e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044e2:	2b02      	cmp	r3, #2
 80044e4:	d01e      	beq.n	8004524 <I2C_Master_ADDR+0x23e>
 80044e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044e8:	2b10      	cmp	r3, #16
 80044ea:	d01b      	beq.n	8004524 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80044fa:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044fc:	2300      	movs	r3, #0
 80044fe:	617b      	str	r3, [r7, #20]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	695b      	ldr	r3, [r3, #20]
 8004506:	617b      	str	r3, [r7, #20]
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	699b      	ldr	r3, [r3, #24]
 800450e:	617b      	str	r3, [r7, #20]
 8004510:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004520:	601a      	str	r2, [r3, #0]
 8004522:	e012      	b.n	800454a <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	681a      	ldr	r2, [r3, #0]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004532:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004534:	2300      	movs	r3, #0
 8004536:	613b      	str	r3, [r7, #16]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	695b      	ldr	r3, [r3, #20]
 800453e:	613b      	str	r3, [r7, #16]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	699b      	ldr	r3, [r3, #24]
 8004546:	613b      	str	r3, [r7, #16]
 8004548:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004554:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004558:	d14b      	bne.n	80045f2 <I2C_Master_ADDR+0x30c>
 800455a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800455c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004560:	d00b      	beq.n	800457a <I2C_Master_ADDR+0x294>
 8004562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004564:	2b01      	cmp	r3, #1
 8004566:	d008      	beq.n	800457a <I2C_Master_ADDR+0x294>
 8004568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800456a:	2b08      	cmp	r3, #8
 800456c:	d005      	beq.n	800457a <I2C_Master_ADDR+0x294>
 800456e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004570:	2b10      	cmp	r3, #16
 8004572:	d002      	beq.n	800457a <I2C_Master_ADDR+0x294>
 8004574:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004576:	2b20      	cmp	r3, #32
 8004578:	d13b      	bne.n	80045f2 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	685a      	ldr	r2, [r3, #4]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004588:	605a      	str	r2, [r3, #4]
 800458a:	e032      	b.n	80045f2 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800459a:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045a6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045aa:	d117      	bne.n	80045dc <I2C_Master_ADDR+0x2f6>
 80045ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045ae:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80045b2:	d00b      	beq.n	80045cc <I2C_Master_ADDR+0x2e6>
 80045b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	d008      	beq.n	80045cc <I2C_Master_ADDR+0x2e6>
 80045ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045bc:	2b08      	cmp	r3, #8
 80045be:	d005      	beq.n	80045cc <I2C_Master_ADDR+0x2e6>
 80045c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045c2:	2b10      	cmp	r3, #16
 80045c4:	d002      	beq.n	80045cc <I2C_Master_ADDR+0x2e6>
 80045c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045c8:	2b20      	cmp	r3, #32
 80045ca:	d107      	bne.n	80045dc <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	685a      	ldr	r2, [r3, #4]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80045da:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045dc:	2300      	movs	r3, #0
 80045de:	60fb      	str	r3, [r7, #12]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	695b      	ldr	r3, [r3, #20]
 80045e6:	60fb      	str	r3, [r7, #12]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	699b      	ldr	r3, [r3, #24]
 80045ee:	60fb      	str	r3, [r7, #12]
 80045f0:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2200      	movs	r2, #0
 80045f6:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80045f8:	e00b      	b.n	8004612 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045fa:	2300      	movs	r3, #0
 80045fc:	60bb      	str	r3, [r7, #8]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	695b      	ldr	r3, [r3, #20]
 8004604:	60bb      	str	r3, [r7, #8]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	699b      	ldr	r3, [r3, #24]
 800460c:	60bb      	str	r3, [r7, #8]
 800460e:	68bb      	ldr	r3, [r7, #8]
}
 8004610:	e7ff      	b.n	8004612 <I2C_Master_ADDR+0x32c>
 8004612:	bf00      	nop
 8004614:	3744      	adds	r7, #68	@ 0x44
 8004616:	46bd      	mov	sp, r7
 8004618:	bc80      	pop	{r7}
 800461a:	4770      	bx	lr

0800461c <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b084      	sub	sp, #16
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800462a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004630:	b29b      	uxth	r3, r3
 8004632:	2b00      	cmp	r3, #0
 8004634:	d02b      	beq.n	800468e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800463a:	781a      	ldrb	r2, [r3, #0]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004646:	1c5a      	adds	r2, r3, #1
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004650:	b29b      	uxth	r3, r3
 8004652:	3b01      	subs	r3, #1
 8004654:	b29a      	uxth	r2, r3
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800465e:	b29b      	uxth	r3, r3
 8004660:	2b00      	cmp	r3, #0
 8004662:	d114      	bne.n	800468e <I2C_SlaveTransmit_TXE+0x72>
 8004664:	7bfb      	ldrb	r3, [r7, #15]
 8004666:	2b29      	cmp	r3, #41	@ 0x29
 8004668:	d111      	bne.n	800468e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	685a      	ldr	r2, [r3, #4]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004678:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2221      	movs	r2, #33	@ 0x21
 800467e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2228      	movs	r2, #40	@ 0x28
 8004684:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004688:	6878      	ldr	r0, [r7, #4]
 800468a:	f7ff f9e1 	bl	8003a50 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800468e:	bf00      	nop
 8004690:	3710      	adds	r7, #16
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}

08004696 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004696:	b480      	push	{r7}
 8004698:	b083      	sub	sp, #12
 800469a:	af00      	add	r7, sp, #0
 800469c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046a2:	b29b      	uxth	r3, r3
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d011      	beq.n	80046cc <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ac:	781a      	ldrb	r2, [r3, #0]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b8:	1c5a      	adds	r2, r3, #1
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046c2:	b29b      	uxth	r3, r3
 80046c4:	3b01      	subs	r3, #1
 80046c6:	b29a      	uxth	r2, r3
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80046cc:	bf00      	nop
 80046ce:	370c      	adds	r7, #12
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bc80      	pop	{r7}
 80046d4:	4770      	bx	lr

080046d6 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80046d6:	b580      	push	{r7, lr}
 80046d8:	b084      	sub	sp, #16
 80046da:	af00      	add	r7, sp, #0
 80046dc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046e4:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046ea:	b29b      	uxth	r3, r3
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d02c      	beq.n	800474a <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	691a      	ldr	r2, [r3, #16]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046fa:	b2d2      	uxtb	r2, r2
 80046fc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004702:	1c5a      	adds	r2, r3, #1
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800470c:	b29b      	uxth	r3, r3
 800470e:	3b01      	subs	r3, #1
 8004710:	b29a      	uxth	r2, r3
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800471a:	b29b      	uxth	r3, r3
 800471c:	2b00      	cmp	r3, #0
 800471e:	d114      	bne.n	800474a <I2C_SlaveReceive_RXNE+0x74>
 8004720:	7bfb      	ldrb	r3, [r7, #15]
 8004722:	2b2a      	cmp	r3, #42	@ 0x2a
 8004724:	d111      	bne.n	800474a <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	685a      	ldr	r2, [r3, #4]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004734:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2222      	movs	r2, #34	@ 0x22
 800473a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2228      	movs	r2, #40	@ 0x28
 8004740:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004744:	6878      	ldr	r0, [r7, #4]
 8004746:	f7ff f98c 	bl	8003a62 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800474a:	bf00      	nop
 800474c:	3710      	adds	r7, #16
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}

08004752 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004752:	b480      	push	{r7}
 8004754:	b083      	sub	sp, #12
 8004756:	af00      	add	r7, sp, #0
 8004758:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800475e:	b29b      	uxth	r3, r3
 8004760:	2b00      	cmp	r3, #0
 8004762:	d012      	beq.n	800478a <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	691a      	ldr	r2, [r3, #16]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800476e:	b2d2      	uxtb	r2, r2
 8004770:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004776:	1c5a      	adds	r2, r3, #1
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004780:	b29b      	uxth	r3, r3
 8004782:	3b01      	subs	r3, #1
 8004784:	b29a      	uxth	r2, r3
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800478a:	bf00      	nop
 800478c:	370c      	adds	r7, #12
 800478e:	46bd      	mov	sp, r7
 8004790:	bc80      	pop	{r7}
 8004792:	4770      	bx	lr

08004794 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b084      	sub	sp, #16
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800479e:	2300      	movs	r3, #0
 80047a0:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047a8:	b2db      	uxtb	r3, r3
 80047aa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80047ae:	2b28      	cmp	r3, #40	@ 0x28
 80047b0:	d127      	bne.n	8004802 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	685a      	ldr	r2, [r3, #4]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047c0:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	089b      	lsrs	r3, r3, #2
 80047c6:	f003 0301 	and.w	r3, r3, #1
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d101      	bne.n	80047d2 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80047ce:	2301      	movs	r3, #1
 80047d0:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	09db      	lsrs	r3, r3, #7
 80047d6:	f003 0301 	and.w	r3, r3, #1
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d103      	bne.n	80047e6 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	68db      	ldr	r3, [r3, #12]
 80047e2:	81bb      	strh	r3, [r7, #12]
 80047e4:	e002      	b.n	80047ec <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	699b      	ldr	r3, [r3, #24]
 80047ea:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2200      	movs	r2, #0
 80047f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80047f4:	89ba      	ldrh	r2, [r7, #12]
 80047f6:	7bfb      	ldrb	r3, [r7, #15]
 80047f8:	4619      	mov	r1, r3
 80047fa:	6878      	ldr	r0, [r7, #4]
 80047fc:	f7ff f93a 	bl	8003a74 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004800:	e00e      	b.n	8004820 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004802:	2300      	movs	r3, #0
 8004804:	60bb      	str	r3, [r7, #8]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	695b      	ldr	r3, [r3, #20]
 800480c:	60bb      	str	r3, [r7, #8]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	699b      	ldr	r3, [r3, #24]
 8004814:	60bb      	str	r3, [r7, #8]
 8004816:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2200      	movs	r2, #0
 800481c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004820:	bf00      	nop
 8004822:	3710      	adds	r7, #16
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}

08004828 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b084      	sub	sp, #16
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004836:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	685a      	ldr	r2, [r3, #4]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004846:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004848:	2300      	movs	r3, #0
 800484a:	60bb      	str	r3, [r7, #8]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	695b      	ldr	r3, [r3, #20]
 8004852:	60bb      	str	r3, [r7, #8]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f042 0201 	orr.w	r2, r2, #1
 8004862:	601a      	str	r2, [r3, #0]
 8004864:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	681a      	ldr	r2, [r3, #0]
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004874:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004880:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004884:	d172      	bne.n	800496c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004886:	7bfb      	ldrb	r3, [r7, #15]
 8004888:	2b22      	cmp	r3, #34	@ 0x22
 800488a:	d002      	beq.n	8004892 <I2C_Slave_STOPF+0x6a>
 800488c:	7bfb      	ldrb	r3, [r7, #15]
 800488e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004890:	d135      	bne.n	80048fe <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	b29a      	uxth	r2, r3
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048a4:	b29b      	uxth	r3, r3
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d005      	beq.n	80048b6 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ae:	f043 0204 	orr.w	r2, r3, #4
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	685a      	ldr	r2, [r3, #4]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80048c4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048ca:	4618      	mov	r0, r3
 80048cc:	f7fd ff20 	bl	8002710 <HAL_DMA_GetState>
 80048d0:	4603      	mov	r3, r0
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d049      	beq.n	800496a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048da:	4a69      	ldr	r2, [pc, #420]	@ (8004a80 <I2C_Slave_STOPF+0x258>)
 80048dc:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048e2:	4618      	mov	r0, r3
 80048e4:	f7fd fd96 	bl	8002414 <HAL_DMA_Abort_IT>
 80048e8:	4603      	mov	r3, r0
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d03d      	beq.n	800496a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048f4:	687a      	ldr	r2, [r7, #4]
 80048f6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80048f8:	4610      	mov	r0, r2
 80048fa:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80048fc:	e035      	b.n	800496a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	b29a      	uxth	r2, r3
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004910:	b29b      	uxth	r3, r3
 8004912:	2b00      	cmp	r3, #0
 8004914:	d005      	beq.n	8004922 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800491a:	f043 0204 	orr.w	r2, r3, #4
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	685a      	ldr	r2, [r3, #4]
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004930:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004936:	4618      	mov	r0, r3
 8004938:	f7fd feea 	bl	8002710 <HAL_DMA_GetState>
 800493c:	4603      	mov	r3, r0
 800493e:	2b01      	cmp	r3, #1
 8004940:	d014      	beq.n	800496c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004946:	4a4e      	ldr	r2, [pc, #312]	@ (8004a80 <I2C_Slave_STOPF+0x258>)
 8004948:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800494e:	4618      	mov	r0, r3
 8004950:	f7fd fd60 	bl	8002414 <HAL_DMA_Abort_IT>
 8004954:	4603      	mov	r3, r0
 8004956:	2b00      	cmp	r3, #0
 8004958:	d008      	beq.n	800496c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800495e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004960:	687a      	ldr	r2, [r7, #4]
 8004962:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004964:	4610      	mov	r0, r2
 8004966:	4798      	blx	r3
 8004968:	e000      	b.n	800496c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800496a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004970:	b29b      	uxth	r3, r3
 8004972:	2b00      	cmp	r3, #0
 8004974:	d03e      	beq.n	80049f4 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	695b      	ldr	r3, [r3, #20]
 800497c:	f003 0304 	and.w	r3, r3, #4
 8004980:	2b04      	cmp	r3, #4
 8004982:	d112      	bne.n	80049aa <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	691a      	ldr	r2, [r3, #16]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800498e:	b2d2      	uxtb	r2, r2
 8004990:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004996:	1c5a      	adds	r2, r3, #1
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049a0:	b29b      	uxth	r3, r3
 80049a2:	3b01      	subs	r3, #1
 80049a4:	b29a      	uxth	r2, r3
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	695b      	ldr	r3, [r3, #20]
 80049b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049b4:	2b40      	cmp	r3, #64	@ 0x40
 80049b6:	d112      	bne.n	80049de <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	691a      	ldr	r2, [r3, #16]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049c2:	b2d2      	uxtb	r2, r2
 80049c4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ca:	1c5a      	adds	r2, r3, #1
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049d4:	b29b      	uxth	r3, r3
 80049d6:	3b01      	subs	r3, #1
 80049d8:	b29a      	uxth	r2, r3
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049e2:	b29b      	uxth	r3, r3
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d005      	beq.n	80049f4 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ec:	f043 0204 	orr.w	r2, r3, #4
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d003      	beq.n	8004a04 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80049fc:	6878      	ldr	r0, [r7, #4]
 80049fe:	f000 f8b7 	bl	8004b70 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004a02:	e039      	b.n	8004a78 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004a04:	7bfb      	ldrb	r3, [r7, #15]
 8004a06:	2b2a      	cmp	r3, #42	@ 0x2a
 8004a08:	d109      	bne.n	8004a1e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2228      	movs	r2, #40	@ 0x28
 8004a14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004a18:	6878      	ldr	r0, [r7, #4]
 8004a1a:	f7ff f822 	bl	8003a62 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a24:	b2db      	uxtb	r3, r3
 8004a26:	2b28      	cmp	r3, #40	@ 0x28
 8004a28:	d111      	bne.n	8004a4e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	4a15      	ldr	r2, [pc, #84]	@ (8004a84 <I2C_Slave_STOPF+0x25c>)
 8004a2e:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2200      	movs	r2, #0
 8004a34:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2220      	movs	r2, #32
 8004a3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2200      	movs	r2, #0
 8004a42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004a46:	6878      	ldr	r0, [r7, #4]
 8004a48:	f7ff f821 	bl	8003a8e <HAL_I2C_ListenCpltCallback>
}
 8004a4c:	e014      	b.n	8004a78 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a52:	2b22      	cmp	r3, #34	@ 0x22
 8004a54:	d002      	beq.n	8004a5c <I2C_Slave_STOPF+0x234>
 8004a56:	7bfb      	ldrb	r3, [r7, #15]
 8004a58:	2b22      	cmp	r3, #34	@ 0x22
 8004a5a:	d10d      	bne.n	8004a78 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2220      	movs	r2, #32
 8004a66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	f7fe fff5 	bl	8003a62 <HAL_I2C_SlaveRxCpltCallback>
}
 8004a78:	bf00      	nop
 8004a7a:	3710      	adds	r7, #16
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bd80      	pop	{r7, pc}
 8004a80:	0800512d 	.word	0x0800512d
 8004a84:	ffff0000 	.word	0xffff0000

08004a88 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b084      	sub	sp, #16
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a96:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a9c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	2b08      	cmp	r3, #8
 8004aa2:	d002      	beq.n	8004aaa <I2C_Slave_AF+0x22>
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	2b20      	cmp	r3, #32
 8004aa8:	d129      	bne.n	8004afe <I2C_Slave_AF+0x76>
 8004aaa:	7bfb      	ldrb	r3, [r7, #15]
 8004aac:	2b28      	cmp	r3, #40	@ 0x28
 8004aae:	d126      	bne.n	8004afe <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	4a2e      	ldr	r2, [pc, #184]	@ (8004b6c <I2C_Slave_AF+0xe4>)
 8004ab4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	685a      	ldr	r2, [r3, #4]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004ac4:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004ace:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	681a      	ldr	r2, [r3, #0]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ade:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2220      	movs	r2, #32
 8004aea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2200      	movs	r2, #0
 8004af2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004af6:	6878      	ldr	r0, [r7, #4]
 8004af8:	f7fe ffc9 	bl	8003a8e <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8004afc:	e031      	b.n	8004b62 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004afe:	7bfb      	ldrb	r3, [r7, #15]
 8004b00:	2b21      	cmp	r3, #33	@ 0x21
 8004b02:	d129      	bne.n	8004b58 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	4a19      	ldr	r2, [pc, #100]	@ (8004b6c <I2C_Slave_AF+0xe4>)
 8004b08:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2221      	movs	r2, #33	@ 0x21
 8004b0e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2220      	movs	r2, #32
 8004b14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	685a      	ldr	r2, [r3, #4]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004b2e:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004b38:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	681a      	ldr	r2, [r3, #0]
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b48:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f7fe fad0 	bl	80030f0 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004b50:	6878      	ldr	r0, [r7, #4]
 8004b52:	f7fe ff7d 	bl	8003a50 <HAL_I2C_SlaveTxCpltCallback>
}
 8004b56:	e004      	b.n	8004b62 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004b60:	615a      	str	r2, [r3, #20]
}
 8004b62:	bf00      	nop
 8004b64:	3710      	adds	r7, #16
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}
 8004b6a:	bf00      	nop
 8004b6c:	ffff0000 	.word	0xffff0000

08004b70 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b084      	sub	sp, #16
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b7e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004b86:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004b88:	7bbb      	ldrb	r3, [r7, #14]
 8004b8a:	2b10      	cmp	r3, #16
 8004b8c:	d002      	beq.n	8004b94 <I2C_ITError+0x24>
 8004b8e:	7bbb      	ldrb	r3, [r7, #14]
 8004b90:	2b40      	cmp	r3, #64	@ 0x40
 8004b92:	d10a      	bne.n	8004baa <I2C_ITError+0x3a>
 8004b94:	7bfb      	ldrb	r3, [r7, #15]
 8004b96:	2b22      	cmp	r3, #34	@ 0x22
 8004b98:	d107      	bne.n	8004baa <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	681a      	ldr	r2, [r3, #0]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ba8:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004baa:	7bfb      	ldrb	r3, [r7, #15]
 8004bac:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004bb0:	2b28      	cmp	r3, #40	@ 0x28
 8004bb2:	d107      	bne.n	8004bc4 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2228      	movs	r2, #40	@ 0x28
 8004bbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004bc2:	e015      	b.n	8004bf0 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004bce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004bd2:	d00a      	beq.n	8004bea <I2C_ITError+0x7a>
 8004bd4:	7bfb      	ldrb	r3, [r7, #15]
 8004bd6:	2b60      	cmp	r3, #96	@ 0x60
 8004bd8:	d007      	beq.n	8004bea <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2220      	movs	r2, #32
 8004bde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2200      	movs	r2, #0
 8004be6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2200      	movs	r2, #0
 8004bee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004bfa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004bfe:	d162      	bne.n	8004cc6 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	685a      	ldr	r2, [r3, #4]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c0e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c14:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004c18:	b2db      	uxtb	r3, r3
 8004c1a:	2b01      	cmp	r3, #1
 8004c1c:	d020      	beq.n	8004c60 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c22:	4a6a      	ldr	r2, [pc, #424]	@ (8004dcc <I2C_ITError+0x25c>)
 8004c24:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	f7fd fbf2 	bl	8002414 <HAL_DMA_Abort_IT>
 8004c30:	4603      	mov	r3, r0
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	f000 8089 	beq.w	8004d4a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	681a      	ldr	r2, [r3, #0]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f022 0201 	bic.w	r2, r2, #1
 8004c46:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2220      	movs	r2, #32
 8004c4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c56:	687a      	ldr	r2, [r7, #4]
 8004c58:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004c5a:	4610      	mov	r0, r2
 8004c5c:	4798      	blx	r3
 8004c5e:	e074      	b.n	8004d4a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c64:	4a59      	ldr	r2, [pc, #356]	@ (8004dcc <I2C_ITError+0x25c>)
 8004c66:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	f7fd fbd1 	bl	8002414 <HAL_DMA_Abort_IT>
 8004c72:	4603      	mov	r3, r0
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d068      	beq.n	8004d4a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	695b      	ldr	r3, [r3, #20]
 8004c7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c82:	2b40      	cmp	r3, #64	@ 0x40
 8004c84:	d10b      	bne.n	8004c9e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	691a      	ldr	r2, [r3, #16]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c90:	b2d2      	uxtb	r2, r2
 8004c92:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c98:	1c5a      	adds	r2, r3, #1
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f022 0201 	bic.w	r2, r2, #1
 8004cac:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2220      	movs	r2, #32
 8004cb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cbc:	687a      	ldr	r2, [r7, #4]
 8004cbe:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004cc0:	4610      	mov	r0, r2
 8004cc2:	4798      	blx	r3
 8004cc4:	e041      	b.n	8004d4a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ccc:	b2db      	uxtb	r3, r3
 8004cce:	2b60      	cmp	r3, #96	@ 0x60
 8004cd0:	d125      	bne.n	8004d1e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2220      	movs	r2, #32
 8004cd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	695b      	ldr	r3, [r3, #20]
 8004ce6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cea:	2b40      	cmp	r3, #64	@ 0x40
 8004cec:	d10b      	bne.n	8004d06 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	691a      	ldr	r2, [r3, #16]
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cf8:	b2d2      	uxtb	r2, r2
 8004cfa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d00:	1c5a      	adds	r2, r3, #1
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	681a      	ldr	r2, [r3, #0]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f022 0201 	bic.w	r2, r2, #1
 8004d14:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	f7fe fecb 	bl	8003ab2 <HAL_I2C_AbortCpltCallback>
 8004d1c:	e015      	b.n	8004d4a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	695b      	ldr	r3, [r3, #20]
 8004d24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d28:	2b40      	cmp	r3, #64	@ 0x40
 8004d2a:	d10b      	bne.n	8004d44 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	691a      	ldr	r2, [r3, #16]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d36:	b2d2      	uxtb	r2, r2
 8004d38:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d3e:	1c5a      	adds	r2, r3, #1
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004d44:	6878      	ldr	r0, [r7, #4]
 8004d46:	f7fb fe9d 	bl	8000a84 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d4e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	f003 0301 	and.w	r3, r3, #1
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d10e      	bne.n	8004d78 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d109      	bne.n	8004d78 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d104      	bne.n	8004d78 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d007      	beq.n	8004d88 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	685a      	ldr	r2, [r3, #4]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004d86:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d8e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d94:	f003 0304 	and.w	r3, r3, #4
 8004d98:	2b04      	cmp	r3, #4
 8004d9a:	d113      	bne.n	8004dc4 <I2C_ITError+0x254>
 8004d9c:	7bfb      	ldrb	r3, [r7, #15]
 8004d9e:	2b28      	cmp	r3, #40	@ 0x28
 8004da0:	d110      	bne.n	8004dc4 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	4a0a      	ldr	r2, [pc, #40]	@ (8004dd0 <I2C_ITError+0x260>)
 8004da6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2200      	movs	r2, #0
 8004dac:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2220      	movs	r2, #32
 8004db2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2200      	movs	r2, #0
 8004dba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004dbe:	6878      	ldr	r0, [r7, #4]
 8004dc0:	f7fe fe65 	bl	8003a8e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004dc4:	bf00      	nop
 8004dc6:	3710      	adds	r7, #16
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bd80      	pop	{r7, pc}
 8004dcc:	0800512d 	.word	0x0800512d
 8004dd0:	ffff0000 	.word	0xffff0000

08004dd4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b088      	sub	sp, #32
 8004dd8:	af02      	add	r7, sp, #8
 8004dda:	60f8      	str	r0, [r7, #12]
 8004ddc:	4608      	mov	r0, r1
 8004dde:	4611      	mov	r1, r2
 8004de0:	461a      	mov	r2, r3
 8004de2:	4603      	mov	r3, r0
 8004de4:	817b      	strh	r3, [r7, #10]
 8004de6:	460b      	mov	r3, r1
 8004de8:	813b      	strh	r3, [r7, #8]
 8004dea:	4613      	mov	r3, r2
 8004dec:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	681a      	ldr	r2, [r3, #0]
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004dfc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e00:	9300      	str	r3, [sp, #0]
 8004e02:	6a3b      	ldr	r3, [r7, #32]
 8004e04:	2200      	movs	r2, #0
 8004e06:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004e0a:	68f8      	ldr	r0, [r7, #12]
 8004e0c:	f000 fa36 	bl	800527c <I2C_WaitOnFlagUntilTimeout>
 8004e10:	4603      	mov	r3, r0
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d00d      	beq.n	8004e32 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e24:	d103      	bne.n	8004e2e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004e2c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004e2e:	2303      	movs	r3, #3
 8004e30:	e05f      	b.n	8004ef2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004e32:	897b      	ldrh	r3, [r7, #10]
 8004e34:	b2db      	uxtb	r3, r3
 8004e36:	461a      	mov	r2, r3
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004e40:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e44:	6a3a      	ldr	r2, [r7, #32]
 8004e46:	492d      	ldr	r1, [pc, #180]	@ (8004efc <I2C_RequestMemoryWrite+0x128>)
 8004e48:	68f8      	ldr	r0, [r7, #12]
 8004e4a:	f000 fa91 	bl	8005370 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d001      	beq.n	8004e58 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	e04c      	b.n	8004ef2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e58:	2300      	movs	r3, #0
 8004e5a:	617b      	str	r3, [r7, #20]
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	695b      	ldr	r3, [r3, #20]
 8004e62:	617b      	str	r3, [r7, #20]
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	699b      	ldr	r3, [r3, #24]
 8004e6a:	617b      	str	r3, [r7, #20]
 8004e6c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e70:	6a39      	ldr	r1, [r7, #32]
 8004e72:	68f8      	ldr	r0, [r7, #12]
 8004e74:	f000 fb1c 	bl	80054b0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e78:	4603      	mov	r3, r0
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d00d      	beq.n	8004e9a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e82:	2b04      	cmp	r3, #4
 8004e84:	d107      	bne.n	8004e96 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e94:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004e96:	2301      	movs	r3, #1
 8004e98:	e02b      	b.n	8004ef2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004e9a:	88fb      	ldrh	r3, [r7, #6]
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d105      	bne.n	8004eac <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004ea0:	893b      	ldrh	r3, [r7, #8]
 8004ea2:	b2da      	uxtb	r2, r3
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	611a      	str	r2, [r3, #16]
 8004eaa:	e021      	b.n	8004ef0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004eac:	893b      	ldrh	r3, [r7, #8]
 8004eae:	0a1b      	lsrs	r3, r3, #8
 8004eb0:	b29b      	uxth	r3, r3
 8004eb2:	b2da      	uxtb	r2, r3
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004eba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ebc:	6a39      	ldr	r1, [r7, #32]
 8004ebe:	68f8      	ldr	r0, [r7, #12]
 8004ec0:	f000 faf6 	bl	80054b0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d00d      	beq.n	8004ee6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ece:	2b04      	cmp	r3, #4
 8004ed0:	d107      	bne.n	8004ee2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	681a      	ldr	r2, [r3, #0]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ee0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e005      	b.n	8004ef2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004ee6:	893b      	ldrh	r3, [r7, #8]
 8004ee8:	b2da      	uxtb	r2, r3
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004ef0:	2300      	movs	r3, #0
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3718      	adds	r7, #24
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}
 8004efa:	bf00      	nop
 8004efc:	00010002 	.word	0x00010002

08004f00 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b086      	sub	sp, #24
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f0c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f0e:	697b      	ldr	r3, [r7, #20]
 8004f10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f14:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004f1c:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004f1e:	697b      	ldr	r3, [r7, #20]
 8004f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f22:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	685a      	ldr	r2, [r3, #4]
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004f32:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d003      	beq.n	8004f44 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f40:	2200      	movs	r2, #0
 8004f42:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d003      	beq.n	8004f54 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f50:	2200      	movs	r2, #0
 8004f52:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8004f54:	7cfb      	ldrb	r3, [r7, #19]
 8004f56:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8004f5a:	2b21      	cmp	r3, #33	@ 0x21
 8004f5c:	d007      	beq.n	8004f6e <I2C_DMAXferCplt+0x6e>
 8004f5e:	7cfb      	ldrb	r3, [r7, #19]
 8004f60:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8004f64:	2b22      	cmp	r3, #34	@ 0x22
 8004f66:	d131      	bne.n	8004fcc <I2C_DMAXferCplt+0xcc>
 8004f68:	7cbb      	ldrb	r3, [r7, #18]
 8004f6a:	2b20      	cmp	r3, #32
 8004f6c:	d12e      	bne.n	8004fcc <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	685a      	ldr	r2, [r3, #4]
 8004f74:	697b      	ldr	r3, [r7, #20]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004f7c:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	2200      	movs	r2, #0
 8004f82:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004f84:	7cfb      	ldrb	r3, [r7, #19]
 8004f86:	2b29      	cmp	r3, #41	@ 0x29
 8004f88:	d10a      	bne.n	8004fa0 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004f8a:	697b      	ldr	r3, [r7, #20]
 8004f8c:	2221      	movs	r2, #33	@ 0x21
 8004f8e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	2228      	movs	r2, #40	@ 0x28
 8004f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004f98:	6978      	ldr	r0, [r7, #20]
 8004f9a:	f7fe fd59 	bl	8003a50 <HAL_I2C_SlaveTxCpltCallback>
 8004f9e:	e00c      	b.n	8004fba <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004fa0:	7cfb      	ldrb	r3, [r7, #19]
 8004fa2:	2b2a      	cmp	r3, #42	@ 0x2a
 8004fa4:	d109      	bne.n	8004fba <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	2222      	movs	r2, #34	@ 0x22
 8004faa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	2228      	movs	r2, #40	@ 0x28
 8004fb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004fb4:	6978      	ldr	r0, [r7, #20]
 8004fb6:	f7fe fd54 	bl	8003a62 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004fba:	697b      	ldr	r3, [r7, #20]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	685a      	ldr	r2, [r3, #4]
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8004fc8:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004fca:	e074      	b.n	80050b6 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d06e      	beq.n	80050b6 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fdc:	b29b      	uxth	r3, r3
 8004fde:	2b01      	cmp	r3, #1
 8004fe0:	d107      	bne.n	8004ff2 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ff0:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004ff2:	697b      	ldr	r3, [r7, #20]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	685a      	ldr	r2, [r3, #4]
 8004ff8:	697b      	ldr	r3, [r7, #20]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005000:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005008:	d009      	beq.n	800501e <I2C_DMAXferCplt+0x11e>
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2b08      	cmp	r3, #8
 800500e:	d006      	beq.n	800501e <I2C_DMAXferCplt+0x11e>
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005016:	d002      	beq.n	800501e <I2C_DMAXferCplt+0x11e>
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2b20      	cmp	r3, #32
 800501c:	d107      	bne.n	800502e <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800502c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	685a      	ldr	r2, [r3, #4]
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800503c:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	685a      	ldr	r2, [r3, #4]
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800504c:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	2200      	movs	r2, #0
 8005052:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005058:	2b00      	cmp	r3, #0
 800505a:	d003      	beq.n	8005064 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 800505c:	6978      	ldr	r0, [r7, #20]
 800505e:	f7fb fd11 	bl	8000a84 <HAL_I2C_ErrorCallback>
}
 8005062:	e028      	b.n	80050b6 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8005064:	697b      	ldr	r3, [r7, #20]
 8005066:	2220      	movs	r2, #32
 8005068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005072:	b2db      	uxtb	r3, r3
 8005074:	2b40      	cmp	r3, #64	@ 0x40
 8005076:	d10a      	bne.n	800508e <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	2200      	movs	r2, #0
 800507c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	2200      	movs	r2, #0
 8005084:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8005086:	6978      	ldr	r0, [r7, #20]
 8005088:	f7fe fd0a 	bl	8003aa0 <HAL_I2C_MemRxCpltCallback>
}
 800508c:	e013      	b.n	80050b6 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800508e:	697b      	ldr	r3, [r7, #20]
 8005090:	2200      	movs	r2, #0
 8005092:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	2b08      	cmp	r3, #8
 800509a:	d002      	beq.n	80050a2 <I2C_DMAXferCplt+0x1a2>
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	2b20      	cmp	r3, #32
 80050a0:	d103      	bne.n	80050aa <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	2200      	movs	r2, #0
 80050a6:	631a      	str	r2, [r3, #48]	@ 0x30
 80050a8:	e002      	b.n	80050b0 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	2212      	movs	r2, #18
 80050ae:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 80050b0:	6978      	ldr	r0, [r7, #20]
 80050b2:	f7fe fcc4 	bl	8003a3e <HAL_I2C_MasterRxCpltCallback>
}
 80050b6:	bf00      	nop
 80050b8:	3718      	adds	r7, #24
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}

080050be <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80050be:	b580      	push	{r7, lr}
 80050c0:	b084      	sub	sp, #16
 80050c2:	af00      	add	r7, sp, #0
 80050c4:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ca:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d003      	beq.n	80050dc <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050d8:	2200      	movs	r2, #0
 80050da:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d003      	beq.n	80050ec <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050e8:	2200      	movs	r2, #0
 80050ea:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	681a      	ldr	r2, [r3, #0]
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050fa:	601a      	str	r2, [r3, #0]

  hi2c->XferCount       = 0U;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	2200      	movs	r2, #0
 8005100:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	2220      	movs	r2, #32
 8005106:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	2200      	movs	r2, #0
 800510e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005116:	f043 0210 	orr.w	r2, r3, #16
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ErrorCallback(hi2c);
#else
  HAL_I2C_ErrorCallback(hi2c);
 800511e:	68f8      	ldr	r0, [r7, #12]
 8005120:	f7fb fcb0 	bl	8000a84 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8005124:	bf00      	nop
 8005126:	3710      	adds	r7, #16
 8005128:	46bd      	mov	sp, r7
 800512a:	bd80      	pop	{r7, pc}

0800512c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b086      	sub	sp, #24
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005134:	2300      	movs	r3, #0
 8005136:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800513c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005144:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005146:	4b4b      	ldr	r3, [pc, #300]	@ (8005274 <I2C_DMAAbort+0x148>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	08db      	lsrs	r3, r3, #3
 800514c:	4a4a      	ldr	r2, [pc, #296]	@ (8005278 <I2C_DMAAbort+0x14c>)
 800514e:	fba2 2303 	umull	r2, r3, r2, r3
 8005152:	0a1a      	lsrs	r2, r3, #8
 8005154:	4613      	mov	r3, r2
 8005156:	009b      	lsls	r3, r3, #2
 8005158:	4413      	add	r3, r2
 800515a:	00da      	lsls	r2, r3, #3
 800515c:	1ad3      	subs	r3, r2, r3
 800515e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d106      	bne.n	8005174 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800516a:	f043 0220 	orr.w	r2, r3, #32
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8005172:	e00a      	b.n	800518a <I2C_DMAAbort+0x5e>
    }
    count--;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	3b01      	subs	r3, #1
 8005178:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005184:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005188:	d0ea      	beq.n	8005160 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800518e:	2b00      	cmp	r3, #0
 8005190:	d003      	beq.n	800519a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005196:	2200      	movs	r2, #0
 8005198:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 800519a:	697b      	ldr	r3, [r7, #20]
 800519c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d003      	beq.n	80051aa <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051a6:	2200      	movs	r2, #0
 80051a8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051b8:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80051ba:	697b      	ldr	r3, [r7, #20]
 80051bc:	2200      	movs	r2, #0
 80051be:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80051c0:	697b      	ldr	r3, [r7, #20]
 80051c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d003      	beq.n	80051d0 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051cc:	2200      	movs	r2, #0
 80051ce:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d003      	beq.n	80051e0 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051dc:	2200      	movs	r2, #0
 80051de:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80051e0:	697b      	ldr	r3, [r7, #20]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f022 0201 	bic.w	r2, r2, #1
 80051ee:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80051f0:	697b      	ldr	r3, [r7, #20]
 80051f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051f6:	b2db      	uxtb	r3, r3
 80051f8:	2b60      	cmp	r3, #96	@ 0x60
 80051fa:	d10e      	bne.n	800521a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80051fc:	697b      	ldr	r3, [r7, #20]
 80051fe:	2220      	movs	r2, #32
 8005200:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	2200      	movs	r2, #0
 8005208:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	2200      	movs	r2, #0
 8005210:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005212:	6978      	ldr	r0, [r7, #20]
 8005214:	f7fe fc4d 	bl	8003ab2 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005218:	e027      	b.n	800526a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800521a:	7cfb      	ldrb	r3, [r7, #19]
 800521c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005220:	2b28      	cmp	r3, #40	@ 0x28
 8005222:	d117      	bne.n	8005254 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005224:	697b      	ldr	r3, [r7, #20]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	681a      	ldr	r2, [r3, #0]
 800522a:	697b      	ldr	r3, [r7, #20]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f042 0201 	orr.w	r2, r2, #1
 8005232:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005234:	697b      	ldr	r3, [r7, #20]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	681a      	ldr	r2, [r3, #0]
 800523a:	697b      	ldr	r3, [r7, #20]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005242:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005244:	697b      	ldr	r3, [r7, #20]
 8005246:	2200      	movs	r2, #0
 8005248:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800524a:	697b      	ldr	r3, [r7, #20]
 800524c:	2228      	movs	r2, #40	@ 0x28
 800524e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005252:	e007      	b.n	8005264 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	2220      	movs	r2, #32
 8005258:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	2200      	movs	r2, #0
 8005260:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005264:	6978      	ldr	r0, [r7, #20]
 8005266:	f7fb fc0d 	bl	8000a84 <HAL_I2C_ErrorCallback>
}
 800526a:	bf00      	nop
 800526c:	3718      	adds	r7, #24
 800526e:	46bd      	mov	sp, r7
 8005270:	bd80      	pop	{r7, pc}
 8005272:	bf00      	nop
 8005274:	20000010 	.word	0x20000010
 8005278:	14f8b589 	.word	0x14f8b589

0800527c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b084      	sub	sp, #16
 8005280:	af00      	add	r7, sp, #0
 8005282:	60f8      	str	r0, [r7, #12]
 8005284:	60b9      	str	r1, [r7, #8]
 8005286:	603b      	str	r3, [r7, #0]
 8005288:	4613      	mov	r3, r2
 800528a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800528c:	e048      	b.n	8005320 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005294:	d044      	beq.n	8005320 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005296:	f7fc fe13 	bl	8001ec0 <HAL_GetTick>
 800529a:	4602      	mov	r2, r0
 800529c:	69bb      	ldr	r3, [r7, #24]
 800529e:	1ad3      	subs	r3, r2, r3
 80052a0:	683a      	ldr	r2, [r7, #0]
 80052a2:	429a      	cmp	r2, r3
 80052a4:	d302      	bcc.n	80052ac <I2C_WaitOnFlagUntilTimeout+0x30>
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d139      	bne.n	8005320 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	0c1b      	lsrs	r3, r3, #16
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	2b01      	cmp	r3, #1
 80052b4:	d10d      	bne.n	80052d2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	695b      	ldr	r3, [r3, #20]
 80052bc:	43da      	mvns	r2, r3
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	4013      	ands	r3, r2
 80052c2:	b29b      	uxth	r3, r3
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	bf0c      	ite	eq
 80052c8:	2301      	moveq	r3, #1
 80052ca:	2300      	movne	r3, #0
 80052cc:	b2db      	uxtb	r3, r3
 80052ce:	461a      	mov	r2, r3
 80052d0:	e00c      	b.n	80052ec <I2C_WaitOnFlagUntilTimeout+0x70>
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	699b      	ldr	r3, [r3, #24]
 80052d8:	43da      	mvns	r2, r3
 80052da:	68bb      	ldr	r3, [r7, #8]
 80052dc:	4013      	ands	r3, r2
 80052de:	b29b      	uxth	r3, r3
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	bf0c      	ite	eq
 80052e4:	2301      	moveq	r3, #1
 80052e6:	2300      	movne	r3, #0
 80052e8:	b2db      	uxtb	r3, r3
 80052ea:	461a      	mov	r2, r3
 80052ec:	79fb      	ldrb	r3, [r7, #7]
 80052ee:	429a      	cmp	r2, r3
 80052f0:	d116      	bne.n	8005320 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2200      	movs	r2, #0
 80052f6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2220      	movs	r2, #32
 80052fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2200      	movs	r2, #0
 8005304:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800530c:	f043 0220 	orr.w	r2, r3, #32
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	2200      	movs	r2, #0
 8005318:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800531c:	2301      	movs	r3, #1
 800531e:	e023      	b.n	8005368 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	0c1b      	lsrs	r3, r3, #16
 8005324:	b2db      	uxtb	r3, r3
 8005326:	2b01      	cmp	r3, #1
 8005328:	d10d      	bne.n	8005346 <I2C_WaitOnFlagUntilTimeout+0xca>
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	695b      	ldr	r3, [r3, #20]
 8005330:	43da      	mvns	r2, r3
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	4013      	ands	r3, r2
 8005336:	b29b      	uxth	r3, r3
 8005338:	2b00      	cmp	r3, #0
 800533a:	bf0c      	ite	eq
 800533c:	2301      	moveq	r3, #1
 800533e:	2300      	movne	r3, #0
 8005340:	b2db      	uxtb	r3, r3
 8005342:	461a      	mov	r2, r3
 8005344:	e00c      	b.n	8005360 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	699b      	ldr	r3, [r3, #24]
 800534c:	43da      	mvns	r2, r3
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	4013      	ands	r3, r2
 8005352:	b29b      	uxth	r3, r3
 8005354:	2b00      	cmp	r3, #0
 8005356:	bf0c      	ite	eq
 8005358:	2301      	moveq	r3, #1
 800535a:	2300      	movne	r3, #0
 800535c:	b2db      	uxtb	r3, r3
 800535e:	461a      	mov	r2, r3
 8005360:	79fb      	ldrb	r3, [r7, #7]
 8005362:	429a      	cmp	r2, r3
 8005364:	d093      	beq.n	800528e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005366:	2300      	movs	r3, #0
}
 8005368:	4618      	mov	r0, r3
 800536a:	3710      	adds	r7, #16
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}

08005370 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b084      	sub	sp, #16
 8005374:	af00      	add	r7, sp, #0
 8005376:	60f8      	str	r0, [r7, #12]
 8005378:	60b9      	str	r1, [r7, #8]
 800537a:	607a      	str	r2, [r7, #4]
 800537c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800537e:	e071      	b.n	8005464 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	695b      	ldr	r3, [r3, #20]
 8005386:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800538a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800538e:	d123      	bne.n	80053d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	681a      	ldr	r2, [r3, #0]
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800539e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80053a8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2200      	movs	r2, #0
 80053ae:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	2220      	movs	r2, #32
 80053b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2200      	movs	r2, #0
 80053bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053c4:	f043 0204 	orr.w	r2, r3, #4
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	2200      	movs	r2, #0
 80053d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80053d4:	2301      	movs	r3, #1
 80053d6:	e067      	b.n	80054a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053de:	d041      	beq.n	8005464 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053e0:	f7fc fd6e 	bl	8001ec0 <HAL_GetTick>
 80053e4:	4602      	mov	r2, r0
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	1ad3      	subs	r3, r2, r3
 80053ea:	687a      	ldr	r2, [r7, #4]
 80053ec:	429a      	cmp	r2, r3
 80053ee:	d302      	bcc.n	80053f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d136      	bne.n	8005464 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	0c1b      	lsrs	r3, r3, #16
 80053fa:	b2db      	uxtb	r3, r3
 80053fc:	2b01      	cmp	r3, #1
 80053fe:	d10c      	bne.n	800541a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	695b      	ldr	r3, [r3, #20]
 8005406:	43da      	mvns	r2, r3
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	4013      	ands	r3, r2
 800540c:	b29b      	uxth	r3, r3
 800540e:	2b00      	cmp	r3, #0
 8005410:	bf14      	ite	ne
 8005412:	2301      	movne	r3, #1
 8005414:	2300      	moveq	r3, #0
 8005416:	b2db      	uxtb	r3, r3
 8005418:	e00b      	b.n	8005432 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	699b      	ldr	r3, [r3, #24]
 8005420:	43da      	mvns	r2, r3
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	4013      	ands	r3, r2
 8005426:	b29b      	uxth	r3, r3
 8005428:	2b00      	cmp	r3, #0
 800542a:	bf14      	ite	ne
 800542c:	2301      	movne	r3, #1
 800542e:	2300      	moveq	r3, #0
 8005430:	b2db      	uxtb	r3, r3
 8005432:	2b00      	cmp	r3, #0
 8005434:	d016      	beq.n	8005464 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	2200      	movs	r2, #0
 800543a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2220      	movs	r2, #32
 8005440:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2200      	movs	r2, #0
 8005448:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005450:	f043 0220 	orr.w	r2, r3, #32
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	2200      	movs	r2, #0
 800545c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005460:	2301      	movs	r3, #1
 8005462:	e021      	b.n	80054a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	0c1b      	lsrs	r3, r3, #16
 8005468:	b2db      	uxtb	r3, r3
 800546a:	2b01      	cmp	r3, #1
 800546c:	d10c      	bne.n	8005488 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	695b      	ldr	r3, [r3, #20]
 8005474:	43da      	mvns	r2, r3
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	4013      	ands	r3, r2
 800547a:	b29b      	uxth	r3, r3
 800547c:	2b00      	cmp	r3, #0
 800547e:	bf14      	ite	ne
 8005480:	2301      	movne	r3, #1
 8005482:	2300      	moveq	r3, #0
 8005484:	b2db      	uxtb	r3, r3
 8005486:	e00b      	b.n	80054a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	699b      	ldr	r3, [r3, #24]
 800548e:	43da      	mvns	r2, r3
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	4013      	ands	r3, r2
 8005494:	b29b      	uxth	r3, r3
 8005496:	2b00      	cmp	r3, #0
 8005498:	bf14      	ite	ne
 800549a:	2301      	movne	r3, #1
 800549c:	2300      	moveq	r3, #0
 800549e:	b2db      	uxtb	r3, r3
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	f47f af6d 	bne.w	8005380 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80054a6:	2300      	movs	r3, #0
}
 80054a8:	4618      	mov	r0, r3
 80054aa:	3710      	adds	r7, #16
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}

080054b0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b084      	sub	sp, #16
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	60f8      	str	r0, [r7, #12]
 80054b8:	60b9      	str	r1, [r7, #8]
 80054ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80054bc:	e034      	b.n	8005528 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80054be:	68f8      	ldr	r0, [r7, #12]
 80054c0:	f000 f8b8 	bl	8005634 <I2C_IsAcknowledgeFailed>
 80054c4:	4603      	mov	r3, r0
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d001      	beq.n	80054ce <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80054ca:	2301      	movs	r3, #1
 80054cc:	e034      	b.n	8005538 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054d4:	d028      	beq.n	8005528 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054d6:	f7fc fcf3 	bl	8001ec0 <HAL_GetTick>
 80054da:	4602      	mov	r2, r0
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	1ad3      	subs	r3, r2, r3
 80054e0:	68ba      	ldr	r2, [r7, #8]
 80054e2:	429a      	cmp	r2, r3
 80054e4:	d302      	bcc.n	80054ec <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d11d      	bne.n	8005528 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	695b      	ldr	r3, [r3, #20]
 80054f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054f6:	2b80      	cmp	r3, #128	@ 0x80
 80054f8:	d016      	beq.n	8005528 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	2200      	movs	r2, #0
 80054fe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	2220      	movs	r2, #32
 8005504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	2200      	movs	r2, #0
 800550c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005514:	f043 0220 	orr.w	r2, r3, #32
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2200      	movs	r2, #0
 8005520:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005524:	2301      	movs	r3, #1
 8005526:	e007      	b.n	8005538 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	695b      	ldr	r3, [r3, #20]
 800552e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005532:	2b80      	cmp	r3, #128	@ 0x80
 8005534:	d1c3      	bne.n	80054be <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005536:	2300      	movs	r3, #0
}
 8005538:	4618      	mov	r0, r3
 800553a:	3710      	adds	r7, #16
 800553c:	46bd      	mov	sp, r7
 800553e:	bd80      	pop	{r7, pc}

08005540 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b084      	sub	sp, #16
 8005544:	af00      	add	r7, sp, #0
 8005546:	60f8      	str	r0, [r7, #12]
 8005548:	60b9      	str	r1, [r7, #8]
 800554a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800554c:	e034      	b.n	80055b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800554e:	68f8      	ldr	r0, [r7, #12]
 8005550:	f000 f870 	bl	8005634 <I2C_IsAcknowledgeFailed>
 8005554:	4603      	mov	r3, r0
 8005556:	2b00      	cmp	r3, #0
 8005558:	d001      	beq.n	800555e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800555a:	2301      	movs	r3, #1
 800555c:	e034      	b.n	80055c8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005564:	d028      	beq.n	80055b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005566:	f7fc fcab 	bl	8001ec0 <HAL_GetTick>
 800556a:	4602      	mov	r2, r0
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	1ad3      	subs	r3, r2, r3
 8005570:	68ba      	ldr	r2, [r7, #8]
 8005572:	429a      	cmp	r2, r3
 8005574:	d302      	bcc.n	800557c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d11d      	bne.n	80055b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	695b      	ldr	r3, [r3, #20]
 8005582:	f003 0304 	and.w	r3, r3, #4
 8005586:	2b04      	cmp	r3, #4
 8005588:	d016      	beq.n	80055b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	2200      	movs	r2, #0
 800558e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2220      	movs	r2, #32
 8005594:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	2200      	movs	r2, #0
 800559c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055a4:	f043 0220 	orr.w	r2, r3, #32
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2200      	movs	r2, #0
 80055b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80055b4:	2301      	movs	r3, #1
 80055b6:	e007      	b.n	80055c8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	695b      	ldr	r3, [r3, #20]
 80055be:	f003 0304 	and.w	r3, r3, #4
 80055c2:	2b04      	cmp	r3, #4
 80055c4:	d1c3      	bne.n	800554e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80055c6:	2300      	movs	r3, #0
}
 80055c8:	4618      	mov	r0, r3
 80055ca:	3710      	adds	r7, #16
 80055cc:	46bd      	mov	sp, r7
 80055ce:	bd80      	pop	{r7, pc}

080055d0 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b085      	sub	sp, #20
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80055d8:	2300      	movs	r3, #0
 80055da:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80055dc:	4b13      	ldr	r3, [pc, #76]	@ (800562c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	08db      	lsrs	r3, r3, #3
 80055e2:	4a13      	ldr	r2, [pc, #76]	@ (8005630 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80055e4:	fba2 2303 	umull	r2, r3, r2, r3
 80055e8:	0a1a      	lsrs	r2, r3, #8
 80055ea:	4613      	mov	r3, r2
 80055ec:	009b      	lsls	r3, r3, #2
 80055ee:	4413      	add	r3, r2
 80055f0:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	3b01      	subs	r3, #1
 80055f6:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d107      	bne.n	800560e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005602:	f043 0220 	orr.w	r2, r3, #32
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	e008      	b.n	8005620 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005618:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800561c:	d0e9      	beq.n	80055f2 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800561e:	2300      	movs	r3, #0
}
 8005620:	4618      	mov	r0, r3
 8005622:	3714      	adds	r7, #20
 8005624:	46bd      	mov	sp, r7
 8005626:	bc80      	pop	{r7}
 8005628:	4770      	bx	lr
 800562a:	bf00      	nop
 800562c:	20000010 	.word	0x20000010
 8005630:	14f8b589 	.word	0x14f8b589

08005634 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005634:	b480      	push	{r7}
 8005636:	b083      	sub	sp, #12
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	695b      	ldr	r3, [r3, #20]
 8005642:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005646:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800564a:	d11b      	bne.n	8005684 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005654:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2200      	movs	r2, #0
 800565a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2220      	movs	r2, #32
 8005660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2200      	movs	r2, #0
 8005668:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005670:	f043 0204 	orr.w	r2, r3, #4
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2200      	movs	r2, #0
 800567c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005680:	2301      	movs	r3, #1
 8005682:	e000      	b.n	8005686 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005684:	2300      	movs	r3, #0
}
 8005686:	4618      	mov	r0, r3
 8005688:	370c      	adds	r7, #12
 800568a:	46bd      	mov	sp, r7
 800568c:	bc80      	pop	{r7}
 800568e:	4770      	bx	lr

08005690 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005690:	b480      	push	{r7}
 8005692:	b083      	sub	sp, #12
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800569c:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80056a0:	d103      	bne.n	80056aa <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2201      	movs	r2, #1
 80056a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80056a8:	e007      	b.n	80056ba <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056ae:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80056b2:	d102      	bne.n	80056ba <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2208      	movs	r2, #8
 80056b8:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80056ba:	bf00      	nop
 80056bc:	370c      	adds	r7, #12
 80056be:	46bd      	mov	sp, r7
 80056c0:	bc80      	pop	{r7}
 80056c2:	4770      	bx	lr

080056c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b086      	sub	sp, #24
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d101      	bne.n	80056d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
 80056d4:	e35a      	b.n	8005d8c <HAL_RCC_OscConfig+0x6c8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d01c      	beq.n	8005718 <HAL_RCC_OscConfig+0x54>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f003 0301 	and.w	r3, r3, #1
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d116      	bne.n	8005718 <HAL_RCC_OscConfig+0x54>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f003 0302 	and.w	r3, r3, #2
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d110      	bne.n	8005718 <HAL_RCC_OscConfig+0x54>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f003 0308 	and.w	r3, r3, #8
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d10a      	bne.n	8005718 <HAL_RCC_OscConfig+0x54>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f003 0304 	and.w	r3, r3, #4
 800570a:	2b00      	cmp	r3, #0
 800570c:	d104      	bne.n	8005718 <HAL_RCC_OscConfig+0x54>
 800570e:	f240 1165 	movw	r1, #357	@ 0x165
 8005712:	488f      	ldr	r0, [pc, #572]	@ (8005950 <HAL_RCC_OscConfig+0x28c>)
 8005714:	f7fb f9fc 	bl	8000b10 <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f003 0301 	and.w	r3, r3, #1
 8005720:	2b00      	cmp	r3, #0
 8005722:	f000 809a 	beq.w	800585a <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d00e      	beq.n	800574c <HAL_RCC_OscConfig+0x88>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	685b      	ldr	r3, [r3, #4]
 8005732:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005736:	d009      	beq.n	800574c <HAL_RCC_OscConfig+0x88>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005740:	d004      	beq.n	800574c <HAL_RCC_OscConfig+0x88>
 8005742:	f240 116b 	movw	r1, #363	@ 0x16b
 8005746:	4882      	ldr	r0, [pc, #520]	@ (8005950 <HAL_RCC_OscConfig+0x28c>)
 8005748:	f7fb f9e2 	bl	8000b10 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800574c:	4b81      	ldr	r3, [pc, #516]	@ (8005954 <HAL_RCC_OscConfig+0x290>)
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	f003 030c 	and.w	r3, r3, #12
 8005754:	2b04      	cmp	r3, #4
 8005756:	d00c      	beq.n	8005772 <HAL_RCC_OscConfig+0xae>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005758:	4b7e      	ldr	r3, [pc, #504]	@ (8005954 <HAL_RCC_OscConfig+0x290>)
 800575a:	685b      	ldr	r3, [r3, #4]
 800575c:	f003 030c 	and.w	r3, r3, #12
 8005760:	2b08      	cmp	r3, #8
 8005762:	d112      	bne.n	800578a <HAL_RCC_OscConfig+0xc6>
 8005764:	4b7b      	ldr	r3, [pc, #492]	@ (8005954 <HAL_RCC_OscConfig+0x290>)
 8005766:	685b      	ldr	r3, [r3, #4]
 8005768:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800576c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005770:	d10b      	bne.n	800578a <HAL_RCC_OscConfig+0xc6>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005772:	4b78      	ldr	r3, [pc, #480]	@ (8005954 <HAL_RCC_OscConfig+0x290>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800577a:	2b00      	cmp	r3, #0
 800577c:	d06c      	beq.n	8005858 <HAL_RCC_OscConfig+0x194>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d168      	bne.n	8005858 <HAL_RCC_OscConfig+0x194>
      {
        return HAL_ERROR;
 8005786:	2301      	movs	r3, #1
 8005788:	e300      	b.n	8005d8c <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	685b      	ldr	r3, [r3, #4]
 800578e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005792:	d106      	bne.n	80057a2 <HAL_RCC_OscConfig+0xde>
 8005794:	4b6f      	ldr	r3, [pc, #444]	@ (8005954 <HAL_RCC_OscConfig+0x290>)
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	4a6e      	ldr	r2, [pc, #440]	@ (8005954 <HAL_RCC_OscConfig+0x290>)
 800579a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800579e:	6013      	str	r3, [r2, #0]
 80057a0:	e02e      	b.n	8005800 <HAL_RCC_OscConfig+0x13c>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d10c      	bne.n	80057c4 <HAL_RCC_OscConfig+0x100>
 80057aa:	4b6a      	ldr	r3, [pc, #424]	@ (8005954 <HAL_RCC_OscConfig+0x290>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a69      	ldr	r2, [pc, #420]	@ (8005954 <HAL_RCC_OscConfig+0x290>)
 80057b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057b4:	6013      	str	r3, [r2, #0]
 80057b6:	4b67      	ldr	r3, [pc, #412]	@ (8005954 <HAL_RCC_OscConfig+0x290>)
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4a66      	ldr	r2, [pc, #408]	@ (8005954 <HAL_RCC_OscConfig+0x290>)
 80057bc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80057c0:	6013      	str	r3, [r2, #0]
 80057c2:	e01d      	b.n	8005800 <HAL_RCC_OscConfig+0x13c>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80057cc:	d10c      	bne.n	80057e8 <HAL_RCC_OscConfig+0x124>
 80057ce:	4b61      	ldr	r3, [pc, #388]	@ (8005954 <HAL_RCC_OscConfig+0x290>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4a60      	ldr	r2, [pc, #384]	@ (8005954 <HAL_RCC_OscConfig+0x290>)
 80057d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80057d8:	6013      	str	r3, [r2, #0]
 80057da:	4b5e      	ldr	r3, [pc, #376]	@ (8005954 <HAL_RCC_OscConfig+0x290>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	4a5d      	ldr	r2, [pc, #372]	@ (8005954 <HAL_RCC_OscConfig+0x290>)
 80057e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057e4:	6013      	str	r3, [r2, #0]
 80057e6:	e00b      	b.n	8005800 <HAL_RCC_OscConfig+0x13c>
 80057e8:	4b5a      	ldr	r3, [pc, #360]	@ (8005954 <HAL_RCC_OscConfig+0x290>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a59      	ldr	r2, [pc, #356]	@ (8005954 <HAL_RCC_OscConfig+0x290>)
 80057ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057f2:	6013      	str	r3, [r2, #0]
 80057f4:	4b57      	ldr	r3, [pc, #348]	@ (8005954 <HAL_RCC_OscConfig+0x290>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a56      	ldr	r2, [pc, #344]	@ (8005954 <HAL_RCC_OscConfig+0x290>)
 80057fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80057fe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	685b      	ldr	r3, [r3, #4]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d013      	beq.n	8005830 <HAL_RCC_OscConfig+0x16c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005808:	f7fc fb5a 	bl	8001ec0 <HAL_GetTick>
 800580c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800580e:	e008      	b.n	8005822 <HAL_RCC_OscConfig+0x15e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005810:	f7fc fb56 	bl	8001ec0 <HAL_GetTick>
 8005814:	4602      	mov	r2, r0
 8005816:	693b      	ldr	r3, [r7, #16]
 8005818:	1ad3      	subs	r3, r2, r3
 800581a:	2b64      	cmp	r3, #100	@ 0x64
 800581c:	d901      	bls.n	8005822 <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 800581e:	2303      	movs	r3, #3
 8005820:	e2b4      	b.n	8005d8c <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005822:	4b4c      	ldr	r3, [pc, #304]	@ (8005954 <HAL_RCC_OscConfig+0x290>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800582a:	2b00      	cmp	r3, #0
 800582c:	d0f0      	beq.n	8005810 <HAL_RCC_OscConfig+0x14c>
 800582e:	e014      	b.n	800585a <HAL_RCC_OscConfig+0x196>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005830:	f7fc fb46 	bl	8001ec0 <HAL_GetTick>
 8005834:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005836:	e008      	b.n	800584a <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005838:	f7fc fb42 	bl	8001ec0 <HAL_GetTick>
 800583c:	4602      	mov	r2, r0
 800583e:	693b      	ldr	r3, [r7, #16]
 8005840:	1ad3      	subs	r3, r2, r3
 8005842:	2b64      	cmp	r3, #100	@ 0x64
 8005844:	d901      	bls.n	800584a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8005846:	2303      	movs	r3, #3
 8005848:	e2a0      	b.n	8005d8c <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800584a:	4b42      	ldr	r3, [pc, #264]	@ (8005954 <HAL_RCC_OscConfig+0x290>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005852:	2b00      	cmp	r3, #0
 8005854:	d1f0      	bne.n	8005838 <HAL_RCC_OscConfig+0x174>
 8005856:	e000      	b.n	800585a <HAL_RCC_OscConfig+0x196>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005858:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f003 0302 	and.w	r3, r3, #2
 8005862:	2b00      	cmp	r3, #0
 8005864:	f000 8080 	beq.w	8005968 <HAL_RCC_OscConfig+0x2a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	691b      	ldr	r3, [r3, #16]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d008      	beq.n	8005882 <HAL_RCC_OscConfig+0x1be>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	691b      	ldr	r3, [r3, #16]
 8005874:	2b01      	cmp	r3, #1
 8005876:	d004      	beq.n	8005882 <HAL_RCC_OscConfig+0x1be>
 8005878:	f240 119f 	movw	r1, #415	@ 0x19f
 800587c:	4834      	ldr	r0, [pc, #208]	@ (8005950 <HAL_RCC_OscConfig+0x28c>)
 800587e:	f7fb f947 	bl	8000b10 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	695b      	ldr	r3, [r3, #20]
 8005886:	2b1f      	cmp	r3, #31
 8005888:	d904      	bls.n	8005894 <HAL_RCC_OscConfig+0x1d0>
 800588a:	f44f 71d0 	mov.w	r1, #416	@ 0x1a0
 800588e:	4830      	ldr	r0, [pc, #192]	@ (8005950 <HAL_RCC_OscConfig+0x28c>)
 8005890:	f7fb f93e 	bl	8000b10 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005894:	4b2f      	ldr	r3, [pc, #188]	@ (8005954 <HAL_RCC_OscConfig+0x290>)
 8005896:	685b      	ldr	r3, [r3, #4]
 8005898:	f003 030c 	and.w	r3, r3, #12
 800589c:	2b00      	cmp	r3, #0
 800589e:	d00b      	beq.n	80058b8 <HAL_RCC_OscConfig+0x1f4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80058a0:	4b2c      	ldr	r3, [pc, #176]	@ (8005954 <HAL_RCC_OscConfig+0x290>)
 80058a2:	685b      	ldr	r3, [r3, #4]
 80058a4:	f003 030c 	and.w	r3, r3, #12
 80058a8:	2b08      	cmp	r3, #8
 80058aa:	d11c      	bne.n	80058e6 <HAL_RCC_OscConfig+0x222>
 80058ac:	4b29      	ldr	r3, [pc, #164]	@ (8005954 <HAL_RCC_OscConfig+0x290>)
 80058ae:	685b      	ldr	r3, [r3, #4]
 80058b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d116      	bne.n	80058e6 <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80058b8:	4b26      	ldr	r3, [pc, #152]	@ (8005954 <HAL_RCC_OscConfig+0x290>)
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f003 0302 	and.w	r3, r3, #2
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d005      	beq.n	80058d0 <HAL_RCC_OscConfig+0x20c>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	691b      	ldr	r3, [r3, #16]
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	d001      	beq.n	80058d0 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 80058cc:	2301      	movs	r3, #1
 80058ce:	e25d      	b.n	8005d8c <HAL_RCC_OscConfig+0x6c8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058d0:	4b20      	ldr	r3, [pc, #128]	@ (8005954 <HAL_RCC_OscConfig+0x290>)
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	695b      	ldr	r3, [r3, #20]
 80058dc:	00db      	lsls	r3, r3, #3
 80058de:	491d      	ldr	r1, [pc, #116]	@ (8005954 <HAL_RCC_OscConfig+0x290>)
 80058e0:	4313      	orrs	r3, r2
 80058e2:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80058e4:	e040      	b.n	8005968 <HAL_RCC_OscConfig+0x2a4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	691b      	ldr	r3, [r3, #16]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d020      	beq.n	8005930 <HAL_RCC_OscConfig+0x26c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80058ee:	4b1a      	ldr	r3, [pc, #104]	@ (8005958 <HAL_RCC_OscConfig+0x294>)
 80058f0:	2201      	movs	r2, #1
 80058f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058f4:	f7fc fae4 	bl	8001ec0 <HAL_GetTick>
 80058f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80058fa:	e008      	b.n	800590e <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058fc:	f7fc fae0 	bl	8001ec0 <HAL_GetTick>
 8005900:	4602      	mov	r2, r0
 8005902:	693b      	ldr	r3, [r7, #16]
 8005904:	1ad3      	subs	r3, r2, r3
 8005906:	2b02      	cmp	r3, #2
 8005908:	d901      	bls.n	800590e <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 800590a:	2303      	movs	r3, #3
 800590c:	e23e      	b.n	8005d8c <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800590e:	4b11      	ldr	r3, [pc, #68]	@ (8005954 <HAL_RCC_OscConfig+0x290>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f003 0302 	and.w	r3, r3, #2
 8005916:	2b00      	cmp	r3, #0
 8005918:	d0f0      	beq.n	80058fc <HAL_RCC_OscConfig+0x238>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800591a:	4b0e      	ldr	r3, [pc, #56]	@ (8005954 <HAL_RCC_OscConfig+0x290>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	695b      	ldr	r3, [r3, #20]
 8005926:	00db      	lsls	r3, r3, #3
 8005928:	490a      	ldr	r1, [pc, #40]	@ (8005954 <HAL_RCC_OscConfig+0x290>)
 800592a:	4313      	orrs	r3, r2
 800592c:	600b      	str	r3, [r1, #0]
 800592e:	e01b      	b.n	8005968 <HAL_RCC_OscConfig+0x2a4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005930:	4b09      	ldr	r3, [pc, #36]	@ (8005958 <HAL_RCC_OscConfig+0x294>)
 8005932:	2200      	movs	r2, #0
 8005934:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005936:	f7fc fac3 	bl	8001ec0 <HAL_GetTick>
 800593a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800593c:	e00e      	b.n	800595c <HAL_RCC_OscConfig+0x298>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800593e:	f7fc fabf 	bl	8001ec0 <HAL_GetTick>
 8005942:	4602      	mov	r2, r0
 8005944:	693b      	ldr	r3, [r7, #16]
 8005946:	1ad3      	subs	r3, r2, r3
 8005948:	2b02      	cmp	r3, #2
 800594a:	d907      	bls.n	800595c <HAL_RCC_OscConfig+0x298>
          {
            return HAL_TIMEOUT;
 800594c:	2303      	movs	r3, #3
 800594e:	e21d      	b.n	8005d8c <HAL_RCC_OscConfig+0x6c8>
 8005950:	0800b310 	.word	0x0800b310
 8005954:	40021000 	.word	0x40021000
 8005958:	42420000 	.word	0x42420000
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800595c:	4b7d      	ldr	r3, [pc, #500]	@ (8005b54 <HAL_RCC_OscConfig+0x490>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f003 0302 	and.w	r3, r3, #2
 8005964:	2b00      	cmp	r3, #0
 8005966:	d1ea      	bne.n	800593e <HAL_RCC_OscConfig+0x27a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f003 0308 	and.w	r3, r3, #8
 8005970:	2b00      	cmp	r3, #0
 8005972:	d040      	beq.n	80059f6 <HAL_RCC_OscConfig+0x332>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	699b      	ldr	r3, [r3, #24]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d008      	beq.n	800598e <HAL_RCC_OscConfig+0x2ca>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	699b      	ldr	r3, [r3, #24]
 8005980:	2b01      	cmp	r3, #1
 8005982:	d004      	beq.n	800598e <HAL_RCC_OscConfig+0x2ca>
 8005984:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8005988:	4873      	ldr	r0, [pc, #460]	@ (8005b58 <HAL_RCC_OscConfig+0x494>)
 800598a:	f7fb f8c1 	bl	8000b10 <assert_failed>

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	699b      	ldr	r3, [r3, #24]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d019      	beq.n	80059ca <HAL_RCC_OscConfig+0x306>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005996:	4b71      	ldr	r3, [pc, #452]	@ (8005b5c <HAL_RCC_OscConfig+0x498>)
 8005998:	2201      	movs	r2, #1
 800599a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800599c:	f7fc fa90 	bl	8001ec0 <HAL_GetTick>
 80059a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059a2:	e008      	b.n	80059b6 <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059a4:	f7fc fa8c 	bl	8001ec0 <HAL_GetTick>
 80059a8:	4602      	mov	r2, r0
 80059aa:	693b      	ldr	r3, [r7, #16]
 80059ac:	1ad3      	subs	r3, r2, r3
 80059ae:	2b02      	cmp	r3, #2
 80059b0:	d901      	bls.n	80059b6 <HAL_RCC_OscConfig+0x2f2>
        {
          return HAL_TIMEOUT;
 80059b2:	2303      	movs	r3, #3
 80059b4:	e1ea      	b.n	8005d8c <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059b6:	4b67      	ldr	r3, [pc, #412]	@ (8005b54 <HAL_RCC_OscConfig+0x490>)
 80059b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059ba:	f003 0302 	and.w	r3, r3, #2
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d0f0      	beq.n	80059a4 <HAL_RCC_OscConfig+0x2e0>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80059c2:	2001      	movs	r0, #1
 80059c4:	f000 fc30 	bl	8006228 <RCC_Delay>
 80059c8:	e015      	b.n	80059f6 <HAL_RCC_OscConfig+0x332>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80059ca:	4b64      	ldr	r3, [pc, #400]	@ (8005b5c <HAL_RCC_OscConfig+0x498>)
 80059cc:	2200      	movs	r2, #0
 80059ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059d0:	f7fc fa76 	bl	8001ec0 <HAL_GetTick>
 80059d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059d6:	e008      	b.n	80059ea <HAL_RCC_OscConfig+0x326>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059d8:	f7fc fa72 	bl	8001ec0 <HAL_GetTick>
 80059dc:	4602      	mov	r2, r0
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	1ad3      	subs	r3, r2, r3
 80059e2:	2b02      	cmp	r3, #2
 80059e4:	d901      	bls.n	80059ea <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 80059e6:	2303      	movs	r3, #3
 80059e8:	e1d0      	b.n	8005d8c <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059ea:	4b5a      	ldr	r3, [pc, #360]	@ (8005b54 <HAL_RCC_OscConfig+0x490>)
 80059ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059ee:	f003 0302 	and.w	r3, r3, #2
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d1f0      	bne.n	80059d8 <HAL_RCC_OscConfig+0x314>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f003 0304 	and.w	r3, r3, #4
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	f000 80bf 	beq.w	8005b82 <HAL_RCC_OscConfig+0x4be>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a04:	2300      	movs	r3, #0
 8005a06:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	68db      	ldr	r3, [r3, #12]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d00c      	beq.n	8005a2a <HAL_RCC_OscConfig+0x366>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	68db      	ldr	r3, [r3, #12]
 8005a14:	2b01      	cmp	r3, #1
 8005a16:	d008      	beq.n	8005a2a <HAL_RCC_OscConfig+0x366>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	68db      	ldr	r3, [r3, #12]
 8005a1c:	2b05      	cmp	r3, #5
 8005a1e:	d004      	beq.n	8005a2a <HAL_RCC_OscConfig+0x366>
 8005a20:	f240 210f 	movw	r1, #527	@ 0x20f
 8005a24:	484c      	ldr	r0, [pc, #304]	@ (8005b58 <HAL_RCC_OscConfig+0x494>)
 8005a26:	f7fb f873 	bl	8000b10 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a2a:	4b4a      	ldr	r3, [pc, #296]	@ (8005b54 <HAL_RCC_OscConfig+0x490>)
 8005a2c:	69db      	ldr	r3, [r3, #28]
 8005a2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d10d      	bne.n	8005a52 <HAL_RCC_OscConfig+0x38e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a36:	4b47      	ldr	r3, [pc, #284]	@ (8005b54 <HAL_RCC_OscConfig+0x490>)
 8005a38:	69db      	ldr	r3, [r3, #28]
 8005a3a:	4a46      	ldr	r2, [pc, #280]	@ (8005b54 <HAL_RCC_OscConfig+0x490>)
 8005a3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a40:	61d3      	str	r3, [r2, #28]
 8005a42:	4b44      	ldr	r3, [pc, #272]	@ (8005b54 <HAL_RCC_OscConfig+0x490>)
 8005a44:	69db      	ldr	r3, [r3, #28]
 8005a46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a4a:	60bb      	str	r3, [r7, #8]
 8005a4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a4e:	2301      	movs	r3, #1
 8005a50:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a52:	4b43      	ldr	r3, [pc, #268]	@ (8005b60 <HAL_RCC_OscConfig+0x49c>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d118      	bne.n	8005a90 <HAL_RCC_OscConfig+0x3cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a5e:	4b40      	ldr	r3, [pc, #256]	@ (8005b60 <HAL_RCC_OscConfig+0x49c>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4a3f      	ldr	r2, [pc, #252]	@ (8005b60 <HAL_RCC_OscConfig+0x49c>)
 8005a64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a6a:	f7fc fa29 	bl	8001ec0 <HAL_GetTick>
 8005a6e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a70:	e008      	b.n	8005a84 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a72:	f7fc fa25 	bl	8001ec0 <HAL_GetTick>
 8005a76:	4602      	mov	r2, r0
 8005a78:	693b      	ldr	r3, [r7, #16]
 8005a7a:	1ad3      	subs	r3, r2, r3
 8005a7c:	2b64      	cmp	r3, #100	@ 0x64
 8005a7e:	d901      	bls.n	8005a84 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005a80:	2303      	movs	r3, #3
 8005a82:	e183      	b.n	8005d8c <HAL_RCC_OscConfig+0x6c8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a84:	4b36      	ldr	r3, [pc, #216]	@ (8005b60 <HAL_RCC_OscConfig+0x49c>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d0f0      	beq.n	8005a72 <HAL_RCC_OscConfig+0x3ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	68db      	ldr	r3, [r3, #12]
 8005a94:	2b01      	cmp	r3, #1
 8005a96:	d106      	bne.n	8005aa6 <HAL_RCC_OscConfig+0x3e2>
 8005a98:	4b2e      	ldr	r3, [pc, #184]	@ (8005b54 <HAL_RCC_OscConfig+0x490>)
 8005a9a:	6a1b      	ldr	r3, [r3, #32]
 8005a9c:	4a2d      	ldr	r2, [pc, #180]	@ (8005b54 <HAL_RCC_OscConfig+0x490>)
 8005a9e:	f043 0301 	orr.w	r3, r3, #1
 8005aa2:	6213      	str	r3, [r2, #32]
 8005aa4:	e02d      	b.n	8005b02 <HAL_RCC_OscConfig+0x43e>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	68db      	ldr	r3, [r3, #12]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d10c      	bne.n	8005ac8 <HAL_RCC_OscConfig+0x404>
 8005aae:	4b29      	ldr	r3, [pc, #164]	@ (8005b54 <HAL_RCC_OscConfig+0x490>)
 8005ab0:	6a1b      	ldr	r3, [r3, #32]
 8005ab2:	4a28      	ldr	r2, [pc, #160]	@ (8005b54 <HAL_RCC_OscConfig+0x490>)
 8005ab4:	f023 0301 	bic.w	r3, r3, #1
 8005ab8:	6213      	str	r3, [r2, #32]
 8005aba:	4b26      	ldr	r3, [pc, #152]	@ (8005b54 <HAL_RCC_OscConfig+0x490>)
 8005abc:	6a1b      	ldr	r3, [r3, #32]
 8005abe:	4a25      	ldr	r2, [pc, #148]	@ (8005b54 <HAL_RCC_OscConfig+0x490>)
 8005ac0:	f023 0304 	bic.w	r3, r3, #4
 8005ac4:	6213      	str	r3, [r2, #32]
 8005ac6:	e01c      	b.n	8005b02 <HAL_RCC_OscConfig+0x43e>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	68db      	ldr	r3, [r3, #12]
 8005acc:	2b05      	cmp	r3, #5
 8005ace:	d10c      	bne.n	8005aea <HAL_RCC_OscConfig+0x426>
 8005ad0:	4b20      	ldr	r3, [pc, #128]	@ (8005b54 <HAL_RCC_OscConfig+0x490>)
 8005ad2:	6a1b      	ldr	r3, [r3, #32]
 8005ad4:	4a1f      	ldr	r2, [pc, #124]	@ (8005b54 <HAL_RCC_OscConfig+0x490>)
 8005ad6:	f043 0304 	orr.w	r3, r3, #4
 8005ada:	6213      	str	r3, [r2, #32]
 8005adc:	4b1d      	ldr	r3, [pc, #116]	@ (8005b54 <HAL_RCC_OscConfig+0x490>)
 8005ade:	6a1b      	ldr	r3, [r3, #32]
 8005ae0:	4a1c      	ldr	r2, [pc, #112]	@ (8005b54 <HAL_RCC_OscConfig+0x490>)
 8005ae2:	f043 0301 	orr.w	r3, r3, #1
 8005ae6:	6213      	str	r3, [r2, #32]
 8005ae8:	e00b      	b.n	8005b02 <HAL_RCC_OscConfig+0x43e>
 8005aea:	4b1a      	ldr	r3, [pc, #104]	@ (8005b54 <HAL_RCC_OscConfig+0x490>)
 8005aec:	6a1b      	ldr	r3, [r3, #32]
 8005aee:	4a19      	ldr	r2, [pc, #100]	@ (8005b54 <HAL_RCC_OscConfig+0x490>)
 8005af0:	f023 0301 	bic.w	r3, r3, #1
 8005af4:	6213      	str	r3, [r2, #32]
 8005af6:	4b17      	ldr	r3, [pc, #92]	@ (8005b54 <HAL_RCC_OscConfig+0x490>)
 8005af8:	6a1b      	ldr	r3, [r3, #32]
 8005afa:	4a16      	ldr	r2, [pc, #88]	@ (8005b54 <HAL_RCC_OscConfig+0x490>)
 8005afc:	f023 0304 	bic.w	r3, r3, #4
 8005b00:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	68db      	ldr	r3, [r3, #12]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d015      	beq.n	8005b36 <HAL_RCC_OscConfig+0x472>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b0a:	f7fc f9d9 	bl	8001ec0 <HAL_GetTick>
 8005b0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b10:	e00a      	b.n	8005b28 <HAL_RCC_OscConfig+0x464>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b12:	f7fc f9d5 	bl	8001ec0 <HAL_GetTick>
 8005b16:	4602      	mov	r2, r0
 8005b18:	693b      	ldr	r3, [r7, #16]
 8005b1a:	1ad3      	subs	r3, r2, r3
 8005b1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b20:	4293      	cmp	r3, r2
 8005b22:	d901      	bls.n	8005b28 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005b24:	2303      	movs	r3, #3
 8005b26:	e131      	b.n	8005d8c <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b28:	4b0a      	ldr	r3, [pc, #40]	@ (8005b54 <HAL_RCC_OscConfig+0x490>)
 8005b2a:	6a1b      	ldr	r3, [r3, #32]
 8005b2c:	f003 0302 	and.w	r3, r3, #2
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d0ee      	beq.n	8005b12 <HAL_RCC_OscConfig+0x44e>
 8005b34:	e01c      	b.n	8005b70 <HAL_RCC_OscConfig+0x4ac>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b36:	f7fc f9c3 	bl	8001ec0 <HAL_GetTick>
 8005b3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b3c:	e012      	b.n	8005b64 <HAL_RCC_OscConfig+0x4a0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b3e:	f7fc f9bf 	bl	8001ec0 <HAL_GetTick>
 8005b42:	4602      	mov	r2, r0
 8005b44:	693b      	ldr	r3, [r7, #16]
 8005b46:	1ad3      	subs	r3, r2, r3
 8005b48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b4c:	4293      	cmp	r3, r2
 8005b4e:	d909      	bls.n	8005b64 <HAL_RCC_OscConfig+0x4a0>
        {
          return HAL_TIMEOUT;
 8005b50:	2303      	movs	r3, #3
 8005b52:	e11b      	b.n	8005d8c <HAL_RCC_OscConfig+0x6c8>
 8005b54:	40021000 	.word	0x40021000
 8005b58:	0800b310 	.word	0x0800b310
 8005b5c:	42420480 	.word	0x42420480
 8005b60:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b64:	4b8b      	ldr	r3, [pc, #556]	@ (8005d94 <HAL_RCC_OscConfig+0x6d0>)
 8005b66:	6a1b      	ldr	r3, [r3, #32]
 8005b68:	f003 0302 	and.w	r3, r3, #2
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d1e6      	bne.n	8005b3e <HAL_RCC_OscConfig+0x47a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005b70:	7dfb      	ldrb	r3, [r7, #23]
 8005b72:	2b01      	cmp	r3, #1
 8005b74:	d105      	bne.n	8005b82 <HAL_RCC_OscConfig+0x4be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b76:	4b87      	ldr	r3, [pc, #540]	@ (8005d94 <HAL_RCC_OscConfig+0x6d0>)
 8005b78:	69db      	ldr	r3, [r3, #28]
 8005b7a:	4a86      	ldr	r2, [pc, #536]	@ (8005d94 <HAL_RCC_OscConfig+0x6d0>)
 8005b7c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b80:	61d3      	str	r3, [r2, #28]
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	69db      	ldr	r3, [r3, #28]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d00c      	beq.n	8005ba4 <HAL_RCC_OscConfig+0x4e0>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	69db      	ldr	r3, [r3, #28]
 8005b8e:	2b01      	cmp	r3, #1
 8005b90:	d008      	beq.n	8005ba4 <HAL_RCC_OscConfig+0x4e0>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	69db      	ldr	r3, [r3, #28]
 8005b96:	2b02      	cmp	r3, #2
 8005b98:	d004      	beq.n	8005ba4 <HAL_RCC_OscConfig+0x4e0>
 8005b9a:	f240 21ad 	movw	r1, #685	@ 0x2ad
 8005b9e:	487e      	ldr	r0, [pc, #504]	@ (8005d98 <HAL_RCC_OscConfig+0x6d4>)
 8005ba0:	f7fa ffb6 	bl	8000b10 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	69db      	ldr	r3, [r3, #28]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	f000 80ee 	beq.w	8005d8a <HAL_RCC_OscConfig+0x6c6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005bae:	4b79      	ldr	r3, [pc, #484]	@ (8005d94 <HAL_RCC_OscConfig+0x6d0>)
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	f003 030c 	and.w	r3, r3, #12
 8005bb6:	2b08      	cmp	r3, #8
 8005bb8:	f000 80ce 	beq.w	8005d58 <HAL_RCC_OscConfig+0x694>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	69db      	ldr	r3, [r3, #28]
 8005bc0:	2b02      	cmp	r3, #2
 8005bc2:	f040 80b2 	bne.w	8005d2a <HAL_RCC_OscConfig+0x666>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6a1b      	ldr	r3, [r3, #32]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d009      	beq.n	8005be2 <HAL_RCC_OscConfig+0x51e>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6a1b      	ldr	r3, [r3, #32]
 8005bd2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005bd6:	d004      	beq.n	8005be2 <HAL_RCC_OscConfig+0x51e>
 8005bd8:	f240 21b6 	movw	r1, #694	@ 0x2b6
 8005bdc:	486e      	ldr	r0, [pc, #440]	@ (8005d98 <HAL_RCC_OscConfig+0x6d4>)
 8005bde:	f7fa ff97 	bl	8000b10 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d04a      	beq.n	8005c80 <HAL_RCC_OscConfig+0x5bc>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bee:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005bf2:	d045      	beq.n	8005c80 <HAL_RCC_OscConfig+0x5bc>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bf8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005bfc:	d040      	beq.n	8005c80 <HAL_RCC_OscConfig+0x5bc>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c02:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005c06:	d03b      	beq.n	8005c80 <HAL_RCC_OscConfig+0x5bc>
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c0c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c10:	d036      	beq.n	8005c80 <HAL_RCC_OscConfig+0x5bc>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c16:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8005c1a:	d031      	beq.n	8005c80 <HAL_RCC_OscConfig+0x5bc>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c20:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8005c24:	d02c      	beq.n	8005c80 <HAL_RCC_OscConfig+0x5bc>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c2a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8005c2e:	d027      	beq.n	8005c80 <HAL_RCC_OscConfig+0x5bc>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c34:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005c38:	d022      	beq.n	8005c80 <HAL_RCC_OscConfig+0x5bc>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c3e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8005c42:	d01d      	beq.n	8005c80 <HAL_RCC_OscConfig+0x5bc>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c48:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8005c4c:	d018      	beq.n	8005c80 <HAL_RCC_OscConfig+0x5bc>
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c52:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8005c56:	d013      	beq.n	8005c80 <HAL_RCC_OscConfig+0x5bc>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c5c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005c60:	d00e      	beq.n	8005c80 <HAL_RCC_OscConfig+0x5bc>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c66:	f5b3 1f50 	cmp.w	r3, #3407872	@ 0x340000
 8005c6a:	d009      	beq.n	8005c80 <HAL_RCC_OscConfig+0x5bc>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c70:	f5b3 1f60 	cmp.w	r3, #3670016	@ 0x380000
 8005c74:	d004      	beq.n	8005c80 <HAL_RCC_OscConfig+0x5bc>
 8005c76:	f240 21b7 	movw	r1, #695	@ 0x2b7
 8005c7a:	4847      	ldr	r0, [pc, #284]	@ (8005d98 <HAL_RCC_OscConfig+0x6d4>)
 8005c7c:	f7fa ff48 	bl	8000b10 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c80:	4b46      	ldr	r3, [pc, #280]	@ (8005d9c <HAL_RCC_OscConfig+0x6d8>)
 8005c82:	2200      	movs	r2, #0
 8005c84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c86:	f7fc f91b 	bl	8001ec0 <HAL_GetTick>
 8005c8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005c8c:	e008      	b.n	8005ca0 <HAL_RCC_OscConfig+0x5dc>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c8e:	f7fc f917 	bl	8001ec0 <HAL_GetTick>
 8005c92:	4602      	mov	r2, r0
 8005c94:	693b      	ldr	r3, [r7, #16]
 8005c96:	1ad3      	subs	r3, r2, r3
 8005c98:	2b02      	cmp	r3, #2
 8005c9a:	d901      	bls.n	8005ca0 <HAL_RCC_OscConfig+0x5dc>
          {
            return HAL_TIMEOUT;
 8005c9c:	2303      	movs	r3, #3
 8005c9e:	e075      	b.n	8005d8c <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005ca0:	4b3c      	ldr	r3, [pc, #240]	@ (8005d94 <HAL_RCC_OscConfig+0x6d0>)
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d1f0      	bne.n	8005c8e <HAL_RCC_OscConfig+0x5ca>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6a1b      	ldr	r3, [r3, #32]
 8005cb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005cb4:	d116      	bne.n	8005ce4 <HAL_RCC_OscConfig+0x620>
        {
          /* Check the parameter */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d009      	beq.n	8005cd2 <HAL_RCC_OscConfig+0x60e>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	689b      	ldr	r3, [r3, #8]
 8005cc2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005cc6:	d004      	beq.n	8005cd2 <HAL_RCC_OscConfig+0x60e>
 8005cc8:	f240 21cd 	movw	r1, #717	@ 0x2cd
 8005ccc:	4832      	ldr	r0, [pc, #200]	@ (8005d98 <HAL_RCC_OscConfig+0x6d4>)
 8005cce:	f7fa ff1f 	bl	8000b10 <assert_failed>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005cd2:	4b30      	ldr	r3, [pc, #192]	@ (8005d94 <HAL_RCC_OscConfig+0x6d0>)
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	689b      	ldr	r3, [r3, #8]
 8005cde:	492d      	ldr	r1, [pc, #180]	@ (8005d94 <HAL_RCC_OscConfig+0x6d0>)
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005ce4:	4b2b      	ldr	r3, [pc, #172]	@ (8005d94 <HAL_RCC_OscConfig+0x6d0>)
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6a19      	ldr	r1, [r3, #32]
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cf4:	430b      	orrs	r3, r1
 8005cf6:	4927      	ldr	r1, [pc, #156]	@ (8005d94 <HAL_RCC_OscConfig+0x6d0>)
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005cfc:	4b27      	ldr	r3, [pc, #156]	@ (8005d9c <HAL_RCC_OscConfig+0x6d8>)
 8005cfe:	2201      	movs	r2, #1
 8005d00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d02:	f7fc f8dd 	bl	8001ec0 <HAL_GetTick>
 8005d06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005d08:	e008      	b.n	8005d1c <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d0a:	f7fc f8d9 	bl	8001ec0 <HAL_GetTick>
 8005d0e:	4602      	mov	r2, r0
 8005d10:	693b      	ldr	r3, [r7, #16]
 8005d12:	1ad3      	subs	r3, r2, r3
 8005d14:	2b02      	cmp	r3, #2
 8005d16:	d901      	bls.n	8005d1c <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8005d18:	2303      	movs	r3, #3
 8005d1a:	e037      	b.n	8005d8c <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005d1c:	4b1d      	ldr	r3, [pc, #116]	@ (8005d94 <HAL_RCC_OscConfig+0x6d0>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d0f0      	beq.n	8005d0a <HAL_RCC_OscConfig+0x646>
 8005d28:	e02f      	b.n	8005d8a <HAL_RCC_OscConfig+0x6c6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d2a:	4b1c      	ldr	r3, [pc, #112]	@ (8005d9c <HAL_RCC_OscConfig+0x6d8>)
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d30:	f7fc f8c6 	bl	8001ec0 <HAL_GetTick>
 8005d34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005d36:	e008      	b.n	8005d4a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d38:	f7fc f8c2 	bl	8001ec0 <HAL_GetTick>
 8005d3c:	4602      	mov	r2, r0
 8005d3e:	693b      	ldr	r3, [r7, #16]
 8005d40:	1ad3      	subs	r3, r2, r3
 8005d42:	2b02      	cmp	r3, #2
 8005d44:	d901      	bls.n	8005d4a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8005d46:	2303      	movs	r3, #3
 8005d48:	e020      	b.n	8005d8c <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005d4a:	4b12      	ldr	r3, [pc, #72]	@ (8005d94 <HAL_RCC_OscConfig+0x6d0>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d1f0      	bne.n	8005d38 <HAL_RCC_OscConfig+0x674>
 8005d56:	e018      	b.n	8005d8a <HAL_RCC_OscConfig+0x6c6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	69db      	ldr	r3, [r3, #28]
 8005d5c:	2b01      	cmp	r3, #1
 8005d5e:	d101      	bne.n	8005d64 <HAL_RCC_OscConfig+0x6a0>
      {
        return HAL_ERROR;
 8005d60:	2301      	movs	r3, #1
 8005d62:	e013      	b.n	8005d8c <HAL_RCC_OscConfig+0x6c8>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005d64:	4b0b      	ldr	r3, [pc, #44]	@ (8005d94 <HAL_RCC_OscConfig+0x6d0>)
 8005d66:	685b      	ldr	r3, [r3, #4]
 8005d68:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6a1b      	ldr	r3, [r3, #32]
 8005d74:	429a      	cmp	r2, r3
 8005d76:	d106      	bne.n	8005d86 <HAL_RCC_OscConfig+0x6c2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d001      	beq.n	8005d8a <HAL_RCC_OscConfig+0x6c6>
        {
          return HAL_ERROR;
 8005d86:	2301      	movs	r3, #1
 8005d88:	e000      	b.n	8005d8c <HAL_RCC_OscConfig+0x6c8>
        }
      }
    }
  }

  return HAL_OK;
 8005d8a:	2300      	movs	r3, #0
}
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	3718      	adds	r7, #24
 8005d90:	46bd      	mov	sp, r7
 8005d92:	bd80      	pop	{r7, pc}
 8005d94:	40021000 	.word	0x40021000
 8005d98:	0800b310 	.word	0x0800b310
 8005d9c:	42420060 	.word	0x42420060

08005da0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b084      	sub	sp, #16
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
 8005da8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d101      	bne.n	8005db4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005db0:	2301      	movs	r3, #1
 8005db2:	e176      	b.n	80060a2 <HAL_RCC_ClockConfig+0x302>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f003 0301 	and.w	r3, r3, #1
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d116      	bne.n	8005dee <HAL_RCC_ClockConfig+0x4e>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f003 0302 	and.w	r3, r3, #2
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d110      	bne.n	8005dee <HAL_RCC_ClockConfig+0x4e>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f003 0304 	and.w	r3, r3, #4
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d10a      	bne.n	8005dee <HAL_RCC_ClockConfig+0x4e>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f003 0308 	and.w	r3, r3, #8
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d104      	bne.n	8005dee <HAL_RCC_ClockConfig+0x4e>
 8005de4:	f240 3136 	movw	r1, #822	@ 0x336
 8005de8:	4874      	ldr	r0, [pc, #464]	@ (8005fbc <HAL_RCC_ClockConfig+0x21c>)
 8005dea:	f7fa fe91 	bl	8000b10 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d00a      	beq.n	8005e0a <HAL_RCC_ClockConfig+0x6a>
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	2b01      	cmp	r3, #1
 8005df8:	d007      	beq.n	8005e0a <HAL_RCC_ClockConfig+0x6a>
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	2b02      	cmp	r3, #2
 8005dfe:	d004      	beq.n	8005e0a <HAL_RCC_ClockConfig+0x6a>
 8005e00:	f240 3137 	movw	r1, #823	@ 0x337
 8005e04:	486d      	ldr	r0, [pc, #436]	@ (8005fbc <HAL_RCC_ClockConfig+0x21c>)
 8005e06:	f7fa fe83 	bl	8000b10 <assert_failed>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005e0a:	4b6d      	ldr	r3, [pc, #436]	@ (8005fc0 <HAL_RCC_ClockConfig+0x220>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f003 0307 	and.w	r3, r3, #7
 8005e12:	683a      	ldr	r2, [r7, #0]
 8005e14:	429a      	cmp	r2, r3
 8005e16:	d910      	bls.n	8005e3a <HAL_RCC_ClockConfig+0x9a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e18:	4b69      	ldr	r3, [pc, #420]	@ (8005fc0 <HAL_RCC_ClockConfig+0x220>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f023 0207 	bic.w	r2, r3, #7
 8005e20:	4967      	ldr	r1, [pc, #412]	@ (8005fc0 <HAL_RCC_ClockConfig+0x220>)
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	4313      	orrs	r3, r2
 8005e26:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e28:	4b65      	ldr	r3, [pc, #404]	@ (8005fc0 <HAL_RCC_ClockConfig+0x220>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f003 0307 	and.w	r3, r3, #7
 8005e30:	683a      	ldr	r2, [r7, #0]
 8005e32:	429a      	cmp	r2, r3
 8005e34:	d001      	beq.n	8005e3a <HAL_RCC_ClockConfig+0x9a>
  {
    return HAL_ERROR;
 8005e36:	2301      	movs	r3, #1
 8005e38:	e133      	b.n	80060a2 <HAL_RCC_ClockConfig+0x302>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f003 0302 	and.w	r3, r3, #2
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d049      	beq.n	8005eda <HAL_RCC_ClockConfig+0x13a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f003 0304 	and.w	r3, r3, #4
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d005      	beq.n	8005e5e <HAL_RCC_ClockConfig+0xbe>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005e52:	4b5c      	ldr	r3, [pc, #368]	@ (8005fc4 <HAL_RCC_ClockConfig+0x224>)
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	4a5b      	ldr	r2, [pc, #364]	@ (8005fc4 <HAL_RCC_ClockConfig+0x224>)
 8005e58:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005e5c:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f003 0308 	and.w	r3, r3, #8
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d005      	beq.n	8005e76 <HAL_RCC_ClockConfig+0xd6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005e6a:	4b56      	ldr	r3, [pc, #344]	@ (8005fc4 <HAL_RCC_ClockConfig+0x224>)
 8005e6c:	685b      	ldr	r3, [r3, #4]
 8005e6e:	4a55      	ldr	r2, [pc, #340]	@ (8005fc4 <HAL_RCC_ClockConfig+0x224>)
 8005e70:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8005e74:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	689b      	ldr	r3, [r3, #8]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d024      	beq.n	8005ec8 <HAL_RCC_ClockConfig+0x128>
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	2b80      	cmp	r3, #128	@ 0x80
 8005e84:	d020      	beq.n	8005ec8 <HAL_RCC_ClockConfig+0x128>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	689b      	ldr	r3, [r3, #8]
 8005e8a:	2b90      	cmp	r3, #144	@ 0x90
 8005e8c:	d01c      	beq.n	8005ec8 <HAL_RCC_ClockConfig+0x128>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	689b      	ldr	r3, [r3, #8]
 8005e92:	2ba0      	cmp	r3, #160	@ 0xa0
 8005e94:	d018      	beq.n	8005ec8 <HAL_RCC_ClockConfig+0x128>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	689b      	ldr	r3, [r3, #8]
 8005e9a:	2bb0      	cmp	r3, #176	@ 0xb0
 8005e9c:	d014      	beq.n	8005ec8 <HAL_RCC_ClockConfig+0x128>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	689b      	ldr	r3, [r3, #8]
 8005ea2:	2bc0      	cmp	r3, #192	@ 0xc0
 8005ea4:	d010      	beq.n	8005ec8 <HAL_RCC_ClockConfig+0x128>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	689b      	ldr	r3, [r3, #8]
 8005eaa:	2bd0      	cmp	r3, #208	@ 0xd0
 8005eac:	d00c      	beq.n	8005ec8 <HAL_RCC_ClockConfig+0x128>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	689b      	ldr	r3, [r3, #8]
 8005eb2:	2be0      	cmp	r3, #224	@ 0xe0
 8005eb4:	d008      	beq.n	8005ec8 <HAL_RCC_ClockConfig+0x128>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	689b      	ldr	r3, [r3, #8]
 8005eba:	2bf0      	cmp	r3, #240	@ 0xf0
 8005ebc:	d004      	beq.n	8005ec8 <HAL_RCC_ClockConfig+0x128>
 8005ebe:	f240 315d 	movw	r1, #861	@ 0x35d
 8005ec2:	483e      	ldr	r0, [pc, #248]	@ (8005fbc <HAL_RCC_ClockConfig+0x21c>)
 8005ec4:	f7fa fe24 	bl	8000b10 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ec8:	4b3e      	ldr	r3, [pc, #248]	@ (8005fc4 <HAL_RCC_ClockConfig+0x224>)
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	689b      	ldr	r3, [r3, #8]
 8005ed4:	493b      	ldr	r1, [pc, #236]	@ (8005fc4 <HAL_RCC_ClockConfig+0x224>)
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f003 0301 	and.w	r3, r3, #1
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d051      	beq.n	8005f8a <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	685b      	ldr	r3, [r3, #4]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d00c      	beq.n	8005f08 <HAL_RCC_ClockConfig+0x168>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	2b01      	cmp	r3, #1
 8005ef4:	d008      	beq.n	8005f08 <HAL_RCC_ClockConfig+0x168>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	2b02      	cmp	r3, #2
 8005efc:	d004      	beq.n	8005f08 <HAL_RCC_ClockConfig+0x168>
 8005efe:	f44f 7159 	mov.w	r1, #868	@ 0x364
 8005f02:	482e      	ldr	r0, [pc, #184]	@ (8005fbc <HAL_RCC_ClockConfig+0x21c>)
 8005f04:	f7fa fe04 	bl	8000b10 <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	685b      	ldr	r3, [r3, #4]
 8005f0c:	2b01      	cmp	r3, #1
 8005f0e:	d107      	bne.n	8005f20 <HAL_RCC_ClockConfig+0x180>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f10:	4b2c      	ldr	r3, [pc, #176]	@ (8005fc4 <HAL_RCC_ClockConfig+0x224>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d115      	bne.n	8005f48 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8005f1c:	2301      	movs	r3, #1
 8005f1e:	e0c0      	b.n	80060a2 <HAL_RCC_ClockConfig+0x302>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	2b02      	cmp	r3, #2
 8005f26:	d107      	bne.n	8005f38 <HAL_RCC_ClockConfig+0x198>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f28:	4b26      	ldr	r3, [pc, #152]	@ (8005fc4 <HAL_RCC_ClockConfig+0x224>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d109      	bne.n	8005f48 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8005f34:	2301      	movs	r3, #1
 8005f36:	e0b4      	b.n	80060a2 <HAL_RCC_ClockConfig+0x302>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f38:	4b22      	ldr	r3, [pc, #136]	@ (8005fc4 <HAL_RCC_ClockConfig+0x224>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f003 0302 	and.w	r3, r3, #2
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d101      	bne.n	8005f48 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8005f44:	2301      	movs	r3, #1
 8005f46:	e0ac      	b.n	80060a2 <HAL_RCC_ClockConfig+0x302>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005f48:	4b1e      	ldr	r3, [pc, #120]	@ (8005fc4 <HAL_RCC_ClockConfig+0x224>)
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	f023 0203 	bic.w	r2, r3, #3
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	491b      	ldr	r1, [pc, #108]	@ (8005fc4 <HAL_RCC_ClockConfig+0x224>)
 8005f56:	4313      	orrs	r3, r2
 8005f58:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005f5a:	f7fb ffb1 	bl	8001ec0 <HAL_GetTick>
 8005f5e:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f60:	e00a      	b.n	8005f78 <HAL_RCC_ClockConfig+0x1d8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f62:	f7fb ffad 	bl	8001ec0 <HAL_GetTick>
 8005f66:	4602      	mov	r2, r0
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	1ad3      	subs	r3, r2, r3
 8005f6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d901      	bls.n	8005f78 <HAL_RCC_ClockConfig+0x1d8>
      {
        return HAL_TIMEOUT;
 8005f74:	2303      	movs	r3, #3
 8005f76:	e094      	b.n	80060a2 <HAL_RCC_ClockConfig+0x302>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f78:	4b12      	ldr	r3, [pc, #72]	@ (8005fc4 <HAL_RCC_ClockConfig+0x224>)
 8005f7a:	685b      	ldr	r3, [r3, #4]
 8005f7c:	f003 020c 	and.w	r2, r3, #12
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	685b      	ldr	r3, [r3, #4]
 8005f84:	009b      	lsls	r3, r3, #2
 8005f86:	429a      	cmp	r2, r3
 8005f88:	d1eb      	bne.n	8005f62 <HAL_RCC_ClockConfig+0x1c2>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005f8a:	4b0d      	ldr	r3, [pc, #52]	@ (8005fc0 <HAL_RCC_ClockConfig+0x220>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f003 0307 	and.w	r3, r3, #7
 8005f92:	683a      	ldr	r2, [r7, #0]
 8005f94:	429a      	cmp	r2, r3
 8005f96:	d217      	bcs.n	8005fc8 <HAL_RCC_ClockConfig+0x228>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f98:	4b09      	ldr	r3, [pc, #36]	@ (8005fc0 <HAL_RCC_ClockConfig+0x220>)
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f023 0207 	bic.w	r2, r3, #7
 8005fa0:	4907      	ldr	r1, [pc, #28]	@ (8005fc0 <HAL_RCC_ClockConfig+0x220>)
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	4313      	orrs	r3, r2
 8005fa6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fa8:	4b05      	ldr	r3, [pc, #20]	@ (8005fc0 <HAL_RCC_ClockConfig+0x220>)
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f003 0307 	and.w	r3, r3, #7
 8005fb0:	683a      	ldr	r2, [r7, #0]
 8005fb2:	429a      	cmp	r2, r3
 8005fb4:	d008      	beq.n	8005fc8 <HAL_RCC_ClockConfig+0x228>
  {
    return HAL_ERROR;
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	e073      	b.n	80060a2 <HAL_RCC_ClockConfig+0x302>
 8005fba:	bf00      	nop
 8005fbc:	0800b310 	.word	0x0800b310
 8005fc0:	40022000 	.word	0x40022000
 8005fc4:	40021000 	.word	0x40021000
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f003 0304 	and.w	r3, r3, #4
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d025      	beq.n	8006020 <HAL_RCC_ClockConfig+0x280>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	68db      	ldr	r3, [r3, #12]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d018      	beq.n	800600e <HAL_RCC_ClockConfig+0x26e>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	68db      	ldr	r3, [r3, #12]
 8005fe0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fe4:	d013      	beq.n	800600e <HAL_RCC_ClockConfig+0x26e>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	68db      	ldr	r3, [r3, #12]
 8005fea:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005fee:	d00e      	beq.n	800600e <HAL_RCC_ClockConfig+0x26e>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	68db      	ldr	r3, [r3, #12]
 8005ff4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005ff8:	d009      	beq.n	800600e <HAL_RCC_ClockConfig+0x26e>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	68db      	ldr	r3, [r3, #12]
 8005ffe:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006002:	d004      	beq.n	800600e <HAL_RCC_ClockConfig+0x26e>
 8006004:	f240 31a2 	movw	r1, #930	@ 0x3a2
 8006008:	4828      	ldr	r0, [pc, #160]	@ (80060ac <HAL_RCC_ClockConfig+0x30c>)
 800600a:	f7fa fd81 	bl	8000b10 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800600e:	4b28      	ldr	r3, [pc, #160]	@ (80060b0 <HAL_RCC_ClockConfig+0x310>)
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	68db      	ldr	r3, [r3, #12]
 800601a:	4925      	ldr	r1, [pc, #148]	@ (80060b0 <HAL_RCC_ClockConfig+0x310>)
 800601c:	4313      	orrs	r3, r2
 800601e:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f003 0308 	and.w	r3, r3, #8
 8006028:	2b00      	cmp	r3, #0
 800602a:	d026      	beq.n	800607a <HAL_RCC_ClockConfig+0x2da>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	691b      	ldr	r3, [r3, #16]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d018      	beq.n	8006066 <HAL_RCC_ClockConfig+0x2c6>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	691b      	ldr	r3, [r3, #16]
 8006038:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800603c:	d013      	beq.n	8006066 <HAL_RCC_ClockConfig+0x2c6>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	691b      	ldr	r3, [r3, #16]
 8006042:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8006046:	d00e      	beq.n	8006066 <HAL_RCC_ClockConfig+0x2c6>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	691b      	ldr	r3, [r3, #16]
 800604c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006050:	d009      	beq.n	8006066 <HAL_RCC_ClockConfig+0x2c6>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	691b      	ldr	r3, [r3, #16]
 8006056:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800605a:	d004      	beq.n	8006066 <HAL_RCC_ClockConfig+0x2c6>
 800605c:	f240 31a9 	movw	r1, #937	@ 0x3a9
 8006060:	4812      	ldr	r0, [pc, #72]	@ (80060ac <HAL_RCC_ClockConfig+0x30c>)
 8006062:	f7fa fd55 	bl	8000b10 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006066:	4b12      	ldr	r3, [pc, #72]	@ (80060b0 <HAL_RCC_ClockConfig+0x310>)
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	691b      	ldr	r3, [r3, #16]
 8006072:	00db      	lsls	r3, r3, #3
 8006074:	490e      	ldr	r1, [pc, #56]	@ (80060b0 <HAL_RCC_ClockConfig+0x310>)
 8006076:	4313      	orrs	r3, r2
 8006078:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800607a:	f000 f821 	bl	80060c0 <HAL_RCC_GetSysClockFreq>
 800607e:	4602      	mov	r2, r0
 8006080:	4b0b      	ldr	r3, [pc, #44]	@ (80060b0 <HAL_RCC_ClockConfig+0x310>)
 8006082:	685b      	ldr	r3, [r3, #4]
 8006084:	091b      	lsrs	r3, r3, #4
 8006086:	f003 030f 	and.w	r3, r3, #15
 800608a:	490a      	ldr	r1, [pc, #40]	@ (80060b4 <HAL_RCC_ClockConfig+0x314>)
 800608c:	5ccb      	ldrb	r3, [r1, r3]
 800608e:	fa22 f303 	lsr.w	r3, r2, r3
 8006092:	4a09      	ldr	r2, [pc, #36]	@ (80060b8 <HAL_RCC_ClockConfig+0x318>)
 8006094:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006096:	4b09      	ldr	r3, [pc, #36]	@ (80060bc <HAL_RCC_ClockConfig+0x31c>)
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4618      	mov	r0, r3
 800609c:	f7fb fd84 	bl	8001ba8 <HAL_InitTick>

  return HAL_OK;
 80060a0:	2300      	movs	r3, #0
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	3710      	adds	r7, #16
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bd80      	pop	{r7, pc}
 80060aa:	bf00      	nop
 80060ac:	0800b310 	.word	0x0800b310
 80060b0:	40021000 	.word	0x40021000
 80060b4:	0800c38c 	.word	0x0800c38c
 80060b8:	20000010 	.word	0x20000010
 80060bc:	20000014 	.word	0x20000014

080060c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80060c0:	b480      	push	{r7}
 80060c2:	b087      	sub	sp, #28
 80060c4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80060c6:	2300      	movs	r3, #0
 80060c8:	60fb      	str	r3, [r7, #12]
 80060ca:	2300      	movs	r3, #0
 80060cc:	60bb      	str	r3, [r7, #8]
 80060ce:	2300      	movs	r3, #0
 80060d0:	617b      	str	r3, [r7, #20]
 80060d2:	2300      	movs	r3, #0
 80060d4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80060d6:	2300      	movs	r3, #0
 80060d8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80060da:	4b1e      	ldr	r3, [pc, #120]	@ (8006154 <HAL_RCC_GetSysClockFreq+0x94>)
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	f003 030c 	and.w	r3, r3, #12
 80060e6:	2b04      	cmp	r3, #4
 80060e8:	d002      	beq.n	80060f0 <HAL_RCC_GetSysClockFreq+0x30>
 80060ea:	2b08      	cmp	r3, #8
 80060ec:	d003      	beq.n	80060f6 <HAL_RCC_GetSysClockFreq+0x36>
 80060ee:	e027      	b.n	8006140 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80060f0:	4b19      	ldr	r3, [pc, #100]	@ (8006158 <HAL_RCC_GetSysClockFreq+0x98>)
 80060f2:	613b      	str	r3, [r7, #16]
      break;
 80060f4:	e027      	b.n	8006146 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	0c9b      	lsrs	r3, r3, #18
 80060fa:	f003 030f 	and.w	r3, r3, #15
 80060fe:	4a17      	ldr	r2, [pc, #92]	@ (800615c <HAL_RCC_GetSysClockFreq+0x9c>)
 8006100:	5cd3      	ldrb	r3, [r2, r3]
 8006102:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800610a:	2b00      	cmp	r3, #0
 800610c:	d010      	beq.n	8006130 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800610e:	4b11      	ldr	r3, [pc, #68]	@ (8006154 <HAL_RCC_GetSysClockFreq+0x94>)
 8006110:	685b      	ldr	r3, [r3, #4]
 8006112:	0c5b      	lsrs	r3, r3, #17
 8006114:	f003 0301 	and.w	r3, r3, #1
 8006118:	4a11      	ldr	r2, [pc, #68]	@ (8006160 <HAL_RCC_GetSysClockFreq+0xa0>)
 800611a:	5cd3      	ldrb	r3, [r2, r3]
 800611c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	4a0d      	ldr	r2, [pc, #52]	@ (8006158 <HAL_RCC_GetSysClockFreq+0x98>)
 8006122:	fb03 f202 	mul.w	r2, r3, r2
 8006126:	68bb      	ldr	r3, [r7, #8]
 8006128:	fbb2 f3f3 	udiv	r3, r2, r3
 800612c:	617b      	str	r3, [r7, #20]
 800612e:	e004      	b.n	800613a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	4a0c      	ldr	r2, [pc, #48]	@ (8006164 <HAL_RCC_GetSysClockFreq+0xa4>)
 8006134:	fb02 f303 	mul.w	r3, r2, r3
 8006138:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800613a:	697b      	ldr	r3, [r7, #20]
 800613c:	613b      	str	r3, [r7, #16]
      break;
 800613e:	e002      	b.n	8006146 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006140:	4b05      	ldr	r3, [pc, #20]	@ (8006158 <HAL_RCC_GetSysClockFreq+0x98>)
 8006142:	613b      	str	r3, [r7, #16]
      break;
 8006144:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006146:	693b      	ldr	r3, [r7, #16]
}
 8006148:	4618      	mov	r0, r3
 800614a:	371c      	adds	r7, #28
 800614c:	46bd      	mov	sp, r7
 800614e:	bc80      	pop	{r7}
 8006150:	4770      	bx	lr
 8006152:	bf00      	nop
 8006154:	40021000 	.word	0x40021000
 8006158:	007a1200 	.word	0x007a1200
 800615c:	0800c3a4 	.word	0x0800c3a4
 8006160:	0800c3b4 	.word	0x0800c3b4
 8006164:	003d0900 	.word	0x003d0900

08006168 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006168:	b480      	push	{r7}
 800616a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800616c:	4b02      	ldr	r3, [pc, #8]	@ (8006178 <HAL_RCC_GetHCLKFreq+0x10>)
 800616e:	681b      	ldr	r3, [r3, #0]
}
 8006170:	4618      	mov	r0, r3
 8006172:	46bd      	mov	sp, r7
 8006174:	bc80      	pop	{r7}
 8006176:	4770      	bx	lr
 8006178:	20000010 	.word	0x20000010

0800617c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006180:	f7ff fff2 	bl	8006168 <HAL_RCC_GetHCLKFreq>
 8006184:	4602      	mov	r2, r0
 8006186:	4b05      	ldr	r3, [pc, #20]	@ (800619c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	0a1b      	lsrs	r3, r3, #8
 800618c:	f003 0307 	and.w	r3, r3, #7
 8006190:	4903      	ldr	r1, [pc, #12]	@ (80061a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006192:	5ccb      	ldrb	r3, [r1, r3]
 8006194:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006198:	4618      	mov	r0, r3
 800619a:	bd80      	pop	{r7, pc}
 800619c:	40021000 	.word	0x40021000
 80061a0:	0800c39c 	.word	0x0800c39c

080061a4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b082      	sub	sp, #8
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
 80061ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d104      	bne.n	80061be <HAL_RCC_GetClockConfig+0x1a>
 80061b4:	f240 5121 	movw	r1, #1313	@ 0x521
 80061b8:	4818      	ldr	r0, [pc, #96]	@ (800621c <HAL_RCC_GetClockConfig+0x78>)
 80061ba:	f7fa fca9 	bl	8000b10 <assert_failed>
  assert_param(pFLatency != NULL);
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d104      	bne.n	80061ce <HAL_RCC_GetClockConfig+0x2a>
 80061c4:	f240 5122 	movw	r1, #1314	@ 0x522
 80061c8:	4814      	ldr	r0, [pc, #80]	@ (800621c <HAL_RCC_GetClockConfig+0x78>)
 80061ca:	f7fa fca1 	bl	8000b10 <assert_failed>

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	220f      	movs	r2, #15
 80061d2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80061d4:	4b12      	ldr	r3, [pc, #72]	@ (8006220 <HAL_RCC_GetClockConfig+0x7c>)
 80061d6:	685b      	ldr	r3, [r3, #4]
 80061d8:	f003 0203 	and.w	r2, r3, #3
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80061e0:	4b0f      	ldr	r3, [pc, #60]	@ (8006220 <HAL_RCC_GetClockConfig+0x7c>)
 80061e2:	685b      	ldr	r3, [r3, #4]
 80061e4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80061ec:	4b0c      	ldr	r3, [pc, #48]	@ (8006220 <HAL_RCC_GetClockConfig+0x7c>)
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80061f8:	4b09      	ldr	r3, [pc, #36]	@ (8006220 <HAL_RCC_GetClockConfig+0x7c>)
 80061fa:	685b      	ldr	r3, [r3, #4]
 80061fc:	08db      	lsrs	r3, r3, #3
 80061fe:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006206:	4b07      	ldr	r3, [pc, #28]	@ (8006224 <HAL_RCC_GetClockConfig+0x80>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f003 0207 	and.w	r2, r3, #7
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8006212:	bf00      	nop
 8006214:	3708      	adds	r7, #8
 8006216:	46bd      	mov	sp, r7
 8006218:	bd80      	pop	{r7, pc}
 800621a:	bf00      	nop
 800621c:	0800b310 	.word	0x0800b310
 8006220:	40021000 	.word	0x40021000
 8006224:	40022000 	.word	0x40022000

08006228 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006228:	b480      	push	{r7}
 800622a:	b085      	sub	sp, #20
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006230:	4b0a      	ldr	r3, [pc, #40]	@ (800625c <RCC_Delay+0x34>)
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4a0a      	ldr	r2, [pc, #40]	@ (8006260 <RCC_Delay+0x38>)
 8006236:	fba2 2303 	umull	r2, r3, r2, r3
 800623a:	0a5b      	lsrs	r3, r3, #9
 800623c:	687a      	ldr	r2, [r7, #4]
 800623e:	fb02 f303 	mul.w	r3, r2, r3
 8006242:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006244:	bf00      	nop
  }
  while (Delay --);
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	1e5a      	subs	r2, r3, #1
 800624a:	60fa      	str	r2, [r7, #12]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d1f9      	bne.n	8006244 <RCC_Delay+0x1c>
}
 8006250:	bf00      	nop
 8006252:	bf00      	nop
 8006254:	3714      	adds	r7, #20
 8006256:	46bd      	mov	sp, r7
 8006258:	bc80      	pop	{r7}
 800625a:	4770      	bx	lr
 800625c:	20000010 	.word	0x20000010
 8006260:	10624dd3 	.word	0x10624dd3

08006264 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b082      	sub	sp, #8
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d101      	bne.n	8006276 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006272:	2301      	movs	r3, #1
 8006274:	e16d      	b.n	8006552 <HAL_SPI_Init+0x2ee>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	4a6b      	ldr	r2, [pc, #428]	@ (8006428 <HAL_SPI_Init+0x1c4>)
 800627c:	4293      	cmp	r3, r2
 800627e:	d009      	beq.n	8006294 <HAL_SPI_Init+0x30>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	4a69      	ldr	r2, [pc, #420]	@ (800642c <HAL_SPI_Init+0x1c8>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d004      	beq.n	8006294 <HAL_SPI_Init+0x30>
 800628a:	f44f 71ac 	mov.w	r1, #344	@ 0x158
 800628e:	4868      	ldr	r0, [pc, #416]	@ (8006430 <HAL_SPI_Init+0x1cc>)
 8006290:	f7fa fc3e 	bl	8000b10 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	685b      	ldr	r3, [r3, #4]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d009      	beq.n	80062b0 <HAL_SPI_Init+0x4c>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	685b      	ldr	r3, [r3, #4]
 80062a0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80062a4:	d004      	beq.n	80062b0 <HAL_SPI_Init+0x4c>
 80062a6:	f240 1159 	movw	r1, #345	@ 0x159
 80062aa:	4861      	ldr	r0, [pc, #388]	@ (8006430 <HAL_SPI_Init+0x1cc>)
 80062ac:	f7fa fc30 	bl	8000b10 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	689b      	ldr	r3, [r3, #8]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d00e      	beq.n	80062d6 <HAL_SPI_Init+0x72>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	689b      	ldr	r3, [r3, #8]
 80062bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062c0:	d009      	beq.n	80062d6 <HAL_SPI_Init+0x72>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	689b      	ldr	r3, [r3, #8]
 80062c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80062ca:	d004      	beq.n	80062d6 <HAL_SPI_Init+0x72>
 80062cc:	f44f 71ad 	mov.w	r1, #346	@ 0x15a
 80062d0:	4857      	ldr	r0, [pc, #348]	@ (8006430 <HAL_SPI_Init+0x1cc>)
 80062d2:	f7fa fc1d 	bl	8000b10 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	68db      	ldr	r3, [r3, #12]
 80062da:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80062de:	d008      	beq.n	80062f2 <HAL_SPI_Init+0x8e>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	68db      	ldr	r3, [r3, #12]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d004      	beq.n	80062f2 <HAL_SPI_Init+0x8e>
 80062e8:	f240 115b 	movw	r1, #347	@ 0x15b
 80062ec:	4850      	ldr	r0, [pc, #320]	@ (8006430 <HAL_SPI_Init+0x1cc>)
 80062ee:	f7fa fc0f 	bl	8000b10 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	699b      	ldr	r3, [r3, #24]
 80062f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80062fa:	d00d      	beq.n	8006318 <HAL_SPI_Init+0xb4>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	699b      	ldr	r3, [r3, #24]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d009      	beq.n	8006318 <HAL_SPI_Init+0xb4>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	699b      	ldr	r3, [r3, #24]
 8006308:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800630c:	d004      	beq.n	8006318 <HAL_SPI_Init+0xb4>
 800630e:	f44f 71ae 	mov.w	r1, #348	@ 0x15c
 8006312:	4847      	ldr	r0, [pc, #284]	@ (8006430 <HAL_SPI_Init+0x1cc>)
 8006314:	f7fa fbfc 	bl	8000b10 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	69db      	ldr	r3, [r3, #28]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d020      	beq.n	8006362 <HAL_SPI_Init+0xfe>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	69db      	ldr	r3, [r3, #28]
 8006324:	2b08      	cmp	r3, #8
 8006326:	d01c      	beq.n	8006362 <HAL_SPI_Init+0xfe>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	69db      	ldr	r3, [r3, #28]
 800632c:	2b10      	cmp	r3, #16
 800632e:	d018      	beq.n	8006362 <HAL_SPI_Init+0xfe>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	69db      	ldr	r3, [r3, #28]
 8006334:	2b18      	cmp	r3, #24
 8006336:	d014      	beq.n	8006362 <HAL_SPI_Init+0xfe>
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	69db      	ldr	r3, [r3, #28]
 800633c:	2b20      	cmp	r3, #32
 800633e:	d010      	beq.n	8006362 <HAL_SPI_Init+0xfe>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	69db      	ldr	r3, [r3, #28]
 8006344:	2b28      	cmp	r3, #40	@ 0x28
 8006346:	d00c      	beq.n	8006362 <HAL_SPI_Init+0xfe>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	69db      	ldr	r3, [r3, #28]
 800634c:	2b30      	cmp	r3, #48	@ 0x30
 800634e:	d008      	beq.n	8006362 <HAL_SPI_Init+0xfe>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	69db      	ldr	r3, [r3, #28]
 8006354:	2b38      	cmp	r3, #56	@ 0x38
 8006356:	d004      	beq.n	8006362 <HAL_SPI_Init+0xfe>
 8006358:	f240 115d 	movw	r1, #349	@ 0x15d
 800635c:	4834      	ldr	r0, [pc, #208]	@ (8006430 <HAL_SPI_Init+0x1cc>)
 800635e:	f7fa fbd7 	bl	8000b10 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6a1b      	ldr	r3, [r3, #32]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d008      	beq.n	800637c <HAL_SPI_Init+0x118>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6a1b      	ldr	r3, [r3, #32]
 800636e:	2b80      	cmp	r3, #128	@ 0x80
 8006370:	d004      	beq.n	800637c <HAL_SPI_Init+0x118>
 8006372:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 8006376:	482e      	ldr	r0, [pc, #184]	@ (8006430 <HAL_SPI_Init+0x1cc>)
 8006378:	f7fa fbca 	bl	8000b10 <assert_failed>
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006380:	2b00      	cmp	r3, #0
 8006382:	d004      	beq.n	800638e <HAL_SPI_Init+0x12a>
 8006384:	f240 1161 	movw	r1, #353	@ 0x161
 8006388:	4829      	ldr	r0, [pc, #164]	@ (8006430 <HAL_SPI_Init+0x1cc>)
 800638a:	f7fa fbc1 	bl	8000b10 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006392:	2b00      	cmp	r3, #0
 8006394:	d14e      	bne.n	8006434 <HAL_SPI_Init+0x1d0>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	691b      	ldr	r3, [r3, #16]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d008      	beq.n	80063b0 <HAL_SPI_Init+0x14c>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	691b      	ldr	r3, [r3, #16]
 80063a2:	2b02      	cmp	r3, #2
 80063a4:	d004      	beq.n	80063b0 <HAL_SPI_Init+0x14c>
 80063a6:	f44f 71b2 	mov.w	r1, #356	@ 0x164
 80063aa:	4821      	ldr	r0, [pc, #132]	@ (8006430 <HAL_SPI_Init+0x1cc>)
 80063ac:	f7fa fbb0 	bl	8000b10 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	695b      	ldr	r3, [r3, #20]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d008      	beq.n	80063ca <HAL_SPI_Init+0x166>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	695b      	ldr	r3, [r3, #20]
 80063bc:	2b01      	cmp	r3, #1
 80063be:	d004      	beq.n	80063ca <HAL_SPI_Init+0x166>
 80063c0:	f240 1165 	movw	r1, #357	@ 0x165
 80063c4:	481a      	ldr	r0, [pc, #104]	@ (8006430 <HAL_SPI_Init+0x1cc>)
 80063c6:	f7fa fba3 	bl	8000b10 <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	685b      	ldr	r3, [r3, #4]
 80063ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80063d2:	d125      	bne.n	8006420 <HAL_SPI_Init+0x1bc>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	69db      	ldr	r3, [r3, #28]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d056      	beq.n	800648a <HAL_SPI_Init+0x226>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	69db      	ldr	r3, [r3, #28]
 80063e0:	2b08      	cmp	r3, #8
 80063e2:	d052      	beq.n	800648a <HAL_SPI_Init+0x226>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	69db      	ldr	r3, [r3, #28]
 80063e8:	2b10      	cmp	r3, #16
 80063ea:	d04e      	beq.n	800648a <HAL_SPI_Init+0x226>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	69db      	ldr	r3, [r3, #28]
 80063f0:	2b18      	cmp	r3, #24
 80063f2:	d04a      	beq.n	800648a <HAL_SPI_Init+0x226>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	69db      	ldr	r3, [r3, #28]
 80063f8:	2b20      	cmp	r3, #32
 80063fa:	d046      	beq.n	800648a <HAL_SPI_Init+0x226>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	69db      	ldr	r3, [r3, #28]
 8006400:	2b28      	cmp	r3, #40	@ 0x28
 8006402:	d042      	beq.n	800648a <HAL_SPI_Init+0x226>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	69db      	ldr	r3, [r3, #28]
 8006408:	2b30      	cmp	r3, #48	@ 0x30
 800640a:	d03e      	beq.n	800648a <HAL_SPI_Init+0x226>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	69db      	ldr	r3, [r3, #28]
 8006410:	2b38      	cmp	r3, #56	@ 0x38
 8006412:	d03a      	beq.n	800648a <HAL_SPI_Init+0x226>
 8006414:	f240 1169 	movw	r1, #361	@ 0x169
 8006418:	4805      	ldr	r0, [pc, #20]	@ (8006430 <HAL_SPI_Init+0x1cc>)
 800641a:	f7fa fb79 	bl	8000b10 <assert_failed>
 800641e:	e034      	b.n	800648a <HAL_SPI_Init+0x226>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2200      	movs	r2, #0
 8006424:	61da      	str	r2, [r3, #28]
 8006426:	e030      	b.n	800648a <HAL_SPI_Init+0x226>
 8006428:	40013000 	.word	0x40013000
 800642c:	40003800 	.word	0x40003800
 8006430:	0800b348 	.word	0x0800b348
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	69db      	ldr	r3, [r3, #28]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d020      	beq.n	800647e <HAL_SPI_Init+0x21a>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	69db      	ldr	r3, [r3, #28]
 8006440:	2b08      	cmp	r3, #8
 8006442:	d01c      	beq.n	800647e <HAL_SPI_Init+0x21a>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	69db      	ldr	r3, [r3, #28]
 8006448:	2b10      	cmp	r3, #16
 800644a:	d018      	beq.n	800647e <HAL_SPI_Init+0x21a>
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	69db      	ldr	r3, [r3, #28]
 8006450:	2b18      	cmp	r3, #24
 8006452:	d014      	beq.n	800647e <HAL_SPI_Init+0x21a>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	69db      	ldr	r3, [r3, #28]
 8006458:	2b20      	cmp	r3, #32
 800645a:	d010      	beq.n	800647e <HAL_SPI_Init+0x21a>
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	69db      	ldr	r3, [r3, #28]
 8006460:	2b28      	cmp	r3, #40	@ 0x28
 8006462:	d00c      	beq.n	800647e <HAL_SPI_Init+0x21a>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	69db      	ldr	r3, [r3, #28]
 8006468:	2b30      	cmp	r3, #48	@ 0x30
 800646a:	d008      	beq.n	800647e <HAL_SPI_Init+0x21a>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	69db      	ldr	r3, [r3, #28]
 8006470:	2b38      	cmp	r3, #56	@ 0x38
 8006472:	d004      	beq.n	800647e <HAL_SPI_Init+0x21a>
 8006474:	f240 1173 	movw	r1, #371	@ 0x173
 8006478:	4838      	ldr	r0, [pc, #224]	@ (800655c <HAL_SPI_Init+0x2f8>)
 800647a:	f7fa fb49 	bl	8000b10 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2200      	movs	r2, #0
 8006482:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2200      	movs	r2, #0
 8006488:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2200      	movs	r2, #0
 800648e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006496:	b2db      	uxtb	r3, r3
 8006498:	2b00      	cmp	r3, #0
 800649a:	d106      	bne.n	80064aa <HAL_SPI_Init+0x246>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2200      	movs	r2, #0
 80064a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80064a4:	6878      	ldr	r0, [r7, #4]
 80064a6:	f7fa ff8b 	bl	80013c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2202      	movs	r2, #2
 80064ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	681a      	ldr	r2, [r3, #0]
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80064c0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	689b      	ldr	r3, [r3, #8]
 80064ce:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80064d2:	431a      	orrs	r2, r3
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	68db      	ldr	r3, [r3, #12]
 80064d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80064dc:	431a      	orrs	r2, r3
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	691b      	ldr	r3, [r3, #16]
 80064e2:	f003 0302 	and.w	r3, r3, #2
 80064e6:	431a      	orrs	r2, r3
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	695b      	ldr	r3, [r3, #20]
 80064ec:	f003 0301 	and.w	r3, r3, #1
 80064f0:	431a      	orrs	r2, r3
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	699b      	ldr	r3, [r3, #24]
 80064f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80064fa:	431a      	orrs	r2, r3
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	69db      	ldr	r3, [r3, #28]
 8006500:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006504:	431a      	orrs	r2, r3
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6a1b      	ldr	r3, [r3, #32]
 800650a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800650e:	ea42 0103 	orr.w	r1, r2, r3
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006516:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	430a      	orrs	r2, r1
 8006520:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	699b      	ldr	r3, [r3, #24]
 8006526:	0c1a      	lsrs	r2, r3, #16
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f002 0204 	and.w	r2, r2, #4
 8006530:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	69da      	ldr	r2, [r3, #28]
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006540:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2200      	movs	r2, #0
 8006546:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2201      	movs	r2, #1
 800654c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006550:	2300      	movs	r3, #0
}
 8006552:	4618      	mov	r0, r3
 8006554:	3708      	adds	r7, #8
 8006556:	46bd      	mov	sp, r7
 8006558:	bd80      	pop	{r7, pc}
 800655a:	bf00      	nop
 800655c:	0800b348 	.word	0x0800b348

08006560 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006560:	b580      	push	{r7, lr}
 8006562:	b088      	sub	sp, #32
 8006564:	af00      	add	r7, sp, #0
 8006566:	60f8      	str	r0, [r7, #12]
 8006568:	60b9      	str	r1, [r7, #8]
 800656a:	603b      	str	r3, [r7, #0]
 800656c:	4613      	mov	r3, r2
 800656e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint16_t initial_TxXferCount;

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	689b      	ldr	r3, [r3, #8]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d009      	beq.n	800658c <HAL_SPI_Transmit+0x2c>
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	689b      	ldr	r3, [r3, #8]
 800657c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006580:	d004      	beq.n	800658c <HAL_SPI_Transmit+0x2c>
 8006582:	f240 3121 	movw	r1, #801	@ 0x321
 8006586:	4886      	ldr	r0, [pc, #536]	@ (80067a0 <HAL_SPI_Transmit+0x240>)
 8006588:	f7fa fac2 	bl	8000b10 <assert_failed>

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800658c:	f7fb fc98 	bl	8001ec0 <HAL_GetTick>
 8006590:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006592:	88fb      	ldrh	r3, [r7, #6]
 8006594:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800659c:	b2db      	uxtb	r3, r3
 800659e:	2b01      	cmp	r3, #1
 80065a0:	d001      	beq.n	80065a6 <HAL_SPI_Transmit+0x46>
  {
    return HAL_BUSY;
 80065a2:	2302      	movs	r3, #2
 80065a4:	e12c      	b.n	8006800 <HAL_SPI_Transmit+0x2a0>
  }

  if ((pData == NULL) || (Size == 0U))
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d002      	beq.n	80065b2 <HAL_SPI_Transmit+0x52>
 80065ac:	88fb      	ldrh	r3, [r7, #6]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d101      	bne.n	80065b6 <HAL_SPI_Transmit+0x56>
  {
    return HAL_ERROR;
 80065b2:	2301      	movs	r3, #1
 80065b4:	e124      	b.n	8006800 <HAL_SPI_Transmit+0x2a0>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80065bc:	2b01      	cmp	r3, #1
 80065be:	d101      	bne.n	80065c4 <HAL_SPI_Transmit+0x64>
 80065c0:	2302      	movs	r3, #2
 80065c2:	e11d      	b.n	8006800 <HAL_SPI_Transmit+0x2a0>
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2201      	movs	r2, #1
 80065c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2203      	movs	r2, #3
 80065d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2200      	movs	r2, #0
 80065d8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	68ba      	ldr	r2, [r7, #8]
 80065de:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	88fa      	ldrh	r2, [r7, #6]
 80065e4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	88fa      	ldrh	r2, [r7, #6]
 80065ea:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2200      	movs	r2, #0
 80065f0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	2200      	movs	r2, #0
 80065f6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2200      	movs	r2, #0
 80065fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	2200      	movs	r2, #0
 8006602:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	2200      	movs	r2, #0
 8006608:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	689b      	ldr	r3, [r3, #8]
 800660e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006612:	d10f      	bne.n	8006634 <HAL_SPI_Transmit+0xd4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	681a      	ldr	r2, [r3, #0]
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006622:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	681a      	ldr	r2, [r3, #0]
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006632:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800663e:	2b40      	cmp	r3, #64	@ 0x40
 8006640:	d007      	beq.n	8006652 <HAL_SPI_Transmit+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	681a      	ldr	r2, [r3, #0]
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006650:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	68db      	ldr	r3, [r3, #12]
 8006656:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800665a:	d152      	bne.n	8006702 <HAL_SPI_Transmit+0x1a2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d002      	beq.n	800666a <HAL_SPI_Transmit+0x10a>
 8006664:	8b7b      	ldrh	r3, [r7, #26]
 8006666:	2b01      	cmp	r3, #1
 8006668:	d145      	bne.n	80066f6 <HAL_SPI_Transmit+0x196>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800666e:	881a      	ldrh	r2, [r3, #0]
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800667a:	1c9a      	adds	r2, r3, #2
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006684:	b29b      	uxth	r3, r3
 8006686:	3b01      	subs	r3, #1
 8006688:	b29a      	uxth	r2, r3
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800668e:	e032      	b.n	80066f6 <HAL_SPI_Transmit+0x196>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	689b      	ldr	r3, [r3, #8]
 8006696:	f003 0302 	and.w	r3, r3, #2
 800669a:	2b02      	cmp	r3, #2
 800669c:	d112      	bne.n	80066c4 <HAL_SPI_Transmit+0x164>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066a2:	881a      	ldrh	r2, [r3, #0]
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066ae:	1c9a      	adds	r2, r3, #2
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80066b8:	b29b      	uxth	r3, r3
 80066ba:	3b01      	subs	r3, #1
 80066bc:	b29a      	uxth	r2, r3
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	86da      	strh	r2, [r3, #54]	@ 0x36
 80066c2:	e018      	b.n	80066f6 <HAL_SPI_Transmit+0x196>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80066c4:	f7fb fbfc 	bl	8001ec0 <HAL_GetTick>
 80066c8:	4602      	mov	r2, r0
 80066ca:	69fb      	ldr	r3, [r7, #28]
 80066cc:	1ad3      	subs	r3, r2, r3
 80066ce:	683a      	ldr	r2, [r7, #0]
 80066d0:	429a      	cmp	r2, r3
 80066d2:	d803      	bhi.n	80066dc <HAL_SPI_Transmit+0x17c>
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066da:	d102      	bne.n	80066e2 <HAL_SPI_Transmit+0x182>
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d109      	bne.n	80066f6 <HAL_SPI_Transmit+0x196>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	2201      	movs	r2, #1
 80066e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	2200      	movs	r2, #0
 80066ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80066f2:	2303      	movs	r3, #3
 80066f4:	e084      	b.n	8006800 <HAL_SPI_Transmit+0x2a0>
    while (hspi->TxXferCount > 0U)
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80066fa:	b29b      	uxth	r3, r3
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d1c7      	bne.n	8006690 <HAL_SPI_Transmit+0x130>
 8006700:	e055      	b.n	80067ae <HAL_SPI_Transmit+0x24e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	685b      	ldr	r3, [r3, #4]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d002      	beq.n	8006710 <HAL_SPI_Transmit+0x1b0>
 800670a:	8b7b      	ldrh	r3, [r7, #26]
 800670c:	2b01      	cmp	r3, #1
 800670e:	d149      	bne.n	80067a4 <HAL_SPI_Transmit+0x244>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	330c      	adds	r3, #12
 800671a:	7812      	ldrb	r2, [r2, #0]
 800671c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006722:	1c5a      	adds	r2, r3, #1
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800672c:	b29b      	uxth	r3, r3
 800672e:	3b01      	subs	r3, #1
 8006730:	b29a      	uxth	r2, r3
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006736:	e035      	b.n	80067a4 <HAL_SPI_Transmit+0x244>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	689b      	ldr	r3, [r3, #8]
 800673e:	f003 0302 	and.w	r3, r3, #2
 8006742:	2b02      	cmp	r3, #2
 8006744:	d113      	bne.n	800676e <HAL_SPI_Transmit+0x20e>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	330c      	adds	r3, #12
 8006750:	7812      	ldrb	r2, [r2, #0]
 8006752:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006758:	1c5a      	adds	r2, r3, #1
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006762:	b29b      	uxth	r3, r3
 8006764:	3b01      	subs	r3, #1
 8006766:	b29a      	uxth	r2, r3
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800676c:	e01a      	b.n	80067a4 <HAL_SPI_Transmit+0x244>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800676e:	f7fb fba7 	bl	8001ec0 <HAL_GetTick>
 8006772:	4602      	mov	r2, r0
 8006774:	69fb      	ldr	r3, [r7, #28]
 8006776:	1ad3      	subs	r3, r2, r3
 8006778:	683a      	ldr	r2, [r7, #0]
 800677a:	429a      	cmp	r2, r3
 800677c:	d803      	bhi.n	8006786 <HAL_SPI_Transmit+0x226>
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006784:	d102      	bne.n	800678c <HAL_SPI_Transmit+0x22c>
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d10b      	bne.n	80067a4 <HAL_SPI_Transmit+0x244>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	2201      	movs	r2, #1
 8006790:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	2200      	movs	r2, #0
 8006798:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800679c:	2303      	movs	r3, #3
 800679e:	e02f      	b.n	8006800 <HAL_SPI_Transmit+0x2a0>
 80067a0:	0800b348 	.word	0x0800b348
    while (hspi->TxXferCount > 0U)
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80067a8:	b29b      	uxth	r3, r3
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d1c4      	bne.n	8006738 <HAL_SPI_Transmit+0x1d8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80067ae:	69fa      	ldr	r2, [r7, #28]
 80067b0:	6839      	ldr	r1, [r7, #0]
 80067b2:	68f8      	ldr	r0, [r7, #12]
 80067b4:	f000 fbd2 	bl	8006f5c <SPI_EndRxTxTransaction>
 80067b8:	4603      	mov	r3, r0
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d002      	beq.n	80067c4 <HAL_SPI_Transmit+0x264>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	2220      	movs	r2, #32
 80067c2:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d10a      	bne.n	80067e2 <HAL_SPI_Transmit+0x282>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80067cc:	2300      	movs	r3, #0
 80067ce:	617b      	str	r3, [r7, #20]
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	68db      	ldr	r3, [r3, #12]
 80067d6:	617b      	str	r3, [r7, #20]
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	689b      	ldr	r3, [r3, #8]
 80067de:	617b      	str	r3, [r7, #20]
 80067e0:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	2201      	movs	r2, #1
 80067e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	2200      	movs	r2, #0
 80067ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d001      	beq.n	80067fe <HAL_SPI_Transmit+0x29e>
  {
    return HAL_ERROR;
 80067fa:	2301      	movs	r3, #1
 80067fc:	e000      	b.n	8006800 <HAL_SPI_Transmit+0x2a0>
  }
  else
  {
    return HAL_OK;
 80067fe:	2300      	movs	r3, #0
  }
}
 8006800:	4618      	mov	r0, r3
 8006802:	3720      	adds	r7, #32
 8006804:	46bd      	mov	sp, r7
 8006806:	bd80      	pop	{r7, pc}

08006808 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b088      	sub	sp, #32
 800680c:	af02      	add	r7, sp, #8
 800680e:	60f8      	str	r0, [r7, #12]
 8006810:	60b9      	str	r1, [r7, #8]
 8006812:	603b      	str	r3, [r7, #0]
 8006814:	4613      	mov	r3, r2
 8006816:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800681e:	b2db      	uxtb	r3, r3
 8006820:	2b01      	cmp	r3, #1
 8006822:	d001      	beq.n	8006828 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8006824:	2302      	movs	r3, #2
 8006826:	e104      	b.n	8006a32 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	685b      	ldr	r3, [r3, #4]
 800682c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006830:	d112      	bne.n	8006858 <HAL_SPI_Receive+0x50>
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	689b      	ldr	r3, [r3, #8]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d10e      	bne.n	8006858 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	2204      	movs	r2, #4
 800683e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006842:	88fa      	ldrh	r2, [r7, #6]
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	9300      	str	r3, [sp, #0]
 8006848:	4613      	mov	r3, r2
 800684a:	68ba      	ldr	r2, [r7, #8]
 800684c:	68b9      	ldr	r1, [r7, #8]
 800684e:	68f8      	ldr	r0, [r7, #12]
 8006850:	f000 f8f4 	bl	8006a3c <HAL_SPI_TransmitReceive>
 8006854:	4603      	mov	r3, r0
 8006856:	e0ec      	b.n	8006a32 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006858:	f7fb fb32 	bl	8001ec0 <HAL_GetTick>
 800685c:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800685e:	68bb      	ldr	r3, [r7, #8]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d002      	beq.n	800686a <HAL_SPI_Receive+0x62>
 8006864:	88fb      	ldrh	r3, [r7, #6]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d101      	bne.n	800686e <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800686a:	2301      	movs	r3, #1
 800686c:	e0e1      	b.n	8006a32 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006874:	2b01      	cmp	r3, #1
 8006876:	d101      	bne.n	800687c <HAL_SPI_Receive+0x74>
 8006878:	2302      	movs	r3, #2
 800687a:	e0da      	b.n	8006a32 <HAL_SPI_Receive+0x22a>
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2201      	movs	r2, #1
 8006880:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	2204      	movs	r2, #4
 8006888:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	2200      	movs	r2, #0
 8006890:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	68ba      	ldr	r2, [r7, #8]
 8006896:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	88fa      	ldrh	r2, [r7, #6]
 800689c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	88fa      	ldrh	r2, [r7, #6]
 80068a2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2200      	movs	r2, #0
 80068a8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	2200      	movs	r2, #0
 80068ae:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	2200      	movs	r2, #0
 80068b4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	2200      	movs	r2, #0
 80068ba:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	2200      	movs	r2, #0
 80068c0:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	689b      	ldr	r3, [r3, #8]
 80068c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80068ca:	d10f      	bne.n	80068ec <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	681a      	ldr	r2, [r3, #0]
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80068da:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	681a      	ldr	r2, [r3, #0]
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80068ea:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068f6:	2b40      	cmp	r3, #64	@ 0x40
 80068f8:	d007      	beq.n	800690a <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	681a      	ldr	r2, [r3, #0]
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006908:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	68db      	ldr	r3, [r3, #12]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d170      	bne.n	80069f4 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006912:	e035      	b.n	8006980 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	689b      	ldr	r3, [r3, #8]
 800691a:	f003 0301 	and.w	r3, r3, #1
 800691e:	2b01      	cmp	r3, #1
 8006920:	d115      	bne.n	800694e <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f103 020c 	add.w	r2, r3, #12
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800692e:	7812      	ldrb	r2, [r2, #0]
 8006930:	b2d2      	uxtb	r2, r2
 8006932:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006938:	1c5a      	adds	r2, r3, #1
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006942:	b29b      	uxth	r3, r3
 8006944:	3b01      	subs	r3, #1
 8006946:	b29a      	uxth	r2, r3
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800694c:	e018      	b.n	8006980 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800694e:	f7fb fab7 	bl	8001ec0 <HAL_GetTick>
 8006952:	4602      	mov	r2, r0
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	1ad3      	subs	r3, r2, r3
 8006958:	683a      	ldr	r2, [r7, #0]
 800695a:	429a      	cmp	r2, r3
 800695c:	d803      	bhi.n	8006966 <HAL_SPI_Receive+0x15e>
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006964:	d102      	bne.n	800696c <HAL_SPI_Receive+0x164>
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	2b00      	cmp	r3, #0
 800696a:	d109      	bne.n	8006980 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	2201      	movs	r2, #1
 8006970:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	2200      	movs	r2, #0
 8006978:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800697c:	2303      	movs	r3, #3
 800697e:	e058      	b.n	8006a32 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006984:	b29b      	uxth	r3, r3
 8006986:	2b00      	cmp	r3, #0
 8006988:	d1c4      	bne.n	8006914 <HAL_SPI_Receive+0x10c>
 800698a:	e038      	b.n	80069fe <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	689b      	ldr	r3, [r3, #8]
 8006992:	f003 0301 	and.w	r3, r3, #1
 8006996:	2b01      	cmp	r3, #1
 8006998:	d113      	bne.n	80069c2 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	68da      	ldr	r2, [r3, #12]
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069a4:	b292      	uxth	r2, r2
 80069a6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069ac:	1c9a      	adds	r2, r3, #2
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069b6:	b29b      	uxth	r3, r3
 80069b8:	3b01      	subs	r3, #1
 80069ba:	b29a      	uxth	r2, r3
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80069c0:	e018      	b.n	80069f4 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80069c2:	f7fb fa7d 	bl	8001ec0 <HAL_GetTick>
 80069c6:	4602      	mov	r2, r0
 80069c8:	697b      	ldr	r3, [r7, #20]
 80069ca:	1ad3      	subs	r3, r2, r3
 80069cc:	683a      	ldr	r2, [r7, #0]
 80069ce:	429a      	cmp	r2, r3
 80069d0:	d803      	bhi.n	80069da <HAL_SPI_Receive+0x1d2>
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069d8:	d102      	bne.n	80069e0 <HAL_SPI_Receive+0x1d8>
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d109      	bne.n	80069f4 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	2201      	movs	r2, #1
 80069e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	2200      	movs	r2, #0
 80069ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80069f0:	2303      	movs	r3, #3
 80069f2:	e01e      	b.n	8006a32 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069f8:	b29b      	uxth	r3, r3
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d1c6      	bne.n	800698c <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80069fe:	697a      	ldr	r2, [r7, #20]
 8006a00:	6839      	ldr	r1, [r7, #0]
 8006a02:	68f8      	ldr	r0, [r7, #12]
 8006a04:	f000 fa58 	bl	8006eb8 <SPI_EndRxTransaction>
 8006a08:	4603      	mov	r3, r0
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d002      	beq.n	8006a14 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	2220      	movs	r2, #32
 8006a12:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	2201      	movs	r2, #1
 8006a18:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	2200      	movs	r2, #0
 8006a20:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d001      	beq.n	8006a30 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	e000      	b.n	8006a32 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8006a30:	2300      	movs	r3, #0
  }
}
 8006a32:	4618      	mov	r0, r3
 8006a34:	3718      	adds	r7, #24
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd80      	pop	{r7, pc}
	...

08006a3c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b08a      	sub	sp, #40	@ 0x28
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	60f8      	str	r0, [r7, #12]
 8006a44:	60b9      	str	r1, [r7, #8]
 8006a46:	607a      	str	r2, [r7, #4]
 8006a48:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	689b      	ldr	r3, [r3, #8]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d004      	beq.n	8006a60 <HAL_SPI_TransmitReceive+0x24>
 8006a56:	f44f 6195 	mov.w	r1, #1192	@ 0x4a8
 8006a5a:	4884      	ldr	r0, [pc, #528]	@ (8006c6c <HAL_SPI_TransmitReceive+0x230>)
 8006a5c:	f7fa f858 	bl	8000b10 <assert_failed>

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006a60:	f7fb fa2e 	bl	8001ec0 <HAL_GetTick>
 8006a64:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006a6c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	685b      	ldr	r3, [r3, #4]
 8006a72:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006a74:	887b      	ldrh	r3, [r7, #2]
 8006a76:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006a78:	7ffb      	ldrb	r3, [r7, #31]
 8006a7a:	2b01      	cmp	r3, #1
 8006a7c:	d00c      	beq.n	8006a98 <HAL_SPI_TransmitReceive+0x5c>
 8006a7e:	69bb      	ldr	r3, [r7, #24]
 8006a80:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006a84:	d106      	bne.n	8006a94 <HAL_SPI_TransmitReceive+0x58>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	689b      	ldr	r3, [r3, #8]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d102      	bne.n	8006a94 <HAL_SPI_TransmitReceive+0x58>
 8006a8e:	7ffb      	ldrb	r3, [r7, #31]
 8006a90:	2b04      	cmp	r3, #4
 8006a92:	d001      	beq.n	8006a98 <HAL_SPI_TransmitReceive+0x5c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006a94:	2302      	movs	r3, #2
 8006a96:	e182      	b.n	8006d9e <HAL_SPI_TransmitReceive+0x362>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d005      	beq.n	8006aaa <HAL_SPI_TransmitReceive+0x6e>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d002      	beq.n	8006aaa <HAL_SPI_TransmitReceive+0x6e>
 8006aa4:	887b      	ldrh	r3, [r7, #2]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d101      	bne.n	8006aae <HAL_SPI_TransmitReceive+0x72>
  {
    return HAL_ERROR;
 8006aaa:	2301      	movs	r3, #1
 8006aac:	e177      	b.n	8006d9e <HAL_SPI_TransmitReceive+0x362>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006ab4:	2b01      	cmp	r3, #1
 8006ab6:	d101      	bne.n	8006abc <HAL_SPI_TransmitReceive+0x80>
 8006ab8:	2302      	movs	r3, #2
 8006aba:	e170      	b.n	8006d9e <HAL_SPI_TransmitReceive+0x362>
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	2201      	movs	r2, #1
 8006ac0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006aca:	b2db      	uxtb	r3, r3
 8006acc:	2b04      	cmp	r3, #4
 8006ace:	d003      	beq.n	8006ad8 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	2205      	movs	r2, #5
 8006ad4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	2200      	movs	r2, #0
 8006adc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	687a      	ldr	r2, [r7, #4]
 8006ae2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	887a      	ldrh	r2, [r7, #2]
 8006ae8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	887a      	ldrh	r2, [r7, #2]
 8006aee:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	68ba      	ldr	r2, [r7, #8]
 8006af4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	887a      	ldrh	r2, [r7, #2]
 8006afa:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	887a      	ldrh	r2, [r7, #2]
 8006b00:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	2200      	movs	r2, #0
 8006b06:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b18:	2b40      	cmp	r3, #64	@ 0x40
 8006b1a:	d007      	beq.n	8006b2c <HAL_SPI_TransmitReceive+0xf0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	681a      	ldr	r2, [r3, #0]
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006b2a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	68db      	ldr	r3, [r3, #12]
 8006b30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006b34:	d17e      	bne.n	8006c34 <HAL_SPI_TransmitReceive+0x1f8>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d002      	beq.n	8006b44 <HAL_SPI_TransmitReceive+0x108>
 8006b3e:	8afb      	ldrh	r3, [r7, #22]
 8006b40:	2b01      	cmp	r3, #1
 8006b42:	d16c      	bne.n	8006c1e <HAL_SPI_TransmitReceive+0x1e2>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b48:	881a      	ldrh	r2, [r3, #0]
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b54:	1c9a      	adds	r2, r3, #2
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b5e:	b29b      	uxth	r3, r3
 8006b60:	3b01      	subs	r3, #1
 8006b62:	b29a      	uxth	r2, r3
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b68:	e059      	b.n	8006c1e <HAL_SPI_TransmitReceive+0x1e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	689b      	ldr	r3, [r3, #8]
 8006b70:	f003 0302 	and.w	r3, r3, #2
 8006b74:	2b02      	cmp	r3, #2
 8006b76:	d11b      	bne.n	8006bb0 <HAL_SPI_TransmitReceive+0x174>
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b7c:	b29b      	uxth	r3, r3
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d016      	beq.n	8006bb0 <HAL_SPI_TransmitReceive+0x174>
 8006b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b84:	2b01      	cmp	r3, #1
 8006b86:	d113      	bne.n	8006bb0 <HAL_SPI_TransmitReceive+0x174>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b8c:	881a      	ldrh	r2, [r3, #0]
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b98:	1c9a      	adds	r2, r3, #2
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ba2:	b29b      	uxth	r3, r3
 8006ba4:	3b01      	subs	r3, #1
 8006ba6:	b29a      	uxth	r2, r3
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006bac:	2300      	movs	r3, #0
 8006bae:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	689b      	ldr	r3, [r3, #8]
 8006bb6:	f003 0301 	and.w	r3, r3, #1
 8006bba:	2b01      	cmp	r3, #1
 8006bbc:	d119      	bne.n	8006bf2 <HAL_SPI_TransmitReceive+0x1b6>
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bc2:	b29b      	uxth	r3, r3
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d014      	beq.n	8006bf2 <HAL_SPI_TransmitReceive+0x1b6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	68da      	ldr	r2, [r3, #12]
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bd2:	b292      	uxth	r2, r2
 8006bd4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bda:	1c9a      	adds	r2, r3, #2
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006be4:	b29b      	uxth	r3, r3
 8006be6:	3b01      	subs	r3, #1
 8006be8:	b29a      	uxth	r2, r3
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006bee:	2301      	movs	r3, #1
 8006bf0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006bf2:	f7fb f965 	bl	8001ec0 <HAL_GetTick>
 8006bf6:	4602      	mov	r2, r0
 8006bf8:	6a3b      	ldr	r3, [r7, #32]
 8006bfa:	1ad3      	subs	r3, r2, r3
 8006bfc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bfe:	429a      	cmp	r2, r3
 8006c00:	d80d      	bhi.n	8006c1e <HAL_SPI_TransmitReceive+0x1e2>
 8006c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c08:	d009      	beq.n	8006c1e <HAL_SPI_TransmitReceive+0x1e2>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	2201      	movs	r2, #1
 8006c0e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	2200      	movs	r2, #0
 8006c16:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006c1a:	2303      	movs	r3, #3
 8006c1c:	e0bf      	b.n	8006d9e <HAL_SPI_TransmitReceive+0x362>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006c22:	b29b      	uxth	r3, r3
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d1a0      	bne.n	8006b6a <HAL_SPI_TransmitReceive+0x12e>
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c2c:	b29b      	uxth	r3, r3
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d19b      	bne.n	8006b6a <HAL_SPI_TransmitReceive+0x12e>
 8006c32:	e085      	b.n	8006d40 <HAL_SPI_TransmitReceive+0x304>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d002      	beq.n	8006c42 <HAL_SPI_TransmitReceive+0x206>
 8006c3c:	8afb      	ldrh	r3, [r7, #22]
 8006c3e:	2b01      	cmp	r3, #1
 8006c40:	d174      	bne.n	8006d2c <HAL_SPI_TransmitReceive+0x2f0>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	330c      	adds	r3, #12
 8006c4c:	7812      	ldrb	r2, [r2, #0]
 8006c4e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c54:	1c5a      	adds	r2, r3, #1
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006c5e:	b29b      	uxth	r3, r3
 8006c60:	3b01      	subs	r3, #1
 8006c62:	b29a      	uxth	r2, r3
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c68:	e060      	b.n	8006d2c <HAL_SPI_TransmitReceive+0x2f0>
 8006c6a:	bf00      	nop
 8006c6c:	0800b348 	.word	0x0800b348
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	689b      	ldr	r3, [r3, #8]
 8006c76:	f003 0302 	and.w	r3, r3, #2
 8006c7a:	2b02      	cmp	r3, #2
 8006c7c:	d11c      	bne.n	8006cb8 <HAL_SPI_TransmitReceive+0x27c>
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006c82:	b29b      	uxth	r3, r3
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d017      	beq.n	8006cb8 <HAL_SPI_TransmitReceive+0x27c>
 8006c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c8a:	2b01      	cmp	r3, #1
 8006c8c:	d114      	bne.n	8006cb8 <HAL_SPI_TransmitReceive+0x27c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	330c      	adds	r3, #12
 8006c98:	7812      	ldrb	r2, [r2, #0]
 8006c9a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ca0:	1c5a      	adds	r2, r3, #1
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006caa:	b29b      	uxth	r3, r3
 8006cac:	3b01      	subs	r3, #1
 8006cae:	b29a      	uxth	r2, r3
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	689b      	ldr	r3, [r3, #8]
 8006cbe:	f003 0301 	and.w	r3, r3, #1
 8006cc2:	2b01      	cmp	r3, #1
 8006cc4:	d119      	bne.n	8006cfa <HAL_SPI_TransmitReceive+0x2be>
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cca:	b29b      	uxth	r3, r3
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d014      	beq.n	8006cfa <HAL_SPI_TransmitReceive+0x2be>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	68da      	ldr	r2, [r3, #12]
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cda:	b2d2      	uxtb	r2, r2
 8006cdc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ce2:	1c5a      	adds	r2, r3, #1
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cec:	b29b      	uxth	r3, r3
 8006cee:	3b01      	subs	r3, #1
 8006cf0:	b29a      	uxth	r2, r3
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006cfa:	f7fb f8e1 	bl	8001ec0 <HAL_GetTick>
 8006cfe:	4602      	mov	r2, r0
 8006d00:	6a3b      	ldr	r3, [r7, #32]
 8006d02:	1ad3      	subs	r3, r2, r3
 8006d04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d06:	429a      	cmp	r2, r3
 8006d08:	d803      	bhi.n	8006d12 <HAL_SPI_TransmitReceive+0x2d6>
 8006d0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d10:	d102      	bne.n	8006d18 <HAL_SPI_TransmitReceive+0x2dc>
 8006d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d109      	bne.n	8006d2c <HAL_SPI_TransmitReceive+0x2f0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	2201      	movs	r2, #1
 8006d1c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	2200      	movs	r2, #0
 8006d24:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006d28:	2303      	movs	r3, #3
 8006d2a:	e038      	b.n	8006d9e <HAL_SPI_TransmitReceive+0x362>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006d30:	b29b      	uxth	r3, r3
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d19c      	bne.n	8006c70 <HAL_SPI_TransmitReceive+0x234>
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d3a:	b29b      	uxth	r3, r3
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d197      	bne.n	8006c70 <HAL_SPI_TransmitReceive+0x234>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006d40:	6a3a      	ldr	r2, [r7, #32]
 8006d42:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006d44:	68f8      	ldr	r0, [r7, #12]
 8006d46:	f000 f909 	bl	8006f5c <SPI_EndRxTxTransaction>
 8006d4a:	4603      	mov	r3, r0
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d008      	beq.n	8006d62 <HAL_SPI_TransmitReceive+0x326>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	2220      	movs	r2, #32
 8006d54:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006d5e:	2301      	movs	r3, #1
 8006d60:	e01d      	b.n	8006d9e <HAL_SPI_TransmitReceive+0x362>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	689b      	ldr	r3, [r3, #8]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d10a      	bne.n	8006d80 <HAL_SPI_TransmitReceive+0x344>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	613b      	str	r3, [r7, #16]
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	68db      	ldr	r3, [r3, #12]
 8006d74:	613b      	str	r3, [r7, #16]
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	689b      	ldr	r3, [r3, #8]
 8006d7c:	613b      	str	r3, [r7, #16]
 8006d7e:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	2201      	movs	r2, #1
 8006d84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d001      	beq.n	8006d9c <HAL_SPI_TransmitReceive+0x360>
  {
    return HAL_ERROR;
 8006d98:	2301      	movs	r3, #1
 8006d9a:	e000      	b.n	8006d9e <HAL_SPI_TransmitReceive+0x362>
  }
  else
  {
    return HAL_OK;
 8006d9c:	2300      	movs	r3, #0
  }
}
 8006d9e:	4618      	mov	r0, r3
 8006da0:	3728      	adds	r7, #40	@ 0x28
 8006da2:	46bd      	mov	sp, r7
 8006da4:	bd80      	pop	{r7, pc}
 8006da6:	bf00      	nop

08006da8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b088      	sub	sp, #32
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	60f8      	str	r0, [r7, #12]
 8006db0:	60b9      	str	r1, [r7, #8]
 8006db2:	603b      	str	r3, [r7, #0]
 8006db4:	4613      	mov	r3, r2
 8006db6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006db8:	f7fb f882 	bl	8001ec0 <HAL_GetTick>
 8006dbc:	4602      	mov	r2, r0
 8006dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dc0:	1a9b      	subs	r3, r3, r2
 8006dc2:	683a      	ldr	r2, [r7, #0]
 8006dc4:	4413      	add	r3, r2
 8006dc6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006dc8:	f7fb f87a 	bl	8001ec0 <HAL_GetTick>
 8006dcc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006dce:	4b39      	ldr	r3, [pc, #228]	@ (8006eb4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	015b      	lsls	r3, r3, #5
 8006dd4:	0d1b      	lsrs	r3, r3, #20
 8006dd6:	69fa      	ldr	r2, [r7, #28]
 8006dd8:	fb02 f303 	mul.w	r3, r2, r3
 8006ddc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006dde:	e054      	b.n	8006e8a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006de6:	d050      	beq.n	8006e8a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006de8:	f7fb f86a 	bl	8001ec0 <HAL_GetTick>
 8006dec:	4602      	mov	r2, r0
 8006dee:	69bb      	ldr	r3, [r7, #24]
 8006df0:	1ad3      	subs	r3, r2, r3
 8006df2:	69fa      	ldr	r2, [r7, #28]
 8006df4:	429a      	cmp	r2, r3
 8006df6:	d902      	bls.n	8006dfe <SPI_WaitFlagStateUntilTimeout+0x56>
 8006df8:	69fb      	ldr	r3, [r7, #28]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d13d      	bne.n	8006e7a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	685a      	ldr	r2, [r3, #4]
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006e0c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	685b      	ldr	r3, [r3, #4]
 8006e12:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006e16:	d111      	bne.n	8006e3c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	689b      	ldr	r3, [r3, #8]
 8006e1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e20:	d004      	beq.n	8006e2c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	689b      	ldr	r3, [r3, #8]
 8006e26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e2a:	d107      	bne.n	8006e3c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	681a      	ldr	r2, [r3, #0]
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006e3a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e40:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e44:	d10f      	bne.n	8006e66 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	681a      	ldr	r2, [r3, #0]
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006e54:	601a      	str	r2, [r3, #0]
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	681a      	ldr	r2, [r3, #0]
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006e64:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	2201      	movs	r2, #1
 8006e6a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	2200      	movs	r2, #0
 8006e72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006e76:	2303      	movs	r3, #3
 8006e78:	e017      	b.n	8006eaa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d101      	bne.n	8006e84 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006e80:	2300      	movs	r3, #0
 8006e82:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	3b01      	subs	r3, #1
 8006e88:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	689a      	ldr	r2, [r3, #8]
 8006e90:	68bb      	ldr	r3, [r7, #8]
 8006e92:	4013      	ands	r3, r2
 8006e94:	68ba      	ldr	r2, [r7, #8]
 8006e96:	429a      	cmp	r2, r3
 8006e98:	bf0c      	ite	eq
 8006e9a:	2301      	moveq	r3, #1
 8006e9c:	2300      	movne	r3, #0
 8006e9e:	b2db      	uxtb	r3, r3
 8006ea0:	461a      	mov	r2, r3
 8006ea2:	79fb      	ldrb	r3, [r7, #7]
 8006ea4:	429a      	cmp	r2, r3
 8006ea6:	d19b      	bne.n	8006de0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006ea8:	2300      	movs	r3, #0
}
 8006eaa:	4618      	mov	r0, r3
 8006eac:	3720      	adds	r7, #32
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	bd80      	pop	{r7, pc}
 8006eb2:	bf00      	nop
 8006eb4:	20000010 	.word	0x20000010

08006eb8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	b086      	sub	sp, #24
 8006ebc:	af02      	add	r7, sp, #8
 8006ebe:	60f8      	str	r0, [r7, #12]
 8006ec0:	60b9      	str	r1, [r7, #8]
 8006ec2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	685b      	ldr	r3, [r3, #4]
 8006ec8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006ecc:	d111      	bne.n	8006ef2 <SPI_EndRxTransaction+0x3a>
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	689b      	ldr	r3, [r3, #8]
 8006ed2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ed6:	d004      	beq.n	8006ee2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	689b      	ldr	r3, [r3, #8]
 8006edc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ee0:	d107      	bne.n	8006ef2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	681a      	ldr	r2, [r3, #0]
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ef0:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	685b      	ldr	r3, [r3, #4]
 8006ef6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006efa:	d117      	bne.n	8006f2c <SPI_EndRxTransaction+0x74>
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	689b      	ldr	r3, [r3, #8]
 8006f00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f04:	d112      	bne.n	8006f2c <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	9300      	str	r3, [sp, #0]
 8006f0a:	68bb      	ldr	r3, [r7, #8]
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	2101      	movs	r1, #1
 8006f10:	68f8      	ldr	r0, [r7, #12]
 8006f12:	f7ff ff49 	bl	8006da8 <SPI_WaitFlagStateUntilTimeout>
 8006f16:	4603      	mov	r3, r0
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d01a      	beq.n	8006f52 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f20:	f043 0220 	orr.w	r2, r3, #32
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006f28:	2303      	movs	r3, #3
 8006f2a:	e013      	b.n	8006f54 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	9300      	str	r3, [sp, #0]
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	2200      	movs	r2, #0
 8006f34:	2180      	movs	r1, #128	@ 0x80
 8006f36:	68f8      	ldr	r0, [r7, #12]
 8006f38:	f7ff ff36 	bl	8006da8 <SPI_WaitFlagStateUntilTimeout>
 8006f3c:	4603      	mov	r3, r0
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d007      	beq.n	8006f52 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f46:	f043 0220 	orr.w	r2, r3, #32
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006f4e:	2303      	movs	r3, #3
 8006f50:	e000      	b.n	8006f54 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8006f52:	2300      	movs	r3, #0
}
 8006f54:	4618      	mov	r0, r3
 8006f56:	3710      	adds	r7, #16
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	bd80      	pop	{r7, pc}

08006f5c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b086      	sub	sp, #24
 8006f60:	af02      	add	r7, sp, #8
 8006f62:	60f8      	str	r0, [r7, #12]
 8006f64:	60b9      	str	r1, [r7, #8]
 8006f66:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	9300      	str	r3, [sp, #0]
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	2201      	movs	r2, #1
 8006f70:	2102      	movs	r1, #2
 8006f72:	68f8      	ldr	r0, [r7, #12]
 8006f74:	f7ff ff18 	bl	8006da8 <SPI_WaitFlagStateUntilTimeout>
 8006f78:	4603      	mov	r3, r0
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d007      	beq.n	8006f8e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f82:	f043 0220 	orr.w	r2, r3, #32
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006f8a:	2303      	movs	r3, #3
 8006f8c:	e013      	b.n	8006fb6 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	9300      	str	r3, [sp, #0]
 8006f92:	68bb      	ldr	r3, [r7, #8]
 8006f94:	2200      	movs	r2, #0
 8006f96:	2180      	movs	r1, #128	@ 0x80
 8006f98:	68f8      	ldr	r0, [r7, #12]
 8006f9a:	f7ff ff05 	bl	8006da8 <SPI_WaitFlagStateUntilTimeout>
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d007      	beq.n	8006fb4 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fa8:	f043 0220 	orr.w	r2, r3, #32
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006fb0:	2303      	movs	r3, #3
 8006fb2:	e000      	b.n	8006fb6 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8006fb4:	2300      	movs	r3, #0
}
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	3710      	adds	r7, #16
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	bd80      	pop	{r7, pc}
	...

08006fc0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	b082      	sub	sp, #8
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d101      	bne.n	8006fd2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006fce:	2301      	movs	r3, #1
 8006fd0:	e0a1      	b.n	8007116 <HAL_TIM_Base_Init+0x156>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	4a52      	ldr	r2, [pc, #328]	@ (8007120 <HAL_TIM_Base_Init+0x160>)
 8006fd8:	4293      	cmp	r3, r2
 8006fda:	d013      	beq.n	8007004 <HAL_TIM_Base_Init+0x44>
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fe4:	d00e      	beq.n	8007004 <HAL_TIM_Base_Init+0x44>
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	4a4e      	ldr	r2, [pc, #312]	@ (8007124 <HAL_TIM_Base_Init+0x164>)
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d009      	beq.n	8007004 <HAL_TIM_Base_Init+0x44>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4a4c      	ldr	r2, [pc, #304]	@ (8007128 <HAL_TIM_Base_Init+0x168>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d004      	beq.n	8007004 <HAL_TIM_Base_Init+0x44>
 8006ffa:	f240 1113 	movw	r1, #275	@ 0x113
 8006ffe:	484b      	ldr	r0, [pc, #300]	@ (800712c <HAL_TIM_Base_Init+0x16c>)
 8007000:	f7f9 fd86 	bl	8000b10 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	689b      	ldr	r3, [r3, #8]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d014      	beq.n	8007036 <HAL_TIM_Base_Init+0x76>
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	689b      	ldr	r3, [r3, #8]
 8007010:	2b10      	cmp	r3, #16
 8007012:	d010      	beq.n	8007036 <HAL_TIM_Base_Init+0x76>
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	689b      	ldr	r3, [r3, #8]
 8007018:	2b20      	cmp	r3, #32
 800701a:	d00c      	beq.n	8007036 <HAL_TIM_Base_Init+0x76>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	689b      	ldr	r3, [r3, #8]
 8007020:	2b40      	cmp	r3, #64	@ 0x40
 8007022:	d008      	beq.n	8007036 <HAL_TIM_Base_Init+0x76>
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	689b      	ldr	r3, [r3, #8]
 8007028:	2b60      	cmp	r3, #96	@ 0x60
 800702a:	d004      	beq.n	8007036 <HAL_TIM_Base_Init+0x76>
 800702c:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8007030:	483e      	ldr	r0, [pc, #248]	@ (800712c <HAL_TIM_Base_Init+0x16c>)
 8007032:	f7f9 fd6d 	bl	8000b10 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	691b      	ldr	r3, [r3, #16]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d00e      	beq.n	800705c <HAL_TIM_Base_Init+0x9c>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	691b      	ldr	r3, [r3, #16]
 8007042:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007046:	d009      	beq.n	800705c <HAL_TIM_Base_Init+0x9c>
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	691b      	ldr	r3, [r3, #16]
 800704c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007050:	d004      	beq.n	800705c <HAL_TIM_Base_Init+0x9c>
 8007052:	f240 1115 	movw	r1, #277	@ 0x115
 8007056:	4835      	ldr	r0, [pc, #212]	@ (800712c <HAL_TIM_Base_Init+0x16c>)
 8007058:	f7f9 fd5a 	bl	8000b10 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	68db      	ldr	r3, [r3, #12]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d004      	beq.n	800706e <HAL_TIM_Base_Init+0xae>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	68db      	ldr	r3, [r3, #12]
 8007068:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800706c:	d304      	bcc.n	8007078 <HAL_TIM_Base_Init+0xb8>
 800706e:	f44f 718b 	mov.w	r1, #278	@ 0x116
 8007072:	482e      	ldr	r0, [pc, #184]	@ (800712c <HAL_TIM_Base_Init+0x16c>)
 8007074:	f7f9 fd4c 	bl	8000b10 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	699b      	ldr	r3, [r3, #24]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d008      	beq.n	8007092 <HAL_TIM_Base_Init+0xd2>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	699b      	ldr	r3, [r3, #24]
 8007084:	2b80      	cmp	r3, #128	@ 0x80
 8007086:	d004      	beq.n	8007092 <HAL_TIM_Base_Init+0xd2>
 8007088:	f240 1117 	movw	r1, #279	@ 0x117
 800708c:	4827      	ldr	r0, [pc, #156]	@ (800712c <HAL_TIM_Base_Init+0x16c>)
 800708e:	f7f9 fd3f 	bl	8000b10 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007098:	b2db      	uxtb	r3, r3
 800709a:	2b00      	cmp	r3, #0
 800709c:	d106      	bne.n	80070ac <HAL_TIM_Base_Init+0xec>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	2200      	movs	r2, #0
 80070a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80070a6:	6878      	ldr	r0, [r7, #4]
 80070a8:	f000 f842 	bl	8007130 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2202      	movs	r2, #2
 80070b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681a      	ldr	r2, [r3, #0]
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	3304      	adds	r3, #4
 80070bc:	4619      	mov	r1, r3
 80070be:	4610      	mov	r0, r2
 80070c0:	f000 f9c0 	bl	8007444 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2201      	movs	r2, #1
 80070c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2201      	movs	r2, #1
 80070d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2201      	movs	r2, #1
 80070d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2201      	movs	r2, #1
 80070e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2201      	movs	r2, #1
 80070e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2201      	movs	r2, #1
 80070f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2201      	movs	r2, #1
 80070f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2201      	movs	r2, #1
 8007100:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2201      	movs	r2, #1
 8007108:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2201      	movs	r2, #1
 8007110:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007114:	2300      	movs	r3, #0
}
 8007116:	4618      	mov	r0, r3
 8007118:	3708      	adds	r7, #8
 800711a:	46bd      	mov	sp, r7
 800711c:	bd80      	pop	{r7, pc}
 800711e:	bf00      	nop
 8007120:	40012c00 	.word	0x40012c00
 8007124:	40000400 	.word	0x40000400
 8007128:	40000800 	.word	0x40000800
 800712c:	0800b380 	.word	0x0800b380

08007130 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007130:	b480      	push	{r7}
 8007132:	b083      	sub	sp, #12
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007138:	bf00      	nop
 800713a:	370c      	adds	r7, #12
 800713c:	46bd      	mov	sp, r7
 800713e:	bc80      	pop	{r7}
 8007140:	4770      	bx	lr
	...

08007144 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b084      	sub	sp, #16
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	4a2e      	ldr	r2, [pc, #184]	@ (800720c <HAL_TIM_Base_Start_IT+0xc8>)
 8007152:	4293      	cmp	r3, r2
 8007154:	d013      	beq.n	800717e <HAL_TIM_Base_Start_IT+0x3a>
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800715e:	d00e      	beq.n	800717e <HAL_TIM_Base_Start_IT+0x3a>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	4a2a      	ldr	r2, [pc, #168]	@ (8007210 <HAL_TIM_Base_Start_IT+0xcc>)
 8007166:	4293      	cmp	r3, r2
 8007168:	d009      	beq.n	800717e <HAL_TIM_Base_Start_IT+0x3a>
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	4a29      	ldr	r2, [pc, #164]	@ (8007214 <HAL_TIM_Base_Start_IT+0xd0>)
 8007170:	4293      	cmp	r3, r2
 8007172:	d004      	beq.n	800717e <HAL_TIM_Base_Start_IT+0x3a>
 8007174:	f44f 71e8 	mov.w	r1, #464	@ 0x1d0
 8007178:	4827      	ldr	r0, [pc, #156]	@ (8007218 <HAL_TIM_Base_Start_IT+0xd4>)
 800717a:	f7f9 fcc9 	bl	8000b10 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007184:	b2db      	uxtb	r3, r3
 8007186:	2b01      	cmp	r3, #1
 8007188:	d001      	beq.n	800718e <HAL_TIM_Base_Start_IT+0x4a>
  {
    return HAL_ERROR;
 800718a:	2301      	movs	r3, #1
 800718c:	e03a      	b.n	8007204 <HAL_TIM_Base_Start_IT+0xc0>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2202      	movs	r2, #2
 8007192:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	68da      	ldr	r2, [r3, #12]
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f042 0201 	orr.w	r2, r2, #1
 80071a4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a18      	ldr	r2, [pc, #96]	@ (800720c <HAL_TIM_Base_Start_IT+0xc8>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d00e      	beq.n	80071ce <HAL_TIM_Base_Start_IT+0x8a>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071b8:	d009      	beq.n	80071ce <HAL_TIM_Base_Start_IT+0x8a>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	4a14      	ldr	r2, [pc, #80]	@ (8007210 <HAL_TIM_Base_Start_IT+0xcc>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d004      	beq.n	80071ce <HAL_TIM_Base_Start_IT+0x8a>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	4a12      	ldr	r2, [pc, #72]	@ (8007214 <HAL_TIM_Base_Start_IT+0xd0>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d111      	bne.n	80071f2 <HAL_TIM_Base_Start_IT+0xae>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	689b      	ldr	r3, [r3, #8]
 80071d4:	f003 0307 	and.w	r3, r3, #7
 80071d8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	2b06      	cmp	r3, #6
 80071de:	d010      	beq.n	8007202 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	681a      	ldr	r2, [r3, #0]
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f042 0201 	orr.w	r2, r2, #1
 80071ee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071f0:	e007      	b.n	8007202 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	681a      	ldr	r2, [r3, #0]
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f042 0201 	orr.w	r2, r2, #1
 8007200:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007202:	2300      	movs	r3, #0
}
 8007204:	4618      	mov	r0, r3
 8007206:	3710      	adds	r7, #16
 8007208:	46bd      	mov	sp, r7
 800720a:	bd80      	pop	{r7, pc}
 800720c:	40012c00 	.word	0x40012c00
 8007210:	40000400 	.word	0x40000400
 8007214:	40000800 	.word	0x40000800
 8007218:	0800b380 	.word	0x0800b380

0800721c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b084      	sub	sp, #16
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	68db      	ldr	r3, [r3, #12]
 800722a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	691b      	ldr	r3, [r3, #16]
 8007232:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007234:	68bb      	ldr	r3, [r7, #8]
 8007236:	f003 0302 	and.w	r3, r3, #2
 800723a:	2b00      	cmp	r3, #0
 800723c:	d020      	beq.n	8007280 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	f003 0302 	and.w	r3, r3, #2
 8007244:	2b00      	cmp	r3, #0
 8007246:	d01b      	beq.n	8007280 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f06f 0202 	mvn.w	r2, #2
 8007250:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	2201      	movs	r2, #1
 8007256:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	699b      	ldr	r3, [r3, #24]
 800725e:	f003 0303 	and.w	r3, r3, #3
 8007262:	2b00      	cmp	r3, #0
 8007264:	d003      	beq.n	800726e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007266:	6878      	ldr	r0, [r7, #4]
 8007268:	f000 f8d1 	bl	800740e <HAL_TIM_IC_CaptureCallback>
 800726c:	e005      	b.n	800727a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800726e:	6878      	ldr	r0, [r7, #4]
 8007270:	f000 f8c4 	bl	80073fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007274:	6878      	ldr	r0, [r7, #4]
 8007276:	f000 f8d3 	bl	8007420 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2200      	movs	r2, #0
 800727e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	f003 0304 	and.w	r3, r3, #4
 8007286:	2b00      	cmp	r3, #0
 8007288:	d020      	beq.n	80072cc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	f003 0304 	and.w	r3, r3, #4
 8007290:	2b00      	cmp	r3, #0
 8007292:	d01b      	beq.n	80072cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f06f 0204 	mvn.w	r2, #4
 800729c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2202      	movs	r2, #2
 80072a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	699b      	ldr	r3, [r3, #24]
 80072aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d003      	beq.n	80072ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072b2:	6878      	ldr	r0, [r7, #4]
 80072b4:	f000 f8ab 	bl	800740e <HAL_TIM_IC_CaptureCallback>
 80072b8:	e005      	b.n	80072c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072ba:	6878      	ldr	r0, [r7, #4]
 80072bc:	f000 f89e 	bl	80073fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	f000 f8ad 	bl	8007420 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2200      	movs	r2, #0
 80072ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80072cc:	68bb      	ldr	r3, [r7, #8]
 80072ce:	f003 0308 	and.w	r3, r3, #8
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d020      	beq.n	8007318 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	f003 0308 	and.w	r3, r3, #8
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d01b      	beq.n	8007318 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f06f 0208 	mvn.w	r2, #8
 80072e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2204      	movs	r2, #4
 80072ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	69db      	ldr	r3, [r3, #28]
 80072f6:	f003 0303 	and.w	r3, r3, #3
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d003      	beq.n	8007306 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072fe:	6878      	ldr	r0, [r7, #4]
 8007300:	f000 f885 	bl	800740e <HAL_TIM_IC_CaptureCallback>
 8007304:	e005      	b.n	8007312 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f000 f878 	bl	80073fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800730c:	6878      	ldr	r0, [r7, #4]
 800730e:	f000 f887 	bl	8007420 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2200      	movs	r2, #0
 8007316:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	f003 0310 	and.w	r3, r3, #16
 800731e:	2b00      	cmp	r3, #0
 8007320:	d020      	beq.n	8007364 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	f003 0310 	and.w	r3, r3, #16
 8007328:	2b00      	cmp	r3, #0
 800732a:	d01b      	beq.n	8007364 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f06f 0210 	mvn.w	r2, #16
 8007334:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2208      	movs	r2, #8
 800733a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	69db      	ldr	r3, [r3, #28]
 8007342:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007346:	2b00      	cmp	r3, #0
 8007348:	d003      	beq.n	8007352 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800734a:	6878      	ldr	r0, [r7, #4]
 800734c:	f000 f85f 	bl	800740e <HAL_TIM_IC_CaptureCallback>
 8007350:	e005      	b.n	800735e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007352:	6878      	ldr	r0, [r7, #4]
 8007354:	f000 f852 	bl	80073fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007358:	6878      	ldr	r0, [r7, #4]
 800735a:	f000 f861 	bl	8007420 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2200      	movs	r2, #0
 8007362:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	f003 0301 	and.w	r3, r3, #1
 800736a:	2b00      	cmp	r3, #0
 800736c:	d00c      	beq.n	8007388 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	f003 0301 	and.w	r3, r3, #1
 8007374:	2b00      	cmp	r3, #0
 8007376:	d007      	beq.n	8007388 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f06f 0201 	mvn.w	r2, #1
 8007380:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	f7f9 fbac 	bl	8000ae0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007388:	68bb      	ldr	r3, [r7, #8]
 800738a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800738e:	2b00      	cmp	r3, #0
 8007390:	d00c      	beq.n	80073ac <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007398:	2b00      	cmp	r3, #0
 800739a:	d007      	beq.n	80073ac <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80073a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80073a6:	6878      	ldr	r0, [r7, #4]
 80073a8:	f000 f8c3 	bl	8007532 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80073ac:	68bb      	ldr	r3, [r7, #8]
 80073ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d00c      	beq.n	80073d0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d007      	beq.n	80073d0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80073c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80073ca:	6878      	ldr	r0, [r7, #4]
 80073cc:	f000 f831 	bl	8007432 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80073d0:	68bb      	ldr	r3, [r7, #8]
 80073d2:	f003 0320 	and.w	r3, r3, #32
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d00c      	beq.n	80073f4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	f003 0320 	and.w	r3, r3, #32
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d007      	beq.n	80073f4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f06f 0220 	mvn.w	r2, #32
 80073ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80073ee:	6878      	ldr	r0, [r7, #4]
 80073f0:	f000 f896 	bl	8007520 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80073f4:	bf00      	nop
 80073f6:	3710      	adds	r7, #16
 80073f8:	46bd      	mov	sp, r7
 80073fa:	bd80      	pop	{r7, pc}

080073fc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80073fc:	b480      	push	{r7}
 80073fe:	b083      	sub	sp, #12
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007404:	bf00      	nop
 8007406:	370c      	adds	r7, #12
 8007408:	46bd      	mov	sp, r7
 800740a:	bc80      	pop	{r7}
 800740c:	4770      	bx	lr

0800740e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800740e:	b480      	push	{r7}
 8007410:	b083      	sub	sp, #12
 8007412:	af00      	add	r7, sp, #0
 8007414:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007416:	bf00      	nop
 8007418:	370c      	adds	r7, #12
 800741a:	46bd      	mov	sp, r7
 800741c:	bc80      	pop	{r7}
 800741e:	4770      	bx	lr

08007420 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007420:	b480      	push	{r7}
 8007422:	b083      	sub	sp, #12
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007428:	bf00      	nop
 800742a:	370c      	adds	r7, #12
 800742c:	46bd      	mov	sp, r7
 800742e:	bc80      	pop	{r7}
 8007430:	4770      	bx	lr

08007432 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007432:	b480      	push	{r7}
 8007434:	b083      	sub	sp, #12
 8007436:	af00      	add	r7, sp, #0
 8007438:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800743a:	bf00      	nop
 800743c:	370c      	adds	r7, #12
 800743e:	46bd      	mov	sp, r7
 8007440:	bc80      	pop	{r7}
 8007442:	4770      	bx	lr

08007444 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007444:	b480      	push	{r7}
 8007446:	b085      	sub	sp, #20
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
 800744c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	4a2f      	ldr	r2, [pc, #188]	@ (8007514 <TIM_Base_SetConfig+0xd0>)
 8007458:	4293      	cmp	r3, r2
 800745a:	d00b      	beq.n	8007474 <TIM_Base_SetConfig+0x30>
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007462:	d007      	beq.n	8007474 <TIM_Base_SetConfig+0x30>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	4a2c      	ldr	r2, [pc, #176]	@ (8007518 <TIM_Base_SetConfig+0xd4>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d003      	beq.n	8007474 <TIM_Base_SetConfig+0x30>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	4a2b      	ldr	r2, [pc, #172]	@ (800751c <TIM_Base_SetConfig+0xd8>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d108      	bne.n	8007486 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800747a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	685b      	ldr	r3, [r3, #4]
 8007480:	68fa      	ldr	r2, [r7, #12]
 8007482:	4313      	orrs	r3, r2
 8007484:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	4a22      	ldr	r2, [pc, #136]	@ (8007514 <TIM_Base_SetConfig+0xd0>)
 800748a:	4293      	cmp	r3, r2
 800748c:	d00b      	beq.n	80074a6 <TIM_Base_SetConfig+0x62>
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007494:	d007      	beq.n	80074a6 <TIM_Base_SetConfig+0x62>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	4a1f      	ldr	r2, [pc, #124]	@ (8007518 <TIM_Base_SetConfig+0xd4>)
 800749a:	4293      	cmp	r3, r2
 800749c:	d003      	beq.n	80074a6 <TIM_Base_SetConfig+0x62>
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	4a1e      	ldr	r2, [pc, #120]	@ (800751c <TIM_Base_SetConfig+0xd8>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d108      	bne.n	80074b8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80074ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	68db      	ldr	r3, [r3, #12]
 80074b2:	68fa      	ldr	r2, [r7, #12]
 80074b4:	4313      	orrs	r3, r2
 80074b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	695b      	ldr	r3, [r3, #20]
 80074c2:	4313      	orrs	r3, r2
 80074c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	68fa      	ldr	r2, [r7, #12]
 80074ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	689a      	ldr	r2, [r3, #8]
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	681a      	ldr	r2, [r3, #0]
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	4a0d      	ldr	r2, [pc, #52]	@ (8007514 <TIM_Base_SetConfig+0xd0>)
 80074e0:	4293      	cmp	r3, r2
 80074e2:	d103      	bne.n	80074ec <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	691a      	ldr	r2, [r3, #16]
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2201      	movs	r2, #1
 80074f0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	691b      	ldr	r3, [r3, #16]
 80074f6:	f003 0301 	and.w	r3, r3, #1
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d005      	beq.n	800750a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	691b      	ldr	r3, [r3, #16]
 8007502:	f023 0201 	bic.w	r2, r3, #1
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	611a      	str	r2, [r3, #16]
  }
}
 800750a:	bf00      	nop
 800750c:	3714      	adds	r7, #20
 800750e:	46bd      	mov	sp, r7
 8007510:	bc80      	pop	{r7}
 8007512:	4770      	bx	lr
 8007514:	40012c00 	.word	0x40012c00
 8007518:	40000400 	.word	0x40000400
 800751c:	40000800 	.word	0x40000800

08007520 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007520:	b480      	push	{r7}
 8007522:	b083      	sub	sp, #12
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007528:	bf00      	nop
 800752a:	370c      	adds	r7, #12
 800752c:	46bd      	mov	sp, r7
 800752e:	bc80      	pop	{r7}
 8007530:	4770      	bx	lr

08007532 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007532:	b480      	push	{r7}
 8007534:	b083      	sub	sp, #12
 8007536:	af00      	add	r7, sp, #0
 8007538:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800753a:	bf00      	nop
 800753c:	370c      	adds	r7, #12
 800753e:	46bd      	mov	sp, r7
 8007540:	bc80      	pop	{r7}
 8007542:	4770      	bx	lr

08007544 <__NVIC_SetPriority>:
{
 8007544:	b480      	push	{r7}
 8007546:	b083      	sub	sp, #12
 8007548:	af00      	add	r7, sp, #0
 800754a:	4603      	mov	r3, r0
 800754c:	6039      	str	r1, [r7, #0]
 800754e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007550:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007554:	2b00      	cmp	r3, #0
 8007556:	db0a      	blt.n	800756e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	b2da      	uxtb	r2, r3
 800755c:	490c      	ldr	r1, [pc, #48]	@ (8007590 <__NVIC_SetPriority+0x4c>)
 800755e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007562:	0112      	lsls	r2, r2, #4
 8007564:	b2d2      	uxtb	r2, r2
 8007566:	440b      	add	r3, r1
 8007568:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800756c:	e00a      	b.n	8007584 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	b2da      	uxtb	r2, r3
 8007572:	4908      	ldr	r1, [pc, #32]	@ (8007594 <__NVIC_SetPriority+0x50>)
 8007574:	79fb      	ldrb	r3, [r7, #7]
 8007576:	f003 030f 	and.w	r3, r3, #15
 800757a:	3b04      	subs	r3, #4
 800757c:	0112      	lsls	r2, r2, #4
 800757e:	b2d2      	uxtb	r2, r2
 8007580:	440b      	add	r3, r1
 8007582:	761a      	strb	r2, [r3, #24]
}
 8007584:	bf00      	nop
 8007586:	370c      	adds	r7, #12
 8007588:	46bd      	mov	sp, r7
 800758a:	bc80      	pop	{r7}
 800758c:	4770      	bx	lr
 800758e:	bf00      	nop
 8007590:	e000e100 	.word	0xe000e100
 8007594:	e000ed00 	.word	0xe000ed00

08007598 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007598:	b580      	push	{r7, lr}
 800759a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800759c:	4b05      	ldr	r3, [pc, #20]	@ (80075b4 <SysTick_Handler+0x1c>)
 800759e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80075a0:	f001 ffa0 	bl	80094e4 <xTaskGetSchedulerState>
 80075a4:	4603      	mov	r3, r0
 80075a6:	2b01      	cmp	r3, #1
 80075a8:	d001      	beq.n	80075ae <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80075aa:	f002 fe45 	bl	800a238 <xPortSysTickHandler>
  }
}
 80075ae:	bf00      	nop
 80075b0:	bd80      	pop	{r7, pc}
 80075b2:	bf00      	nop
 80075b4:	e000e010 	.word	0xe000e010

080075b8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80075b8:	b580      	push	{r7, lr}
 80075ba:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80075bc:	2100      	movs	r1, #0
 80075be:	f06f 0004 	mvn.w	r0, #4
 80075c2:	f7ff ffbf 	bl	8007544 <__NVIC_SetPriority>
#endif
}
 80075c6:	bf00      	nop
 80075c8:	bd80      	pop	{r7, pc}
	...

080075cc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80075cc:	b480      	push	{r7}
 80075ce:	b083      	sub	sp, #12
 80075d0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80075d2:	f3ef 8305 	mrs	r3, IPSR
 80075d6:	603b      	str	r3, [r7, #0]
  return(result);
 80075d8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d003      	beq.n	80075e6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80075de:	f06f 0305 	mvn.w	r3, #5
 80075e2:	607b      	str	r3, [r7, #4]
 80075e4:	e00c      	b.n	8007600 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80075e6:	4b09      	ldr	r3, [pc, #36]	@ (800760c <osKernelInitialize+0x40>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d105      	bne.n	80075fa <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80075ee:	4b07      	ldr	r3, [pc, #28]	@ (800760c <osKernelInitialize+0x40>)
 80075f0:	2201      	movs	r2, #1
 80075f2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80075f4:	2300      	movs	r3, #0
 80075f6:	607b      	str	r3, [r7, #4]
 80075f8:	e002      	b.n	8007600 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80075fa:	f04f 33ff 	mov.w	r3, #4294967295
 80075fe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007600:	687b      	ldr	r3, [r7, #4]
}
 8007602:	4618      	mov	r0, r3
 8007604:	370c      	adds	r7, #12
 8007606:	46bd      	mov	sp, r7
 8007608:	bc80      	pop	{r7}
 800760a:	4770      	bx	lr
 800760c:	200006cc 	.word	0x200006cc

08007610 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007610:	b580      	push	{r7, lr}
 8007612:	b082      	sub	sp, #8
 8007614:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007616:	f3ef 8305 	mrs	r3, IPSR
 800761a:	603b      	str	r3, [r7, #0]
  return(result);
 800761c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800761e:	2b00      	cmp	r3, #0
 8007620:	d003      	beq.n	800762a <osKernelStart+0x1a>
    stat = osErrorISR;
 8007622:	f06f 0305 	mvn.w	r3, #5
 8007626:	607b      	str	r3, [r7, #4]
 8007628:	e010      	b.n	800764c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800762a:	4b0b      	ldr	r3, [pc, #44]	@ (8007658 <osKernelStart+0x48>)
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	2b01      	cmp	r3, #1
 8007630:	d109      	bne.n	8007646 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007632:	f7ff ffc1 	bl	80075b8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007636:	4b08      	ldr	r3, [pc, #32]	@ (8007658 <osKernelStart+0x48>)
 8007638:	2202      	movs	r2, #2
 800763a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800763c:	f001 faf2 	bl	8008c24 <vTaskStartScheduler>
      stat = osOK;
 8007640:	2300      	movs	r3, #0
 8007642:	607b      	str	r3, [r7, #4]
 8007644:	e002      	b.n	800764c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007646:	f04f 33ff 	mov.w	r3, #4294967295
 800764a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800764c:	687b      	ldr	r3, [r7, #4]
}
 800764e:	4618      	mov	r0, r3
 8007650:	3708      	adds	r7, #8
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}
 8007656:	bf00      	nop
 8007658:	200006cc 	.word	0x200006cc

0800765c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800765c:	b580      	push	{r7, lr}
 800765e:	b08e      	sub	sp, #56	@ 0x38
 8007660:	af04      	add	r7, sp, #16
 8007662:	60f8      	str	r0, [r7, #12]
 8007664:	60b9      	str	r1, [r7, #8]
 8007666:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007668:	2300      	movs	r3, #0
 800766a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800766c:	f3ef 8305 	mrs	r3, IPSR
 8007670:	617b      	str	r3, [r7, #20]
  return(result);
 8007672:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007674:	2b00      	cmp	r3, #0
 8007676:	d17e      	bne.n	8007776 <osThreadNew+0x11a>
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d07b      	beq.n	8007776 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800767e:	2380      	movs	r3, #128	@ 0x80
 8007680:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007682:	2318      	movs	r3, #24
 8007684:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007686:	2300      	movs	r3, #0
 8007688:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800768a:	f04f 33ff 	mov.w	r3, #4294967295
 800768e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d045      	beq.n	8007722 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d002      	beq.n	80076a4 <osThreadNew+0x48>
        name = attr->name;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	699b      	ldr	r3, [r3, #24]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d002      	beq.n	80076b2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	699b      	ldr	r3, [r3, #24]
 80076b0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80076b2:	69fb      	ldr	r3, [r7, #28]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d008      	beq.n	80076ca <osThreadNew+0x6e>
 80076b8:	69fb      	ldr	r3, [r7, #28]
 80076ba:	2b38      	cmp	r3, #56	@ 0x38
 80076bc:	d805      	bhi.n	80076ca <osThreadNew+0x6e>
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	685b      	ldr	r3, [r3, #4]
 80076c2:	f003 0301 	and.w	r3, r3, #1
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d001      	beq.n	80076ce <osThreadNew+0x72>
        return (NULL);
 80076ca:	2300      	movs	r3, #0
 80076cc:	e054      	b.n	8007778 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	695b      	ldr	r3, [r3, #20]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d003      	beq.n	80076de <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	695b      	ldr	r3, [r3, #20]
 80076da:	089b      	lsrs	r3, r3, #2
 80076dc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	689b      	ldr	r3, [r3, #8]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d00e      	beq.n	8007704 <osThreadNew+0xa8>
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	68db      	ldr	r3, [r3, #12]
 80076ea:	2ba7      	cmp	r3, #167	@ 0xa7
 80076ec:	d90a      	bls.n	8007704 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d006      	beq.n	8007704 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	695b      	ldr	r3, [r3, #20]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d002      	beq.n	8007704 <osThreadNew+0xa8>
        mem = 1;
 80076fe:	2301      	movs	r3, #1
 8007700:	61bb      	str	r3, [r7, #24]
 8007702:	e010      	b.n	8007726 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	689b      	ldr	r3, [r3, #8]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d10c      	bne.n	8007726 <osThreadNew+0xca>
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	68db      	ldr	r3, [r3, #12]
 8007710:	2b00      	cmp	r3, #0
 8007712:	d108      	bne.n	8007726 <osThreadNew+0xca>
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	691b      	ldr	r3, [r3, #16]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d104      	bne.n	8007726 <osThreadNew+0xca>
          mem = 0;
 800771c:	2300      	movs	r3, #0
 800771e:	61bb      	str	r3, [r7, #24]
 8007720:	e001      	b.n	8007726 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007722:	2300      	movs	r3, #0
 8007724:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007726:	69bb      	ldr	r3, [r7, #24]
 8007728:	2b01      	cmp	r3, #1
 800772a:	d110      	bne.n	800774e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007730:	687a      	ldr	r2, [r7, #4]
 8007732:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007734:	9202      	str	r2, [sp, #8]
 8007736:	9301      	str	r3, [sp, #4]
 8007738:	69fb      	ldr	r3, [r7, #28]
 800773a:	9300      	str	r3, [sp, #0]
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	6a3a      	ldr	r2, [r7, #32]
 8007740:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007742:	68f8      	ldr	r0, [r7, #12]
 8007744:	f001 f806 	bl	8008754 <xTaskCreateStatic>
 8007748:	4603      	mov	r3, r0
 800774a:	613b      	str	r3, [r7, #16]
 800774c:	e013      	b.n	8007776 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800774e:	69bb      	ldr	r3, [r7, #24]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d110      	bne.n	8007776 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007754:	6a3b      	ldr	r3, [r7, #32]
 8007756:	b29a      	uxth	r2, r3
 8007758:	f107 0310 	add.w	r3, r7, #16
 800775c:	9301      	str	r3, [sp, #4]
 800775e:	69fb      	ldr	r3, [r7, #28]
 8007760:	9300      	str	r3, [sp, #0]
 8007762:	68bb      	ldr	r3, [r7, #8]
 8007764:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007766:	68f8      	ldr	r0, [r7, #12]
 8007768:	f001 f854 	bl	8008814 <xTaskCreate>
 800776c:	4603      	mov	r3, r0
 800776e:	2b01      	cmp	r3, #1
 8007770:	d001      	beq.n	8007776 <osThreadNew+0x11a>
            hTask = NULL;
 8007772:	2300      	movs	r3, #0
 8007774:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007776:	693b      	ldr	r3, [r7, #16]
}
 8007778:	4618      	mov	r0, r3
 800777a:	3728      	adds	r7, #40	@ 0x28
 800777c:	46bd      	mov	sp, r7
 800777e:	bd80      	pop	{r7, pc}

08007780 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007780:	b580      	push	{r7, lr}
 8007782:	b084      	sub	sp, #16
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007788:	f3ef 8305 	mrs	r3, IPSR
 800778c:	60bb      	str	r3, [r7, #8]
  return(result);
 800778e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007790:	2b00      	cmp	r3, #0
 8007792:	d003      	beq.n	800779c <osDelay+0x1c>
    stat = osErrorISR;
 8007794:	f06f 0305 	mvn.w	r3, #5
 8007798:	60fb      	str	r3, [r7, #12]
 800779a:	e007      	b.n	80077ac <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800779c:	2300      	movs	r3, #0
 800779e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d002      	beq.n	80077ac <osDelay+0x2c>
      vTaskDelay(ticks);
 80077a6:	6878      	ldr	r0, [r7, #4]
 80077a8:	f001 fa06 	bl	8008bb8 <vTaskDelay>
    }
  }

  return (stat);
 80077ac:	68fb      	ldr	r3, [r7, #12]
}
 80077ae:	4618      	mov	r0, r3
 80077b0:	3710      	adds	r7, #16
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bd80      	pop	{r7, pc}
	...

080077b8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80077b8:	b480      	push	{r7}
 80077ba:	b085      	sub	sp, #20
 80077bc:	af00      	add	r7, sp, #0
 80077be:	60f8      	str	r0, [r7, #12]
 80077c0:	60b9      	str	r1, [r7, #8]
 80077c2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	4a06      	ldr	r2, [pc, #24]	@ (80077e0 <vApplicationGetIdleTaskMemory+0x28>)
 80077c8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80077ca:	68bb      	ldr	r3, [r7, #8]
 80077cc:	4a05      	ldr	r2, [pc, #20]	@ (80077e4 <vApplicationGetIdleTaskMemory+0x2c>)
 80077ce:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2280      	movs	r2, #128	@ 0x80
 80077d4:	601a      	str	r2, [r3, #0]
}
 80077d6:	bf00      	nop
 80077d8:	3714      	adds	r7, #20
 80077da:	46bd      	mov	sp, r7
 80077dc:	bc80      	pop	{r7}
 80077de:	4770      	bx	lr
 80077e0:	200006d0 	.word	0x200006d0
 80077e4:	20000778 	.word	0x20000778

080077e8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80077e8:	b480      	push	{r7}
 80077ea:	b085      	sub	sp, #20
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	60f8      	str	r0, [r7, #12]
 80077f0:	60b9      	str	r1, [r7, #8]
 80077f2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	4a07      	ldr	r2, [pc, #28]	@ (8007814 <vApplicationGetTimerTaskMemory+0x2c>)
 80077f8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80077fa:	68bb      	ldr	r3, [r7, #8]
 80077fc:	4a06      	ldr	r2, [pc, #24]	@ (8007818 <vApplicationGetTimerTaskMemory+0x30>)
 80077fe:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007806:	601a      	str	r2, [r3, #0]
}
 8007808:	bf00      	nop
 800780a:	3714      	adds	r7, #20
 800780c:	46bd      	mov	sp, r7
 800780e:	bc80      	pop	{r7}
 8007810:	4770      	bx	lr
 8007812:	bf00      	nop
 8007814:	20000978 	.word	0x20000978
 8007818:	20000a20 	.word	0x20000a20

0800781c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800781c:	b480      	push	{r7}
 800781e:	b083      	sub	sp, #12
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	f103 0208 	add.w	r2, r3, #8
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	f04f 32ff 	mov.w	r2, #4294967295
 8007834:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	f103 0208 	add.w	r2, r3, #8
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	f103 0208 	add.w	r2, r3, #8
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2200      	movs	r2, #0
 800784e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007850:	bf00      	nop
 8007852:	370c      	adds	r7, #12
 8007854:	46bd      	mov	sp, r7
 8007856:	bc80      	pop	{r7}
 8007858:	4770      	bx	lr

0800785a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800785a:	b480      	push	{r7}
 800785c:	b083      	sub	sp, #12
 800785e:	af00      	add	r7, sp, #0
 8007860:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2200      	movs	r2, #0
 8007866:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007868:	bf00      	nop
 800786a:	370c      	adds	r7, #12
 800786c:	46bd      	mov	sp, r7
 800786e:	bc80      	pop	{r7}
 8007870:	4770      	bx	lr

08007872 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007872:	b480      	push	{r7}
 8007874:	b085      	sub	sp, #20
 8007876:	af00      	add	r7, sp, #0
 8007878:	6078      	str	r0, [r7, #4]
 800787a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	685b      	ldr	r3, [r3, #4]
 8007880:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	68fa      	ldr	r2, [r7, #12]
 8007886:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	689a      	ldr	r2, [r3, #8]
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	689b      	ldr	r3, [r3, #8]
 8007894:	683a      	ldr	r2, [r7, #0]
 8007896:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	683a      	ldr	r2, [r7, #0]
 800789c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	687a      	ldr	r2, [r7, #4]
 80078a2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	1c5a      	adds	r2, r3, #1
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	601a      	str	r2, [r3, #0]
}
 80078ae:	bf00      	nop
 80078b0:	3714      	adds	r7, #20
 80078b2:	46bd      	mov	sp, r7
 80078b4:	bc80      	pop	{r7}
 80078b6:	4770      	bx	lr

080078b8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80078b8:	b480      	push	{r7}
 80078ba:	b085      	sub	sp, #20
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
 80078c0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80078c8:	68bb      	ldr	r3, [r7, #8]
 80078ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078ce:	d103      	bne.n	80078d8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	691b      	ldr	r3, [r3, #16]
 80078d4:	60fb      	str	r3, [r7, #12]
 80078d6:	e00c      	b.n	80078f2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	3308      	adds	r3, #8
 80078dc:	60fb      	str	r3, [r7, #12]
 80078de:	e002      	b.n	80078e6 <vListInsert+0x2e>
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	685b      	ldr	r3, [r3, #4]
 80078e4:	60fb      	str	r3, [r7, #12]
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	685b      	ldr	r3, [r3, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	68ba      	ldr	r2, [r7, #8]
 80078ee:	429a      	cmp	r2, r3
 80078f0:	d2f6      	bcs.n	80078e0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	685a      	ldr	r2, [r3, #4]
 80078f6:	683b      	ldr	r3, [r7, #0]
 80078f8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	685b      	ldr	r3, [r3, #4]
 80078fe:	683a      	ldr	r2, [r7, #0]
 8007900:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	68fa      	ldr	r2, [r7, #12]
 8007906:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	683a      	ldr	r2, [r7, #0]
 800790c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	687a      	ldr	r2, [r7, #4]
 8007912:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	1c5a      	adds	r2, r3, #1
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	601a      	str	r2, [r3, #0]
}
 800791e:	bf00      	nop
 8007920:	3714      	adds	r7, #20
 8007922:	46bd      	mov	sp, r7
 8007924:	bc80      	pop	{r7}
 8007926:	4770      	bx	lr

08007928 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007928:	b480      	push	{r7}
 800792a:	b085      	sub	sp, #20
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	691b      	ldr	r3, [r3, #16]
 8007934:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	685b      	ldr	r3, [r3, #4]
 800793a:	687a      	ldr	r2, [r7, #4]
 800793c:	6892      	ldr	r2, [r2, #8]
 800793e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	689b      	ldr	r3, [r3, #8]
 8007944:	687a      	ldr	r2, [r7, #4]
 8007946:	6852      	ldr	r2, [r2, #4]
 8007948:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	685b      	ldr	r3, [r3, #4]
 800794e:	687a      	ldr	r2, [r7, #4]
 8007950:	429a      	cmp	r2, r3
 8007952:	d103      	bne.n	800795c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	689a      	ldr	r2, [r3, #8]
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2200      	movs	r2, #0
 8007960:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	1e5a      	subs	r2, r3, #1
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	681b      	ldr	r3, [r3, #0]
}
 8007970:	4618      	mov	r0, r3
 8007972:	3714      	adds	r7, #20
 8007974:	46bd      	mov	sp, r7
 8007976:	bc80      	pop	{r7}
 8007978:	4770      	bx	lr
	...

0800797c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b084      	sub	sp, #16
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
 8007984:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d10b      	bne.n	80079a8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007994:	f383 8811 	msr	BASEPRI, r3
 8007998:	f3bf 8f6f 	isb	sy
 800799c:	f3bf 8f4f 	dsb	sy
 80079a0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80079a2:	bf00      	nop
 80079a4:	bf00      	nop
 80079a6:	e7fd      	b.n	80079a4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80079a8:	f002 fbc8 	bl	800a13c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	681a      	ldr	r2, [r3, #0]
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079b4:	68f9      	ldr	r1, [r7, #12]
 80079b6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80079b8:	fb01 f303 	mul.w	r3, r1, r3
 80079bc:	441a      	add	r2, r3
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	2200      	movs	r2, #0
 80079c6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681a      	ldr	r2, [r3, #0]
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681a      	ldr	r2, [r3, #0]
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079d8:	3b01      	subs	r3, #1
 80079da:	68f9      	ldr	r1, [r7, #12]
 80079dc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80079de:	fb01 f303 	mul.w	r3, r1, r3
 80079e2:	441a      	add	r2, r3
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	22ff      	movs	r2, #255	@ 0xff
 80079ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	22ff      	movs	r2, #255	@ 0xff
 80079f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d114      	bne.n	8007a28 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	691b      	ldr	r3, [r3, #16]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d01a      	beq.n	8007a3c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	3310      	adds	r3, #16
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	f001 fba4 	bl	8009158 <xTaskRemoveFromEventList>
 8007a10:	4603      	mov	r3, r0
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d012      	beq.n	8007a3c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007a16:	4b0d      	ldr	r3, [pc, #52]	@ (8007a4c <xQueueGenericReset+0xd0>)
 8007a18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a1c:	601a      	str	r2, [r3, #0]
 8007a1e:	f3bf 8f4f 	dsb	sy
 8007a22:	f3bf 8f6f 	isb	sy
 8007a26:	e009      	b.n	8007a3c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	3310      	adds	r3, #16
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	f7ff fef5 	bl	800781c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	3324      	adds	r3, #36	@ 0x24
 8007a36:	4618      	mov	r0, r3
 8007a38:	f7ff fef0 	bl	800781c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007a3c:	f002 fbae 	bl	800a19c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007a40:	2301      	movs	r3, #1
}
 8007a42:	4618      	mov	r0, r3
 8007a44:	3710      	adds	r7, #16
 8007a46:	46bd      	mov	sp, r7
 8007a48:	bd80      	pop	{r7, pc}
 8007a4a:	bf00      	nop
 8007a4c:	e000ed04 	.word	0xe000ed04

08007a50 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007a50:	b580      	push	{r7, lr}
 8007a52:	b08e      	sub	sp, #56	@ 0x38
 8007a54:	af02      	add	r7, sp, #8
 8007a56:	60f8      	str	r0, [r7, #12]
 8007a58:	60b9      	str	r1, [r7, #8]
 8007a5a:	607a      	str	r2, [r7, #4]
 8007a5c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d10b      	bne.n	8007a7c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007a64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a68:	f383 8811 	msr	BASEPRI, r3
 8007a6c:	f3bf 8f6f 	isb	sy
 8007a70:	f3bf 8f4f 	dsb	sy
 8007a74:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007a76:	bf00      	nop
 8007a78:	bf00      	nop
 8007a7a:	e7fd      	b.n	8007a78 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d10b      	bne.n	8007a9a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8007a82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a86:	f383 8811 	msr	BASEPRI, r3
 8007a8a:	f3bf 8f6f 	isb	sy
 8007a8e:	f3bf 8f4f 	dsb	sy
 8007a92:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007a94:	bf00      	nop
 8007a96:	bf00      	nop
 8007a98:	e7fd      	b.n	8007a96 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d002      	beq.n	8007aa6 <xQueueGenericCreateStatic+0x56>
 8007aa0:	68bb      	ldr	r3, [r7, #8]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d001      	beq.n	8007aaa <xQueueGenericCreateStatic+0x5a>
 8007aa6:	2301      	movs	r3, #1
 8007aa8:	e000      	b.n	8007aac <xQueueGenericCreateStatic+0x5c>
 8007aaa:	2300      	movs	r3, #0
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d10b      	bne.n	8007ac8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007ab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ab4:	f383 8811 	msr	BASEPRI, r3
 8007ab8:	f3bf 8f6f 	isb	sy
 8007abc:	f3bf 8f4f 	dsb	sy
 8007ac0:	623b      	str	r3, [r7, #32]
}
 8007ac2:	bf00      	nop
 8007ac4:	bf00      	nop
 8007ac6:	e7fd      	b.n	8007ac4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d102      	bne.n	8007ad4 <xQueueGenericCreateStatic+0x84>
 8007ace:	68bb      	ldr	r3, [r7, #8]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d101      	bne.n	8007ad8 <xQueueGenericCreateStatic+0x88>
 8007ad4:	2301      	movs	r3, #1
 8007ad6:	e000      	b.n	8007ada <xQueueGenericCreateStatic+0x8a>
 8007ad8:	2300      	movs	r3, #0
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d10b      	bne.n	8007af6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8007ade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ae2:	f383 8811 	msr	BASEPRI, r3
 8007ae6:	f3bf 8f6f 	isb	sy
 8007aea:	f3bf 8f4f 	dsb	sy
 8007aee:	61fb      	str	r3, [r7, #28]
}
 8007af0:	bf00      	nop
 8007af2:	bf00      	nop
 8007af4:	e7fd      	b.n	8007af2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007af6:	2350      	movs	r3, #80	@ 0x50
 8007af8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007afa:	697b      	ldr	r3, [r7, #20]
 8007afc:	2b50      	cmp	r3, #80	@ 0x50
 8007afe:	d00b      	beq.n	8007b18 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007b00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b04:	f383 8811 	msr	BASEPRI, r3
 8007b08:	f3bf 8f6f 	isb	sy
 8007b0c:	f3bf 8f4f 	dsb	sy
 8007b10:	61bb      	str	r3, [r7, #24]
}
 8007b12:	bf00      	nop
 8007b14:	bf00      	nop
 8007b16:	e7fd      	b.n	8007b14 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007b18:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8007b1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d00d      	beq.n	8007b40 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007b24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b26:	2201      	movs	r2, #1
 8007b28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007b2c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007b30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b32:	9300      	str	r3, [sp, #0]
 8007b34:	4613      	mov	r3, r2
 8007b36:	687a      	ldr	r2, [r7, #4]
 8007b38:	68b9      	ldr	r1, [r7, #8]
 8007b3a:	68f8      	ldr	r0, [r7, #12]
 8007b3c:	f000 f840 	bl	8007bc0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007b40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8007b42:	4618      	mov	r0, r3
 8007b44:	3730      	adds	r7, #48	@ 0x30
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd80      	pop	{r7, pc}

08007b4a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007b4a:	b580      	push	{r7, lr}
 8007b4c:	b08a      	sub	sp, #40	@ 0x28
 8007b4e:	af02      	add	r7, sp, #8
 8007b50:	60f8      	str	r0, [r7, #12]
 8007b52:	60b9      	str	r1, [r7, #8]
 8007b54:	4613      	mov	r3, r2
 8007b56:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d10b      	bne.n	8007b76 <xQueueGenericCreate+0x2c>
	__asm volatile
 8007b5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b62:	f383 8811 	msr	BASEPRI, r3
 8007b66:	f3bf 8f6f 	isb	sy
 8007b6a:	f3bf 8f4f 	dsb	sy
 8007b6e:	613b      	str	r3, [r7, #16]
}
 8007b70:	bf00      	nop
 8007b72:	bf00      	nop
 8007b74:	e7fd      	b.n	8007b72 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	68ba      	ldr	r2, [r7, #8]
 8007b7a:	fb02 f303 	mul.w	r3, r2, r3
 8007b7e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007b80:	69fb      	ldr	r3, [r7, #28]
 8007b82:	3350      	adds	r3, #80	@ 0x50
 8007b84:	4618      	mov	r0, r3
 8007b86:	f002 fbdb 	bl	800a340 <pvPortMalloc>
 8007b8a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007b8c:	69bb      	ldr	r3, [r7, #24]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d011      	beq.n	8007bb6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007b92:	69bb      	ldr	r3, [r7, #24]
 8007b94:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007b96:	697b      	ldr	r3, [r7, #20]
 8007b98:	3350      	adds	r3, #80	@ 0x50
 8007b9a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007b9c:	69bb      	ldr	r3, [r7, #24]
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007ba4:	79fa      	ldrb	r2, [r7, #7]
 8007ba6:	69bb      	ldr	r3, [r7, #24]
 8007ba8:	9300      	str	r3, [sp, #0]
 8007baa:	4613      	mov	r3, r2
 8007bac:	697a      	ldr	r2, [r7, #20]
 8007bae:	68b9      	ldr	r1, [r7, #8]
 8007bb0:	68f8      	ldr	r0, [r7, #12]
 8007bb2:	f000 f805 	bl	8007bc0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007bb6:	69bb      	ldr	r3, [r7, #24]
	}
 8007bb8:	4618      	mov	r0, r3
 8007bba:	3720      	adds	r7, #32
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	bd80      	pop	{r7, pc}

08007bc0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	b084      	sub	sp, #16
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	60f8      	str	r0, [r7, #12]
 8007bc8:	60b9      	str	r1, [r7, #8]
 8007bca:	607a      	str	r2, [r7, #4]
 8007bcc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007bce:	68bb      	ldr	r3, [r7, #8]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d103      	bne.n	8007bdc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007bd4:	69bb      	ldr	r3, [r7, #24]
 8007bd6:	69ba      	ldr	r2, [r7, #24]
 8007bd8:	601a      	str	r2, [r3, #0]
 8007bda:	e002      	b.n	8007be2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007bdc:	69bb      	ldr	r3, [r7, #24]
 8007bde:	687a      	ldr	r2, [r7, #4]
 8007be0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007be2:	69bb      	ldr	r3, [r7, #24]
 8007be4:	68fa      	ldr	r2, [r7, #12]
 8007be6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007be8:	69bb      	ldr	r3, [r7, #24]
 8007bea:	68ba      	ldr	r2, [r7, #8]
 8007bec:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007bee:	2101      	movs	r1, #1
 8007bf0:	69b8      	ldr	r0, [r7, #24]
 8007bf2:	f7ff fec3 	bl	800797c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007bf6:	69bb      	ldr	r3, [r7, #24]
 8007bf8:	78fa      	ldrb	r2, [r7, #3]
 8007bfa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007bfe:	bf00      	nop
 8007c00:	3710      	adds	r7, #16
 8007c02:	46bd      	mov	sp, r7
 8007c04:	bd80      	pop	{r7, pc}
	...

08007c08 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b08e      	sub	sp, #56	@ 0x38
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	60f8      	str	r0, [r7, #12]
 8007c10:	60b9      	str	r1, [r7, #8]
 8007c12:	607a      	str	r2, [r7, #4]
 8007c14:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007c16:	2300      	movs	r3, #0
 8007c18:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d10b      	bne.n	8007c3c <xQueueGenericSend+0x34>
	__asm volatile
 8007c24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c28:	f383 8811 	msr	BASEPRI, r3
 8007c2c:	f3bf 8f6f 	isb	sy
 8007c30:	f3bf 8f4f 	dsb	sy
 8007c34:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007c36:	bf00      	nop
 8007c38:	bf00      	nop
 8007c3a:	e7fd      	b.n	8007c38 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007c3c:	68bb      	ldr	r3, [r7, #8]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d103      	bne.n	8007c4a <xQueueGenericSend+0x42>
 8007c42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d101      	bne.n	8007c4e <xQueueGenericSend+0x46>
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	e000      	b.n	8007c50 <xQueueGenericSend+0x48>
 8007c4e:	2300      	movs	r3, #0
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d10b      	bne.n	8007c6c <xQueueGenericSend+0x64>
	__asm volatile
 8007c54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c58:	f383 8811 	msr	BASEPRI, r3
 8007c5c:	f3bf 8f6f 	isb	sy
 8007c60:	f3bf 8f4f 	dsb	sy
 8007c64:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007c66:	bf00      	nop
 8007c68:	bf00      	nop
 8007c6a:	e7fd      	b.n	8007c68 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007c6c:	683b      	ldr	r3, [r7, #0]
 8007c6e:	2b02      	cmp	r3, #2
 8007c70:	d103      	bne.n	8007c7a <xQueueGenericSend+0x72>
 8007c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c76:	2b01      	cmp	r3, #1
 8007c78:	d101      	bne.n	8007c7e <xQueueGenericSend+0x76>
 8007c7a:	2301      	movs	r3, #1
 8007c7c:	e000      	b.n	8007c80 <xQueueGenericSend+0x78>
 8007c7e:	2300      	movs	r3, #0
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d10b      	bne.n	8007c9c <xQueueGenericSend+0x94>
	__asm volatile
 8007c84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c88:	f383 8811 	msr	BASEPRI, r3
 8007c8c:	f3bf 8f6f 	isb	sy
 8007c90:	f3bf 8f4f 	dsb	sy
 8007c94:	623b      	str	r3, [r7, #32]
}
 8007c96:	bf00      	nop
 8007c98:	bf00      	nop
 8007c9a:	e7fd      	b.n	8007c98 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007c9c:	f001 fc22 	bl	80094e4 <xTaskGetSchedulerState>
 8007ca0:	4603      	mov	r3, r0
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d102      	bne.n	8007cac <xQueueGenericSend+0xa4>
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d101      	bne.n	8007cb0 <xQueueGenericSend+0xa8>
 8007cac:	2301      	movs	r3, #1
 8007cae:	e000      	b.n	8007cb2 <xQueueGenericSend+0xaa>
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d10b      	bne.n	8007cce <xQueueGenericSend+0xc6>
	__asm volatile
 8007cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cba:	f383 8811 	msr	BASEPRI, r3
 8007cbe:	f3bf 8f6f 	isb	sy
 8007cc2:	f3bf 8f4f 	dsb	sy
 8007cc6:	61fb      	str	r3, [r7, #28]
}
 8007cc8:	bf00      	nop
 8007cca:	bf00      	nop
 8007ccc:	e7fd      	b.n	8007cca <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007cce:	f002 fa35 	bl	800a13c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007cd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cd4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cda:	429a      	cmp	r2, r3
 8007cdc:	d302      	bcc.n	8007ce4 <xQueueGenericSend+0xdc>
 8007cde:	683b      	ldr	r3, [r7, #0]
 8007ce0:	2b02      	cmp	r3, #2
 8007ce2:	d129      	bne.n	8007d38 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007ce4:	683a      	ldr	r2, [r7, #0]
 8007ce6:	68b9      	ldr	r1, [r7, #8]
 8007ce8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007cea:	f000 fbc6 	bl	800847a <prvCopyDataToQueue>
 8007cee:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007cf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d010      	beq.n	8007d1a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cfa:	3324      	adds	r3, #36	@ 0x24
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	f001 fa2b 	bl	8009158 <xTaskRemoveFromEventList>
 8007d02:	4603      	mov	r3, r0
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d013      	beq.n	8007d30 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007d08:	4b3f      	ldr	r3, [pc, #252]	@ (8007e08 <xQueueGenericSend+0x200>)
 8007d0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d0e:	601a      	str	r2, [r3, #0]
 8007d10:	f3bf 8f4f 	dsb	sy
 8007d14:	f3bf 8f6f 	isb	sy
 8007d18:	e00a      	b.n	8007d30 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007d1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d007      	beq.n	8007d30 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007d20:	4b39      	ldr	r3, [pc, #228]	@ (8007e08 <xQueueGenericSend+0x200>)
 8007d22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d26:	601a      	str	r2, [r3, #0]
 8007d28:	f3bf 8f4f 	dsb	sy
 8007d2c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007d30:	f002 fa34 	bl	800a19c <vPortExitCritical>
				return pdPASS;
 8007d34:	2301      	movs	r3, #1
 8007d36:	e063      	b.n	8007e00 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d103      	bne.n	8007d46 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007d3e:	f002 fa2d 	bl	800a19c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007d42:	2300      	movs	r3, #0
 8007d44:	e05c      	b.n	8007e00 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007d46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d106      	bne.n	8007d5a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007d4c:	f107 0314 	add.w	r3, r7, #20
 8007d50:	4618      	mov	r0, r3
 8007d52:	f001 fa65 	bl	8009220 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007d56:	2301      	movs	r3, #1
 8007d58:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007d5a:	f002 fa1f 	bl	800a19c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007d5e:	f000 ffd1 	bl	8008d04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007d62:	f002 f9eb 	bl	800a13c <vPortEnterCritical>
 8007d66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d68:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007d6c:	b25b      	sxtb	r3, r3
 8007d6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d72:	d103      	bne.n	8007d7c <xQueueGenericSend+0x174>
 8007d74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d76:	2200      	movs	r2, #0
 8007d78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007d7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d7e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d82:	b25b      	sxtb	r3, r3
 8007d84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d88:	d103      	bne.n	8007d92 <xQueueGenericSend+0x18a>
 8007d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007d92:	f002 fa03 	bl	800a19c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007d96:	1d3a      	adds	r2, r7, #4
 8007d98:	f107 0314 	add.w	r3, r7, #20
 8007d9c:	4611      	mov	r1, r2
 8007d9e:	4618      	mov	r0, r3
 8007da0:	f001 fa54 	bl	800924c <xTaskCheckForTimeOut>
 8007da4:	4603      	mov	r3, r0
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d124      	bne.n	8007df4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007daa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007dac:	f000 fc5d 	bl	800866a <prvIsQueueFull>
 8007db0:	4603      	mov	r3, r0
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d018      	beq.n	8007de8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007db8:	3310      	adds	r3, #16
 8007dba:	687a      	ldr	r2, [r7, #4]
 8007dbc:	4611      	mov	r1, r2
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	f001 f978 	bl	80090b4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007dc4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007dc6:	f000 fbe8 	bl	800859a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007dca:	f000 ffa9 	bl	8008d20 <xTaskResumeAll>
 8007dce:	4603      	mov	r3, r0
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	f47f af7c 	bne.w	8007cce <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007dd6:	4b0c      	ldr	r3, [pc, #48]	@ (8007e08 <xQueueGenericSend+0x200>)
 8007dd8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ddc:	601a      	str	r2, [r3, #0]
 8007dde:	f3bf 8f4f 	dsb	sy
 8007de2:	f3bf 8f6f 	isb	sy
 8007de6:	e772      	b.n	8007cce <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007de8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007dea:	f000 fbd6 	bl	800859a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007dee:	f000 ff97 	bl	8008d20 <xTaskResumeAll>
 8007df2:	e76c      	b.n	8007cce <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007df4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007df6:	f000 fbd0 	bl	800859a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007dfa:	f000 ff91 	bl	8008d20 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007dfe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007e00:	4618      	mov	r0, r3
 8007e02:	3738      	adds	r7, #56	@ 0x38
 8007e04:	46bd      	mov	sp, r7
 8007e06:	bd80      	pop	{r7, pc}
 8007e08:	e000ed04 	.word	0xe000ed04

08007e0c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b090      	sub	sp, #64	@ 0x40
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	60f8      	str	r0, [r7, #12]
 8007e14:	60b9      	str	r1, [r7, #8]
 8007e16:	607a      	str	r2, [r7, #4]
 8007e18:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007e1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d10b      	bne.n	8007e3c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007e24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e28:	f383 8811 	msr	BASEPRI, r3
 8007e2c:	f3bf 8f6f 	isb	sy
 8007e30:	f3bf 8f4f 	dsb	sy
 8007e34:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007e36:	bf00      	nop
 8007e38:	bf00      	nop
 8007e3a:	e7fd      	b.n	8007e38 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007e3c:	68bb      	ldr	r3, [r7, #8]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d103      	bne.n	8007e4a <xQueueGenericSendFromISR+0x3e>
 8007e42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d101      	bne.n	8007e4e <xQueueGenericSendFromISR+0x42>
 8007e4a:	2301      	movs	r3, #1
 8007e4c:	e000      	b.n	8007e50 <xQueueGenericSendFromISR+0x44>
 8007e4e:	2300      	movs	r3, #0
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d10b      	bne.n	8007e6c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007e54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e58:	f383 8811 	msr	BASEPRI, r3
 8007e5c:	f3bf 8f6f 	isb	sy
 8007e60:	f3bf 8f4f 	dsb	sy
 8007e64:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007e66:	bf00      	nop
 8007e68:	bf00      	nop
 8007e6a:	e7fd      	b.n	8007e68 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	2b02      	cmp	r3, #2
 8007e70:	d103      	bne.n	8007e7a <xQueueGenericSendFromISR+0x6e>
 8007e72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e76:	2b01      	cmp	r3, #1
 8007e78:	d101      	bne.n	8007e7e <xQueueGenericSendFromISR+0x72>
 8007e7a:	2301      	movs	r3, #1
 8007e7c:	e000      	b.n	8007e80 <xQueueGenericSendFromISR+0x74>
 8007e7e:	2300      	movs	r3, #0
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d10b      	bne.n	8007e9c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e88:	f383 8811 	msr	BASEPRI, r3
 8007e8c:	f3bf 8f6f 	isb	sy
 8007e90:	f3bf 8f4f 	dsb	sy
 8007e94:	623b      	str	r3, [r7, #32]
}
 8007e96:	bf00      	nop
 8007e98:	bf00      	nop
 8007e9a:	e7fd      	b.n	8007e98 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007e9c:	f002 fa10 	bl	800a2c0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007ea0:	f3ef 8211 	mrs	r2, BASEPRI
 8007ea4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ea8:	f383 8811 	msr	BASEPRI, r3
 8007eac:	f3bf 8f6f 	isb	sy
 8007eb0:	f3bf 8f4f 	dsb	sy
 8007eb4:	61fa      	str	r2, [r7, #28]
 8007eb6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007eb8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007eba:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007ebc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ebe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007ec0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ec2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ec4:	429a      	cmp	r2, r3
 8007ec6:	d302      	bcc.n	8007ece <xQueueGenericSendFromISR+0xc2>
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	2b02      	cmp	r3, #2
 8007ecc:	d12f      	bne.n	8007f2e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007ece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ed0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007ed4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007ed8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007edc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007ede:	683a      	ldr	r2, [r7, #0]
 8007ee0:	68b9      	ldr	r1, [r7, #8]
 8007ee2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007ee4:	f000 fac9 	bl	800847a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007ee8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ef0:	d112      	bne.n	8007f18 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007ef2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d016      	beq.n	8007f28 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007efa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007efc:	3324      	adds	r3, #36	@ 0x24
 8007efe:	4618      	mov	r0, r3
 8007f00:	f001 f92a 	bl	8009158 <xTaskRemoveFromEventList>
 8007f04:	4603      	mov	r3, r0
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d00e      	beq.n	8007f28 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d00b      	beq.n	8007f28 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2201      	movs	r2, #1
 8007f14:	601a      	str	r2, [r3, #0]
 8007f16:	e007      	b.n	8007f28 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007f18:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007f1c:	3301      	adds	r3, #1
 8007f1e:	b2db      	uxtb	r3, r3
 8007f20:	b25a      	sxtb	r2, r3
 8007f22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007f28:	2301      	movs	r3, #1
 8007f2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007f2c:	e001      	b.n	8007f32 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007f2e:	2300      	movs	r3, #0
 8007f30:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007f32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f34:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007f36:	697b      	ldr	r3, [r7, #20]
 8007f38:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007f3c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007f3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007f40:	4618      	mov	r0, r3
 8007f42:	3740      	adds	r7, #64	@ 0x40
 8007f44:	46bd      	mov	sp, r7
 8007f46:	bd80      	pop	{r7, pc}

08007f48 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	b08e      	sub	sp, #56	@ 0x38
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	6078      	str	r0, [r7, #4]
 8007f50:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d10b      	bne.n	8007f74 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8007f5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f60:	f383 8811 	msr	BASEPRI, r3
 8007f64:	f3bf 8f6f 	isb	sy
 8007f68:	f3bf 8f4f 	dsb	sy
 8007f6c:	623b      	str	r3, [r7, #32]
}
 8007f6e:	bf00      	nop
 8007f70:	bf00      	nop
 8007f72:	e7fd      	b.n	8007f70 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007f74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d00b      	beq.n	8007f94 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8007f7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f80:	f383 8811 	msr	BASEPRI, r3
 8007f84:	f3bf 8f6f 	isb	sy
 8007f88:	f3bf 8f4f 	dsb	sy
 8007f8c:	61fb      	str	r3, [r7, #28]
}
 8007f8e:	bf00      	nop
 8007f90:	bf00      	nop
 8007f92:	e7fd      	b.n	8007f90 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007f94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d103      	bne.n	8007fa4 <xQueueGiveFromISR+0x5c>
 8007f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f9e:	689b      	ldr	r3, [r3, #8]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d101      	bne.n	8007fa8 <xQueueGiveFromISR+0x60>
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	e000      	b.n	8007faa <xQueueGiveFromISR+0x62>
 8007fa8:	2300      	movs	r3, #0
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d10b      	bne.n	8007fc6 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8007fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fb2:	f383 8811 	msr	BASEPRI, r3
 8007fb6:	f3bf 8f6f 	isb	sy
 8007fba:	f3bf 8f4f 	dsb	sy
 8007fbe:	61bb      	str	r3, [r7, #24]
}
 8007fc0:	bf00      	nop
 8007fc2:	bf00      	nop
 8007fc4:	e7fd      	b.n	8007fc2 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007fc6:	f002 f97b 	bl	800a2c0 <vPortValidateInterruptPriority>
	__asm volatile
 8007fca:	f3ef 8211 	mrs	r2, BASEPRI
 8007fce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fd2:	f383 8811 	msr	BASEPRI, r3
 8007fd6:	f3bf 8f6f 	isb	sy
 8007fda:	f3bf 8f4f 	dsb	sy
 8007fde:	617a      	str	r2, [r7, #20]
 8007fe0:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007fe2:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007fe4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fe8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fea:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007fec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ff0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007ff2:	429a      	cmp	r2, r3
 8007ff4:	d22b      	bcs.n	800804e <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ff8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007ffc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008002:	1c5a      	adds	r2, r3, #1
 8008004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008006:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008008:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800800c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008010:	d112      	bne.n	8008038 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008016:	2b00      	cmp	r3, #0
 8008018:	d016      	beq.n	8008048 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800801a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800801c:	3324      	adds	r3, #36	@ 0x24
 800801e:	4618      	mov	r0, r3
 8008020:	f001 f89a 	bl	8009158 <xTaskRemoveFromEventList>
 8008024:	4603      	mov	r3, r0
 8008026:	2b00      	cmp	r3, #0
 8008028:	d00e      	beq.n	8008048 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800802a:	683b      	ldr	r3, [r7, #0]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d00b      	beq.n	8008048 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008030:	683b      	ldr	r3, [r7, #0]
 8008032:	2201      	movs	r2, #1
 8008034:	601a      	str	r2, [r3, #0]
 8008036:	e007      	b.n	8008048 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008038:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800803c:	3301      	adds	r3, #1
 800803e:	b2db      	uxtb	r3, r3
 8008040:	b25a      	sxtb	r2, r3
 8008042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008044:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008048:	2301      	movs	r3, #1
 800804a:	637b      	str	r3, [r7, #52]	@ 0x34
 800804c:	e001      	b.n	8008052 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800804e:	2300      	movs	r3, #0
 8008050:	637b      	str	r3, [r7, #52]	@ 0x34
 8008052:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008054:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	f383 8811 	msr	BASEPRI, r3
}
 800805c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800805e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008060:	4618      	mov	r0, r3
 8008062:	3738      	adds	r7, #56	@ 0x38
 8008064:	46bd      	mov	sp, r7
 8008066:	bd80      	pop	{r7, pc}

08008068 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008068:	b580      	push	{r7, lr}
 800806a:	b08c      	sub	sp, #48	@ 0x30
 800806c:	af00      	add	r7, sp, #0
 800806e:	60f8      	str	r0, [r7, #12]
 8008070:	60b9      	str	r1, [r7, #8]
 8008072:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008074:	2300      	movs	r3, #0
 8008076:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800807c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800807e:	2b00      	cmp	r3, #0
 8008080:	d10b      	bne.n	800809a <xQueueReceive+0x32>
	__asm volatile
 8008082:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008086:	f383 8811 	msr	BASEPRI, r3
 800808a:	f3bf 8f6f 	isb	sy
 800808e:	f3bf 8f4f 	dsb	sy
 8008092:	623b      	str	r3, [r7, #32]
}
 8008094:	bf00      	nop
 8008096:	bf00      	nop
 8008098:	e7fd      	b.n	8008096 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d103      	bne.n	80080a8 <xQueueReceive+0x40>
 80080a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d101      	bne.n	80080ac <xQueueReceive+0x44>
 80080a8:	2301      	movs	r3, #1
 80080aa:	e000      	b.n	80080ae <xQueueReceive+0x46>
 80080ac:	2300      	movs	r3, #0
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d10b      	bne.n	80080ca <xQueueReceive+0x62>
	__asm volatile
 80080b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080b6:	f383 8811 	msr	BASEPRI, r3
 80080ba:	f3bf 8f6f 	isb	sy
 80080be:	f3bf 8f4f 	dsb	sy
 80080c2:	61fb      	str	r3, [r7, #28]
}
 80080c4:	bf00      	nop
 80080c6:	bf00      	nop
 80080c8:	e7fd      	b.n	80080c6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80080ca:	f001 fa0b 	bl	80094e4 <xTaskGetSchedulerState>
 80080ce:	4603      	mov	r3, r0
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d102      	bne.n	80080da <xQueueReceive+0x72>
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d101      	bne.n	80080de <xQueueReceive+0x76>
 80080da:	2301      	movs	r3, #1
 80080dc:	e000      	b.n	80080e0 <xQueueReceive+0x78>
 80080de:	2300      	movs	r3, #0
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d10b      	bne.n	80080fc <xQueueReceive+0x94>
	__asm volatile
 80080e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080e8:	f383 8811 	msr	BASEPRI, r3
 80080ec:	f3bf 8f6f 	isb	sy
 80080f0:	f3bf 8f4f 	dsb	sy
 80080f4:	61bb      	str	r3, [r7, #24]
}
 80080f6:	bf00      	nop
 80080f8:	bf00      	nop
 80080fa:	e7fd      	b.n	80080f8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80080fc:	f002 f81e 	bl	800a13c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008102:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008104:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008108:	2b00      	cmp	r3, #0
 800810a:	d01f      	beq.n	800814c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800810c:	68b9      	ldr	r1, [r7, #8]
 800810e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008110:	f000 fa1d 	bl	800854e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008116:	1e5a      	subs	r2, r3, #1
 8008118:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800811a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800811c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800811e:	691b      	ldr	r3, [r3, #16]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d00f      	beq.n	8008144 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008126:	3310      	adds	r3, #16
 8008128:	4618      	mov	r0, r3
 800812a:	f001 f815 	bl	8009158 <xTaskRemoveFromEventList>
 800812e:	4603      	mov	r3, r0
 8008130:	2b00      	cmp	r3, #0
 8008132:	d007      	beq.n	8008144 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008134:	4b3c      	ldr	r3, [pc, #240]	@ (8008228 <xQueueReceive+0x1c0>)
 8008136:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800813a:	601a      	str	r2, [r3, #0]
 800813c:	f3bf 8f4f 	dsb	sy
 8008140:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008144:	f002 f82a 	bl	800a19c <vPortExitCritical>
				return pdPASS;
 8008148:	2301      	movs	r3, #1
 800814a:	e069      	b.n	8008220 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2b00      	cmp	r3, #0
 8008150:	d103      	bne.n	800815a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008152:	f002 f823 	bl	800a19c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008156:	2300      	movs	r3, #0
 8008158:	e062      	b.n	8008220 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800815a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800815c:	2b00      	cmp	r3, #0
 800815e:	d106      	bne.n	800816e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008160:	f107 0310 	add.w	r3, r7, #16
 8008164:	4618      	mov	r0, r3
 8008166:	f001 f85b 	bl	8009220 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800816a:	2301      	movs	r3, #1
 800816c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800816e:	f002 f815 	bl	800a19c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008172:	f000 fdc7 	bl	8008d04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008176:	f001 ffe1 	bl	800a13c <vPortEnterCritical>
 800817a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800817c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008180:	b25b      	sxtb	r3, r3
 8008182:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008186:	d103      	bne.n	8008190 <xQueueReceive+0x128>
 8008188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800818a:	2200      	movs	r2, #0
 800818c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008192:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008196:	b25b      	sxtb	r3, r3
 8008198:	f1b3 3fff 	cmp.w	r3, #4294967295
 800819c:	d103      	bne.n	80081a6 <xQueueReceive+0x13e>
 800819e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081a0:	2200      	movs	r2, #0
 80081a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80081a6:	f001 fff9 	bl	800a19c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80081aa:	1d3a      	adds	r2, r7, #4
 80081ac:	f107 0310 	add.w	r3, r7, #16
 80081b0:	4611      	mov	r1, r2
 80081b2:	4618      	mov	r0, r3
 80081b4:	f001 f84a 	bl	800924c <xTaskCheckForTimeOut>
 80081b8:	4603      	mov	r3, r0
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d123      	bne.n	8008206 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80081be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80081c0:	f000 fa3d 	bl	800863e <prvIsQueueEmpty>
 80081c4:	4603      	mov	r3, r0
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d017      	beq.n	80081fa <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80081ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081cc:	3324      	adds	r3, #36	@ 0x24
 80081ce:	687a      	ldr	r2, [r7, #4]
 80081d0:	4611      	mov	r1, r2
 80081d2:	4618      	mov	r0, r3
 80081d4:	f000 ff6e 	bl	80090b4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80081d8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80081da:	f000 f9de 	bl	800859a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80081de:	f000 fd9f 	bl	8008d20 <xTaskResumeAll>
 80081e2:	4603      	mov	r3, r0
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d189      	bne.n	80080fc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80081e8:	4b0f      	ldr	r3, [pc, #60]	@ (8008228 <xQueueReceive+0x1c0>)
 80081ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081ee:	601a      	str	r2, [r3, #0]
 80081f0:	f3bf 8f4f 	dsb	sy
 80081f4:	f3bf 8f6f 	isb	sy
 80081f8:	e780      	b.n	80080fc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80081fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80081fc:	f000 f9cd 	bl	800859a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008200:	f000 fd8e 	bl	8008d20 <xTaskResumeAll>
 8008204:	e77a      	b.n	80080fc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008206:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008208:	f000 f9c7 	bl	800859a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800820c:	f000 fd88 	bl	8008d20 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008210:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008212:	f000 fa14 	bl	800863e <prvIsQueueEmpty>
 8008216:	4603      	mov	r3, r0
 8008218:	2b00      	cmp	r3, #0
 800821a:	f43f af6f 	beq.w	80080fc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800821e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008220:	4618      	mov	r0, r3
 8008222:	3730      	adds	r7, #48	@ 0x30
 8008224:	46bd      	mov	sp, r7
 8008226:	bd80      	pop	{r7, pc}
 8008228:	e000ed04 	.word	0xe000ed04

0800822c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b08e      	sub	sp, #56	@ 0x38
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
 8008234:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8008236:	2300      	movs	r3, #0
 8008238:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800823e:	2300      	movs	r3, #0
 8008240:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008242:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008244:	2b00      	cmp	r3, #0
 8008246:	d10b      	bne.n	8008260 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8008248:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800824c:	f383 8811 	msr	BASEPRI, r3
 8008250:	f3bf 8f6f 	isb	sy
 8008254:	f3bf 8f4f 	dsb	sy
 8008258:	623b      	str	r3, [r7, #32]
}
 800825a:	bf00      	nop
 800825c:	bf00      	nop
 800825e:	e7fd      	b.n	800825c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008260:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008262:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008264:	2b00      	cmp	r3, #0
 8008266:	d00b      	beq.n	8008280 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8008268:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800826c:	f383 8811 	msr	BASEPRI, r3
 8008270:	f3bf 8f6f 	isb	sy
 8008274:	f3bf 8f4f 	dsb	sy
 8008278:	61fb      	str	r3, [r7, #28]
}
 800827a:	bf00      	nop
 800827c:	bf00      	nop
 800827e:	e7fd      	b.n	800827c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008280:	f001 f930 	bl	80094e4 <xTaskGetSchedulerState>
 8008284:	4603      	mov	r3, r0
 8008286:	2b00      	cmp	r3, #0
 8008288:	d102      	bne.n	8008290 <xQueueSemaphoreTake+0x64>
 800828a:	683b      	ldr	r3, [r7, #0]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d101      	bne.n	8008294 <xQueueSemaphoreTake+0x68>
 8008290:	2301      	movs	r3, #1
 8008292:	e000      	b.n	8008296 <xQueueSemaphoreTake+0x6a>
 8008294:	2300      	movs	r3, #0
 8008296:	2b00      	cmp	r3, #0
 8008298:	d10b      	bne.n	80082b2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800829a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800829e:	f383 8811 	msr	BASEPRI, r3
 80082a2:	f3bf 8f6f 	isb	sy
 80082a6:	f3bf 8f4f 	dsb	sy
 80082aa:	61bb      	str	r3, [r7, #24]
}
 80082ac:	bf00      	nop
 80082ae:	bf00      	nop
 80082b0:	e7fd      	b.n	80082ae <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80082b2:	f001 ff43 	bl	800a13c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80082b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082ba:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80082bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d024      	beq.n	800830c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80082c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082c4:	1e5a      	subs	r2, r3, #1
 80082c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082c8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80082ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d104      	bne.n	80082dc <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80082d2:	f001 fa81 	bl	80097d8 <pvTaskIncrementMutexHeldCount>
 80082d6:	4602      	mov	r2, r0
 80082d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082da:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80082dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082de:	691b      	ldr	r3, [r3, #16]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d00f      	beq.n	8008304 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80082e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082e6:	3310      	adds	r3, #16
 80082e8:	4618      	mov	r0, r3
 80082ea:	f000 ff35 	bl	8009158 <xTaskRemoveFromEventList>
 80082ee:	4603      	mov	r3, r0
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d007      	beq.n	8008304 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80082f4:	4b54      	ldr	r3, [pc, #336]	@ (8008448 <xQueueSemaphoreTake+0x21c>)
 80082f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80082fa:	601a      	str	r2, [r3, #0]
 80082fc:	f3bf 8f4f 	dsb	sy
 8008300:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008304:	f001 ff4a 	bl	800a19c <vPortExitCritical>
				return pdPASS;
 8008308:	2301      	movs	r3, #1
 800830a:	e098      	b.n	800843e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	2b00      	cmp	r3, #0
 8008310:	d112      	bne.n	8008338 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008314:	2b00      	cmp	r3, #0
 8008316:	d00b      	beq.n	8008330 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8008318:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800831c:	f383 8811 	msr	BASEPRI, r3
 8008320:	f3bf 8f6f 	isb	sy
 8008324:	f3bf 8f4f 	dsb	sy
 8008328:	617b      	str	r3, [r7, #20]
}
 800832a:	bf00      	nop
 800832c:	bf00      	nop
 800832e:	e7fd      	b.n	800832c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008330:	f001 ff34 	bl	800a19c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008334:	2300      	movs	r3, #0
 8008336:	e082      	b.n	800843e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008338:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800833a:	2b00      	cmp	r3, #0
 800833c:	d106      	bne.n	800834c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800833e:	f107 030c 	add.w	r3, r7, #12
 8008342:	4618      	mov	r0, r3
 8008344:	f000 ff6c 	bl	8009220 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008348:	2301      	movs	r3, #1
 800834a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800834c:	f001 ff26 	bl	800a19c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008350:	f000 fcd8 	bl	8008d04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008354:	f001 fef2 	bl	800a13c <vPortEnterCritical>
 8008358:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800835a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800835e:	b25b      	sxtb	r3, r3
 8008360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008364:	d103      	bne.n	800836e <xQueueSemaphoreTake+0x142>
 8008366:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008368:	2200      	movs	r2, #0
 800836a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800836e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008370:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008374:	b25b      	sxtb	r3, r3
 8008376:	f1b3 3fff 	cmp.w	r3, #4294967295
 800837a:	d103      	bne.n	8008384 <xQueueSemaphoreTake+0x158>
 800837c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800837e:	2200      	movs	r2, #0
 8008380:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008384:	f001 ff0a 	bl	800a19c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008388:	463a      	mov	r2, r7
 800838a:	f107 030c 	add.w	r3, r7, #12
 800838e:	4611      	mov	r1, r2
 8008390:	4618      	mov	r0, r3
 8008392:	f000 ff5b 	bl	800924c <xTaskCheckForTimeOut>
 8008396:	4603      	mov	r3, r0
 8008398:	2b00      	cmp	r3, #0
 800839a:	d132      	bne.n	8008402 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800839c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800839e:	f000 f94e 	bl	800863e <prvIsQueueEmpty>
 80083a2:	4603      	mov	r3, r0
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d026      	beq.n	80083f6 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80083a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d109      	bne.n	80083c4 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80083b0:	f001 fec4 	bl	800a13c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80083b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083b6:	689b      	ldr	r3, [r3, #8]
 80083b8:	4618      	mov	r0, r3
 80083ba:	f001 f8b1 	bl	8009520 <xTaskPriorityInherit>
 80083be:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80083c0:	f001 feec 	bl	800a19c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80083c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083c6:	3324      	adds	r3, #36	@ 0x24
 80083c8:	683a      	ldr	r2, [r7, #0]
 80083ca:	4611      	mov	r1, r2
 80083cc:	4618      	mov	r0, r3
 80083ce:	f000 fe71 	bl	80090b4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80083d2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80083d4:	f000 f8e1 	bl	800859a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80083d8:	f000 fca2 	bl	8008d20 <xTaskResumeAll>
 80083dc:	4603      	mov	r3, r0
 80083de:	2b00      	cmp	r3, #0
 80083e0:	f47f af67 	bne.w	80082b2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80083e4:	4b18      	ldr	r3, [pc, #96]	@ (8008448 <xQueueSemaphoreTake+0x21c>)
 80083e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80083ea:	601a      	str	r2, [r3, #0]
 80083ec:	f3bf 8f4f 	dsb	sy
 80083f0:	f3bf 8f6f 	isb	sy
 80083f4:	e75d      	b.n	80082b2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80083f6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80083f8:	f000 f8cf 	bl	800859a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80083fc:	f000 fc90 	bl	8008d20 <xTaskResumeAll>
 8008400:	e757      	b.n	80082b2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008402:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008404:	f000 f8c9 	bl	800859a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008408:	f000 fc8a 	bl	8008d20 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800840c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800840e:	f000 f916 	bl	800863e <prvIsQueueEmpty>
 8008412:	4603      	mov	r3, r0
 8008414:	2b00      	cmp	r3, #0
 8008416:	f43f af4c 	beq.w	80082b2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800841a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800841c:	2b00      	cmp	r3, #0
 800841e:	d00d      	beq.n	800843c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8008420:	f001 fe8c 	bl	800a13c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008424:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008426:	f000 f811 	bl	800844c <prvGetDisinheritPriorityAfterTimeout>
 800842a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800842c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800842e:	689b      	ldr	r3, [r3, #8]
 8008430:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008432:	4618      	mov	r0, r3
 8008434:	f001 f94c 	bl	80096d0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008438:	f001 feb0 	bl	800a19c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800843c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800843e:	4618      	mov	r0, r3
 8008440:	3738      	adds	r7, #56	@ 0x38
 8008442:	46bd      	mov	sp, r7
 8008444:	bd80      	pop	{r7, pc}
 8008446:	bf00      	nop
 8008448:	e000ed04 	.word	0xe000ed04

0800844c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800844c:	b480      	push	{r7}
 800844e:	b085      	sub	sp, #20
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008458:	2b00      	cmp	r3, #0
 800845a:	d006      	beq.n	800846a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8008466:	60fb      	str	r3, [r7, #12]
 8008468:	e001      	b.n	800846e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800846a:	2300      	movs	r3, #0
 800846c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800846e:	68fb      	ldr	r3, [r7, #12]
	}
 8008470:	4618      	mov	r0, r3
 8008472:	3714      	adds	r7, #20
 8008474:	46bd      	mov	sp, r7
 8008476:	bc80      	pop	{r7}
 8008478:	4770      	bx	lr

0800847a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800847a:	b580      	push	{r7, lr}
 800847c:	b086      	sub	sp, #24
 800847e:	af00      	add	r7, sp, #0
 8008480:	60f8      	str	r0, [r7, #12]
 8008482:	60b9      	str	r1, [r7, #8]
 8008484:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008486:	2300      	movs	r3, #0
 8008488:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800848e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008494:	2b00      	cmp	r3, #0
 8008496:	d10d      	bne.n	80084b4 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	2b00      	cmp	r3, #0
 800849e:	d14d      	bne.n	800853c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	689b      	ldr	r3, [r3, #8]
 80084a4:	4618      	mov	r0, r3
 80084a6:	f001 f8a3 	bl	80095f0 <xTaskPriorityDisinherit>
 80084aa:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	2200      	movs	r2, #0
 80084b0:	609a      	str	r2, [r3, #8]
 80084b2:	e043      	b.n	800853c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d119      	bne.n	80084ee <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	6858      	ldr	r0, [r3, #4]
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084c2:	461a      	mov	r2, r3
 80084c4:	68b9      	ldr	r1, [r7, #8]
 80084c6:	f002 fa03 	bl	800a8d0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	685a      	ldr	r2, [r3, #4]
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084d2:	441a      	add	r2, r3
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	685a      	ldr	r2, [r3, #4]
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	689b      	ldr	r3, [r3, #8]
 80084e0:	429a      	cmp	r2, r3
 80084e2:	d32b      	bcc.n	800853c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	681a      	ldr	r2, [r3, #0]
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	605a      	str	r2, [r3, #4]
 80084ec:	e026      	b.n	800853c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	68d8      	ldr	r0, [r3, #12]
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084f6:	461a      	mov	r2, r3
 80084f8:	68b9      	ldr	r1, [r7, #8]
 80084fa:	f002 f9e9 	bl	800a8d0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	68da      	ldr	r2, [r3, #12]
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008506:	425b      	negs	r3, r3
 8008508:	441a      	add	r2, r3
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	68da      	ldr	r2, [r3, #12]
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	429a      	cmp	r2, r3
 8008518:	d207      	bcs.n	800852a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	689a      	ldr	r2, [r3, #8]
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008522:	425b      	negs	r3, r3
 8008524:	441a      	add	r2, r3
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	2b02      	cmp	r3, #2
 800852e:	d105      	bne.n	800853c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008530:	693b      	ldr	r3, [r7, #16]
 8008532:	2b00      	cmp	r3, #0
 8008534:	d002      	beq.n	800853c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008536:	693b      	ldr	r3, [r7, #16]
 8008538:	3b01      	subs	r3, #1
 800853a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800853c:	693b      	ldr	r3, [r7, #16]
 800853e:	1c5a      	adds	r2, r3, #1
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008544:	697b      	ldr	r3, [r7, #20]
}
 8008546:	4618      	mov	r0, r3
 8008548:	3718      	adds	r7, #24
 800854a:	46bd      	mov	sp, r7
 800854c:	bd80      	pop	{r7, pc}

0800854e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800854e:	b580      	push	{r7, lr}
 8008550:	b082      	sub	sp, #8
 8008552:	af00      	add	r7, sp, #0
 8008554:	6078      	str	r0, [r7, #4]
 8008556:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800855c:	2b00      	cmp	r3, #0
 800855e:	d018      	beq.n	8008592 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	68da      	ldr	r2, [r3, #12]
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008568:	441a      	add	r2, r3
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	68da      	ldr	r2, [r3, #12]
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	689b      	ldr	r3, [r3, #8]
 8008576:	429a      	cmp	r2, r3
 8008578:	d303      	bcc.n	8008582 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681a      	ldr	r2, [r3, #0]
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	68d9      	ldr	r1, [r3, #12]
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800858a:	461a      	mov	r2, r3
 800858c:	6838      	ldr	r0, [r7, #0]
 800858e:	f002 f99f 	bl	800a8d0 <memcpy>
	}
}
 8008592:	bf00      	nop
 8008594:	3708      	adds	r7, #8
 8008596:	46bd      	mov	sp, r7
 8008598:	bd80      	pop	{r7, pc}

0800859a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800859a:	b580      	push	{r7, lr}
 800859c:	b084      	sub	sp, #16
 800859e:	af00      	add	r7, sp, #0
 80085a0:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80085a2:	f001 fdcb 	bl	800a13c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80085ac:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80085ae:	e011      	b.n	80085d4 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d012      	beq.n	80085de <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	3324      	adds	r3, #36	@ 0x24
 80085bc:	4618      	mov	r0, r3
 80085be:	f000 fdcb 	bl	8009158 <xTaskRemoveFromEventList>
 80085c2:	4603      	mov	r3, r0
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d001      	beq.n	80085cc <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80085c8:	f000 fea4 	bl	8009314 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80085cc:	7bfb      	ldrb	r3, [r7, #15]
 80085ce:	3b01      	subs	r3, #1
 80085d0:	b2db      	uxtb	r3, r3
 80085d2:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80085d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	dce9      	bgt.n	80085b0 <prvUnlockQueue+0x16>
 80085dc:	e000      	b.n	80085e0 <prvUnlockQueue+0x46>
					break;
 80085de:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	22ff      	movs	r2, #255	@ 0xff
 80085e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80085e8:	f001 fdd8 	bl	800a19c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80085ec:	f001 fda6 	bl	800a13c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80085f6:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80085f8:	e011      	b.n	800861e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	691b      	ldr	r3, [r3, #16]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d012      	beq.n	8008628 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	3310      	adds	r3, #16
 8008606:	4618      	mov	r0, r3
 8008608:	f000 fda6 	bl	8009158 <xTaskRemoveFromEventList>
 800860c:	4603      	mov	r3, r0
 800860e:	2b00      	cmp	r3, #0
 8008610:	d001      	beq.n	8008616 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008612:	f000 fe7f 	bl	8009314 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008616:	7bbb      	ldrb	r3, [r7, #14]
 8008618:	3b01      	subs	r3, #1
 800861a:	b2db      	uxtb	r3, r3
 800861c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800861e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008622:	2b00      	cmp	r3, #0
 8008624:	dce9      	bgt.n	80085fa <prvUnlockQueue+0x60>
 8008626:	e000      	b.n	800862a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008628:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	22ff      	movs	r2, #255	@ 0xff
 800862e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008632:	f001 fdb3 	bl	800a19c <vPortExitCritical>
}
 8008636:	bf00      	nop
 8008638:	3710      	adds	r7, #16
 800863a:	46bd      	mov	sp, r7
 800863c:	bd80      	pop	{r7, pc}

0800863e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800863e:	b580      	push	{r7, lr}
 8008640:	b084      	sub	sp, #16
 8008642:	af00      	add	r7, sp, #0
 8008644:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008646:	f001 fd79 	bl	800a13c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800864e:	2b00      	cmp	r3, #0
 8008650:	d102      	bne.n	8008658 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008652:	2301      	movs	r3, #1
 8008654:	60fb      	str	r3, [r7, #12]
 8008656:	e001      	b.n	800865c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008658:	2300      	movs	r3, #0
 800865a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800865c:	f001 fd9e 	bl	800a19c <vPortExitCritical>

	return xReturn;
 8008660:	68fb      	ldr	r3, [r7, #12]
}
 8008662:	4618      	mov	r0, r3
 8008664:	3710      	adds	r7, #16
 8008666:	46bd      	mov	sp, r7
 8008668:	bd80      	pop	{r7, pc}

0800866a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800866a:	b580      	push	{r7, lr}
 800866c:	b084      	sub	sp, #16
 800866e:	af00      	add	r7, sp, #0
 8008670:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008672:	f001 fd63 	bl	800a13c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800867e:	429a      	cmp	r2, r3
 8008680:	d102      	bne.n	8008688 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008682:	2301      	movs	r3, #1
 8008684:	60fb      	str	r3, [r7, #12]
 8008686:	e001      	b.n	800868c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008688:	2300      	movs	r3, #0
 800868a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800868c:	f001 fd86 	bl	800a19c <vPortExitCritical>

	return xReturn;
 8008690:	68fb      	ldr	r3, [r7, #12]
}
 8008692:	4618      	mov	r0, r3
 8008694:	3710      	adds	r7, #16
 8008696:	46bd      	mov	sp, r7
 8008698:	bd80      	pop	{r7, pc}
	...

0800869c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800869c:	b480      	push	{r7}
 800869e:	b085      	sub	sp, #20
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
 80086a4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80086a6:	2300      	movs	r3, #0
 80086a8:	60fb      	str	r3, [r7, #12]
 80086aa:	e014      	b.n	80086d6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80086ac:	4a0e      	ldr	r2, [pc, #56]	@ (80086e8 <vQueueAddToRegistry+0x4c>)
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d10b      	bne.n	80086d0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80086b8:	490b      	ldr	r1, [pc, #44]	@ (80086e8 <vQueueAddToRegistry+0x4c>)
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	683a      	ldr	r2, [r7, #0]
 80086be:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80086c2:	4a09      	ldr	r2, [pc, #36]	@ (80086e8 <vQueueAddToRegistry+0x4c>)
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	00db      	lsls	r3, r3, #3
 80086c8:	4413      	add	r3, r2
 80086ca:	687a      	ldr	r2, [r7, #4]
 80086cc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80086ce:	e006      	b.n	80086de <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	3301      	adds	r3, #1
 80086d4:	60fb      	str	r3, [r7, #12]
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	2b07      	cmp	r3, #7
 80086da:	d9e7      	bls.n	80086ac <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80086dc:	bf00      	nop
 80086de:	bf00      	nop
 80086e0:	3714      	adds	r7, #20
 80086e2:	46bd      	mov	sp, r7
 80086e4:	bc80      	pop	{r7}
 80086e6:	4770      	bx	lr
 80086e8:	20000e20 	.word	0x20000e20

080086ec <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80086ec:	b580      	push	{r7, lr}
 80086ee:	b086      	sub	sp, #24
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	60f8      	str	r0, [r7, #12]
 80086f4:	60b9      	str	r1, [r7, #8]
 80086f6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80086fc:	f001 fd1e 	bl	800a13c <vPortEnterCritical>
 8008700:	697b      	ldr	r3, [r7, #20]
 8008702:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008706:	b25b      	sxtb	r3, r3
 8008708:	f1b3 3fff 	cmp.w	r3, #4294967295
 800870c:	d103      	bne.n	8008716 <vQueueWaitForMessageRestricted+0x2a>
 800870e:	697b      	ldr	r3, [r7, #20]
 8008710:	2200      	movs	r2, #0
 8008712:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008716:	697b      	ldr	r3, [r7, #20]
 8008718:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800871c:	b25b      	sxtb	r3, r3
 800871e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008722:	d103      	bne.n	800872c <vQueueWaitForMessageRestricted+0x40>
 8008724:	697b      	ldr	r3, [r7, #20]
 8008726:	2200      	movs	r2, #0
 8008728:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800872c:	f001 fd36 	bl	800a19c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008730:	697b      	ldr	r3, [r7, #20]
 8008732:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008734:	2b00      	cmp	r3, #0
 8008736:	d106      	bne.n	8008746 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008738:	697b      	ldr	r3, [r7, #20]
 800873a:	3324      	adds	r3, #36	@ 0x24
 800873c:	687a      	ldr	r2, [r7, #4]
 800873e:	68b9      	ldr	r1, [r7, #8]
 8008740:	4618      	mov	r0, r3
 8008742:	f000 fcdd 	bl	8009100 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008746:	6978      	ldr	r0, [r7, #20]
 8008748:	f7ff ff27 	bl	800859a <prvUnlockQueue>
	}
 800874c:	bf00      	nop
 800874e:	3718      	adds	r7, #24
 8008750:	46bd      	mov	sp, r7
 8008752:	bd80      	pop	{r7, pc}

08008754 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008754:	b580      	push	{r7, lr}
 8008756:	b08e      	sub	sp, #56	@ 0x38
 8008758:	af04      	add	r7, sp, #16
 800875a:	60f8      	str	r0, [r7, #12]
 800875c:	60b9      	str	r1, [r7, #8]
 800875e:	607a      	str	r2, [r7, #4]
 8008760:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008762:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008764:	2b00      	cmp	r3, #0
 8008766:	d10b      	bne.n	8008780 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008768:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800876c:	f383 8811 	msr	BASEPRI, r3
 8008770:	f3bf 8f6f 	isb	sy
 8008774:	f3bf 8f4f 	dsb	sy
 8008778:	623b      	str	r3, [r7, #32]
}
 800877a:	bf00      	nop
 800877c:	bf00      	nop
 800877e:	e7fd      	b.n	800877c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008780:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008782:	2b00      	cmp	r3, #0
 8008784:	d10b      	bne.n	800879e <xTaskCreateStatic+0x4a>
	__asm volatile
 8008786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800878a:	f383 8811 	msr	BASEPRI, r3
 800878e:	f3bf 8f6f 	isb	sy
 8008792:	f3bf 8f4f 	dsb	sy
 8008796:	61fb      	str	r3, [r7, #28]
}
 8008798:	bf00      	nop
 800879a:	bf00      	nop
 800879c:	e7fd      	b.n	800879a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800879e:	23a8      	movs	r3, #168	@ 0xa8
 80087a0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80087a2:	693b      	ldr	r3, [r7, #16]
 80087a4:	2ba8      	cmp	r3, #168	@ 0xa8
 80087a6:	d00b      	beq.n	80087c0 <xTaskCreateStatic+0x6c>
	__asm volatile
 80087a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087ac:	f383 8811 	msr	BASEPRI, r3
 80087b0:	f3bf 8f6f 	isb	sy
 80087b4:	f3bf 8f4f 	dsb	sy
 80087b8:	61bb      	str	r3, [r7, #24]
}
 80087ba:	bf00      	nop
 80087bc:	bf00      	nop
 80087be:	e7fd      	b.n	80087bc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80087c0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80087c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d01e      	beq.n	8008806 <xTaskCreateStatic+0xb2>
 80087c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d01b      	beq.n	8008806 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80087ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087d0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80087d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80087d6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80087d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087da:	2202      	movs	r2, #2
 80087dc:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80087e0:	2300      	movs	r3, #0
 80087e2:	9303      	str	r3, [sp, #12]
 80087e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087e6:	9302      	str	r3, [sp, #8]
 80087e8:	f107 0314 	add.w	r3, r7, #20
 80087ec:	9301      	str	r3, [sp, #4]
 80087ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087f0:	9300      	str	r3, [sp, #0]
 80087f2:	683b      	ldr	r3, [r7, #0]
 80087f4:	687a      	ldr	r2, [r7, #4]
 80087f6:	68b9      	ldr	r1, [r7, #8]
 80087f8:	68f8      	ldr	r0, [r7, #12]
 80087fa:	f000 f851 	bl	80088a0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80087fe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008800:	f000 f8f6 	bl	80089f0 <prvAddNewTaskToReadyList>
 8008804:	e001      	b.n	800880a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008806:	2300      	movs	r3, #0
 8008808:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800880a:	697b      	ldr	r3, [r7, #20]
	}
 800880c:	4618      	mov	r0, r3
 800880e:	3728      	adds	r7, #40	@ 0x28
 8008810:	46bd      	mov	sp, r7
 8008812:	bd80      	pop	{r7, pc}

08008814 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008814:	b580      	push	{r7, lr}
 8008816:	b08c      	sub	sp, #48	@ 0x30
 8008818:	af04      	add	r7, sp, #16
 800881a:	60f8      	str	r0, [r7, #12]
 800881c:	60b9      	str	r1, [r7, #8]
 800881e:	603b      	str	r3, [r7, #0]
 8008820:	4613      	mov	r3, r2
 8008822:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008824:	88fb      	ldrh	r3, [r7, #6]
 8008826:	009b      	lsls	r3, r3, #2
 8008828:	4618      	mov	r0, r3
 800882a:	f001 fd89 	bl	800a340 <pvPortMalloc>
 800882e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008830:	697b      	ldr	r3, [r7, #20]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d00e      	beq.n	8008854 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008836:	20a8      	movs	r0, #168	@ 0xa8
 8008838:	f001 fd82 	bl	800a340 <pvPortMalloc>
 800883c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800883e:	69fb      	ldr	r3, [r7, #28]
 8008840:	2b00      	cmp	r3, #0
 8008842:	d003      	beq.n	800884c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008844:	69fb      	ldr	r3, [r7, #28]
 8008846:	697a      	ldr	r2, [r7, #20]
 8008848:	631a      	str	r2, [r3, #48]	@ 0x30
 800884a:	e005      	b.n	8008858 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800884c:	6978      	ldr	r0, [r7, #20]
 800884e:	f001 fe45 	bl	800a4dc <vPortFree>
 8008852:	e001      	b.n	8008858 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008854:	2300      	movs	r3, #0
 8008856:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008858:	69fb      	ldr	r3, [r7, #28]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d017      	beq.n	800888e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800885e:	69fb      	ldr	r3, [r7, #28]
 8008860:	2200      	movs	r2, #0
 8008862:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008866:	88fa      	ldrh	r2, [r7, #6]
 8008868:	2300      	movs	r3, #0
 800886a:	9303      	str	r3, [sp, #12]
 800886c:	69fb      	ldr	r3, [r7, #28]
 800886e:	9302      	str	r3, [sp, #8]
 8008870:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008872:	9301      	str	r3, [sp, #4]
 8008874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008876:	9300      	str	r3, [sp, #0]
 8008878:	683b      	ldr	r3, [r7, #0]
 800887a:	68b9      	ldr	r1, [r7, #8]
 800887c:	68f8      	ldr	r0, [r7, #12]
 800887e:	f000 f80f 	bl	80088a0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008882:	69f8      	ldr	r0, [r7, #28]
 8008884:	f000 f8b4 	bl	80089f0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008888:	2301      	movs	r3, #1
 800888a:	61bb      	str	r3, [r7, #24]
 800888c:	e002      	b.n	8008894 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800888e:	f04f 33ff 	mov.w	r3, #4294967295
 8008892:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008894:	69bb      	ldr	r3, [r7, #24]
	}
 8008896:	4618      	mov	r0, r3
 8008898:	3720      	adds	r7, #32
 800889a:	46bd      	mov	sp, r7
 800889c:	bd80      	pop	{r7, pc}
	...

080088a0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b088      	sub	sp, #32
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	60f8      	str	r0, [r7, #12]
 80088a8:	60b9      	str	r1, [r7, #8]
 80088aa:	607a      	str	r2, [r7, #4]
 80088ac:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80088ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088b0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	009b      	lsls	r3, r3, #2
 80088b6:	461a      	mov	r2, r3
 80088b8:	21a5      	movs	r1, #165	@ 0xa5
 80088ba:	f001 ff63 	bl	800a784 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80088be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80088c8:	3b01      	subs	r3, #1
 80088ca:	009b      	lsls	r3, r3, #2
 80088cc:	4413      	add	r3, r2
 80088ce:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80088d0:	69bb      	ldr	r3, [r7, #24]
 80088d2:	f023 0307 	bic.w	r3, r3, #7
 80088d6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80088d8:	69bb      	ldr	r3, [r7, #24]
 80088da:	f003 0307 	and.w	r3, r3, #7
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d00b      	beq.n	80088fa <prvInitialiseNewTask+0x5a>
	__asm volatile
 80088e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088e6:	f383 8811 	msr	BASEPRI, r3
 80088ea:	f3bf 8f6f 	isb	sy
 80088ee:	f3bf 8f4f 	dsb	sy
 80088f2:	617b      	str	r3, [r7, #20]
}
 80088f4:	bf00      	nop
 80088f6:	bf00      	nop
 80088f8:	e7fd      	b.n	80088f6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80088fa:	68bb      	ldr	r3, [r7, #8]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d01f      	beq.n	8008940 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008900:	2300      	movs	r3, #0
 8008902:	61fb      	str	r3, [r7, #28]
 8008904:	e012      	b.n	800892c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008906:	68ba      	ldr	r2, [r7, #8]
 8008908:	69fb      	ldr	r3, [r7, #28]
 800890a:	4413      	add	r3, r2
 800890c:	7819      	ldrb	r1, [r3, #0]
 800890e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008910:	69fb      	ldr	r3, [r7, #28]
 8008912:	4413      	add	r3, r2
 8008914:	3334      	adds	r3, #52	@ 0x34
 8008916:	460a      	mov	r2, r1
 8008918:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800891a:	68ba      	ldr	r2, [r7, #8]
 800891c:	69fb      	ldr	r3, [r7, #28]
 800891e:	4413      	add	r3, r2
 8008920:	781b      	ldrb	r3, [r3, #0]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d006      	beq.n	8008934 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008926:	69fb      	ldr	r3, [r7, #28]
 8008928:	3301      	adds	r3, #1
 800892a:	61fb      	str	r3, [r7, #28]
 800892c:	69fb      	ldr	r3, [r7, #28]
 800892e:	2b0f      	cmp	r3, #15
 8008930:	d9e9      	bls.n	8008906 <prvInitialiseNewTask+0x66>
 8008932:	e000      	b.n	8008936 <prvInitialiseNewTask+0x96>
			{
				break;
 8008934:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008938:	2200      	movs	r2, #0
 800893a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800893e:	e003      	b.n	8008948 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008940:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008942:	2200      	movs	r2, #0
 8008944:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800894a:	2b37      	cmp	r3, #55	@ 0x37
 800894c:	d901      	bls.n	8008952 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800894e:	2337      	movs	r3, #55	@ 0x37
 8008950:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008954:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008956:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800895a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800895c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800895e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008960:	2200      	movs	r2, #0
 8008962:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008966:	3304      	adds	r3, #4
 8008968:	4618      	mov	r0, r3
 800896a:	f7fe ff76 	bl	800785a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800896e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008970:	3318      	adds	r3, #24
 8008972:	4618      	mov	r0, r3
 8008974:	f7fe ff71 	bl	800785a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008978:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800897a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800897c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800897e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008980:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008986:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800898a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800898c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800898e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008990:	2200      	movs	r2, #0
 8008992:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008998:	2200      	movs	r2, #0
 800899a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800899e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089a0:	3354      	adds	r3, #84	@ 0x54
 80089a2:	224c      	movs	r2, #76	@ 0x4c
 80089a4:	2100      	movs	r1, #0
 80089a6:	4618      	mov	r0, r3
 80089a8:	f001 feec 	bl	800a784 <memset>
 80089ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089ae:	4a0d      	ldr	r2, [pc, #52]	@ (80089e4 <prvInitialiseNewTask+0x144>)
 80089b0:	659a      	str	r2, [r3, #88]	@ 0x58
 80089b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089b4:	4a0c      	ldr	r2, [pc, #48]	@ (80089e8 <prvInitialiseNewTask+0x148>)
 80089b6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80089b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089ba:	4a0c      	ldr	r2, [pc, #48]	@ (80089ec <prvInitialiseNewTask+0x14c>)
 80089bc:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80089be:	683a      	ldr	r2, [r7, #0]
 80089c0:	68f9      	ldr	r1, [r7, #12]
 80089c2:	69b8      	ldr	r0, [r7, #24]
 80089c4:	f001 fac8 	bl	8009f58 <pxPortInitialiseStack>
 80089c8:	4602      	mov	r2, r0
 80089ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089cc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80089ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d002      	beq.n	80089da <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80089d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089d8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80089da:	bf00      	nop
 80089dc:	3720      	adds	r7, #32
 80089de:	46bd      	mov	sp, r7
 80089e0:	bd80      	pop	{r7, pc}
 80089e2:	bf00      	nop
 80089e4:	20002cb4 	.word	0x20002cb4
 80089e8:	20002d1c 	.word	0x20002d1c
 80089ec:	20002d84 	.word	0x20002d84

080089f0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b082      	sub	sp, #8
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80089f8:	f001 fba0 	bl	800a13c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80089fc:	4b2d      	ldr	r3, [pc, #180]	@ (8008ab4 <prvAddNewTaskToReadyList+0xc4>)
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	3301      	adds	r3, #1
 8008a02:	4a2c      	ldr	r2, [pc, #176]	@ (8008ab4 <prvAddNewTaskToReadyList+0xc4>)
 8008a04:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008a06:	4b2c      	ldr	r3, [pc, #176]	@ (8008ab8 <prvAddNewTaskToReadyList+0xc8>)
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d109      	bne.n	8008a22 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008a0e:	4a2a      	ldr	r2, [pc, #168]	@ (8008ab8 <prvAddNewTaskToReadyList+0xc8>)
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008a14:	4b27      	ldr	r3, [pc, #156]	@ (8008ab4 <prvAddNewTaskToReadyList+0xc4>)
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	2b01      	cmp	r3, #1
 8008a1a:	d110      	bne.n	8008a3e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008a1c:	f000 fc9e 	bl	800935c <prvInitialiseTaskLists>
 8008a20:	e00d      	b.n	8008a3e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008a22:	4b26      	ldr	r3, [pc, #152]	@ (8008abc <prvAddNewTaskToReadyList+0xcc>)
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d109      	bne.n	8008a3e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008a2a:	4b23      	ldr	r3, [pc, #140]	@ (8008ab8 <prvAddNewTaskToReadyList+0xc8>)
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a34:	429a      	cmp	r2, r3
 8008a36:	d802      	bhi.n	8008a3e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008a38:	4a1f      	ldr	r2, [pc, #124]	@ (8008ab8 <prvAddNewTaskToReadyList+0xc8>)
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008a3e:	4b20      	ldr	r3, [pc, #128]	@ (8008ac0 <prvAddNewTaskToReadyList+0xd0>)
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	3301      	adds	r3, #1
 8008a44:	4a1e      	ldr	r2, [pc, #120]	@ (8008ac0 <prvAddNewTaskToReadyList+0xd0>)
 8008a46:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008a48:	4b1d      	ldr	r3, [pc, #116]	@ (8008ac0 <prvAddNewTaskToReadyList+0xd0>)
 8008a4a:	681a      	ldr	r2, [r3, #0]
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a54:	4b1b      	ldr	r3, [pc, #108]	@ (8008ac4 <prvAddNewTaskToReadyList+0xd4>)
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	429a      	cmp	r2, r3
 8008a5a:	d903      	bls.n	8008a64 <prvAddNewTaskToReadyList+0x74>
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a60:	4a18      	ldr	r2, [pc, #96]	@ (8008ac4 <prvAddNewTaskToReadyList+0xd4>)
 8008a62:	6013      	str	r3, [r2, #0]
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a68:	4613      	mov	r3, r2
 8008a6a:	009b      	lsls	r3, r3, #2
 8008a6c:	4413      	add	r3, r2
 8008a6e:	009b      	lsls	r3, r3, #2
 8008a70:	4a15      	ldr	r2, [pc, #84]	@ (8008ac8 <prvAddNewTaskToReadyList+0xd8>)
 8008a72:	441a      	add	r2, r3
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	3304      	adds	r3, #4
 8008a78:	4619      	mov	r1, r3
 8008a7a:	4610      	mov	r0, r2
 8008a7c:	f7fe fef9 	bl	8007872 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008a80:	f001 fb8c 	bl	800a19c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008a84:	4b0d      	ldr	r3, [pc, #52]	@ (8008abc <prvAddNewTaskToReadyList+0xcc>)
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d00e      	beq.n	8008aaa <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008a8c:	4b0a      	ldr	r3, [pc, #40]	@ (8008ab8 <prvAddNewTaskToReadyList+0xc8>)
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a96:	429a      	cmp	r2, r3
 8008a98:	d207      	bcs.n	8008aaa <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008a9a:	4b0c      	ldr	r3, [pc, #48]	@ (8008acc <prvAddNewTaskToReadyList+0xdc>)
 8008a9c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008aa0:	601a      	str	r2, [r3, #0]
 8008aa2:	f3bf 8f4f 	dsb	sy
 8008aa6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008aaa:	bf00      	nop
 8008aac:	3708      	adds	r7, #8
 8008aae:	46bd      	mov	sp, r7
 8008ab0:	bd80      	pop	{r7, pc}
 8008ab2:	bf00      	nop
 8008ab4:	20001334 	.word	0x20001334
 8008ab8:	20000e60 	.word	0x20000e60
 8008abc:	20001340 	.word	0x20001340
 8008ac0:	20001350 	.word	0x20001350
 8008ac4:	2000133c 	.word	0x2000133c
 8008ac8:	20000e64 	.word	0x20000e64
 8008acc:	e000ed04 	.word	0xe000ed04

08008ad0 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	b084      	sub	sp, #16
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8008ad8:	f001 fb30 	bl	800a13c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d102      	bne.n	8008ae8 <vTaskDelete+0x18>
 8008ae2:	4b2d      	ldr	r3, [pc, #180]	@ (8008b98 <vTaskDelete+0xc8>)
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	e000      	b.n	8008aea <vTaskDelete+0x1a>
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	3304      	adds	r3, #4
 8008af0:	4618      	mov	r0, r3
 8008af2:	f7fe ff19 	bl	8007928 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d004      	beq.n	8008b08 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	3318      	adds	r3, #24
 8008b02:	4618      	mov	r0, r3
 8008b04:	f7fe ff10 	bl	8007928 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8008b08:	4b24      	ldr	r3, [pc, #144]	@ (8008b9c <vTaskDelete+0xcc>)
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	3301      	adds	r3, #1
 8008b0e:	4a23      	ldr	r2, [pc, #140]	@ (8008b9c <vTaskDelete+0xcc>)
 8008b10:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8008b12:	4b21      	ldr	r3, [pc, #132]	@ (8008b98 <vTaskDelete+0xc8>)
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	68fa      	ldr	r2, [r7, #12]
 8008b18:	429a      	cmp	r2, r3
 8008b1a:	d10b      	bne.n	8008b34 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	3304      	adds	r3, #4
 8008b20:	4619      	mov	r1, r3
 8008b22:	481f      	ldr	r0, [pc, #124]	@ (8008ba0 <vTaskDelete+0xd0>)
 8008b24:	f7fe fea5 	bl	8007872 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8008b28:	4b1e      	ldr	r3, [pc, #120]	@ (8008ba4 <vTaskDelete+0xd4>)
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	3301      	adds	r3, #1
 8008b2e:	4a1d      	ldr	r2, [pc, #116]	@ (8008ba4 <vTaskDelete+0xd4>)
 8008b30:	6013      	str	r3, [r2, #0]
 8008b32:	e009      	b.n	8008b48 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8008b34:	4b1c      	ldr	r3, [pc, #112]	@ (8008ba8 <vTaskDelete+0xd8>)
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	3b01      	subs	r3, #1
 8008b3a:	4a1b      	ldr	r2, [pc, #108]	@ (8008ba8 <vTaskDelete+0xd8>)
 8008b3c:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8008b3e:	68f8      	ldr	r0, [r7, #12]
 8008b40:	f000 fc7a 	bl	8009438 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8008b44:	f000 fcae 	bl	80094a4 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8008b48:	f001 fb28 	bl	800a19c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8008b4c:	4b17      	ldr	r3, [pc, #92]	@ (8008bac <vTaskDelete+0xdc>)
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d01c      	beq.n	8008b8e <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 8008b54:	4b10      	ldr	r3, [pc, #64]	@ (8008b98 <vTaskDelete+0xc8>)
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	68fa      	ldr	r2, [r7, #12]
 8008b5a:	429a      	cmp	r2, r3
 8008b5c:	d117      	bne.n	8008b8e <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8008b5e:	4b14      	ldr	r3, [pc, #80]	@ (8008bb0 <vTaskDelete+0xe0>)
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d00b      	beq.n	8008b7e <vTaskDelete+0xae>
	__asm volatile
 8008b66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b6a:	f383 8811 	msr	BASEPRI, r3
 8008b6e:	f3bf 8f6f 	isb	sy
 8008b72:	f3bf 8f4f 	dsb	sy
 8008b76:	60bb      	str	r3, [r7, #8]
}
 8008b78:	bf00      	nop
 8008b7a:	bf00      	nop
 8008b7c:	e7fd      	b.n	8008b7a <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8008b7e:	4b0d      	ldr	r3, [pc, #52]	@ (8008bb4 <vTaskDelete+0xe4>)
 8008b80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b84:	601a      	str	r2, [r3, #0]
 8008b86:	f3bf 8f4f 	dsb	sy
 8008b8a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008b8e:	bf00      	nop
 8008b90:	3710      	adds	r7, #16
 8008b92:	46bd      	mov	sp, r7
 8008b94:	bd80      	pop	{r7, pc}
 8008b96:	bf00      	nop
 8008b98:	20000e60 	.word	0x20000e60
 8008b9c:	20001350 	.word	0x20001350
 8008ba0:	20001308 	.word	0x20001308
 8008ba4:	2000131c 	.word	0x2000131c
 8008ba8:	20001334 	.word	0x20001334
 8008bac:	20001340 	.word	0x20001340
 8008bb0:	2000135c 	.word	0x2000135c
 8008bb4:	e000ed04 	.word	0xe000ed04

08008bb8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008bb8:	b580      	push	{r7, lr}
 8008bba:	b084      	sub	sp, #16
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d018      	beq.n	8008bfc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008bca:	4b14      	ldr	r3, [pc, #80]	@ (8008c1c <vTaskDelay+0x64>)
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d00b      	beq.n	8008bea <vTaskDelay+0x32>
	__asm volatile
 8008bd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bd6:	f383 8811 	msr	BASEPRI, r3
 8008bda:	f3bf 8f6f 	isb	sy
 8008bde:	f3bf 8f4f 	dsb	sy
 8008be2:	60bb      	str	r3, [r7, #8]
}
 8008be4:	bf00      	nop
 8008be6:	bf00      	nop
 8008be8:	e7fd      	b.n	8008be6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008bea:	f000 f88b 	bl	8008d04 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008bee:	2100      	movs	r1, #0
 8008bf0:	6878      	ldr	r0, [r7, #4]
 8008bf2:	f000 fe05 	bl	8009800 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008bf6:	f000 f893 	bl	8008d20 <xTaskResumeAll>
 8008bfa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d107      	bne.n	8008c12 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008c02:	4b07      	ldr	r3, [pc, #28]	@ (8008c20 <vTaskDelay+0x68>)
 8008c04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c08:	601a      	str	r2, [r3, #0]
 8008c0a:	f3bf 8f4f 	dsb	sy
 8008c0e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008c12:	bf00      	nop
 8008c14:	3710      	adds	r7, #16
 8008c16:	46bd      	mov	sp, r7
 8008c18:	bd80      	pop	{r7, pc}
 8008c1a:	bf00      	nop
 8008c1c:	2000135c 	.word	0x2000135c
 8008c20:	e000ed04 	.word	0xe000ed04

08008c24 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008c24:	b580      	push	{r7, lr}
 8008c26:	b08a      	sub	sp, #40	@ 0x28
 8008c28:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008c2e:	2300      	movs	r3, #0
 8008c30:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008c32:	463a      	mov	r2, r7
 8008c34:	1d39      	adds	r1, r7, #4
 8008c36:	f107 0308 	add.w	r3, r7, #8
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	f7fe fdbc 	bl	80077b8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008c40:	6839      	ldr	r1, [r7, #0]
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	68ba      	ldr	r2, [r7, #8]
 8008c46:	9202      	str	r2, [sp, #8]
 8008c48:	9301      	str	r3, [sp, #4]
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	9300      	str	r3, [sp, #0]
 8008c4e:	2300      	movs	r3, #0
 8008c50:	460a      	mov	r2, r1
 8008c52:	4924      	ldr	r1, [pc, #144]	@ (8008ce4 <vTaskStartScheduler+0xc0>)
 8008c54:	4824      	ldr	r0, [pc, #144]	@ (8008ce8 <vTaskStartScheduler+0xc4>)
 8008c56:	f7ff fd7d 	bl	8008754 <xTaskCreateStatic>
 8008c5a:	4603      	mov	r3, r0
 8008c5c:	4a23      	ldr	r2, [pc, #140]	@ (8008cec <vTaskStartScheduler+0xc8>)
 8008c5e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008c60:	4b22      	ldr	r3, [pc, #136]	@ (8008cec <vTaskStartScheduler+0xc8>)
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d002      	beq.n	8008c6e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008c68:	2301      	movs	r3, #1
 8008c6a:	617b      	str	r3, [r7, #20]
 8008c6c:	e001      	b.n	8008c72 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008c6e:	2300      	movs	r3, #0
 8008c70:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008c72:	697b      	ldr	r3, [r7, #20]
 8008c74:	2b01      	cmp	r3, #1
 8008c76:	d102      	bne.n	8008c7e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008c78:	f000 fe16 	bl	80098a8 <xTimerCreateTimerTask>
 8008c7c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008c7e:	697b      	ldr	r3, [r7, #20]
 8008c80:	2b01      	cmp	r3, #1
 8008c82:	d11b      	bne.n	8008cbc <vTaskStartScheduler+0x98>
	__asm volatile
 8008c84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c88:	f383 8811 	msr	BASEPRI, r3
 8008c8c:	f3bf 8f6f 	isb	sy
 8008c90:	f3bf 8f4f 	dsb	sy
 8008c94:	613b      	str	r3, [r7, #16]
}
 8008c96:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008c98:	4b15      	ldr	r3, [pc, #84]	@ (8008cf0 <vTaskStartScheduler+0xcc>)
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	3354      	adds	r3, #84	@ 0x54
 8008c9e:	4a15      	ldr	r2, [pc, #84]	@ (8008cf4 <vTaskStartScheduler+0xd0>)
 8008ca0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008ca2:	4b15      	ldr	r3, [pc, #84]	@ (8008cf8 <vTaskStartScheduler+0xd4>)
 8008ca4:	f04f 32ff 	mov.w	r2, #4294967295
 8008ca8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008caa:	4b14      	ldr	r3, [pc, #80]	@ (8008cfc <vTaskStartScheduler+0xd8>)
 8008cac:	2201      	movs	r2, #1
 8008cae:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008cb0:	4b13      	ldr	r3, [pc, #76]	@ (8008d00 <vTaskStartScheduler+0xdc>)
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008cb6:	f001 f9cf 	bl	800a058 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008cba:	e00f      	b.n	8008cdc <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008cbc:	697b      	ldr	r3, [r7, #20]
 8008cbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cc2:	d10b      	bne.n	8008cdc <vTaskStartScheduler+0xb8>
	__asm volatile
 8008cc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cc8:	f383 8811 	msr	BASEPRI, r3
 8008ccc:	f3bf 8f6f 	isb	sy
 8008cd0:	f3bf 8f4f 	dsb	sy
 8008cd4:	60fb      	str	r3, [r7, #12]
}
 8008cd6:	bf00      	nop
 8008cd8:	bf00      	nop
 8008cda:	e7fd      	b.n	8008cd8 <vTaskStartScheduler+0xb4>
}
 8008cdc:	bf00      	nop
 8008cde:	3718      	adds	r7, #24
 8008ce0:	46bd      	mov	sp, r7
 8008ce2:	bd80      	pop	{r7, pc}
 8008ce4:	0800b3b8 	.word	0x0800b3b8
 8008ce8:	0800932d 	.word	0x0800932d
 8008cec:	20001358 	.word	0x20001358
 8008cf0:	20000e60 	.word	0x20000e60
 8008cf4:	20000020 	.word	0x20000020
 8008cf8:	20001354 	.word	0x20001354
 8008cfc:	20001340 	.word	0x20001340
 8008d00:	20001338 	.word	0x20001338

08008d04 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008d04:	b480      	push	{r7}
 8008d06:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008d08:	4b04      	ldr	r3, [pc, #16]	@ (8008d1c <vTaskSuspendAll+0x18>)
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	3301      	adds	r3, #1
 8008d0e:	4a03      	ldr	r2, [pc, #12]	@ (8008d1c <vTaskSuspendAll+0x18>)
 8008d10:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008d12:	bf00      	nop
 8008d14:	46bd      	mov	sp, r7
 8008d16:	bc80      	pop	{r7}
 8008d18:	4770      	bx	lr
 8008d1a:	bf00      	nop
 8008d1c:	2000135c 	.word	0x2000135c

08008d20 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008d20:	b580      	push	{r7, lr}
 8008d22:	b084      	sub	sp, #16
 8008d24:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008d26:	2300      	movs	r3, #0
 8008d28:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008d2e:	4b42      	ldr	r3, [pc, #264]	@ (8008e38 <xTaskResumeAll+0x118>)
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d10b      	bne.n	8008d4e <xTaskResumeAll+0x2e>
	__asm volatile
 8008d36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d3a:	f383 8811 	msr	BASEPRI, r3
 8008d3e:	f3bf 8f6f 	isb	sy
 8008d42:	f3bf 8f4f 	dsb	sy
 8008d46:	603b      	str	r3, [r7, #0]
}
 8008d48:	bf00      	nop
 8008d4a:	bf00      	nop
 8008d4c:	e7fd      	b.n	8008d4a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008d4e:	f001 f9f5 	bl	800a13c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008d52:	4b39      	ldr	r3, [pc, #228]	@ (8008e38 <xTaskResumeAll+0x118>)
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	3b01      	subs	r3, #1
 8008d58:	4a37      	ldr	r2, [pc, #220]	@ (8008e38 <xTaskResumeAll+0x118>)
 8008d5a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d5c:	4b36      	ldr	r3, [pc, #216]	@ (8008e38 <xTaskResumeAll+0x118>)
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d162      	bne.n	8008e2a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008d64:	4b35      	ldr	r3, [pc, #212]	@ (8008e3c <xTaskResumeAll+0x11c>)
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d05e      	beq.n	8008e2a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008d6c:	e02f      	b.n	8008dce <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d6e:	4b34      	ldr	r3, [pc, #208]	@ (8008e40 <xTaskResumeAll+0x120>)
 8008d70:	68db      	ldr	r3, [r3, #12]
 8008d72:	68db      	ldr	r3, [r3, #12]
 8008d74:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	3318      	adds	r3, #24
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	f7fe fdd4 	bl	8007928 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	3304      	adds	r3, #4
 8008d84:	4618      	mov	r0, r3
 8008d86:	f7fe fdcf 	bl	8007928 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d8e:	4b2d      	ldr	r3, [pc, #180]	@ (8008e44 <xTaskResumeAll+0x124>)
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	429a      	cmp	r2, r3
 8008d94:	d903      	bls.n	8008d9e <xTaskResumeAll+0x7e>
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d9a:	4a2a      	ldr	r2, [pc, #168]	@ (8008e44 <xTaskResumeAll+0x124>)
 8008d9c:	6013      	str	r3, [r2, #0]
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008da2:	4613      	mov	r3, r2
 8008da4:	009b      	lsls	r3, r3, #2
 8008da6:	4413      	add	r3, r2
 8008da8:	009b      	lsls	r3, r3, #2
 8008daa:	4a27      	ldr	r2, [pc, #156]	@ (8008e48 <xTaskResumeAll+0x128>)
 8008dac:	441a      	add	r2, r3
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	3304      	adds	r3, #4
 8008db2:	4619      	mov	r1, r3
 8008db4:	4610      	mov	r0, r2
 8008db6:	f7fe fd5c 	bl	8007872 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008dbe:	4b23      	ldr	r3, [pc, #140]	@ (8008e4c <xTaskResumeAll+0x12c>)
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dc4:	429a      	cmp	r2, r3
 8008dc6:	d302      	bcc.n	8008dce <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008dc8:	4b21      	ldr	r3, [pc, #132]	@ (8008e50 <xTaskResumeAll+0x130>)
 8008dca:	2201      	movs	r2, #1
 8008dcc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008dce:	4b1c      	ldr	r3, [pc, #112]	@ (8008e40 <xTaskResumeAll+0x120>)
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d1cb      	bne.n	8008d6e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d001      	beq.n	8008de0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008ddc:	f000 fb62 	bl	80094a4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008de0:	4b1c      	ldr	r3, [pc, #112]	@ (8008e54 <xTaskResumeAll+0x134>)
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d010      	beq.n	8008e0e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008dec:	f000 f844 	bl	8008e78 <xTaskIncrementTick>
 8008df0:	4603      	mov	r3, r0
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d002      	beq.n	8008dfc <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008df6:	4b16      	ldr	r3, [pc, #88]	@ (8008e50 <xTaskResumeAll+0x130>)
 8008df8:	2201      	movs	r2, #1
 8008dfa:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	3b01      	subs	r3, #1
 8008e00:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d1f1      	bne.n	8008dec <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008e08:	4b12      	ldr	r3, [pc, #72]	@ (8008e54 <xTaskResumeAll+0x134>)
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008e0e:	4b10      	ldr	r3, [pc, #64]	@ (8008e50 <xTaskResumeAll+0x130>)
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d009      	beq.n	8008e2a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008e16:	2301      	movs	r3, #1
 8008e18:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008e1a:	4b0f      	ldr	r3, [pc, #60]	@ (8008e58 <xTaskResumeAll+0x138>)
 8008e1c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e20:	601a      	str	r2, [r3, #0]
 8008e22:	f3bf 8f4f 	dsb	sy
 8008e26:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008e2a:	f001 f9b7 	bl	800a19c <vPortExitCritical>

	return xAlreadyYielded;
 8008e2e:	68bb      	ldr	r3, [r7, #8]
}
 8008e30:	4618      	mov	r0, r3
 8008e32:	3710      	adds	r7, #16
 8008e34:	46bd      	mov	sp, r7
 8008e36:	bd80      	pop	{r7, pc}
 8008e38:	2000135c 	.word	0x2000135c
 8008e3c:	20001334 	.word	0x20001334
 8008e40:	200012f4 	.word	0x200012f4
 8008e44:	2000133c 	.word	0x2000133c
 8008e48:	20000e64 	.word	0x20000e64
 8008e4c:	20000e60 	.word	0x20000e60
 8008e50:	20001348 	.word	0x20001348
 8008e54:	20001344 	.word	0x20001344
 8008e58:	e000ed04 	.word	0xe000ed04

08008e5c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008e5c:	b480      	push	{r7}
 8008e5e:	b083      	sub	sp, #12
 8008e60:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008e62:	4b04      	ldr	r3, [pc, #16]	@ (8008e74 <xTaskGetTickCount+0x18>)
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008e68:	687b      	ldr	r3, [r7, #4]
}
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	370c      	adds	r7, #12
 8008e6e:	46bd      	mov	sp, r7
 8008e70:	bc80      	pop	{r7}
 8008e72:	4770      	bx	lr
 8008e74:	20001338 	.word	0x20001338

08008e78 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b086      	sub	sp, #24
 8008e7c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008e7e:	2300      	movs	r3, #0
 8008e80:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008e82:	4b4f      	ldr	r3, [pc, #316]	@ (8008fc0 <xTaskIncrementTick+0x148>)
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	f040 8090 	bne.w	8008fac <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008e8c:	4b4d      	ldr	r3, [pc, #308]	@ (8008fc4 <xTaskIncrementTick+0x14c>)
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	3301      	adds	r3, #1
 8008e92:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008e94:	4a4b      	ldr	r2, [pc, #300]	@ (8008fc4 <xTaskIncrementTick+0x14c>)
 8008e96:	693b      	ldr	r3, [r7, #16]
 8008e98:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008e9a:	693b      	ldr	r3, [r7, #16]
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d121      	bne.n	8008ee4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008ea0:	4b49      	ldr	r3, [pc, #292]	@ (8008fc8 <xTaskIncrementTick+0x150>)
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d00b      	beq.n	8008ec2 <xTaskIncrementTick+0x4a>
	__asm volatile
 8008eaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eae:	f383 8811 	msr	BASEPRI, r3
 8008eb2:	f3bf 8f6f 	isb	sy
 8008eb6:	f3bf 8f4f 	dsb	sy
 8008eba:	603b      	str	r3, [r7, #0]
}
 8008ebc:	bf00      	nop
 8008ebe:	bf00      	nop
 8008ec0:	e7fd      	b.n	8008ebe <xTaskIncrementTick+0x46>
 8008ec2:	4b41      	ldr	r3, [pc, #260]	@ (8008fc8 <xTaskIncrementTick+0x150>)
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	60fb      	str	r3, [r7, #12]
 8008ec8:	4b40      	ldr	r3, [pc, #256]	@ (8008fcc <xTaskIncrementTick+0x154>)
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	4a3e      	ldr	r2, [pc, #248]	@ (8008fc8 <xTaskIncrementTick+0x150>)
 8008ece:	6013      	str	r3, [r2, #0]
 8008ed0:	4a3e      	ldr	r2, [pc, #248]	@ (8008fcc <xTaskIncrementTick+0x154>)
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	6013      	str	r3, [r2, #0]
 8008ed6:	4b3e      	ldr	r3, [pc, #248]	@ (8008fd0 <xTaskIncrementTick+0x158>)
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	3301      	adds	r3, #1
 8008edc:	4a3c      	ldr	r2, [pc, #240]	@ (8008fd0 <xTaskIncrementTick+0x158>)
 8008ede:	6013      	str	r3, [r2, #0]
 8008ee0:	f000 fae0 	bl	80094a4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008ee4:	4b3b      	ldr	r3, [pc, #236]	@ (8008fd4 <xTaskIncrementTick+0x15c>)
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	693a      	ldr	r2, [r7, #16]
 8008eea:	429a      	cmp	r2, r3
 8008eec:	d349      	bcc.n	8008f82 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008eee:	4b36      	ldr	r3, [pc, #216]	@ (8008fc8 <xTaskIncrementTick+0x150>)
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d104      	bne.n	8008f02 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008ef8:	4b36      	ldr	r3, [pc, #216]	@ (8008fd4 <xTaskIncrementTick+0x15c>)
 8008efa:	f04f 32ff 	mov.w	r2, #4294967295
 8008efe:	601a      	str	r2, [r3, #0]
					break;
 8008f00:	e03f      	b.n	8008f82 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f02:	4b31      	ldr	r3, [pc, #196]	@ (8008fc8 <xTaskIncrementTick+0x150>)
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	68db      	ldr	r3, [r3, #12]
 8008f08:	68db      	ldr	r3, [r3, #12]
 8008f0a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008f0c:	68bb      	ldr	r3, [r7, #8]
 8008f0e:	685b      	ldr	r3, [r3, #4]
 8008f10:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008f12:	693a      	ldr	r2, [r7, #16]
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	429a      	cmp	r2, r3
 8008f18:	d203      	bcs.n	8008f22 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008f1a:	4a2e      	ldr	r2, [pc, #184]	@ (8008fd4 <xTaskIncrementTick+0x15c>)
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008f20:	e02f      	b.n	8008f82 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008f22:	68bb      	ldr	r3, [r7, #8]
 8008f24:	3304      	adds	r3, #4
 8008f26:	4618      	mov	r0, r3
 8008f28:	f7fe fcfe 	bl	8007928 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008f2c:	68bb      	ldr	r3, [r7, #8]
 8008f2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d004      	beq.n	8008f3e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008f34:	68bb      	ldr	r3, [r7, #8]
 8008f36:	3318      	adds	r3, #24
 8008f38:	4618      	mov	r0, r3
 8008f3a:	f7fe fcf5 	bl	8007928 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008f3e:	68bb      	ldr	r3, [r7, #8]
 8008f40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f42:	4b25      	ldr	r3, [pc, #148]	@ (8008fd8 <xTaskIncrementTick+0x160>)
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	429a      	cmp	r2, r3
 8008f48:	d903      	bls.n	8008f52 <xTaskIncrementTick+0xda>
 8008f4a:	68bb      	ldr	r3, [r7, #8]
 8008f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f4e:	4a22      	ldr	r2, [pc, #136]	@ (8008fd8 <xTaskIncrementTick+0x160>)
 8008f50:	6013      	str	r3, [r2, #0]
 8008f52:	68bb      	ldr	r3, [r7, #8]
 8008f54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f56:	4613      	mov	r3, r2
 8008f58:	009b      	lsls	r3, r3, #2
 8008f5a:	4413      	add	r3, r2
 8008f5c:	009b      	lsls	r3, r3, #2
 8008f5e:	4a1f      	ldr	r2, [pc, #124]	@ (8008fdc <xTaskIncrementTick+0x164>)
 8008f60:	441a      	add	r2, r3
 8008f62:	68bb      	ldr	r3, [r7, #8]
 8008f64:	3304      	adds	r3, #4
 8008f66:	4619      	mov	r1, r3
 8008f68:	4610      	mov	r0, r2
 8008f6a:	f7fe fc82 	bl	8007872 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008f6e:	68bb      	ldr	r3, [r7, #8]
 8008f70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f72:	4b1b      	ldr	r3, [pc, #108]	@ (8008fe0 <xTaskIncrementTick+0x168>)
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f78:	429a      	cmp	r2, r3
 8008f7a:	d3b8      	bcc.n	8008eee <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008f7c:	2301      	movs	r3, #1
 8008f7e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008f80:	e7b5      	b.n	8008eee <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008f82:	4b17      	ldr	r3, [pc, #92]	@ (8008fe0 <xTaskIncrementTick+0x168>)
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f88:	4914      	ldr	r1, [pc, #80]	@ (8008fdc <xTaskIncrementTick+0x164>)
 8008f8a:	4613      	mov	r3, r2
 8008f8c:	009b      	lsls	r3, r3, #2
 8008f8e:	4413      	add	r3, r2
 8008f90:	009b      	lsls	r3, r3, #2
 8008f92:	440b      	add	r3, r1
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	2b01      	cmp	r3, #1
 8008f98:	d901      	bls.n	8008f9e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008f9a:	2301      	movs	r3, #1
 8008f9c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008f9e:	4b11      	ldr	r3, [pc, #68]	@ (8008fe4 <xTaskIncrementTick+0x16c>)
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d007      	beq.n	8008fb6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008fa6:	2301      	movs	r3, #1
 8008fa8:	617b      	str	r3, [r7, #20]
 8008faa:	e004      	b.n	8008fb6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008fac:	4b0e      	ldr	r3, [pc, #56]	@ (8008fe8 <xTaskIncrementTick+0x170>)
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	3301      	adds	r3, #1
 8008fb2:	4a0d      	ldr	r2, [pc, #52]	@ (8008fe8 <xTaskIncrementTick+0x170>)
 8008fb4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008fb6:	697b      	ldr	r3, [r7, #20]
}
 8008fb8:	4618      	mov	r0, r3
 8008fba:	3718      	adds	r7, #24
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	bd80      	pop	{r7, pc}
 8008fc0:	2000135c 	.word	0x2000135c
 8008fc4:	20001338 	.word	0x20001338
 8008fc8:	200012ec 	.word	0x200012ec
 8008fcc:	200012f0 	.word	0x200012f0
 8008fd0:	2000134c 	.word	0x2000134c
 8008fd4:	20001354 	.word	0x20001354
 8008fd8:	2000133c 	.word	0x2000133c
 8008fdc:	20000e64 	.word	0x20000e64
 8008fe0:	20000e60 	.word	0x20000e60
 8008fe4:	20001348 	.word	0x20001348
 8008fe8:	20001344 	.word	0x20001344

08008fec <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008fec:	b480      	push	{r7}
 8008fee:	b085      	sub	sp, #20
 8008ff0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008ff2:	4b2a      	ldr	r3, [pc, #168]	@ (800909c <vTaskSwitchContext+0xb0>)
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d003      	beq.n	8009002 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008ffa:	4b29      	ldr	r3, [pc, #164]	@ (80090a0 <vTaskSwitchContext+0xb4>)
 8008ffc:	2201      	movs	r2, #1
 8008ffe:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009000:	e047      	b.n	8009092 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8009002:	4b27      	ldr	r3, [pc, #156]	@ (80090a0 <vTaskSwitchContext+0xb4>)
 8009004:	2200      	movs	r2, #0
 8009006:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009008:	4b26      	ldr	r3, [pc, #152]	@ (80090a4 <vTaskSwitchContext+0xb8>)
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	60fb      	str	r3, [r7, #12]
 800900e:	e011      	b.n	8009034 <vTaskSwitchContext+0x48>
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	2b00      	cmp	r3, #0
 8009014:	d10b      	bne.n	800902e <vTaskSwitchContext+0x42>
	__asm volatile
 8009016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800901a:	f383 8811 	msr	BASEPRI, r3
 800901e:	f3bf 8f6f 	isb	sy
 8009022:	f3bf 8f4f 	dsb	sy
 8009026:	607b      	str	r3, [r7, #4]
}
 8009028:	bf00      	nop
 800902a:	bf00      	nop
 800902c:	e7fd      	b.n	800902a <vTaskSwitchContext+0x3e>
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	3b01      	subs	r3, #1
 8009032:	60fb      	str	r3, [r7, #12]
 8009034:	491c      	ldr	r1, [pc, #112]	@ (80090a8 <vTaskSwitchContext+0xbc>)
 8009036:	68fa      	ldr	r2, [r7, #12]
 8009038:	4613      	mov	r3, r2
 800903a:	009b      	lsls	r3, r3, #2
 800903c:	4413      	add	r3, r2
 800903e:	009b      	lsls	r3, r3, #2
 8009040:	440b      	add	r3, r1
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d0e3      	beq.n	8009010 <vTaskSwitchContext+0x24>
 8009048:	68fa      	ldr	r2, [r7, #12]
 800904a:	4613      	mov	r3, r2
 800904c:	009b      	lsls	r3, r3, #2
 800904e:	4413      	add	r3, r2
 8009050:	009b      	lsls	r3, r3, #2
 8009052:	4a15      	ldr	r2, [pc, #84]	@ (80090a8 <vTaskSwitchContext+0xbc>)
 8009054:	4413      	add	r3, r2
 8009056:	60bb      	str	r3, [r7, #8]
 8009058:	68bb      	ldr	r3, [r7, #8]
 800905a:	685b      	ldr	r3, [r3, #4]
 800905c:	685a      	ldr	r2, [r3, #4]
 800905e:	68bb      	ldr	r3, [r7, #8]
 8009060:	605a      	str	r2, [r3, #4]
 8009062:	68bb      	ldr	r3, [r7, #8]
 8009064:	685a      	ldr	r2, [r3, #4]
 8009066:	68bb      	ldr	r3, [r7, #8]
 8009068:	3308      	adds	r3, #8
 800906a:	429a      	cmp	r2, r3
 800906c:	d104      	bne.n	8009078 <vTaskSwitchContext+0x8c>
 800906e:	68bb      	ldr	r3, [r7, #8]
 8009070:	685b      	ldr	r3, [r3, #4]
 8009072:	685a      	ldr	r2, [r3, #4]
 8009074:	68bb      	ldr	r3, [r7, #8]
 8009076:	605a      	str	r2, [r3, #4]
 8009078:	68bb      	ldr	r3, [r7, #8]
 800907a:	685b      	ldr	r3, [r3, #4]
 800907c:	68db      	ldr	r3, [r3, #12]
 800907e:	4a0b      	ldr	r2, [pc, #44]	@ (80090ac <vTaskSwitchContext+0xc0>)
 8009080:	6013      	str	r3, [r2, #0]
 8009082:	4a08      	ldr	r2, [pc, #32]	@ (80090a4 <vTaskSwitchContext+0xb8>)
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009088:	4b08      	ldr	r3, [pc, #32]	@ (80090ac <vTaskSwitchContext+0xc0>)
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	3354      	adds	r3, #84	@ 0x54
 800908e:	4a08      	ldr	r2, [pc, #32]	@ (80090b0 <vTaskSwitchContext+0xc4>)
 8009090:	6013      	str	r3, [r2, #0]
}
 8009092:	bf00      	nop
 8009094:	3714      	adds	r7, #20
 8009096:	46bd      	mov	sp, r7
 8009098:	bc80      	pop	{r7}
 800909a:	4770      	bx	lr
 800909c:	2000135c 	.word	0x2000135c
 80090a0:	20001348 	.word	0x20001348
 80090a4:	2000133c 	.word	0x2000133c
 80090a8:	20000e64 	.word	0x20000e64
 80090ac:	20000e60 	.word	0x20000e60
 80090b0:	20000020 	.word	0x20000020

080090b4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80090b4:	b580      	push	{r7, lr}
 80090b6:	b084      	sub	sp, #16
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	6078      	str	r0, [r7, #4]
 80090bc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d10b      	bne.n	80090dc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80090c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090c8:	f383 8811 	msr	BASEPRI, r3
 80090cc:	f3bf 8f6f 	isb	sy
 80090d0:	f3bf 8f4f 	dsb	sy
 80090d4:	60fb      	str	r3, [r7, #12]
}
 80090d6:	bf00      	nop
 80090d8:	bf00      	nop
 80090da:	e7fd      	b.n	80090d8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80090dc:	4b07      	ldr	r3, [pc, #28]	@ (80090fc <vTaskPlaceOnEventList+0x48>)
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	3318      	adds	r3, #24
 80090e2:	4619      	mov	r1, r3
 80090e4:	6878      	ldr	r0, [r7, #4]
 80090e6:	f7fe fbe7 	bl	80078b8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80090ea:	2101      	movs	r1, #1
 80090ec:	6838      	ldr	r0, [r7, #0]
 80090ee:	f000 fb87 	bl	8009800 <prvAddCurrentTaskToDelayedList>
}
 80090f2:	bf00      	nop
 80090f4:	3710      	adds	r7, #16
 80090f6:	46bd      	mov	sp, r7
 80090f8:	bd80      	pop	{r7, pc}
 80090fa:	bf00      	nop
 80090fc:	20000e60 	.word	0x20000e60

08009100 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009100:	b580      	push	{r7, lr}
 8009102:	b086      	sub	sp, #24
 8009104:	af00      	add	r7, sp, #0
 8009106:	60f8      	str	r0, [r7, #12]
 8009108:	60b9      	str	r1, [r7, #8]
 800910a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d10b      	bne.n	800912a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8009112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009116:	f383 8811 	msr	BASEPRI, r3
 800911a:	f3bf 8f6f 	isb	sy
 800911e:	f3bf 8f4f 	dsb	sy
 8009122:	617b      	str	r3, [r7, #20]
}
 8009124:	bf00      	nop
 8009126:	bf00      	nop
 8009128:	e7fd      	b.n	8009126 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800912a:	4b0a      	ldr	r3, [pc, #40]	@ (8009154 <vTaskPlaceOnEventListRestricted+0x54>)
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	3318      	adds	r3, #24
 8009130:	4619      	mov	r1, r3
 8009132:	68f8      	ldr	r0, [r7, #12]
 8009134:	f7fe fb9d 	bl	8007872 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d002      	beq.n	8009144 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800913e:	f04f 33ff 	mov.w	r3, #4294967295
 8009142:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009144:	6879      	ldr	r1, [r7, #4]
 8009146:	68b8      	ldr	r0, [r7, #8]
 8009148:	f000 fb5a 	bl	8009800 <prvAddCurrentTaskToDelayedList>
	}
 800914c:	bf00      	nop
 800914e:	3718      	adds	r7, #24
 8009150:	46bd      	mov	sp, r7
 8009152:	bd80      	pop	{r7, pc}
 8009154:	20000e60 	.word	0x20000e60

08009158 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b086      	sub	sp, #24
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	68db      	ldr	r3, [r3, #12]
 8009164:	68db      	ldr	r3, [r3, #12]
 8009166:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009168:	693b      	ldr	r3, [r7, #16]
 800916a:	2b00      	cmp	r3, #0
 800916c:	d10b      	bne.n	8009186 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800916e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009172:	f383 8811 	msr	BASEPRI, r3
 8009176:	f3bf 8f6f 	isb	sy
 800917a:	f3bf 8f4f 	dsb	sy
 800917e:	60fb      	str	r3, [r7, #12]
}
 8009180:	bf00      	nop
 8009182:	bf00      	nop
 8009184:	e7fd      	b.n	8009182 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009186:	693b      	ldr	r3, [r7, #16]
 8009188:	3318      	adds	r3, #24
 800918a:	4618      	mov	r0, r3
 800918c:	f7fe fbcc 	bl	8007928 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009190:	4b1d      	ldr	r3, [pc, #116]	@ (8009208 <xTaskRemoveFromEventList+0xb0>)
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	2b00      	cmp	r3, #0
 8009196:	d11d      	bne.n	80091d4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009198:	693b      	ldr	r3, [r7, #16]
 800919a:	3304      	adds	r3, #4
 800919c:	4618      	mov	r0, r3
 800919e:	f7fe fbc3 	bl	8007928 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80091a2:	693b      	ldr	r3, [r7, #16]
 80091a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091a6:	4b19      	ldr	r3, [pc, #100]	@ (800920c <xTaskRemoveFromEventList+0xb4>)
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	429a      	cmp	r2, r3
 80091ac:	d903      	bls.n	80091b6 <xTaskRemoveFromEventList+0x5e>
 80091ae:	693b      	ldr	r3, [r7, #16]
 80091b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091b2:	4a16      	ldr	r2, [pc, #88]	@ (800920c <xTaskRemoveFromEventList+0xb4>)
 80091b4:	6013      	str	r3, [r2, #0]
 80091b6:	693b      	ldr	r3, [r7, #16]
 80091b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091ba:	4613      	mov	r3, r2
 80091bc:	009b      	lsls	r3, r3, #2
 80091be:	4413      	add	r3, r2
 80091c0:	009b      	lsls	r3, r3, #2
 80091c2:	4a13      	ldr	r2, [pc, #76]	@ (8009210 <xTaskRemoveFromEventList+0xb8>)
 80091c4:	441a      	add	r2, r3
 80091c6:	693b      	ldr	r3, [r7, #16]
 80091c8:	3304      	adds	r3, #4
 80091ca:	4619      	mov	r1, r3
 80091cc:	4610      	mov	r0, r2
 80091ce:	f7fe fb50 	bl	8007872 <vListInsertEnd>
 80091d2:	e005      	b.n	80091e0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80091d4:	693b      	ldr	r3, [r7, #16]
 80091d6:	3318      	adds	r3, #24
 80091d8:	4619      	mov	r1, r3
 80091da:	480e      	ldr	r0, [pc, #56]	@ (8009214 <xTaskRemoveFromEventList+0xbc>)
 80091dc:	f7fe fb49 	bl	8007872 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80091e0:	693b      	ldr	r3, [r7, #16]
 80091e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091e4:	4b0c      	ldr	r3, [pc, #48]	@ (8009218 <xTaskRemoveFromEventList+0xc0>)
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091ea:	429a      	cmp	r2, r3
 80091ec:	d905      	bls.n	80091fa <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80091ee:	2301      	movs	r3, #1
 80091f0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80091f2:	4b0a      	ldr	r3, [pc, #40]	@ (800921c <xTaskRemoveFromEventList+0xc4>)
 80091f4:	2201      	movs	r2, #1
 80091f6:	601a      	str	r2, [r3, #0]
 80091f8:	e001      	b.n	80091fe <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80091fa:	2300      	movs	r3, #0
 80091fc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80091fe:	697b      	ldr	r3, [r7, #20]
}
 8009200:	4618      	mov	r0, r3
 8009202:	3718      	adds	r7, #24
 8009204:	46bd      	mov	sp, r7
 8009206:	bd80      	pop	{r7, pc}
 8009208:	2000135c 	.word	0x2000135c
 800920c:	2000133c 	.word	0x2000133c
 8009210:	20000e64 	.word	0x20000e64
 8009214:	200012f4 	.word	0x200012f4
 8009218:	20000e60 	.word	0x20000e60
 800921c:	20001348 	.word	0x20001348

08009220 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009220:	b480      	push	{r7}
 8009222:	b083      	sub	sp, #12
 8009224:	af00      	add	r7, sp, #0
 8009226:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009228:	4b06      	ldr	r3, [pc, #24]	@ (8009244 <vTaskInternalSetTimeOutState+0x24>)
 800922a:	681a      	ldr	r2, [r3, #0]
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009230:	4b05      	ldr	r3, [pc, #20]	@ (8009248 <vTaskInternalSetTimeOutState+0x28>)
 8009232:	681a      	ldr	r2, [r3, #0]
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	605a      	str	r2, [r3, #4]
}
 8009238:	bf00      	nop
 800923a:	370c      	adds	r7, #12
 800923c:	46bd      	mov	sp, r7
 800923e:	bc80      	pop	{r7}
 8009240:	4770      	bx	lr
 8009242:	bf00      	nop
 8009244:	2000134c 	.word	0x2000134c
 8009248:	20001338 	.word	0x20001338

0800924c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800924c:	b580      	push	{r7, lr}
 800924e:	b088      	sub	sp, #32
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
 8009254:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d10b      	bne.n	8009274 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800925c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009260:	f383 8811 	msr	BASEPRI, r3
 8009264:	f3bf 8f6f 	isb	sy
 8009268:	f3bf 8f4f 	dsb	sy
 800926c:	613b      	str	r3, [r7, #16]
}
 800926e:	bf00      	nop
 8009270:	bf00      	nop
 8009272:	e7fd      	b.n	8009270 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	2b00      	cmp	r3, #0
 8009278:	d10b      	bne.n	8009292 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800927a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800927e:	f383 8811 	msr	BASEPRI, r3
 8009282:	f3bf 8f6f 	isb	sy
 8009286:	f3bf 8f4f 	dsb	sy
 800928a:	60fb      	str	r3, [r7, #12]
}
 800928c:	bf00      	nop
 800928e:	bf00      	nop
 8009290:	e7fd      	b.n	800928e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009292:	f000 ff53 	bl	800a13c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009296:	4b1d      	ldr	r3, [pc, #116]	@ (800930c <xTaskCheckForTimeOut+0xc0>)
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	685b      	ldr	r3, [r3, #4]
 80092a0:	69ba      	ldr	r2, [r7, #24]
 80092a2:	1ad3      	subs	r3, r2, r3
 80092a4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80092a6:	683b      	ldr	r3, [r7, #0]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092ae:	d102      	bne.n	80092b6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80092b0:	2300      	movs	r3, #0
 80092b2:	61fb      	str	r3, [r7, #28]
 80092b4:	e023      	b.n	80092fe <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681a      	ldr	r2, [r3, #0]
 80092ba:	4b15      	ldr	r3, [pc, #84]	@ (8009310 <xTaskCheckForTimeOut+0xc4>)
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	429a      	cmp	r2, r3
 80092c0:	d007      	beq.n	80092d2 <xTaskCheckForTimeOut+0x86>
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	685b      	ldr	r3, [r3, #4]
 80092c6:	69ba      	ldr	r2, [r7, #24]
 80092c8:	429a      	cmp	r2, r3
 80092ca:	d302      	bcc.n	80092d2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80092cc:	2301      	movs	r3, #1
 80092ce:	61fb      	str	r3, [r7, #28]
 80092d0:	e015      	b.n	80092fe <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	697a      	ldr	r2, [r7, #20]
 80092d8:	429a      	cmp	r2, r3
 80092da:	d20b      	bcs.n	80092f4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80092dc:	683b      	ldr	r3, [r7, #0]
 80092de:	681a      	ldr	r2, [r3, #0]
 80092e0:	697b      	ldr	r3, [r7, #20]
 80092e2:	1ad2      	subs	r2, r2, r3
 80092e4:	683b      	ldr	r3, [r7, #0]
 80092e6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80092e8:	6878      	ldr	r0, [r7, #4]
 80092ea:	f7ff ff99 	bl	8009220 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80092ee:	2300      	movs	r3, #0
 80092f0:	61fb      	str	r3, [r7, #28]
 80092f2:	e004      	b.n	80092fe <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80092f4:	683b      	ldr	r3, [r7, #0]
 80092f6:	2200      	movs	r2, #0
 80092f8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80092fa:	2301      	movs	r3, #1
 80092fc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80092fe:	f000 ff4d 	bl	800a19c <vPortExitCritical>

	return xReturn;
 8009302:	69fb      	ldr	r3, [r7, #28]
}
 8009304:	4618      	mov	r0, r3
 8009306:	3720      	adds	r7, #32
 8009308:	46bd      	mov	sp, r7
 800930a:	bd80      	pop	{r7, pc}
 800930c:	20001338 	.word	0x20001338
 8009310:	2000134c 	.word	0x2000134c

08009314 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009314:	b480      	push	{r7}
 8009316:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009318:	4b03      	ldr	r3, [pc, #12]	@ (8009328 <vTaskMissedYield+0x14>)
 800931a:	2201      	movs	r2, #1
 800931c:	601a      	str	r2, [r3, #0]
}
 800931e:	bf00      	nop
 8009320:	46bd      	mov	sp, r7
 8009322:	bc80      	pop	{r7}
 8009324:	4770      	bx	lr
 8009326:	bf00      	nop
 8009328:	20001348 	.word	0x20001348

0800932c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800932c:	b580      	push	{r7, lr}
 800932e:	b082      	sub	sp, #8
 8009330:	af00      	add	r7, sp, #0
 8009332:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009334:	f000 f852 	bl	80093dc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009338:	4b06      	ldr	r3, [pc, #24]	@ (8009354 <prvIdleTask+0x28>)
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	2b01      	cmp	r3, #1
 800933e:	d9f9      	bls.n	8009334 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009340:	4b05      	ldr	r3, [pc, #20]	@ (8009358 <prvIdleTask+0x2c>)
 8009342:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009346:	601a      	str	r2, [r3, #0]
 8009348:	f3bf 8f4f 	dsb	sy
 800934c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009350:	e7f0      	b.n	8009334 <prvIdleTask+0x8>
 8009352:	bf00      	nop
 8009354:	20000e64 	.word	0x20000e64
 8009358:	e000ed04 	.word	0xe000ed04

0800935c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b082      	sub	sp, #8
 8009360:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009362:	2300      	movs	r3, #0
 8009364:	607b      	str	r3, [r7, #4]
 8009366:	e00c      	b.n	8009382 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009368:	687a      	ldr	r2, [r7, #4]
 800936a:	4613      	mov	r3, r2
 800936c:	009b      	lsls	r3, r3, #2
 800936e:	4413      	add	r3, r2
 8009370:	009b      	lsls	r3, r3, #2
 8009372:	4a12      	ldr	r2, [pc, #72]	@ (80093bc <prvInitialiseTaskLists+0x60>)
 8009374:	4413      	add	r3, r2
 8009376:	4618      	mov	r0, r3
 8009378:	f7fe fa50 	bl	800781c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	3301      	adds	r3, #1
 8009380:	607b      	str	r3, [r7, #4]
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	2b37      	cmp	r3, #55	@ 0x37
 8009386:	d9ef      	bls.n	8009368 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009388:	480d      	ldr	r0, [pc, #52]	@ (80093c0 <prvInitialiseTaskLists+0x64>)
 800938a:	f7fe fa47 	bl	800781c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800938e:	480d      	ldr	r0, [pc, #52]	@ (80093c4 <prvInitialiseTaskLists+0x68>)
 8009390:	f7fe fa44 	bl	800781c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009394:	480c      	ldr	r0, [pc, #48]	@ (80093c8 <prvInitialiseTaskLists+0x6c>)
 8009396:	f7fe fa41 	bl	800781c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800939a:	480c      	ldr	r0, [pc, #48]	@ (80093cc <prvInitialiseTaskLists+0x70>)
 800939c:	f7fe fa3e 	bl	800781c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80093a0:	480b      	ldr	r0, [pc, #44]	@ (80093d0 <prvInitialiseTaskLists+0x74>)
 80093a2:	f7fe fa3b 	bl	800781c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80093a6:	4b0b      	ldr	r3, [pc, #44]	@ (80093d4 <prvInitialiseTaskLists+0x78>)
 80093a8:	4a05      	ldr	r2, [pc, #20]	@ (80093c0 <prvInitialiseTaskLists+0x64>)
 80093aa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80093ac:	4b0a      	ldr	r3, [pc, #40]	@ (80093d8 <prvInitialiseTaskLists+0x7c>)
 80093ae:	4a05      	ldr	r2, [pc, #20]	@ (80093c4 <prvInitialiseTaskLists+0x68>)
 80093b0:	601a      	str	r2, [r3, #0]
}
 80093b2:	bf00      	nop
 80093b4:	3708      	adds	r7, #8
 80093b6:	46bd      	mov	sp, r7
 80093b8:	bd80      	pop	{r7, pc}
 80093ba:	bf00      	nop
 80093bc:	20000e64 	.word	0x20000e64
 80093c0:	200012c4 	.word	0x200012c4
 80093c4:	200012d8 	.word	0x200012d8
 80093c8:	200012f4 	.word	0x200012f4
 80093cc:	20001308 	.word	0x20001308
 80093d0:	20001320 	.word	0x20001320
 80093d4:	200012ec 	.word	0x200012ec
 80093d8:	200012f0 	.word	0x200012f0

080093dc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80093dc:	b580      	push	{r7, lr}
 80093de:	b082      	sub	sp, #8
 80093e0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80093e2:	e019      	b.n	8009418 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80093e4:	f000 feaa 	bl	800a13c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80093e8:	4b10      	ldr	r3, [pc, #64]	@ (800942c <prvCheckTasksWaitingTermination+0x50>)
 80093ea:	68db      	ldr	r3, [r3, #12]
 80093ec:	68db      	ldr	r3, [r3, #12]
 80093ee:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	3304      	adds	r3, #4
 80093f4:	4618      	mov	r0, r3
 80093f6:	f7fe fa97 	bl	8007928 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80093fa:	4b0d      	ldr	r3, [pc, #52]	@ (8009430 <prvCheckTasksWaitingTermination+0x54>)
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	3b01      	subs	r3, #1
 8009400:	4a0b      	ldr	r2, [pc, #44]	@ (8009430 <prvCheckTasksWaitingTermination+0x54>)
 8009402:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009404:	4b0b      	ldr	r3, [pc, #44]	@ (8009434 <prvCheckTasksWaitingTermination+0x58>)
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	3b01      	subs	r3, #1
 800940a:	4a0a      	ldr	r2, [pc, #40]	@ (8009434 <prvCheckTasksWaitingTermination+0x58>)
 800940c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800940e:	f000 fec5 	bl	800a19c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009412:	6878      	ldr	r0, [r7, #4]
 8009414:	f000 f810 	bl	8009438 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009418:	4b06      	ldr	r3, [pc, #24]	@ (8009434 <prvCheckTasksWaitingTermination+0x58>)
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	2b00      	cmp	r3, #0
 800941e:	d1e1      	bne.n	80093e4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009420:	bf00      	nop
 8009422:	bf00      	nop
 8009424:	3708      	adds	r7, #8
 8009426:	46bd      	mov	sp, r7
 8009428:	bd80      	pop	{r7, pc}
 800942a:	bf00      	nop
 800942c:	20001308 	.word	0x20001308
 8009430:	20001334 	.word	0x20001334
 8009434:	2000131c 	.word	0x2000131c

08009438 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009438:	b580      	push	{r7, lr}
 800943a:	b084      	sub	sp, #16
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	3354      	adds	r3, #84	@ 0x54
 8009444:	4618      	mov	r0, r3
 8009446:	f001 f9b9 	bl	800a7bc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009450:	2b00      	cmp	r3, #0
 8009452:	d108      	bne.n	8009466 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009458:	4618      	mov	r0, r3
 800945a:	f001 f83f 	bl	800a4dc <vPortFree>
				vPortFree( pxTCB );
 800945e:	6878      	ldr	r0, [r7, #4]
 8009460:	f001 f83c 	bl	800a4dc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009464:	e019      	b.n	800949a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800946c:	2b01      	cmp	r3, #1
 800946e:	d103      	bne.n	8009478 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009470:	6878      	ldr	r0, [r7, #4]
 8009472:	f001 f833 	bl	800a4dc <vPortFree>
	}
 8009476:	e010      	b.n	800949a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800947e:	2b02      	cmp	r3, #2
 8009480:	d00b      	beq.n	800949a <prvDeleteTCB+0x62>
	__asm volatile
 8009482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009486:	f383 8811 	msr	BASEPRI, r3
 800948a:	f3bf 8f6f 	isb	sy
 800948e:	f3bf 8f4f 	dsb	sy
 8009492:	60fb      	str	r3, [r7, #12]
}
 8009494:	bf00      	nop
 8009496:	bf00      	nop
 8009498:	e7fd      	b.n	8009496 <prvDeleteTCB+0x5e>
	}
 800949a:	bf00      	nop
 800949c:	3710      	adds	r7, #16
 800949e:	46bd      	mov	sp, r7
 80094a0:	bd80      	pop	{r7, pc}
	...

080094a4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80094a4:	b480      	push	{r7}
 80094a6:	b083      	sub	sp, #12
 80094a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80094aa:	4b0c      	ldr	r3, [pc, #48]	@ (80094dc <prvResetNextTaskUnblockTime+0x38>)
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d104      	bne.n	80094be <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80094b4:	4b0a      	ldr	r3, [pc, #40]	@ (80094e0 <prvResetNextTaskUnblockTime+0x3c>)
 80094b6:	f04f 32ff 	mov.w	r2, #4294967295
 80094ba:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80094bc:	e008      	b.n	80094d0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80094be:	4b07      	ldr	r3, [pc, #28]	@ (80094dc <prvResetNextTaskUnblockTime+0x38>)
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	68db      	ldr	r3, [r3, #12]
 80094c4:	68db      	ldr	r3, [r3, #12]
 80094c6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	685b      	ldr	r3, [r3, #4]
 80094cc:	4a04      	ldr	r2, [pc, #16]	@ (80094e0 <prvResetNextTaskUnblockTime+0x3c>)
 80094ce:	6013      	str	r3, [r2, #0]
}
 80094d0:	bf00      	nop
 80094d2:	370c      	adds	r7, #12
 80094d4:	46bd      	mov	sp, r7
 80094d6:	bc80      	pop	{r7}
 80094d8:	4770      	bx	lr
 80094da:	bf00      	nop
 80094dc:	200012ec 	.word	0x200012ec
 80094e0:	20001354 	.word	0x20001354

080094e4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80094e4:	b480      	push	{r7}
 80094e6:	b083      	sub	sp, #12
 80094e8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80094ea:	4b0b      	ldr	r3, [pc, #44]	@ (8009518 <xTaskGetSchedulerState+0x34>)
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d102      	bne.n	80094f8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80094f2:	2301      	movs	r3, #1
 80094f4:	607b      	str	r3, [r7, #4]
 80094f6:	e008      	b.n	800950a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80094f8:	4b08      	ldr	r3, [pc, #32]	@ (800951c <xTaskGetSchedulerState+0x38>)
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d102      	bne.n	8009506 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009500:	2302      	movs	r3, #2
 8009502:	607b      	str	r3, [r7, #4]
 8009504:	e001      	b.n	800950a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009506:	2300      	movs	r3, #0
 8009508:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800950a:	687b      	ldr	r3, [r7, #4]
	}
 800950c:	4618      	mov	r0, r3
 800950e:	370c      	adds	r7, #12
 8009510:	46bd      	mov	sp, r7
 8009512:	bc80      	pop	{r7}
 8009514:	4770      	bx	lr
 8009516:	bf00      	nop
 8009518:	20001340 	.word	0x20001340
 800951c:	2000135c 	.word	0x2000135c

08009520 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009520:	b580      	push	{r7, lr}
 8009522:	b084      	sub	sp, #16
 8009524:	af00      	add	r7, sp, #0
 8009526:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800952c:	2300      	movs	r3, #0
 800952e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	2b00      	cmp	r3, #0
 8009534:	d051      	beq.n	80095da <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009536:	68bb      	ldr	r3, [r7, #8]
 8009538:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800953a:	4b2a      	ldr	r3, [pc, #168]	@ (80095e4 <xTaskPriorityInherit+0xc4>)
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009540:	429a      	cmp	r2, r3
 8009542:	d241      	bcs.n	80095c8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009544:	68bb      	ldr	r3, [r7, #8]
 8009546:	699b      	ldr	r3, [r3, #24]
 8009548:	2b00      	cmp	r3, #0
 800954a:	db06      	blt.n	800955a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800954c:	4b25      	ldr	r3, [pc, #148]	@ (80095e4 <xTaskPriorityInherit+0xc4>)
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009552:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009556:	68bb      	ldr	r3, [r7, #8]
 8009558:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800955a:	68bb      	ldr	r3, [r7, #8]
 800955c:	6959      	ldr	r1, [r3, #20]
 800955e:	68bb      	ldr	r3, [r7, #8]
 8009560:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009562:	4613      	mov	r3, r2
 8009564:	009b      	lsls	r3, r3, #2
 8009566:	4413      	add	r3, r2
 8009568:	009b      	lsls	r3, r3, #2
 800956a:	4a1f      	ldr	r2, [pc, #124]	@ (80095e8 <xTaskPriorityInherit+0xc8>)
 800956c:	4413      	add	r3, r2
 800956e:	4299      	cmp	r1, r3
 8009570:	d122      	bne.n	80095b8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009572:	68bb      	ldr	r3, [r7, #8]
 8009574:	3304      	adds	r3, #4
 8009576:	4618      	mov	r0, r3
 8009578:	f7fe f9d6 	bl	8007928 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800957c:	4b19      	ldr	r3, [pc, #100]	@ (80095e4 <xTaskPriorityInherit+0xc4>)
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009582:	68bb      	ldr	r3, [r7, #8]
 8009584:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009586:	68bb      	ldr	r3, [r7, #8]
 8009588:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800958a:	4b18      	ldr	r3, [pc, #96]	@ (80095ec <xTaskPriorityInherit+0xcc>)
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	429a      	cmp	r2, r3
 8009590:	d903      	bls.n	800959a <xTaskPriorityInherit+0x7a>
 8009592:	68bb      	ldr	r3, [r7, #8]
 8009594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009596:	4a15      	ldr	r2, [pc, #84]	@ (80095ec <xTaskPriorityInherit+0xcc>)
 8009598:	6013      	str	r3, [r2, #0]
 800959a:	68bb      	ldr	r3, [r7, #8]
 800959c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800959e:	4613      	mov	r3, r2
 80095a0:	009b      	lsls	r3, r3, #2
 80095a2:	4413      	add	r3, r2
 80095a4:	009b      	lsls	r3, r3, #2
 80095a6:	4a10      	ldr	r2, [pc, #64]	@ (80095e8 <xTaskPriorityInherit+0xc8>)
 80095a8:	441a      	add	r2, r3
 80095aa:	68bb      	ldr	r3, [r7, #8]
 80095ac:	3304      	adds	r3, #4
 80095ae:	4619      	mov	r1, r3
 80095b0:	4610      	mov	r0, r2
 80095b2:	f7fe f95e 	bl	8007872 <vListInsertEnd>
 80095b6:	e004      	b.n	80095c2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80095b8:	4b0a      	ldr	r3, [pc, #40]	@ (80095e4 <xTaskPriorityInherit+0xc4>)
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095be:	68bb      	ldr	r3, [r7, #8]
 80095c0:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80095c2:	2301      	movs	r3, #1
 80095c4:	60fb      	str	r3, [r7, #12]
 80095c6:	e008      	b.n	80095da <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80095c8:	68bb      	ldr	r3, [r7, #8]
 80095ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80095cc:	4b05      	ldr	r3, [pc, #20]	@ (80095e4 <xTaskPriorityInherit+0xc4>)
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095d2:	429a      	cmp	r2, r3
 80095d4:	d201      	bcs.n	80095da <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80095d6:	2301      	movs	r3, #1
 80095d8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80095da:	68fb      	ldr	r3, [r7, #12]
	}
 80095dc:	4618      	mov	r0, r3
 80095de:	3710      	adds	r7, #16
 80095e0:	46bd      	mov	sp, r7
 80095e2:	bd80      	pop	{r7, pc}
 80095e4:	20000e60 	.word	0x20000e60
 80095e8:	20000e64 	.word	0x20000e64
 80095ec:	2000133c 	.word	0x2000133c

080095f0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b086      	sub	sp, #24
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80095fc:	2300      	movs	r3, #0
 80095fe:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	2b00      	cmp	r3, #0
 8009604:	d058      	beq.n	80096b8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009606:	4b2f      	ldr	r3, [pc, #188]	@ (80096c4 <xTaskPriorityDisinherit+0xd4>)
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	693a      	ldr	r2, [r7, #16]
 800960c:	429a      	cmp	r2, r3
 800960e:	d00b      	beq.n	8009628 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009610:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009614:	f383 8811 	msr	BASEPRI, r3
 8009618:	f3bf 8f6f 	isb	sy
 800961c:	f3bf 8f4f 	dsb	sy
 8009620:	60fb      	str	r3, [r7, #12]
}
 8009622:	bf00      	nop
 8009624:	bf00      	nop
 8009626:	e7fd      	b.n	8009624 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009628:	693b      	ldr	r3, [r7, #16]
 800962a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800962c:	2b00      	cmp	r3, #0
 800962e:	d10b      	bne.n	8009648 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009634:	f383 8811 	msr	BASEPRI, r3
 8009638:	f3bf 8f6f 	isb	sy
 800963c:	f3bf 8f4f 	dsb	sy
 8009640:	60bb      	str	r3, [r7, #8]
}
 8009642:	bf00      	nop
 8009644:	bf00      	nop
 8009646:	e7fd      	b.n	8009644 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009648:	693b      	ldr	r3, [r7, #16]
 800964a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800964c:	1e5a      	subs	r2, r3, #1
 800964e:	693b      	ldr	r3, [r7, #16]
 8009650:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009652:	693b      	ldr	r3, [r7, #16]
 8009654:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009656:	693b      	ldr	r3, [r7, #16]
 8009658:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800965a:	429a      	cmp	r2, r3
 800965c:	d02c      	beq.n	80096b8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800965e:	693b      	ldr	r3, [r7, #16]
 8009660:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009662:	2b00      	cmp	r3, #0
 8009664:	d128      	bne.n	80096b8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009666:	693b      	ldr	r3, [r7, #16]
 8009668:	3304      	adds	r3, #4
 800966a:	4618      	mov	r0, r3
 800966c:	f7fe f95c 	bl	8007928 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009670:	693b      	ldr	r3, [r7, #16]
 8009672:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009674:	693b      	ldr	r3, [r7, #16]
 8009676:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009678:	693b      	ldr	r3, [r7, #16]
 800967a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800967c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009680:	693b      	ldr	r3, [r7, #16]
 8009682:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009684:	693b      	ldr	r3, [r7, #16]
 8009686:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009688:	4b0f      	ldr	r3, [pc, #60]	@ (80096c8 <xTaskPriorityDisinherit+0xd8>)
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	429a      	cmp	r2, r3
 800968e:	d903      	bls.n	8009698 <xTaskPriorityDisinherit+0xa8>
 8009690:	693b      	ldr	r3, [r7, #16]
 8009692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009694:	4a0c      	ldr	r2, [pc, #48]	@ (80096c8 <xTaskPriorityDisinherit+0xd8>)
 8009696:	6013      	str	r3, [r2, #0]
 8009698:	693b      	ldr	r3, [r7, #16]
 800969a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800969c:	4613      	mov	r3, r2
 800969e:	009b      	lsls	r3, r3, #2
 80096a0:	4413      	add	r3, r2
 80096a2:	009b      	lsls	r3, r3, #2
 80096a4:	4a09      	ldr	r2, [pc, #36]	@ (80096cc <xTaskPriorityDisinherit+0xdc>)
 80096a6:	441a      	add	r2, r3
 80096a8:	693b      	ldr	r3, [r7, #16]
 80096aa:	3304      	adds	r3, #4
 80096ac:	4619      	mov	r1, r3
 80096ae:	4610      	mov	r0, r2
 80096b0:	f7fe f8df 	bl	8007872 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80096b4:	2301      	movs	r3, #1
 80096b6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80096b8:	697b      	ldr	r3, [r7, #20]
	}
 80096ba:	4618      	mov	r0, r3
 80096bc:	3718      	adds	r7, #24
 80096be:	46bd      	mov	sp, r7
 80096c0:	bd80      	pop	{r7, pc}
 80096c2:	bf00      	nop
 80096c4:	20000e60 	.word	0x20000e60
 80096c8:	2000133c 	.word	0x2000133c
 80096cc:	20000e64 	.word	0x20000e64

080096d0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80096d0:	b580      	push	{r7, lr}
 80096d2:	b088      	sub	sp, #32
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	6078      	str	r0, [r7, #4]
 80096d8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80096de:	2301      	movs	r3, #1
 80096e0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d06c      	beq.n	80097c2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80096e8:	69bb      	ldr	r3, [r7, #24]
 80096ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d10b      	bne.n	8009708 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80096f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096f4:	f383 8811 	msr	BASEPRI, r3
 80096f8:	f3bf 8f6f 	isb	sy
 80096fc:	f3bf 8f4f 	dsb	sy
 8009700:	60fb      	str	r3, [r7, #12]
}
 8009702:	bf00      	nop
 8009704:	bf00      	nop
 8009706:	e7fd      	b.n	8009704 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009708:	69bb      	ldr	r3, [r7, #24]
 800970a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800970c:	683a      	ldr	r2, [r7, #0]
 800970e:	429a      	cmp	r2, r3
 8009710:	d902      	bls.n	8009718 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009712:	683b      	ldr	r3, [r7, #0]
 8009714:	61fb      	str	r3, [r7, #28]
 8009716:	e002      	b.n	800971e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009718:	69bb      	ldr	r3, [r7, #24]
 800971a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800971c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800971e:	69bb      	ldr	r3, [r7, #24]
 8009720:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009722:	69fa      	ldr	r2, [r7, #28]
 8009724:	429a      	cmp	r2, r3
 8009726:	d04c      	beq.n	80097c2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009728:	69bb      	ldr	r3, [r7, #24]
 800972a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800972c:	697a      	ldr	r2, [r7, #20]
 800972e:	429a      	cmp	r2, r3
 8009730:	d147      	bne.n	80097c2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009732:	4b26      	ldr	r3, [pc, #152]	@ (80097cc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	69ba      	ldr	r2, [r7, #24]
 8009738:	429a      	cmp	r2, r3
 800973a:	d10b      	bne.n	8009754 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800973c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009740:	f383 8811 	msr	BASEPRI, r3
 8009744:	f3bf 8f6f 	isb	sy
 8009748:	f3bf 8f4f 	dsb	sy
 800974c:	60bb      	str	r3, [r7, #8]
}
 800974e:	bf00      	nop
 8009750:	bf00      	nop
 8009752:	e7fd      	b.n	8009750 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009754:	69bb      	ldr	r3, [r7, #24]
 8009756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009758:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800975a:	69bb      	ldr	r3, [r7, #24]
 800975c:	69fa      	ldr	r2, [r7, #28]
 800975e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009760:	69bb      	ldr	r3, [r7, #24]
 8009762:	699b      	ldr	r3, [r3, #24]
 8009764:	2b00      	cmp	r3, #0
 8009766:	db04      	blt.n	8009772 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009768:	69fb      	ldr	r3, [r7, #28]
 800976a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800976e:	69bb      	ldr	r3, [r7, #24]
 8009770:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009772:	69bb      	ldr	r3, [r7, #24]
 8009774:	6959      	ldr	r1, [r3, #20]
 8009776:	693a      	ldr	r2, [r7, #16]
 8009778:	4613      	mov	r3, r2
 800977a:	009b      	lsls	r3, r3, #2
 800977c:	4413      	add	r3, r2
 800977e:	009b      	lsls	r3, r3, #2
 8009780:	4a13      	ldr	r2, [pc, #76]	@ (80097d0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009782:	4413      	add	r3, r2
 8009784:	4299      	cmp	r1, r3
 8009786:	d11c      	bne.n	80097c2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009788:	69bb      	ldr	r3, [r7, #24]
 800978a:	3304      	adds	r3, #4
 800978c:	4618      	mov	r0, r3
 800978e:	f7fe f8cb 	bl	8007928 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009792:	69bb      	ldr	r3, [r7, #24]
 8009794:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009796:	4b0f      	ldr	r3, [pc, #60]	@ (80097d4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	429a      	cmp	r2, r3
 800979c:	d903      	bls.n	80097a6 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800979e:	69bb      	ldr	r3, [r7, #24]
 80097a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097a2:	4a0c      	ldr	r2, [pc, #48]	@ (80097d4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80097a4:	6013      	str	r3, [r2, #0]
 80097a6:	69bb      	ldr	r3, [r7, #24]
 80097a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097aa:	4613      	mov	r3, r2
 80097ac:	009b      	lsls	r3, r3, #2
 80097ae:	4413      	add	r3, r2
 80097b0:	009b      	lsls	r3, r3, #2
 80097b2:	4a07      	ldr	r2, [pc, #28]	@ (80097d0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80097b4:	441a      	add	r2, r3
 80097b6:	69bb      	ldr	r3, [r7, #24]
 80097b8:	3304      	adds	r3, #4
 80097ba:	4619      	mov	r1, r3
 80097bc:	4610      	mov	r0, r2
 80097be:	f7fe f858 	bl	8007872 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80097c2:	bf00      	nop
 80097c4:	3720      	adds	r7, #32
 80097c6:	46bd      	mov	sp, r7
 80097c8:	bd80      	pop	{r7, pc}
 80097ca:	bf00      	nop
 80097cc:	20000e60 	.word	0x20000e60
 80097d0:	20000e64 	.word	0x20000e64
 80097d4:	2000133c 	.word	0x2000133c

080097d8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80097d8:	b480      	push	{r7}
 80097da:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80097dc:	4b07      	ldr	r3, [pc, #28]	@ (80097fc <pvTaskIncrementMutexHeldCount+0x24>)
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d004      	beq.n	80097ee <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80097e4:	4b05      	ldr	r3, [pc, #20]	@ (80097fc <pvTaskIncrementMutexHeldCount+0x24>)
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80097ea:	3201      	adds	r2, #1
 80097ec:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80097ee:	4b03      	ldr	r3, [pc, #12]	@ (80097fc <pvTaskIncrementMutexHeldCount+0x24>)
 80097f0:	681b      	ldr	r3, [r3, #0]
	}
 80097f2:	4618      	mov	r0, r3
 80097f4:	46bd      	mov	sp, r7
 80097f6:	bc80      	pop	{r7}
 80097f8:	4770      	bx	lr
 80097fa:	bf00      	nop
 80097fc:	20000e60 	.word	0x20000e60

08009800 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009800:	b580      	push	{r7, lr}
 8009802:	b084      	sub	sp, #16
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
 8009808:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800980a:	4b21      	ldr	r3, [pc, #132]	@ (8009890 <prvAddCurrentTaskToDelayedList+0x90>)
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009810:	4b20      	ldr	r3, [pc, #128]	@ (8009894 <prvAddCurrentTaskToDelayedList+0x94>)
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	3304      	adds	r3, #4
 8009816:	4618      	mov	r0, r3
 8009818:	f7fe f886 	bl	8007928 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009822:	d10a      	bne.n	800983a <prvAddCurrentTaskToDelayedList+0x3a>
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	2b00      	cmp	r3, #0
 8009828:	d007      	beq.n	800983a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800982a:	4b1a      	ldr	r3, [pc, #104]	@ (8009894 <prvAddCurrentTaskToDelayedList+0x94>)
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	3304      	adds	r3, #4
 8009830:	4619      	mov	r1, r3
 8009832:	4819      	ldr	r0, [pc, #100]	@ (8009898 <prvAddCurrentTaskToDelayedList+0x98>)
 8009834:	f7fe f81d 	bl	8007872 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009838:	e026      	b.n	8009888 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800983a:	68fa      	ldr	r2, [r7, #12]
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	4413      	add	r3, r2
 8009840:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009842:	4b14      	ldr	r3, [pc, #80]	@ (8009894 <prvAddCurrentTaskToDelayedList+0x94>)
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	68ba      	ldr	r2, [r7, #8]
 8009848:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800984a:	68ba      	ldr	r2, [r7, #8]
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	429a      	cmp	r2, r3
 8009850:	d209      	bcs.n	8009866 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009852:	4b12      	ldr	r3, [pc, #72]	@ (800989c <prvAddCurrentTaskToDelayedList+0x9c>)
 8009854:	681a      	ldr	r2, [r3, #0]
 8009856:	4b0f      	ldr	r3, [pc, #60]	@ (8009894 <prvAddCurrentTaskToDelayedList+0x94>)
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	3304      	adds	r3, #4
 800985c:	4619      	mov	r1, r3
 800985e:	4610      	mov	r0, r2
 8009860:	f7fe f82a 	bl	80078b8 <vListInsert>
}
 8009864:	e010      	b.n	8009888 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009866:	4b0e      	ldr	r3, [pc, #56]	@ (80098a0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009868:	681a      	ldr	r2, [r3, #0]
 800986a:	4b0a      	ldr	r3, [pc, #40]	@ (8009894 <prvAddCurrentTaskToDelayedList+0x94>)
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	3304      	adds	r3, #4
 8009870:	4619      	mov	r1, r3
 8009872:	4610      	mov	r0, r2
 8009874:	f7fe f820 	bl	80078b8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009878:	4b0a      	ldr	r3, [pc, #40]	@ (80098a4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	68ba      	ldr	r2, [r7, #8]
 800987e:	429a      	cmp	r2, r3
 8009880:	d202      	bcs.n	8009888 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009882:	4a08      	ldr	r2, [pc, #32]	@ (80098a4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009884:	68bb      	ldr	r3, [r7, #8]
 8009886:	6013      	str	r3, [r2, #0]
}
 8009888:	bf00      	nop
 800988a:	3710      	adds	r7, #16
 800988c:	46bd      	mov	sp, r7
 800988e:	bd80      	pop	{r7, pc}
 8009890:	20001338 	.word	0x20001338
 8009894:	20000e60 	.word	0x20000e60
 8009898:	20001320 	.word	0x20001320
 800989c:	200012f0 	.word	0x200012f0
 80098a0:	200012ec 	.word	0x200012ec
 80098a4:	20001354 	.word	0x20001354

080098a8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80098a8:	b580      	push	{r7, lr}
 80098aa:	b08a      	sub	sp, #40	@ 0x28
 80098ac:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80098ae:	2300      	movs	r3, #0
 80098b0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80098b2:	f000 fb11 	bl	8009ed8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80098b6:	4b1d      	ldr	r3, [pc, #116]	@ (800992c <xTimerCreateTimerTask+0x84>)
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d021      	beq.n	8009902 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80098be:	2300      	movs	r3, #0
 80098c0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80098c2:	2300      	movs	r3, #0
 80098c4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80098c6:	1d3a      	adds	r2, r7, #4
 80098c8:	f107 0108 	add.w	r1, r7, #8
 80098cc:	f107 030c 	add.w	r3, r7, #12
 80098d0:	4618      	mov	r0, r3
 80098d2:	f7fd ff89 	bl	80077e8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80098d6:	6879      	ldr	r1, [r7, #4]
 80098d8:	68bb      	ldr	r3, [r7, #8]
 80098da:	68fa      	ldr	r2, [r7, #12]
 80098dc:	9202      	str	r2, [sp, #8]
 80098de:	9301      	str	r3, [sp, #4]
 80098e0:	2302      	movs	r3, #2
 80098e2:	9300      	str	r3, [sp, #0]
 80098e4:	2300      	movs	r3, #0
 80098e6:	460a      	mov	r2, r1
 80098e8:	4911      	ldr	r1, [pc, #68]	@ (8009930 <xTimerCreateTimerTask+0x88>)
 80098ea:	4812      	ldr	r0, [pc, #72]	@ (8009934 <xTimerCreateTimerTask+0x8c>)
 80098ec:	f7fe ff32 	bl	8008754 <xTaskCreateStatic>
 80098f0:	4603      	mov	r3, r0
 80098f2:	4a11      	ldr	r2, [pc, #68]	@ (8009938 <xTimerCreateTimerTask+0x90>)
 80098f4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80098f6:	4b10      	ldr	r3, [pc, #64]	@ (8009938 <xTimerCreateTimerTask+0x90>)
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d001      	beq.n	8009902 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80098fe:	2301      	movs	r3, #1
 8009900:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009902:	697b      	ldr	r3, [r7, #20]
 8009904:	2b00      	cmp	r3, #0
 8009906:	d10b      	bne.n	8009920 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009908:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800990c:	f383 8811 	msr	BASEPRI, r3
 8009910:	f3bf 8f6f 	isb	sy
 8009914:	f3bf 8f4f 	dsb	sy
 8009918:	613b      	str	r3, [r7, #16]
}
 800991a:	bf00      	nop
 800991c:	bf00      	nop
 800991e:	e7fd      	b.n	800991c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009920:	697b      	ldr	r3, [r7, #20]
}
 8009922:	4618      	mov	r0, r3
 8009924:	3718      	adds	r7, #24
 8009926:	46bd      	mov	sp, r7
 8009928:	bd80      	pop	{r7, pc}
 800992a:	bf00      	nop
 800992c:	20001390 	.word	0x20001390
 8009930:	0800b3c0 	.word	0x0800b3c0
 8009934:	08009a75 	.word	0x08009a75
 8009938:	20001394 	.word	0x20001394

0800993c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800993c:	b580      	push	{r7, lr}
 800993e:	b08a      	sub	sp, #40	@ 0x28
 8009940:	af00      	add	r7, sp, #0
 8009942:	60f8      	str	r0, [r7, #12]
 8009944:	60b9      	str	r1, [r7, #8]
 8009946:	607a      	str	r2, [r7, #4]
 8009948:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800994a:	2300      	movs	r3, #0
 800994c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d10b      	bne.n	800996c <xTimerGenericCommand+0x30>
	__asm volatile
 8009954:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009958:	f383 8811 	msr	BASEPRI, r3
 800995c:	f3bf 8f6f 	isb	sy
 8009960:	f3bf 8f4f 	dsb	sy
 8009964:	623b      	str	r3, [r7, #32]
}
 8009966:	bf00      	nop
 8009968:	bf00      	nop
 800996a:	e7fd      	b.n	8009968 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800996c:	4b19      	ldr	r3, [pc, #100]	@ (80099d4 <xTimerGenericCommand+0x98>)
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	2b00      	cmp	r3, #0
 8009972:	d02a      	beq.n	80099ca <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009974:	68bb      	ldr	r3, [r7, #8]
 8009976:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009980:	68bb      	ldr	r3, [r7, #8]
 8009982:	2b05      	cmp	r3, #5
 8009984:	dc18      	bgt.n	80099b8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009986:	f7ff fdad 	bl	80094e4 <xTaskGetSchedulerState>
 800998a:	4603      	mov	r3, r0
 800998c:	2b02      	cmp	r3, #2
 800998e:	d109      	bne.n	80099a4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009990:	4b10      	ldr	r3, [pc, #64]	@ (80099d4 <xTimerGenericCommand+0x98>)
 8009992:	6818      	ldr	r0, [r3, #0]
 8009994:	f107 0110 	add.w	r1, r7, #16
 8009998:	2300      	movs	r3, #0
 800999a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800999c:	f7fe f934 	bl	8007c08 <xQueueGenericSend>
 80099a0:	6278      	str	r0, [r7, #36]	@ 0x24
 80099a2:	e012      	b.n	80099ca <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80099a4:	4b0b      	ldr	r3, [pc, #44]	@ (80099d4 <xTimerGenericCommand+0x98>)
 80099a6:	6818      	ldr	r0, [r3, #0]
 80099a8:	f107 0110 	add.w	r1, r7, #16
 80099ac:	2300      	movs	r3, #0
 80099ae:	2200      	movs	r2, #0
 80099b0:	f7fe f92a 	bl	8007c08 <xQueueGenericSend>
 80099b4:	6278      	str	r0, [r7, #36]	@ 0x24
 80099b6:	e008      	b.n	80099ca <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80099b8:	4b06      	ldr	r3, [pc, #24]	@ (80099d4 <xTimerGenericCommand+0x98>)
 80099ba:	6818      	ldr	r0, [r3, #0]
 80099bc:	f107 0110 	add.w	r1, r7, #16
 80099c0:	2300      	movs	r3, #0
 80099c2:	683a      	ldr	r2, [r7, #0]
 80099c4:	f7fe fa22 	bl	8007e0c <xQueueGenericSendFromISR>
 80099c8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80099ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80099cc:	4618      	mov	r0, r3
 80099ce:	3728      	adds	r7, #40	@ 0x28
 80099d0:	46bd      	mov	sp, r7
 80099d2:	bd80      	pop	{r7, pc}
 80099d4:	20001390 	.word	0x20001390

080099d8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80099d8:	b580      	push	{r7, lr}
 80099da:	b088      	sub	sp, #32
 80099dc:	af02      	add	r7, sp, #8
 80099de:	6078      	str	r0, [r7, #4]
 80099e0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80099e2:	4b23      	ldr	r3, [pc, #140]	@ (8009a70 <prvProcessExpiredTimer+0x98>)
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	68db      	ldr	r3, [r3, #12]
 80099e8:	68db      	ldr	r3, [r3, #12]
 80099ea:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80099ec:	697b      	ldr	r3, [r7, #20]
 80099ee:	3304      	adds	r3, #4
 80099f0:	4618      	mov	r0, r3
 80099f2:	f7fd ff99 	bl	8007928 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80099f6:	697b      	ldr	r3, [r7, #20]
 80099f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80099fc:	f003 0304 	and.w	r3, r3, #4
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d023      	beq.n	8009a4c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009a04:	697b      	ldr	r3, [r7, #20]
 8009a06:	699a      	ldr	r2, [r3, #24]
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	18d1      	adds	r1, r2, r3
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	683a      	ldr	r2, [r7, #0]
 8009a10:	6978      	ldr	r0, [r7, #20]
 8009a12:	f000 f8d3 	bl	8009bbc <prvInsertTimerInActiveList>
 8009a16:	4603      	mov	r3, r0
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d020      	beq.n	8009a5e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	9300      	str	r3, [sp, #0]
 8009a20:	2300      	movs	r3, #0
 8009a22:	687a      	ldr	r2, [r7, #4]
 8009a24:	2100      	movs	r1, #0
 8009a26:	6978      	ldr	r0, [r7, #20]
 8009a28:	f7ff ff88 	bl	800993c <xTimerGenericCommand>
 8009a2c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009a2e:	693b      	ldr	r3, [r7, #16]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d114      	bne.n	8009a5e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009a34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a38:	f383 8811 	msr	BASEPRI, r3
 8009a3c:	f3bf 8f6f 	isb	sy
 8009a40:	f3bf 8f4f 	dsb	sy
 8009a44:	60fb      	str	r3, [r7, #12]
}
 8009a46:	bf00      	nop
 8009a48:	bf00      	nop
 8009a4a:	e7fd      	b.n	8009a48 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009a4c:	697b      	ldr	r3, [r7, #20]
 8009a4e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009a52:	f023 0301 	bic.w	r3, r3, #1
 8009a56:	b2da      	uxtb	r2, r3
 8009a58:	697b      	ldr	r3, [r7, #20]
 8009a5a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009a5e:	697b      	ldr	r3, [r7, #20]
 8009a60:	6a1b      	ldr	r3, [r3, #32]
 8009a62:	6978      	ldr	r0, [r7, #20]
 8009a64:	4798      	blx	r3
}
 8009a66:	bf00      	nop
 8009a68:	3718      	adds	r7, #24
 8009a6a:	46bd      	mov	sp, r7
 8009a6c:	bd80      	pop	{r7, pc}
 8009a6e:	bf00      	nop
 8009a70:	20001388 	.word	0x20001388

08009a74 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009a74:	b580      	push	{r7, lr}
 8009a76:	b084      	sub	sp, #16
 8009a78:	af00      	add	r7, sp, #0
 8009a7a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009a7c:	f107 0308 	add.w	r3, r7, #8
 8009a80:	4618      	mov	r0, r3
 8009a82:	f000 f859 	bl	8009b38 <prvGetNextExpireTime>
 8009a86:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009a88:	68bb      	ldr	r3, [r7, #8]
 8009a8a:	4619      	mov	r1, r3
 8009a8c:	68f8      	ldr	r0, [r7, #12]
 8009a8e:	f000 f805 	bl	8009a9c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009a92:	f000 f8d5 	bl	8009c40 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009a96:	bf00      	nop
 8009a98:	e7f0      	b.n	8009a7c <prvTimerTask+0x8>
	...

08009a9c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009a9c:	b580      	push	{r7, lr}
 8009a9e:	b084      	sub	sp, #16
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	6078      	str	r0, [r7, #4]
 8009aa4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009aa6:	f7ff f92d 	bl	8008d04 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009aaa:	f107 0308 	add.w	r3, r7, #8
 8009aae:	4618      	mov	r0, r3
 8009ab0:	f000 f864 	bl	8009b7c <prvSampleTimeNow>
 8009ab4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009ab6:	68bb      	ldr	r3, [r7, #8]
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d130      	bne.n	8009b1e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009abc:	683b      	ldr	r3, [r7, #0]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d10a      	bne.n	8009ad8 <prvProcessTimerOrBlockTask+0x3c>
 8009ac2:	687a      	ldr	r2, [r7, #4]
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	429a      	cmp	r2, r3
 8009ac8:	d806      	bhi.n	8009ad8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009aca:	f7ff f929 	bl	8008d20 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009ace:	68f9      	ldr	r1, [r7, #12]
 8009ad0:	6878      	ldr	r0, [r7, #4]
 8009ad2:	f7ff ff81 	bl	80099d8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009ad6:	e024      	b.n	8009b22 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009ad8:	683b      	ldr	r3, [r7, #0]
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d008      	beq.n	8009af0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009ade:	4b13      	ldr	r3, [pc, #76]	@ (8009b2c <prvProcessTimerOrBlockTask+0x90>)
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d101      	bne.n	8009aec <prvProcessTimerOrBlockTask+0x50>
 8009ae8:	2301      	movs	r3, #1
 8009aea:	e000      	b.n	8009aee <prvProcessTimerOrBlockTask+0x52>
 8009aec:	2300      	movs	r3, #0
 8009aee:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009af0:	4b0f      	ldr	r3, [pc, #60]	@ (8009b30 <prvProcessTimerOrBlockTask+0x94>)
 8009af2:	6818      	ldr	r0, [r3, #0]
 8009af4:	687a      	ldr	r2, [r7, #4]
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	1ad3      	subs	r3, r2, r3
 8009afa:	683a      	ldr	r2, [r7, #0]
 8009afc:	4619      	mov	r1, r3
 8009afe:	f7fe fdf5 	bl	80086ec <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009b02:	f7ff f90d 	bl	8008d20 <xTaskResumeAll>
 8009b06:	4603      	mov	r3, r0
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d10a      	bne.n	8009b22 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009b0c:	4b09      	ldr	r3, [pc, #36]	@ (8009b34 <prvProcessTimerOrBlockTask+0x98>)
 8009b0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b12:	601a      	str	r2, [r3, #0]
 8009b14:	f3bf 8f4f 	dsb	sy
 8009b18:	f3bf 8f6f 	isb	sy
}
 8009b1c:	e001      	b.n	8009b22 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009b1e:	f7ff f8ff 	bl	8008d20 <xTaskResumeAll>
}
 8009b22:	bf00      	nop
 8009b24:	3710      	adds	r7, #16
 8009b26:	46bd      	mov	sp, r7
 8009b28:	bd80      	pop	{r7, pc}
 8009b2a:	bf00      	nop
 8009b2c:	2000138c 	.word	0x2000138c
 8009b30:	20001390 	.word	0x20001390
 8009b34:	e000ed04 	.word	0xe000ed04

08009b38 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009b38:	b480      	push	{r7}
 8009b3a:	b085      	sub	sp, #20
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009b40:	4b0d      	ldr	r3, [pc, #52]	@ (8009b78 <prvGetNextExpireTime+0x40>)
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d101      	bne.n	8009b4e <prvGetNextExpireTime+0x16>
 8009b4a:	2201      	movs	r2, #1
 8009b4c:	e000      	b.n	8009b50 <prvGetNextExpireTime+0x18>
 8009b4e:	2200      	movs	r2, #0
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d105      	bne.n	8009b68 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009b5c:	4b06      	ldr	r3, [pc, #24]	@ (8009b78 <prvGetNextExpireTime+0x40>)
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	68db      	ldr	r3, [r3, #12]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	60fb      	str	r3, [r7, #12]
 8009b66:	e001      	b.n	8009b6c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009b68:	2300      	movs	r3, #0
 8009b6a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009b6c:	68fb      	ldr	r3, [r7, #12]
}
 8009b6e:	4618      	mov	r0, r3
 8009b70:	3714      	adds	r7, #20
 8009b72:	46bd      	mov	sp, r7
 8009b74:	bc80      	pop	{r7}
 8009b76:	4770      	bx	lr
 8009b78:	20001388 	.word	0x20001388

08009b7c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009b7c:	b580      	push	{r7, lr}
 8009b7e:	b084      	sub	sp, #16
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009b84:	f7ff f96a 	bl	8008e5c <xTaskGetTickCount>
 8009b88:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009b8a:	4b0b      	ldr	r3, [pc, #44]	@ (8009bb8 <prvSampleTimeNow+0x3c>)
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	68fa      	ldr	r2, [r7, #12]
 8009b90:	429a      	cmp	r2, r3
 8009b92:	d205      	bcs.n	8009ba0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009b94:	f000 f93a 	bl	8009e0c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	2201      	movs	r2, #1
 8009b9c:	601a      	str	r2, [r3, #0]
 8009b9e:	e002      	b.n	8009ba6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009ba6:	4a04      	ldr	r2, [pc, #16]	@ (8009bb8 <prvSampleTimeNow+0x3c>)
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009bac:	68fb      	ldr	r3, [r7, #12]
}
 8009bae:	4618      	mov	r0, r3
 8009bb0:	3710      	adds	r7, #16
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	bd80      	pop	{r7, pc}
 8009bb6:	bf00      	nop
 8009bb8:	20001398 	.word	0x20001398

08009bbc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b086      	sub	sp, #24
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	60f8      	str	r0, [r7, #12]
 8009bc4:	60b9      	str	r1, [r7, #8]
 8009bc6:	607a      	str	r2, [r7, #4]
 8009bc8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009bca:	2300      	movs	r3, #0
 8009bcc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	68ba      	ldr	r2, [r7, #8]
 8009bd2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	68fa      	ldr	r2, [r7, #12]
 8009bd8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009bda:	68ba      	ldr	r2, [r7, #8]
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	429a      	cmp	r2, r3
 8009be0:	d812      	bhi.n	8009c08 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009be2:	687a      	ldr	r2, [r7, #4]
 8009be4:	683b      	ldr	r3, [r7, #0]
 8009be6:	1ad2      	subs	r2, r2, r3
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	699b      	ldr	r3, [r3, #24]
 8009bec:	429a      	cmp	r2, r3
 8009bee:	d302      	bcc.n	8009bf6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009bf0:	2301      	movs	r3, #1
 8009bf2:	617b      	str	r3, [r7, #20]
 8009bf4:	e01b      	b.n	8009c2e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009bf6:	4b10      	ldr	r3, [pc, #64]	@ (8009c38 <prvInsertTimerInActiveList+0x7c>)
 8009bf8:	681a      	ldr	r2, [r3, #0]
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	3304      	adds	r3, #4
 8009bfe:	4619      	mov	r1, r3
 8009c00:	4610      	mov	r0, r2
 8009c02:	f7fd fe59 	bl	80078b8 <vListInsert>
 8009c06:	e012      	b.n	8009c2e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009c08:	687a      	ldr	r2, [r7, #4]
 8009c0a:	683b      	ldr	r3, [r7, #0]
 8009c0c:	429a      	cmp	r2, r3
 8009c0e:	d206      	bcs.n	8009c1e <prvInsertTimerInActiveList+0x62>
 8009c10:	68ba      	ldr	r2, [r7, #8]
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	429a      	cmp	r2, r3
 8009c16:	d302      	bcc.n	8009c1e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009c18:	2301      	movs	r3, #1
 8009c1a:	617b      	str	r3, [r7, #20]
 8009c1c:	e007      	b.n	8009c2e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009c1e:	4b07      	ldr	r3, [pc, #28]	@ (8009c3c <prvInsertTimerInActiveList+0x80>)
 8009c20:	681a      	ldr	r2, [r3, #0]
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	3304      	adds	r3, #4
 8009c26:	4619      	mov	r1, r3
 8009c28:	4610      	mov	r0, r2
 8009c2a:	f7fd fe45 	bl	80078b8 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009c2e:	697b      	ldr	r3, [r7, #20]
}
 8009c30:	4618      	mov	r0, r3
 8009c32:	3718      	adds	r7, #24
 8009c34:	46bd      	mov	sp, r7
 8009c36:	bd80      	pop	{r7, pc}
 8009c38:	2000138c 	.word	0x2000138c
 8009c3c:	20001388 	.word	0x20001388

08009c40 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b08e      	sub	sp, #56	@ 0x38
 8009c44:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009c46:	e0ce      	b.n	8009de6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	da19      	bge.n	8009c82 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009c4e:	1d3b      	adds	r3, r7, #4
 8009c50:	3304      	adds	r3, #4
 8009c52:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009c54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d10b      	bne.n	8009c72 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8009c5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c5e:	f383 8811 	msr	BASEPRI, r3
 8009c62:	f3bf 8f6f 	isb	sy
 8009c66:	f3bf 8f4f 	dsb	sy
 8009c6a:	61fb      	str	r3, [r7, #28]
}
 8009c6c:	bf00      	nop
 8009c6e:	bf00      	nop
 8009c70:	e7fd      	b.n	8009c6e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009c72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c78:	6850      	ldr	r0, [r2, #4]
 8009c7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c7c:	6892      	ldr	r2, [r2, #8]
 8009c7e:	4611      	mov	r1, r2
 8009c80:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	f2c0 80ae 	blt.w	8009de6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c90:	695b      	ldr	r3, [r3, #20]
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d004      	beq.n	8009ca0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009c96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c98:	3304      	adds	r3, #4
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	f7fd fe44 	bl	8007928 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009ca0:	463b      	mov	r3, r7
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	f7ff ff6a 	bl	8009b7c <prvSampleTimeNow>
 8009ca8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	2b09      	cmp	r3, #9
 8009cae:	f200 8097 	bhi.w	8009de0 <prvProcessReceivedCommands+0x1a0>
 8009cb2:	a201      	add	r2, pc, #4	@ (adr r2, 8009cb8 <prvProcessReceivedCommands+0x78>)
 8009cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cb8:	08009ce1 	.word	0x08009ce1
 8009cbc:	08009ce1 	.word	0x08009ce1
 8009cc0:	08009ce1 	.word	0x08009ce1
 8009cc4:	08009d57 	.word	0x08009d57
 8009cc8:	08009d6b 	.word	0x08009d6b
 8009ccc:	08009db7 	.word	0x08009db7
 8009cd0:	08009ce1 	.word	0x08009ce1
 8009cd4:	08009ce1 	.word	0x08009ce1
 8009cd8:	08009d57 	.word	0x08009d57
 8009cdc:	08009d6b 	.word	0x08009d6b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ce2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009ce6:	f043 0301 	orr.w	r3, r3, #1
 8009cea:	b2da      	uxtb	r2, r3
 8009cec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cee:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009cf2:	68ba      	ldr	r2, [r7, #8]
 8009cf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cf6:	699b      	ldr	r3, [r3, #24]
 8009cf8:	18d1      	adds	r1, r2, r3
 8009cfa:	68bb      	ldr	r3, [r7, #8]
 8009cfc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009cfe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d00:	f7ff ff5c 	bl	8009bbc <prvInsertTimerInActiveList>
 8009d04:	4603      	mov	r3, r0
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d06c      	beq.n	8009de4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d0c:	6a1b      	ldr	r3, [r3, #32]
 8009d0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d10:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009d12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d14:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009d18:	f003 0304 	and.w	r3, r3, #4
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d061      	beq.n	8009de4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009d20:	68ba      	ldr	r2, [r7, #8]
 8009d22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d24:	699b      	ldr	r3, [r3, #24]
 8009d26:	441a      	add	r2, r3
 8009d28:	2300      	movs	r3, #0
 8009d2a:	9300      	str	r3, [sp, #0]
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	2100      	movs	r1, #0
 8009d30:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d32:	f7ff fe03 	bl	800993c <xTimerGenericCommand>
 8009d36:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009d38:	6a3b      	ldr	r3, [r7, #32]
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d152      	bne.n	8009de4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8009d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d42:	f383 8811 	msr	BASEPRI, r3
 8009d46:	f3bf 8f6f 	isb	sy
 8009d4a:	f3bf 8f4f 	dsb	sy
 8009d4e:	61bb      	str	r3, [r7, #24]
}
 8009d50:	bf00      	nop
 8009d52:	bf00      	nop
 8009d54:	e7fd      	b.n	8009d52 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009d56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d58:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009d5c:	f023 0301 	bic.w	r3, r3, #1
 8009d60:	b2da      	uxtb	r2, r3
 8009d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d64:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009d68:	e03d      	b.n	8009de6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009d6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d6c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009d70:	f043 0301 	orr.w	r3, r3, #1
 8009d74:	b2da      	uxtb	r2, r3
 8009d76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d78:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009d7c:	68ba      	ldr	r2, [r7, #8]
 8009d7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d80:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009d82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d84:	699b      	ldr	r3, [r3, #24]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d10b      	bne.n	8009da2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8009d8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d8e:	f383 8811 	msr	BASEPRI, r3
 8009d92:	f3bf 8f6f 	isb	sy
 8009d96:	f3bf 8f4f 	dsb	sy
 8009d9a:	617b      	str	r3, [r7, #20]
}
 8009d9c:	bf00      	nop
 8009d9e:	bf00      	nop
 8009da0:	e7fd      	b.n	8009d9e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009da2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009da4:	699a      	ldr	r2, [r3, #24]
 8009da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009da8:	18d1      	adds	r1, r2, r3
 8009daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009dae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009db0:	f7ff ff04 	bl	8009bbc <prvInsertTimerInActiveList>
					break;
 8009db4:	e017      	b.n	8009de6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009db6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009db8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009dbc:	f003 0302 	and.w	r3, r3, #2
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d103      	bne.n	8009dcc <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009dc4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009dc6:	f000 fb89 	bl	800a4dc <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009dca:	e00c      	b.n	8009de6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dce:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009dd2:	f023 0301 	bic.w	r3, r3, #1
 8009dd6:	b2da      	uxtb	r2, r3
 8009dd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dda:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009dde:	e002      	b.n	8009de6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009de0:	bf00      	nop
 8009de2:	e000      	b.n	8009de6 <prvProcessReceivedCommands+0x1a6>
					break;
 8009de4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009de6:	4b08      	ldr	r3, [pc, #32]	@ (8009e08 <prvProcessReceivedCommands+0x1c8>)
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	1d39      	adds	r1, r7, #4
 8009dec:	2200      	movs	r2, #0
 8009dee:	4618      	mov	r0, r3
 8009df0:	f7fe f93a 	bl	8008068 <xQueueReceive>
 8009df4:	4603      	mov	r3, r0
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	f47f af26 	bne.w	8009c48 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009dfc:	bf00      	nop
 8009dfe:	bf00      	nop
 8009e00:	3730      	adds	r7, #48	@ 0x30
 8009e02:	46bd      	mov	sp, r7
 8009e04:	bd80      	pop	{r7, pc}
 8009e06:	bf00      	nop
 8009e08:	20001390 	.word	0x20001390

08009e0c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b088      	sub	sp, #32
 8009e10:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009e12:	e049      	b.n	8009ea8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009e14:	4b2e      	ldr	r3, [pc, #184]	@ (8009ed0 <prvSwitchTimerLists+0xc4>)
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	68db      	ldr	r3, [r3, #12]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e1e:	4b2c      	ldr	r3, [pc, #176]	@ (8009ed0 <prvSwitchTimerLists+0xc4>)
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	68db      	ldr	r3, [r3, #12]
 8009e24:	68db      	ldr	r3, [r3, #12]
 8009e26:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	3304      	adds	r3, #4
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	f7fd fd7b 	bl	8007928 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	6a1b      	ldr	r3, [r3, #32]
 8009e36:	68f8      	ldr	r0, [r7, #12]
 8009e38:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009e40:	f003 0304 	and.w	r3, r3, #4
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d02f      	beq.n	8009ea8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	699b      	ldr	r3, [r3, #24]
 8009e4c:	693a      	ldr	r2, [r7, #16]
 8009e4e:	4413      	add	r3, r2
 8009e50:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009e52:	68ba      	ldr	r2, [r7, #8]
 8009e54:	693b      	ldr	r3, [r7, #16]
 8009e56:	429a      	cmp	r2, r3
 8009e58:	d90e      	bls.n	8009e78 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	68ba      	ldr	r2, [r7, #8]
 8009e5e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	68fa      	ldr	r2, [r7, #12]
 8009e64:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009e66:	4b1a      	ldr	r3, [pc, #104]	@ (8009ed0 <prvSwitchTimerLists+0xc4>)
 8009e68:	681a      	ldr	r2, [r3, #0]
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	3304      	adds	r3, #4
 8009e6e:	4619      	mov	r1, r3
 8009e70:	4610      	mov	r0, r2
 8009e72:	f7fd fd21 	bl	80078b8 <vListInsert>
 8009e76:	e017      	b.n	8009ea8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009e78:	2300      	movs	r3, #0
 8009e7a:	9300      	str	r3, [sp, #0]
 8009e7c:	2300      	movs	r3, #0
 8009e7e:	693a      	ldr	r2, [r7, #16]
 8009e80:	2100      	movs	r1, #0
 8009e82:	68f8      	ldr	r0, [r7, #12]
 8009e84:	f7ff fd5a 	bl	800993c <xTimerGenericCommand>
 8009e88:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d10b      	bne.n	8009ea8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009e90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e94:	f383 8811 	msr	BASEPRI, r3
 8009e98:	f3bf 8f6f 	isb	sy
 8009e9c:	f3bf 8f4f 	dsb	sy
 8009ea0:	603b      	str	r3, [r7, #0]
}
 8009ea2:	bf00      	nop
 8009ea4:	bf00      	nop
 8009ea6:	e7fd      	b.n	8009ea4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009ea8:	4b09      	ldr	r3, [pc, #36]	@ (8009ed0 <prvSwitchTimerLists+0xc4>)
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d1b0      	bne.n	8009e14 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009eb2:	4b07      	ldr	r3, [pc, #28]	@ (8009ed0 <prvSwitchTimerLists+0xc4>)
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009eb8:	4b06      	ldr	r3, [pc, #24]	@ (8009ed4 <prvSwitchTimerLists+0xc8>)
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	4a04      	ldr	r2, [pc, #16]	@ (8009ed0 <prvSwitchTimerLists+0xc4>)
 8009ebe:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009ec0:	4a04      	ldr	r2, [pc, #16]	@ (8009ed4 <prvSwitchTimerLists+0xc8>)
 8009ec2:	697b      	ldr	r3, [r7, #20]
 8009ec4:	6013      	str	r3, [r2, #0]
}
 8009ec6:	bf00      	nop
 8009ec8:	3718      	adds	r7, #24
 8009eca:	46bd      	mov	sp, r7
 8009ecc:	bd80      	pop	{r7, pc}
 8009ece:	bf00      	nop
 8009ed0:	20001388 	.word	0x20001388
 8009ed4:	2000138c 	.word	0x2000138c

08009ed8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009ed8:	b580      	push	{r7, lr}
 8009eda:	b082      	sub	sp, #8
 8009edc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009ede:	f000 f92d 	bl	800a13c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009ee2:	4b15      	ldr	r3, [pc, #84]	@ (8009f38 <prvCheckForValidListAndQueue+0x60>)
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d120      	bne.n	8009f2c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009eea:	4814      	ldr	r0, [pc, #80]	@ (8009f3c <prvCheckForValidListAndQueue+0x64>)
 8009eec:	f7fd fc96 	bl	800781c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009ef0:	4813      	ldr	r0, [pc, #76]	@ (8009f40 <prvCheckForValidListAndQueue+0x68>)
 8009ef2:	f7fd fc93 	bl	800781c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009ef6:	4b13      	ldr	r3, [pc, #76]	@ (8009f44 <prvCheckForValidListAndQueue+0x6c>)
 8009ef8:	4a10      	ldr	r2, [pc, #64]	@ (8009f3c <prvCheckForValidListAndQueue+0x64>)
 8009efa:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009efc:	4b12      	ldr	r3, [pc, #72]	@ (8009f48 <prvCheckForValidListAndQueue+0x70>)
 8009efe:	4a10      	ldr	r2, [pc, #64]	@ (8009f40 <prvCheckForValidListAndQueue+0x68>)
 8009f00:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009f02:	2300      	movs	r3, #0
 8009f04:	9300      	str	r3, [sp, #0]
 8009f06:	4b11      	ldr	r3, [pc, #68]	@ (8009f4c <prvCheckForValidListAndQueue+0x74>)
 8009f08:	4a11      	ldr	r2, [pc, #68]	@ (8009f50 <prvCheckForValidListAndQueue+0x78>)
 8009f0a:	2110      	movs	r1, #16
 8009f0c:	200a      	movs	r0, #10
 8009f0e:	f7fd fd9f 	bl	8007a50 <xQueueGenericCreateStatic>
 8009f12:	4603      	mov	r3, r0
 8009f14:	4a08      	ldr	r2, [pc, #32]	@ (8009f38 <prvCheckForValidListAndQueue+0x60>)
 8009f16:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009f18:	4b07      	ldr	r3, [pc, #28]	@ (8009f38 <prvCheckForValidListAndQueue+0x60>)
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d005      	beq.n	8009f2c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009f20:	4b05      	ldr	r3, [pc, #20]	@ (8009f38 <prvCheckForValidListAndQueue+0x60>)
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	490b      	ldr	r1, [pc, #44]	@ (8009f54 <prvCheckForValidListAndQueue+0x7c>)
 8009f26:	4618      	mov	r0, r3
 8009f28:	f7fe fbb8 	bl	800869c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009f2c:	f000 f936 	bl	800a19c <vPortExitCritical>
}
 8009f30:	bf00      	nop
 8009f32:	46bd      	mov	sp, r7
 8009f34:	bd80      	pop	{r7, pc}
 8009f36:	bf00      	nop
 8009f38:	20001390 	.word	0x20001390
 8009f3c:	20001360 	.word	0x20001360
 8009f40:	20001374 	.word	0x20001374
 8009f44:	20001388 	.word	0x20001388
 8009f48:	2000138c 	.word	0x2000138c
 8009f4c:	2000143c 	.word	0x2000143c
 8009f50:	2000139c 	.word	0x2000139c
 8009f54:	0800b3c8 	.word	0x0800b3c8

08009f58 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009f58:	b480      	push	{r7}
 8009f5a:	b085      	sub	sp, #20
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	60f8      	str	r0, [r7, #12]
 8009f60:	60b9      	str	r1, [r7, #8]
 8009f62:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	3b04      	subs	r3, #4
 8009f68:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009f70:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	3b04      	subs	r3, #4
 8009f76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009f78:	68bb      	ldr	r3, [r7, #8]
 8009f7a:	f023 0201 	bic.w	r2, r3, #1
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	3b04      	subs	r3, #4
 8009f86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009f88:	4a08      	ldr	r2, [pc, #32]	@ (8009fac <pxPortInitialiseStack+0x54>)
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	3b14      	subs	r3, #20
 8009f92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009f94:	687a      	ldr	r2, [r7, #4]
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	3b20      	subs	r3, #32
 8009f9e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009fa0:	68fb      	ldr	r3, [r7, #12]
}
 8009fa2:	4618      	mov	r0, r3
 8009fa4:	3714      	adds	r7, #20
 8009fa6:	46bd      	mov	sp, r7
 8009fa8:	bc80      	pop	{r7}
 8009faa:	4770      	bx	lr
 8009fac:	08009fb1 	.word	0x08009fb1

08009fb0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009fb0:	b480      	push	{r7}
 8009fb2:	b085      	sub	sp, #20
 8009fb4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009fba:	4b12      	ldr	r3, [pc, #72]	@ (800a004 <prvTaskExitError+0x54>)
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fc2:	d00b      	beq.n	8009fdc <prvTaskExitError+0x2c>
	__asm volatile
 8009fc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fc8:	f383 8811 	msr	BASEPRI, r3
 8009fcc:	f3bf 8f6f 	isb	sy
 8009fd0:	f3bf 8f4f 	dsb	sy
 8009fd4:	60fb      	str	r3, [r7, #12]
}
 8009fd6:	bf00      	nop
 8009fd8:	bf00      	nop
 8009fda:	e7fd      	b.n	8009fd8 <prvTaskExitError+0x28>
	__asm volatile
 8009fdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fe0:	f383 8811 	msr	BASEPRI, r3
 8009fe4:	f3bf 8f6f 	isb	sy
 8009fe8:	f3bf 8f4f 	dsb	sy
 8009fec:	60bb      	str	r3, [r7, #8]
}
 8009fee:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009ff0:	bf00      	nop
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d0fc      	beq.n	8009ff2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009ff8:	bf00      	nop
 8009ffa:	bf00      	nop
 8009ffc:	3714      	adds	r7, #20
 8009ffe:	46bd      	mov	sp, r7
 800a000:	bc80      	pop	{r7}
 800a002:	4770      	bx	lr
 800a004:	2000001c 	.word	0x2000001c
	...

0800a010 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a010:	4b07      	ldr	r3, [pc, #28]	@ (800a030 <pxCurrentTCBConst2>)
 800a012:	6819      	ldr	r1, [r3, #0]
 800a014:	6808      	ldr	r0, [r1, #0]
 800a016:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a01a:	f380 8809 	msr	PSP, r0
 800a01e:	f3bf 8f6f 	isb	sy
 800a022:	f04f 0000 	mov.w	r0, #0
 800a026:	f380 8811 	msr	BASEPRI, r0
 800a02a:	f04e 0e0d 	orr.w	lr, lr, #13
 800a02e:	4770      	bx	lr

0800a030 <pxCurrentTCBConst2>:
 800a030:	20000e60 	.word	0x20000e60
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a034:	bf00      	nop
 800a036:	bf00      	nop

0800a038 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800a038:	4806      	ldr	r0, [pc, #24]	@ (800a054 <prvPortStartFirstTask+0x1c>)
 800a03a:	6800      	ldr	r0, [r0, #0]
 800a03c:	6800      	ldr	r0, [r0, #0]
 800a03e:	f380 8808 	msr	MSP, r0
 800a042:	b662      	cpsie	i
 800a044:	b661      	cpsie	f
 800a046:	f3bf 8f4f 	dsb	sy
 800a04a:	f3bf 8f6f 	isb	sy
 800a04e:	df00      	svc	0
 800a050:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a052:	bf00      	nop
 800a054:	e000ed08 	.word	0xe000ed08

0800a058 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a058:	b580      	push	{r7, lr}
 800a05a:	b084      	sub	sp, #16
 800a05c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a05e:	4b32      	ldr	r3, [pc, #200]	@ (800a128 <xPortStartScheduler+0xd0>)
 800a060:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	781b      	ldrb	r3, [r3, #0]
 800a066:	b2db      	uxtb	r3, r3
 800a068:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	22ff      	movs	r2, #255	@ 0xff
 800a06e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	781b      	ldrb	r3, [r3, #0]
 800a074:	b2db      	uxtb	r3, r3
 800a076:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a078:	78fb      	ldrb	r3, [r7, #3]
 800a07a:	b2db      	uxtb	r3, r3
 800a07c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a080:	b2da      	uxtb	r2, r3
 800a082:	4b2a      	ldr	r3, [pc, #168]	@ (800a12c <xPortStartScheduler+0xd4>)
 800a084:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a086:	4b2a      	ldr	r3, [pc, #168]	@ (800a130 <xPortStartScheduler+0xd8>)
 800a088:	2207      	movs	r2, #7
 800a08a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a08c:	e009      	b.n	800a0a2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800a08e:	4b28      	ldr	r3, [pc, #160]	@ (800a130 <xPortStartScheduler+0xd8>)
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	3b01      	subs	r3, #1
 800a094:	4a26      	ldr	r2, [pc, #152]	@ (800a130 <xPortStartScheduler+0xd8>)
 800a096:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a098:	78fb      	ldrb	r3, [r7, #3]
 800a09a:	b2db      	uxtb	r3, r3
 800a09c:	005b      	lsls	r3, r3, #1
 800a09e:	b2db      	uxtb	r3, r3
 800a0a0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a0a2:	78fb      	ldrb	r3, [r7, #3]
 800a0a4:	b2db      	uxtb	r3, r3
 800a0a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a0aa:	2b80      	cmp	r3, #128	@ 0x80
 800a0ac:	d0ef      	beq.n	800a08e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a0ae:	4b20      	ldr	r3, [pc, #128]	@ (800a130 <xPortStartScheduler+0xd8>)
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	f1c3 0307 	rsb	r3, r3, #7
 800a0b6:	2b04      	cmp	r3, #4
 800a0b8:	d00b      	beq.n	800a0d2 <xPortStartScheduler+0x7a>
	__asm volatile
 800a0ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0be:	f383 8811 	msr	BASEPRI, r3
 800a0c2:	f3bf 8f6f 	isb	sy
 800a0c6:	f3bf 8f4f 	dsb	sy
 800a0ca:	60bb      	str	r3, [r7, #8]
}
 800a0cc:	bf00      	nop
 800a0ce:	bf00      	nop
 800a0d0:	e7fd      	b.n	800a0ce <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a0d2:	4b17      	ldr	r3, [pc, #92]	@ (800a130 <xPortStartScheduler+0xd8>)
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	021b      	lsls	r3, r3, #8
 800a0d8:	4a15      	ldr	r2, [pc, #84]	@ (800a130 <xPortStartScheduler+0xd8>)
 800a0da:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a0dc:	4b14      	ldr	r3, [pc, #80]	@ (800a130 <xPortStartScheduler+0xd8>)
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a0e4:	4a12      	ldr	r2, [pc, #72]	@ (800a130 <xPortStartScheduler+0xd8>)
 800a0e6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	b2da      	uxtb	r2, r3
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a0f0:	4b10      	ldr	r3, [pc, #64]	@ (800a134 <xPortStartScheduler+0xdc>)
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	4a0f      	ldr	r2, [pc, #60]	@ (800a134 <xPortStartScheduler+0xdc>)
 800a0f6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a0fa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a0fc:	4b0d      	ldr	r3, [pc, #52]	@ (800a134 <xPortStartScheduler+0xdc>)
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	4a0c      	ldr	r2, [pc, #48]	@ (800a134 <xPortStartScheduler+0xdc>)
 800a102:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a106:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a108:	f000 f8b8 	bl	800a27c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a10c:	4b0a      	ldr	r3, [pc, #40]	@ (800a138 <xPortStartScheduler+0xe0>)
 800a10e:	2200      	movs	r2, #0
 800a110:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a112:	f7ff ff91 	bl	800a038 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a116:	f7fe ff69 	bl	8008fec <vTaskSwitchContext>
	prvTaskExitError();
 800a11a:	f7ff ff49 	bl	8009fb0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a11e:	2300      	movs	r3, #0
}
 800a120:	4618      	mov	r0, r3
 800a122:	3710      	adds	r7, #16
 800a124:	46bd      	mov	sp, r7
 800a126:	bd80      	pop	{r7, pc}
 800a128:	e000e400 	.word	0xe000e400
 800a12c:	2000148c 	.word	0x2000148c
 800a130:	20001490 	.word	0x20001490
 800a134:	e000ed20 	.word	0xe000ed20
 800a138:	2000001c 	.word	0x2000001c

0800a13c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a13c:	b480      	push	{r7}
 800a13e:	b083      	sub	sp, #12
 800a140:	af00      	add	r7, sp, #0
	__asm volatile
 800a142:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a146:	f383 8811 	msr	BASEPRI, r3
 800a14a:	f3bf 8f6f 	isb	sy
 800a14e:	f3bf 8f4f 	dsb	sy
 800a152:	607b      	str	r3, [r7, #4]
}
 800a154:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a156:	4b0f      	ldr	r3, [pc, #60]	@ (800a194 <vPortEnterCritical+0x58>)
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	3301      	adds	r3, #1
 800a15c:	4a0d      	ldr	r2, [pc, #52]	@ (800a194 <vPortEnterCritical+0x58>)
 800a15e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a160:	4b0c      	ldr	r3, [pc, #48]	@ (800a194 <vPortEnterCritical+0x58>)
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	2b01      	cmp	r3, #1
 800a166:	d110      	bne.n	800a18a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a168:	4b0b      	ldr	r3, [pc, #44]	@ (800a198 <vPortEnterCritical+0x5c>)
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	b2db      	uxtb	r3, r3
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d00b      	beq.n	800a18a <vPortEnterCritical+0x4e>
	__asm volatile
 800a172:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a176:	f383 8811 	msr	BASEPRI, r3
 800a17a:	f3bf 8f6f 	isb	sy
 800a17e:	f3bf 8f4f 	dsb	sy
 800a182:	603b      	str	r3, [r7, #0]
}
 800a184:	bf00      	nop
 800a186:	bf00      	nop
 800a188:	e7fd      	b.n	800a186 <vPortEnterCritical+0x4a>
	}
}
 800a18a:	bf00      	nop
 800a18c:	370c      	adds	r7, #12
 800a18e:	46bd      	mov	sp, r7
 800a190:	bc80      	pop	{r7}
 800a192:	4770      	bx	lr
 800a194:	2000001c 	.word	0x2000001c
 800a198:	e000ed04 	.word	0xe000ed04

0800a19c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a19c:	b480      	push	{r7}
 800a19e:	b083      	sub	sp, #12
 800a1a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a1a2:	4b12      	ldr	r3, [pc, #72]	@ (800a1ec <vPortExitCritical+0x50>)
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d10b      	bne.n	800a1c2 <vPortExitCritical+0x26>
	__asm volatile
 800a1aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1ae:	f383 8811 	msr	BASEPRI, r3
 800a1b2:	f3bf 8f6f 	isb	sy
 800a1b6:	f3bf 8f4f 	dsb	sy
 800a1ba:	607b      	str	r3, [r7, #4]
}
 800a1bc:	bf00      	nop
 800a1be:	bf00      	nop
 800a1c0:	e7fd      	b.n	800a1be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a1c2:	4b0a      	ldr	r3, [pc, #40]	@ (800a1ec <vPortExitCritical+0x50>)
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	3b01      	subs	r3, #1
 800a1c8:	4a08      	ldr	r2, [pc, #32]	@ (800a1ec <vPortExitCritical+0x50>)
 800a1ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a1cc:	4b07      	ldr	r3, [pc, #28]	@ (800a1ec <vPortExitCritical+0x50>)
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d105      	bne.n	800a1e0 <vPortExitCritical+0x44>
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a1d8:	683b      	ldr	r3, [r7, #0]
 800a1da:	f383 8811 	msr	BASEPRI, r3
}
 800a1de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a1e0:	bf00      	nop
 800a1e2:	370c      	adds	r7, #12
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	bc80      	pop	{r7}
 800a1e8:	4770      	bx	lr
 800a1ea:	bf00      	nop
 800a1ec:	2000001c 	.word	0x2000001c

0800a1f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a1f0:	f3ef 8009 	mrs	r0, PSP
 800a1f4:	f3bf 8f6f 	isb	sy
 800a1f8:	4b0d      	ldr	r3, [pc, #52]	@ (800a230 <pxCurrentTCBConst>)
 800a1fa:	681a      	ldr	r2, [r3, #0]
 800a1fc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a200:	6010      	str	r0, [r2, #0]
 800a202:	e92d 4008 	stmdb	sp!, {r3, lr}
 800a206:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a20a:	f380 8811 	msr	BASEPRI, r0
 800a20e:	f7fe feed 	bl	8008fec <vTaskSwitchContext>
 800a212:	f04f 0000 	mov.w	r0, #0
 800a216:	f380 8811 	msr	BASEPRI, r0
 800a21a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800a21e:	6819      	ldr	r1, [r3, #0]
 800a220:	6808      	ldr	r0, [r1, #0]
 800a222:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a226:	f380 8809 	msr	PSP, r0
 800a22a:	f3bf 8f6f 	isb	sy
 800a22e:	4770      	bx	lr

0800a230 <pxCurrentTCBConst>:
 800a230:	20000e60 	.word	0x20000e60
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a234:	bf00      	nop
 800a236:	bf00      	nop

0800a238 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b082      	sub	sp, #8
 800a23c:	af00      	add	r7, sp, #0
	__asm volatile
 800a23e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a242:	f383 8811 	msr	BASEPRI, r3
 800a246:	f3bf 8f6f 	isb	sy
 800a24a:	f3bf 8f4f 	dsb	sy
 800a24e:	607b      	str	r3, [r7, #4]
}
 800a250:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a252:	f7fe fe11 	bl	8008e78 <xTaskIncrementTick>
 800a256:	4603      	mov	r3, r0
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d003      	beq.n	800a264 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a25c:	4b06      	ldr	r3, [pc, #24]	@ (800a278 <xPortSysTickHandler+0x40>)
 800a25e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a262:	601a      	str	r2, [r3, #0]
 800a264:	2300      	movs	r3, #0
 800a266:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a268:	683b      	ldr	r3, [r7, #0]
 800a26a:	f383 8811 	msr	BASEPRI, r3
}
 800a26e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a270:	bf00      	nop
 800a272:	3708      	adds	r7, #8
 800a274:	46bd      	mov	sp, r7
 800a276:	bd80      	pop	{r7, pc}
 800a278:	e000ed04 	.word	0xe000ed04

0800a27c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a27c:	b480      	push	{r7}
 800a27e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a280:	4b0a      	ldr	r3, [pc, #40]	@ (800a2ac <vPortSetupTimerInterrupt+0x30>)
 800a282:	2200      	movs	r2, #0
 800a284:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a286:	4b0a      	ldr	r3, [pc, #40]	@ (800a2b0 <vPortSetupTimerInterrupt+0x34>)
 800a288:	2200      	movs	r2, #0
 800a28a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a28c:	4b09      	ldr	r3, [pc, #36]	@ (800a2b4 <vPortSetupTimerInterrupt+0x38>)
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	4a09      	ldr	r2, [pc, #36]	@ (800a2b8 <vPortSetupTimerInterrupt+0x3c>)
 800a292:	fba2 2303 	umull	r2, r3, r2, r3
 800a296:	099b      	lsrs	r3, r3, #6
 800a298:	4a08      	ldr	r2, [pc, #32]	@ (800a2bc <vPortSetupTimerInterrupt+0x40>)
 800a29a:	3b01      	subs	r3, #1
 800a29c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a29e:	4b03      	ldr	r3, [pc, #12]	@ (800a2ac <vPortSetupTimerInterrupt+0x30>)
 800a2a0:	2207      	movs	r2, #7
 800a2a2:	601a      	str	r2, [r3, #0]
}
 800a2a4:	bf00      	nop
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	bc80      	pop	{r7}
 800a2aa:	4770      	bx	lr
 800a2ac:	e000e010 	.word	0xe000e010
 800a2b0:	e000e018 	.word	0xe000e018
 800a2b4:	20000010 	.word	0x20000010
 800a2b8:	10624dd3 	.word	0x10624dd3
 800a2bc:	e000e014 	.word	0xe000e014

0800a2c0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a2c0:	b480      	push	{r7}
 800a2c2:	b085      	sub	sp, #20
 800a2c4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a2c6:	f3ef 8305 	mrs	r3, IPSR
 800a2ca:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	2b0f      	cmp	r3, #15
 800a2d0:	d915      	bls.n	800a2fe <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a2d2:	4a17      	ldr	r2, [pc, #92]	@ (800a330 <vPortValidateInterruptPriority+0x70>)
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	4413      	add	r3, r2
 800a2d8:	781b      	ldrb	r3, [r3, #0]
 800a2da:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a2dc:	4b15      	ldr	r3, [pc, #84]	@ (800a334 <vPortValidateInterruptPriority+0x74>)
 800a2de:	781b      	ldrb	r3, [r3, #0]
 800a2e0:	7afa      	ldrb	r2, [r7, #11]
 800a2e2:	429a      	cmp	r2, r3
 800a2e4:	d20b      	bcs.n	800a2fe <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a2e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2ea:	f383 8811 	msr	BASEPRI, r3
 800a2ee:	f3bf 8f6f 	isb	sy
 800a2f2:	f3bf 8f4f 	dsb	sy
 800a2f6:	607b      	str	r3, [r7, #4]
}
 800a2f8:	bf00      	nop
 800a2fa:	bf00      	nop
 800a2fc:	e7fd      	b.n	800a2fa <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a2fe:	4b0e      	ldr	r3, [pc, #56]	@ (800a338 <vPortValidateInterruptPriority+0x78>)
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a306:	4b0d      	ldr	r3, [pc, #52]	@ (800a33c <vPortValidateInterruptPriority+0x7c>)
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	429a      	cmp	r2, r3
 800a30c:	d90b      	bls.n	800a326 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a30e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a312:	f383 8811 	msr	BASEPRI, r3
 800a316:	f3bf 8f6f 	isb	sy
 800a31a:	f3bf 8f4f 	dsb	sy
 800a31e:	603b      	str	r3, [r7, #0]
}
 800a320:	bf00      	nop
 800a322:	bf00      	nop
 800a324:	e7fd      	b.n	800a322 <vPortValidateInterruptPriority+0x62>
	}
 800a326:	bf00      	nop
 800a328:	3714      	adds	r7, #20
 800a32a:	46bd      	mov	sp, r7
 800a32c:	bc80      	pop	{r7}
 800a32e:	4770      	bx	lr
 800a330:	e000e3f0 	.word	0xe000e3f0
 800a334:	2000148c 	.word	0x2000148c
 800a338:	e000ed0c 	.word	0xe000ed0c
 800a33c:	20001490 	.word	0x20001490

0800a340 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a340:	b580      	push	{r7, lr}
 800a342:	b08a      	sub	sp, #40	@ 0x28
 800a344:	af00      	add	r7, sp, #0
 800a346:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a348:	2300      	movs	r3, #0
 800a34a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a34c:	f7fe fcda 	bl	8008d04 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a350:	4b5c      	ldr	r3, [pc, #368]	@ (800a4c4 <pvPortMalloc+0x184>)
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	2b00      	cmp	r3, #0
 800a356:	d101      	bne.n	800a35c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a358:	f000 f924 	bl	800a5a4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a35c:	4b5a      	ldr	r3, [pc, #360]	@ (800a4c8 <pvPortMalloc+0x188>)
 800a35e:	681a      	ldr	r2, [r3, #0]
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	4013      	ands	r3, r2
 800a364:	2b00      	cmp	r3, #0
 800a366:	f040 8095 	bne.w	800a494 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d01e      	beq.n	800a3ae <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a370:	2208      	movs	r2, #8
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	4413      	add	r3, r2
 800a376:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	f003 0307 	and.w	r3, r3, #7
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d015      	beq.n	800a3ae <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	f023 0307 	bic.w	r3, r3, #7
 800a388:	3308      	adds	r3, #8
 800a38a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	f003 0307 	and.w	r3, r3, #7
 800a392:	2b00      	cmp	r3, #0
 800a394:	d00b      	beq.n	800a3ae <pvPortMalloc+0x6e>
	__asm volatile
 800a396:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a39a:	f383 8811 	msr	BASEPRI, r3
 800a39e:	f3bf 8f6f 	isb	sy
 800a3a2:	f3bf 8f4f 	dsb	sy
 800a3a6:	617b      	str	r3, [r7, #20]
}
 800a3a8:	bf00      	nop
 800a3aa:	bf00      	nop
 800a3ac:	e7fd      	b.n	800a3aa <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d06f      	beq.n	800a494 <pvPortMalloc+0x154>
 800a3b4:	4b45      	ldr	r3, [pc, #276]	@ (800a4cc <pvPortMalloc+0x18c>)
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	687a      	ldr	r2, [r7, #4]
 800a3ba:	429a      	cmp	r2, r3
 800a3bc:	d86a      	bhi.n	800a494 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a3be:	4b44      	ldr	r3, [pc, #272]	@ (800a4d0 <pvPortMalloc+0x190>)
 800a3c0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a3c2:	4b43      	ldr	r3, [pc, #268]	@ (800a4d0 <pvPortMalloc+0x190>)
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a3c8:	e004      	b.n	800a3d4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a3ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3cc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a3ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a3d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3d6:	685b      	ldr	r3, [r3, #4]
 800a3d8:	687a      	ldr	r2, [r7, #4]
 800a3da:	429a      	cmp	r2, r3
 800a3dc:	d903      	bls.n	800a3e6 <pvPortMalloc+0xa6>
 800a3de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d1f1      	bne.n	800a3ca <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a3e6:	4b37      	ldr	r3, [pc, #220]	@ (800a4c4 <pvPortMalloc+0x184>)
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a3ec:	429a      	cmp	r2, r3
 800a3ee:	d051      	beq.n	800a494 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a3f0:	6a3b      	ldr	r3, [r7, #32]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	2208      	movs	r2, #8
 800a3f6:	4413      	add	r3, r2
 800a3f8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a3fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3fc:	681a      	ldr	r2, [r3, #0]
 800a3fe:	6a3b      	ldr	r3, [r7, #32]
 800a400:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a404:	685a      	ldr	r2, [r3, #4]
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	1ad2      	subs	r2, r2, r3
 800a40a:	2308      	movs	r3, #8
 800a40c:	005b      	lsls	r3, r3, #1
 800a40e:	429a      	cmp	r2, r3
 800a410:	d920      	bls.n	800a454 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a412:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	4413      	add	r3, r2
 800a418:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a41a:	69bb      	ldr	r3, [r7, #24]
 800a41c:	f003 0307 	and.w	r3, r3, #7
 800a420:	2b00      	cmp	r3, #0
 800a422:	d00b      	beq.n	800a43c <pvPortMalloc+0xfc>
	__asm volatile
 800a424:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a428:	f383 8811 	msr	BASEPRI, r3
 800a42c:	f3bf 8f6f 	isb	sy
 800a430:	f3bf 8f4f 	dsb	sy
 800a434:	613b      	str	r3, [r7, #16]
}
 800a436:	bf00      	nop
 800a438:	bf00      	nop
 800a43a:	e7fd      	b.n	800a438 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a43c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a43e:	685a      	ldr	r2, [r3, #4]
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	1ad2      	subs	r2, r2, r3
 800a444:	69bb      	ldr	r3, [r7, #24]
 800a446:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a44a:	687a      	ldr	r2, [r7, #4]
 800a44c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a44e:	69b8      	ldr	r0, [r7, #24]
 800a450:	f000 f90a 	bl	800a668 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a454:	4b1d      	ldr	r3, [pc, #116]	@ (800a4cc <pvPortMalloc+0x18c>)
 800a456:	681a      	ldr	r2, [r3, #0]
 800a458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a45a:	685b      	ldr	r3, [r3, #4]
 800a45c:	1ad3      	subs	r3, r2, r3
 800a45e:	4a1b      	ldr	r2, [pc, #108]	@ (800a4cc <pvPortMalloc+0x18c>)
 800a460:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a462:	4b1a      	ldr	r3, [pc, #104]	@ (800a4cc <pvPortMalloc+0x18c>)
 800a464:	681a      	ldr	r2, [r3, #0]
 800a466:	4b1b      	ldr	r3, [pc, #108]	@ (800a4d4 <pvPortMalloc+0x194>)
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	429a      	cmp	r2, r3
 800a46c:	d203      	bcs.n	800a476 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a46e:	4b17      	ldr	r3, [pc, #92]	@ (800a4cc <pvPortMalloc+0x18c>)
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	4a18      	ldr	r2, [pc, #96]	@ (800a4d4 <pvPortMalloc+0x194>)
 800a474:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a478:	685a      	ldr	r2, [r3, #4]
 800a47a:	4b13      	ldr	r3, [pc, #76]	@ (800a4c8 <pvPortMalloc+0x188>)
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	431a      	orrs	r2, r3
 800a480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a482:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a486:	2200      	movs	r2, #0
 800a488:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a48a:	4b13      	ldr	r3, [pc, #76]	@ (800a4d8 <pvPortMalloc+0x198>)
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	3301      	adds	r3, #1
 800a490:	4a11      	ldr	r2, [pc, #68]	@ (800a4d8 <pvPortMalloc+0x198>)
 800a492:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a494:	f7fe fc44 	bl	8008d20 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a498:	69fb      	ldr	r3, [r7, #28]
 800a49a:	f003 0307 	and.w	r3, r3, #7
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d00b      	beq.n	800a4ba <pvPortMalloc+0x17a>
	__asm volatile
 800a4a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4a6:	f383 8811 	msr	BASEPRI, r3
 800a4aa:	f3bf 8f6f 	isb	sy
 800a4ae:	f3bf 8f4f 	dsb	sy
 800a4b2:	60fb      	str	r3, [r7, #12]
}
 800a4b4:	bf00      	nop
 800a4b6:	bf00      	nop
 800a4b8:	e7fd      	b.n	800a4b6 <pvPortMalloc+0x176>
	return pvReturn;
 800a4ba:	69fb      	ldr	r3, [r7, #28]
}
 800a4bc:	4618      	mov	r0, r3
 800a4be:	3728      	adds	r7, #40	@ 0x28
 800a4c0:	46bd      	mov	sp, r7
 800a4c2:	bd80      	pop	{r7, pc}
 800a4c4:	20002c9c 	.word	0x20002c9c
 800a4c8:	20002cb0 	.word	0x20002cb0
 800a4cc:	20002ca0 	.word	0x20002ca0
 800a4d0:	20002c94 	.word	0x20002c94
 800a4d4:	20002ca4 	.word	0x20002ca4
 800a4d8:	20002ca8 	.word	0x20002ca8

0800a4dc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a4dc:	b580      	push	{r7, lr}
 800a4de:	b086      	sub	sp, #24
 800a4e0:	af00      	add	r7, sp, #0
 800a4e2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d04f      	beq.n	800a58e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a4ee:	2308      	movs	r3, #8
 800a4f0:	425b      	negs	r3, r3
 800a4f2:	697a      	ldr	r2, [r7, #20]
 800a4f4:	4413      	add	r3, r2
 800a4f6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a4f8:	697b      	ldr	r3, [r7, #20]
 800a4fa:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a4fc:	693b      	ldr	r3, [r7, #16]
 800a4fe:	685a      	ldr	r2, [r3, #4]
 800a500:	4b25      	ldr	r3, [pc, #148]	@ (800a598 <vPortFree+0xbc>)
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	4013      	ands	r3, r2
 800a506:	2b00      	cmp	r3, #0
 800a508:	d10b      	bne.n	800a522 <vPortFree+0x46>
	__asm volatile
 800a50a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a50e:	f383 8811 	msr	BASEPRI, r3
 800a512:	f3bf 8f6f 	isb	sy
 800a516:	f3bf 8f4f 	dsb	sy
 800a51a:	60fb      	str	r3, [r7, #12]
}
 800a51c:	bf00      	nop
 800a51e:	bf00      	nop
 800a520:	e7fd      	b.n	800a51e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a522:	693b      	ldr	r3, [r7, #16]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	2b00      	cmp	r3, #0
 800a528:	d00b      	beq.n	800a542 <vPortFree+0x66>
	__asm volatile
 800a52a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a52e:	f383 8811 	msr	BASEPRI, r3
 800a532:	f3bf 8f6f 	isb	sy
 800a536:	f3bf 8f4f 	dsb	sy
 800a53a:	60bb      	str	r3, [r7, #8]
}
 800a53c:	bf00      	nop
 800a53e:	bf00      	nop
 800a540:	e7fd      	b.n	800a53e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a542:	693b      	ldr	r3, [r7, #16]
 800a544:	685a      	ldr	r2, [r3, #4]
 800a546:	4b14      	ldr	r3, [pc, #80]	@ (800a598 <vPortFree+0xbc>)
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	4013      	ands	r3, r2
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d01e      	beq.n	800a58e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a550:	693b      	ldr	r3, [r7, #16]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	2b00      	cmp	r3, #0
 800a556:	d11a      	bne.n	800a58e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a558:	693b      	ldr	r3, [r7, #16]
 800a55a:	685a      	ldr	r2, [r3, #4]
 800a55c:	4b0e      	ldr	r3, [pc, #56]	@ (800a598 <vPortFree+0xbc>)
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	43db      	mvns	r3, r3
 800a562:	401a      	ands	r2, r3
 800a564:	693b      	ldr	r3, [r7, #16]
 800a566:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a568:	f7fe fbcc 	bl	8008d04 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a56c:	693b      	ldr	r3, [r7, #16]
 800a56e:	685a      	ldr	r2, [r3, #4]
 800a570:	4b0a      	ldr	r3, [pc, #40]	@ (800a59c <vPortFree+0xc0>)
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	4413      	add	r3, r2
 800a576:	4a09      	ldr	r2, [pc, #36]	@ (800a59c <vPortFree+0xc0>)
 800a578:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a57a:	6938      	ldr	r0, [r7, #16]
 800a57c:	f000 f874 	bl	800a668 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a580:	4b07      	ldr	r3, [pc, #28]	@ (800a5a0 <vPortFree+0xc4>)
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	3301      	adds	r3, #1
 800a586:	4a06      	ldr	r2, [pc, #24]	@ (800a5a0 <vPortFree+0xc4>)
 800a588:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a58a:	f7fe fbc9 	bl	8008d20 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a58e:	bf00      	nop
 800a590:	3718      	adds	r7, #24
 800a592:	46bd      	mov	sp, r7
 800a594:	bd80      	pop	{r7, pc}
 800a596:	bf00      	nop
 800a598:	20002cb0 	.word	0x20002cb0
 800a59c:	20002ca0 	.word	0x20002ca0
 800a5a0:	20002cac 	.word	0x20002cac

0800a5a4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a5a4:	b480      	push	{r7}
 800a5a6:	b085      	sub	sp, #20
 800a5a8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a5aa:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a5ae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a5b0:	4b27      	ldr	r3, [pc, #156]	@ (800a650 <prvHeapInit+0xac>)
 800a5b2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	f003 0307 	and.w	r3, r3, #7
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d00c      	beq.n	800a5d8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	3307      	adds	r3, #7
 800a5c2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	f023 0307 	bic.w	r3, r3, #7
 800a5ca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a5cc:	68ba      	ldr	r2, [r7, #8]
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	1ad3      	subs	r3, r2, r3
 800a5d2:	4a1f      	ldr	r2, [pc, #124]	@ (800a650 <prvHeapInit+0xac>)
 800a5d4:	4413      	add	r3, r2
 800a5d6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a5dc:	4a1d      	ldr	r2, [pc, #116]	@ (800a654 <prvHeapInit+0xb0>)
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a5e2:	4b1c      	ldr	r3, [pc, #112]	@ (800a654 <prvHeapInit+0xb0>)
 800a5e4:	2200      	movs	r2, #0
 800a5e6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	68ba      	ldr	r2, [r7, #8]
 800a5ec:	4413      	add	r3, r2
 800a5ee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a5f0:	2208      	movs	r2, #8
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	1a9b      	subs	r3, r3, r2
 800a5f6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	f023 0307 	bic.w	r3, r3, #7
 800a5fe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	4a15      	ldr	r2, [pc, #84]	@ (800a658 <prvHeapInit+0xb4>)
 800a604:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a606:	4b14      	ldr	r3, [pc, #80]	@ (800a658 <prvHeapInit+0xb4>)
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	2200      	movs	r2, #0
 800a60c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a60e:	4b12      	ldr	r3, [pc, #72]	@ (800a658 <prvHeapInit+0xb4>)
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	2200      	movs	r2, #0
 800a614:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a61a:	683b      	ldr	r3, [r7, #0]
 800a61c:	68fa      	ldr	r2, [r7, #12]
 800a61e:	1ad2      	subs	r2, r2, r3
 800a620:	683b      	ldr	r3, [r7, #0]
 800a622:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a624:	4b0c      	ldr	r3, [pc, #48]	@ (800a658 <prvHeapInit+0xb4>)
 800a626:	681a      	ldr	r2, [r3, #0]
 800a628:	683b      	ldr	r3, [r7, #0]
 800a62a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a62c:	683b      	ldr	r3, [r7, #0]
 800a62e:	685b      	ldr	r3, [r3, #4]
 800a630:	4a0a      	ldr	r2, [pc, #40]	@ (800a65c <prvHeapInit+0xb8>)
 800a632:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a634:	683b      	ldr	r3, [r7, #0]
 800a636:	685b      	ldr	r3, [r3, #4]
 800a638:	4a09      	ldr	r2, [pc, #36]	@ (800a660 <prvHeapInit+0xbc>)
 800a63a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a63c:	4b09      	ldr	r3, [pc, #36]	@ (800a664 <prvHeapInit+0xc0>)
 800a63e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a642:	601a      	str	r2, [r3, #0]
}
 800a644:	bf00      	nop
 800a646:	3714      	adds	r7, #20
 800a648:	46bd      	mov	sp, r7
 800a64a:	bc80      	pop	{r7}
 800a64c:	4770      	bx	lr
 800a64e:	bf00      	nop
 800a650:	20001494 	.word	0x20001494
 800a654:	20002c94 	.word	0x20002c94
 800a658:	20002c9c 	.word	0x20002c9c
 800a65c:	20002ca4 	.word	0x20002ca4
 800a660:	20002ca0 	.word	0x20002ca0
 800a664:	20002cb0 	.word	0x20002cb0

0800a668 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a668:	b480      	push	{r7}
 800a66a:	b085      	sub	sp, #20
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a670:	4b27      	ldr	r3, [pc, #156]	@ (800a710 <prvInsertBlockIntoFreeList+0xa8>)
 800a672:	60fb      	str	r3, [r7, #12]
 800a674:	e002      	b.n	800a67c <prvInsertBlockIntoFreeList+0x14>
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	60fb      	str	r3, [r7, #12]
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	687a      	ldr	r2, [r7, #4]
 800a682:	429a      	cmp	r2, r3
 800a684:	d8f7      	bhi.n	800a676 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	685b      	ldr	r3, [r3, #4]
 800a68e:	68ba      	ldr	r2, [r7, #8]
 800a690:	4413      	add	r3, r2
 800a692:	687a      	ldr	r2, [r7, #4]
 800a694:	429a      	cmp	r2, r3
 800a696:	d108      	bne.n	800a6aa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	685a      	ldr	r2, [r3, #4]
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	685b      	ldr	r3, [r3, #4]
 800a6a0:	441a      	add	r2, r3
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	685b      	ldr	r3, [r3, #4]
 800a6b2:	68ba      	ldr	r2, [r7, #8]
 800a6b4:	441a      	add	r2, r3
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	429a      	cmp	r2, r3
 800a6bc:	d118      	bne.n	800a6f0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	681a      	ldr	r2, [r3, #0]
 800a6c2:	4b14      	ldr	r3, [pc, #80]	@ (800a714 <prvInsertBlockIntoFreeList+0xac>)
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	429a      	cmp	r2, r3
 800a6c8:	d00d      	beq.n	800a6e6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	685a      	ldr	r2, [r3, #4]
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	685b      	ldr	r3, [r3, #4]
 800a6d4:	441a      	add	r2, r3
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	681a      	ldr	r2, [r3, #0]
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	601a      	str	r2, [r3, #0]
 800a6e4:	e008      	b.n	800a6f8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a6e6:	4b0b      	ldr	r3, [pc, #44]	@ (800a714 <prvInsertBlockIntoFreeList+0xac>)
 800a6e8:	681a      	ldr	r2, [r3, #0]
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	601a      	str	r2, [r3, #0]
 800a6ee:	e003      	b.n	800a6f8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	681a      	ldr	r2, [r3, #0]
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a6f8:	68fa      	ldr	r2, [r7, #12]
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	429a      	cmp	r2, r3
 800a6fe:	d002      	beq.n	800a706 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	687a      	ldr	r2, [r7, #4]
 800a704:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a706:	bf00      	nop
 800a708:	3714      	adds	r7, #20
 800a70a:	46bd      	mov	sp, r7
 800a70c:	bc80      	pop	{r7}
 800a70e:	4770      	bx	lr
 800a710:	20002c94 	.word	0x20002c94
 800a714:	20002c9c 	.word	0x20002c9c

0800a718 <sniprintf>:
 800a718:	b40c      	push	{r2, r3}
 800a71a:	b530      	push	{r4, r5, lr}
 800a71c:	4b18      	ldr	r3, [pc, #96]	@ (800a780 <sniprintf+0x68>)
 800a71e:	1e0c      	subs	r4, r1, #0
 800a720:	681d      	ldr	r5, [r3, #0]
 800a722:	b09d      	sub	sp, #116	@ 0x74
 800a724:	da08      	bge.n	800a738 <sniprintf+0x20>
 800a726:	238b      	movs	r3, #139	@ 0x8b
 800a728:	f04f 30ff 	mov.w	r0, #4294967295
 800a72c:	602b      	str	r3, [r5, #0]
 800a72e:	b01d      	add	sp, #116	@ 0x74
 800a730:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a734:	b002      	add	sp, #8
 800a736:	4770      	bx	lr
 800a738:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a73c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a740:	f04f 0300 	mov.w	r3, #0
 800a744:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a746:	bf0c      	ite	eq
 800a748:	4623      	moveq	r3, r4
 800a74a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a74e:	9304      	str	r3, [sp, #16]
 800a750:	9307      	str	r3, [sp, #28]
 800a752:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a756:	9002      	str	r0, [sp, #8]
 800a758:	9006      	str	r0, [sp, #24]
 800a75a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a75e:	4628      	mov	r0, r5
 800a760:	ab21      	add	r3, sp, #132	@ 0x84
 800a762:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a764:	a902      	add	r1, sp, #8
 800a766:	9301      	str	r3, [sp, #4]
 800a768:	f000 fa12 	bl	800ab90 <_svfiprintf_r>
 800a76c:	1c43      	adds	r3, r0, #1
 800a76e:	bfbc      	itt	lt
 800a770:	238b      	movlt	r3, #139	@ 0x8b
 800a772:	602b      	strlt	r3, [r5, #0]
 800a774:	2c00      	cmp	r4, #0
 800a776:	d0da      	beq.n	800a72e <sniprintf+0x16>
 800a778:	2200      	movs	r2, #0
 800a77a:	9b02      	ldr	r3, [sp, #8]
 800a77c:	701a      	strb	r2, [r3, #0]
 800a77e:	e7d6      	b.n	800a72e <sniprintf+0x16>
 800a780:	20000020 	.word	0x20000020

0800a784 <memset>:
 800a784:	4603      	mov	r3, r0
 800a786:	4402      	add	r2, r0
 800a788:	4293      	cmp	r3, r2
 800a78a:	d100      	bne.n	800a78e <memset+0xa>
 800a78c:	4770      	bx	lr
 800a78e:	f803 1b01 	strb.w	r1, [r3], #1
 800a792:	e7f9      	b.n	800a788 <memset+0x4>

0800a794 <strncpy>:
 800a794:	4603      	mov	r3, r0
 800a796:	b510      	push	{r4, lr}
 800a798:	3901      	subs	r1, #1
 800a79a:	b132      	cbz	r2, 800a7aa <strncpy+0x16>
 800a79c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a7a0:	3a01      	subs	r2, #1
 800a7a2:	f803 4b01 	strb.w	r4, [r3], #1
 800a7a6:	2c00      	cmp	r4, #0
 800a7a8:	d1f7      	bne.n	800a79a <strncpy+0x6>
 800a7aa:	2100      	movs	r1, #0
 800a7ac:	441a      	add	r2, r3
 800a7ae:	4293      	cmp	r3, r2
 800a7b0:	d100      	bne.n	800a7b4 <strncpy+0x20>
 800a7b2:	bd10      	pop	{r4, pc}
 800a7b4:	f803 1b01 	strb.w	r1, [r3], #1
 800a7b8:	e7f9      	b.n	800a7ae <strncpy+0x1a>
	...

0800a7bc <_reclaim_reent>:
 800a7bc:	4b2d      	ldr	r3, [pc, #180]	@ (800a874 <_reclaim_reent+0xb8>)
 800a7be:	b570      	push	{r4, r5, r6, lr}
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	4604      	mov	r4, r0
 800a7c4:	4283      	cmp	r3, r0
 800a7c6:	d053      	beq.n	800a870 <_reclaim_reent+0xb4>
 800a7c8:	69c3      	ldr	r3, [r0, #28]
 800a7ca:	b31b      	cbz	r3, 800a814 <_reclaim_reent+0x58>
 800a7cc:	68db      	ldr	r3, [r3, #12]
 800a7ce:	b163      	cbz	r3, 800a7ea <_reclaim_reent+0x2e>
 800a7d0:	2500      	movs	r5, #0
 800a7d2:	69e3      	ldr	r3, [r4, #28]
 800a7d4:	68db      	ldr	r3, [r3, #12]
 800a7d6:	5959      	ldr	r1, [r3, r5]
 800a7d8:	b9b1      	cbnz	r1, 800a808 <_reclaim_reent+0x4c>
 800a7da:	3504      	adds	r5, #4
 800a7dc:	2d80      	cmp	r5, #128	@ 0x80
 800a7de:	d1f8      	bne.n	800a7d2 <_reclaim_reent+0x16>
 800a7e0:	69e3      	ldr	r3, [r4, #28]
 800a7e2:	4620      	mov	r0, r4
 800a7e4:	68d9      	ldr	r1, [r3, #12]
 800a7e6:	f000 f881 	bl	800a8ec <_free_r>
 800a7ea:	69e3      	ldr	r3, [r4, #28]
 800a7ec:	6819      	ldr	r1, [r3, #0]
 800a7ee:	b111      	cbz	r1, 800a7f6 <_reclaim_reent+0x3a>
 800a7f0:	4620      	mov	r0, r4
 800a7f2:	f000 f87b 	bl	800a8ec <_free_r>
 800a7f6:	69e3      	ldr	r3, [r4, #28]
 800a7f8:	689d      	ldr	r5, [r3, #8]
 800a7fa:	b15d      	cbz	r5, 800a814 <_reclaim_reent+0x58>
 800a7fc:	4629      	mov	r1, r5
 800a7fe:	4620      	mov	r0, r4
 800a800:	682d      	ldr	r5, [r5, #0]
 800a802:	f000 f873 	bl	800a8ec <_free_r>
 800a806:	e7f8      	b.n	800a7fa <_reclaim_reent+0x3e>
 800a808:	680e      	ldr	r6, [r1, #0]
 800a80a:	4620      	mov	r0, r4
 800a80c:	f000 f86e 	bl	800a8ec <_free_r>
 800a810:	4631      	mov	r1, r6
 800a812:	e7e1      	b.n	800a7d8 <_reclaim_reent+0x1c>
 800a814:	6961      	ldr	r1, [r4, #20]
 800a816:	b111      	cbz	r1, 800a81e <_reclaim_reent+0x62>
 800a818:	4620      	mov	r0, r4
 800a81a:	f000 f867 	bl	800a8ec <_free_r>
 800a81e:	69e1      	ldr	r1, [r4, #28]
 800a820:	b111      	cbz	r1, 800a828 <_reclaim_reent+0x6c>
 800a822:	4620      	mov	r0, r4
 800a824:	f000 f862 	bl	800a8ec <_free_r>
 800a828:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a82a:	b111      	cbz	r1, 800a832 <_reclaim_reent+0x76>
 800a82c:	4620      	mov	r0, r4
 800a82e:	f000 f85d 	bl	800a8ec <_free_r>
 800a832:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a834:	b111      	cbz	r1, 800a83c <_reclaim_reent+0x80>
 800a836:	4620      	mov	r0, r4
 800a838:	f000 f858 	bl	800a8ec <_free_r>
 800a83c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800a83e:	b111      	cbz	r1, 800a846 <_reclaim_reent+0x8a>
 800a840:	4620      	mov	r0, r4
 800a842:	f000 f853 	bl	800a8ec <_free_r>
 800a846:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a848:	b111      	cbz	r1, 800a850 <_reclaim_reent+0x94>
 800a84a:	4620      	mov	r0, r4
 800a84c:	f000 f84e 	bl	800a8ec <_free_r>
 800a850:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a852:	b111      	cbz	r1, 800a85a <_reclaim_reent+0x9e>
 800a854:	4620      	mov	r0, r4
 800a856:	f000 f849 	bl	800a8ec <_free_r>
 800a85a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800a85c:	b111      	cbz	r1, 800a864 <_reclaim_reent+0xa8>
 800a85e:	4620      	mov	r0, r4
 800a860:	f000 f844 	bl	800a8ec <_free_r>
 800a864:	6a23      	ldr	r3, [r4, #32]
 800a866:	b11b      	cbz	r3, 800a870 <_reclaim_reent+0xb4>
 800a868:	4620      	mov	r0, r4
 800a86a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a86e:	4718      	bx	r3
 800a870:	bd70      	pop	{r4, r5, r6, pc}
 800a872:	bf00      	nop
 800a874:	20000020 	.word	0x20000020

0800a878 <__errno>:
 800a878:	4b01      	ldr	r3, [pc, #4]	@ (800a880 <__errno+0x8>)
 800a87a:	6818      	ldr	r0, [r3, #0]
 800a87c:	4770      	bx	lr
 800a87e:	bf00      	nop
 800a880:	20000020 	.word	0x20000020

0800a884 <__libc_init_array>:
 800a884:	b570      	push	{r4, r5, r6, lr}
 800a886:	2600      	movs	r6, #0
 800a888:	4d0c      	ldr	r5, [pc, #48]	@ (800a8bc <__libc_init_array+0x38>)
 800a88a:	4c0d      	ldr	r4, [pc, #52]	@ (800a8c0 <__libc_init_array+0x3c>)
 800a88c:	1b64      	subs	r4, r4, r5
 800a88e:	10a4      	asrs	r4, r4, #2
 800a890:	42a6      	cmp	r6, r4
 800a892:	d109      	bne.n	800a8a8 <__libc_init_array+0x24>
 800a894:	f000 fc76 	bl	800b184 <_init>
 800a898:	2600      	movs	r6, #0
 800a89a:	4d0a      	ldr	r5, [pc, #40]	@ (800a8c4 <__libc_init_array+0x40>)
 800a89c:	4c0a      	ldr	r4, [pc, #40]	@ (800a8c8 <__libc_init_array+0x44>)
 800a89e:	1b64      	subs	r4, r4, r5
 800a8a0:	10a4      	asrs	r4, r4, #2
 800a8a2:	42a6      	cmp	r6, r4
 800a8a4:	d105      	bne.n	800a8b2 <__libc_init_array+0x2e>
 800a8a6:	bd70      	pop	{r4, r5, r6, pc}
 800a8a8:	f855 3b04 	ldr.w	r3, [r5], #4
 800a8ac:	4798      	blx	r3
 800a8ae:	3601      	adds	r6, #1
 800a8b0:	e7ee      	b.n	800a890 <__libc_init_array+0xc>
 800a8b2:	f855 3b04 	ldr.w	r3, [r5], #4
 800a8b6:	4798      	blx	r3
 800a8b8:	3601      	adds	r6, #1
 800a8ba:	e7f2      	b.n	800a8a2 <__libc_init_array+0x1e>
 800a8bc:	0800c3ec 	.word	0x0800c3ec
 800a8c0:	0800c3ec 	.word	0x0800c3ec
 800a8c4:	0800c3ec 	.word	0x0800c3ec
 800a8c8:	0800c3fc 	.word	0x0800c3fc

0800a8cc <__retarget_lock_acquire_recursive>:
 800a8cc:	4770      	bx	lr

0800a8ce <__retarget_lock_release_recursive>:
 800a8ce:	4770      	bx	lr

0800a8d0 <memcpy>:
 800a8d0:	440a      	add	r2, r1
 800a8d2:	4291      	cmp	r1, r2
 800a8d4:	f100 33ff 	add.w	r3, r0, #4294967295
 800a8d8:	d100      	bne.n	800a8dc <memcpy+0xc>
 800a8da:	4770      	bx	lr
 800a8dc:	b510      	push	{r4, lr}
 800a8de:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a8e2:	4291      	cmp	r1, r2
 800a8e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a8e8:	d1f9      	bne.n	800a8de <memcpy+0xe>
 800a8ea:	bd10      	pop	{r4, pc}

0800a8ec <_free_r>:
 800a8ec:	b538      	push	{r3, r4, r5, lr}
 800a8ee:	4605      	mov	r5, r0
 800a8f0:	2900      	cmp	r1, #0
 800a8f2:	d040      	beq.n	800a976 <_free_r+0x8a>
 800a8f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a8f8:	1f0c      	subs	r4, r1, #4
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	bfb8      	it	lt
 800a8fe:	18e4      	addlt	r4, r4, r3
 800a900:	f000 f8de 	bl	800aac0 <__malloc_lock>
 800a904:	4a1c      	ldr	r2, [pc, #112]	@ (800a978 <_free_r+0x8c>)
 800a906:	6813      	ldr	r3, [r2, #0]
 800a908:	b933      	cbnz	r3, 800a918 <_free_r+0x2c>
 800a90a:	6063      	str	r3, [r4, #4]
 800a90c:	6014      	str	r4, [r2, #0]
 800a90e:	4628      	mov	r0, r5
 800a910:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a914:	f000 b8da 	b.w	800aacc <__malloc_unlock>
 800a918:	42a3      	cmp	r3, r4
 800a91a:	d908      	bls.n	800a92e <_free_r+0x42>
 800a91c:	6820      	ldr	r0, [r4, #0]
 800a91e:	1821      	adds	r1, r4, r0
 800a920:	428b      	cmp	r3, r1
 800a922:	bf01      	itttt	eq
 800a924:	6819      	ldreq	r1, [r3, #0]
 800a926:	685b      	ldreq	r3, [r3, #4]
 800a928:	1809      	addeq	r1, r1, r0
 800a92a:	6021      	streq	r1, [r4, #0]
 800a92c:	e7ed      	b.n	800a90a <_free_r+0x1e>
 800a92e:	461a      	mov	r2, r3
 800a930:	685b      	ldr	r3, [r3, #4]
 800a932:	b10b      	cbz	r3, 800a938 <_free_r+0x4c>
 800a934:	42a3      	cmp	r3, r4
 800a936:	d9fa      	bls.n	800a92e <_free_r+0x42>
 800a938:	6811      	ldr	r1, [r2, #0]
 800a93a:	1850      	adds	r0, r2, r1
 800a93c:	42a0      	cmp	r0, r4
 800a93e:	d10b      	bne.n	800a958 <_free_r+0x6c>
 800a940:	6820      	ldr	r0, [r4, #0]
 800a942:	4401      	add	r1, r0
 800a944:	1850      	adds	r0, r2, r1
 800a946:	4283      	cmp	r3, r0
 800a948:	6011      	str	r1, [r2, #0]
 800a94a:	d1e0      	bne.n	800a90e <_free_r+0x22>
 800a94c:	6818      	ldr	r0, [r3, #0]
 800a94e:	685b      	ldr	r3, [r3, #4]
 800a950:	4408      	add	r0, r1
 800a952:	6010      	str	r0, [r2, #0]
 800a954:	6053      	str	r3, [r2, #4]
 800a956:	e7da      	b.n	800a90e <_free_r+0x22>
 800a958:	d902      	bls.n	800a960 <_free_r+0x74>
 800a95a:	230c      	movs	r3, #12
 800a95c:	602b      	str	r3, [r5, #0]
 800a95e:	e7d6      	b.n	800a90e <_free_r+0x22>
 800a960:	6820      	ldr	r0, [r4, #0]
 800a962:	1821      	adds	r1, r4, r0
 800a964:	428b      	cmp	r3, r1
 800a966:	bf01      	itttt	eq
 800a968:	6819      	ldreq	r1, [r3, #0]
 800a96a:	685b      	ldreq	r3, [r3, #4]
 800a96c:	1809      	addeq	r1, r1, r0
 800a96e:	6021      	streq	r1, [r4, #0]
 800a970:	6063      	str	r3, [r4, #4]
 800a972:	6054      	str	r4, [r2, #4]
 800a974:	e7cb      	b.n	800a90e <_free_r+0x22>
 800a976:	bd38      	pop	{r3, r4, r5, pc}
 800a978:	20002df8 	.word	0x20002df8

0800a97c <sbrk_aligned>:
 800a97c:	b570      	push	{r4, r5, r6, lr}
 800a97e:	4e0f      	ldr	r6, [pc, #60]	@ (800a9bc <sbrk_aligned+0x40>)
 800a980:	460c      	mov	r4, r1
 800a982:	6831      	ldr	r1, [r6, #0]
 800a984:	4605      	mov	r5, r0
 800a986:	b911      	cbnz	r1, 800a98e <sbrk_aligned+0x12>
 800a988:	f000 fba8 	bl	800b0dc <_sbrk_r>
 800a98c:	6030      	str	r0, [r6, #0]
 800a98e:	4621      	mov	r1, r4
 800a990:	4628      	mov	r0, r5
 800a992:	f000 fba3 	bl	800b0dc <_sbrk_r>
 800a996:	1c43      	adds	r3, r0, #1
 800a998:	d103      	bne.n	800a9a2 <sbrk_aligned+0x26>
 800a99a:	f04f 34ff 	mov.w	r4, #4294967295
 800a99e:	4620      	mov	r0, r4
 800a9a0:	bd70      	pop	{r4, r5, r6, pc}
 800a9a2:	1cc4      	adds	r4, r0, #3
 800a9a4:	f024 0403 	bic.w	r4, r4, #3
 800a9a8:	42a0      	cmp	r0, r4
 800a9aa:	d0f8      	beq.n	800a99e <sbrk_aligned+0x22>
 800a9ac:	1a21      	subs	r1, r4, r0
 800a9ae:	4628      	mov	r0, r5
 800a9b0:	f000 fb94 	bl	800b0dc <_sbrk_r>
 800a9b4:	3001      	adds	r0, #1
 800a9b6:	d1f2      	bne.n	800a99e <sbrk_aligned+0x22>
 800a9b8:	e7ef      	b.n	800a99a <sbrk_aligned+0x1e>
 800a9ba:	bf00      	nop
 800a9bc:	20002df4 	.word	0x20002df4

0800a9c0 <_malloc_r>:
 800a9c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a9c4:	1ccd      	adds	r5, r1, #3
 800a9c6:	f025 0503 	bic.w	r5, r5, #3
 800a9ca:	3508      	adds	r5, #8
 800a9cc:	2d0c      	cmp	r5, #12
 800a9ce:	bf38      	it	cc
 800a9d0:	250c      	movcc	r5, #12
 800a9d2:	2d00      	cmp	r5, #0
 800a9d4:	4606      	mov	r6, r0
 800a9d6:	db01      	blt.n	800a9dc <_malloc_r+0x1c>
 800a9d8:	42a9      	cmp	r1, r5
 800a9da:	d904      	bls.n	800a9e6 <_malloc_r+0x26>
 800a9dc:	230c      	movs	r3, #12
 800a9de:	6033      	str	r3, [r6, #0]
 800a9e0:	2000      	movs	r0, #0
 800a9e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a9e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800aabc <_malloc_r+0xfc>
 800a9ea:	f000 f869 	bl	800aac0 <__malloc_lock>
 800a9ee:	f8d8 3000 	ldr.w	r3, [r8]
 800a9f2:	461c      	mov	r4, r3
 800a9f4:	bb44      	cbnz	r4, 800aa48 <_malloc_r+0x88>
 800a9f6:	4629      	mov	r1, r5
 800a9f8:	4630      	mov	r0, r6
 800a9fa:	f7ff ffbf 	bl	800a97c <sbrk_aligned>
 800a9fe:	1c43      	adds	r3, r0, #1
 800aa00:	4604      	mov	r4, r0
 800aa02:	d158      	bne.n	800aab6 <_malloc_r+0xf6>
 800aa04:	f8d8 4000 	ldr.w	r4, [r8]
 800aa08:	4627      	mov	r7, r4
 800aa0a:	2f00      	cmp	r7, #0
 800aa0c:	d143      	bne.n	800aa96 <_malloc_r+0xd6>
 800aa0e:	2c00      	cmp	r4, #0
 800aa10:	d04b      	beq.n	800aaaa <_malloc_r+0xea>
 800aa12:	6823      	ldr	r3, [r4, #0]
 800aa14:	4639      	mov	r1, r7
 800aa16:	4630      	mov	r0, r6
 800aa18:	eb04 0903 	add.w	r9, r4, r3
 800aa1c:	f000 fb5e 	bl	800b0dc <_sbrk_r>
 800aa20:	4581      	cmp	r9, r0
 800aa22:	d142      	bne.n	800aaaa <_malloc_r+0xea>
 800aa24:	6821      	ldr	r1, [r4, #0]
 800aa26:	4630      	mov	r0, r6
 800aa28:	1a6d      	subs	r5, r5, r1
 800aa2a:	4629      	mov	r1, r5
 800aa2c:	f7ff ffa6 	bl	800a97c <sbrk_aligned>
 800aa30:	3001      	adds	r0, #1
 800aa32:	d03a      	beq.n	800aaaa <_malloc_r+0xea>
 800aa34:	6823      	ldr	r3, [r4, #0]
 800aa36:	442b      	add	r3, r5
 800aa38:	6023      	str	r3, [r4, #0]
 800aa3a:	f8d8 3000 	ldr.w	r3, [r8]
 800aa3e:	685a      	ldr	r2, [r3, #4]
 800aa40:	bb62      	cbnz	r2, 800aa9c <_malloc_r+0xdc>
 800aa42:	f8c8 7000 	str.w	r7, [r8]
 800aa46:	e00f      	b.n	800aa68 <_malloc_r+0xa8>
 800aa48:	6822      	ldr	r2, [r4, #0]
 800aa4a:	1b52      	subs	r2, r2, r5
 800aa4c:	d420      	bmi.n	800aa90 <_malloc_r+0xd0>
 800aa4e:	2a0b      	cmp	r2, #11
 800aa50:	d917      	bls.n	800aa82 <_malloc_r+0xc2>
 800aa52:	1961      	adds	r1, r4, r5
 800aa54:	42a3      	cmp	r3, r4
 800aa56:	6025      	str	r5, [r4, #0]
 800aa58:	bf18      	it	ne
 800aa5a:	6059      	strne	r1, [r3, #4]
 800aa5c:	6863      	ldr	r3, [r4, #4]
 800aa5e:	bf08      	it	eq
 800aa60:	f8c8 1000 	streq.w	r1, [r8]
 800aa64:	5162      	str	r2, [r4, r5]
 800aa66:	604b      	str	r3, [r1, #4]
 800aa68:	4630      	mov	r0, r6
 800aa6a:	f000 f82f 	bl	800aacc <__malloc_unlock>
 800aa6e:	f104 000b 	add.w	r0, r4, #11
 800aa72:	1d23      	adds	r3, r4, #4
 800aa74:	f020 0007 	bic.w	r0, r0, #7
 800aa78:	1ac2      	subs	r2, r0, r3
 800aa7a:	bf1c      	itt	ne
 800aa7c:	1a1b      	subne	r3, r3, r0
 800aa7e:	50a3      	strne	r3, [r4, r2]
 800aa80:	e7af      	b.n	800a9e2 <_malloc_r+0x22>
 800aa82:	6862      	ldr	r2, [r4, #4]
 800aa84:	42a3      	cmp	r3, r4
 800aa86:	bf0c      	ite	eq
 800aa88:	f8c8 2000 	streq.w	r2, [r8]
 800aa8c:	605a      	strne	r2, [r3, #4]
 800aa8e:	e7eb      	b.n	800aa68 <_malloc_r+0xa8>
 800aa90:	4623      	mov	r3, r4
 800aa92:	6864      	ldr	r4, [r4, #4]
 800aa94:	e7ae      	b.n	800a9f4 <_malloc_r+0x34>
 800aa96:	463c      	mov	r4, r7
 800aa98:	687f      	ldr	r7, [r7, #4]
 800aa9a:	e7b6      	b.n	800aa0a <_malloc_r+0x4a>
 800aa9c:	461a      	mov	r2, r3
 800aa9e:	685b      	ldr	r3, [r3, #4]
 800aaa0:	42a3      	cmp	r3, r4
 800aaa2:	d1fb      	bne.n	800aa9c <_malloc_r+0xdc>
 800aaa4:	2300      	movs	r3, #0
 800aaa6:	6053      	str	r3, [r2, #4]
 800aaa8:	e7de      	b.n	800aa68 <_malloc_r+0xa8>
 800aaaa:	230c      	movs	r3, #12
 800aaac:	4630      	mov	r0, r6
 800aaae:	6033      	str	r3, [r6, #0]
 800aab0:	f000 f80c 	bl	800aacc <__malloc_unlock>
 800aab4:	e794      	b.n	800a9e0 <_malloc_r+0x20>
 800aab6:	6005      	str	r5, [r0, #0]
 800aab8:	e7d6      	b.n	800aa68 <_malloc_r+0xa8>
 800aaba:	bf00      	nop
 800aabc:	20002df8 	.word	0x20002df8

0800aac0 <__malloc_lock>:
 800aac0:	4801      	ldr	r0, [pc, #4]	@ (800aac8 <__malloc_lock+0x8>)
 800aac2:	f7ff bf03 	b.w	800a8cc <__retarget_lock_acquire_recursive>
 800aac6:	bf00      	nop
 800aac8:	20002df0 	.word	0x20002df0

0800aacc <__malloc_unlock>:
 800aacc:	4801      	ldr	r0, [pc, #4]	@ (800aad4 <__malloc_unlock+0x8>)
 800aace:	f7ff befe 	b.w	800a8ce <__retarget_lock_release_recursive>
 800aad2:	bf00      	nop
 800aad4:	20002df0 	.word	0x20002df0

0800aad8 <__ssputs_r>:
 800aad8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aadc:	461f      	mov	r7, r3
 800aade:	688e      	ldr	r6, [r1, #8]
 800aae0:	4682      	mov	sl, r0
 800aae2:	42be      	cmp	r6, r7
 800aae4:	460c      	mov	r4, r1
 800aae6:	4690      	mov	r8, r2
 800aae8:	680b      	ldr	r3, [r1, #0]
 800aaea:	d82d      	bhi.n	800ab48 <__ssputs_r+0x70>
 800aaec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aaf0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800aaf4:	d026      	beq.n	800ab44 <__ssputs_r+0x6c>
 800aaf6:	6965      	ldr	r5, [r4, #20]
 800aaf8:	6909      	ldr	r1, [r1, #16]
 800aafa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aafe:	eba3 0901 	sub.w	r9, r3, r1
 800ab02:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ab06:	1c7b      	adds	r3, r7, #1
 800ab08:	444b      	add	r3, r9
 800ab0a:	106d      	asrs	r5, r5, #1
 800ab0c:	429d      	cmp	r5, r3
 800ab0e:	bf38      	it	cc
 800ab10:	461d      	movcc	r5, r3
 800ab12:	0553      	lsls	r3, r2, #21
 800ab14:	d527      	bpl.n	800ab66 <__ssputs_r+0x8e>
 800ab16:	4629      	mov	r1, r5
 800ab18:	f7ff ff52 	bl	800a9c0 <_malloc_r>
 800ab1c:	4606      	mov	r6, r0
 800ab1e:	b360      	cbz	r0, 800ab7a <__ssputs_r+0xa2>
 800ab20:	464a      	mov	r2, r9
 800ab22:	6921      	ldr	r1, [r4, #16]
 800ab24:	f7ff fed4 	bl	800a8d0 <memcpy>
 800ab28:	89a3      	ldrh	r3, [r4, #12]
 800ab2a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ab2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab32:	81a3      	strh	r3, [r4, #12]
 800ab34:	6126      	str	r6, [r4, #16]
 800ab36:	444e      	add	r6, r9
 800ab38:	6026      	str	r6, [r4, #0]
 800ab3a:	463e      	mov	r6, r7
 800ab3c:	6165      	str	r5, [r4, #20]
 800ab3e:	eba5 0509 	sub.w	r5, r5, r9
 800ab42:	60a5      	str	r5, [r4, #8]
 800ab44:	42be      	cmp	r6, r7
 800ab46:	d900      	bls.n	800ab4a <__ssputs_r+0x72>
 800ab48:	463e      	mov	r6, r7
 800ab4a:	4632      	mov	r2, r6
 800ab4c:	4641      	mov	r1, r8
 800ab4e:	6820      	ldr	r0, [r4, #0]
 800ab50:	f000 faaa 	bl	800b0a8 <memmove>
 800ab54:	2000      	movs	r0, #0
 800ab56:	68a3      	ldr	r3, [r4, #8]
 800ab58:	1b9b      	subs	r3, r3, r6
 800ab5a:	60a3      	str	r3, [r4, #8]
 800ab5c:	6823      	ldr	r3, [r4, #0]
 800ab5e:	4433      	add	r3, r6
 800ab60:	6023      	str	r3, [r4, #0]
 800ab62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab66:	462a      	mov	r2, r5
 800ab68:	f000 fad6 	bl	800b118 <_realloc_r>
 800ab6c:	4606      	mov	r6, r0
 800ab6e:	2800      	cmp	r0, #0
 800ab70:	d1e0      	bne.n	800ab34 <__ssputs_r+0x5c>
 800ab72:	4650      	mov	r0, sl
 800ab74:	6921      	ldr	r1, [r4, #16]
 800ab76:	f7ff feb9 	bl	800a8ec <_free_r>
 800ab7a:	230c      	movs	r3, #12
 800ab7c:	f8ca 3000 	str.w	r3, [sl]
 800ab80:	89a3      	ldrh	r3, [r4, #12]
 800ab82:	f04f 30ff 	mov.w	r0, #4294967295
 800ab86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab8a:	81a3      	strh	r3, [r4, #12]
 800ab8c:	e7e9      	b.n	800ab62 <__ssputs_r+0x8a>
	...

0800ab90 <_svfiprintf_r>:
 800ab90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab94:	4698      	mov	r8, r3
 800ab96:	898b      	ldrh	r3, [r1, #12]
 800ab98:	4607      	mov	r7, r0
 800ab9a:	061b      	lsls	r3, r3, #24
 800ab9c:	460d      	mov	r5, r1
 800ab9e:	4614      	mov	r4, r2
 800aba0:	b09d      	sub	sp, #116	@ 0x74
 800aba2:	d510      	bpl.n	800abc6 <_svfiprintf_r+0x36>
 800aba4:	690b      	ldr	r3, [r1, #16]
 800aba6:	b973      	cbnz	r3, 800abc6 <_svfiprintf_r+0x36>
 800aba8:	2140      	movs	r1, #64	@ 0x40
 800abaa:	f7ff ff09 	bl	800a9c0 <_malloc_r>
 800abae:	6028      	str	r0, [r5, #0]
 800abb0:	6128      	str	r0, [r5, #16]
 800abb2:	b930      	cbnz	r0, 800abc2 <_svfiprintf_r+0x32>
 800abb4:	230c      	movs	r3, #12
 800abb6:	603b      	str	r3, [r7, #0]
 800abb8:	f04f 30ff 	mov.w	r0, #4294967295
 800abbc:	b01d      	add	sp, #116	@ 0x74
 800abbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abc2:	2340      	movs	r3, #64	@ 0x40
 800abc4:	616b      	str	r3, [r5, #20]
 800abc6:	2300      	movs	r3, #0
 800abc8:	9309      	str	r3, [sp, #36]	@ 0x24
 800abca:	2320      	movs	r3, #32
 800abcc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800abd0:	2330      	movs	r3, #48	@ 0x30
 800abd2:	f04f 0901 	mov.w	r9, #1
 800abd6:	f8cd 800c 	str.w	r8, [sp, #12]
 800abda:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800ad74 <_svfiprintf_r+0x1e4>
 800abde:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800abe2:	4623      	mov	r3, r4
 800abe4:	469a      	mov	sl, r3
 800abe6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800abea:	b10a      	cbz	r2, 800abf0 <_svfiprintf_r+0x60>
 800abec:	2a25      	cmp	r2, #37	@ 0x25
 800abee:	d1f9      	bne.n	800abe4 <_svfiprintf_r+0x54>
 800abf0:	ebba 0b04 	subs.w	fp, sl, r4
 800abf4:	d00b      	beq.n	800ac0e <_svfiprintf_r+0x7e>
 800abf6:	465b      	mov	r3, fp
 800abf8:	4622      	mov	r2, r4
 800abfa:	4629      	mov	r1, r5
 800abfc:	4638      	mov	r0, r7
 800abfe:	f7ff ff6b 	bl	800aad8 <__ssputs_r>
 800ac02:	3001      	adds	r0, #1
 800ac04:	f000 80a7 	beq.w	800ad56 <_svfiprintf_r+0x1c6>
 800ac08:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ac0a:	445a      	add	r2, fp
 800ac0c:	9209      	str	r2, [sp, #36]	@ 0x24
 800ac0e:	f89a 3000 	ldrb.w	r3, [sl]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	f000 809f 	beq.w	800ad56 <_svfiprintf_r+0x1c6>
 800ac18:	2300      	movs	r3, #0
 800ac1a:	f04f 32ff 	mov.w	r2, #4294967295
 800ac1e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ac22:	f10a 0a01 	add.w	sl, sl, #1
 800ac26:	9304      	str	r3, [sp, #16]
 800ac28:	9307      	str	r3, [sp, #28]
 800ac2a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ac2e:	931a      	str	r3, [sp, #104]	@ 0x68
 800ac30:	4654      	mov	r4, sl
 800ac32:	2205      	movs	r2, #5
 800ac34:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac38:	484e      	ldr	r0, [pc, #312]	@ (800ad74 <_svfiprintf_r+0x1e4>)
 800ac3a:	f000 fa5f 	bl	800b0fc <memchr>
 800ac3e:	9a04      	ldr	r2, [sp, #16]
 800ac40:	b9d8      	cbnz	r0, 800ac7a <_svfiprintf_r+0xea>
 800ac42:	06d0      	lsls	r0, r2, #27
 800ac44:	bf44      	itt	mi
 800ac46:	2320      	movmi	r3, #32
 800ac48:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac4c:	0711      	lsls	r1, r2, #28
 800ac4e:	bf44      	itt	mi
 800ac50:	232b      	movmi	r3, #43	@ 0x2b
 800ac52:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac56:	f89a 3000 	ldrb.w	r3, [sl]
 800ac5a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac5c:	d015      	beq.n	800ac8a <_svfiprintf_r+0xfa>
 800ac5e:	4654      	mov	r4, sl
 800ac60:	2000      	movs	r0, #0
 800ac62:	f04f 0c0a 	mov.w	ip, #10
 800ac66:	9a07      	ldr	r2, [sp, #28]
 800ac68:	4621      	mov	r1, r4
 800ac6a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ac6e:	3b30      	subs	r3, #48	@ 0x30
 800ac70:	2b09      	cmp	r3, #9
 800ac72:	d94b      	bls.n	800ad0c <_svfiprintf_r+0x17c>
 800ac74:	b1b0      	cbz	r0, 800aca4 <_svfiprintf_r+0x114>
 800ac76:	9207      	str	r2, [sp, #28]
 800ac78:	e014      	b.n	800aca4 <_svfiprintf_r+0x114>
 800ac7a:	eba0 0308 	sub.w	r3, r0, r8
 800ac7e:	fa09 f303 	lsl.w	r3, r9, r3
 800ac82:	4313      	orrs	r3, r2
 800ac84:	46a2      	mov	sl, r4
 800ac86:	9304      	str	r3, [sp, #16]
 800ac88:	e7d2      	b.n	800ac30 <_svfiprintf_r+0xa0>
 800ac8a:	9b03      	ldr	r3, [sp, #12]
 800ac8c:	1d19      	adds	r1, r3, #4
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	9103      	str	r1, [sp, #12]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	bfbb      	ittet	lt
 800ac96:	425b      	neglt	r3, r3
 800ac98:	f042 0202 	orrlt.w	r2, r2, #2
 800ac9c:	9307      	strge	r3, [sp, #28]
 800ac9e:	9307      	strlt	r3, [sp, #28]
 800aca0:	bfb8      	it	lt
 800aca2:	9204      	strlt	r2, [sp, #16]
 800aca4:	7823      	ldrb	r3, [r4, #0]
 800aca6:	2b2e      	cmp	r3, #46	@ 0x2e
 800aca8:	d10a      	bne.n	800acc0 <_svfiprintf_r+0x130>
 800acaa:	7863      	ldrb	r3, [r4, #1]
 800acac:	2b2a      	cmp	r3, #42	@ 0x2a
 800acae:	d132      	bne.n	800ad16 <_svfiprintf_r+0x186>
 800acb0:	9b03      	ldr	r3, [sp, #12]
 800acb2:	3402      	adds	r4, #2
 800acb4:	1d1a      	adds	r2, r3, #4
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	9203      	str	r2, [sp, #12]
 800acba:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800acbe:	9305      	str	r3, [sp, #20]
 800acc0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800ad78 <_svfiprintf_r+0x1e8>
 800acc4:	2203      	movs	r2, #3
 800acc6:	4650      	mov	r0, sl
 800acc8:	7821      	ldrb	r1, [r4, #0]
 800acca:	f000 fa17 	bl	800b0fc <memchr>
 800acce:	b138      	cbz	r0, 800ace0 <_svfiprintf_r+0x150>
 800acd0:	2240      	movs	r2, #64	@ 0x40
 800acd2:	9b04      	ldr	r3, [sp, #16]
 800acd4:	eba0 000a 	sub.w	r0, r0, sl
 800acd8:	4082      	lsls	r2, r0
 800acda:	4313      	orrs	r3, r2
 800acdc:	3401      	adds	r4, #1
 800acde:	9304      	str	r3, [sp, #16]
 800ace0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ace4:	2206      	movs	r2, #6
 800ace6:	4825      	ldr	r0, [pc, #148]	@ (800ad7c <_svfiprintf_r+0x1ec>)
 800ace8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800acec:	f000 fa06 	bl	800b0fc <memchr>
 800acf0:	2800      	cmp	r0, #0
 800acf2:	d036      	beq.n	800ad62 <_svfiprintf_r+0x1d2>
 800acf4:	4b22      	ldr	r3, [pc, #136]	@ (800ad80 <_svfiprintf_r+0x1f0>)
 800acf6:	bb1b      	cbnz	r3, 800ad40 <_svfiprintf_r+0x1b0>
 800acf8:	9b03      	ldr	r3, [sp, #12]
 800acfa:	3307      	adds	r3, #7
 800acfc:	f023 0307 	bic.w	r3, r3, #7
 800ad00:	3308      	adds	r3, #8
 800ad02:	9303      	str	r3, [sp, #12]
 800ad04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad06:	4433      	add	r3, r6
 800ad08:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad0a:	e76a      	b.n	800abe2 <_svfiprintf_r+0x52>
 800ad0c:	460c      	mov	r4, r1
 800ad0e:	2001      	movs	r0, #1
 800ad10:	fb0c 3202 	mla	r2, ip, r2, r3
 800ad14:	e7a8      	b.n	800ac68 <_svfiprintf_r+0xd8>
 800ad16:	2300      	movs	r3, #0
 800ad18:	f04f 0c0a 	mov.w	ip, #10
 800ad1c:	4619      	mov	r1, r3
 800ad1e:	3401      	adds	r4, #1
 800ad20:	9305      	str	r3, [sp, #20]
 800ad22:	4620      	mov	r0, r4
 800ad24:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ad28:	3a30      	subs	r2, #48	@ 0x30
 800ad2a:	2a09      	cmp	r2, #9
 800ad2c:	d903      	bls.n	800ad36 <_svfiprintf_r+0x1a6>
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d0c6      	beq.n	800acc0 <_svfiprintf_r+0x130>
 800ad32:	9105      	str	r1, [sp, #20]
 800ad34:	e7c4      	b.n	800acc0 <_svfiprintf_r+0x130>
 800ad36:	4604      	mov	r4, r0
 800ad38:	2301      	movs	r3, #1
 800ad3a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ad3e:	e7f0      	b.n	800ad22 <_svfiprintf_r+0x192>
 800ad40:	ab03      	add	r3, sp, #12
 800ad42:	9300      	str	r3, [sp, #0]
 800ad44:	462a      	mov	r2, r5
 800ad46:	4638      	mov	r0, r7
 800ad48:	4b0e      	ldr	r3, [pc, #56]	@ (800ad84 <_svfiprintf_r+0x1f4>)
 800ad4a:	a904      	add	r1, sp, #16
 800ad4c:	f3af 8000 	nop.w
 800ad50:	1c42      	adds	r2, r0, #1
 800ad52:	4606      	mov	r6, r0
 800ad54:	d1d6      	bne.n	800ad04 <_svfiprintf_r+0x174>
 800ad56:	89ab      	ldrh	r3, [r5, #12]
 800ad58:	065b      	lsls	r3, r3, #25
 800ad5a:	f53f af2d 	bmi.w	800abb8 <_svfiprintf_r+0x28>
 800ad5e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ad60:	e72c      	b.n	800abbc <_svfiprintf_r+0x2c>
 800ad62:	ab03      	add	r3, sp, #12
 800ad64:	9300      	str	r3, [sp, #0]
 800ad66:	462a      	mov	r2, r5
 800ad68:	4638      	mov	r0, r7
 800ad6a:	4b06      	ldr	r3, [pc, #24]	@ (800ad84 <_svfiprintf_r+0x1f4>)
 800ad6c:	a904      	add	r1, sp, #16
 800ad6e:	f000 f87d 	bl	800ae6c <_printf_i>
 800ad72:	e7ed      	b.n	800ad50 <_svfiprintf_r+0x1c0>
 800ad74:	0800c3b6 	.word	0x0800c3b6
 800ad78:	0800c3bc 	.word	0x0800c3bc
 800ad7c:	0800c3c0 	.word	0x0800c3c0
 800ad80:	00000000 	.word	0x00000000
 800ad84:	0800aad9 	.word	0x0800aad9

0800ad88 <_printf_common>:
 800ad88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad8c:	4616      	mov	r6, r2
 800ad8e:	4698      	mov	r8, r3
 800ad90:	688a      	ldr	r2, [r1, #8]
 800ad92:	690b      	ldr	r3, [r1, #16]
 800ad94:	4607      	mov	r7, r0
 800ad96:	4293      	cmp	r3, r2
 800ad98:	bfb8      	it	lt
 800ad9a:	4613      	movlt	r3, r2
 800ad9c:	6033      	str	r3, [r6, #0]
 800ad9e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ada2:	460c      	mov	r4, r1
 800ada4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ada8:	b10a      	cbz	r2, 800adae <_printf_common+0x26>
 800adaa:	3301      	adds	r3, #1
 800adac:	6033      	str	r3, [r6, #0]
 800adae:	6823      	ldr	r3, [r4, #0]
 800adb0:	0699      	lsls	r1, r3, #26
 800adb2:	bf42      	ittt	mi
 800adb4:	6833      	ldrmi	r3, [r6, #0]
 800adb6:	3302      	addmi	r3, #2
 800adb8:	6033      	strmi	r3, [r6, #0]
 800adba:	6825      	ldr	r5, [r4, #0]
 800adbc:	f015 0506 	ands.w	r5, r5, #6
 800adc0:	d106      	bne.n	800add0 <_printf_common+0x48>
 800adc2:	f104 0a19 	add.w	sl, r4, #25
 800adc6:	68e3      	ldr	r3, [r4, #12]
 800adc8:	6832      	ldr	r2, [r6, #0]
 800adca:	1a9b      	subs	r3, r3, r2
 800adcc:	42ab      	cmp	r3, r5
 800adce:	dc2b      	bgt.n	800ae28 <_printf_common+0xa0>
 800add0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800add4:	6822      	ldr	r2, [r4, #0]
 800add6:	3b00      	subs	r3, #0
 800add8:	bf18      	it	ne
 800adda:	2301      	movne	r3, #1
 800addc:	0692      	lsls	r2, r2, #26
 800adde:	d430      	bmi.n	800ae42 <_printf_common+0xba>
 800ade0:	4641      	mov	r1, r8
 800ade2:	4638      	mov	r0, r7
 800ade4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ade8:	47c8      	blx	r9
 800adea:	3001      	adds	r0, #1
 800adec:	d023      	beq.n	800ae36 <_printf_common+0xae>
 800adee:	6823      	ldr	r3, [r4, #0]
 800adf0:	6922      	ldr	r2, [r4, #16]
 800adf2:	f003 0306 	and.w	r3, r3, #6
 800adf6:	2b04      	cmp	r3, #4
 800adf8:	bf14      	ite	ne
 800adfa:	2500      	movne	r5, #0
 800adfc:	6833      	ldreq	r3, [r6, #0]
 800adfe:	f04f 0600 	mov.w	r6, #0
 800ae02:	bf08      	it	eq
 800ae04:	68e5      	ldreq	r5, [r4, #12]
 800ae06:	f104 041a 	add.w	r4, r4, #26
 800ae0a:	bf08      	it	eq
 800ae0c:	1aed      	subeq	r5, r5, r3
 800ae0e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800ae12:	bf08      	it	eq
 800ae14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ae18:	4293      	cmp	r3, r2
 800ae1a:	bfc4      	itt	gt
 800ae1c:	1a9b      	subgt	r3, r3, r2
 800ae1e:	18ed      	addgt	r5, r5, r3
 800ae20:	42b5      	cmp	r5, r6
 800ae22:	d11a      	bne.n	800ae5a <_printf_common+0xd2>
 800ae24:	2000      	movs	r0, #0
 800ae26:	e008      	b.n	800ae3a <_printf_common+0xb2>
 800ae28:	2301      	movs	r3, #1
 800ae2a:	4652      	mov	r2, sl
 800ae2c:	4641      	mov	r1, r8
 800ae2e:	4638      	mov	r0, r7
 800ae30:	47c8      	blx	r9
 800ae32:	3001      	adds	r0, #1
 800ae34:	d103      	bne.n	800ae3e <_printf_common+0xb6>
 800ae36:	f04f 30ff 	mov.w	r0, #4294967295
 800ae3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae3e:	3501      	adds	r5, #1
 800ae40:	e7c1      	b.n	800adc6 <_printf_common+0x3e>
 800ae42:	2030      	movs	r0, #48	@ 0x30
 800ae44:	18e1      	adds	r1, r4, r3
 800ae46:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ae4a:	1c5a      	adds	r2, r3, #1
 800ae4c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ae50:	4422      	add	r2, r4
 800ae52:	3302      	adds	r3, #2
 800ae54:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ae58:	e7c2      	b.n	800ade0 <_printf_common+0x58>
 800ae5a:	2301      	movs	r3, #1
 800ae5c:	4622      	mov	r2, r4
 800ae5e:	4641      	mov	r1, r8
 800ae60:	4638      	mov	r0, r7
 800ae62:	47c8      	blx	r9
 800ae64:	3001      	adds	r0, #1
 800ae66:	d0e6      	beq.n	800ae36 <_printf_common+0xae>
 800ae68:	3601      	adds	r6, #1
 800ae6a:	e7d9      	b.n	800ae20 <_printf_common+0x98>

0800ae6c <_printf_i>:
 800ae6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ae70:	7e0f      	ldrb	r7, [r1, #24]
 800ae72:	4691      	mov	r9, r2
 800ae74:	2f78      	cmp	r7, #120	@ 0x78
 800ae76:	4680      	mov	r8, r0
 800ae78:	460c      	mov	r4, r1
 800ae7a:	469a      	mov	sl, r3
 800ae7c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ae7e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ae82:	d807      	bhi.n	800ae94 <_printf_i+0x28>
 800ae84:	2f62      	cmp	r7, #98	@ 0x62
 800ae86:	d80a      	bhi.n	800ae9e <_printf_i+0x32>
 800ae88:	2f00      	cmp	r7, #0
 800ae8a:	f000 80d1 	beq.w	800b030 <_printf_i+0x1c4>
 800ae8e:	2f58      	cmp	r7, #88	@ 0x58
 800ae90:	f000 80b8 	beq.w	800b004 <_printf_i+0x198>
 800ae94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ae98:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ae9c:	e03a      	b.n	800af14 <_printf_i+0xa8>
 800ae9e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800aea2:	2b15      	cmp	r3, #21
 800aea4:	d8f6      	bhi.n	800ae94 <_printf_i+0x28>
 800aea6:	a101      	add	r1, pc, #4	@ (adr r1, 800aeac <_printf_i+0x40>)
 800aea8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800aeac:	0800af05 	.word	0x0800af05
 800aeb0:	0800af19 	.word	0x0800af19
 800aeb4:	0800ae95 	.word	0x0800ae95
 800aeb8:	0800ae95 	.word	0x0800ae95
 800aebc:	0800ae95 	.word	0x0800ae95
 800aec0:	0800ae95 	.word	0x0800ae95
 800aec4:	0800af19 	.word	0x0800af19
 800aec8:	0800ae95 	.word	0x0800ae95
 800aecc:	0800ae95 	.word	0x0800ae95
 800aed0:	0800ae95 	.word	0x0800ae95
 800aed4:	0800ae95 	.word	0x0800ae95
 800aed8:	0800b017 	.word	0x0800b017
 800aedc:	0800af43 	.word	0x0800af43
 800aee0:	0800afd1 	.word	0x0800afd1
 800aee4:	0800ae95 	.word	0x0800ae95
 800aee8:	0800ae95 	.word	0x0800ae95
 800aeec:	0800b039 	.word	0x0800b039
 800aef0:	0800ae95 	.word	0x0800ae95
 800aef4:	0800af43 	.word	0x0800af43
 800aef8:	0800ae95 	.word	0x0800ae95
 800aefc:	0800ae95 	.word	0x0800ae95
 800af00:	0800afd9 	.word	0x0800afd9
 800af04:	6833      	ldr	r3, [r6, #0]
 800af06:	1d1a      	adds	r2, r3, #4
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	6032      	str	r2, [r6, #0]
 800af0c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800af10:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800af14:	2301      	movs	r3, #1
 800af16:	e09c      	b.n	800b052 <_printf_i+0x1e6>
 800af18:	6833      	ldr	r3, [r6, #0]
 800af1a:	6820      	ldr	r0, [r4, #0]
 800af1c:	1d19      	adds	r1, r3, #4
 800af1e:	6031      	str	r1, [r6, #0]
 800af20:	0606      	lsls	r6, r0, #24
 800af22:	d501      	bpl.n	800af28 <_printf_i+0xbc>
 800af24:	681d      	ldr	r5, [r3, #0]
 800af26:	e003      	b.n	800af30 <_printf_i+0xc4>
 800af28:	0645      	lsls	r5, r0, #25
 800af2a:	d5fb      	bpl.n	800af24 <_printf_i+0xb8>
 800af2c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800af30:	2d00      	cmp	r5, #0
 800af32:	da03      	bge.n	800af3c <_printf_i+0xd0>
 800af34:	232d      	movs	r3, #45	@ 0x2d
 800af36:	426d      	negs	r5, r5
 800af38:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800af3c:	230a      	movs	r3, #10
 800af3e:	4858      	ldr	r0, [pc, #352]	@ (800b0a0 <_printf_i+0x234>)
 800af40:	e011      	b.n	800af66 <_printf_i+0xfa>
 800af42:	6821      	ldr	r1, [r4, #0]
 800af44:	6833      	ldr	r3, [r6, #0]
 800af46:	0608      	lsls	r0, r1, #24
 800af48:	f853 5b04 	ldr.w	r5, [r3], #4
 800af4c:	d402      	bmi.n	800af54 <_printf_i+0xe8>
 800af4e:	0649      	lsls	r1, r1, #25
 800af50:	bf48      	it	mi
 800af52:	b2ad      	uxthmi	r5, r5
 800af54:	2f6f      	cmp	r7, #111	@ 0x6f
 800af56:	6033      	str	r3, [r6, #0]
 800af58:	bf14      	ite	ne
 800af5a:	230a      	movne	r3, #10
 800af5c:	2308      	moveq	r3, #8
 800af5e:	4850      	ldr	r0, [pc, #320]	@ (800b0a0 <_printf_i+0x234>)
 800af60:	2100      	movs	r1, #0
 800af62:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800af66:	6866      	ldr	r6, [r4, #4]
 800af68:	2e00      	cmp	r6, #0
 800af6a:	60a6      	str	r6, [r4, #8]
 800af6c:	db05      	blt.n	800af7a <_printf_i+0x10e>
 800af6e:	6821      	ldr	r1, [r4, #0]
 800af70:	432e      	orrs	r6, r5
 800af72:	f021 0104 	bic.w	r1, r1, #4
 800af76:	6021      	str	r1, [r4, #0]
 800af78:	d04b      	beq.n	800b012 <_printf_i+0x1a6>
 800af7a:	4616      	mov	r6, r2
 800af7c:	fbb5 f1f3 	udiv	r1, r5, r3
 800af80:	fb03 5711 	mls	r7, r3, r1, r5
 800af84:	5dc7      	ldrb	r7, [r0, r7]
 800af86:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800af8a:	462f      	mov	r7, r5
 800af8c:	42bb      	cmp	r3, r7
 800af8e:	460d      	mov	r5, r1
 800af90:	d9f4      	bls.n	800af7c <_printf_i+0x110>
 800af92:	2b08      	cmp	r3, #8
 800af94:	d10b      	bne.n	800afae <_printf_i+0x142>
 800af96:	6823      	ldr	r3, [r4, #0]
 800af98:	07df      	lsls	r7, r3, #31
 800af9a:	d508      	bpl.n	800afae <_printf_i+0x142>
 800af9c:	6923      	ldr	r3, [r4, #16]
 800af9e:	6861      	ldr	r1, [r4, #4]
 800afa0:	4299      	cmp	r1, r3
 800afa2:	bfde      	ittt	le
 800afa4:	2330      	movle	r3, #48	@ 0x30
 800afa6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800afaa:	f106 36ff 	addle.w	r6, r6, #4294967295
 800afae:	1b92      	subs	r2, r2, r6
 800afb0:	6122      	str	r2, [r4, #16]
 800afb2:	464b      	mov	r3, r9
 800afb4:	4621      	mov	r1, r4
 800afb6:	4640      	mov	r0, r8
 800afb8:	f8cd a000 	str.w	sl, [sp]
 800afbc:	aa03      	add	r2, sp, #12
 800afbe:	f7ff fee3 	bl	800ad88 <_printf_common>
 800afc2:	3001      	adds	r0, #1
 800afc4:	d14a      	bne.n	800b05c <_printf_i+0x1f0>
 800afc6:	f04f 30ff 	mov.w	r0, #4294967295
 800afca:	b004      	add	sp, #16
 800afcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afd0:	6823      	ldr	r3, [r4, #0]
 800afd2:	f043 0320 	orr.w	r3, r3, #32
 800afd6:	6023      	str	r3, [r4, #0]
 800afd8:	2778      	movs	r7, #120	@ 0x78
 800afda:	4832      	ldr	r0, [pc, #200]	@ (800b0a4 <_printf_i+0x238>)
 800afdc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800afe0:	6823      	ldr	r3, [r4, #0]
 800afe2:	6831      	ldr	r1, [r6, #0]
 800afe4:	061f      	lsls	r7, r3, #24
 800afe6:	f851 5b04 	ldr.w	r5, [r1], #4
 800afea:	d402      	bmi.n	800aff2 <_printf_i+0x186>
 800afec:	065f      	lsls	r7, r3, #25
 800afee:	bf48      	it	mi
 800aff0:	b2ad      	uxthmi	r5, r5
 800aff2:	6031      	str	r1, [r6, #0]
 800aff4:	07d9      	lsls	r1, r3, #31
 800aff6:	bf44      	itt	mi
 800aff8:	f043 0320 	orrmi.w	r3, r3, #32
 800affc:	6023      	strmi	r3, [r4, #0]
 800affe:	b11d      	cbz	r5, 800b008 <_printf_i+0x19c>
 800b000:	2310      	movs	r3, #16
 800b002:	e7ad      	b.n	800af60 <_printf_i+0xf4>
 800b004:	4826      	ldr	r0, [pc, #152]	@ (800b0a0 <_printf_i+0x234>)
 800b006:	e7e9      	b.n	800afdc <_printf_i+0x170>
 800b008:	6823      	ldr	r3, [r4, #0]
 800b00a:	f023 0320 	bic.w	r3, r3, #32
 800b00e:	6023      	str	r3, [r4, #0]
 800b010:	e7f6      	b.n	800b000 <_printf_i+0x194>
 800b012:	4616      	mov	r6, r2
 800b014:	e7bd      	b.n	800af92 <_printf_i+0x126>
 800b016:	6833      	ldr	r3, [r6, #0]
 800b018:	6825      	ldr	r5, [r4, #0]
 800b01a:	1d18      	adds	r0, r3, #4
 800b01c:	6961      	ldr	r1, [r4, #20]
 800b01e:	6030      	str	r0, [r6, #0]
 800b020:	062e      	lsls	r6, r5, #24
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	d501      	bpl.n	800b02a <_printf_i+0x1be>
 800b026:	6019      	str	r1, [r3, #0]
 800b028:	e002      	b.n	800b030 <_printf_i+0x1c4>
 800b02a:	0668      	lsls	r0, r5, #25
 800b02c:	d5fb      	bpl.n	800b026 <_printf_i+0x1ba>
 800b02e:	8019      	strh	r1, [r3, #0]
 800b030:	2300      	movs	r3, #0
 800b032:	4616      	mov	r6, r2
 800b034:	6123      	str	r3, [r4, #16]
 800b036:	e7bc      	b.n	800afb2 <_printf_i+0x146>
 800b038:	6833      	ldr	r3, [r6, #0]
 800b03a:	2100      	movs	r1, #0
 800b03c:	1d1a      	adds	r2, r3, #4
 800b03e:	6032      	str	r2, [r6, #0]
 800b040:	681e      	ldr	r6, [r3, #0]
 800b042:	6862      	ldr	r2, [r4, #4]
 800b044:	4630      	mov	r0, r6
 800b046:	f000 f859 	bl	800b0fc <memchr>
 800b04a:	b108      	cbz	r0, 800b050 <_printf_i+0x1e4>
 800b04c:	1b80      	subs	r0, r0, r6
 800b04e:	6060      	str	r0, [r4, #4]
 800b050:	6863      	ldr	r3, [r4, #4]
 800b052:	6123      	str	r3, [r4, #16]
 800b054:	2300      	movs	r3, #0
 800b056:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b05a:	e7aa      	b.n	800afb2 <_printf_i+0x146>
 800b05c:	4632      	mov	r2, r6
 800b05e:	4649      	mov	r1, r9
 800b060:	4640      	mov	r0, r8
 800b062:	6923      	ldr	r3, [r4, #16]
 800b064:	47d0      	blx	sl
 800b066:	3001      	adds	r0, #1
 800b068:	d0ad      	beq.n	800afc6 <_printf_i+0x15a>
 800b06a:	6823      	ldr	r3, [r4, #0]
 800b06c:	079b      	lsls	r3, r3, #30
 800b06e:	d413      	bmi.n	800b098 <_printf_i+0x22c>
 800b070:	68e0      	ldr	r0, [r4, #12]
 800b072:	9b03      	ldr	r3, [sp, #12]
 800b074:	4298      	cmp	r0, r3
 800b076:	bfb8      	it	lt
 800b078:	4618      	movlt	r0, r3
 800b07a:	e7a6      	b.n	800afca <_printf_i+0x15e>
 800b07c:	2301      	movs	r3, #1
 800b07e:	4632      	mov	r2, r6
 800b080:	4649      	mov	r1, r9
 800b082:	4640      	mov	r0, r8
 800b084:	47d0      	blx	sl
 800b086:	3001      	adds	r0, #1
 800b088:	d09d      	beq.n	800afc6 <_printf_i+0x15a>
 800b08a:	3501      	adds	r5, #1
 800b08c:	68e3      	ldr	r3, [r4, #12]
 800b08e:	9903      	ldr	r1, [sp, #12]
 800b090:	1a5b      	subs	r3, r3, r1
 800b092:	42ab      	cmp	r3, r5
 800b094:	dcf2      	bgt.n	800b07c <_printf_i+0x210>
 800b096:	e7eb      	b.n	800b070 <_printf_i+0x204>
 800b098:	2500      	movs	r5, #0
 800b09a:	f104 0619 	add.w	r6, r4, #25
 800b09e:	e7f5      	b.n	800b08c <_printf_i+0x220>
 800b0a0:	0800c3c7 	.word	0x0800c3c7
 800b0a4:	0800c3d8 	.word	0x0800c3d8

0800b0a8 <memmove>:
 800b0a8:	4288      	cmp	r0, r1
 800b0aa:	b510      	push	{r4, lr}
 800b0ac:	eb01 0402 	add.w	r4, r1, r2
 800b0b0:	d902      	bls.n	800b0b8 <memmove+0x10>
 800b0b2:	4284      	cmp	r4, r0
 800b0b4:	4623      	mov	r3, r4
 800b0b6:	d807      	bhi.n	800b0c8 <memmove+0x20>
 800b0b8:	1e43      	subs	r3, r0, #1
 800b0ba:	42a1      	cmp	r1, r4
 800b0bc:	d008      	beq.n	800b0d0 <memmove+0x28>
 800b0be:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b0c2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b0c6:	e7f8      	b.n	800b0ba <memmove+0x12>
 800b0c8:	4601      	mov	r1, r0
 800b0ca:	4402      	add	r2, r0
 800b0cc:	428a      	cmp	r2, r1
 800b0ce:	d100      	bne.n	800b0d2 <memmove+0x2a>
 800b0d0:	bd10      	pop	{r4, pc}
 800b0d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b0d6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b0da:	e7f7      	b.n	800b0cc <memmove+0x24>

0800b0dc <_sbrk_r>:
 800b0dc:	b538      	push	{r3, r4, r5, lr}
 800b0de:	2300      	movs	r3, #0
 800b0e0:	4d05      	ldr	r5, [pc, #20]	@ (800b0f8 <_sbrk_r+0x1c>)
 800b0e2:	4604      	mov	r4, r0
 800b0e4:	4608      	mov	r0, r1
 800b0e6:	602b      	str	r3, [r5, #0]
 800b0e8:	f7f6 fe60 	bl	8001dac <_sbrk>
 800b0ec:	1c43      	adds	r3, r0, #1
 800b0ee:	d102      	bne.n	800b0f6 <_sbrk_r+0x1a>
 800b0f0:	682b      	ldr	r3, [r5, #0]
 800b0f2:	b103      	cbz	r3, 800b0f6 <_sbrk_r+0x1a>
 800b0f4:	6023      	str	r3, [r4, #0]
 800b0f6:	bd38      	pop	{r3, r4, r5, pc}
 800b0f8:	20002dec 	.word	0x20002dec

0800b0fc <memchr>:
 800b0fc:	4603      	mov	r3, r0
 800b0fe:	b510      	push	{r4, lr}
 800b100:	b2c9      	uxtb	r1, r1
 800b102:	4402      	add	r2, r0
 800b104:	4293      	cmp	r3, r2
 800b106:	4618      	mov	r0, r3
 800b108:	d101      	bne.n	800b10e <memchr+0x12>
 800b10a:	2000      	movs	r0, #0
 800b10c:	e003      	b.n	800b116 <memchr+0x1a>
 800b10e:	7804      	ldrb	r4, [r0, #0]
 800b110:	3301      	adds	r3, #1
 800b112:	428c      	cmp	r4, r1
 800b114:	d1f6      	bne.n	800b104 <memchr+0x8>
 800b116:	bd10      	pop	{r4, pc}

0800b118 <_realloc_r>:
 800b118:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b11c:	4607      	mov	r7, r0
 800b11e:	4614      	mov	r4, r2
 800b120:	460d      	mov	r5, r1
 800b122:	b921      	cbnz	r1, 800b12e <_realloc_r+0x16>
 800b124:	4611      	mov	r1, r2
 800b126:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b12a:	f7ff bc49 	b.w	800a9c0 <_malloc_r>
 800b12e:	b92a      	cbnz	r2, 800b13c <_realloc_r+0x24>
 800b130:	f7ff fbdc 	bl	800a8ec <_free_r>
 800b134:	4625      	mov	r5, r4
 800b136:	4628      	mov	r0, r5
 800b138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b13c:	f000 f81a 	bl	800b174 <_malloc_usable_size_r>
 800b140:	4284      	cmp	r4, r0
 800b142:	4606      	mov	r6, r0
 800b144:	d802      	bhi.n	800b14c <_realloc_r+0x34>
 800b146:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b14a:	d8f4      	bhi.n	800b136 <_realloc_r+0x1e>
 800b14c:	4621      	mov	r1, r4
 800b14e:	4638      	mov	r0, r7
 800b150:	f7ff fc36 	bl	800a9c0 <_malloc_r>
 800b154:	4680      	mov	r8, r0
 800b156:	b908      	cbnz	r0, 800b15c <_realloc_r+0x44>
 800b158:	4645      	mov	r5, r8
 800b15a:	e7ec      	b.n	800b136 <_realloc_r+0x1e>
 800b15c:	42b4      	cmp	r4, r6
 800b15e:	4622      	mov	r2, r4
 800b160:	4629      	mov	r1, r5
 800b162:	bf28      	it	cs
 800b164:	4632      	movcs	r2, r6
 800b166:	f7ff fbb3 	bl	800a8d0 <memcpy>
 800b16a:	4629      	mov	r1, r5
 800b16c:	4638      	mov	r0, r7
 800b16e:	f7ff fbbd 	bl	800a8ec <_free_r>
 800b172:	e7f1      	b.n	800b158 <_realloc_r+0x40>

0800b174 <_malloc_usable_size_r>:
 800b174:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b178:	1f18      	subs	r0, r3, #4
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	bfbc      	itt	lt
 800b17e:	580b      	ldrlt	r3, [r1, r0]
 800b180:	18c0      	addlt	r0, r0, r3
 800b182:	4770      	bx	lr

0800b184 <_init>:
 800b184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b186:	bf00      	nop
 800b188:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b18a:	bc08      	pop	{r3}
 800b18c:	469e      	mov	lr, r3
 800b18e:	4770      	bx	lr

0800b190 <_fini>:
 800b190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b192:	bf00      	nop
 800b194:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b196:	bc08      	pop	{r3}
 800b198:	469e      	mov	lr, r3
 800b19a:	4770      	bx	lr
