Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Oct  3 16:34:33 2024
| Host         : binhkieudo-ASUS running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file Arty100TDDRHarness_control_sets_placed.rpt
| Design       : Arty100TDDRHarness
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   531 |
|    Minimum number of control sets                        |   531 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1207 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   531 |
| >= 0 to < 4        |    29 |
| >= 4 to < 6        |   103 |
| >= 6 to < 8        |    28 |
| >= 8 to < 10       |   181 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |    22 |
| >= 14 to < 16      |     8 |
| >= 16              |   159 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1556 |          703 |
| No           | No                    | Yes                    |             228 |           74 |
| No           | Yes                   | No                     |             864 |          411 |
| Yes          | No                    | No                     |            6504 |         2578 |
| Yes          | No                    | Yes                    |             437 |          198 |
| Yes          | Yes                   | No                     |            2220 |          917 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                            Clock Signal                           |                                                         Enable Signal                                                         |                                                               Set/Reset Signal                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/uartClockDomainWrapper_1/uart_0/txm/shifter                                                                   | chiptop0/system/uartClockDomainWrapper_1/uart_0/txm/_T_6                                                                                     |                1 |              1 |         1.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_uart_1/fragmenter/repeater/rxen0                                       | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              1 |         1.00 |
|  sys_clock_IBUF_BUFG                                              |                                                                                                                               | dutWrangler/debounced_debounce/_dutGroup_auto_out_reset                                                                                      |                1 |              1 |         1.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/ctrl_cs_id0                                  | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              1 |         1.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/ctrl_cs_dflt_00                              | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              1 |         1.00 |
| ~jtag_jtag_TCK_IBUF_BUFG                                          |                                                                                                                               | chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/AR[0]                                                        |                1 |              1 |         1.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0/fragmenter/repeater/ctrl_cs_dflt_00_2                           | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              1 |         1.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0/fragmenter/repeater/ctrl_cs_id0_4                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              1 |         1.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/ipi_00                                                    | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              1 |         1.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0/fragmenter/repeater/flash_en0                                   | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              1 |         1.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fragmenter/repeater/io_en0                                                | harnessBinderReset_catcher/io_sync_reset_chain/output_chain/_harnessBinderReset_catcher_io_sync_reset                                        |                1 |              1 |         1.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/uartClockDomainWrapper/uart_0/txm/shifter                                                                     | chiptop0/system/uartClockDomainWrapper/uart_0/txm/_T_6                                                                                       |                1 |              1 |         1.00 |
|  chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC_i_1_n_0 |                                                                                                                               | chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC_i_2_n_0                                                                             |                1 |              1 |         1.00 |
|  sys_clock_IBUF_BUFG                                              | ram/buffer/bundleIn_0_d_q/ram_ext/_GEN_1                                                                                      | harnessBinderReset_catcher/io_sync_reset_chain/output_chain/_harnessBinderReset_catcher_io_sync_reset                                        |                1 |              1 |         1.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/cs_assert_reg                                                             |                                                                                                                                              |                1 |              1 |         1.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/ctrl_sck_pol0                                | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              2 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/aes/impl/Expand_Key/p_2_in                                                                                    | chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC_i_1_n_0                                                                             |                1 |              2 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/full_reg_11[0]                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              2 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/ie_txwm0                                     | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              2 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0/fragmenter/repeater/full_reg_17[0]                              | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              2 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0/fragmenter/repeater/ie_txwm0_3                                  | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              2 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0/fragmenter/repeater/ctrl_sck_pol0_1                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              2 |         2.00 |
|  sys_clock_IBUF_BUFG                                              |                                                                                                                               | chiptop0/system/aes/impl/Expand_Key/idn_Round_reg[3]_LDC_i_2_n_0                                                                             |                1 |              2 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_uart_1/fragmenter/repeater/ie_rxwm0                                    | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              2 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_uart_1/fragmenter/repeater/txen0                                       | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              2 |         2.00 |
|  sys_clock_IBUF_BUFG                                              |                                                                                                                               | dutWrangler/deglitched_deglitch/reg_0                                                                                                        |                1 |              3 |         3.00 |
|  jtag_jtag_TCK_IBUF_BUFG                                          |                                                                                                                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              3 |         3.00 |
|  sys_clock_IBUF_BUFG                                              |                                                                                                                               | dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/reset__0                                                                       |                2 |              3 |         1.50 |
|  sys_clock_IBUF_BUFG                                              |                                                                                                                               | chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/AR[0]                                                        |                1 |              3 |         3.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_serdesser/inDes/data_210                                                                       |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_serdesser/inDes/data_30                                                                        |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_serdesser/inDes/data_250                                                                       |                                                                                                                                              |                2 |              4 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/uartClockDomainWrapper_1/uart_0/txm/shifter                                                                   | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_serdesser/inDes/data_350                                                                       |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_serdesser/inDes/data_240                                                                       |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_serdesser/inDes/data_230                                                                       |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_serdesser/inDes/data_390                                                                       |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_serdesser/inDes/data_220                                                                       |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/qspiClockDomainWrapper/qspi_0/flash/cnt[3]_i_1_n_0                                                            |                                                                                                                                              |                2 |              4 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_serdesser/inDes/data_40                                                                        |                                                                                                                                              |                2 |              4 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/setup                                                                   | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                2 |              4 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_serdesser/inDes/E[0]                                                                           |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/uartClockDomainWrapper/uart_0/txm/shifter                                                                     | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_serdesser/inDes/data_90                                                                        |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_serdesser/inDes/data_100                                                                       |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_serdesser/inDes/data_50                                                                        |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_serdesser/inDes/data_60                                                                        |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_serdesser/inDes/data_70                                                                        |                                                                                                                                              |                2 |              4 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_serdesser/inDes/data_80                                                                        |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/ctrl_fmt_proto0                                                         |                                                                                                                                              |                2 |              4 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/full_reg_12[0]                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0/fragmenter/repeater/full_reg_7[0]                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0/fragmenter/repeater/full_reg_3[0]                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0/fragmenter/repeater/full_reg_1[0]                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0/fragmenter/repeater/E[0]                                        | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_uart_1/fragmenter/repeater/full_reg_3[0]                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_uart_1/fragmenter/repeater/full_reg_2[0]                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_uart_0/fragmenter/repeater/full_reg_2[0]                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_uart_0/fragmenter/repeater/full_reg_1[0]                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/full_reg_5[0]                                | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/full_reg_3[0]                                | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/full_reg_2[0]                                | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                2 |              4 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_serdesser/inDes/data_200                                                                       |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | ram/tsi2tl/state                                                                                                              |                                                                                                                                              |                2 |              4 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_serdesser/inDes/data_10                                                                        |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_serdesser/inDes/data_110                                                                       |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_serdesser/inDes/data_120                                                                       |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_serdesser/inDes/data_130                                                                       |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_serdesser/inDes/data_140                                                                       |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_serdesser/inDes/data_150                                                                       |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_serdesser/inDes/data_160                                                                       |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_serdesser/inDes/data_170                                                                       |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_serdesser/inDes/data_180                                                                       |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_serdesser/inDes/data_190                                                                       |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/aes/impl/Controller/o_enable_i_1_n_0                                                                          | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_2    |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_in_async/source/sink_valid/io_out_source_valid_0/output_chain/widx_gray_reg[2][0]              |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_in_async/source/sink_valid/io_out_source_valid_0/output_chain/widx_gray_reg[0]_1[0]            |                                                                                                                                              |                2 |              4 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_in_async/source/sink_valid/io_out_source_valid_0/output_chain/widx_gray_reg[0]_0[0]            |                                                                                                                                              |                2 |              4 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_in_async/source/sink_valid/io_out_source_valid_0/output_chain/widx_gray_reg[1][0]              |                                                                                                                                              |                2 |              4 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_in_async/source/sink_valid/io_out_source_valid_0/output_chain/widx_gray_reg[0][0]              |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_in_async/source/sink_valid/io_out_source_valid_0/output_chain/E[0]                             |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | ram/serdesser/inDes/data_220                                                                                                  |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_in_async/sink/source_valid/io_out_source_valid_0/output_chain/sync_0_reg_1[0]                  |                                                                                                                                              |                2 |              4 |         2.00 |
|  sys_clock_IBUF_BUFG                                              |                                                                                                                               | chiptop0/system/aes/counter_r[3]_i_1_n_0                                                                                                     |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | ram/serdesser/inDes/data_210                                                                                                  |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | ram/serdesser/inDes/data_200                                                                                                  |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/aes/impl/Controller/counter[3]_i_1__5_n_0                                                                     | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_2    |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_in_async/source/sink_valid/io_out_source_valid_0/output_chain/widx_gray_reg[1]_0[0]            |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | ram/serdesser/inDes/data_190                                                                                                  |                                                                                                                                              |                2 |              4 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | ram/serdesser/inDes/data_180                                                                                                  |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | ram/serdesser/inDes/data_170                                                                                                  |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | ram/serdesser/inDes/data_160                                                                                                  |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | ram/serdesser/inDes/data_150                                                                                                  |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | ram/serdesser/inDes/data_140                                                                                                  |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | ram/serdesser/inDes/data_10                                                                                                   |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | ram/serdesser/inDes/data_130                                                                                                  |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | ram/serdesser/inDes/data_120                                                                                                  |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | ram/serdesser/inDes/data_110                                                                                                  |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | ram/serdesser/inDes/data_100                                                                                                  |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_out_async/source/mem_70                                                                        |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_misa[12]_i_1_n_0                                         | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                2 |              4 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | ram/serdesser/inDes/receiving3                                                                                                |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | ram/serdesser/inDes/data_90                                                                                                   |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | ram/serdesser/inDes/data_80                                                                                                   |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | ram/serdesser/inDes/data_70                                                                                                   |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | ram/serdesser/inDes/data_60                                                                                                   |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | ram/serdesser/inDes/data_50                                                                                                   |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | ram/serdesser/inDes/data_40                                                                                                   |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | ram/serdesser/inDes/data_390                                                                                                  |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_in_async/source/sink_valid/io_out_source_valid_0/output_chain/widx_gray_reg[2]_0[0]            |                                                                                                                                              |                2 |              4 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_out_async/source/mem_6[3]_i_1__0_n_0                                                           |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | ram/serdesser/inDes/data_350                                                                                                  |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_out_async/source/mem_5[3]_i_1__0_n_0                                                           |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_out_async/source/mem_4[3]_i_1__0_n_0                                                           |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_out_async/source/mem_3[3]_i_1__0_n_0                                                           |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_out_async/source/mem_2[3]_i_1__0_n_0                                                           |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_out_async/source/mem_1[3]_i_1__0_n_0                                                           |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_out_async/source/mem_0[3]_i_1__0_n_0                                                           |                                                                                                                                              |                2 |              4 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | ram/serdesser/inDes/data_30                                                                                                   |                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_out_async/sink/widx_widx_gray/output_chain_1/E[0]                                              |                                                                                                                                              |                3 |              4 |         1.33 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/full_reg_6[0]                                | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                2 |              5 |         2.50 |
| ~jtag_jtag_TCK_IBUF_BUFG                                          | chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]_0[0]                                               | chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/AR[0]                                                        |                1 |              5 |         5.00 |
|  sys_clock_IBUF_BUFG                                              |                                                                                                                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_6    |                3 |              5 |         1.67 |
|  jtag_jtag_TCK_IBUF_BUFG                                          | chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]_1                                                  | chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]_2                                                                 |                1 |              5 |         5.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0/fragmenter/repeater/full_reg_2[0]                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              5 |         5.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mcause[63]_i_1_n_0                                       | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                2 |              5 |         2.50 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/s1_valid_not_nacked                                            | chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/_dcache_io_cpu_replay_next                                                    |                1 |              5 |         5.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/deq_ptr_value_reg                                              |                                                                                                                                              |                1 |              5 |         5.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/_GEN_20                                                      | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                3 |              5 |         1.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/plicDomainWrapper/plic/out_back/ram_ext/E[0]                                                                  |                                                                                                                                              |                2 |              5 |         2.50 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tlDM/dmInner/dmInner/abstractGeneratedMem_0[27]_i_1_n_0                                                       | chiptop0/system/tlDM/dmInner/dmInner/abstractGeneratedMem_0[24]_i_1_n_0                                                                      |                2 |              5 |         2.50 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tlDM/dmInner/dmInner/abstractGeneratedMem_0[27]_i_1_n_0                                                       | chiptop0/system/tlDM/dmInner/dmInner/abstractGeneratedMem_0[11]_i_1_n_0                                                                      |                2 |              5 |         2.50 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/buffer/x1_a_q/ram_ext/deq_ptr_value_reg_2[0]                                                   | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              6 |         6.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/out_xbar/_bundleIn_0_d_bits_data_T                                                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                2 |              6 |         3.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/small_1[5]_i_1_n_0                                           | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                4 |              6 |         1.50 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/s1_valid_not_nacked                                            |                                                                                                                                              |                3 |              6 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_serdesser/inDes/p_80_in                                                                        | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_4[0] |                2 |              6 |         3.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/do_enq                                                                   | chiptop0/system/subsystem_cbus/coupler_to_plic/fragmenter/repeater/full_reg_1                                                                |                2 |              6 |         3.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/buffer/x1_a_q/ram_ext/full_reg_18[0]                                                           | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                2 |              6 |         3.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_out_async/sink/E[0]                                                                            | ram/serdesser/inDes/recvCount[5]_i_1_n_0                                                                                                     |                2 |              6 |         3.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/buffer/x1_a_q/ram_ext/deq_ptr_value_reg_0[0]                                                   | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                2 |              6 |         3.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/buffer/x1_a_q/ram_ext/E[0]                                                                     | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              6 |         6.00 |
|  sys_clock_IBUF_BUFG                                              |                                                                                                                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/SR[0]           |                2 |              6 |         3.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_in_async/source/sink_valid/io_out_source_valid_0/output_chain/_T_2                             | ram/serdesser/outSer/sendCount[5]_i_1_n_0                                                                                                    |                2 |              6 |         3.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_in_async/sink/source_valid/io_out_source_valid_0/output_chain/E[0]                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3[0] |                2 |              6 |         3.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/count[6]_i_2_n_0                                             | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_T_23                                                                       |                2 |              6 |         3.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/full_reg_99[0]                                                           | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                2 |              6 |         3.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tlDM/dmInner/dmInner/abstractGeneratedMem_0[27]_i_1_n_0                                                       |                                                                                                                                              |                3 |              6 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/small_0[5]_i_1_n_0                                           | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                3 |              6 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fragmenter/repeater/E[0]                                                  | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                3 |              6 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/buffer/x1_a_q/ram_ext/full_reg_15[0]                                                           | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              6 |         6.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0_1/buffer/x1_a_q/full_reg[0]                                     | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                2 |              6 |         3.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0/fragmenter/repeater/full_reg_12[0]                              | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                2 |              6 |         3.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/full_reg_rep__3_2[0]                                                     | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                2 |              6 |         3.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_T_23                                                        |                                                                                                                                              |                7 |              7 |         1.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/plicDomainWrapper/plic/out_back/ram_ext/Memory_reg[11]_0[0]                                                   |                                                                                                                                              |                2 |              7 |         3.50 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/_GEN_1                                                         |                                                                                                                                              |                1 |              7 |         7.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/qspiClockDomainWrapper/qspi_0/flash/FSM_onehot_state[6]_i_1_n_0                                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                3 |              7 |         2.33 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/wbInfo_0_pipeid                                                |                                                                                                                                              |                3 |              7 |         2.33 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_ctrl_toint_i_3_1[0]                                |                                                                                                                                              |                1 |              7 |         7.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_24                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_12                                                       |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[40]_0                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_4                                                         |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_14                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_3                                                        |                6 |              8 |         1.33 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_15                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_4                                                        |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_13                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_2                                                        |                6 |              8 |         1.33 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_12                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_1                                                        |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_3                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_1                                                        |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_8                                         | chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg_0                                          |                6 |              8 |         1.33 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_7                                         | chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg_0                                          |                6 |              8 |         1.33 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_6                                         | chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg_0                                          |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_4                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_2                                                        |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__1_5                                         | chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg_0                                          |                6 |              8 |         1.33 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_17                                               | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_6                                                               |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_7                                            | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_2                                                           |                7 |              8 |         1.14 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_6                                            | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_1                                                           |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_10                                           | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_5                                                           |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_22                                               | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_11                                                              |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_21                                               | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_10                                                              |                5 |              8 |         1.60 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_20                                               | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_9                                                               |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_19                                               | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_8                                                               |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_18                                               | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_7                                                               |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_8                                            | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_3                                                           |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_16                                               | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_5                                                               |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_15                                               | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_4                                                               |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_14                                               | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_3                                                               |                5 |              8 |         1.60 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_12                                               | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_1                                                               |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[42]_6                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep__0_2                                                      |                5 |              8 |         1.60 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[42]_5                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep__0_1                                                      |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[42]_4                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep__0_0                                                      |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_23                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_11                                                       |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_9                                            | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep_4                                                           |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_13                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_1                                                        |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_14                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_2                                                        |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_15                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_3                                                        |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_16                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_4                                                        |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_17                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_5                                                        |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_18                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_6                                                        |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_13                                               | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_2                                                               |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[40]_1                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_5                                                         |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_19                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_7                                                        |                5 |              8 |         1.60 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[40]_2                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_6                                                         |                5 |              8 |         1.60 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[42]_3                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep__0                                                        |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_20                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_8                                                        |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_21                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_9                                                        |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_22                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__0_10                                                       |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/E[0]                                                  |                                                                                                                                              |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[42]_0[0]                                      |                                                                                                                                              |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[42]_1[0]                                      |                                                                                                                                              |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[42]_2[0]                                      |                                                                                                                                              |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__3_30[0]                                     |                                                                                                                                              |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__3_31[0]                                     |                                                                                                                                              |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__3_32[0]                                     |                                                                                                                                              |                7 |              8 |         1.14 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__3_33[0]                                     |                                                                                                                                              |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__3_34[0]                                     |                                                                                                                                              |                7 |              8 |         1.14 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__3_35[0]                                     |                                                                                                                                              |                5 |              8 |         1.60 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__3_36[0]                                     |                                                                                                                                              |                5 |              8 |         1.60 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__3_37[0]                                     |                                                                                                                                              |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/sync_0_reg_rep__1                                     | chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/sync_0_reg_rep__1_5                                                  |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[42][0]                                        |                                                                                                                                              |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[44]_4[0]                                  |                                                                                                                                              |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[44]_5[0]                                  |                                                                                                                                              |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[44]_6[0]                                  |                                                                                                                                              |                5 |              8 |         1.60 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[44]_7[0]                                  |                                                                                                                                              |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/sync_0_reg_rep__1_0[0]                                |                                                                                                                                              |                6 |              8 |         1.33 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/sync_0_reg_rep__1_1[0]                                |                                                                                                                                              |                5 |              8 |         1.60 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/sync_0_reg_rep__1_2[0]                                |                                                                                                                                              |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/sync_0_reg_rep__1_3[0]                                |                                                                                                                                              |                5 |              8 |         1.60 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/s0_clk_en                                                        | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_reg_valid_reg_2                                                              |                5 |              8 |         1.60 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dtim_adapter/acq_opcode0                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dtim_adapter/acq_mask[7]_i_1_n_0                                                     |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/ram_RW_0_r_addr_pipe_00_0                                      |                                                                                                                                              |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/ram_RW_0_r_addr_pipe_00_1                                      |                                                                                                                                              |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_20                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_4                                                        |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_17                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_6                                                        |                5 |              8 |         1.60 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_18                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_7                                                        |                7 |              8 |         1.14 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_19                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_8                                                        |                7 |              8 |         1.14 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_20                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_9                                                        |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_21                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_10                                                       |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_22                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_11                                                       |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__3_27                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__3_2                                                        |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__3_28                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__3_3                                                        |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__3_29                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__3_4                                                        |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_17                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_1                                                        |                6 |              8 |         1.33 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_18                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_2                                                        |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_19                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_3                                                        |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_16                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__2_5                                                        |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_21                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_5                                                        |                5 |              8 |         1.60 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_22                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_6                                                        |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_23                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_7                                                        |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_24                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_8                                                        |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_25                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_9                                                        |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_26                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_10                                                       |                5 |              8 |         1.60 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_27                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_11                                                       |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_28                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_12                                                       |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_29                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_13                                                       |                6 |              8 |         1.33 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_30                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_14                                                       |                5 |              8 |         1.60 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_31                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_15                                                       |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_32                                        | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_16                                                       |                5 |              8 |         1.60 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/full_reg_7[0]                                | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_gpio_0/fragmenter/repeater/full_reg_13[0]                              | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_gpio_0/fragmenter/repeater/full_reg_14[0]                              | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_gpio_0/fragmenter/repeater/full_reg_3[0]                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_gpio_0/fragmenter/repeater/full_reg_4[0]                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_gpio_0/fragmenter/repeater/full_reg_5[0]                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_gpio_0/fragmenter/repeater/full_reg_7[0]                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                1 |              8 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_gpio_0/fragmenter/repeater/full_reg_8[0]                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_gpio_0/fragmenter/repeater/full_reg_9[0]                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_gpio_0/fragmenter/repeater/saved_address_reg[3]_1[0]                   | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/full_reg_10[0]                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_gpio_0/fragmenter/repeater/full_reg_11[0]                              | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/full_reg_8[0]                                | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/full_reg_9[0]                                | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0/fragmenter/repeater/full_reg_11[0]                              | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0/fragmenter/repeater/full_reg_13[0]                              | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0/fragmenter/repeater/full_reg_14[0]                              | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0/fragmenter/repeater/full_reg_15[0]                              | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0/fragmenter/repeater/full_reg_16[0]                              | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0/fragmenter/repeater/full_reg_18[0]                              | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0/fragmenter/repeater/full_reg_4[0]                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0_1/widget/bundleIn_0_d_bits_data_rdata_00                        | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0_1/widget/bundleIn_0_d_bits_data_rdata_0[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_bootaddressreg/fragmenter/repeater/E[1]                                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              |                                                                                                                               | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/tlMasterXbar/beatsLeft[7]_i_1__2_n_0                                                 |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/uartClockDomainWrapper_1/uart_0/rxm/data_count_0                                                              | chiptop0/system/uartClockDomainWrapper_1/uart_0/rxm/sample_count[3]_i_1_n_0                                                                  |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/uartClockDomainWrapper_1/uart_0/rxm/shifter[7]_i_1__0_n_0                                                     |                                                                                                                                              |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/uartClockDomainWrapper_1/uart_0/txm/shifter                                                                   |                                                                                                                                              |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/uartClockDomainWrapper/uart_0/rxm/data_count_0                                                                | chiptop0/system/uartClockDomainWrapper/uart_0/rxm/sample_count[3]_i_1__0_n_0                                                                 |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/uartClockDomainWrapper/uart_0/rxm/shifter[7]_i_1__2_n_0                                                       |                                                                                                                                              |                1 |              8 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/uartClockDomainWrapper/uart_0/txm/shifter                                                                     |                                                                                                                                              |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/scnt[7]_i_1_n_0                                                         | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/scnt[7]_i_1__0_n_0                                                        | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_bootaddressreg/fragmenter/repeater/E[0]                                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[39]_2                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_2                                                         |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_bootaddressreg/fragmenter/repeater/E[2]                                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_bootaddressreg/fragmenter/repeater/E[3]                                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_bootaddressreg/fragmenter/repeater/E[4]                                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_bootaddressreg/fragmenter/repeater/E[5]                                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_bootaddressreg/fragmenter/repeater/E[6]                                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_bootaddressreg/fragmenter/repeater/E[7]                                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_bootaddressreg/fragmenter/repeater/maybe_full_reg[0]                                | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                6 |              8 |         1.33 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_gpio_0/fragmenter/repeater/io_en022_out                                | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                6 |              8 |         1.33 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_gpio_0/fragmenter/repeater/full_reg_10[0]                              | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[2]                                                      |                                                                                                                                              |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/full_reg_0[0]                                                            | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/full_reg_0[1]                                                            | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/full_reg_0[2]                                                            | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/full_reg_0[3]                                                            | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/full_reg_0[4]                                                            | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                6 |              8 |         1.33 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/full_reg_0[5]                                                            | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/full_reg_0[6]                                                            | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/full_reg_0[7]                                                            | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[0]                                                      |                                                                                                                                              |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[1]                                                      |                                                                                                                                              |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0_1/widget/bundleIn_0_d_bits_data_rdata_10                        | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0_1/widget/bundleIn_0_d_bits_data_rdata_1[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[40]                                           | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_3                                                         |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[3]                                                      |                                                                                                                                              |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[4]                                                      |                                                                                                                                              |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[5]                                                      |                                                                                                                                              |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[6]                                                      |                                                                                                                                              |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[7]                                                      |                                                                                                                                              |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/maybe_full_reg[0]                                         | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[39]_1                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_1                                                         |                3 |              8 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[39]_0                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_0                                                         |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[39]                                           | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep                                                           |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0_1/widget/bundleIn_0_d_bits_data_rdata_20                        | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0_1/widget/bundleIn_0_d_bits_data_rdata_2[7]_i_1_n_0                             |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0_1/widget/bundleIn_0_d_bits_data_rdata_30                        | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0_1/widget/bundleIn_0_d_bits_data_rdata_3[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0_1/widget/bundleIn_0_d_bits_data_rdata_40                        | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0_1/widget/bundleIn_0_d_bits_data_rdata_4[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0_1/widget/bundleIn_0_d_bits_data_rdata_60                        | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0_1/widget/bundleIn_0_d_bits_data_rdata_6[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0_1/widget/bundleIn_0_d_bits_data_rdata_50                        | chiptop0/system/qspiClockDomainWrapper/qspi_0/flash/FSM_onehot_state_reg[5]_1                                                                |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/wrapped_error_device/buffer/bundleIn_0_d_q/do_enq                                              | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                6 |              9 |         1.50 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ra_2                                                   |                                                                                                                                              |                3 |              9 |         3.00 |
|  sys_clock_IBUF_BUFG                                              |                                                                                                                               | chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_2                                                                        |                3 |              9 |         3.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/buffer/bundleIn_0_d_q/deq_ptr_value_reg_0                                                      | chiptop0/system/subsystem_cbus/buffer/bundleIn_0_d_q/ram_ext/SR[0]                                                                           |                3 |              9 |         3.00 |
|  sys_clock_IBUF_BUFG                                              |                                                                                                                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1    |                4 |              9 |         2.25 |
|  sys_clock_IBUF_BUFG                                              |                                                                                                                               | chiptop0/system/subsystem_cbus/atomics/beatsLeft[8]_i_1__1_n_0                                                                               |                5 |              9 |         1.80 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_buffer_1/x1_a_q/E[0]                                                                           | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                4 |              9 |         2.25 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ra_1                                                   |                                                                                                                                              |                2 |              9 |         4.50 |
|  sys_clock_IBUF_BUFG                                              | ram/buffer/x1_a_q/ram_ext/mem_MPORT_en                                                                                        |                                                                                                                                              |                3 |              9 |         3.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/s1_valid_reg[0]                                                | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                5 |              9 |         1.80 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/maybe_full_reg_0[0]                                            | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                7 |              9 |         1.29 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/wrapped_error_device/error/a/ram_ext/E[0]                                                      | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                5 |              9 |         1.80 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_serdesser/outArb/E[0]                                                                          | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                6 |              9 |         1.50 |
|  jtag_jtag_TCK_IBUF_BUFG                                          |                                                                                                                               | chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_1                                                                        |                2 |              9 |         4.50 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/ram_RW_0_r_addr_pipe_00                                        |                                                                                                                                              |                6 |             10 |         1.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/del_cntr[11]_i_1_n_0                                                      | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                5 |             12 |         2.40 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/uartClockDomainWrapper/uart_0/rxq/ram_ext/do_enq                                                              |                                                                                                                                              |                2 |             12 |         6.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/buffer/x1_a_q/ram_ext/full_reg_3[0]                                                            | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                4 |             12 |         3.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/buffer/x1_a_q/ram_ext/full_reg_5[0]                                                            | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                5 |             12 |         2.40 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/buffer/x1_a_q/ram_ext/do_enq_6                                                                 |                                                                                                                                              |                2 |             12 |         6.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/qspiClockDomainWrapper/qspi_0/fifo/rxq/ram_ext/do_enq                                                         |                                                                                                                                              |                2 |             12 |         6.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_uart_0/fragmenter/repeater/do_enq_7                                    |                                                                                                                                              |                2 |             12 |         6.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/uartClockDomainWrapper_1/uart_0/rxq/ram_ext/do_enq                                                            |                                                                                                                                              |                2 |             12 |         6.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/del_cntr[11]_i_1__0_n_0                                                 | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                5 |             12 |         2.40 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0/fragmenter/repeater/full_reg_19[0]                              | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                2 |             12 |         6.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/del_cntr_last[0]_i_1__0_n_0                                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                3 |             12 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/spiClockDomainWrapper/spi_0/fifo/rxq/ram_ext/do_enq                                                           |                                                                                                                                              |                2 |             12 |         6.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/wrapped_error_device/buffer/x1_a_q/E[0]                                                        |                                                                                                                                              |                3 |             12 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/do_enq                                       |                                                                                                                                              |                2 |             12 |         6.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0/fragmenter/repeater/do_enq_5                                    |                                                                                                                                              |                2 |             12 |         6.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0/fragmenter/repeater/full_reg_8[0]                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                6 |             12 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/del_cntr_last[0]_i_1_n_0                                                  | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                3 |             12 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/uartClockDomainWrapper_1/uart_0/rxm/_GEN_1                                                                    |                                                                                                                                              |                4 |             13 |         3.25 |
|  sys_clock_IBUF_BUFG                                              | dutWrangler/debounced_debounce/increment                                                                                      | dutWrangler/debounced_debounce/_dutGroup_auto_out_reset                                                                                      |                4 |             13 |         3.25 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/uartClockDomainWrapper/uart_0/rxm/_GEN_1                                                                      |                                                                                                                                              |                4 |             13 |         3.25 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ex_reg_valid                                                   |                                                                                                                                              |                5 |             13 |         2.60 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/tlMasterXbar/enq_ptr_value_reg                                        |                                                                                                                                              |                6 |             13 |         2.17 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/o_data/E[0]                                             |                                                                                                                                              |                5 |             14 |         2.80 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/o_data/E[0]                                             |                                                                                                                                              |                5 |             14 |         2.80 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/o_data/E[0]                                             |                                                                                                                                              |                7 |             14 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data/E[0]                                               |                                                                                                                                              |                4 |             14 |         3.50 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/ctrl_sck_div0                                                             |                                                                                                                                              |                7 |             14 |         2.00 |
|  jtag_jtag_TCK_IBUF_BUFG                                          | chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/_T                     |                                                                                                                                              |                3 |             14 |         4.67 |
|  sys_clock_IBUF_BUFG                                              | ram/buffer/x1_a_q/maybe_full_reg_0                                                                                            |                                                                                                                                              |                4 |             14 |         3.50 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/qspiClockDomainWrapper/qspi_0/mac/phy/ctrl_sck_div0                                                           |                                                                                                                                              |                5 |             14 |         2.80 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_uart_1/fragmenter/repeater/full_reg_1[0]                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                5 |             16 |         3.20 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/uartClockDomainWrapper_1/uart_0/txm/prescaler0                                                                | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                4 |             16 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/uartClockDomainWrapper/uart_0/txm/prescaler0                                                                  | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                4 |             16 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_uart_0/fragmenter/repeater/full_reg_3[0]                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |                5 |             16 |         3.20 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/E[0]                                                  | chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg_0                                          |                5 |             16 |         3.20 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_serdesser/outArb/lockIdx_reg[2]_2                                                              | chiptop0/system/subsystem_fbus_serdesser/outArb/lockIdx_reg[2]_1                                                                             |                4 |             17 |         4.25 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/buffer/x1_a_q/ram_ext/full_reg[0]                                                              |                                                                                                                                              |                9 |             20 |         2.22 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/buffer/x1_a_q/ram_ext/full_reg_11[0]                                                           |                                                                                                                                              |                6 |             20 |         3.33 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/buffer/x1_a_q/ram_ext/full_reg_16[0]                                                           |                                                                                                                                              |                7 |             20 |         2.86 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/buffer/x1_a_q/ram_ext/full_reg_12[0]                                                           |                                                                                                                                              |                9 |             20 |         2.22 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/buffer/x1_a_q/ram_ext/full_reg_19[0]                                                           |                                                                                                                                              |                7 |             20 |         2.86 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/full_reg_rep__3_5[0]                                                     |                                                                                                                                              |               10 |             20 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/buffer/x1_a_q/ram_ext/full_reg_17[0]                                                           |                                                                                                                                              |               11 |             20 |         1.82 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/buffer/x1_a_q/ram_ext/full_reg_13[0]                                                           |                                                                                                                                              |                7 |             20 |         2.86 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fragmenter/repeater/_T_1                                                  |                                                                                                                                              |               11 |             21 |         1.91 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/full_reg_101[0]                                                          |                                                                                                                                              |               13 |             21 |         1.62 |
|  sys_clock_IBUF_BUFG                                              | ram/serdesser/outArb/sending_reg                                                                                              | ram/serdesser/outArb/sending_reg_1                                                                                                           |                7 |             21 |         3.00 |
|  sys_clock_IBUF_BUFG                                              |                                                                                                                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_2    |                7 |             21 |         3.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/io_in_valid016_out                                    |                                                                                                                                              |               14 |             22 |         1.57 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ctrl_wxd_i_1                                           |                                                                                                                                              |                6 |             22 |         3.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/bundleIn_0_d_q/ram_ext/do_enq                                      |                                                                                                                                              |                3 |             24 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/wrapped_error_device/buffer/x1_a_q/ram_ext/do_enq                                              |                                                                                                                                              |                3 |             24 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/sync_0_reg_rep__1                                     | chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg_0                                          |                6 |             24 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/full_reg_100[0]                                                          |                                                                                                                                              |                9 |             24 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/wrapped_error_device/buffer/bundleIn_0_d_q/do_enq                                              |                                                                                                                                              |                3 |             24 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/refill_paddr0                                         |                                                                                                                                              |               11 |             26 |         2.36 |
|  jtag_jtag_TCK_IBUF_BUFG                                          | chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/_T                     | chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/sync_0_reg_1                          |                4 |             26 |         6.50 |
|  sys_clock_IBUF_BUFG                                              |                                                                                                                               | chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_3                                                                        |                6 |             28 |         4.67 |
|  sys_clock_IBUF_BUFG                                              | ram/tsi2tl/addr[31]_i_1_n_0                                                                                                   |                                                                                                                                              |                8 |             29 |         3.62 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_2_addr0                                              |                                                                                                                                              |               14 |             30 |         2.14 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_1_addr0                                              |                                                                                                                                              |               15 |             30 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_0_addr0                                              |                                                                                                                                              |               17 |             30 |         1.76 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_3_addr0                                              |                                                                                                                                              |               14 |             30 |         2.14 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_0                                           |                                                                                                                                              |               12 |             30 |         2.50 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_7_addr0                                              |                                                                                                                                              |               12 |             30 |         2.50 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_5_addr0                                              |                                                                                                                                              |               16 |             30 |         1.88 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_6_addr0                                              |                                                                                                                                              |               14 |             30 |         2.14 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_4_addr0                                              |                                                                                                                                              |               18 |             30 |         1.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/E[0]                                                         | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |               14 |             31 |         2.21 |
|  sys_clock_IBUF_BUFG                                              |                                                                                                                               | harnessBinderReset_catcher/io_sync_reset_chain/output_chain/_harnessBinderReset_catcher_io_sync_reset                                        |               16 |             31 |         1.94 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_valid/io_out_source_valid_0/output_chain/_T                     | chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[45]_0                                                    |               17 |             31 |         1.82 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mtvec[31]_i_1_n_0                                        | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |               17 |             31 |         1.82 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_0                                           | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/ex_reg_rs_lsb_0[1]_i_6                                                     |               14 |             32 |         2.29 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/io_in_valid016_out                                    | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/in_in3[31]_i_1_n_0                                                       |               26 |             32 |         1.23 |
|  jtag_jtag_TCK_IBUF_BUFG                                          | chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_shift014_out                                             | chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture012_out                                                          |                4 |             32 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/deq_ptr_value_reg_0                                            | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/SR[0]                                                                           |               11 |             32 |         2.91 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/counter_reg[0]                                                 |                                                                                                                                              |                4 |             32 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/io_in_valid016_out                                    | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/in_in2                                                                   |               17 |             33 |         1.94 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data/E[0]                                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |               16 |             33 |         2.06 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_0_address0                                            |                                                                                                                                              |               15 |             33 |         2.20 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_dpc[33]_i_1_n_0                                          |                                                                                                                                              |               12 |             33 |         2.75 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0_1/buffer/x1_a_q/ram_ext/E[0]                                    |                                                                                                                                              |                9 |             33 |         3.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mepc[33]_i_1_n_0                                         |                                                                                                                                              |               13 |             33 |         2.54 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s1_valid                                              |                                                                                                                                              |               10 |             33 |         3.30 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/inPipe_valid                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/io_out_b_data                                                            |               23 |             33 |         1.43 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/o_data/E[0]                                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |               11 |             33 |         3.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/o_data/E[0]                                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |               13 |             33 |         2.54 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/o_data/E[0]                                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |               11 |             33 |         3.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0/tag_array_0_ext/mem_0_0/s2_replay_REG_reg | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |               22 |             34 |         1.55 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/wb_reg_valid_reg                                            |                                                                                                                                              |                8 |             34 |         4.25 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ifpu/inPipe_valid                                              |                                                                                                                                              |               22 |             34 |         1.55 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mtval[33]_i_1_n_0                                        |                                                                                                                                              |               19 |             34 |         1.79 |
|  jtag_jtag_TCK_IBUF_BUFG                                          | chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/E[0]                   |                                                                                                                                              |                7 |             34 |         4.86 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/E[0]                                                                     |                                                                                                                                              |                9 |             34 |         3.78 |
|  sys_clock_IBUF_BUFG                                              | ram/serdesser/inDes/E[0]                                                                                                      |                                                                                                                                              |               10 |             36 |         3.60 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0_1/buffer/x1_a_q/FSM_onehot_state_reg[0][0]                      |                                                                                                                                              |               11 |             36 |         3.27 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/E[0]                                                           |                                                                                                                                              |               20 |             37 |         1.85 |
|  jtag_jtag_TCK_IBUF_BUFG                                          |                                                                                                                               | chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/AR[0]                                                        |                8 |             38 |         4.75 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/widx_widx_gray/output_chain/ready_reg_reg[0]                                   |                                                                                                                                              |               13 |             40 |         3.08 |
|  jtag_jtag_TCK_IBUF_BUFG                                          | chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/E[0]                                                                | chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/SR[0]                                                                              |                9 |             41 |         4.56 |
|  jtag_jtag_TCK_IBUF_BUFG                                          | chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_40_0                                                           |                                                                                                                                              |               12 |             41 |         3.42 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_size                                                    |                                                                                                                                              |               23 |             42 |         1.83 |
|  jtag_jtag_TCK_IBUF_BUFG                                          |                                                                                                                               |                                                                                                                                              |               10 |             42 |         4.20 |
|  sys_clock_IBUF_BUFG                                              |                                                                                                                               | chiptop0/system/subsystem_fbus_outer_reset_catcher/io_sync_reset_chain/output_chain/_subsystem_fbus_outer_reset_catcher_io_sync_reset        |               10 |             43 |         4.30 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/s0_clk_en                                                        |                                                                                                                                              |               18 |             43 |         2.39 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/valid_stage0_v                                        |                                                                                                                                              |               26 |             45 |         1.73 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fragmenter_1/repeater/_T_1                                            |                                                                                                                                              |               14 |             46 |         3.29 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_device_named_qspi_0_1/buffer/x1_a_q/ram_ext/do_enq                                  |                                                                                                                                              |                6 |             48 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/buf_pc0                                                     |                                                                                                                                              |               16 |             51 |         3.19 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/do_enq                                                                   |                                                                                                                                              |               15 |             51 |         3.40 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/ram_ext/do_enq                                              |                                                                                                                                              |                7 |             56 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/large_1[57]_i_1_n_0                                          | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |               16 |             58 |         3.62 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/large_0[57]_i_1_n_0                                          | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |               18 |             58 |         3.22 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/E[0]                                                        |                                                                                                                                              |               17 |             62 |         3.65 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/nBufValid_reg_27[0]                                       |                                                                                                                                              |               19 |             63 |         3.32 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/E[0]                                                           |                                                                                                                                              |               23 |             64 |         2.78 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dtim_adapter/bundleIn_0_d_bits_data_r[63]_i_1_n_0                     |                                                                                                                                              |               29 |             64 |         2.21 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_aes/fragmenter/repeater/full_reg_6[0]                                               |                                                                                                                                              |               44 |             64 |         1.45 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_aes/fragmenter/repeater/full_reg_7[0]                                               |                                                                                                                                              |               16 |             64 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/mem_reg_rs2[63]_i_1_n_0                                          |                                                                                                                                              |               19 |             64 |         3.37 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_aes/fragmenter/repeater/full_reg_8[0]                                               |                                                                                                                                              |               20 |             64 |         3.20 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/coupler_to_aes/fragmenter/repeater/saved_address_reg[6]_0[0]                                   |                                                                                                                                              |               40 |             64 |         1.60 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mscratch0                                                |                                                                                                                                              |               38 |             64 |         1.68 |
|  sys_clock_IBUF_BUFG                                              | ram/tsi2tl/_T_16                                                                                                              |                                                                                                                                              |               11 |             64 |         5.82 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_dscratch00                                               |                                                                                                                                              |               38 |             64 |         1.68 |
|  sys_clock_IBUF_BUFG                                              | ram/tsi2tl/len[0]_i_1_n_0                                                                                                     |                                                                                                                                              |               16 |             64 |         4.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/divisor[64]_i_1_n_0                                          |                                                                                                                                              |               17 |             65 |         3.82 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/buffer/bundleIn_0_d_q/ram_ext/deq_ptr_value_reg_1[0]                                           |                                                                                                                                              |               32 |             66 |         2.06 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/buffer/bundleIn_0_d_q/ram_ext/deq_ptr_value_reg_6[0]                                           |                                                                                                                                              |               27 |             66 |         2.44 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/wen_4                                                     |                                                                                                                                              |               14 |             67 |         4.79 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_3_pc[33]_i_1_n_0                                     |                                                                                                                                              |               13 |             67 |         5.15 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_2_pc[33]_i_1_n_0                                     |                                                                                                                                              |               13 |             67 |         5.15 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_1_pc[33]_i_1_n_0                                     |                                                                                                                                              |               13 |             67 |         5.15 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc[33]_i_1_n_0                                     |                                                                                                                                              |               14 |             67 |         4.79 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/io_in_valid012_out                                        |                                                                                                                                              |               34 |             69 |         2.03 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ifpu/io_in_valid013_out                                        |                                                                                                                                              |               32 |             70 |         2.19 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpiu/io_in_valid0                                              |                                                                                                                                              |               35 |             74 |         2.11 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/advance_pstore1                                                |                                                                                                                                              |               46 |             82 |         1.78 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/pstore1_cmd0                                                   |                                                                                                                                              |               27 |             88 |         3.26 |
|  sys_clock_IBUF_BUFG                                              | ram/buffer_1/bundleIn_0_d_q/ram_ext/do_enq                                                                                    |                                                                                                                                              |               11 |             88 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_sbus/system_bus_xbar/do_enq_2                                                                       |                                                                                                                                              |               12 |             96 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_sbus/system_bus_xbar/do_enq                                                                         |                                                                                                                                              |               12 |             96 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_sbus/system_bus_xbar/do_enq_0                                                                       |                                                                                                                                              |               12 |             96 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_sbus/system_bus_xbar/do_enq_1                                                                       |                                                                                                                                              |               12 |             96 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/do_enq                                                         |                                                                                                                                              |               13 |            104 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/buffer_1/bundleIn_0_d_q/ram_ext/do_enq                                                       |                                                                                                                                              |               13 |            104 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/buffer/bundleIn_0_d_q/ram_ext/do_enq                                                           |                                                                                                                                              |               13 |            104 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/buffer/bundleIn_0_d_q/ram_ext/do_enq_0                                                         |                                                                                                                                              |               13 |            104 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/valid                                                     |                                                                                                                                              |               35 |            106 |         3.03 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5_i_1__14_n_0                                   |                                                                                                                                              |               14 |            112 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_buffer_1/bundleIn_0_d_q/ram_ext/do_enq                                                         |                                                                                                                                              |               14 |            112 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5_i_1__13_n_0                                   |                                                                                                                                              |               14 |            112 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | ram/buffer/bundleIn_0_d_q/ram_ext/do_enq                                                                                      |                                                                                                                                              |               14 |            112 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_ext/do_enq                    |                                                                                                                                              |               14 |            112 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dtim_adapter/acq_opcode0                                              |                                                                                                                                              |               31 |            113 |         3.65 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/buffer_1/x1_a_q/ram_ext/deq_ptr_value_reg                                                      |                                                                                                                                              |               69 |            119 |         1.72 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/atomics/p_1_in6_out                                                                            |                                                                                                                                              |               84 |            121 |         1.44 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/p_20_in                                                          |                                                                                                                                              |               58 |            127 |         2.19 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/aes/impl/Expand_Key/roundKey7[127]_i_1_n_0                                                                    |                                                                                                                                              |               46 |            128 |         2.78 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/aes/impl/Expand_Key/roundKey9[127]_i_1_n_0                                                                    |                                                                                                                                              |               98 |            128 |         1.31 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/aes/impl/Expand_Key/roundKey3[127]_i_1_n_0                                                                    |                                                                                                                                              |               37 |            128 |         3.46 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/aes/impl/Expand_Key/roundKey1[127]_i_1_n_0                                                                    |                                                                                                                                              |               41 |            128 |         3.12 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/aes/impl/Expand_Key/roundKey2[127]_i_1_n_0                                                                    |                                                                                                                                              |               37 |            128 |         3.46 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/aes/impl/Expand_Key/roundKey10[127]_i_1_n_0                                                                   |                                                                                                                                              |               44 |            128 |         2.91 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/aes/impl/Controller/o_sel_MUX_Final_reg_0[0]                                                                  | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_2    |               50 |            128 |         2.56 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/aes/impl/Expand_Key/roundKey0[127]_i_1_n_0                                                                    |                                                                                                                                              |               48 |            128 |         2.67 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/aes/impl/Controller/E[0]                                                                                      | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_2    |               84 |            128 |         1.52 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/aes/impl/Expand_Key/roundKey4[127]_i_1_n_0                                                                    |                                                                                                                                              |               39 |            128 |         3.28 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/aes/impl/Expand_Key/roundKey8[127]_i_1_n_0                                                                    |                                                                                                                                              |               46 |            128 |         2.78 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/aes/impl/Expand_Key/roundKey5[127]_i_1_n_0                                                                    |                                                                                                                                              |               42 |            128 |         3.05 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/aes/impl/Expand_Key/roundKey6[127]_i_1_n_0                                                                    |                                                                                                                                              |               43 |            128 |         2.98 |
|  sys_clock_IBUF_BUFG                                              | ram/serdesser/outArb/sending_reg                                                                                              |                                                                                                                                              |               51 |            129 |         2.53 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[129]_i_1_n_0                                       |                                                                                                                                              |               65 |            130 |         2.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_serdesser/outArb/lockIdx_reg[2]_2                                                              |                                                                                                                                              |               51 |            133 |         2.61 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/aes/impl/Expand_Key/REG_KS/E[0]                                                                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_2    |               46 |            136 |         2.96 |
|  sys_clock_IBUF_BUFG                                              | ram/tsi2tl/do_enq                                                                                                             |                                                                                                                                              |               18 |            144 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/mem_reg_inst[31]_i_1_n_0                                         |                                                                                                                                              |               79 |            145 |         1.84 |
|  sys_clock_IBUF_BUFG                                              | ram/serdesser/inDes/do_enq                                                                                                    |                                                                                                                                              |               19 |            152 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/buffer/x1_a_q/ram_ext/do_enq                                                                 |                                                                                                                                              |               20 |            156 |         7.80 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/buffer_1/x1_a_q/ram_ext/do_enq                                                                 |                                                                                                                                              |               20 |            160 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_coupler_from_port_named_serial_tl_ctrl/buffer/x1_a_q/ram_ext/do_enq_0                          |                                                                                                                                              |               20 |            160 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_cbus/atomics/do_enq                                                                                 |                                                                                                                                              |               20 |            160 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/buffer_1/x1_a_q/ram_ext/do_enq                                                               |                                                                                                                                              |               20 |            160 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_pbus/buffer/x1_a_q/ram_ext/do_enq                                                                   |                                                                                                                                              |               20 |            160 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_buffer/x1_a_q/ram_ext/maybe_full_reg_0                                                         |                                                                                                                                              |               20 |            160 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/subsystem_fbus_buffer_1/x1_a_q/ram_ext/Memory_reg_0_1_0_5_i_1__15_n_0                                         |                                                                                                                                              |               20 |            160 |         8.00 |
|  sys_clock_IBUF_BUFG                                              | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/p_17_in                                                      |                                                                                                                                              |               22 |            176 |         8.00 |
|  sys_clock_IBUF_BUFG                                              |                                                                                                                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_7    |              407 |            855 |         2.10 |
|  sys_clock_IBUF_BUFG                                              |                                                                                                                               |                                                                                                                                              |              693 |           1523 |         2.20 |
+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


