# Basic-Verilog-Codes

This is a Router 1x3 project.

Which means there is one source port that generates a packet and three destination ports.

This Router consist of six Major Blocks:

  1. FIFO - 3 FIFO for the three destination
  2. Synchronizer
  3. Router Controller
  4. Router Register


