|Relogio
CLOCK_50 => pulsodivisor:pulsoBlink.clk
CLOCK_50 => pulsodivisor:pulsoSegundo.clk
SW[0] => hourdecoder:outputHour.displayMode
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
KEY[0] => pulsodivisor:pulsoBlink.rst
KEY[0] => debouncer:debounceIncrement.rst
KEY[0] => debouncer:debounceSpeed.rst
KEY[0] => acumulador:speedFactor.rst
KEY[0] => pulsodivisor:pulsoSegundo.rst
KEY[0] => pulsodivisor:pulsoDecSegundo.rst
KEY[0] => pulsodivisor:pulsoMinuto.rst
KEY[0] => pulsodivisor:pulsoDecMinuto.rst
KEY[0] => pulsodivisor:pulsoHora.rst
KEY[0] => debouncer:debounceOption.rst
KEY[0] => acumulador:controlOption.rst
KEY[0] => menu_controller:menuControl.rst
KEY[0] => acumulador:segundo.rst
KEY[0] => acumulador:decSegundo.rst
KEY[0] => acumulador:minuto.rst
KEY[0] => acumulador:decMinuto.rst
KEY[0] => acumulador:hora.rst
KEY[1] => debouncer:debounceSpeed.button
KEY[2] => debouncer:debounceIncrement.button
KEY[3] => debouncer:debounceOption.button
HEX0[0] <= conversorhex7seg:outputSpeed.saida7seg[0]
HEX0[1] <= conversorhex7seg:outputSpeed.saida7seg[1]
HEX0[2] <= conversorhex7seg:outputSpeed.saida7seg[2]
HEX0[3] <= conversorhex7seg:outputSpeed.saida7seg[3]
HEX0[4] <= conversorhex7seg:outputSpeed.saida7seg[4]
HEX0[5] <= conversorhex7seg:outputSpeed.saida7seg[5]
HEX0[6] <= conversorhex7seg:outputSpeed.saida7seg[6]
HEX1[0] <= hourdecoder:outputHour.HEXAMPM[0]
HEX1[1] <= hourdecoder:outputHour.HEXAMPM[1]
HEX1[2] <= hourdecoder:outputHour.HEXAMPM[2]
HEX1[3] <= hourdecoder:outputHour.HEXAMPM[3]
HEX1[4] <= hourdecoder:outputHour.HEXAMPM[4]
HEX1[5] <= hourdecoder:outputHour.HEXAMPM[5]
HEX1[6] <= hourdecoder:outputHour.HEXAMPM[6]
HEX2[0] <= HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] <= HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] <= HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] <= HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX4[0] <= HEX4.DB_MAX_OUTPUT_PORT_TYPE
HEX4[1] <= HEX4.DB_MAX_OUTPUT_PORT_TYPE
HEX4[2] <= HEX4.DB_MAX_OUTPUT_PORT_TYPE
HEX4[3] <= HEX4.DB_MAX_OUTPUT_PORT_TYPE
HEX4[4] <= HEX4.DB_MAX_OUTPUT_PORT_TYPE
HEX4[5] <= HEX4.DB_MAX_OUTPUT_PORT_TYPE
HEX4[6] <= HEX4.DB_MAX_OUTPUT_PORT_TYPE
HEX5[0] <= HEX5.DB_MAX_OUTPUT_PORT_TYPE
HEX5[1] <= HEX5.DB_MAX_OUTPUT_PORT_TYPE
HEX5[2] <= HEX5.DB_MAX_OUTPUT_PORT_TYPE
HEX5[3] <= HEX5.DB_MAX_OUTPUT_PORT_TYPE
HEX5[4] <= HEX5.DB_MAX_OUTPUT_PORT_TYPE
HEX5[5] <= HEX5.DB_MAX_OUTPUT_PORT_TYPE
HEX5[6] <= HEX5.DB_MAX_OUTPUT_PORT_TYPE
HEX6[0] <= HEX6.DB_MAX_OUTPUT_PORT_TYPE
HEX6[1] <= HEX6.DB_MAX_OUTPUT_PORT_TYPE
HEX6[2] <= HEX6.DB_MAX_OUTPUT_PORT_TYPE
HEX6[3] <= HEX6.DB_MAX_OUTPUT_PORT_TYPE
HEX6[4] <= HEX6.DB_MAX_OUTPUT_PORT_TYPE
HEX6[5] <= HEX6.DB_MAX_OUTPUT_PORT_TYPE
HEX6[6] <= HEX6.DB_MAX_OUTPUT_PORT_TYPE
HEX7[0] <= HEX7.DB_MAX_OUTPUT_PORT_TYPE
HEX7[1] <= HEX7.DB_MAX_OUTPUT_PORT_TYPE
HEX7[2] <= HEX7.DB_MAX_OUTPUT_PORT_TYPE
HEX7[3] <= HEX7.DB_MAX_OUTPUT_PORT_TYPE
HEX7[4] <= HEX7.DB_MAX_OUTPUT_PORT_TYPE
HEX7[5] <= HEX7.DB_MAX_OUTPUT_PORT_TYPE
HEX7[6] <= HEX7.DB_MAX_OUTPUT_PORT_TYPE


|Relogio|pulsoDivisor:pulsoBlink
clk => target[0].CLK
clk => target[1].CLK
clk => target[2].CLK
clk => target[3].CLK
clk => target[4].CLK
clk => target[5].CLK
clk => target[6].CLK
clk => target[7].CLK
clk => target[8].CLK
clk => target[9].CLK
clk => target[10].CLK
clk => target[11].CLK
clk => target[12].CLK
clk => target[13].CLK
clk => target[14].CLK
clk => target[15].CLK
clk => target[16].CLK
clk => target[17].CLK
clk => target[18].CLK
clk => target[19].CLK
clk => target[20].CLK
clk => target[21].CLK
clk => target[22].CLK
clk => target[23].CLK
clk => target[24].CLK
clk => target[25].CLK
clk => target[26].CLK
clk => target[27].CLK
clk => target[28].CLK
clk => target[29].CLK
clk => target[30].CLK
clk => target[31].CLK
clk => clk_sec~reg0.CLK
clk => cnt_in[0].CLK
clk => cnt_in[1].CLK
clk => cnt_in[2].CLK
clk => cnt_in[3].CLK
clk => cnt_in[4].CLK
clk => cnt_in[5].CLK
clk => cnt_in[6].CLK
clk => cnt_in[7].CLK
clk => cnt_in[8].CLK
clk => cnt_in[9].CLK
clk => cnt_in[10].CLK
clk => cnt_in[11].CLK
clk => cnt_in[12].CLK
clk => cnt_in[13].CLK
clk => cnt_in[14].CLK
clk => cnt_in[15].CLK
clk => cnt_in[16].CLK
clk => cnt_in[17].CLK
clk => cnt_in[18].CLK
clk => cnt_in[19].CLK
clk => cnt_in[20].CLK
clk => cnt_in[21].CLK
clk => cnt_in[22].CLK
clk => cnt_in[23].CLK
clk => cnt_in[24].CLK
clk => cnt_in[25].CLK
clk => cnt_in[26].CLK
clk => cnt_in[27].CLK
clk => cnt_in[28].CLK
clk => cnt_in[29].CLK
clk => cnt_in[30].CLK
clk => cnt_in[31].CLK
rst => clk_sec~reg0.PRESET
rst => cnt_in[0].ACLR
rst => cnt_in[1].ACLR
rst => cnt_in[2].ACLR
rst => cnt_in[3].ACLR
rst => cnt_in[4].ACLR
rst => cnt_in[5].ACLR
rst => cnt_in[6].ACLR
rst => cnt_in[7].ACLR
rst => cnt_in[8].ACLR
rst => cnt_in[9].ACLR
rst => cnt_in[10].ACLR
rst => cnt_in[11].ACLR
rst => cnt_in[12].ACLR
rst => cnt_in[13].ACLR
rst => cnt_in[14].ACLR
rst => cnt_in[15].ACLR
rst => cnt_in[16].ACLR
rst => cnt_in[17].ACLR
rst => cnt_in[18].ACLR
rst => cnt_in[19].ACLR
rst => cnt_in[20].ACLR
rst => cnt_in[21].ACLR
rst => cnt_in[22].ACLR
rst => cnt_in[23].ACLR
rst => cnt_in[24].ACLR
rst => cnt_in[25].ACLR
rst => cnt_in[26].ACLR
rst => cnt_in[27].ACLR
rst => cnt_in[28].ACLR
rst => cnt_in[29].ACLR
rst => cnt_in[30].ACLR
rst => cnt_in[31].ACLR
rst => target[0].ENA
rst => target[31].ENA
rst => target[30].ENA
rst => target[29].ENA
rst => target[28].ENA
rst => target[27].ENA
rst => target[26].ENA
rst => target[25].ENA
rst => target[24].ENA
rst => target[23].ENA
rst => target[22].ENA
rst => target[21].ENA
rst => target[20].ENA
rst => target[19].ENA
rst => target[18].ENA
rst => target[17].ENA
rst => target[16].ENA
rst => target[15].ENA
rst => target[14].ENA
rst => target[13].ENA
rst => target[12].ENA
rst => target[11].ENA
rst => target[10].ENA
rst => target[9].ENA
rst => target[8].ENA
rst => target[7].ENA
rst => target[6].ENA
rst => target[5].ENA
rst => target[4].ENA
rst => target[3].ENA
rst => target[2].ENA
rst => target[1].ENA
divfactor[0] => ~NO_FANOUT~
divfactor[1] => Add0.IN62
divfactor[2] => Add0.IN61
divfactor[3] => Add0.IN60
divfactor[4] => Add0.IN59
divfactor[5] => Add0.IN58
divfactor[6] => Add0.IN57
divfactor[7] => Add0.IN56
divfactor[8] => Add0.IN55
divfactor[9] => Add0.IN54
divfactor[10] => Add0.IN53
divfactor[11] => Add0.IN52
divfactor[12] => Add0.IN51
divfactor[13] => Add0.IN50
divfactor[14] => Add0.IN49
divfactor[15] => Add0.IN48
divfactor[16] => Add0.IN47
divfactor[17] => Add0.IN46
divfactor[18] => Add0.IN45
divfactor[19] => Add0.IN44
divfactor[20] => Add0.IN43
divfactor[21] => Add0.IN42
divfactor[22] => Add0.IN41
divfactor[23] => Add0.IN40
divfactor[24] => Add0.IN39
divfactor[25] => Add0.IN38
divfactor[26] => Add0.IN37
divfactor[27] => Add0.IN36
divfactor[28] => Add0.IN35
divfactor[29] => Add0.IN34
divfactor[30] => Add0.IN33
divfactor[31] => Add0.IN32
clk_sec <= clk_sec~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Relogio|pulsoDivisor:pulsoBlink|ULA:B0
a[0] => ShiftRight0.IN32
a[0] => Div0.IN35
a[0] => Mod0.IN63
a[0] => Div2.IN35
a[0] => Mod2.IN63
a[0] => Add1.IN64
a[0] => d.IN0
a[1] => ShiftRight0.IN31
a[1] => Div0.IN34
a[1] => Mod0.IN62
a[1] => Div2.IN34
a[1] => Mod2.IN62
a[1] => Add1.IN63
a[1] => d.IN0
a[2] => ShiftRight0.IN30
a[2] => Div0.IN33
a[2] => Mod0.IN61
a[2] => Div2.IN33
a[2] => Mod2.IN61
a[2] => Add1.IN62
a[2] => d.IN0
a[3] => ShiftRight0.IN29
a[3] => Div0.IN32
a[3] => Mod0.IN60
a[3] => Div2.IN32
a[3] => Mod2.IN60
a[3] => Add1.IN61
a[3] => d.IN0
a[4] => ShiftRight0.IN28
a[4] => Div0.IN31
a[4] => Mod0.IN59
a[4] => Div2.IN31
a[4] => Mod2.IN59
a[4] => Add1.IN60
a[4] => d.IN0
a[5] => ShiftRight0.IN27
a[5] => Div0.IN30
a[5] => Mod0.IN58
a[5] => Div2.IN30
a[5] => Mod2.IN58
a[5] => Add1.IN59
a[5] => d.IN0
a[6] => ShiftRight0.IN26
a[6] => Div0.IN29
a[6] => Mod0.IN57
a[6] => Div2.IN29
a[6] => Mod2.IN57
a[6] => Add1.IN58
a[6] => d.IN0
a[7] => ShiftRight0.IN25
a[7] => Div0.IN28
a[7] => Mod0.IN56
a[7] => Div2.IN28
a[7] => Mod2.IN56
a[7] => Add1.IN57
a[7] => d.IN0
a[8] => ShiftRight0.IN24
a[8] => Div0.IN27
a[8] => Mod0.IN55
a[8] => Div2.IN27
a[8] => Mod2.IN55
a[8] => Add1.IN56
a[8] => d.IN0
a[9] => ShiftRight0.IN23
a[9] => Div0.IN26
a[9] => Mod0.IN54
a[9] => Div2.IN26
a[9] => Mod2.IN54
a[9] => Add1.IN55
a[9] => d.IN0
a[10] => ShiftRight0.IN22
a[10] => Div0.IN25
a[10] => Mod0.IN53
a[10] => Div2.IN25
a[10] => Mod2.IN53
a[10] => Add1.IN54
a[10] => d.IN0
a[11] => ShiftRight0.IN21
a[11] => Div0.IN24
a[11] => Mod0.IN52
a[11] => Div2.IN24
a[11] => Mod2.IN52
a[11] => Add1.IN53
a[11] => d.IN0
a[12] => ShiftRight0.IN20
a[12] => Div0.IN23
a[12] => Mod0.IN51
a[12] => Div2.IN23
a[12] => Mod2.IN51
a[12] => Add1.IN52
a[12] => d.IN0
a[13] => ShiftRight0.IN19
a[13] => Div0.IN22
a[13] => Mod0.IN50
a[13] => Div2.IN22
a[13] => Mod2.IN50
a[13] => Add1.IN51
a[13] => d.IN0
a[14] => ShiftRight0.IN18
a[14] => Div0.IN21
a[14] => Mod0.IN49
a[14] => Div2.IN21
a[14] => Mod2.IN49
a[14] => Add1.IN50
a[14] => d.IN0
a[15] => ShiftRight0.IN17
a[15] => Div0.IN20
a[15] => Mod0.IN48
a[15] => Div2.IN20
a[15] => Mod2.IN48
a[15] => Add1.IN49
a[15] => d.IN0
a[16] => ShiftRight0.IN16
a[16] => Div0.IN19
a[16] => Mod0.IN47
a[16] => Div2.IN19
a[16] => Mod2.IN47
a[16] => Add1.IN48
a[16] => d.IN0
a[17] => ShiftRight0.IN15
a[17] => Div0.IN18
a[17] => Mod0.IN46
a[17] => Div2.IN18
a[17] => Mod2.IN46
a[17] => Add1.IN47
a[17] => d.IN0
a[18] => ShiftRight0.IN14
a[18] => Div0.IN17
a[18] => Mod0.IN45
a[18] => Div2.IN17
a[18] => Mod2.IN45
a[18] => Add1.IN46
a[18] => d.IN0
a[19] => ShiftRight0.IN13
a[19] => Div0.IN16
a[19] => Mod0.IN44
a[19] => Div2.IN16
a[19] => Mod2.IN44
a[19] => Add1.IN45
a[19] => d.IN0
a[20] => ShiftRight0.IN12
a[20] => Div0.IN15
a[20] => Mod0.IN43
a[20] => Div2.IN15
a[20] => Mod2.IN43
a[20] => Add1.IN44
a[20] => d.IN0
a[21] => ShiftRight0.IN11
a[21] => Div0.IN14
a[21] => Mod0.IN42
a[21] => Div2.IN14
a[21] => Mod2.IN42
a[21] => Add1.IN43
a[21] => d.IN0
a[22] => ShiftRight0.IN10
a[22] => Div0.IN13
a[22] => Mod0.IN41
a[22] => Div2.IN13
a[22] => Mod2.IN41
a[22] => Add1.IN42
a[22] => d.IN0
a[23] => ShiftRight0.IN9
a[23] => Div0.IN12
a[23] => Mod0.IN40
a[23] => Div2.IN12
a[23] => Mod2.IN40
a[23] => Add1.IN41
a[23] => d.IN0
a[24] => ShiftRight0.IN8
a[24] => Div0.IN11
a[24] => Mod0.IN39
a[24] => Div2.IN11
a[24] => Mod2.IN39
a[24] => Add1.IN40
a[24] => d.IN0
a[25] => ShiftRight0.IN7
a[25] => Div0.IN10
a[25] => Mod0.IN38
a[25] => Div2.IN10
a[25] => Mod2.IN38
a[25] => Add1.IN39
a[25] => d.IN0
a[26] => ShiftRight0.IN6
a[26] => Div0.IN9
a[26] => Mod0.IN37
a[26] => Div2.IN9
a[26] => Mod2.IN37
a[26] => Add1.IN38
a[26] => d.IN0
a[27] => ShiftRight0.IN5
a[27] => Div0.IN8
a[27] => Mod0.IN36
a[27] => Div2.IN8
a[27] => Mod2.IN36
a[27] => Add1.IN37
a[27] => d.IN0
a[28] => ShiftRight0.IN4
a[28] => Div0.IN7
a[28] => Mod0.IN35
a[28] => Div2.IN7
a[28] => Mod2.IN35
a[28] => Add1.IN36
a[28] => d.IN0
a[29] => ShiftRight0.IN3
a[29] => Div0.IN6
a[29] => Mod0.IN34
a[29] => Div2.IN6
a[29] => Mod2.IN34
a[29] => Add1.IN35
a[29] => d.IN0
a[30] => ShiftRight0.IN2
a[30] => Div0.IN5
a[30] => Mod0.IN33
a[30] => Div2.IN5
a[30] => Mod2.IN33
a[30] => Add1.IN34
a[30] => d.IN0
a[31] => ShiftRight0.IN1
a[31] => Div0.IN4
a[31] => Mod0.IN32
a[31] => Div2.IN4
a[31] => Mod2.IN32
a[31] => Add1.IN33
a[31] => d.IN0
b[0] => ShiftRight0.IN63
b[0] => d.IN1
b[1] => ShiftRight0.IN62
b[1] => d.IN1
b[2] => ShiftRight0.IN61
b[2] => d.IN1
b[3] => ShiftRight0.IN60
b[3] => d.IN1
b[4] => ShiftRight0.IN59
b[4] => d.IN1
b[5] => ShiftRight0.IN58
b[5] => d.IN1
b[6] => ShiftRight0.IN57
b[6] => d.IN1
b[7] => ShiftRight0.IN56
b[7] => d.IN1
b[8] => ShiftRight0.IN55
b[8] => d.IN1
b[9] => ShiftRight0.IN54
b[9] => d.IN1
b[10] => ShiftRight0.IN53
b[10] => d.IN1
b[11] => ShiftRight0.IN52
b[11] => d.IN1
b[12] => ShiftRight0.IN51
b[12] => d.IN1
b[13] => ShiftRight0.IN50
b[13] => d.IN1
b[14] => ShiftRight0.IN49
b[14] => d.IN1
b[15] => ShiftRight0.IN48
b[15] => d.IN1
b[16] => ShiftRight0.IN47
b[16] => d.IN1
b[17] => ShiftRight0.IN46
b[17] => d.IN1
b[18] => ShiftRight0.IN45
b[18] => d.IN1
b[19] => ShiftRight0.IN44
b[19] => d.IN1
b[20] => ShiftRight0.IN43
b[20] => d.IN1
b[21] => ShiftRight0.IN42
b[21] => d.IN1
b[22] => ShiftRight0.IN41
b[22] => d.IN1
b[23] => ShiftRight0.IN40
b[23] => d.IN1
b[24] => ShiftRight0.IN39
b[24] => d.IN1
b[25] => ShiftRight0.IN38
b[25] => d.IN1
b[26] => ShiftRight0.IN37
b[26] => d.IN1
b[27] => ShiftRight0.IN36
b[27] => d.IN1
b[28] => ShiftRight0.IN35
b[28] => d.IN1
b[29] => ShiftRight0.IN34
b[29] => d.IN1
b[30] => ShiftRight0.IN33
b[30] => d.IN1
b[31] => d.IN1
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[0] => Mux32.IN5
sel[0] => Mux33.IN5
sel[0] => Mux34.IN5
sel[0] => Mux35.IN5
sel[0] => Mux36.IN5
sel[0] => Mux37.IN5
sel[0] => Mux38.IN5
sel[0] => Mux39.IN5
sel[0] => Mux6.IN5
sel[0] => Mux5.IN5
sel[0] => Mux4.IN5
sel[0] => Mux3.IN5
sel[0] => Mux2.IN5
sel[0] => Mux1.IN5
sel[0] => Mux0.IN5
sel[0] => Mux40.IN5
sel[0] => Mux41.IN5
sel[0] => Mux42.IN5
sel[0] => Mux43.IN5
sel[0] => Mux44.IN5
sel[0] => Mux45.IN5
sel[0] => Mux46.IN5
sel[0] => Mux47.IN5
sel[0] => Mux48.IN5
sel[0] => Mux49.IN5
sel[0] => Mux50.IN5
sel[0] => Mux51.IN5
sel[0] => Mux52.IN5
sel[0] => Mux53.IN5
sel[0] => Mux54.IN5
sel[0] => Mux55.IN5
sel[0] => Mux56.IN5
sel[0] => Mux57.IN5
sel[0] => Mux58.IN5
sel[0] => Mux59.IN5
sel[0] => Mux60.IN5
sel[0] => Mux61.IN5
sel[0] => Mux62.IN5
sel[0] => Mux63.IN5
sel[0] => Mux64.IN5
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
sel[1] => Mux32.IN4
sel[1] => Mux33.IN4
sel[1] => Mux34.IN4
sel[1] => Mux35.IN4
sel[1] => Mux36.IN4
sel[1] => Mux37.IN4
sel[1] => Mux38.IN4
sel[1] => Mux39.IN4
sel[1] => Mux6.IN4
sel[1] => Mux5.IN4
sel[1] => Mux4.IN4
sel[1] => Mux3.IN4
sel[1] => Mux2.IN4
sel[1] => Mux1.IN4
sel[1] => Mux0.IN4
sel[1] => Mux40.IN4
sel[1] => Mux41.IN4
sel[1] => Mux42.IN4
sel[1] => Mux43.IN4
sel[1] => Mux44.IN4
sel[1] => Mux45.IN4
sel[1] => Mux46.IN4
sel[1] => Mux47.IN4
sel[1] => Mux48.IN4
sel[1] => Mux49.IN4
sel[1] => Mux50.IN4
sel[1] => Mux51.IN4
sel[1] => Mux52.IN4
sel[1] => Mux53.IN4
sel[1] => Mux54.IN4
sel[1] => Mux55.IN4
sel[1] => Mux56.IN4
sel[1] => Mux57.IN4
sel[1] => Mux58.IN4
sel[1] => Mux59.IN4
sel[1] => Mux60.IN4
sel[1] => Mux61.IN4
sel[1] => Mux62.IN4
sel[1] => Mux63.IN4
sel[1] => Mux64.IN4
c[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
d[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[8] <= d[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[9] <= d[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[10] <= d[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[11] <= d[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[12] <= d[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[13] <= d[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[14] <= d[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[15] <= d[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[16] <= d[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[17] <= d[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[18] <= d[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[19] <= d[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[20] <= d[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[21] <= d[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[22] <= d[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[23] <= d[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[24] <= d[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[25] <= d[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[26] <= d[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[27] <= d[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[28] <= d[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[29] <= d[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[30] <= d[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[31] <= d[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Relogio|debouncer:debounceIncrement
clk => debounced_press~reg0.CLK
rst => debounced_press~reg0.ACLR
button => debounced_press~reg0.DATAIN
debounced_press <= debounced_press~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Relogio|debouncer:debounceSpeed
clk => debounced_press~reg0.CLK
rst => debounced_press~reg0.ACLR
button => debounced_press~reg0.DATAIN
debounced_press <= debounced_press~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Relogio|acumulador:speedFactor
clk => cnt_in[0].CLK
clk => cnt_in[1].CLK
clk => cnt_in[2].CLK
clk => cnt_in[3].CLK
clk => cnt_in[4].CLK
clk => cnt_in[5].CLK
clk => cnt_in[6].CLK
clk => cnt_in[7].CLK
clk => cnt_in[8].CLK
clk => cnt_in[9].CLK
clk => cnt_in[10].CLK
clk => cnt_in[11].CLK
clk => cnt_in[12].CLK
clk => cnt_in[13].CLK
clk => cnt_in[14].CLK
clk => cnt_in[15].CLK
clk => cnt_in[16].CLK
clk => cnt_in[17].CLK
clk => cnt_in[18].CLK
clk => cnt_in[19].CLK
clk => cnt_in[20].CLK
clk => cnt_in[21].CLK
clk => cnt_in[22].CLK
clk => cnt_in[23].CLK
clk => cnt_in[24].CLK
clk => cnt_in[25].CLK
clk => cnt_in[26].CLK
clk => cnt_in[27].CLK
clk => cnt_in[28].CLK
clk => cnt_in[29].CLK
clk => cnt_in[30].CLK
clk => cnt_in[31].CLK
rst => cnt_in[0].ACLR
rst => cnt_in[1].ACLR
rst => cnt_in[2].ACLR
rst => cnt_in[3].ACLR
rst => cnt_in[4].ACLR
rst => cnt_in[5].ACLR
rst => cnt_in[6].ACLR
rst => cnt_in[7].ACLR
rst => cnt_in[8].ACLR
rst => cnt_in[9].ACLR
rst => cnt_in[10].ACLR
rst => cnt_in[11].ACLR
rst => cnt_in[12].ACLR
rst => cnt_in[13].ACLR
rst => cnt_in[14].ACLR
rst => cnt_in[15].ACLR
rst => cnt_in[16].ACLR
rst => cnt_in[17].ACLR
rst => cnt_in[18].ACLR
rst => cnt_in[19].ACLR
rst => cnt_in[20].ACLR
rst => cnt_in[21].ACLR
rst => cnt_in[22].ACLR
rst => cnt_in[23].ACLR
rst => cnt_in[24].ACLR
rst => cnt_in[25].ACLR
rst => cnt_in[26].ACLR
rst => cnt_in[27].ACLR
rst => cnt_in[28].ACLR
rst => cnt_in[29].ACLR
rst => cnt_in[30].ACLR
rst => cnt_in[31].ACLR
mem[0] <= cnt_in[0].DB_MAX_OUTPUT_PORT_TYPE
mem[1] <= cnt_in[1].DB_MAX_OUTPUT_PORT_TYPE
mem[2] <= cnt_in[2].DB_MAX_OUTPUT_PORT_TYPE
mem[3] <= cnt_in[3].DB_MAX_OUTPUT_PORT_TYPE
mem[4] <= cnt_in[4].DB_MAX_OUTPUT_PORT_TYPE
mem[5] <= cnt_in[5].DB_MAX_OUTPUT_PORT_TYPE
mem[6] <= cnt_in[6].DB_MAX_OUTPUT_PORT_TYPE
mem[7] <= cnt_in[7].DB_MAX_OUTPUT_PORT_TYPE
mem[8] <= cnt_in[8].DB_MAX_OUTPUT_PORT_TYPE
mem[9] <= cnt_in[9].DB_MAX_OUTPUT_PORT_TYPE
mem[10] <= cnt_in[10].DB_MAX_OUTPUT_PORT_TYPE
mem[11] <= cnt_in[11].DB_MAX_OUTPUT_PORT_TYPE
mem[12] <= cnt_in[12].DB_MAX_OUTPUT_PORT_TYPE
mem[13] <= cnt_in[13].DB_MAX_OUTPUT_PORT_TYPE
mem[14] <= cnt_in[14].DB_MAX_OUTPUT_PORT_TYPE
mem[15] <= cnt_in[15].DB_MAX_OUTPUT_PORT_TYPE
mem[16] <= cnt_in[16].DB_MAX_OUTPUT_PORT_TYPE
mem[17] <= cnt_in[17].DB_MAX_OUTPUT_PORT_TYPE
mem[18] <= cnt_in[18].DB_MAX_OUTPUT_PORT_TYPE
mem[19] <= cnt_in[19].DB_MAX_OUTPUT_PORT_TYPE
mem[20] <= cnt_in[20].DB_MAX_OUTPUT_PORT_TYPE
mem[21] <= cnt_in[21].DB_MAX_OUTPUT_PORT_TYPE
mem[22] <= cnt_in[22].DB_MAX_OUTPUT_PORT_TYPE
mem[23] <= cnt_in[23].DB_MAX_OUTPUT_PORT_TYPE
mem[24] <= cnt_in[24].DB_MAX_OUTPUT_PORT_TYPE
mem[25] <= cnt_in[25].DB_MAX_OUTPUT_PORT_TYPE
mem[26] <= cnt_in[26].DB_MAX_OUTPUT_PORT_TYPE
mem[27] <= cnt_in[27].DB_MAX_OUTPUT_PORT_TYPE
mem[28] <= cnt_in[28].DB_MAX_OUTPUT_PORT_TYPE
mem[29] <= cnt_in[29].DB_MAX_OUTPUT_PORT_TYPE
mem[30] <= cnt_in[30].DB_MAX_OUTPUT_PORT_TYPE
mem[31] <= cnt_in[31].DB_MAX_OUTPUT_PORT_TYPE


|Relogio|acumulador:speedFactor|ULA:accULA
a[0] => ShiftRight0.IN32
a[0] => Div0.IN35
a[0] => Mod0.IN63
a[0] => Div2.IN35
a[0] => Mod2.IN63
a[0] => Add1.IN64
a[0] => d.IN0
a[1] => ShiftRight0.IN31
a[1] => Div0.IN34
a[1] => Mod0.IN62
a[1] => Div2.IN34
a[1] => Mod2.IN62
a[1] => Add1.IN63
a[1] => d.IN0
a[2] => ShiftRight0.IN30
a[2] => Div0.IN33
a[2] => Mod0.IN61
a[2] => Div2.IN33
a[2] => Mod2.IN61
a[2] => Add1.IN62
a[2] => d.IN0
a[3] => ShiftRight0.IN29
a[3] => Div0.IN32
a[3] => Mod0.IN60
a[3] => Div2.IN32
a[3] => Mod2.IN60
a[3] => Add1.IN61
a[3] => d.IN0
a[4] => ShiftRight0.IN28
a[4] => Div0.IN31
a[4] => Mod0.IN59
a[4] => Div2.IN31
a[4] => Mod2.IN59
a[4] => Add1.IN60
a[4] => d.IN0
a[5] => ShiftRight0.IN27
a[5] => Div0.IN30
a[5] => Mod0.IN58
a[5] => Div2.IN30
a[5] => Mod2.IN58
a[5] => Add1.IN59
a[5] => d.IN0
a[6] => ShiftRight0.IN26
a[6] => Div0.IN29
a[6] => Mod0.IN57
a[6] => Div2.IN29
a[6] => Mod2.IN57
a[6] => Add1.IN58
a[6] => d.IN0
a[7] => ShiftRight0.IN25
a[7] => Div0.IN28
a[7] => Mod0.IN56
a[7] => Div2.IN28
a[7] => Mod2.IN56
a[7] => Add1.IN57
a[7] => d.IN0
a[8] => ShiftRight0.IN24
a[8] => Div0.IN27
a[8] => Mod0.IN55
a[8] => Div2.IN27
a[8] => Mod2.IN55
a[8] => Add1.IN56
a[8] => d.IN0
a[9] => ShiftRight0.IN23
a[9] => Div0.IN26
a[9] => Mod0.IN54
a[9] => Div2.IN26
a[9] => Mod2.IN54
a[9] => Add1.IN55
a[9] => d.IN0
a[10] => ShiftRight0.IN22
a[10] => Div0.IN25
a[10] => Mod0.IN53
a[10] => Div2.IN25
a[10] => Mod2.IN53
a[10] => Add1.IN54
a[10] => d.IN0
a[11] => ShiftRight0.IN21
a[11] => Div0.IN24
a[11] => Mod0.IN52
a[11] => Div2.IN24
a[11] => Mod2.IN52
a[11] => Add1.IN53
a[11] => d.IN0
a[12] => ShiftRight0.IN20
a[12] => Div0.IN23
a[12] => Mod0.IN51
a[12] => Div2.IN23
a[12] => Mod2.IN51
a[12] => Add1.IN52
a[12] => d.IN0
a[13] => ShiftRight0.IN19
a[13] => Div0.IN22
a[13] => Mod0.IN50
a[13] => Div2.IN22
a[13] => Mod2.IN50
a[13] => Add1.IN51
a[13] => d.IN0
a[14] => ShiftRight0.IN18
a[14] => Div0.IN21
a[14] => Mod0.IN49
a[14] => Div2.IN21
a[14] => Mod2.IN49
a[14] => Add1.IN50
a[14] => d.IN0
a[15] => ShiftRight0.IN17
a[15] => Div0.IN20
a[15] => Mod0.IN48
a[15] => Div2.IN20
a[15] => Mod2.IN48
a[15] => Add1.IN49
a[15] => d.IN0
a[16] => ShiftRight0.IN16
a[16] => Div0.IN19
a[16] => Mod0.IN47
a[16] => Div2.IN19
a[16] => Mod2.IN47
a[16] => Add1.IN48
a[16] => d.IN0
a[17] => ShiftRight0.IN15
a[17] => Div0.IN18
a[17] => Mod0.IN46
a[17] => Div2.IN18
a[17] => Mod2.IN46
a[17] => Add1.IN47
a[17] => d.IN0
a[18] => ShiftRight0.IN14
a[18] => Div0.IN17
a[18] => Mod0.IN45
a[18] => Div2.IN17
a[18] => Mod2.IN45
a[18] => Add1.IN46
a[18] => d.IN0
a[19] => ShiftRight0.IN13
a[19] => Div0.IN16
a[19] => Mod0.IN44
a[19] => Div2.IN16
a[19] => Mod2.IN44
a[19] => Add1.IN45
a[19] => d.IN0
a[20] => ShiftRight0.IN12
a[20] => Div0.IN15
a[20] => Mod0.IN43
a[20] => Div2.IN15
a[20] => Mod2.IN43
a[20] => Add1.IN44
a[20] => d.IN0
a[21] => ShiftRight0.IN11
a[21] => Div0.IN14
a[21] => Mod0.IN42
a[21] => Div2.IN14
a[21] => Mod2.IN42
a[21] => Add1.IN43
a[21] => d.IN0
a[22] => ShiftRight0.IN10
a[22] => Div0.IN13
a[22] => Mod0.IN41
a[22] => Div2.IN13
a[22] => Mod2.IN41
a[22] => Add1.IN42
a[22] => d.IN0
a[23] => ShiftRight0.IN9
a[23] => Div0.IN12
a[23] => Mod0.IN40
a[23] => Div2.IN12
a[23] => Mod2.IN40
a[23] => Add1.IN41
a[23] => d.IN0
a[24] => ShiftRight0.IN8
a[24] => Div0.IN11
a[24] => Mod0.IN39
a[24] => Div2.IN11
a[24] => Mod2.IN39
a[24] => Add1.IN40
a[24] => d.IN0
a[25] => ShiftRight0.IN7
a[25] => Div0.IN10
a[25] => Mod0.IN38
a[25] => Div2.IN10
a[25] => Mod2.IN38
a[25] => Add1.IN39
a[25] => d.IN0
a[26] => ShiftRight0.IN6
a[26] => Div0.IN9
a[26] => Mod0.IN37
a[26] => Div2.IN9
a[26] => Mod2.IN37
a[26] => Add1.IN38
a[26] => d.IN0
a[27] => ShiftRight0.IN5
a[27] => Div0.IN8
a[27] => Mod0.IN36
a[27] => Div2.IN8
a[27] => Mod2.IN36
a[27] => Add1.IN37
a[27] => d.IN0
a[28] => ShiftRight0.IN4
a[28] => Div0.IN7
a[28] => Mod0.IN35
a[28] => Div2.IN7
a[28] => Mod2.IN35
a[28] => Add1.IN36
a[28] => d.IN0
a[29] => ShiftRight0.IN3
a[29] => Div0.IN6
a[29] => Mod0.IN34
a[29] => Div2.IN6
a[29] => Mod2.IN34
a[29] => Add1.IN35
a[29] => d.IN0
a[30] => ShiftRight0.IN2
a[30] => Div0.IN5
a[30] => Mod0.IN33
a[30] => Div2.IN5
a[30] => Mod2.IN33
a[30] => Add1.IN34
a[30] => d.IN0
a[31] => ShiftRight0.IN1
a[31] => Div0.IN4
a[31] => Mod0.IN32
a[31] => Div2.IN4
a[31] => Mod2.IN32
a[31] => Add1.IN33
a[31] => d.IN0
b[0] => ShiftRight0.IN63
b[0] => d.IN1
b[1] => ShiftRight0.IN62
b[1] => d.IN1
b[2] => ShiftRight0.IN61
b[2] => d.IN1
b[3] => ShiftRight0.IN60
b[3] => d.IN1
b[4] => ShiftRight0.IN59
b[4] => d.IN1
b[5] => ShiftRight0.IN58
b[5] => d.IN1
b[6] => ShiftRight0.IN57
b[6] => d.IN1
b[7] => ShiftRight0.IN56
b[7] => d.IN1
b[8] => ShiftRight0.IN55
b[8] => d.IN1
b[9] => ShiftRight0.IN54
b[9] => d.IN1
b[10] => ShiftRight0.IN53
b[10] => d.IN1
b[11] => ShiftRight0.IN52
b[11] => d.IN1
b[12] => ShiftRight0.IN51
b[12] => d.IN1
b[13] => ShiftRight0.IN50
b[13] => d.IN1
b[14] => ShiftRight0.IN49
b[14] => d.IN1
b[15] => ShiftRight0.IN48
b[15] => d.IN1
b[16] => ShiftRight0.IN47
b[16] => d.IN1
b[17] => ShiftRight0.IN46
b[17] => d.IN1
b[18] => ShiftRight0.IN45
b[18] => d.IN1
b[19] => ShiftRight0.IN44
b[19] => d.IN1
b[20] => ShiftRight0.IN43
b[20] => d.IN1
b[21] => ShiftRight0.IN42
b[21] => d.IN1
b[22] => ShiftRight0.IN41
b[22] => d.IN1
b[23] => ShiftRight0.IN40
b[23] => d.IN1
b[24] => ShiftRight0.IN39
b[24] => d.IN1
b[25] => ShiftRight0.IN38
b[25] => d.IN1
b[26] => ShiftRight0.IN37
b[26] => d.IN1
b[27] => ShiftRight0.IN36
b[27] => d.IN1
b[28] => ShiftRight0.IN35
b[28] => d.IN1
b[29] => ShiftRight0.IN34
b[29] => d.IN1
b[30] => ShiftRight0.IN33
b[30] => d.IN1
b[31] => d.IN1
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[0] => Mux32.IN5
sel[0] => Mux33.IN5
sel[0] => Mux34.IN5
sel[0] => Mux35.IN5
sel[0] => Mux36.IN5
sel[0] => Mux37.IN5
sel[0] => Mux38.IN5
sel[0] => Mux39.IN5
sel[0] => Mux6.IN5
sel[0] => Mux5.IN5
sel[0] => Mux4.IN5
sel[0] => Mux3.IN5
sel[0] => Mux2.IN5
sel[0] => Mux1.IN5
sel[0] => Mux0.IN5
sel[0] => Mux40.IN5
sel[0] => Mux41.IN5
sel[0] => Mux42.IN5
sel[0] => Mux43.IN5
sel[0] => Mux44.IN5
sel[0] => Mux45.IN5
sel[0] => Mux46.IN5
sel[0] => Mux47.IN5
sel[0] => Mux48.IN5
sel[0] => Mux49.IN5
sel[0] => Mux50.IN5
sel[0] => Mux51.IN5
sel[0] => Mux52.IN5
sel[0] => Mux53.IN5
sel[0] => Mux54.IN5
sel[0] => Mux55.IN5
sel[0] => Mux56.IN5
sel[0] => Mux57.IN5
sel[0] => Mux58.IN5
sel[0] => Mux59.IN5
sel[0] => Mux60.IN5
sel[0] => Mux61.IN5
sel[0] => Mux62.IN5
sel[0] => Mux63.IN5
sel[0] => Mux64.IN5
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
sel[1] => Mux32.IN4
sel[1] => Mux33.IN4
sel[1] => Mux34.IN4
sel[1] => Mux35.IN4
sel[1] => Mux36.IN4
sel[1] => Mux37.IN4
sel[1] => Mux38.IN4
sel[1] => Mux39.IN4
sel[1] => Mux6.IN4
sel[1] => Mux5.IN4
sel[1] => Mux4.IN4
sel[1] => Mux3.IN4
sel[1] => Mux2.IN4
sel[1] => Mux1.IN4
sel[1] => Mux0.IN4
sel[1] => Mux40.IN4
sel[1] => Mux41.IN4
sel[1] => Mux42.IN4
sel[1] => Mux43.IN4
sel[1] => Mux44.IN4
sel[1] => Mux45.IN4
sel[1] => Mux46.IN4
sel[1] => Mux47.IN4
sel[1] => Mux48.IN4
sel[1] => Mux49.IN4
sel[1] => Mux50.IN4
sel[1] => Mux51.IN4
sel[1] => Mux52.IN4
sel[1] => Mux53.IN4
sel[1] => Mux54.IN4
sel[1] => Mux55.IN4
sel[1] => Mux56.IN4
sel[1] => Mux57.IN4
sel[1] => Mux58.IN4
sel[1] => Mux59.IN4
sel[1] => Mux60.IN4
sel[1] => Mux61.IN4
sel[1] => Mux62.IN4
sel[1] => Mux63.IN4
sel[1] => Mux64.IN4
c[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
d[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[8] <= d[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[9] <= d[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[10] <= d[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[11] <= d[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[12] <= d[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[13] <= d[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[14] <= d[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[15] <= d[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[16] <= d[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[17] <= d[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[18] <= d[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[19] <= d[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[20] <= d[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[21] <= d[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[22] <= d[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[23] <= d[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[24] <= d[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[25] <= d[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[26] <= d[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[27] <= d[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[28] <= d[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[29] <= d[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[30] <= d[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[31] <= d[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Relogio|ULA:getFreq
a[0] => ShiftRight0.IN32
a[0] => Div0.IN35
a[0] => Mod0.IN63
a[0] => Div2.IN35
a[0] => Mod2.IN63
a[0] => Add1.IN64
a[0] => d.IN0
a[1] => ShiftRight0.IN31
a[1] => Div0.IN34
a[1] => Mod0.IN62
a[1] => Div2.IN34
a[1] => Mod2.IN62
a[1] => Add1.IN63
a[1] => d.IN0
a[2] => ShiftRight0.IN30
a[2] => Div0.IN33
a[2] => Mod0.IN61
a[2] => Div2.IN33
a[2] => Mod2.IN61
a[2] => Add1.IN62
a[2] => d.IN0
a[3] => ShiftRight0.IN29
a[3] => Div0.IN32
a[3] => Mod0.IN60
a[3] => Div2.IN32
a[3] => Mod2.IN60
a[3] => Add1.IN61
a[3] => d.IN0
a[4] => ShiftRight0.IN28
a[4] => Div0.IN31
a[4] => Mod0.IN59
a[4] => Div2.IN31
a[4] => Mod2.IN59
a[4] => Add1.IN60
a[4] => d.IN0
a[5] => ShiftRight0.IN27
a[5] => Div0.IN30
a[5] => Mod0.IN58
a[5] => Div2.IN30
a[5] => Mod2.IN58
a[5] => Add1.IN59
a[5] => d.IN0
a[6] => ShiftRight0.IN26
a[6] => Div0.IN29
a[6] => Mod0.IN57
a[6] => Div2.IN29
a[6] => Mod2.IN57
a[6] => Add1.IN58
a[6] => d.IN0
a[7] => ShiftRight0.IN25
a[7] => Div0.IN28
a[7] => Mod0.IN56
a[7] => Div2.IN28
a[7] => Mod2.IN56
a[7] => Add1.IN57
a[7] => d.IN0
a[8] => ShiftRight0.IN24
a[8] => Div0.IN27
a[8] => Mod0.IN55
a[8] => Div2.IN27
a[8] => Mod2.IN55
a[8] => Add1.IN56
a[8] => d.IN0
a[9] => ShiftRight0.IN23
a[9] => Div0.IN26
a[9] => Mod0.IN54
a[9] => Div2.IN26
a[9] => Mod2.IN54
a[9] => Add1.IN55
a[9] => d.IN0
a[10] => ShiftRight0.IN22
a[10] => Div0.IN25
a[10] => Mod0.IN53
a[10] => Div2.IN25
a[10] => Mod2.IN53
a[10] => Add1.IN54
a[10] => d.IN0
a[11] => ShiftRight0.IN21
a[11] => Div0.IN24
a[11] => Mod0.IN52
a[11] => Div2.IN24
a[11] => Mod2.IN52
a[11] => Add1.IN53
a[11] => d.IN0
a[12] => ShiftRight0.IN20
a[12] => Div0.IN23
a[12] => Mod0.IN51
a[12] => Div2.IN23
a[12] => Mod2.IN51
a[12] => Add1.IN52
a[12] => d.IN0
a[13] => ShiftRight0.IN19
a[13] => Div0.IN22
a[13] => Mod0.IN50
a[13] => Div2.IN22
a[13] => Mod2.IN50
a[13] => Add1.IN51
a[13] => d.IN0
a[14] => ShiftRight0.IN18
a[14] => Div0.IN21
a[14] => Mod0.IN49
a[14] => Div2.IN21
a[14] => Mod2.IN49
a[14] => Add1.IN50
a[14] => d.IN0
a[15] => ShiftRight0.IN17
a[15] => Div0.IN20
a[15] => Mod0.IN48
a[15] => Div2.IN20
a[15] => Mod2.IN48
a[15] => Add1.IN49
a[15] => d.IN0
a[16] => ShiftRight0.IN16
a[16] => Div0.IN19
a[16] => Mod0.IN47
a[16] => Div2.IN19
a[16] => Mod2.IN47
a[16] => Add1.IN48
a[16] => d.IN0
a[17] => ShiftRight0.IN15
a[17] => Div0.IN18
a[17] => Mod0.IN46
a[17] => Div2.IN18
a[17] => Mod2.IN46
a[17] => Add1.IN47
a[17] => d.IN0
a[18] => ShiftRight0.IN14
a[18] => Div0.IN17
a[18] => Mod0.IN45
a[18] => Div2.IN17
a[18] => Mod2.IN45
a[18] => Add1.IN46
a[18] => d.IN0
a[19] => ShiftRight0.IN13
a[19] => Div0.IN16
a[19] => Mod0.IN44
a[19] => Div2.IN16
a[19] => Mod2.IN44
a[19] => Add1.IN45
a[19] => d.IN0
a[20] => ShiftRight0.IN12
a[20] => Div0.IN15
a[20] => Mod0.IN43
a[20] => Div2.IN15
a[20] => Mod2.IN43
a[20] => Add1.IN44
a[20] => d.IN0
a[21] => ShiftRight0.IN11
a[21] => Div0.IN14
a[21] => Mod0.IN42
a[21] => Div2.IN14
a[21] => Mod2.IN42
a[21] => Add1.IN43
a[21] => d.IN0
a[22] => ShiftRight0.IN10
a[22] => Div0.IN13
a[22] => Mod0.IN41
a[22] => Div2.IN13
a[22] => Mod2.IN41
a[22] => Add1.IN42
a[22] => d.IN0
a[23] => ShiftRight0.IN9
a[23] => Div0.IN12
a[23] => Mod0.IN40
a[23] => Div2.IN12
a[23] => Mod2.IN40
a[23] => Add1.IN41
a[23] => d.IN0
a[24] => ShiftRight0.IN8
a[24] => Div0.IN11
a[24] => Mod0.IN39
a[24] => Div2.IN11
a[24] => Mod2.IN39
a[24] => Add1.IN40
a[24] => d.IN0
a[25] => ShiftRight0.IN7
a[25] => Div0.IN10
a[25] => Mod0.IN38
a[25] => Div2.IN10
a[25] => Mod2.IN38
a[25] => Add1.IN39
a[25] => d.IN0
a[26] => ShiftRight0.IN6
a[26] => Div0.IN9
a[26] => Mod0.IN37
a[26] => Div2.IN9
a[26] => Mod2.IN37
a[26] => Add1.IN38
a[26] => d.IN0
a[27] => ShiftRight0.IN5
a[27] => Div0.IN8
a[27] => Mod0.IN36
a[27] => Div2.IN8
a[27] => Mod2.IN36
a[27] => Add1.IN37
a[27] => d.IN0
a[28] => ShiftRight0.IN4
a[28] => Div0.IN7
a[28] => Mod0.IN35
a[28] => Div2.IN7
a[28] => Mod2.IN35
a[28] => Add1.IN36
a[28] => d.IN0
a[29] => ShiftRight0.IN3
a[29] => Div0.IN6
a[29] => Mod0.IN34
a[29] => Div2.IN6
a[29] => Mod2.IN34
a[29] => Add1.IN35
a[29] => d.IN0
a[30] => ShiftRight0.IN2
a[30] => Div0.IN5
a[30] => Mod0.IN33
a[30] => Div2.IN5
a[30] => Mod2.IN33
a[30] => Add1.IN34
a[30] => d.IN0
a[31] => ShiftRight0.IN1
a[31] => Div0.IN4
a[31] => Mod0.IN32
a[31] => Div2.IN4
a[31] => Mod2.IN32
a[31] => Add1.IN33
a[31] => d.IN0
b[0] => ShiftRight0.IN63
b[0] => d.IN1
b[1] => ShiftRight0.IN62
b[1] => d.IN1
b[2] => ShiftRight0.IN61
b[2] => d.IN1
b[3] => ShiftRight0.IN60
b[3] => d.IN1
b[4] => ShiftRight0.IN59
b[4] => d.IN1
b[5] => ShiftRight0.IN58
b[5] => d.IN1
b[6] => ShiftRight0.IN57
b[6] => d.IN1
b[7] => ShiftRight0.IN56
b[7] => d.IN1
b[8] => ShiftRight0.IN55
b[8] => d.IN1
b[9] => ShiftRight0.IN54
b[9] => d.IN1
b[10] => ShiftRight0.IN53
b[10] => d.IN1
b[11] => ShiftRight0.IN52
b[11] => d.IN1
b[12] => ShiftRight0.IN51
b[12] => d.IN1
b[13] => ShiftRight0.IN50
b[13] => d.IN1
b[14] => ShiftRight0.IN49
b[14] => d.IN1
b[15] => ShiftRight0.IN48
b[15] => d.IN1
b[16] => ShiftRight0.IN47
b[16] => d.IN1
b[17] => ShiftRight0.IN46
b[17] => d.IN1
b[18] => ShiftRight0.IN45
b[18] => d.IN1
b[19] => ShiftRight0.IN44
b[19] => d.IN1
b[20] => ShiftRight0.IN43
b[20] => d.IN1
b[21] => ShiftRight0.IN42
b[21] => d.IN1
b[22] => ShiftRight0.IN41
b[22] => d.IN1
b[23] => ShiftRight0.IN40
b[23] => d.IN1
b[24] => ShiftRight0.IN39
b[24] => d.IN1
b[25] => ShiftRight0.IN38
b[25] => d.IN1
b[26] => ShiftRight0.IN37
b[26] => d.IN1
b[27] => ShiftRight0.IN36
b[27] => d.IN1
b[28] => ShiftRight0.IN35
b[28] => d.IN1
b[29] => ShiftRight0.IN34
b[29] => d.IN1
b[30] => ShiftRight0.IN33
b[30] => d.IN1
b[31] => d.IN1
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[0] => Mux32.IN5
sel[0] => Mux33.IN5
sel[0] => Mux34.IN5
sel[0] => Mux35.IN5
sel[0] => Mux36.IN5
sel[0] => Mux37.IN5
sel[0] => Mux38.IN5
sel[0] => Mux39.IN5
sel[0] => Mux6.IN5
sel[0] => Mux5.IN5
sel[0] => Mux4.IN5
sel[0] => Mux3.IN5
sel[0] => Mux2.IN5
sel[0] => Mux1.IN5
sel[0] => Mux0.IN5
sel[0] => Mux40.IN5
sel[0] => Mux41.IN5
sel[0] => Mux42.IN5
sel[0] => Mux43.IN5
sel[0] => Mux44.IN5
sel[0] => Mux45.IN5
sel[0] => Mux46.IN5
sel[0] => Mux47.IN5
sel[0] => Mux48.IN5
sel[0] => Mux49.IN5
sel[0] => Mux50.IN5
sel[0] => Mux51.IN5
sel[0] => Mux52.IN5
sel[0] => Mux53.IN5
sel[0] => Mux54.IN5
sel[0] => Mux55.IN5
sel[0] => Mux56.IN5
sel[0] => Mux57.IN5
sel[0] => Mux58.IN5
sel[0] => Mux59.IN5
sel[0] => Mux60.IN5
sel[0] => Mux61.IN5
sel[0] => Mux62.IN5
sel[0] => Mux63.IN5
sel[0] => Mux64.IN5
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
sel[1] => Mux32.IN4
sel[1] => Mux33.IN4
sel[1] => Mux34.IN4
sel[1] => Mux35.IN4
sel[1] => Mux36.IN4
sel[1] => Mux37.IN4
sel[1] => Mux38.IN4
sel[1] => Mux39.IN4
sel[1] => Mux6.IN4
sel[1] => Mux5.IN4
sel[1] => Mux4.IN4
sel[1] => Mux3.IN4
sel[1] => Mux2.IN4
sel[1] => Mux1.IN4
sel[1] => Mux0.IN4
sel[1] => Mux40.IN4
sel[1] => Mux41.IN4
sel[1] => Mux42.IN4
sel[1] => Mux43.IN4
sel[1] => Mux44.IN4
sel[1] => Mux45.IN4
sel[1] => Mux46.IN4
sel[1] => Mux47.IN4
sel[1] => Mux48.IN4
sel[1] => Mux49.IN4
sel[1] => Mux50.IN4
sel[1] => Mux51.IN4
sel[1] => Mux52.IN4
sel[1] => Mux53.IN4
sel[1] => Mux54.IN4
sel[1] => Mux55.IN4
sel[1] => Mux56.IN4
sel[1] => Mux57.IN4
sel[1] => Mux58.IN4
sel[1] => Mux59.IN4
sel[1] => Mux60.IN4
sel[1] => Mux61.IN4
sel[1] => Mux62.IN4
sel[1] => Mux63.IN4
sel[1] => Mux64.IN4
c[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
d[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[8] <= d[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[9] <= d[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[10] <= d[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[11] <= d[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[12] <= d[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[13] <= d[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[14] <= d[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[15] <= d[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[16] <= d[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[17] <= d[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[18] <= d[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[19] <= d[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[20] <= d[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[21] <= d[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[22] <= d[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[23] <= d[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[24] <= d[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[25] <= d[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[26] <= d[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[27] <= d[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[28] <= d[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[29] <= d[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[30] <= d[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[31] <= d[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Relogio|pulsoDivisor:pulsoSegundo
clk => target[0].CLK
clk => target[1].CLK
clk => target[2].CLK
clk => target[3].CLK
clk => target[4].CLK
clk => target[5].CLK
clk => target[6].CLK
clk => target[7].CLK
clk => target[8].CLK
clk => target[9].CLK
clk => target[10].CLK
clk => target[11].CLK
clk => target[12].CLK
clk => target[13].CLK
clk => target[14].CLK
clk => target[15].CLK
clk => target[16].CLK
clk => target[17].CLK
clk => target[18].CLK
clk => target[19].CLK
clk => target[20].CLK
clk => target[21].CLK
clk => target[22].CLK
clk => target[23].CLK
clk => target[24].CLK
clk => target[25].CLK
clk => target[26].CLK
clk => target[27].CLK
clk => target[28].CLK
clk => target[29].CLK
clk => target[30].CLK
clk => target[31].CLK
clk => clk_sec~reg0.CLK
clk => cnt_in[0].CLK
clk => cnt_in[1].CLK
clk => cnt_in[2].CLK
clk => cnt_in[3].CLK
clk => cnt_in[4].CLK
clk => cnt_in[5].CLK
clk => cnt_in[6].CLK
clk => cnt_in[7].CLK
clk => cnt_in[8].CLK
clk => cnt_in[9].CLK
clk => cnt_in[10].CLK
clk => cnt_in[11].CLK
clk => cnt_in[12].CLK
clk => cnt_in[13].CLK
clk => cnt_in[14].CLK
clk => cnt_in[15].CLK
clk => cnt_in[16].CLK
clk => cnt_in[17].CLK
clk => cnt_in[18].CLK
clk => cnt_in[19].CLK
clk => cnt_in[20].CLK
clk => cnt_in[21].CLK
clk => cnt_in[22].CLK
clk => cnt_in[23].CLK
clk => cnt_in[24].CLK
clk => cnt_in[25].CLK
clk => cnt_in[26].CLK
clk => cnt_in[27].CLK
clk => cnt_in[28].CLK
clk => cnt_in[29].CLK
clk => cnt_in[30].CLK
clk => cnt_in[31].CLK
rst => clk_sec~reg0.PRESET
rst => cnt_in[0].ACLR
rst => cnt_in[1].ACLR
rst => cnt_in[2].ACLR
rst => cnt_in[3].ACLR
rst => cnt_in[4].ACLR
rst => cnt_in[5].ACLR
rst => cnt_in[6].ACLR
rst => cnt_in[7].ACLR
rst => cnt_in[8].ACLR
rst => cnt_in[9].ACLR
rst => cnt_in[10].ACLR
rst => cnt_in[11].ACLR
rst => cnt_in[12].ACLR
rst => cnt_in[13].ACLR
rst => cnt_in[14].ACLR
rst => cnt_in[15].ACLR
rst => cnt_in[16].ACLR
rst => cnt_in[17].ACLR
rst => cnt_in[18].ACLR
rst => cnt_in[19].ACLR
rst => cnt_in[20].ACLR
rst => cnt_in[21].ACLR
rst => cnt_in[22].ACLR
rst => cnt_in[23].ACLR
rst => cnt_in[24].ACLR
rst => cnt_in[25].ACLR
rst => cnt_in[26].ACLR
rst => cnt_in[27].ACLR
rst => cnt_in[28].ACLR
rst => cnt_in[29].ACLR
rst => cnt_in[30].ACLR
rst => cnt_in[31].ACLR
rst => target[0].ENA
rst => target[31].ENA
rst => target[30].ENA
rst => target[29].ENA
rst => target[28].ENA
rst => target[27].ENA
rst => target[26].ENA
rst => target[25].ENA
rst => target[24].ENA
rst => target[23].ENA
rst => target[22].ENA
rst => target[21].ENA
rst => target[20].ENA
rst => target[19].ENA
rst => target[18].ENA
rst => target[17].ENA
rst => target[16].ENA
rst => target[15].ENA
rst => target[14].ENA
rst => target[13].ENA
rst => target[12].ENA
rst => target[11].ENA
rst => target[10].ENA
rst => target[9].ENA
rst => target[8].ENA
rst => target[7].ENA
rst => target[6].ENA
rst => target[5].ENA
rst => target[4].ENA
rst => target[3].ENA
rst => target[2].ENA
rst => target[1].ENA
divfactor[0] => ~NO_FANOUT~
divfactor[1] => Add0.IN62
divfactor[2] => Add0.IN61
divfactor[3] => Add0.IN60
divfactor[4] => Add0.IN59
divfactor[5] => Add0.IN58
divfactor[6] => Add0.IN57
divfactor[7] => Add0.IN56
divfactor[8] => Add0.IN55
divfactor[9] => Add0.IN54
divfactor[10] => Add0.IN53
divfactor[11] => Add0.IN52
divfactor[12] => Add0.IN51
divfactor[13] => Add0.IN50
divfactor[14] => Add0.IN49
divfactor[15] => Add0.IN48
divfactor[16] => Add0.IN47
divfactor[17] => Add0.IN46
divfactor[18] => Add0.IN45
divfactor[19] => Add0.IN44
divfactor[20] => Add0.IN43
divfactor[21] => Add0.IN42
divfactor[22] => Add0.IN41
divfactor[23] => Add0.IN40
divfactor[24] => Add0.IN39
divfactor[25] => Add0.IN38
divfactor[26] => Add0.IN37
divfactor[27] => Add0.IN36
divfactor[28] => Add0.IN35
divfactor[29] => Add0.IN34
divfactor[30] => Add0.IN33
divfactor[31] => Add0.IN32
clk_sec <= clk_sec~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Relogio|pulsoDivisor:pulsoSegundo|ULA:B0
a[0] => ShiftRight0.IN32
a[0] => Div0.IN35
a[0] => Mod0.IN63
a[0] => Div2.IN35
a[0] => Mod2.IN63
a[0] => Add1.IN64
a[0] => d.IN0
a[1] => ShiftRight0.IN31
a[1] => Div0.IN34
a[1] => Mod0.IN62
a[1] => Div2.IN34
a[1] => Mod2.IN62
a[1] => Add1.IN63
a[1] => d.IN0
a[2] => ShiftRight0.IN30
a[2] => Div0.IN33
a[2] => Mod0.IN61
a[2] => Div2.IN33
a[2] => Mod2.IN61
a[2] => Add1.IN62
a[2] => d.IN0
a[3] => ShiftRight0.IN29
a[3] => Div0.IN32
a[3] => Mod0.IN60
a[3] => Div2.IN32
a[3] => Mod2.IN60
a[3] => Add1.IN61
a[3] => d.IN0
a[4] => ShiftRight0.IN28
a[4] => Div0.IN31
a[4] => Mod0.IN59
a[4] => Div2.IN31
a[4] => Mod2.IN59
a[4] => Add1.IN60
a[4] => d.IN0
a[5] => ShiftRight0.IN27
a[5] => Div0.IN30
a[5] => Mod0.IN58
a[5] => Div2.IN30
a[5] => Mod2.IN58
a[5] => Add1.IN59
a[5] => d.IN0
a[6] => ShiftRight0.IN26
a[6] => Div0.IN29
a[6] => Mod0.IN57
a[6] => Div2.IN29
a[6] => Mod2.IN57
a[6] => Add1.IN58
a[6] => d.IN0
a[7] => ShiftRight0.IN25
a[7] => Div0.IN28
a[7] => Mod0.IN56
a[7] => Div2.IN28
a[7] => Mod2.IN56
a[7] => Add1.IN57
a[7] => d.IN0
a[8] => ShiftRight0.IN24
a[8] => Div0.IN27
a[8] => Mod0.IN55
a[8] => Div2.IN27
a[8] => Mod2.IN55
a[8] => Add1.IN56
a[8] => d.IN0
a[9] => ShiftRight0.IN23
a[9] => Div0.IN26
a[9] => Mod0.IN54
a[9] => Div2.IN26
a[9] => Mod2.IN54
a[9] => Add1.IN55
a[9] => d.IN0
a[10] => ShiftRight0.IN22
a[10] => Div0.IN25
a[10] => Mod0.IN53
a[10] => Div2.IN25
a[10] => Mod2.IN53
a[10] => Add1.IN54
a[10] => d.IN0
a[11] => ShiftRight0.IN21
a[11] => Div0.IN24
a[11] => Mod0.IN52
a[11] => Div2.IN24
a[11] => Mod2.IN52
a[11] => Add1.IN53
a[11] => d.IN0
a[12] => ShiftRight0.IN20
a[12] => Div0.IN23
a[12] => Mod0.IN51
a[12] => Div2.IN23
a[12] => Mod2.IN51
a[12] => Add1.IN52
a[12] => d.IN0
a[13] => ShiftRight0.IN19
a[13] => Div0.IN22
a[13] => Mod0.IN50
a[13] => Div2.IN22
a[13] => Mod2.IN50
a[13] => Add1.IN51
a[13] => d.IN0
a[14] => ShiftRight0.IN18
a[14] => Div0.IN21
a[14] => Mod0.IN49
a[14] => Div2.IN21
a[14] => Mod2.IN49
a[14] => Add1.IN50
a[14] => d.IN0
a[15] => ShiftRight0.IN17
a[15] => Div0.IN20
a[15] => Mod0.IN48
a[15] => Div2.IN20
a[15] => Mod2.IN48
a[15] => Add1.IN49
a[15] => d.IN0
a[16] => ShiftRight0.IN16
a[16] => Div0.IN19
a[16] => Mod0.IN47
a[16] => Div2.IN19
a[16] => Mod2.IN47
a[16] => Add1.IN48
a[16] => d.IN0
a[17] => ShiftRight0.IN15
a[17] => Div0.IN18
a[17] => Mod0.IN46
a[17] => Div2.IN18
a[17] => Mod2.IN46
a[17] => Add1.IN47
a[17] => d.IN0
a[18] => ShiftRight0.IN14
a[18] => Div0.IN17
a[18] => Mod0.IN45
a[18] => Div2.IN17
a[18] => Mod2.IN45
a[18] => Add1.IN46
a[18] => d.IN0
a[19] => ShiftRight0.IN13
a[19] => Div0.IN16
a[19] => Mod0.IN44
a[19] => Div2.IN16
a[19] => Mod2.IN44
a[19] => Add1.IN45
a[19] => d.IN0
a[20] => ShiftRight0.IN12
a[20] => Div0.IN15
a[20] => Mod0.IN43
a[20] => Div2.IN15
a[20] => Mod2.IN43
a[20] => Add1.IN44
a[20] => d.IN0
a[21] => ShiftRight0.IN11
a[21] => Div0.IN14
a[21] => Mod0.IN42
a[21] => Div2.IN14
a[21] => Mod2.IN42
a[21] => Add1.IN43
a[21] => d.IN0
a[22] => ShiftRight0.IN10
a[22] => Div0.IN13
a[22] => Mod0.IN41
a[22] => Div2.IN13
a[22] => Mod2.IN41
a[22] => Add1.IN42
a[22] => d.IN0
a[23] => ShiftRight0.IN9
a[23] => Div0.IN12
a[23] => Mod0.IN40
a[23] => Div2.IN12
a[23] => Mod2.IN40
a[23] => Add1.IN41
a[23] => d.IN0
a[24] => ShiftRight0.IN8
a[24] => Div0.IN11
a[24] => Mod0.IN39
a[24] => Div2.IN11
a[24] => Mod2.IN39
a[24] => Add1.IN40
a[24] => d.IN0
a[25] => ShiftRight0.IN7
a[25] => Div0.IN10
a[25] => Mod0.IN38
a[25] => Div2.IN10
a[25] => Mod2.IN38
a[25] => Add1.IN39
a[25] => d.IN0
a[26] => ShiftRight0.IN6
a[26] => Div0.IN9
a[26] => Mod0.IN37
a[26] => Div2.IN9
a[26] => Mod2.IN37
a[26] => Add1.IN38
a[26] => d.IN0
a[27] => ShiftRight0.IN5
a[27] => Div0.IN8
a[27] => Mod0.IN36
a[27] => Div2.IN8
a[27] => Mod2.IN36
a[27] => Add1.IN37
a[27] => d.IN0
a[28] => ShiftRight0.IN4
a[28] => Div0.IN7
a[28] => Mod0.IN35
a[28] => Div2.IN7
a[28] => Mod2.IN35
a[28] => Add1.IN36
a[28] => d.IN0
a[29] => ShiftRight0.IN3
a[29] => Div0.IN6
a[29] => Mod0.IN34
a[29] => Div2.IN6
a[29] => Mod2.IN34
a[29] => Add1.IN35
a[29] => d.IN0
a[30] => ShiftRight0.IN2
a[30] => Div0.IN5
a[30] => Mod0.IN33
a[30] => Div2.IN5
a[30] => Mod2.IN33
a[30] => Add1.IN34
a[30] => d.IN0
a[31] => ShiftRight0.IN1
a[31] => Div0.IN4
a[31] => Mod0.IN32
a[31] => Div2.IN4
a[31] => Mod2.IN32
a[31] => Add1.IN33
a[31] => d.IN0
b[0] => ShiftRight0.IN63
b[0] => d.IN1
b[1] => ShiftRight0.IN62
b[1] => d.IN1
b[2] => ShiftRight0.IN61
b[2] => d.IN1
b[3] => ShiftRight0.IN60
b[3] => d.IN1
b[4] => ShiftRight0.IN59
b[4] => d.IN1
b[5] => ShiftRight0.IN58
b[5] => d.IN1
b[6] => ShiftRight0.IN57
b[6] => d.IN1
b[7] => ShiftRight0.IN56
b[7] => d.IN1
b[8] => ShiftRight0.IN55
b[8] => d.IN1
b[9] => ShiftRight0.IN54
b[9] => d.IN1
b[10] => ShiftRight0.IN53
b[10] => d.IN1
b[11] => ShiftRight0.IN52
b[11] => d.IN1
b[12] => ShiftRight0.IN51
b[12] => d.IN1
b[13] => ShiftRight0.IN50
b[13] => d.IN1
b[14] => ShiftRight0.IN49
b[14] => d.IN1
b[15] => ShiftRight0.IN48
b[15] => d.IN1
b[16] => ShiftRight0.IN47
b[16] => d.IN1
b[17] => ShiftRight0.IN46
b[17] => d.IN1
b[18] => ShiftRight0.IN45
b[18] => d.IN1
b[19] => ShiftRight0.IN44
b[19] => d.IN1
b[20] => ShiftRight0.IN43
b[20] => d.IN1
b[21] => ShiftRight0.IN42
b[21] => d.IN1
b[22] => ShiftRight0.IN41
b[22] => d.IN1
b[23] => ShiftRight0.IN40
b[23] => d.IN1
b[24] => ShiftRight0.IN39
b[24] => d.IN1
b[25] => ShiftRight0.IN38
b[25] => d.IN1
b[26] => ShiftRight0.IN37
b[26] => d.IN1
b[27] => ShiftRight0.IN36
b[27] => d.IN1
b[28] => ShiftRight0.IN35
b[28] => d.IN1
b[29] => ShiftRight0.IN34
b[29] => d.IN1
b[30] => ShiftRight0.IN33
b[30] => d.IN1
b[31] => d.IN1
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[0] => Mux32.IN5
sel[0] => Mux33.IN5
sel[0] => Mux34.IN5
sel[0] => Mux35.IN5
sel[0] => Mux36.IN5
sel[0] => Mux37.IN5
sel[0] => Mux38.IN5
sel[0] => Mux39.IN5
sel[0] => Mux6.IN5
sel[0] => Mux5.IN5
sel[0] => Mux4.IN5
sel[0] => Mux3.IN5
sel[0] => Mux2.IN5
sel[0] => Mux1.IN5
sel[0] => Mux0.IN5
sel[0] => Mux40.IN5
sel[0] => Mux41.IN5
sel[0] => Mux42.IN5
sel[0] => Mux43.IN5
sel[0] => Mux44.IN5
sel[0] => Mux45.IN5
sel[0] => Mux46.IN5
sel[0] => Mux47.IN5
sel[0] => Mux48.IN5
sel[0] => Mux49.IN5
sel[0] => Mux50.IN5
sel[0] => Mux51.IN5
sel[0] => Mux52.IN5
sel[0] => Mux53.IN5
sel[0] => Mux54.IN5
sel[0] => Mux55.IN5
sel[0] => Mux56.IN5
sel[0] => Mux57.IN5
sel[0] => Mux58.IN5
sel[0] => Mux59.IN5
sel[0] => Mux60.IN5
sel[0] => Mux61.IN5
sel[0] => Mux62.IN5
sel[0] => Mux63.IN5
sel[0] => Mux64.IN5
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
sel[1] => Mux32.IN4
sel[1] => Mux33.IN4
sel[1] => Mux34.IN4
sel[1] => Mux35.IN4
sel[1] => Mux36.IN4
sel[1] => Mux37.IN4
sel[1] => Mux38.IN4
sel[1] => Mux39.IN4
sel[1] => Mux6.IN4
sel[1] => Mux5.IN4
sel[1] => Mux4.IN4
sel[1] => Mux3.IN4
sel[1] => Mux2.IN4
sel[1] => Mux1.IN4
sel[1] => Mux0.IN4
sel[1] => Mux40.IN4
sel[1] => Mux41.IN4
sel[1] => Mux42.IN4
sel[1] => Mux43.IN4
sel[1] => Mux44.IN4
sel[1] => Mux45.IN4
sel[1] => Mux46.IN4
sel[1] => Mux47.IN4
sel[1] => Mux48.IN4
sel[1] => Mux49.IN4
sel[1] => Mux50.IN4
sel[1] => Mux51.IN4
sel[1] => Mux52.IN4
sel[1] => Mux53.IN4
sel[1] => Mux54.IN4
sel[1] => Mux55.IN4
sel[1] => Mux56.IN4
sel[1] => Mux57.IN4
sel[1] => Mux58.IN4
sel[1] => Mux59.IN4
sel[1] => Mux60.IN4
sel[1] => Mux61.IN4
sel[1] => Mux62.IN4
sel[1] => Mux63.IN4
sel[1] => Mux64.IN4
c[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
d[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[8] <= d[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[9] <= d[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[10] <= d[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[11] <= d[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[12] <= d[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[13] <= d[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[14] <= d[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[15] <= d[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[16] <= d[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[17] <= d[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[18] <= d[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[19] <= d[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[20] <= d[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[21] <= d[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[22] <= d[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[23] <= d[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[24] <= d[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[25] <= d[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[26] <= d[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[27] <= d[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[28] <= d[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[29] <= d[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[30] <= d[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[31] <= d[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Relogio|pulsoDivisor:pulsoDecSegundo
clk => target[0].CLK
clk => target[1].CLK
clk => target[2].CLK
clk => target[3].CLK
clk => target[4].CLK
clk => target[5].CLK
clk => target[6].CLK
clk => target[7].CLK
clk => target[8].CLK
clk => target[9].CLK
clk => target[10].CLK
clk => target[11].CLK
clk => target[12].CLK
clk => target[13].CLK
clk => target[14].CLK
clk => target[15].CLK
clk => target[16].CLK
clk => target[17].CLK
clk => target[18].CLK
clk => target[19].CLK
clk => target[20].CLK
clk => target[21].CLK
clk => target[22].CLK
clk => target[23].CLK
clk => target[24].CLK
clk => target[25].CLK
clk => target[26].CLK
clk => target[27].CLK
clk => target[28].CLK
clk => target[29].CLK
clk => target[30].CLK
clk => target[31].CLK
clk => clk_sec~reg0.CLK
clk => cnt_in[0].CLK
clk => cnt_in[1].CLK
clk => cnt_in[2].CLK
clk => cnt_in[3].CLK
clk => cnt_in[4].CLK
clk => cnt_in[5].CLK
clk => cnt_in[6].CLK
clk => cnt_in[7].CLK
clk => cnt_in[8].CLK
clk => cnt_in[9].CLK
clk => cnt_in[10].CLK
clk => cnt_in[11].CLK
clk => cnt_in[12].CLK
clk => cnt_in[13].CLK
clk => cnt_in[14].CLK
clk => cnt_in[15].CLK
clk => cnt_in[16].CLK
clk => cnt_in[17].CLK
clk => cnt_in[18].CLK
clk => cnt_in[19].CLK
clk => cnt_in[20].CLK
clk => cnt_in[21].CLK
clk => cnt_in[22].CLK
clk => cnt_in[23].CLK
clk => cnt_in[24].CLK
clk => cnt_in[25].CLK
clk => cnt_in[26].CLK
clk => cnt_in[27].CLK
clk => cnt_in[28].CLK
clk => cnt_in[29].CLK
clk => cnt_in[30].CLK
clk => cnt_in[31].CLK
rst => clk_sec~reg0.PRESET
rst => cnt_in[0].ACLR
rst => cnt_in[1].ACLR
rst => cnt_in[2].ACLR
rst => cnt_in[3].ACLR
rst => cnt_in[4].ACLR
rst => cnt_in[5].ACLR
rst => cnt_in[6].ACLR
rst => cnt_in[7].ACLR
rst => cnt_in[8].ACLR
rst => cnt_in[9].ACLR
rst => cnt_in[10].ACLR
rst => cnt_in[11].ACLR
rst => cnt_in[12].ACLR
rst => cnt_in[13].ACLR
rst => cnt_in[14].ACLR
rst => cnt_in[15].ACLR
rst => cnt_in[16].ACLR
rst => cnt_in[17].ACLR
rst => cnt_in[18].ACLR
rst => cnt_in[19].ACLR
rst => cnt_in[20].ACLR
rst => cnt_in[21].ACLR
rst => cnt_in[22].ACLR
rst => cnt_in[23].ACLR
rst => cnt_in[24].ACLR
rst => cnt_in[25].ACLR
rst => cnt_in[26].ACLR
rst => cnt_in[27].ACLR
rst => cnt_in[28].ACLR
rst => cnt_in[29].ACLR
rst => cnt_in[30].ACLR
rst => cnt_in[31].ACLR
rst => target[0].ENA
rst => target[31].ENA
rst => target[30].ENA
rst => target[29].ENA
rst => target[28].ENA
rst => target[27].ENA
rst => target[26].ENA
rst => target[25].ENA
rst => target[24].ENA
rst => target[23].ENA
rst => target[22].ENA
rst => target[21].ENA
rst => target[20].ENA
rst => target[19].ENA
rst => target[18].ENA
rst => target[17].ENA
rst => target[16].ENA
rst => target[15].ENA
rst => target[14].ENA
rst => target[13].ENA
rst => target[12].ENA
rst => target[11].ENA
rst => target[10].ENA
rst => target[9].ENA
rst => target[8].ENA
rst => target[7].ENA
rst => target[6].ENA
rst => target[5].ENA
rst => target[4].ENA
rst => target[3].ENA
rst => target[2].ENA
rst => target[1].ENA
divfactor[0] => ~NO_FANOUT~
divfactor[1] => Add0.IN62
divfactor[2] => Add0.IN61
divfactor[3] => Add0.IN60
divfactor[4] => Add0.IN59
divfactor[5] => Add0.IN58
divfactor[6] => Add0.IN57
divfactor[7] => Add0.IN56
divfactor[8] => Add0.IN55
divfactor[9] => Add0.IN54
divfactor[10] => Add0.IN53
divfactor[11] => Add0.IN52
divfactor[12] => Add0.IN51
divfactor[13] => Add0.IN50
divfactor[14] => Add0.IN49
divfactor[15] => Add0.IN48
divfactor[16] => Add0.IN47
divfactor[17] => Add0.IN46
divfactor[18] => Add0.IN45
divfactor[19] => Add0.IN44
divfactor[20] => Add0.IN43
divfactor[21] => Add0.IN42
divfactor[22] => Add0.IN41
divfactor[23] => Add0.IN40
divfactor[24] => Add0.IN39
divfactor[25] => Add0.IN38
divfactor[26] => Add0.IN37
divfactor[27] => Add0.IN36
divfactor[28] => Add0.IN35
divfactor[29] => Add0.IN34
divfactor[30] => Add0.IN33
divfactor[31] => Add0.IN32
clk_sec <= clk_sec~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Relogio|pulsoDivisor:pulsoDecSegundo|ULA:B0
a[0] => ShiftRight0.IN32
a[0] => Div0.IN35
a[0] => Mod0.IN63
a[0] => Div2.IN35
a[0] => Mod2.IN63
a[0] => Add1.IN64
a[0] => d.IN0
a[1] => ShiftRight0.IN31
a[1] => Div0.IN34
a[1] => Mod0.IN62
a[1] => Div2.IN34
a[1] => Mod2.IN62
a[1] => Add1.IN63
a[1] => d.IN0
a[2] => ShiftRight0.IN30
a[2] => Div0.IN33
a[2] => Mod0.IN61
a[2] => Div2.IN33
a[2] => Mod2.IN61
a[2] => Add1.IN62
a[2] => d.IN0
a[3] => ShiftRight0.IN29
a[3] => Div0.IN32
a[3] => Mod0.IN60
a[3] => Div2.IN32
a[3] => Mod2.IN60
a[3] => Add1.IN61
a[3] => d.IN0
a[4] => ShiftRight0.IN28
a[4] => Div0.IN31
a[4] => Mod0.IN59
a[4] => Div2.IN31
a[4] => Mod2.IN59
a[4] => Add1.IN60
a[4] => d.IN0
a[5] => ShiftRight0.IN27
a[5] => Div0.IN30
a[5] => Mod0.IN58
a[5] => Div2.IN30
a[5] => Mod2.IN58
a[5] => Add1.IN59
a[5] => d.IN0
a[6] => ShiftRight0.IN26
a[6] => Div0.IN29
a[6] => Mod0.IN57
a[6] => Div2.IN29
a[6] => Mod2.IN57
a[6] => Add1.IN58
a[6] => d.IN0
a[7] => ShiftRight0.IN25
a[7] => Div0.IN28
a[7] => Mod0.IN56
a[7] => Div2.IN28
a[7] => Mod2.IN56
a[7] => Add1.IN57
a[7] => d.IN0
a[8] => ShiftRight0.IN24
a[8] => Div0.IN27
a[8] => Mod0.IN55
a[8] => Div2.IN27
a[8] => Mod2.IN55
a[8] => Add1.IN56
a[8] => d.IN0
a[9] => ShiftRight0.IN23
a[9] => Div0.IN26
a[9] => Mod0.IN54
a[9] => Div2.IN26
a[9] => Mod2.IN54
a[9] => Add1.IN55
a[9] => d.IN0
a[10] => ShiftRight0.IN22
a[10] => Div0.IN25
a[10] => Mod0.IN53
a[10] => Div2.IN25
a[10] => Mod2.IN53
a[10] => Add1.IN54
a[10] => d.IN0
a[11] => ShiftRight0.IN21
a[11] => Div0.IN24
a[11] => Mod0.IN52
a[11] => Div2.IN24
a[11] => Mod2.IN52
a[11] => Add1.IN53
a[11] => d.IN0
a[12] => ShiftRight0.IN20
a[12] => Div0.IN23
a[12] => Mod0.IN51
a[12] => Div2.IN23
a[12] => Mod2.IN51
a[12] => Add1.IN52
a[12] => d.IN0
a[13] => ShiftRight0.IN19
a[13] => Div0.IN22
a[13] => Mod0.IN50
a[13] => Div2.IN22
a[13] => Mod2.IN50
a[13] => Add1.IN51
a[13] => d.IN0
a[14] => ShiftRight0.IN18
a[14] => Div0.IN21
a[14] => Mod0.IN49
a[14] => Div2.IN21
a[14] => Mod2.IN49
a[14] => Add1.IN50
a[14] => d.IN0
a[15] => ShiftRight0.IN17
a[15] => Div0.IN20
a[15] => Mod0.IN48
a[15] => Div2.IN20
a[15] => Mod2.IN48
a[15] => Add1.IN49
a[15] => d.IN0
a[16] => ShiftRight0.IN16
a[16] => Div0.IN19
a[16] => Mod0.IN47
a[16] => Div2.IN19
a[16] => Mod2.IN47
a[16] => Add1.IN48
a[16] => d.IN0
a[17] => ShiftRight0.IN15
a[17] => Div0.IN18
a[17] => Mod0.IN46
a[17] => Div2.IN18
a[17] => Mod2.IN46
a[17] => Add1.IN47
a[17] => d.IN0
a[18] => ShiftRight0.IN14
a[18] => Div0.IN17
a[18] => Mod0.IN45
a[18] => Div2.IN17
a[18] => Mod2.IN45
a[18] => Add1.IN46
a[18] => d.IN0
a[19] => ShiftRight0.IN13
a[19] => Div0.IN16
a[19] => Mod0.IN44
a[19] => Div2.IN16
a[19] => Mod2.IN44
a[19] => Add1.IN45
a[19] => d.IN0
a[20] => ShiftRight0.IN12
a[20] => Div0.IN15
a[20] => Mod0.IN43
a[20] => Div2.IN15
a[20] => Mod2.IN43
a[20] => Add1.IN44
a[20] => d.IN0
a[21] => ShiftRight0.IN11
a[21] => Div0.IN14
a[21] => Mod0.IN42
a[21] => Div2.IN14
a[21] => Mod2.IN42
a[21] => Add1.IN43
a[21] => d.IN0
a[22] => ShiftRight0.IN10
a[22] => Div0.IN13
a[22] => Mod0.IN41
a[22] => Div2.IN13
a[22] => Mod2.IN41
a[22] => Add1.IN42
a[22] => d.IN0
a[23] => ShiftRight0.IN9
a[23] => Div0.IN12
a[23] => Mod0.IN40
a[23] => Div2.IN12
a[23] => Mod2.IN40
a[23] => Add1.IN41
a[23] => d.IN0
a[24] => ShiftRight0.IN8
a[24] => Div0.IN11
a[24] => Mod0.IN39
a[24] => Div2.IN11
a[24] => Mod2.IN39
a[24] => Add1.IN40
a[24] => d.IN0
a[25] => ShiftRight0.IN7
a[25] => Div0.IN10
a[25] => Mod0.IN38
a[25] => Div2.IN10
a[25] => Mod2.IN38
a[25] => Add1.IN39
a[25] => d.IN0
a[26] => ShiftRight0.IN6
a[26] => Div0.IN9
a[26] => Mod0.IN37
a[26] => Div2.IN9
a[26] => Mod2.IN37
a[26] => Add1.IN38
a[26] => d.IN0
a[27] => ShiftRight0.IN5
a[27] => Div0.IN8
a[27] => Mod0.IN36
a[27] => Div2.IN8
a[27] => Mod2.IN36
a[27] => Add1.IN37
a[27] => d.IN0
a[28] => ShiftRight0.IN4
a[28] => Div0.IN7
a[28] => Mod0.IN35
a[28] => Div2.IN7
a[28] => Mod2.IN35
a[28] => Add1.IN36
a[28] => d.IN0
a[29] => ShiftRight0.IN3
a[29] => Div0.IN6
a[29] => Mod0.IN34
a[29] => Div2.IN6
a[29] => Mod2.IN34
a[29] => Add1.IN35
a[29] => d.IN0
a[30] => ShiftRight0.IN2
a[30] => Div0.IN5
a[30] => Mod0.IN33
a[30] => Div2.IN5
a[30] => Mod2.IN33
a[30] => Add1.IN34
a[30] => d.IN0
a[31] => ShiftRight0.IN1
a[31] => Div0.IN4
a[31] => Mod0.IN32
a[31] => Div2.IN4
a[31] => Mod2.IN32
a[31] => Add1.IN33
a[31] => d.IN0
b[0] => ShiftRight0.IN63
b[0] => d.IN1
b[1] => ShiftRight0.IN62
b[1] => d.IN1
b[2] => ShiftRight0.IN61
b[2] => d.IN1
b[3] => ShiftRight0.IN60
b[3] => d.IN1
b[4] => ShiftRight0.IN59
b[4] => d.IN1
b[5] => ShiftRight0.IN58
b[5] => d.IN1
b[6] => ShiftRight0.IN57
b[6] => d.IN1
b[7] => ShiftRight0.IN56
b[7] => d.IN1
b[8] => ShiftRight0.IN55
b[8] => d.IN1
b[9] => ShiftRight0.IN54
b[9] => d.IN1
b[10] => ShiftRight0.IN53
b[10] => d.IN1
b[11] => ShiftRight0.IN52
b[11] => d.IN1
b[12] => ShiftRight0.IN51
b[12] => d.IN1
b[13] => ShiftRight0.IN50
b[13] => d.IN1
b[14] => ShiftRight0.IN49
b[14] => d.IN1
b[15] => ShiftRight0.IN48
b[15] => d.IN1
b[16] => ShiftRight0.IN47
b[16] => d.IN1
b[17] => ShiftRight0.IN46
b[17] => d.IN1
b[18] => ShiftRight0.IN45
b[18] => d.IN1
b[19] => ShiftRight0.IN44
b[19] => d.IN1
b[20] => ShiftRight0.IN43
b[20] => d.IN1
b[21] => ShiftRight0.IN42
b[21] => d.IN1
b[22] => ShiftRight0.IN41
b[22] => d.IN1
b[23] => ShiftRight0.IN40
b[23] => d.IN1
b[24] => ShiftRight0.IN39
b[24] => d.IN1
b[25] => ShiftRight0.IN38
b[25] => d.IN1
b[26] => ShiftRight0.IN37
b[26] => d.IN1
b[27] => ShiftRight0.IN36
b[27] => d.IN1
b[28] => ShiftRight0.IN35
b[28] => d.IN1
b[29] => ShiftRight0.IN34
b[29] => d.IN1
b[30] => ShiftRight0.IN33
b[30] => d.IN1
b[31] => d.IN1
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[0] => Mux32.IN5
sel[0] => Mux33.IN5
sel[0] => Mux34.IN5
sel[0] => Mux35.IN5
sel[0] => Mux36.IN5
sel[0] => Mux37.IN5
sel[0] => Mux38.IN5
sel[0] => Mux39.IN5
sel[0] => Mux6.IN5
sel[0] => Mux5.IN5
sel[0] => Mux4.IN5
sel[0] => Mux3.IN5
sel[0] => Mux2.IN5
sel[0] => Mux1.IN5
sel[0] => Mux0.IN5
sel[0] => Mux40.IN5
sel[0] => Mux41.IN5
sel[0] => Mux42.IN5
sel[0] => Mux43.IN5
sel[0] => Mux44.IN5
sel[0] => Mux45.IN5
sel[0] => Mux46.IN5
sel[0] => Mux47.IN5
sel[0] => Mux48.IN5
sel[0] => Mux49.IN5
sel[0] => Mux50.IN5
sel[0] => Mux51.IN5
sel[0] => Mux52.IN5
sel[0] => Mux53.IN5
sel[0] => Mux54.IN5
sel[0] => Mux55.IN5
sel[0] => Mux56.IN5
sel[0] => Mux57.IN5
sel[0] => Mux58.IN5
sel[0] => Mux59.IN5
sel[0] => Mux60.IN5
sel[0] => Mux61.IN5
sel[0] => Mux62.IN5
sel[0] => Mux63.IN5
sel[0] => Mux64.IN5
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
sel[1] => Mux32.IN4
sel[1] => Mux33.IN4
sel[1] => Mux34.IN4
sel[1] => Mux35.IN4
sel[1] => Mux36.IN4
sel[1] => Mux37.IN4
sel[1] => Mux38.IN4
sel[1] => Mux39.IN4
sel[1] => Mux6.IN4
sel[1] => Mux5.IN4
sel[1] => Mux4.IN4
sel[1] => Mux3.IN4
sel[1] => Mux2.IN4
sel[1] => Mux1.IN4
sel[1] => Mux0.IN4
sel[1] => Mux40.IN4
sel[1] => Mux41.IN4
sel[1] => Mux42.IN4
sel[1] => Mux43.IN4
sel[1] => Mux44.IN4
sel[1] => Mux45.IN4
sel[1] => Mux46.IN4
sel[1] => Mux47.IN4
sel[1] => Mux48.IN4
sel[1] => Mux49.IN4
sel[1] => Mux50.IN4
sel[1] => Mux51.IN4
sel[1] => Mux52.IN4
sel[1] => Mux53.IN4
sel[1] => Mux54.IN4
sel[1] => Mux55.IN4
sel[1] => Mux56.IN4
sel[1] => Mux57.IN4
sel[1] => Mux58.IN4
sel[1] => Mux59.IN4
sel[1] => Mux60.IN4
sel[1] => Mux61.IN4
sel[1] => Mux62.IN4
sel[1] => Mux63.IN4
sel[1] => Mux64.IN4
c[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
d[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[8] <= d[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[9] <= d[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[10] <= d[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[11] <= d[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[12] <= d[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[13] <= d[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[14] <= d[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[15] <= d[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[16] <= d[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[17] <= d[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[18] <= d[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[19] <= d[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[20] <= d[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[21] <= d[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[22] <= d[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[23] <= d[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[24] <= d[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[25] <= d[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[26] <= d[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[27] <= d[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[28] <= d[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[29] <= d[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[30] <= d[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[31] <= d[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Relogio|pulsoDivisor:pulsoMinuto
clk => target[0].CLK
clk => target[1].CLK
clk => target[2].CLK
clk => target[3].CLK
clk => target[4].CLK
clk => target[5].CLK
clk => target[6].CLK
clk => target[7].CLK
clk => target[8].CLK
clk => target[9].CLK
clk => target[10].CLK
clk => target[11].CLK
clk => target[12].CLK
clk => target[13].CLK
clk => target[14].CLK
clk => target[15].CLK
clk => target[16].CLK
clk => target[17].CLK
clk => target[18].CLK
clk => target[19].CLK
clk => target[20].CLK
clk => target[21].CLK
clk => target[22].CLK
clk => target[23].CLK
clk => target[24].CLK
clk => target[25].CLK
clk => target[26].CLK
clk => target[27].CLK
clk => target[28].CLK
clk => target[29].CLK
clk => target[30].CLK
clk => target[31].CLK
clk => clk_sec~reg0.CLK
clk => cnt_in[0].CLK
clk => cnt_in[1].CLK
clk => cnt_in[2].CLK
clk => cnt_in[3].CLK
clk => cnt_in[4].CLK
clk => cnt_in[5].CLK
clk => cnt_in[6].CLK
clk => cnt_in[7].CLK
clk => cnt_in[8].CLK
clk => cnt_in[9].CLK
clk => cnt_in[10].CLK
clk => cnt_in[11].CLK
clk => cnt_in[12].CLK
clk => cnt_in[13].CLK
clk => cnt_in[14].CLK
clk => cnt_in[15].CLK
clk => cnt_in[16].CLK
clk => cnt_in[17].CLK
clk => cnt_in[18].CLK
clk => cnt_in[19].CLK
clk => cnt_in[20].CLK
clk => cnt_in[21].CLK
clk => cnt_in[22].CLK
clk => cnt_in[23].CLK
clk => cnt_in[24].CLK
clk => cnt_in[25].CLK
clk => cnt_in[26].CLK
clk => cnt_in[27].CLK
clk => cnt_in[28].CLK
clk => cnt_in[29].CLK
clk => cnt_in[30].CLK
clk => cnt_in[31].CLK
rst => clk_sec~reg0.PRESET
rst => cnt_in[0].ACLR
rst => cnt_in[1].ACLR
rst => cnt_in[2].ACLR
rst => cnt_in[3].ACLR
rst => cnt_in[4].ACLR
rst => cnt_in[5].ACLR
rst => cnt_in[6].ACLR
rst => cnt_in[7].ACLR
rst => cnt_in[8].ACLR
rst => cnt_in[9].ACLR
rst => cnt_in[10].ACLR
rst => cnt_in[11].ACLR
rst => cnt_in[12].ACLR
rst => cnt_in[13].ACLR
rst => cnt_in[14].ACLR
rst => cnt_in[15].ACLR
rst => cnt_in[16].ACLR
rst => cnt_in[17].ACLR
rst => cnt_in[18].ACLR
rst => cnt_in[19].ACLR
rst => cnt_in[20].ACLR
rst => cnt_in[21].ACLR
rst => cnt_in[22].ACLR
rst => cnt_in[23].ACLR
rst => cnt_in[24].ACLR
rst => cnt_in[25].ACLR
rst => cnt_in[26].ACLR
rst => cnt_in[27].ACLR
rst => cnt_in[28].ACLR
rst => cnt_in[29].ACLR
rst => cnt_in[30].ACLR
rst => cnt_in[31].ACLR
rst => target[0].ENA
rst => target[31].ENA
rst => target[30].ENA
rst => target[29].ENA
rst => target[28].ENA
rst => target[27].ENA
rst => target[26].ENA
rst => target[25].ENA
rst => target[24].ENA
rst => target[23].ENA
rst => target[22].ENA
rst => target[21].ENA
rst => target[20].ENA
rst => target[19].ENA
rst => target[18].ENA
rst => target[17].ENA
rst => target[16].ENA
rst => target[15].ENA
rst => target[14].ENA
rst => target[13].ENA
rst => target[12].ENA
rst => target[11].ENA
rst => target[10].ENA
rst => target[9].ENA
rst => target[8].ENA
rst => target[7].ENA
rst => target[6].ENA
rst => target[5].ENA
rst => target[4].ENA
rst => target[3].ENA
rst => target[2].ENA
rst => target[1].ENA
divfactor[0] => ~NO_FANOUT~
divfactor[1] => Add0.IN62
divfactor[2] => Add0.IN61
divfactor[3] => Add0.IN60
divfactor[4] => Add0.IN59
divfactor[5] => Add0.IN58
divfactor[6] => Add0.IN57
divfactor[7] => Add0.IN56
divfactor[8] => Add0.IN55
divfactor[9] => Add0.IN54
divfactor[10] => Add0.IN53
divfactor[11] => Add0.IN52
divfactor[12] => Add0.IN51
divfactor[13] => Add0.IN50
divfactor[14] => Add0.IN49
divfactor[15] => Add0.IN48
divfactor[16] => Add0.IN47
divfactor[17] => Add0.IN46
divfactor[18] => Add0.IN45
divfactor[19] => Add0.IN44
divfactor[20] => Add0.IN43
divfactor[21] => Add0.IN42
divfactor[22] => Add0.IN41
divfactor[23] => Add0.IN40
divfactor[24] => Add0.IN39
divfactor[25] => Add0.IN38
divfactor[26] => Add0.IN37
divfactor[27] => Add0.IN36
divfactor[28] => Add0.IN35
divfactor[29] => Add0.IN34
divfactor[30] => Add0.IN33
divfactor[31] => Add0.IN32
clk_sec <= clk_sec~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Relogio|pulsoDivisor:pulsoMinuto|ULA:B0
a[0] => ShiftRight0.IN32
a[0] => Div0.IN35
a[0] => Mod0.IN63
a[0] => Div2.IN35
a[0] => Mod2.IN63
a[0] => Add1.IN64
a[0] => d.IN0
a[1] => ShiftRight0.IN31
a[1] => Div0.IN34
a[1] => Mod0.IN62
a[1] => Div2.IN34
a[1] => Mod2.IN62
a[1] => Add1.IN63
a[1] => d.IN0
a[2] => ShiftRight0.IN30
a[2] => Div0.IN33
a[2] => Mod0.IN61
a[2] => Div2.IN33
a[2] => Mod2.IN61
a[2] => Add1.IN62
a[2] => d.IN0
a[3] => ShiftRight0.IN29
a[3] => Div0.IN32
a[3] => Mod0.IN60
a[3] => Div2.IN32
a[3] => Mod2.IN60
a[3] => Add1.IN61
a[3] => d.IN0
a[4] => ShiftRight0.IN28
a[4] => Div0.IN31
a[4] => Mod0.IN59
a[4] => Div2.IN31
a[4] => Mod2.IN59
a[4] => Add1.IN60
a[4] => d.IN0
a[5] => ShiftRight0.IN27
a[5] => Div0.IN30
a[5] => Mod0.IN58
a[5] => Div2.IN30
a[5] => Mod2.IN58
a[5] => Add1.IN59
a[5] => d.IN0
a[6] => ShiftRight0.IN26
a[6] => Div0.IN29
a[6] => Mod0.IN57
a[6] => Div2.IN29
a[6] => Mod2.IN57
a[6] => Add1.IN58
a[6] => d.IN0
a[7] => ShiftRight0.IN25
a[7] => Div0.IN28
a[7] => Mod0.IN56
a[7] => Div2.IN28
a[7] => Mod2.IN56
a[7] => Add1.IN57
a[7] => d.IN0
a[8] => ShiftRight0.IN24
a[8] => Div0.IN27
a[8] => Mod0.IN55
a[8] => Div2.IN27
a[8] => Mod2.IN55
a[8] => Add1.IN56
a[8] => d.IN0
a[9] => ShiftRight0.IN23
a[9] => Div0.IN26
a[9] => Mod0.IN54
a[9] => Div2.IN26
a[9] => Mod2.IN54
a[9] => Add1.IN55
a[9] => d.IN0
a[10] => ShiftRight0.IN22
a[10] => Div0.IN25
a[10] => Mod0.IN53
a[10] => Div2.IN25
a[10] => Mod2.IN53
a[10] => Add1.IN54
a[10] => d.IN0
a[11] => ShiftRight0.IN21
a[11] => Div0.IN24
a[11] => Mod0.IN52
a[11] => Div2.IN24
a[11] => Mod2.IN52
a[11] => Add1.IN53
a[11] => d.IN0
a[12] => ShiftRight0.IN20
a[12] => Div0.IN23
a[12] => Mod0.IN51
a[12] => Div2.IN23
a[12] => Mod2.IN51
a[12] => Add1.IN52
a[12] => d.IN0
a[13] => ShiftRight0.IN19
a[13] => Div0.IN22
a[13] => Mod0.IN50
a[13] => Div2.IN22
a[13] => Mod2.IN50
a[13] => Add1.IN51
a[13] => d.IN0
a[14] => ShiftRight0.IN18
a[14] => Div0.IN21
a[14] => Mod0.IN49
a[14] => Div2.IN21
a[14] => Mod2.IN49
a[14] => Add1.IN50
a[14] => d.IN0
a[15] => ShiftRight0.IN17
a[15] => Div0.IN20
a[15] => Mod0.IN48
a[15] => Div2.IN20
a[15] => Mod2.IN48
a[15] => Add1.IN49
a[15] => d.IN0
a[16] => ShiftRight0.IN16
a[16] => Div0.IN19
a[16] => Mod0.IN47
a[16] => Div2.IN19
a[16] => Mod2.IN47
a[16] => Add1.IN48
a[16] => d.IN0
a[17] => ShiftRight0.IN15
a[17] => Div0.IN18
a[17] => Mod0.IN46
a[17] => Div2.IN18
a[17] => Mod2.IN46
a[17] => Add1.IN47
a[17] => d.IN0
a[18] => ShiftRight0.IN14
a[18] => Div0.IN17
a[18] => Mod0.IN45
a[18] => Div2.IN17
a[18] => Mod2.IN45
a[18] => Add1.IN46
a[18] => d.IN0
a[19] => ShiftRight0.IN13
a[19] => Div0.IN16
a[19] => Mod0.IN44
a[19] => Div2.IN16
a[19] => Mod2.IN44
a[19] => Add1.IN45
a[19] => d.IN0
a[20] => ShiftRight0.IN12
a[20] => Div0.IN15
a[20] => Mod0.IN43
a[20] => Div2.IN15
a[20] => Mod2.IN43
a[20] => Add1.IN44
a[20] => d.IN0
a[21] => ShiftRight0.IN11
a[21] => Div0.IN14
a[21] => Mod0.IN42
a[21] => Div2.IN14
a[21] => Mod2.IN42
a[21] => Add1.IN43
a[21] => d.IN0
a[22] => ShiftRight0.IN10
a[22] => Div0.IN13
a[22] => Mod0.IN41
a[22] => Div2.IN13
a[22] => Mod2.IN41
a[22] => Add1.IN42
a[22] => d.IN0
a[23] => ShiftRight0.IN9
a[23] => Div0.IN12
a[23] => Mod0.IN40
a[23] => Div2.IN12
a[23] => Mod2.IN40
a[23] => Add1.IN41
a[23] => d.IN0
a[24] => ShiftRight0.IN8
a[24] => Div0.IN11
a[24] => Mod0.IN39
a[24] => Div2.IN11
a[24] => Mod2.IN39
a[24] => Add1.IN40
a[24] => d.IN0
a[25] => ShiftRight0.IN7
a[25] => Div0.IN10
a[25] => Mod0.IN38
a[25] => Div2.IN10
a[25] => Mod2.IN38
a[25] => Add1.IN39
a[25] => d.IN0
a[26] => ShiftRight0.IN6
a[26] => Div0.IN9
a[26] => Mod0.IN37
a[26] => Div2.IN9
a[26] => Mod2.IN37
a[26] => Add1.IN38
a[26] => d.IN0
a[27] => ShiftRight0.IN5
a[27] => Div0.IN8
a[27] => Mod0.IN36
a[27] => Div2.IN8
a[27] => Mod2.IN36
a[27] => Add1.IN37
a[27] => d.IN0
a[28] => ShiftRight0.IN4
a[28] => Div0.IN7
a[28] => Mod0.IN35
a[28] => Div2.IN7
a[28] => Mod2.IN35
a[28] => Add1.IN36
a[28] => d.IN0
a[29] => ShiftRight0.IN3
a[29] => Div0.IN6
a[29] => Mod0.IN34
a[29] => Div2.IN6
a[29] => Mod2.IN34
a[29] => Add1.IN35
a[29] => d.IN0
a[30] => ShiftRight0.IN2
a[30] => Div0.IN5
a[30] => Mod0.IN33
a[30] => Div2.IN5
a[30] => Mod2.IN33
a[30] => Add1.IN34
a[30] => d.IN0
a[31] => ShiftRight0.IN1
a[31] => Div0.IN4
a[31] => Mod0.IN32
a[31] => Div2.IN4
a[31] => Mod2.IN32
a[31] => Add1.IN33
a[31] => d.IN0
b[0] => ShiftRight0.IN63
b[0] => d.IN1
b[1] => ShiftRight0.IN62
b[1] => d.IN1
b[2] => ShiftRight0.IN61
b[2] => d.IN1
b[3] => ShiftRight0.IN60
b[3] => d.IN1
b[4] => ShiftRight0.IN59
b[4] => d.IN1
b[5] => ShiftRight0.IN58
b[5] => d.IN1
b[6] => ShiftRight0.IN57
b[6] => d.IN1
b[7] => ShiftRight0.IN56
b[7] => d.IN1
b[8] => ShiftRight0.IN55
b[8] => d.IN1
b[9] => ShiftRight0.IN54
b[9] => d.IN1
b[10] => ShiftRight0.IN53
b[10] => d.IN1
b[11] => ShiftRight0.IN52
b[11] => d.IN1
b[12] => ShiftRight0.IN51
b[12] => d.IN1
b[13] => ShiftRight0.IN50
b[13] => d.IN1
b[14] => ShiftRight0.IN49
b[14] => d.IN1
b[15] => ShiftRight0.IN48
b[15] => d.IN1
b[16] => ShiftRight0.IN47
b[16] => d.IN1
b[17] => ShiftRight0.IN46
b[17] => d.IN1
b[18] => ShiftRight0.IN45
b[18] => d.IN1
b[19] => ShiftRight0.IN44
b[19] => d.IN1
b[20] => ShiftRight0.IN43
b[20] => d.IN1
b[21] => ShiftRight0.IN42
b[21] => d.IN1
b[22] => ShiftRight0.IN41
b[22] => d.IN1
b[23] => ShiftRight0.IN40
b[23] => d.IN1
b[24] => ShiftRight0.IN39
b[24] => d.IN1
b[25] => ShiftRight0.IN38
b[25] => d.IN1
b[26] => ShiftRight0.IN37
b[26] => d.IN1
b[27] => ShiftRight0.IN36
b[27] => d.IN1
b[28] => ShiftRight0.IN35
b[28] => d.IN1
b[29] => ShiftRight0.IN34
b[29] => d.IN1
b[30] => ShiftRight0.IN33
b[30] => d.IN1
b[31] => d.IN1
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[0] => Mux32.IN5
sel[0] => Mux33.IN5
sel[0] => Mux34.IN5
sel[0] => Mux35.IN5
sel[0] => Mux36.IN5
sel[0] => Mux37.IN5
sel[0] => Mux38.IN5
sel[0] => Mux39.IN5
sel[0] => Mux6.IN5
sel[0] => Mux5.IN5
sel[0] => Mux4.IN5
sel[0] => Mux3.IN5
sel[0] => Mux2.IN5
sel[0] => Mux1.IN5
sel[0] => Mux0.IN5
sel[0] => Mux40.IN5
sel[0] => Mux41.IN5
sel[0] => Mux42.IN5
sel[0] => Mux43.IN5
sel[0] => Mux44.IN5
sel[0] => Mux45.IN5
sel[0] => Mux46.IN5
sel[0] => Mux47.IN5
sel[0] => Mux48.IN5
sel[0] => Mux49.IN5
sel[0] => Mux50.IN5
sel[0] => Mux51.IN5
sel[0] => Mux52.IN5
sel[0] => Mux53.IN5
sel[0] => Mux54.IN5
sel[0] => Mux55.IN5
sel[0] => Mux56.IN5
sel[0] => Mux57.IN5
sel[0] => Mux58.IN5
sel[0] => Mux59.IN5
sel[0] => Mux60.IN5
sel[0] => Mux61.IN5
sel[0] => Mux62.IN5
sel[0] => Mux63.IN5
sel[0] => Mux64.IN5
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
sel[1] => Mux32.IN4
sel[1] => Mux33.IN4
sel[1] => Mux34.IN4
sel[1] => Mux35.IN4
sel[1] => Mux36.IN4
sel[1] => Mux37.IN4
sel[1] => Mux38.IN4
sel[1] => Mux39.IN4
sel[1] => Mux6.IN4
sel[1] => Mux5.IN4
sel[1] => Mux4.IN4
sel[1] => Mux3.IN4
sel[1] => Mux2.IN4
sel[1] => Mux1.IN4
sel[1] => Mux0.IN4
sel[1] => Mux40.IN4
sel[1] => Mux41.IN4
sel[1] => Mux42.IN4
sel[1] => Mux43.IN4
sel[1] => Mux44.IN4
sel[1] => Mux45.IN4
sel[1] => Mux46.IN4
sel[1] => Mux47.IN4
sel[1] => Mux48.IN4
sel[1] => Mux49.IN4
sel[1] => Mux50.IN4
sel[1] => Mux51.IN4
sel[1] => Mux52.IN4
sel[1] => Mux53.IN4
sel[1] => Mux54.IN4
sel[1] => Mux55.IN4
sel[1] => Mux56.IN4
sel[1] => Mux57.IN4
sel[1] => Mux58.IN4
sel[1] => Mux59.IN4
sel[1] => Mux60.IN4
sel[1] => Mux61.IN4
sel[1] => Mux62.IN4
sel[1] => Mux63.IN4
sel[1] => Mux64.IN4
c[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
d[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[8] <= d[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[9] <= d[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[10] <= d[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[11] <= d[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[12] <= d[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[13] <= d[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[14] <= d[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[15] <= d[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[16] <= d[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[17] <= d[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[18] <= d[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[19] <= d[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[20] <= d[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[21] <= d[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[22] <= d[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[23] <= d[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[24] <= d[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[25] <= d[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[26] <= d[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[27] <= d[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[28] <= d[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[29] <= d[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[30] <= d[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[31] <= d[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Relogio|pulsoDivisor:pulsoDecMinuto
clk => target[0].CLK
clk => target[1].CLK
clk => target[2].CLK
clk => target[3].CLK
clk => target[4].CLK
clk => target[5].CLK
clk => target[6].CLK
clk => target[7].CLK
clk => target[8].CLK
clk => target[9].CLK
clk => target[10].CLK
clk => target[11].CLK
clk => target[12].CLK
clk => target[13].CLK
clk => target[14].CLK
clk => target[15].CLK
clk => target[16].CLK
clk => target[17].CLK
clk => target[18].CLK
clk => target[19].CLK
clk => target[20].CLK
clk => target[21].CLK
clk => target[22].CLK
clk => target[23].CLK
clk => target[24].CLK
clk => target[25].CLK
clk => target[26].CLK
clk => target[27].CLK
clk => target[28].CLK
clk => target[29].CLK
clk => target[30].CLK
clk => target[31].CLK
clk => clk_sec~reg0.CLK
clk => cnt_in[0].CLK
clk => cnt_in[1].CLK
clk => cnt_in[2].CLK
clk => cnt_in[3].CLK
clk => cnt_in[4].CLK
clk => cnt_in[5].CLK
clk => cnt_in[6].CLK
clk => cnt_in[7].CLK
clk => cnt_in[8].CLK
clk => cnt_in[9].CLK
clk => cnt_in[10].CLK
clk => cnt_in[11].CLK
clk => cnt_in[12].CLK
clk => cnt_in[13].CLK
clk => cnt_in[14].CLK
clk => cnt_in[15].CLK
clk => cnt_in[16].CLK
clk => cnt_in[17].CLK
clk => cnt_in[18].CLK
clk => cnt_in[19].CLK
clk => cnt_in[20].CLK
clk => cnt_in[21].CLK
clk => cnt_in[22].CLK
clk => cnt_in[23].CLK
clk => cnt_in[24].CLK
clk => cnt_in[25].CLK
clk => cnt_in[26].CLK
clk => cnt_in[27].CLK
clk => cnt_in[28].CLK
clk => cnt_in[29].CLK
clk => cnt_in[30].CLK
clk => cnt_in[31].CLK
rst => clk_sec~reg0.PRESET
rst => cnt_in[0].ACLR
rst => cnt_in[1].ACLR
rst => cnt_in[2].ACLR
rst => cnt_in[3].ACLR
rst => cnt_in[4].ACLR
rst => cnt_in[5].ACLR
rst => cnt_in[6].ACLR
rst => cnt_in[7].ACLR
rst => cnt_in[8].ACLR
rst => cnt_in[9].ACLR
rst => cnt_in[10].ACLR
rst => cnt_in[11].ACLR
rst => cnt_in[12].ACLR
rst => cnt_in[13].ACLR
rst => cnt_in[14].ACLR
rst => cnt_in[15].ACLR
rst => cnt_in[16].ACLR
rst => cnt_in[17].ACLR
rst => cnt_in[18].ACLR
rst => cnt_in[19].ACLR
rst => cnt_in[20].ACLR
rst => cnt_in[21].ACLR
rst => cnt_in[22].ACLR
rst => cnt_in[23].ACLR
rst => cnt_in[24].ACLR
rst => cnt_in[25].ACLR
rst => cnt_in[26].ACLR
rst => cnt_in[27].ACLR
rst => cnt_in[28].ACLR
rst => cnt_in[29].ACLR
rst => cnt_in[30].ACLR
rst => cnt_in[31].ACLR
rst => target[0].ENA
rst => target[31].ENA
rst => target[30].ENA
rst => target[29].ENA
rst => target[28].ENA
rst => target[27].ENA
rst => target[26].ENA
rst => target[25].ENA
rst => target[24].ENA
rst => target[23].ENA
rst => target[22].ENA
rst => target[21].ENA
rst => target[20].ENA
rst => target[19].ENA
rst => target[18].ENA
rst => target[17].ENA
rst => target[16].ENA
rst => target[15].ENA
rst => target[14].ENA
rst => target[13].ENA
rst => target[12].ENA
rst => target[11].ENA
rst => target[10].ENA
rst => target[9].ENA
rst => target[8].ENA
rst => target[7].ENA
rst => target[6].ENA
rst => target[5].ENA
rst => target[4].ENA
rst => target[3].ENA
rst => target[2].ENA
rst => target[1].ENA
divfactor[0] => ~NO_FANOUT~
divfactor[1] => Add0.IN62
divfactor[2] => Add0.IN61
divfactor[3] => Add0.IN60
divfactor[4] => Add0.IN59
divfactor[5] => Add0.IN58
divfactor[6] => Add0.IN57
divfactor[7] => Add0.IN56
divfactor[8] => Add0.IN55
divfactor[9] => Add0.IN54
divfactor[10] => Add0.IN53
divfactor[11] => Add0.IN52
divfactor[12] => Add0.IN51
divfactor[13] => Add0.IN50
divfactor[14] => Add0.IN49
divfactor[15] => Add0.IN48
divfactor[16] => Add0.IN47
divfactor[17] => Add0.IN46
divfactor[18] => Add0.IN45
divfactor[19] => Add0.IN44
divfactor[20] => Add0.IN43
divfactor[21] => Add0.IN42
divfactor[22] => Add0.IN41
divfactor[23] => Add0.IN40
divfactor[24] => Add0.IN39
divfactor[25] => Add0.IN38
divfactor[26] => Add0.IN37
divfactor[27] => Add0.IN36
divfactor[28] => Add0.IN35
divfactor[29] => Add0.IN34
divfactor[30] => Add0.IN33
divfactor[31] => Add0.IN32
clk_sec <= clk_sec~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Relogio|pulsoDivisor:pulsoDecMinuto|ULA:B0
a[0] => ShiftRight0.IN32
a[0] => Div0.IN35
a[0] => Mod0.IN63
a[0] => Div2.IN35
a[0] => Mod2.IN63
a[0] => Add1.IN64
a[0] => d.IN0
a[1] => ShiftRight0.IN31
a[1] => Div0.IN34
a[1] => Mod0.IN62
a[1] => Div2.IN34
a[1] => Mod2.IN62
a[1] => Add1.IN63
a[1] => d.IN0
a[2] => ShiftRight0.IN30
a[2] => Div0.IN33
a[2] => Mod0.IN61
a[2] => Div2.IN33
a[2] => Mod2.IN61
a[2] => Add1.IN62
a[2] => d.IN0
a[3] => ShiftRight0.IN29
a[3] => Div0.IN32
a[3] => Mod0.IN60
a[3] => Div2.IN32
a[3] => Mod2.IN60
a[3] => Add1.IN61
a[3] => d.IN0
a[4] => ShiftRight0.IN28
a[4] => Div0.IN31
a[4] => Mod0.IN59
a[4] => Div2.IN31
a[4] => Mod2.IN59
a[4] => Add1.IN60
a[4] => d.IN0
a[5] => ShiftRight0.IN27
a[5] => Div0.IN30
a[5] => Mod0.IN58
a[5] => Div2.IN30
a[5] => Mod2.IN58
a[5] => Add1.IN59
a[5] => d.IN0
a[6] => ShiftRight0.IN26
a[6] => Div0.IN29
a[6] => Mod0.IN57
a[6] => Div2.IN29
a[6] => Mod2.IN57
a[6] => Add1.IN58
a[6] => d.IN0
a[7] => ShiftRight0.IN25
a[7] => Div0.IN28
a[7] => Mod0.IN56
a[7] => Div2.IN28
a[7] => Mod2.IN56
a[7] => Add1.IN57
a[7] => d.IN0
a[8] => ShiftRight0.IN24
a[8] => Div0.IN27
a[8] => Mod0.IN55
a[8] => Div2.IN27
a[8] => Mod2.IN55
a[8] => Add1.IN56
a[8] => d.IN0
a[9] => ShiftRight0.IN23
a[9] => Div0.IN26
a[9] => Mod0.IN54
a[9] => Div2.IN26
a[9] => Mod2.IN54
a[9] => Add1.IN55
a[9] => d.IN0
a[10] => ShiftRight0.IN22
a[10] => Div0.IN25
a[10] => Mod0.IN53
a[10] => Div2.IN25
a[10] => Mod2.IN53
a[10] => Add1.IN54
a[10] => d.IN0
a[11] => ShiftRight0.IN21
a[11] => Div0.IN24
a[11] => Mod0.IN52
a[11] => Div2.IN24
a[11] => Mod2.IN52
a[11] => Add1.IN53
a[11] => d.IN0
a[12] => ShiftRight0.IN20
a[12] => Div0.IN23
a[12] => Mod0.IN51
a[12] => Div2.IN23
a[12] => Mod2.IN51
a[12] => Add1.IN52
a[12] => d.IN0
a[13] => ShiftRight0.IN19
a[13] => Div0.IN22
a[13] => Mod0.IN50
a[13] => Div2.IN22
a[13] => Mod2.IN50
a[13] => Add1.IN51
a[13] => d.IN0
a[14] => ShiftRight0.IN18
a[14] => Div0.IN21
a[14] => Mod0.IN49
a[14] => Div2.IN21
a[14] => Mod2.IN49
a[14] => Add1.IN50
a[14] => d.IN0
a[15] => ShiftRight0.IN17
a[15] => Div0.IN20
a[15] => Mod0.IN48
a[15] => Div2.IN20
a[15] => Mod2.IN48
a[15] => Add1.IN49
a[15] => d.IN0
a[16] => ShiftRight0.IN16
a[16] => Div0.IN19
a[16] => Mod0.IN47
a[16] => Div2.IN19
a[16] => Mod2.IN47
a[16] => Add1.IN48
a[16] => d.IN0
a[17] => ShiftRight0.IN15
a[17] => Div0.IN18
a[17] => Mod0.IN46
a[17] => Div2.IN18
a[17] => Mod2.IN46
a[17] => Add1.IN47
a[17] => d.IN0
a[18] => ShiftRight0.IN14
a[18] => Div0.IN17
a[18] => Mod0.IN45
a[18] => Div2.IN17
a[18] => Mod2.IN45
a[18] => Add1.IN46
a[18] => d.IN0
a[19] => ShiftRight0.IN13
a[19] => Div0.IN16
a[19] => Mod0.IN44
a[19] => Div2.IN16
a[19] => Mod2.IN44
a[19] => Add1.IN45
a[19] => d.IN0
a[20] => ShiftRight0.IN12
a[20] => Div0.IN15
a[20] => Mod0.IN43
a[20] => Div2.IN15
a[20] => Mod2.IN43
a[20] => Add1.IN44
a[20] => d.IN0
a[21] => ShiftRight0.IN11
a[21] => Div0.IN14
a[21] => Mod0.IN42
a[21] => Div2.IN14
a[21] => Mod2.IN42
a[21] => Add1.IN43
a[21] => d.IN0
a[22] => ShiftRight0.IN10
a[22] => Div0.IN13
a[22] => Mod0.IN41
a[22] => Div2.IN13
a[22] => Mod2.IN41
a[22] => Add1.IN42
a[22] => d.IN0
a[23] => ShiftRight0.IN9
a[23] => Div0.IN12
a[23] => Mod0.IN40
a[23] => Div2.IN12
a[23] => Mod2.IN40
a[23] => Add1.IN41
a[23] => d.IN0
a[24] => ShiftRight0.IN8
a[24] => Div0.IN11
a[24] => Mod0.IN39
a[24] => Div2.IN11
a[24] => Mod2.IN39
a[24] => Add1.IN40
a[24] => d.IN0
a[25] => ShiftRight0.IN7
a[25] => Div0.IN10
a[25] => Mod0.IN38
a[25] => Div2.IN10
a[25] => Mod2.IN38
a[25] => Add1.IN39
a[25] => d.IN0
a[26] => ShiftRight0.IN6
a[26] => Div0.IN9
a[26] => Mod0.IN37
a[26] => Div2.IN9
a[26] => Mod2.IN37
a[26] => Add1.IN38
a[26] => d.IN0
a[27] => ShiftRight0.IN5
a[27] => Div0.IN8
a[27] => Mod0.IN36
a[27] => Div2.IN8
a[27] => Mod2.IN36
a[27] => Add1.IN37
a[27] => d.IN0
a[28] => ShiftRight0.IN4
a[28] => Div0.IN7
a[28] => Mod0.IN35
a[28] => Div2.IN7
a[28] => Mod2.IN35
a[28] => Add1.IN36
a[28] => d.IN0
a[29] => ShiftRight0.IN3
a[29] => Div0.IN6
a[29] => Mod0.IN34
a[29] => Div2.IN6
a[29] => Mod2.IN34
a[29] => Add1.IN35
a[29] => d.IN0
a[30] => ShiftRight0.IN2
a[30] => Div0.IN5
a[30] => Mod0.IN33
a[30] => Div2.IN5
a[30] => Mod2.IN33
a[30] => Add1.IN34
a[30] => d.IN0
a[31] => ShiftRight0.IN1
a[31] => Div0.IN4
a[31] => Mod0.IN32
a[31] => Div2.IN4
a[31] => Mod2.IN32
a[31] => Add1.IN33
a[31] => d.IN0
b[0] => ShiftRight0.IN63
b[0] => d.IN1
b[1] => ShiftRight0.IN62
b[1] => d.IN1
b[2] => ShiftRight0.IN61
b[2] => d.IN1
b[3] => ShiftRight0.IN60
b[3] => d.IN1
b[4] => ShiftRight0.IN59
b[4] => d.IN1
b[5] => ShiftRight0.IN58
b[5] => d.IN1
b[6] => ShiftRight0.IN57
b[6] => d.IN1
b[7] => ShiftRight0.IN56
b[7] => d.IN1
b[8] => ShiftRight0.IN55
b[8] => d.IN1
b[9] => ShiftRight0.IN54
b[9] => d.IN1
b[10] => ShiftRight0.IN53
b[10] => d.IN1
b[11] => ShiftRight0.IN52
b[11] => d.IN1
b[12] => ShiftRight0.IN51
b[12] => d.IN1
b[13] => ShiftRight0.IN50
b[13] => d.IN1
b[14] => ShiftRight0.IN49
b[14] => d.IN1
b[15] => ShiftRight0.IN48
b[15] => d.IN1
b[16] => ShiftRight0.IN47
b[16] => d.IN1
b[17] => ShiftRight0.IN46
b[17] => d.IN1
b[18] => ShiftRight0.IN45
b[18] => d.IN1
b[19] => ShiftRight0.IN44
b[19] => d.IN1
b[20] => ShiftRight0.IN43
b[20] => d.IN1
b[21] => ShiftRight0.IN42
b[21] => d.IN1
b[22] => ShiftRight0.IN41
b[22] => d.IN1
b[23] => ShiftRight0.IN40
b[23] => d.IN1
b[24] => ShiftRight0.IN39
b[24] => d.IN1
b[25] => ShiftRight0.IN38
b[25] => d.IN1
b[26] => ShiftRight0.IN37
b[26] => d.IN1
b[27] => ShiftRight0.IN36
b[27] => d.IN1
b[28] => ShiftRight0.IN35
b[28] => d.IN1
b[29] => ShiftRight0.IN34
b[29] => d.IN1
b[30] => ShiftRight0.IN33
b[30] => d.IN1
b[31] => d.IN1
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[0] => Mux32.IN5
sel[0] => Mux33.IN5
sel[0] => Mux34.IN5
sel[0] => Mux35.IN5
sel[0] => Mux36.IN5
sel[0] => Mux37.IN5
sel[0] => Mux38.IN5
sel[0] => Mux39.IN5
sel[0] => Mux6.IN5
sel[0] => Mux5.IN5
sel[0] => Mux4.IN5
sel[0] => Mux3.IN5
sel[0] => Mux2.IN5
sel[0] => Mux1.IN5
sel[0] => Mux0.IN5
sel[0] => Mux40.IN5
sel[0] => Mux41.IN5
sel[0] => Mux42.IN5
sel[0] => Mux43.IN5
sel[0] => Mux44.IN5
sel[0] => Mux45.IN5
sel[0] => Mux46.IN5
sel[0] => Mux47.IN5
sel[0] => Mux48.IN5
sel[0] => Mux49.IN5
sel[0] => Mux50.IN5
sel[0] => Mux51.IN5
sel[0] => Mux52.IN5
sel[0] => Mux53.IN5
sel[0] => Mux54.IN5
sel[0] => Mux55.IN5
sel[0] => Mux56.IN5
sel[0] => Mux57.IN5
sel[0] => Mux58.IN5
sel[0] => Mux59.IN5
sel[0] => Mux60.IN5
sel[0] => Mux61.IN5
sel[0] => Mux62.IN5
sel[0] => Mux63.IN5
sel[0] => Mux64.IN5
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
sel[1] => Mux32.IN4
sel[1] => Mux33.IN4
sel[1] => Mux34.IN4
sel[1] => Mux35.IN4
sel[1] => Mux36.IN4
sel[1] => Mux37.IN4
sel[1] => Mux38.IN4
sel[1] => Mux39.IN4
sel[1] => Mux6.IN4
sel[1] => Mux5.IN4
sel[1] => Mux4.IN4
sel[1] => Mux3.IN4
sel[1] => Mux2.IN4
sel[1] => Mux1.IN4
sel[1] => Mux0.IN4
sel[1] => Mux40.IN4
sel[1] => Mux41.IN4
sel[1] => Mux42.IN4
sel[1] => Mux43.IN4
sel[1] => Mux44.IN4
sel[1] => Mux45.IN4
sel[1] => Mux46.IN4
sel[1] => Mux47.IN4
sel[1] => Mux48.IN4
sel[1] => Mux49.IN4
sel[1] => Mux50.IN4
sel[1] => Mux51.IN4
sel[1] => Mux52.IN4
sel[1] => Mux53.IN4
sel[1] => Mux54.IN4
sel[1] => Mux55.IN4
sel[1] => Mux56.IN4
sel[1] => Mux57.IN4
sel[1] => Mux58.IN4
sel[1] => Mux59.IN4
sel[1] => Mux60.IN4
sel[1] => Mux61.IN4
sel[1] => Mux62.IN4
sel[1] => Mux63.IN4
sel[1] => Mux64.IN4
c[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
d[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[8] <= d[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[9] <= d[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[10] <= d[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[11] <= d[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[12] <= d[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[13] <= d[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[14] <= d[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[15] <= d[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[16] <= d[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[17] <= d[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[18] <= d[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[19] <= d[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[20] <= d[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[21] <= d[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[22] <= d[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[23] <= d[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[24] <= d[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[25] <= d[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[26] <= d[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[27] <= d[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[28] <= d[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[29] <= d[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[30] <= d[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[31] <= d[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Relogio|pulsoDivisor:pulsoHora
clk => target[0].CLK
clk => target[1].CLK
clk => target[2].CLK
clk => target[3].CLK
clk => target[4].CLK
clk => target[5].CLK
clk => target[6].CLK
clk => target[7].CLK
clk => target[8].CLK
clk => target[9].CLK
clk => target[10].CLK
clk => target[11].CLK
clk => target[12].CLK
clk => target[13].CLK
clk => target[14].CLK
clk => target[15].CLK
clk => target[16].CLK
clk => target[17].CLK
clk => target[18].CLK
clk => target[19].CLK
clk => target[20].CLK
clk => target[21].CLK
clk => target[22].CLK
clk => target[23].CLK
clk => target[24].CLK
clk => target[25].CLK
clk => target[26].CLK
clk => target[27].CLK
clk => target[28].CLK
clk => target[29].CLK
clk => target[30].CLK
clk => target[31].CLK
clk => clk_sec~reg0.CLK
clk => cnt_in[0].CLK
clk => cnt_in[1].CLK
clk => cnt_in[2].CLK
clk => cnt_in[3].CLK
clk => cnt_in[4].CLK
clk => cnt_in[5].CLK
clk => cnt_in[6].CLK
clk => cnt_in[7].CLK
clk => cnt_in[8].CLK
clk => cnt_in[9].CLK
clk => cnt_in[10].CLK
clk => cnt_in[11].CLK
clk => cnt_in[12].CLK
clk => cnt_in[13].CLK
clk => cnt_in[14].CLK
clk => cnt_in[15].CLK
clk => cnt_in[16].CLK
clk => cnt_in[17].CLK
clk => cnt_in[18].CLK
clk => cnt_in[19].CLK
clk => cnt_in[20].CLK
clk => cnt_in[21].CLK
clk => cnt_in[22].CLK
clk => cnt_in[23].CLK
clk => cnt_in[24].CLK
clk => cnt_in[25].CLK
clk => cnt_in[26].CLK
clk => cnt_in[27].CLK
clk => cnt_in[28].CLK
clk => cnt_in[29].CLK
clk => cnt_in[30].CLK
clk => cnt_in[31].CLK
rst => clk_sec~reg0.PRESET
rst => cnt_in[0].ACLR
rst => cnt_in[1].ACLR
rst => cnt_in[2].ACLR
rst => cnt_in[3].ACLR
rst => cnt_in[4].ACLR
rst => cnt_in[5].ACLR
rst => cnt_in[6].ACLR
rst => cnt_in[7].ACLR
rst => cnt_in[8].ACLR
rst => cnt_in[9].ACLR
rst => cnt_in[10].ACLR
rst => cnt_in[11].ACLR
rst => cnt_in[12].ACLR
rst => cnt_in[13].ACLR
rst => cnt_in[14].ACLR
rst => cnt_in[15].ACLR
rst => cnt_in[16].ACLR
rst => cnt_in[17].ACLR
rst => cnt_in[18].ACLR
rst => cnt_in[19].ACLR
rst => cnt_in[20].ACLR
rst => cnt_in[21].ACLR
rst => cnt_in[22].ACLR
rst => cnt_in[23].ACLR
rst => cnt_in[24].ACLR
rst => cnt_in[25].ACLR
rst => cnt_in[26].ACLR
rst => cnt_in[27].ACLR
rst => cnt_in[28].ACLR
rst => cnt_in[29].ACLR
rst => cnt_in[30].ACLR
rst => cnt_in[31].ACLR
rst => target[0].ENA
rst => target[31].ENA
rst => target[30].ENA
rst => target[29].ENA
rst => target[28].ENA
rst => target[27].ENA
rst => target[26].ENA
rst => target[25].ENA
rst => target[24].ENA
rst => target[23].ENA
rst => target[22].ENA
rst => target[21].ENA
rst => target[20].ENA
rst => target[19].ENA
rst => target[18].ENA
rst => target[17].ENA
rst => target[16].ENA
rst => target[15].ENA
rst => target[14].ENA
rst => target[13].ENA
rst => target[12].ENA
rst => target[11].ENA
rst => target[10].ENA
rst => target[9].ENA
rst => target[8].ENA
rst => target[7].ENA
rst => target[6].ENA
rst => target[5].ENA
rst => target[4].ENA
rst => target[3].ENA
rst => target[2].ENA
rst => target[1].ENA
divfactor[0] => ~NO_FANOUT~
divfactor[1] => Add0.IN62
divfactor[2] => Add0.IN61
divfactor[3] => Add0.IN60
divfactor[4] => Add0.IN59
divfactor[5] => Add0.IN58
divfactor[6] => Add0.IN57
divfactor[7] => Add0.IN56
divfactor[8] => Add0.IN55
divfactor[9] => Add0.IN54
divfactor[10] => Add0.IN53
divfactor[11] => Add0.IN52
divfactor[12] => Add0.IN51
divfactor[13] => Add0.IN50
divfactor[14] => Add0.IN49
divfactor[15] => Add0.IN48
divfactor[16] => Add0.IN47
divfactor[17] => Add0.IN46
divfactor[18] => Add0.IN45
divfactor[19] => Add0.IN44
divfactor[20] => Add0.IN43
divfactor[21] => Add0.IN42
divfactor[22] => Add0.IN41
divfactor[23] => Add0.IN40
divfactor[24] => Add0.IN39
divfactor[25] => Add0.IN38
divfactor[26] => Add0.IN37
divfactor[27] => Add0.IN36
divfactor[28] => Add0.IN35
divfactor[29] => Add0.IN34
divfactor[30] => Add0.IN33
divfactor[31] => Add0.IN32
clk_sec <= clk_sec~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Relogio|pulsoDivisor:pulsoHora|ULA:B0
a[0] => ShiftRight0.IN32
a[0] => Div0.IN35
a[0] => Mod0.IN63
a[0] => Div2.IN35
a[0] => Mod2.IN63
a[0] => Add1.IN64
a[0] => d.IN0
a[1] => ShiftRight0.IN31
a[1] => Div0.IN34
a[1] => Mod0.IN62
a[1] => Div2.IN34
a[1] => Mod2.IN62
a[1] => Add1.IN63
a[1] => d.IN0
a[2] => ShiftRight0.IN30
a[2] => Div0.IN33
a[2] => Mod0.IN61
a[2] => Div2.IN33
a[2] => Mod2.IN61
a[2] => Add1.IN62
a[2] => d.IN0
a[3] => ShiftRight0.IN29
a[3] => Div0.IN32
a[3] => Mod0.IN60
a[3] => Div2.IN32
a[3] => Mod2.IN60
a[3] => Add1.IN61
a[3] => d.IN0
a[4] => ShiftRight0.IN28
a[4] => Div0.IN31
a[4] => Mod0.IN59
a[4] => Div2.IN31
a[4] => Mod2.IN59
a[4] => Add1.IN60
a[4] => d.IN0
a[5] => ShiftRight0.IN27
a[5] => Div0.IN30
a[5] => Mod0.IN58
a[5] => Div2.IN30
a[5] => Mod2.IN58
a[5] => Add1.IN59
a[5] => d.IN0
a[6] => ShiftRight0.IN26
a[6] => Div0.IN29
a[6] => Mod0.IN57
a[6] => Div2.IN29
a[6] => Mod2.IN57
a[6] => Add1.IN58
a[6] => d.IN0
a[7] => ShiftRight0.IN25
a[7] => Div0.IN28
a[7] => Mod0.IN56
a[7] => Div2.IN28
a[7] => Mod2.IN56
a[7] => Add1.IN57
a[7] => d.IN0
a[8] => ShiftRight0.IN24
a[8] => Div0.IN27
a[8] => Mod0.IN55
a[8] => Div2.IN27
a[8] => Mod2.IN55
a[8] => Add1.IN56
a[8] => d.IN0
a[9] => ShiftRight0.IN23
a[9] => Div0.IN26
a[9] => Mod0.IN54
a[9] => Div2.IN26
a[9] => Mod2.IN54
a[9] => Add1.IN55
a[9] => d.IN0
a[10] => ShiftRight0.IN22
a[10] => Div0.IN25
a[10] => Mod0.IN53
a[10] => Div2.IN25
a[10] => Mod2.IN53
a[10] => Add1.IN54
a[10] => d.IN0
a[11] => ShiftRight0.IN21
a[11] => Div0.IN24
a[11] => Mod0.IN52
a[11] => Div2.IN24
a[11] => Mod2.IN52
a[11] => Add1.IN53
a[11] => d.IN0
a[12] => ShiftRight0.IN20
a[12] => Div0.IN23
a[12] => Mod0.IN51
a[12] => Div2.IN23
a[12] => Mod2.IN51
a[12] => Add1.IN52
a[12] => d.IN0
a[13] => ShiftRight0.IN19
a[13] => Div0.IN22
a[13] => Mod0.IN50
a[13] => Div2.IN22
a[13] => Mod2.IN50
a[13] => Add1.IN51
a[13] => d.IN0
a[14] => ShiftRight0.IN18
a[14] => Div0.IN21
a[14] => Mod0.IN49
a[14] => Div2.IN21
a[14] => Mod2.IN49
a[14] => Add1.IN50
a[14] => d.IN0
a[15] => ShiftRight0.IN17
a[15] => Div0.IN20
a[15] => Mod0.IN48
a[15] => Div2.IN20
a[15] => Mod2.IN48
a[15] => Add1.IN49
a[15] => d.IN0
a[16] => ShiftRight0.IN16
a[16] => Div0.IN19
a[16] => Mod0.IN47
a[16] => Div2.IN19
a[16] => Mod2.IN47
a[16] => Add1.IN48
a[16] => d.IN0
a[17] => ShiftRight0.IN15
a[17] => Div0.IN18
a[17] => Mod0.IN46
a[17] => Div2.IN18
a[17] => Mod2.IN46
a[17] => Add1.IN47
a[17] => d.IN0
a[18] => ShiftRight0.IN14
a[18] => Div0.IN17
a[18] => Mod0.IN45
a[18] => Div2.IN17
a[18] => Mod2.IN45
a[18] => Add1.IN46
a[18] => d.IN0
a[19] => ShiftRight0.IN13
a[19] => Div0.IN16
a[19] => Mod0.IN44
a[19] => Div2.IN16
a[19] => Mod2.IN44
a[19] => Add1.IN45
a[19] => d.IN0
a[20] => ShiftRight0.IN12
a[20] => Div0.IN15
a[20] => Mod0.IN43
a[20] => Div2.IN15
a[20] => Mod2.IN43
a[20] => Add1.IN44
a[20] => d.IN0
a[21] => ShiftRight0.IN11
a[21] => Div0.IN14
a[21] => Mod0.IN42
a[21] => Div2.IN14
a[21] => Mod2.IN42
a[21] => Add1.IN43
a[21] => d.IN0
a[22] => ShiftRight0.IN10
a[22] => Div0.IN13
a[22] => Mod0.IN41
a[22] => Div2.IN13
a[22] => Mod2.IN41
a[22] => Add1.IN42
a[22] => d.IN0
a[23] => ShiftRight0.IN9
a[23] => Div0.IN12
a[23] => Mod0.IN40
a[23] => Div2.IN12
a[23] => Mod2.IN40
a[23] => Add1.IN41
a[23] => d.IN0
a[24] => ShiftRight0.IN8
a[24] => Div0.IN11
a[24] => Mod0.IN39
a[24] => Div2.IN11
a[24] => Mod2.IN39
a[24] => Add1.IN40
a[24] => d.IN0
a[25] => ShiftRight0.IN7
a[25] => Div0.IN10
a[25] => Mod0.IN38
a[25] => Div2.IN10
a[25] => Mod2.IN38
a[25] => Add1.IN39
a[25] => d.IN0
a[26] => ShiftRight0.IN6
a[26] => Div0.IN9
a[26] => Mod0.IN37
a[26] => Div2.IN9
a[26] => Mod2.IN37
a[26] => Add1.IN38
a[26] => d.IN0
a[27] => ShiftRight0.IN5
a[27] => Div0.IN8
a[27] => Mod0.IN36
a[27] => Div2.IN8
a[27] => Mod2.IN36
a[27] => Add1.IN37
a[27] => d.IN0
a[28] => ShiftRight0.IN4
a[28] => Div0.IN7
a[28] => Mod0.IN35
a[28] => Div2.IN7
a[28] => Mod2.IN35
a[28] => Add1.IN36
a[28] => d.IN0
a[29] => ShiftRight0.IN3
a[29] => Div0.IN6
a[29] => Mod0.IN34
a[29] => Div2.IN6
a[29] => Mod2.IN34
a[29] => Add1.IN35
a[29] => d.IN0
a[30] => ShiftRight0.IN2
a[30] => Div0.IN5
a[30] => Mod0.IN33
a[30] => Div2.IN5
a[30] => Mod2.IN33
a[30] => Add1.IN34
a[30] => d.IN0
a[31] => ShiftRight0.IN1
a[31] => Div0.IN4
a[31] => Mod0.IN32
a[31] => Div2.IN4
a[31] => Mod2.IN32
a[31] => Add1.IN33
a[31] => d.IN0
b[0] => ShiftRight0.IN63
b[0] => d.IN1
b[1] => ShiftRight0.IN62
b[1] => d.IN1
b[2] => ShiftRight0.IN61
b[2] => d.IN1
b[3] => ShiftRight0.IN60
b[3] => d.IN1
b[4] => ShiftRight0.IN59
b[4] => d.IN1
b[5] => ShiftRight0.IN58
b[5] => d.IN1
b[6] => ShiftRight0.IN57
b[6] => d.IN1
b[7] => ShiftRight0.IN56
b[7] => d.IN1
b[8] => ShiftRight0.IN55
b[8] => d.IN1
b[9] => ShiftRight0.IN54
b[9] => d.IN1
b[10] => ShiftRight0.IN53
b[10] => d.IN1
b[11] => ShiftRight0.IN52
b[11] => d.IN1
b[12] => ShiftRight0.IN51
b[12] => d.IN1
b[13] => ShiftRight0.IN50
b[13] => d.IN1
b[14] => ShiftRight0.IN49
b[14] => d.IN1
b[15] => ShiftRight0.IN48
b[15] => d.IN1
b[16] => ShiftRight0.IN47
b[16] => d.IN1
b[17] => ShiftRight0.IN46
b[17] => d.IN1
b[18] => ShiftRight0.IN45
b[18] => d.IN1
b[19] => ShiftRight0.IN44
b[19] => d.IN1
b[20] => ShiftRight0.IN43
b[20] => d.IN1
b[21] => ShiftRight0.IN42
b[21] => d.IN1
b[22] => ShiftRight0.IN41
b[22] => d.IN1
b[23] => ShiftRight0.IN40
b[23] => d.IN1
b[24] => ShiftRight0.IN39
b[24] => d.IN1
b[25] => ShiftRight0.IN38
b[25] => d.IN1
b[26] => ShiftRight0.IN37
b[26] => d.IN1
b[27] => ShiftRight0.IN36
b[27] => d.IN1
b[28] => ShiftRight0.IN35
b[28] => d.IN1
b[29] => ShiftRight0.IN34
b[29] => d.IN1
b[30] => ShiftRight0.IN33
b[30] => d.IN1
b[31] => d.IN1
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[0] => Mux32.IN5
sel[0] => Mux33.IN5
sel[0] => Mux34.IN5
sel[0] => Mux35.IN5
sel[0] => Mux36.IN5
sel[0] => Mux37.IN5
sel[0] => Mux38.IN5
sel[0] => Mux39.IN5
sel[0] => Mux6.IN5
sel[0] => Mux5.IN5
sel[0] => Mux4.IN5
sel[0] => Mux3.IN5
sel[0] => Mux2.IN5
sel[0] => Mux1.IN5
sel[0] => Mux0.IN5
sel[0] => Mux40.IN5
sel[0] => Mux41.IN5
sel[0] => Mux42.IN5
sel[0] => Mux43.IN5
sel[0] => Mux44.IN5
sel[0] => Mux45.IN5
sel[0] => Mux46.IN5
sel[0] => Mux47.IN5
sel[0] => Mux48.IN5
sel[0] => Mux49.IN5
sel[0] => Mux50.IN5
sel[0] => Mux51.IN5
sel[0] => Mux52.IN5
sel[0] => Mux53.IN5
sel[0] => Mux54.IN5
sel[0] => Mux55.IN5
sel[0] => Mux56.IN5
sel[0] => Mux57.IN5
sel[0] => Mux58.IN5
sel[0] => Mux59.IN5
sel[0] => Mux60.IN5
sel[0] => Mux61.IN5
sel[0] => Mux62.IN5
sel[0] => Mux63.IN5
sel[0] => Mux64.IN5
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
sel[1] => Mux32.IN4
sel[1] => Mux33.IN4
sel[1] => Mux34.IN4
sel[1] => Mux35.IN4
sel[1] => Mux36.IN4
sel[1] => Mux37.IN4
sel[1] => Mux38.IN4
sel[1] => Mux39.IN4
sel[1] => Mux6.IN4
sel[1] => Mux5.IN4
sel[1] => Mux4.IN4
sel[1] => Mux3.IN4
sel[1] => Mux2.IN4
sel[1] => Mux1.IN4
sel[1] => Mux0.IN4
sel[1] => Mux40.IN4
sel[1] => Mux41.IN4
sel[1] => Mux42.IN4
sel[1] => Mux43.IN4
sel[1] => Mux44.IN4
sel[1] => Mux45.IN4
sel[1] => Mux46.IN4
sel[1] => Mux47.IN4
sel[1] => Mux48.IN4
sel[1] => Mux49.IN4
sel[1] => Mux50.IN4
sel[1] => Mux51.IN4
sel[1] => Mux52.IN4
sel[1] => Mux53.IN4
sel[1] => Mux54.IN4
sel[1] => Mux55.IN4
sel[1] => Mux56.IN4
sel[1] => Mux57.IN4
sel[1] => Mux58.IN4
sel[1] => Mux59.IN4
sel[1] => Mux60.IN4
sel[1] => Mux61.IN4
sel[1] => Mux62.IN4
sel[1] => Mux63.IN4
sel[1] => Mux64.IN4
c[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
d[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[8] <= d[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[9] <= d[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[10] <= d[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[11] <= d[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[12] <= d[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[13] <= d[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[14] <= d[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[15] <= d[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[16] <= d[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[17] <= d[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[18] <= d[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[19] <= d[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[20] <= d[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[21] <= d[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[22] <= d[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[23] <= d[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[24] <= d[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[25] <= d[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[26] <= d[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[27] <= d[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[28] <= d[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[29] <= d[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[30] <= d[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[31] <= d[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Relogio|debouncer:debounceOption
clk => debounced_press~reg0.CLK
rst => debounced_press~reg0.ACLR
button => debounced_press~reg0.DATAIN
debounced_press <= debounced_press~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Relogio|acumulador:controlOption
clk => cnt_in[0].CLK
clk => cnt_in[1].CLK
clk => cnt_in[2].CLK
clk => cnt_in[3].CLK
clk => cnt_in[4].CLK
clk => cnt_in[5].CLK
clk => cnt_in[6].CLK
clk => cnt_in[7].CLK
clk => cnt_in[8].CLK
clk => cnt_in[9].CLK
clk => cnt_in[10].CLK
clk => cnt_in[11].CLK
clk => cnt_in[12].CLK
clk => cnt_in[13].CLK
clk => cnt_in[14].CLK
clk => cnt_in[15].CLK
clk => cnt_in[16].CLK
clk => cnt_in[17].CLK
clk => cnt_in[18].CLK
clk => cnt_in[19].CLK
clk => cnt_in[20].CLK
clk => cnt_in[21].CLK
clk => cnt_in[22].CLK
clk => cnt_in[23].CLK
clk => cnt_in[24].CLK
clk => cnt_in[25].CLK
clk => cnt_in[26].CLK
clk => cnt_in[27].CLK
clk => cnt_in[28].CLK
clk => cnt_in[29].CLK
clk => cnt_in[30].CLK
clk => cnt_in[31].CLK
rst => cnt_in[0].ACLR
rst => cnt_in[1].ACLR
rst => cnt_in[2].ACLR
rst => cnt_in[3].ACLR
rst => cnt_in[4].ACLR
rst => cnt_in[5].ACLR
rst => cnt_in[6].ACLR
rst => cnt_in[7].ACLR
rst => cnt_in[8].ACLR
rst => cnt_in[9].ACLR
rst => cnt_in[10].ACLR
rst => cnt_in[11].ACLR
rst => cnt_in[12].ACLR
rst => cnt_in[13].ACLR
rst => cnt_in[14].ACLR
rst => cnt_in[15].ACLR
rst => cnt_in[16].ACLR
rst => cnt_in[17].ACLR
rst => cnt_in[18].ACLR
rst => cnt_in[19].ACLR
rst => cnt_in[20].ACLR
rst => cnt_in[21].ACLR
rst => cnt_in[22].ACLR
rst => cnt_in[23].ACLR
rst => cnt_in[24].ACLR
rst => cnt_in[25].ACLR
rst => cnt_in[26].ACLR
rst => cnt_in[27].ACLR
rst => cnt_in[28].ACLR
rst => cnt_in[29].ACLR
rst => cnt_in[30].ACLR
rst => cnt_in[31].ACLR
mem[0] <= cnt_in[0].DB_MAX_OUTPUT_PORT_TYPE
mem[1] <= cnt_in[1].DB_MAX_OUTPUT_PORT_TYPE
mem[2] <= cnt_in[2].DB_MAX_OUTPUT_PORT_TYPE
mem[3] <= cnt_in[3].DB_MAX_OUTPUT_PORT_TYPE
mem[4] <= cnt_in[4].DB_MAX_OUTPUT_PORT_TYPE
mem[5] <= cnt_in[5].DB_MAX_OUTPUT_PORT_TYPE
mem[6] <= cnt_in[6].DB_MAX_OUTPUT_PORT_TYPE
mem[7] <= cnt_in[7].DB_MAX_OUTPUT_PORT_TYPE
mem[8] <= cnt_in[8].DB_MAX_OUTPUT_PORT_TYPE
mem[9] <= cnt_in[9].DB_MAX_OUTPUT_PORT_TYPE
mem[10] <= cnt_in[10].DB_MAX_OUTPUT_PORT_TYPE
mem[11] <= cnt_in[11].DB_MAX_OUTPUT_PORT_TYPE
mem[12] <= cnt_in[12].DB_MAX_OUTPUT_PORT_TYPE
mem[13] <= cnt_in[13].DB_MAX_OUTPUT_PORT_TYPE
mem[14] <= cnt_in[14].DB_MAX_OUTPUT_PORT_TYPE
mem[15] <= cnt_in[15].DB_MAX_OUTPUT_PORT_TYPE
mem[16] <= cnt_in[16].DB_MAX_OUTPUT_PORT_TYPE
mem[17] <= cnt_in[17].DB_MAX_OUTPUT_PORT_TYPE
mem[18] <= cnt_in[18].DB_MAX_OUTPUT_PORT_TYPE
mem[19] <= cnt_in[19].DB_MAX_OUTPUT_PORT_TYPE
mem[20] <= cnt_in[20].DB_MAX_OUTPUT_PORT_TYPE
mem[21] <= cnt_in[21].DB_MAX_OUTPUT_PORT_TYPE
mem[22] <= cnt_in[22].DB_MAX_OUTPUT_PORT_TYPE
mem[23] <= cnt_in[23].DB_MAX_OUTPUT_PORT_TYPE
mem[24] <= cnt_in[24].DB_MAX_OUTPUT_PORT_TYPE
mem[25] <= cnt_in[25].DB_MAX_OUTPUT_PORT_TYPE
mem[26] <= cnt_in[26].DB_MAX_OUTPUT_PORT_TYPE
mem[27] <= cnt_in[27].DB_MAX_OUTPUT_PORT_TYPE
mem[28] <= cnt_in[28].DB_MAX_OUTPUT_PORT_TYPE
mem[29] <= cnt_in[29].DB_MAX_OUTPUT_PORT_TYPE
mem[30] <= cnt_in[30].DB_MAX_OUTPUT_PORT_TYPE
mem[31] <= cnt_in[31].DB_MAX_OUTPUT_PORT_TYPE


|Relogio|acumulador:controlOption|ULA:accULA
a[0] => ShiftRight0.IN32
a[0] => Div0.IN35
a[0] => Mod0.IN63
a[0] => Div2.IN35
a[0] => Mod2.IN63
a[0] => Add1.IN64
a[0] => d.IN0
a[1] => ShiftRight0.IN31
a[1] => Div0.IN34
a[1] => Mod0.IN62
a[1] => Div2.IN34
a[1] => Mod2.IN62
a[1] => Add1.IN63
a[1] => d.IN0
a[2] => ShiftRight0.IN30
a[2] => Div0.IN33
a[2] => Mod0.IN61
a[2] => Div2.IN33
a[2] => Mod2.IN61
a[2] => Add1.IN62
a[2] => d.IN0
a[3] => ShiftRight0.IN29
a[3] => Div0.IN32
a[3] => Mod0.IN60
a[3] => Div2.IN32
a[3] => Mod2.IN60
a[3] => Add1.IN61
a[3] => d.IN0
a[4] => ShiftRight0.IN28
a[4] => Div0.IN31
a[4] => Mod0.IN59
a[4] => Div2.IN31
a[4] => Mod2.IN59
a[4] => Add1.IN60
a[4] => d.IN0
a[5] => ShiftRight0.IN27
a[5] => Div0.IN30
a[5] => Mod0.IN58
a[5] => Div2.IN30
a[5] => Mod2.IN58
a[5] => Add1.IN59
a[5] => d.IN0
a[6] => ShiftRight0.IN26
a[6] => Div0.IN29
a[6] => Mod0.IN57
a[6] => Div2.IN29
a[6] => Mod2.IN57
a[6] => Add1.IN58
a[6] => d.IN0
a[7] => ShiftRight0.IN25
a[7] => Div0.IN28
a[7] => Mod0.IN56
a[7] => Div2.IN28
a[7] => Mod2.IN56
a[7] => Add1.IN57
a[7] => d.IN0
a[8] => ShiftRight0.IN24
a[8] => Div0.IN27
a[8] => Mod0.IN55
a[8] => Div2.IN27
a[8] => Mod2.IN55
a[8] => Add1.IN56
a[8] => d.IN0
a[9] => ShiftRight0.IN23
a[9] => Div0.IN26
a[9] => Mod0.IN54
a[9] => Div2.IN26
a[9] => Mod2.IN54
a[9] => Add1.IN55
a[9] => d.IN0
a[10] => ShiftRight0.IN22
a[10] => Div0.IN25
a[10] => Mod0.IN53
a[10] => Div2.IN25
a[10] => Mod2.IN53
a[10] => Add1.IN54
a[10] => d.IN0
a[11] => ShiftRight0.IN21
a[11] => Div0.IN24
a[11] => Mod0.IN52
a[11] => Div2.IN24
a[11] => Mod2.IN52
a[11] => Add1.IN53
a[11] => d.IN0
a[12] => ShiftRight0.IN20
a[12] => Div0.IN23
a[12] => Mod0.IN51
a[12] => Div2.IN23
a[12] => Mod2.IN51
a[12] => Add1.IN52
a[12] => d.IN0
a[13] => ShiftRight0.IN19
a[13] => Div0.IN22
a[13] => Mod0.IN50
a[13] => Div2.IN22
a[13] => Mod2.IN50
a[13] => Add1.IN51
a[13] => d.IN0
a[14] => ShiftRight0.IN18
a[14] => Div0.IN21
a[14] => Mod0.IN49
a[14] => Div2.IN21
a[14] => Mod2.IN49
a[14] => Add1.IN50
a[14] => d.IN0
a[15] => ShiftRight0.IN17
a[15] => Div0.IN20
a[15] => Mod0.IN48
a[15] => Div2.IN20
a[15] => Mod2.IN48
a[15] => Add1.IN49
a[15] => d.IN0
a[16] => ShiftRight0.IN16
a[16] => Div0.IN19
a[16] => Mod0.IN47
a[16] => Div2.IN19
a[16] => Mod2.IN47
a[16] => Add1.IN48
a[16] => d.IN0
a[17] => ShiftRight0.IN15
a[17] => Div0.IN18
a[17] => Mod0.IN46
a[17] => Div2.IN18
a[17] => Mod2.IN46
a[17] => Add1.IN47
a[17] => d.IN0
a[18] => ShiftRight0.IN14
a[18] => Div0.IN17
a[18] => Mod0.IN45
a[18] => Div2.IN17
a[18] => Mod2.IN45
a[18] => Add1.IN46
a[18] => d.IN0
a[19] => ShiftRight0.IN13
a[19] => Div0.IN16
a[19] => Mod0.IN44
a[19] => Div2.IN16
a[19] => Mod2.IN44
a[19] => Add1.IN45
a[19] => d.IN0
a[20] => ShiftRight0.IN12
a[20] => Div0.IN15
a[20] => Mod0.IN43
a[20] => Div2.IN15
a[20] => Mod2.IN43
a[20] => Add1.IN44
a[20] => d.IN0
a[21] => ShiftRight0.IN11
a[21] => Div0.IN14
a[21] => Mod0.IN42
a[21] => Div2.IN14
a[21] => Mod2.IN42
a[21] => Add1.IN43
a[21] => d.IN0
a[22] => ShiftRight0.IN10
a[22] => Div0.IN13
a[22] => Mod0.IN41
a[22] => Div2.IN13
a[22] => Mod2.IN41
a[22] => Add1.IN42
a[22] => d.IN0
a[23] => ShiftRight0.IN9
a[23] => Div0.IN12
a[23] => Mod0.IN40
a[23] => Div2.IN12
a[23] => Mod2.IN40
a[23] => Add1.IN41
a[23] => d.IN0
a[24] => ShiftRight0.IN8
a[24] => Div0.IN11
a[24] => Mod0.IN39
a[24] => Div2.IN11
a[24] => Mod2.IN39
a[24] => Add1.IN40
a[24] => d.IN0
a[25] => ShiftRight0.IN7
a[25] => Div0.IN10
a[25] => Mod0.IN38
a[25] => Div2.IN10
a[25] => Mod2.IN38
a[25] => Add1.IN39
a[25] => d.IN0
a[26] => ShiftRight0.IN6
a[26] => Div0.IN9
a[26] => Mod0.IN37
a[26] => Div2.IN9
a[26] => Mod2.IN37
a[26] => Add1.IN38
a[26] => d.IN0
a[27] => ShiftRight0.IN5
a[27] => Div0.IN8
a[27] => Mod0.IN36
a[27] => Div2.IN8
a[27] => Mod2.IN36
a[27] => Add1.IN37
a[27] => d.IN0
a[28] => ShiftRight0.IN4
a[28] => Div0.IN7
a[28] => Mod0.IN35
a[28] => Div2.IN7
a[28] => Mod2.IN35
a[28] => Add1.IN36
a[28] => d.IN0
a[29] => ShiftRight0.IN3
a[29] => Div0.IN6
a[29] => Mod0.IN34
a[29] => Div2.IN6
a[29] => Mod2.IN34
a[29] => Add1.IN35
a[29] => d.IN0
a[30] => ShiftRight0.IN2
a[30] => Div0.IN5
a[30] => Mod0.IN33
a[30] => Div2.IN5
a[30] => Mod2.IN33
a[30] => Add1.IN34
a[30] => d.IN0
a[31] => ShiftRight0.IN1
a[31] => Div0.IN4
a[31] => Mod0.IN32
a[31] => Div2.IN4
a[31] => Mod2.IN32
a[31] => Add1.IN33
a[31] => d.IN0
b[0] => ShiftRight0.IN63
b[0] => d.IN1
b[1] => ShiftRight0.IN62
b[1] => d.IN1
b[2] => ShiftRight0.IN61
b[2] => d.IN1
b[3] => ShiftRight0.IN60
b[3] => d.IN1
b[4] => ShiftRight0.IN59
b[4] => d.IN1
b[5] => ShiftRight0.IN58
b[5] => d.IN1
b[6] => ShiftRight0.IN57
b[6] => d.IN1
b[7] => ShiftRight0.IN56
b[7] => d.IN1
b[8] => ShiftRight0.IN55
b[8] => d.IN1
b[9] => ShiftRight0.IN54
b[9] => d.IN1
b[10] => ShiftRight0.IN53
b[10] => d.IN1
b[11] => ShiftRight0.IN52
b[11] => d.IN1
b[12] => ShiftRight0.IN51
b[12] => d.IN1
b[13] => ShiftRight0.IN50
b[13] => d.IN1
b[14] => ShiftRight0.IN49
b[14] => d.IN1
b[15] => ShiftRight0.IN48
b[15] => d.IN1
b[16] => ShiftRight0.IN47
b[16] => d.IN1
b[17] => ShiftRight0.IN46
b[17] => d.IN1
b[18] => ShiftRight0.IN45
b[18] => d.IN1
b[19] => ShiftRight0.IN44
b[19] => d.IN1
b[20] => ShiftRight0.IN43
b[20] => d.IN1
b[21] => ShiftRight0.IN42
b[21] => d.IN1
b[22] => ShiftRight0.IN41
b[22] => d.IN1
b[23] => ShiftRight0.IN40
b[23] => d.IN1
b[24] => ShiftRight0.IN39
b[24] => d.IN1
b[25] => ShiftRight0.IN38
b[25] => d.IN1
b[26] => ShiftRight0.IN37
b[26] => d.IN1
b[27] => ShiftRight0.IN36
b[27] => d.IN1
b[28] => ShiftRight0.IN35
b[28] => d.IN1
b[29] => ShiftRight0.IN34
b[29] => d.IN1
b[30] => ShiftRight0.IN33
b[30] => d.IN1
b[31] => d.IN1
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[0] => Mux32.IN5
sel[0] => Mux33.IN5
sel[0] => Mux34.IN5
sel[0] => Mux35.IN5
sel[0] => Mux36.IN5
sel[0] => Mux37.IN5
sel[0] => Mux38.IN5
sel[0] => Mux39.IN5
sel[0] => Mux6.IN5
sel[0] => Mux5.IN5
sel[0] => Mux4.IN5
sel[0] => Mux3.IN5
sel[0] => Mux2.IN5
sel[0] => Mux1.IN5
sel[0] => Mux0.IN5
sel[0] => Mux40.IN5
sel[0] => Mux41.IN5
sel[0] => Mux42.IN5
sel[0] => Mux43.IN5
sel[0] => Mux44.IN5
sel[0] => Mux45.IN5
sel[0] => Mux46.IN5
sel[0] => Mux47.IN5
sel[0] => Mux48.IN5
sel[0] => Mux49.IN5
sel[0] => Mux50.IN5
sel[0] => Mux51.IN5
sel[0] => Mux52.IN5
sel[0] => Mux53.IN5
sel[0] => Mux54.IN5
sel[0] => Mux55.IN5
sel[0] => Mux56.IN5
sel[0] => Mux57.IN5
sel[0] => Mux58.IN5
sel[0] => Mux59.IN5
sel[0] => Mux60.IN5
sel[0] => Mux61.IN5
sel[0] => Mux62.IN5
sel[0] => Mux63.IN5
sel[0] => Mux64.IN5
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
sel[1] => Mux32.IN4
sel[1] => Mux33.IN4
sel[1] => Mux34.IN4
sel[1] => Mux35.IN4
sel[1] => Mux36.IN4
sel[1] => Mux37.IN4
sel[1] => Mux38.IN4
sel[1] => Mux39.IN4
sel[1] => Mux6.IN4
sel[1] => Mux5.IN4
sel[1] => Mux4.IN4
sel[1] => Mux3.IN4
sel[1] => Mux2.IN4
sel[1] => Mux1.IN4
sel[1] => Mux0.IN4
sel[1] => Mux40.IN4
sel[1] => Mux41.IN4
sel[1] => Mux42.IN4
sel[1] => Mux43.IN4
sel[1] => Mux44.IN4
sel[1] => Mux45.IN4
sel[1] => Mux46.IN4
sel[1] => Mux47.IN4
sel[1] => Mux48.IN4
sel[1] => Mux49.IN4
sel[1] => Mux50.IN4
sel[1] => Mux51.IN4
sel[1] => Mux52.IN4
sel[1] => Mux53.IN4
sel[1] => Mux54.IN4
sel[1] => Mux55.IN4
sel[1] => Mux56.IN4
sel[1] => Mux57.IN4
sel[1] => Mux58.IN4
sel[1] => Mux59.IN4
sel[1] => Mux60.IN4
sel[1] => Mux61.IN4
sel[1] => Mux62.IN4
sel[1] => Mux63.IN4
sel[1] => Mux64.IN4
c[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
d[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[8] <= d[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[9] <= d[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[10] <= d[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[11] <= d[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[12] <= d[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[13] <= d[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[14] <= d[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[15] <= d[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[16] <= d[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[17] <= d[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[18] <= d[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[19] <= d[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[20] <= d[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[21] <= d[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[22] <= d[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[23] <= d[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[24] <= d[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[25] <= d[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[26] <= d[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[27] <= d[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[28] <= d[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[29] <= d[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[30] <= d[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[31] <= d[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Relogio|menu_controller:menuControl
clk => mask[0]~reg0.CLK
clk => mask[1]~reg0.CLK
clk => mask[2]~reg0.CLK
clk => mask[3]~reg0.CLK
clk => mask[4]~reg0.CLK
clk => mask[5]~reg0.CLK
clk => blink.CLK
rst => blink.ACLR
rst => mask[0]~reg0.ENA
rst => mask[5]~reg0.ENA
rst => mask[4]~reg0.ENA
rst => mask[3]~reg0.ENA
rst => mask[2]~reg0.ENA
rst => mask[1]~reg0.ENA
state[0] => Mux0.IN9
state[0] => Mux1.IN9
state[0] => Mux2.IN9
state[0] => Mux3.IN9
state[0] => Mux4.IN9
state[0] => Mux5.IN7
state[1] => Mux0.IN8
state[1] => Mux1.IN8
state[1] => Mux2.IN8
state[1] => Mux3.IN8
state[1] => Mux4.IN8
state[1] => Mux5.IN6
state[2] => Mux0.IN7
state[2] => Mux1.IN7
state[2] => Mux2.IN7
state[2] => Mux3.IN7
state[2] => Mux4.IN7
state[2] => Mux5.IN5
state[3] => ~NO_FANOUT~
state[4] => ~NO_FANOUT~
state[5] => ~NO_FANOUT~
state[6] => ~NO_FANOUT~
state[7] => ~NO_FANOUT~
state[8] => ~NO_FANOUT~
state[9] => ~NO_FANOUT~
state[10] => ~NO_FANOUT~
state[11] => ~NO_FANOUT~
state[12] => ~NO_FANOUT~
state[13] => ~NO_FANOUT~
state[14] => ~NO_FANOUT~
state[15] => ~NO_FANOUT~
state[16] => ~NO_FANOUT~
state[17] => ~NO_FANOUT~
state[18] => ~NO_FANOUT~
state[19] => ~NO_FANOUT~
state[20] => ~NO_FANOUT~
state[21] => ~NO_FANOUT~
state[22] => ~NO_FANOUT~
state[23] => ~NO_FANOUT~
state[24] => ~NO_FANOUT~
state[25] => ~NO_FANOUT~
state[26] => ~NO_FANOUT~
state[27] => ~NO_FANOUT~
state[28] => ~NO_FANOUT~
state[29] => ~NO_FANOUT~
state[30] => ~NO_FANOUT~
state[31] => ~NO_FANOUT~
mask[0] <= mask[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask[1] <= mask[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask[2] <= mask[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask[3] <= mask[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask[4] <= mask[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask[5] <= mask[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Relogio|acumulador:segundo
clk => cnt_in[0].CLK
clk => cnt_in[1].CLK
clk => cnt_in[2].CLK
clk => cnt_in[3].CLK
clk => cnt_in[4].CLK
clk => cnt_in[5].CLK
clk => cnt_in[6].CLK
clk => cnt_in[7].CLK
clk => cnt_in[8].CLK
clk => cnt_in[9].CLK
clk => cnt_in[10].CLK
clk => cnt_in[11].CLK
clk => cnt_in[12].CLK
clk => cnt_in[13].CLK
clk => cnt_in[14].CLK
clk => cnt_in[15].CLK
clk => cnt_in[16].CLK
clk => cnt_in[17].CLK
clk => cnt_in[18].CLK
clk => cnt_in[19].CLK
clk => cnt_in[20].CLK
clk => cnt_in[21].CLK
clk => cnt_in[22].CLK
clk => cnt_in[23].CLK
clk => cnt_in[24].CLK
clk => cnt_in[25].CLK
clk => cnt_in[26].CLK
clk => cnt_in[27].CLK
clk => cnt_in[28].CLK
clk => cnt_in[29].CLK
clk => cnt_in[30].CLK
clk => cnt_in[31].CLK
rst => cnt_in[0].ACLR
rst => cnt_in[1].ACLR
rst => cnt_in[2].ACLR
rst => cnt_in[3].ACLR
rst => cnt_in[4].ACLR
rst => cnt_in[5].ACLR
rst => cnt_in[6].ACLR
rst => cnt_in[7].ACLR
rst => cnt_in[8].ACLR
rst => cnt_in[9].ACLR
rst => cnt_in[10].ACLR
rst => cnt_in[11].ACLR
rst => cnt_in[12].ACLR
rst => cnt_in[13].ACLR
rst => cnt_in[14].ACLR
rst => cnt_in[15].ACLR
rst => cnt_in[16].ACLR
rst => cnt_in[17].ACLR
rst => cnt_in[18].ACLR
rst => cnt_in[19].ACLR
rst => cnt_in[20].ACLR
rst => cnt_in[21].ACLR
rst => cnt_in[22].ACLR
rst => cnt_in[23].ACLR
rst => cnt_in[24].ACLR
rst => cnt_in[25].ACLR
rst => cnt_in[26].ACLR
rst => cnt_in[27].ACLR
rst => cnt_in[28].ACLR
rst => cnt_in[29].ACLR
rst => cnt_in[30].ACLR
rst => cnt_in[31].ACLR
mem[0] <= cnt_in[0].DB_MAX_OUTPUT_PORT_TYPE
mem[1] <= cnt_in[1].DB_MAX_OUTPUT_PORT_TYPE
mem[2] <= cnt_in[2].DB_MAX_OUTPUT_PORT_TYPE
mem[3] <= cnt_in[3].DB_MAX_OUTPUT_PORT_TYPE
mem[4] <= cnt_in[4].DB_MAX_OUTPUT_PORT_TYPE
mem[5] <= cnt_in[5].DB_MAX_OUTPUT_PORT_TYPE
mem[6] <= cnt_in[6].DB_MAX_OUTPUT_PORT_TYPE
mem[7] <= cnt_in[7].DB_MAX_OUTPUT_PORT_TYPE
mem[8] <= cnt_in[8].DB_MAX_OUTPUT_PORT_TYPE
mem[9] <= cnt_in[9].DB_MAX_OUTPUT_PORT_TYPE
mem[10] <= cnt_in[10].DB_MAX_OUTPUT_PORT_TYPE
mem[11] <= cnt_in[11].DB_MAX_OUTPUT_PORT_TYPE
mem[12] <= cnt_in[12].DB_MAX_OUTPUT_PORT_TYPE
mem[13] <= cnt_in[13].DB_MAX_OUTPUT_PORT_TYPE
mem[14] <= cnt_in[14].DB_MAX_OUTPUT_PORT_TYPE
mem[15] <= cnt_in[15].DB_MAX_OUTPUT_PORT_TYPE
mem[16] <= cnt_in[16].DB_MAX_OUTPUT_PORT_TYPE
mem[17] <= cnt_in[17].DB_MAX_OUTPUT_PORT_TYPE
mem[18] <= cnt_in[18].DB_MAX_OUTPUT_PORT_TYPE
mem[19] <= cnt_in[19].DB_MAX_OUTPUT_PORT_TYPE
mem[20] <= cnt_in[20].DB_MAX_OUTPUT_PORT_TYPE
mem[21] <= cnt_in[21].DB_MAX_OUTPUT_PORT_TYPE
mem[22] <= cnt_in[22].DB_MAX_OUTPUT_PORT_TYPE
mem[23] <= cnt_in[23].DB_MAX_OUTPUT_PORT_TYPE
mem[24] <= cnt_in[24].DB_MAX_OUTPUT_PORT_TYPE
mem[25] <= cnt_in[25].DB_MAX_OUTPUT_PORT_TYPE
mem[26] <= cnt_in[26].DB_MAX_OUTPUT_PORT_TYPE
mem[27] <= cnt_in[27].DB_MAX_OUTPUT_PORT_TYPE
mem[28] <= cnt_in[28].DB_MAX_OUTPUT_PORT_TYPE
mem[29] <= cnt_in[29].DB_MAX_OUTPUT_PORT_TYPE
mem[30] <= cnt_in[30].DB_MAX_OUTPUT_PORT_TYPE
mem[31] <= cnt_in[31].DB_MAX_OUTPUT_PORT_TYPE


|Relogio|acumulador:segundo|ULA:accULA
a[0] => ShiftRight0.IN32
a[0] => Div0.IN35
a[0] => Mod0.IN63
a[0] => Div2.IN35
a[0] => Mod2.IN63
a[0] => Add1.IN64
a[0] => d.IN0
a[1] => ShiftRight0.IN31
a[1] => Div0.IN34
a[1] => Mod0.IN62
a[1] => Div2.IN34
a[1] => Mod2.IN62
a[1] => Add1.IN63
a[1] => d.IN0
a[2] => ShiftRight0.IN30
a[2] => Div0.IN33
a[2] => Mod0.IN61
a[2] => Div2.IN33
a[2] => Mod2.IN61
a[2] => Add1.IN62
a[2] => d.IN0
a[3] => ShiftRight0.IN29
a[3] => Div0.IN32
a[3] => Mod0.IN60
a[3] => Div2.IN32
a[3] => Mod2.IN60
a[3] => Add1.IN61
a[3] => d.IN0
a[4] => ShiftRight0.IN28
a[4] => Div0.IN31
a[4] => Mod0.IN59
a[4] => Div2.IN31
a[4] => Mod2.IN59
a[4] => Add1.IN60
a[4] => d.IN0
a[5] => ShiftRight0.IN27
a[5] => Div0.IN30
a[5] => Mod0.IN58
a[5] => Div2.IN30
a[5] => Mod2.IN58
a[5] => Add1.IN59
a[5] => d.IN0
a[6] => ShiftRight0.IN26
a[6] => Div0.IN29
a[6] => Mod0.IN57
a[6] => Div2.IN29
a[6] => Mod2.IN57
a[6] => Add1.IN58
a[6] => d.IN0
a[7] => ShiftRight0.IN25
a[7] => Div0.IN28
a[7] => Mod0.IN56
a[7] => Div2.IN28
a[7] => Mod2.IN56
a[7] => Add1.IN57
a[7] => d.IN0
a[8] => ShiftRight0.IN24
a[8] => Div0.IN27
a[8] => Mod0.IN55
a[8] => Div2.IN27
a[8] => Mod2.IN55
a[8] => Add1.IN56
a[8] => d.IN0
a[9] => ShiftRight0.IN23
a[9] => Div0.IN26
a[9] => Mod0.IN54
a[9] => Div2.IN26
a[9] => Mod2.IN54
a[9] => Add1.IN55
a[9] => d.IN0
a[10] => ShiftRight0.IN22
a[10] => Div0.IN25
a[10] => Mod0.IN53
a[10] => Div2.IN25
a[10] => Mod2.IN53
a[10] => Add1.IN54
a[10] => d.IN0
a[11] => ShiftRight0.IN21
a[11] => Div0.IN24
a[11] => Mod0.IN52
a[11] => Div2.IN24
a[11] => Mod2.IN52
a[11] => Add1.IN53
a[11] => d.IN0
a[12] => ShiftRight0.IN20
a[12] => Div0.IN23
a[12] => Mod0.IN51
a[12] => Div2.IN23
a[12] => Mod2.IN51
a[12] => Add1.IN52
a[12] => d.IN0
a[13] => ShiftRight0.IN19
a[13] => Div0.IN22
a[13] => Mod0.IN50
a[13] => Div2.IN22
a[13] => Mod2.IN50
a[13] => Add1.IN51
a[13] => d.IN0
a[14] => ShiftRight0.IN18
a[14] => Div0.IN21
a[14] => Mod0.IN49
a[14] => Div2.IN21
a[14] => Mod2.IN49
a[14] => Add1.IN50
a[14] => d.IN0
a[15] => ShiftRight0.IN17
a[15] => Div0.IN20
a[15] => Mod0.IN48
a[15] => Div2.IN20
a[15] => Mod2.IN48
a[15] => Add1.IN49
a[15] => d.IN0
a[16] => ShiftRight0.IN16
a[16] => Div0.IN19
a[16] => Mod0.IN47
a[16] => Div2.IN19
a[16] => Mod2.IN47
a[16] => Add1.IN48
a[16] => d.IN0
a[17] => ShiftRight0.IN15
a[17] => Div0.IN18
a[17] => Mod0.IN46
a[17] => Div2.IN18
a[17] => Mod2.IN46
a[17] => Add1.IN47
a[17] => d.IN0
a[18] => ShiftRight0.IN14
a[18] => Div0.IN17
a[18] => Mod0.IN45
a[18] => Div2.IN17
a[18] => Mod2.IN45
a[18] => Add1.IN46
a[18] => d.IN0
a[19] => ShiftRight0.IN13
a[19] => Div0.IN16
a[19] => Mod0.IN44
a[19] => Div2.IN16
a[19] => Mod2.IN44
a[19] => Add1.IN45
a[19] => d.IN0
a[20] => ShiftRight0.IN12
a[20] => Div0.IN15
a[20] => Mod0.IN43
a[20] => Div2.IN15
a[20] => Mod2.IN43
a[20] => Add1.IN44
a[20] => d.IN0
a[21] => ShiftRight0.IN11
a[21] => Div0.IN14
a[21] => Mod0.IN42
a[21] => Div2.IN14
a[21] => Mod2.IN42
a[21] => Add1.IN43
a[21] => d.IN0
a[22] => ShiftRight0.IN10
a[22] => Div0.IN13
a[22] => Mod0.IN41
a[22] => Div2.IN13
a[22] => Mod2.IN41
a[22] => Add1.IN42
a[22] => d.IN0
a[23] => ShiftRight0.IN9
a[23] => Div0.IN12
a[23] => Mod0.IN40
a[23] => Div2.IN12
a[23] => Mod2.IN40
a[23] => Add1.IN41
a[23] => d.IN0
a[24] => ShiftRight0.IN8
a[24] => Div0.IN11
a[24] => Mod0.IN39
a[24] => Div2.IN11
a[24] => Mod2.IN39
a[24] => Add1.IN40
a[24] => d.IN0
a[25] => ShiftRight0.IN7
a[25] => Div0.IN10
a[25] => Mod0.IN38
a[25] => Div2.IN10
a[25] => Mod2.IN38
a[25] => Add1.IN39
a[25] => d.IN0
a[26] => ShiftRight0.IN6
a[26] => Div0.IN9
a[26] => Mod0.IN37
a[26] => Div2.IN9
a[26] => Mod2.IN37
a[26] => Add1.IN38
a[26] => d.IN0
a[27] => ShiftRight0.IN5
a[27] => Div0.IN8
a[27] => Mod0.IN36
a[27] => Div2.IN8
a[27] => Mod2.IN36
a[27] => Add1.IN37
a[27] => d.IN0
a[28] => ShiftRight0.IN4
a[28] => Div0.IN7
a[28] => Mod0.IN35
a[28] => Div2.IN7
a[28] => Mod2.IN35
a[28] => Add1.IN36
a[28] => d.IN0
a[29] => ShiftRight0.IN3
a[29] => Div0.IN6
a[29] => Mod0.IN34
a[29] => Div2.IN6
a[29] => Mod2.IN34
a[29] => Add1.IN35
a[29] => d.IN0
a[30] => ShiftRight0.IN2
a[30] => Div0.IN5
a[30] => Mod0.IN33
a[30] => Div2.IN5
a[30] => Mod2.IN33
a[30] => Add1.IN34
a[30] => d.IN0
a[31] => ShiftRight0.IN1
a[31] => Div0.IN4
a[31] => Mod0.IN32
a[31] => Div2.IN4
a[31] => Mod2.IN32
a[31] => Add1.IN33
a[31] => d.IN0
b[0] => ShiftRight0.IN63
b[0] => d.IN1
b[1] => ShiftRight0.IN62
b[1] => d.IN1
b[2] => ShiftRight0.IN61
b[2] => d.IN1
b[3] => ShiftRight0.IN60
b[3] => d.IN1
b[4] => ShiftRight0.IN59
b[4] => d.IN1
b[5] => ShiftRight0.IN58
b[5] => d.IN1
b[6] => ShiftRight0.IN57
b[6] => d.IN1
b[7] => ShiftRight0.IN56
b[7] => d.IN1
b[8] => ShiftRight0.IN55
b[8] => d.IN1
b[9] => ShiftRight0.IN54
b[9] => d.IN1
b[10] => ShiftRight0.IN53
b[10] => d.IN1
b[11] => ShiftRight0.IN52
b[11] => d.IN1
b[12] => ShiftRight0.IN51
b[12] => d.IN1
b[13] => ShiftRight0.IN50
b[13] => d.IN1
b[14] => ShiftRight0.IN49
b[14] => d.IN1
b[15] => ShiftRight0.IN48
b[15] => d.IN1
b[16] => ShiftRight0.IN47
b[16] => d.IN1
b[17] => ShiftRight0.IN46
b[17] => d.IN1
b[18] => ShiftRight0.IN45
b[18] => d.IN1
b[19] => ShiftRight0.IN44
b[19] => d.IN1
b[20] => ShiftRight0.IN43
b[20] => d.IN1
b[21] => ShiftRight0.IN42
b[21] => d.IN1
b[22] => ShiftRight0.IN41
b[22] => d.IN1
b[23] => ShiftRight0.IN40
b[23] => d.IN1
b[24] => ShiftRight0.IN39
b[24] => d.IN1
b[25] => ShiftRight0.IN38
b[25] => d.IN1
b[26] => ShiftRight0.IN37
b[26] => d.IN1
b[27] => ShiftRight0.IN36
b[27] => d.IN1
b[28] => ShiftRight0.IN35
b[28] => d.IN1
b[29] => ShiftRight0.IN34
b[29] => d.IN1
b[30] => ShiftRight0.IN33
b[30] => d.IN1
b[31] => d.IN1
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[0] => Mux32.IN5
sel[0] => Mux33.IN5
sel[0] => Mux34.IN5
sel[0] => Mux35.IN5
sel[0] => Mux36.IN5
sel[0] => Mux37.IN5
sel[0] => Mux38.IN5
sel[0] => Mux39.IN5
sel[0] => Mux6.IN5
sel[0] => Mux5.IN5
sel[0] => Mux4.IN5
sel[0] => Mux3.IN5
sel[0] => Mux2.IN5
sel[0] => Mux1.IN5
sel[0] => Mux0.IN5
sel[0] => Mux40.IN5
sel[0] => Mux41.IN5
sel[0] => Mux42.IN5
sel[0] => Mux43.IN5
sel[0] => Mux44.IN5
sel[0] => Mux45.IN5
sel[0] => Mux46.IN5
sel[0] => Mux47.IN5
sel[0] => Mux48.IN5
sel[0] => Mux49.IN5
sel[0] => Mux50.IN5
sel[0] => Mux51.IN5
sel[0] => Mux52.IN5
sel[0] => Mux53.IN5
sel[0] => Mux54.IN5
sel[0] => Mux55.IN5
sel[0] => Mux56.IN5
sel[0] => Mux57.IN5
sel[0] => Mux58.IN5
sel[0] => Mux59.IN5
sel[0] => Mux60.IN5
sel[0] => Mux61.IN5
sel[0] => Mux62.IN5
sel[0] => Mux63.IN5
sel[0] => Mux64.IN5
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
sel[1] => Mux32.IN4
sel[1] => Mux33.IN4
sel[1] => Mux34.IN4
sel[1] => Mux35.IN4
sel[1] => Mux36.IN4
sel[1] => Mux37.IN4
sel[1] => Mux38.IN4
sel[1] => Mux39.IN4
sel[1] => Mux6.IN4
sel[1] => Mux5.IN4
sel[1] => Mux4.IN4
sel[1] => Mux3.IN4
sel[1] => Mux2.IN4
sel[1] => Mux1.IN4
sel[1] => Mux0.IN4
sel[1] => Mux40.IN4
sel[1] => Mux41.IN4
sel[1] => Mux42.IN4
sel[1] => Mux43.IN4
sel[1] => Mux44.IN4
sel[1] => Mux45.IN4
sel[1] => Mux46.IN4
sel[1] => Mux47.IN4
sel[1] => Mux48.IN4
sel[1] => Mux49.IN4
sel[1] => Mux50.IN4
sel[1] => Mux51.IN4
sel[1] => Mux52.IN4
sel[1] => Mux53.IN4
sel[1] => Mux54.IN4
sel[1] => Mux55.IN4
sel[1] => Mux56.IN4
sel[1] => Mux57.IN4
sel[1] => Mux58.IN4
sel[1] => Mux59.IN4
sel[1] => Mux60.IN4
sel[1] => Mux61.IN4
sel[1] => Mux62.IN4
sel[1] => Mux63.IN4
sel[1] => Mux64.IN4
c[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
d[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[8] <= d[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[9] <= d[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[10] <= d[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[11] <= d[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[12] <= d[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[13] <= d[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[14] <= d[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[15] <= d[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[16] <= d[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[17] <= d[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[18] <= d[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[19] <= d[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[20] <= d[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[21] <= d[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[22] <= d[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[23] <= d[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[24] <= d[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[25] <= d[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[26] <= d[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[27] <= d[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[28] <= d[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[29] <= d[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[30] <= d[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[31] <= d[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Relogio|acumulador:decSegundo
clk => cnt_in[0].CLK
clk => cnt_in[1].CLK
clk => cnt_in[2].CLK
clk => cnt_in[3].CLK
clk => cnt_in[4].CLK
clk => cnt_in[5].CLK
clk => cnt_in[6].CLK
clk => cnt_in[7].CLK
clk => cnt_in[8].CLK
clk => cnt_in[9].CLK
clk => cnt_in[10].CLK
clk => cnt_in[11].CLK
clk => cnt_in[12].CLK
clk => cnt_in[13].CLK
clk => cnt_in[14].CLK
clk => cnt_in[15].CLK
clk => cnt_in[16].CLK
clk => cnt_in[17].CLK
clk => cnt_in[18].CLK
clk => cnt_in[19].CLK
clk => cnt_in[20].CLK
clk => cnt_in[21].CLK
clk => cnt_in[22].CLK
clk => cnt_in[23].CLK
clk => cnt_in[24].CLK
clk => cnt_in[25].CLK
clk => cnt_in[26].CLK
clk => cnt_in[27].CLK
clk => cnt_in[28].CLK
clk => cnt_in[29].CLK
clk => cnt_in[30].CLK
clk => cnt_in[31].CLK
rst => cnt_in[0].ACLR
rst => cnt_in[1].ACLR
rst => cnt_in[2].ACLR
rst => cnt_in[3].ACLR
rst => cnt_in[4].ACLR
rst => cnt_in[5].ACLR
rst => cnt_in[6].ACLR
rst => cnt_in[7].ACLR
rst => cnt_in[8].ACLR
rst => cnt_in[9].ACLR
rst => cnt_in[10].ACLR
rst => cnt_in[11].ACLR
rst => cnt_in[12].ACLR
rst => cnt_in[13].ACLR
rst => cnt_in[14].ACLR
rst => cnt_in[15].ACLR
rst => cnt_in[16].ACLR
rst => cnt_in[17].ACLR
rst => cnt_in[18].ACLR
rst => cnt_in[19].ACLR
rst => cnt_in[20].ACLR
rst => cnt_in[21].ACLR
rst => cnt_in[22].ACLR
rst => cnt_in[23].ACLR
rst => cnt_in[24].ACLR
rst => cnt_in[25].ACLR
rst => cnt_in[26].ACLR
rst => cnt_in[27].ACLR
rst => cnt_in[28].ACLR
rst => cnt_in[29].ACLR
rst => cnt_in[30].ACLR
rst => cnt_in[31].ACLR
mem[0] <= cnt_in[0].DB_MAX_OUTPUT_PORT_TYPE
mem[1] <= cnt_in[1].DB_MAX_OUTPUT_PORT_TYPE
mem[2] <= cnt_in[2].DB_MAX_OUTPUT_PORT_TYPE
mem[3] <= cnt_in[3].DB_MAX_OUTPUT_PORT_TYPE
mem[4] <= cnt_in[4].DB_MAX_OUTPUT_PORT_TYPE
mem[5] <= cnt_in[5].DB_MAX_OUTPUT_PORT_TYPE
mem[6] <= cnt_in[6].DB_MAX_OUTPUT_PORT_TYPE
mem[7] <= cnt_in[7].DB_MAX_OUTPUT_PORT_TYPE
mem[8] <= cnt_in[8].DB_MAX_OUTPUT_PORT_TYPE
mem[9] <= cnt_in[9].DB_MAX_OUTPUT_PORT_TYPE
mem[10] <= cnt_in[10].DB_MAX_OUTPUT_PORT_TYPE
mem[11] <= cnt_in[11].DB_MAX_OUTPUT_PORT_TYPE
mem[12] <= cnt_in[12].DB_MAX_OUTPUT_PORT_TYPE
mem[13] <= cnt_in[13].DB_MAX_OUTPUT_PORT_TYPE
mem[14] <= cnt_in[14].DB_MAX_OUTPUT_PORT_TYPE
mem[15] <= cnt_in[15].DB_MAX_OUTPUT_PORT_TYPE
mem[16] <= cnt_in[16].DB_MAX_OUTPUT_PORT_TYPE
mem[17] <= cnt_in[17].DB_MAX_OUTPUT_PORT_TYPE
mem[18] <= cnt_in[18].DB_MAX_OUTPUT_PORT_TYPE
mem[19] <= cnt_in[19].DB_MAX_OUTPUT_PORT_TYPE
mem[20] <= cnt_in[20].DB_MAX_OUTPUT_PORT_TYPE
mem[21] <= cnt_in[21].DB_MAX_OUTPUT_PORT_TYPE
mem[22] <= cnt_in[22].DB_MAX_OUTPUT_PORT_TYPE
mem[23] <= cnt_in[23].DB_MAX_OUTPUT_PORT_TYPE
mem[24] <= cnt_in[24].DB_MAX_OUTPUT_PORT_TYPE
mem[25] <= cnt_in[25].DB_MAX_OUTPUT_PORT_TYPE
mem[26] <= cnt_in[26].DB_MAX_OUTPUT_PORT_TYPE
mem[27] <= cnt_in[27].DB_MAX_OUTPUT_PORT_TYPE
mem[28] <= cnt_in[28].DB_MAX_OUTPUT_PORT_TYPE
mem[29] <= cnt_in[29].DB_MAX_OUTPUT_PORT_TYPE
mem[30] <= cnt_in[30].DB_MAX_OUTPUT_PORT_TYPE
mem[31] <= cnt_in[31].DB_MAX_OUTPUT_PORT_TYPE


|Relogio|acumulador:decSegundo|ULA:accULA
a[0] => ShiftRight0.IN32
a[0] => Div0.IN35
a[0] => Mod0.IN63
a[0] => Div2.IN35
a[0] => Mod2.IN63
a[0] => Add1.IN64
a[0] => d.IN0
a[1] => ShiftRight0.IN31
a[1] => Div0.IN34
a[1] => Mod0.IN62
a[1] => Div2.IN34
a[1] => Mod2.IN62
a[1] => Add1.IN63
a[1] => d.IN0
a[2] => ShiftRight0.IN30
a[2] => Div0.IN33
a[2] => Mod0.IN61
a[2] => Div2.IN33
a[2] => Mod2.IN61
a[2] => Add1.IN62
a[2] => d.IN0
a[3] => ShiftRight0.IN29
a[3] => Div0.IN32
a[3] => Mod0.IN60
a[3] => Div2.IN32
a[3] => Mod2.IN60
a[3] => Add1.IN61
a[3] => d.IN0
a[4] => ShiftRight0.IN28
a[4] => Div0.IN31
a[4] => Mod0.IN59
a[4] => Div2.IN31
a[4] => Mod2.IN59
a[4] => Add1.IN60
a[4] => d.IN0
a[5] => ShiftRight0.IN27
a[5] => Div0.IN30
a[5] => Mod0.IN58
a[5] => Div2.IN30
a[5] => Mod2.IN58
a[5] => Add1.IN59
a[5] => d.IN0
a[6] => ShiftRight0.IN26
a[6] => Div0.IN29
a[6] => Mod0.IN57
a[6] => Div2.IN29
a[6] => Mod2.IN57
a[6] => Add1.IN58
a[6] => d.IN0
a[7] => ShiftRight0.IN25
a[7] => Div0.IN28
a[7] => Mod0.IN56
a[7] => Div2.IN28
a[7] => Mod2.IN56
a[7] => Add1.IN57
a[7] => d.IN0
a[8] => ShiftRight0.IN24
a[8] => Div0.IN27
a[8] => Mod0.IN55
a[8] => Div2.IN27
a[8] => Mod2.IN55
a[8] => Add1.IN56
a[8] => d.IN0
a[9] => ShiftRight0.IN23
a[9] => Div0.IN26
a[9] => Mod0.IN54
a[9] => Div2.IN26
a[9] => Mod2.IN54
a[9] => Add1.IN55
a[9] => d.IN0
a[10] => ShiftRight0.IN22
a[10] => Div0.IN25
a[10] => Mod0.IN53
a[10] => Div2.IN25
a[10] => Mod2.IN53
a[10] => Add1.IN54
a[10] => d.IN0
a[11] => ShiftRight0.IN21
a[11] => Div0.IN24
a[11] => Mod0.IN52
a[11] => Div2.IN24
a[11] => Mod2.IN52
a[11] => Add1.IN53
a[11] => d.IN0
a[12] => ShiftRight0.IN20
a[12] => Div0.IN23
a[12] => Mod0.IN51
a[12] => Div2.IN23
a[12] => Mod2.IN51
a[12] => Add1.IN52
a[12] => d.IN0
a[13] => ShiftRight0.IN19
a[13] => Div0.IN22
a[13] => Mod0.IN50
a[13] => Div2.IN22
a[13] => Mod2.IN50
a[13] => Add1.IN51
a[13] => d.IN0
a[14] => ShiftRight0.IN18
a[14] => Div0.IN21
a[14] => Mod0.IN49
a[14] => Div2.IN21
a[14] => Mod2.IN49
a[14] => Add1.IN50
a[14] => d.IN0
a[15] => ShiftRight0.IN17
a[15] => Div0.IN20
a[15] => Mod0.IN48
a[15] => Div2.IN20
a[15] => Mod2.IN48
a[15] => Add1.IN49
a[15] => d.IN0
a[16] => ShiftRight0.IN16
a[16] => Div0.IN19
a[16] => Mod0.IN47
a[16] => Div2.IN19
a[16] => Mod2.IN47
a[16] => Add1.IN48
a[16] => d.IN0
a[17] => ShiftRight0.IN15
a[17] => Div0.IN18
a[17] => Mod0.IN46
a[17] => Div2.IN18
a[17] => Mod2.IN46
a[17] => Add1.IN47
a[17] => d.IN0
a[18] => ShiftRight0.IN14
a[18] => Div0.IN17
a[18] => Mod0.IN45
a[18] => Div2.IN17
a[18] => Mod2.IN45
a[18] => Add1.IN46
a[18] => d.IN0
a[19] => ShiftRight0.IN13
a[19] => Div0.IN16
a[19] => Mod0.IN44
a[19] => Div2.IN16
a[19] => Mod2.IN44
a[19] => Add1.IN45
a[19] => d.IN0
a[20] => ShiftRight0.IN12
a[20] => Div0.IN15
a[20] => Mod0.IN43
a[20] => Div2.IN15
a[20] => Mod2.IN43
a[20] => Add1.IN44
a[20] => d.IN0
a[21] => ShiftRight0.IN11
a[21] => Div0.IN14
a[21] => Mod0.IN42
a[21] => Div2.IN14
a[21] => Mod2.IN42
a[21] => Add1.IN43
a[21] => d.IN0
a[22] => ShiftRight0.IN10
a[22] => Div0.IN13
a[22] => Mod0.IN41
a[22] => Div2.IN13
a[22] => Mod2.IN41
a[22] => Add1.IN42
a[22] => d.IN0
a[23] => ShiftRight0.IN9
a[23] => Div0.IN12
a[23] => Mod0.IN40
a[23] => Div2.IN12
a[23] => Mod2.IN40
a[23] => Add1.IN41
a[23] => d.IN0
a[24] => ShiftRight0.IN8
a[24] => Div0.IN11
a[24] => Mod0.IN39
a[24] => Div2.IN11
a[24] => Mod2.IN39
a[24] => Add1.IN40
a[24] => d.IN0
a[25] => ShiftRight0.IN7
a[25] => Div0.IN10
a[25] => Mod0.IN38
a[25] => Div2.IN10
a[25] => Mod2.IN38
a[25] => Add1.IN39
a[25] => d.IN0
a[26] => ShiftRight0.IN6
a[26] => Div0.IN9
a[26] => Mod0.IN37
a[26] => Div2.IN9
a[26] => Mod2.IN37
a[26] => Add1.IN38
a[26] => d.IN0
a[27] => ShiftRight0.IN5
a[27] => Div0.IN8
a[27] => Mod0.IN36
a[27] => Div2.IN8
a[27] => Mod2.IN36
a[27] => Add1.IN37
a[27] => d.IN0
a[28] => ShiftRight0.IN4
a[28] => Div0.IN7
a[28] => Mod0.IN35
a[28] => Div2.IN7
a[28] => Mod2.IN35
a[28] => Add1.IN36
a[28] => d.IN0
a[29] => ShiftRight0.IN3
a[29] => Div0.IN6
a[29] => Mod0.IN34
a[29] => Div2.IN6
a[29] => Mod2.IN34
a[29] => Add1.IN35
a[29] => d.IN0
a[30] => ShiftRight0.IN2
a[30] => Div0.IN5
a[30] => Mod0.IN33
a[30] => Div2.IN5
a[30] => Mod2.IN33
a[30] => Add1.IN34
a[30] => d.IN0
a[31] => ShiftRight0.IN1
a[31] => Div0.IN4
a[31] => Mod0.IN32
a[31] => Div2.IN4
a[31] => Mod2.IN32
a[31] => Add1.IN33
a[31] => d.IN0
b[0] => ShiftRight0.IN63
b[0] => d.IN1
b[1] => ShiftRight0.IN62
b[1] => d.IN1
b[2] => ShiftRight0.IN61
b[2] => d.IN1
b[3] => ShiftRight0.IN60
b[3] => d.IN1
b[4] => ShiftRight0.IN59
b[4] => d.IN1
b[5] => ShiftRight0.IN58
b[5] => d.IN1
b[6] => ShiftRight0.IN57
b[6] => d.IN1
b[7] => ShiftRight0.IN56
b[7] => d.IN1
b[8] => ShiftRight0.IN55
b[8] => d.IN1
b[9] => ShiftRight0.IN54
b[9] => d.IN1
b[10] => ShiftRight0.IN53
b[10] => d.IN1
b[11] => ShiftRight0.IN52
b[11] => d.IN1
b[12] => ShiftRight0.IN51
b[12] => d.IN1
b[13] => ShiftRight0.IN50
b[13] => d.IN1
b[14] => ShiftRight0.IN49
b[14] => d.IN1
b[15] => ShiftRight0.IN48
b[15] => d.IN1
b[16] => ShiftRight0.IN47
b[16] => d.IN1
b[17] => ShiftRight0.IN46
b[17] => d.IN1
b[18] => ShiftRight0.IN45
b[18] => d.IN1
b[19] => ShiftRight0.IN44
b[19] => d.IN1
b[20] => ShiftRight0.IN43
b[20] => d.IN1
b[21] => ShiftRight0.IN42
b[21] => d.IN1
b[22] => ShiftRight0.IN41
b[22] => d.IN1
b[23] => ShiftRight0.IN40
b[23] => d.IN1
b[24] => ShiftRight0.IN39
b[24] => d.IN1
b[25] => ShiftRight0.IN38
b[25] => d.IN1
b[26] => ShiftRight0.IN37
b[26] => d.IN1
b[27] => ShiftRight0.IN36
b[27] => d.IN1
b[28] => ShiftRight0.IN35
b[28] => d.IN1
b[29] => ShiftRight0.IN34
b[29] => d.IN1
b[30] => ShiftRight0.IN33
b[30] => d.IN1
b[31] => d.IN1
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[0] => Mux32.IN5
sel[0] => Mux33.IN5
sel[0] => Mux34.IN5
sel[0] => Mux35.IN5
sel[0] => Mux36.IN5
sel[0] => Mux37.IN5
sel[0] => Mux38.IN5
sel[0] => Mux39.IN5
sel[0] => Mux6.IN5
sel[0] => Mux5.IN5
sel[0] => Mux4.IN5
sel[0] => Mux3.IN5
sel[0] => Mux2.IN5
sel[0] => Mux1.IN5
sel[0] => Mux0.IN5
sel[0] => Mux40.IN5
sel[0] => Mux41.IN5
sel[0] => Mux42.IN5
sel[0] => Mux43.IN5
sel[0] => Mux44.IN5
sel[0] => Mux45.IN5
sel[0] => Mux46.IN5
sel[0] => Mux47.IN5
sel[0] => Mux48.IN5
sel[0] => Mux49.IN5
sel[0] => Mux50.IN5
sel[0] => Mux51.IN5
sel[0] => Mux52.IN5
sel[0] => Mux53.IN5
sel[0] => Mux54.IN5
sel[0] => Mux55.IN5
sel[0] => Mux56.IN5
sel[0] => Mux57.IN5
sel[0] => Mux58.IN5
sel[0] => Mux59.IN5
sel[0] => Mux60.IN5
sel[0] => Mux61.IN5
sel[0] => Mux62.IN5
sel[0] => Mux63.IN5
sel[0] => Mux64.IN5
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
sel[1] => Mux32.IN4
sel[1] => Mux33.IN4
sel[1] => Mux34.IN4
sel[1] => Mux35.IN4
sel[1] => Mux36.IN4
sel[1] => Mux37.IN4
sel[1] => Mux38.IN4
sel[1] => Mux39.IN4
sel[1] => Mux6.IN4
sel[1] => Mux5.IN4
sel[1] => Mux4.IN4
sel[1] => Mux3.IN4
sel[1] => Mux2.IN4
sel[1] => Mux1.IN4
sel[1] => Mux0.IN4
sel[1] => Mux40.IN4
sel[1] => Mux41.IN4
sel[1] => Mux42.IN4
sel[1] => Mux43.IN4
sel[1] => Mux44.IN4
sel[1] => Mux45.IN4
sel[1] => Mux46.IN4
sel[1] => Mux47.IN4
sel[1] => Mux48.IN4
sel[1] => Mux49.IN4
sel[1] => Mux50.IN4
sel[1] => Mux51.IN4
sel[1] => Mux52.IN4
sel[1] => Mux53.IN4
sel[1] => Mux54.IN4
sel[1] => Mux55.IN4
sel[1] => Mux56.IN4
sel[1] => Mux57.IN4
sel[1] => Mux58.IN4
sel[1] => Mux59.IN4
sel[1] => Mux60.IN4
sel[1] => Mux61.IN4
sel[1] => Mux62.IN4
sel[1] => Mux63.IN4
sel[1] => Mux64.IN4
c[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
d[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[8] <= d[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[9] <= d[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[10] <= d[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[11] <= d[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[12] <= d[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[13] <= d[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[14] <= d[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[15] <= d[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[16] <= d[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[17] <= d[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[18] <= d[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[19] <= d[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[20] <= d[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[21] <= d[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[22] <= d[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[23] <= d[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[24] <= d[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[25] <= d[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[26] <= d[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[27] <= d[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[28] <= d[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[29] <= d[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[30] <= d[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[31] <= d[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Relogio|acumulador:minuto
clk => cnt_in[0].CLK
clk => cnt_in[1].CLK
clk => cnt_in[2].CLK
clk => cnt_in[3].CLK
clk => cnt_in[4].CLK
clk => cnt_in[5].CLK
clk => cnt_in[6].CLK
clk => cnt_in[7].CLK
clk => cnt_in[8].CLK
clk => cnt_in[9].CLK
clk => cnt_in[10].CLK
clk => cnt_in[11].CLK
clk => cnt_in[12].CLK
clk => cnt_in[13].CLK
clk => cnt_in[14].CLK
clk => cnt_in[15].CLK
clk => cnt_in[16].CLK
clk => cnt_in[17].CLK
clk => cnt_in[18].CLK
clk => cnt_in[19].CLK
clk => cnt_in[20].CLK
clk => cnt_in[21].CLK
clk => cnt_in[22].CLK
clk => cnt_in[23].CLK
clk => cnt_in[24].CLK
clk => cnt_in[25].CLK
clk => cnt_in[26].CLK
clk => cnt_in[27].CLK
clk => cnt_in[28].CLK
clk => cnt_in[29].CLK
clk => cnt_in[30].CLK
clk => cnt_in[31].CLK
rst => cnt_in[0].ACLR
rst => cnt_in[1].ACLR
rst => cnt_in[2].ACLR
rst => cnt_in[3].ACLR
rst => cnt_in[4].ACLR
rst => cnt_in[5].ACLR
rst => cnt_in[6].ACLR
rst => cnt_in[7].ACLR
rst => cnt_in[8].ACLR
rst => cnt_in[9].ACLR
rst => cnt_in[10].ACLR
rst => cnt_in[11].ACLR
rst => cnt_in[12].ACLR
rst => cnt_in[13].ACLR
rst => cnt_in[14].ACLR
rst => cnt_in[15].ACLR
rst => cnt_in[16].ACLR
rst => cnt_in[17].ACLR
rst => cnt_in[18].ACLR
rst => cnt_in[19].ACLR
rst => cnt_in[20].ACLR
rst => cnt_in[21].ACLR
rst => cnt_in[22].ACLR
rst => cnt_in[23].ACLR
rst => cnt_in[24].ACLR
rst => cnt_in[25].ACLR
rst => cnt_in[26].ACLR
rst => cnt_in[27].ACLR
rst => cnt_in[28].ACLR
rst => cnt_in[29].ACLR
rst => cnt_in[30].ACLR
rst => cnt_in[31].ACLR
mem[0] <= cnt_in[0].DB_MAX_OUTPUT_PORT_TYPE
mem[1] <= cnt_in[1].DB_MAX_OUTPUT_PORT_TYPE
mem[2] <= cnt_in[2].DB_MAX_OUTPUT_PORT_TYPE
mem[3] <= cnt_in[3].DB_MAX_OUTPUT_PORT_TYPE
mem[4] <= cnt_in[4].DB_MAX_OUTPUT_PORT_TYPE
mem[5] <= cnt_in[5].DB_MAX_OUTPUT_PORT_TYPE
mem[6] <= cnt_in[6].DB_MAX_OUTPUT_PORT_TYPE
mem[7] <= cnt_in[7].DB_MAX_OUTPUT_PORT_TYPE
mem[8] <= cnt_in[8].DB_MAX_OUTPUT_PORT_TYPE
mem[9] <= cnt_in[9].DB_MAX_OUTPUT_PORT_TYPE
mem[10] <= cnt_in[10].DB_MAX_OUTPUT_PORT_TYPE
mem[11] <= cnt_in[11].DB_MAX_OUTPUT_PORT_TYPE
mem[12] <= cnt_in[12].DB_MAX_OUTPUT_PORT_TYPE
mem[13] <= cnt_in[13].DB_MAX_OUTPUT_PORT_TYPE
mem[14] <= cnt_in[14].DB_MAX_OUTPUT_PORT_TYPE
mem[15] <= cnt_in[15].DB_MAX_OUTPUT_PORT_TYPE
mem[16] <= cnt_in[16].DB_MAX_OUTPUT_PORT_TYPE
mem[17] <= cnt_in[17].DB_MAX_OUTPUT_PORT_TYPE
mem[18] <= cnt_in[18].DB_MAX_OUTPUT_PORT_TYPE
mem[19] <= cnt_in[19].DB_MAX_OUTPUT_PORT_TYPE
mem[20] <= cnt_in[20].DB_MAX_OUTPUT_PORT_TYPE
mem[21] <= cnt_in[21].DB_MAX_OUTPUT_PORT_TYPE
mem[22] <= cnt_in[22].DB_MAX_OUTPUT_PORT_TYPE
mem[23] <= cnt_in[23].DB_MAX_OUTPUT_PORT_TYPE
mem[24] <= cnt_in[24].DB_MAX_OUTPUT_PORT_TYPE
mem[25] <= cnt_in[25].DB_MAX_OUTPUT_PORT_TYPE
mem[26] <= cnt_in[26].DB_MAX_OUTPUT_PORT_TYPE
mem[27] <= cnt_in[27].DB_MAX_OUTPUT_PORT_TYPE
mem[28] <= cnt_in[28].DB_MAX_OUTPUT_PORT_TYPE
mem[29] <= cnt_in[29].DB_MAX_OUTPUT_PORT_TYPE
mem[30] <= cnt_in[30].DB_MAX_OUTPUT_PORT_TYPE
mem[31] <= cnt_in[31].DB_MAX_OUTPUT_PORT_TYPE


|Relogio|acumulador:minuto|ULA:accULA
a[0] => ShiftRight0.IN32
a[0] => Div0.IN35
a[0] => Mod0.IN63
a[0] => Div2.IN35
a[0] => Mod2.IN63
a[0] => Add1.IN64
a[0] => d.IN0
a[1] => ShiftRight0.IN31
a[1] => Div0.IN34
a[1] => Mod0.IN62
a[1] => Div2.IN34
a[1] => Mod2.IN62
a[1] => Add1.IN63
a[1] => d.IN0
a[2] => ShiftRight0.IN30
a[2] => Div0.IN33
a[2] => Mod0.IN61
a[2] => Div2.IN33
a[2] => Mod2.IN61
a[2] => Add1.IN62
a[2] => d.IN0
a[3] => ShiftRight0.IN29
a[3] => Div0.IN32
a[3] => Mod0.IN60
a[3] => Div2.IN32
a[3] => Mod2.IN60
a[3] => Add1.IN61
a[3] => d.IN0
a[4] => ShiftRight0.IN28
a[4] => Div0.IN31
a[4] => Mod0.IN59
a[4] => Div2.IN31
a[4] => Mod2.IN59
a[4] => Add1.IN60
a[4] => d.IN0
a[5] => ShiftRight0.IN27
a[5] => Div0.IN30
a[5] => Mod0.IN58
a[5] => Div2.IN30
a[5] => Mod2.IN58
a[5] => Add1.IN59
a[5] => d.IN0
a[6] => ShiftRight0.IN26
a[6] => Div0.IN29
a[6] => Mod0.IN57
a[6] => Div2.IN29
a[6] => Mod2.IN57
a[6] => Add1.IN58
a[6] => d.IN0
a[7] => ShiftRight0.IN25
a[7] => Div0.IN28
a[7] => Mod0.IN56
a[7] => Div2.IN28
a[7] => Mod2.IN56
a[7] => Add1.IN57
a[7] => d.IN0
a[8] => ShiftRight0.IN24
a[8] => Div0.IN27
a[8] => Mod0.IN55
a[8] => Div2.IN27
a[8] => Mod2.IN55
a[8] => Add1.IN56
a[8] => d.IN0
a[9] => ShiftRight0.IN23
a[9] => Div0.IN26
a[9] => Mod0.IN54
a[9] => Div2.IN26
a[9] => Mod2.IN54
a[9] => Add1.IN55
a[9] => d.IN0
a[10] => ShiftRight0.IN22
a[10] => Div0.IN25
a[10] => Mod0.IN53
a[10] => Div2.IN25
a[10] => Mod2.IN53
a[10] => Add1.IN54
a[10] => d.IN0
a[11] => ShiftRight0.IN21
a[11] => Div0.IN24
a[11] => Mod0.IN52
a[11] => Div2.IN24
a[11] => Mod2.IN52
a[11] => Add1.IN53
a[11] => d.IN0
a[12] => ShiftRight0.IN20
a[12] => Div0.IN23
a[12] => Mod0.IN51
a[12] => Div2.IN23
a[12] => Mod2.IN51
a[12] => Add1.IN52
a[12] => d.IN0
a[13] => ShiftRight0.IN19
a[13] => Div0.IN22
a[13] => Mod0.IN50
a[13] => Div2.IN22
a[13] => Mod2.IN50
a[13] => Add1.IN51
a[13] => d.IN0
a[14] => ShiftRight0.IN18
a[14] => Div0.IN21
a[14] => Mod0.IN49
a[14] => Div2.IN21
a[14] => Mod2.IN49
a[14] => Add1.IN50
a[14] => d.IN0
a[15] => ShiftRight0.IN17
a[15] => Div0.IN20
a[15] => Mod0.IN48
a[15] => Div2.IN20
a[15] => Mod2.IN48
a[15] => Add1.IN49
a[15] => d.IN0
a[16] => ShiftRight0.IN16
a[16] => Div0.IN19
a[16] => Mod0.IN47
a[16] => Div2.IN19
a[16] => Mod2.IN47
a[16] => Add1.IN48
a[16] => d.IN0
a[17] => ShiftRight0.IN15
a[17] => Div0.IN18
a[17] => Mod0.IN46
a[17] => Div2.IN18
a[17] => Mod2.IN46
a[17] => Add1.IN47
a[17] => d.IN0
a[18] => ShiftRight0.IN14
a[18] => Div0.IN17
a[18] => Mod0.IN45
a[18] => Div2.IN17
a[18] => Mod2.IN45
a[18] => Add1.IN46
a[18] => d.IN0
a[19] => ShiftRight0.IN13
a[19] => Div0.IN16
a[19] => Mod0.IN44
a[19] => Div2.IN16
a[19] => Mod2.IN44
a[19] => Add1.IN45
a[19] => d.IN0
a[20] => ShiftRight0.IN12
a[20] => Div0.IN15
a[20] => Mod0.IN43
a[20] => Div2.IN15
a[20] => Mod2.IN43
a[20] => Add1.IN44
a[20] => d.IN0
a[21] => ShiftRight0.IN11
a[21] => Div0.IN14
a[21] => Mod0.IN42
a[21] => Div2.IN14
a[21] => Mod2.IN42
a[21] => Add1.IN43
a[21] => d.IN0
a[22] => ShiftRight0.IN10
a[22] => Div0.IN13
a[22] => Mod0.IN41
a[22] => Div2.IN13
a[22] => Mod2.IN41
a[22] => Add1.IN42
a[22] => d.IN0
a[23] => ShiftRight0.IN9
a[23] => Div0.IN12
a[23] => Mod0.IN40
a[23] => Div2.IN12
a[23] => Mod2.IN40
a[23] => Add1.IN41
a[23] => d.IN0
a[24] => ShiftRight0.IN8
a[24] => Div0.IN11
a[24] => Mod0.IN39
a[24] => Div2.IN11
a[24] => Mod2.IN39
a[24] => Add1.IN40
a[24] => d.IN0
a[25] => ShiftRight0.IN7
a[25] => Div0.IN10
a[25] => Mod0.IN38
a[25] => Div2.IN10
a[25] => Mod2.IN38
a[25] => Add1.IN39
a[25] => d.IN0
a[26] => ShiftRight0.IN6
a[26] => Div0.IN9
a[26] => Mod0.IN37
a[26] => Div2.IN9
a[26] => Mod2.IN37
a[26] => Add1.IN38
a[26] => d.IN0
a[27] => ShiftRight0.IN5
a[27] => Div0.IN8
a[27] => Mod0.IN36
a[27] => Div2.IN8
a[27] => Mod2.IN36
a[27] => Add1.IN37
a[27] => d.IN0
a[28] => ShiftRight0.IN4
a[28] => Div0.IN7
a[28] => Mod0.IN35
a[28] => Div2.IN7
a[28] => Mod2.IN35
a[28] => Add1.IN36
a[28] => d.IN0
a[29] => ShiftRight0.IN3
a[29] => Div0.IN6
a[29] => Mod0.IN34
a[29] => Div2.IN6
a[29] => Mod2.IN34
a[29] => Add1.IN35
a[29] => d.IN0
a[30] => ShiftRight0.IN2
a[30] => Div0.IN5
a[30] => Mod0.IN33
a[30] => Div2.IN5
a[30] => Mod2.IN33
a[30] => Add1.IN34
a[30] => d.IN0
a[31] => ShiftRight0.IN1
a[31] => Div0.IN4
a[31] => Mod0.IN32
a[31] => Div2.IN4
a[31] => Mod2.IN32
a[31] => Add1.IN33
a[31] => d.IN0
b[0] => ShiftRight0.IN63
b[0] => d.IN1
b[1] => ShiftRight0.IN62
b[1] => d.IN1
b[2] => ShiftRight0.IN61
b[2] => d.IN1
b[3] => ShiftRight0.IN60
b[3] => d.IN1
b[4] => ShiftRight0.IN59
b[4] => d.IN1
b[5] => ShiftRight0.IN58
b[5] => d.IN1
b[6] => ShiftRight0.IN57
b[6] => d.IN1
b[7] => ShiftRight0.IN56
b[7] => d.IN1
b[8] => ShiftRight0.IN55
b[8] => d.IN1
b[9] => ShiftRight0.IN54
b[9] => d.IN1
b[10] => ShiftRight0.IN53
b[10] => d.IN1
b[11] => ShiftRight0.IN52
b[11] => d.IN1
b[12] => ShiftRight0.IN51
b[12] => d.IN1
b[13] => ShiftRight0.IN50
b[13] => d.IN1
b[14] => ShiftRight0.IN49
b[14] => d.IN1
b[15] => ShiftRight0.IN48
b[15] => d.IN1
b[16] => ShiftRight0.IN47
b[16] => d.IN1
b[17] => ShiftRight0.IN46
b[17] => d.IN1
b[18] => ShiftRight0.IN45
b[18] => d.IN1
b[19] => ShiftRight0.IN44
b[19] => d.IN1
b[20] => ShiftRight0.IN43
b[20] => d.IN1
b[21] => ShiftRight0.IN42
b[21] => d.IN1
b[22] => ShiftRight0.IN41
b[22] => d.IN1
b[23] => ShiftRight0.IN40
b[23] => d.IN1
b[24] => ShiftRight0.IN39
b[24] => d.IN1
b[25] => ShiftRight0.IN38
b[25] => d.IN1
b[26] => ShiftRight0.IN37
b[26] => d.IN1
b[27] => ShiftRight0.IN36
b[27] => d.IN1
b[28] => ShiftRight0.IN35
b[28] => d.IN1
b[29] => ShiftRight0.IN34
b[29] => d.IN1
b[30] => ShiftRight0.IN33
b[30] => d.IN1
b[31] => d.IN1
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[0] => Mux32.IN5
sel[0] => Mux33.IN5
sel[0] => Mux34.IN5
sel[0] => Mux35.IN5
sel[0] => Mux36.IN5
sel[0] => Mux37.IN5
sel[0] => Mux38.IN5
sel[0] => Mux39.IN5
sel[0] => Mux6.IN5
sel[0] => Mux5.IN5
sel[0] => Mux4.IN5
sel[0] => Mux3.IN5
sel[0] => Mux2.IN5
sel[0] => Mux1.IN5
sel[0] => Mux0.IN5
sel[0] => Mux40.IN5
sel[0] => Mux41.IN5
sel[0] => Mux42.IN5
sel[0] => Mux43.IN5
sel[0] => Mux44.IN5
sel[0] => Mux45.IN5
sel[0] => Mux46.IN5
sel[0] => Mux47.IN5
sel[0] => Mux48.IN5
sel[0] => Mux49.IN5
sel[0] => Mux50.IN5
sel[0] => Mux51.IN5
sel[0] => Mux52.IN5
sel[0] => Mux53.IN5
sel[0] => Mux54.IN5
sel[0] => Mux55.IN5
sel[0] => Mux56.IN5
sel[0] => Mux57.IN5
sel[0] => Mux58.IN5
sel[0] => Mux59.IN5
sel[0] => Mux60.IN5
sel[0] => Mux61.IN5
sel[0] => Mux62.IN5
sel[0] => Mux63.IN5
sel[0] => Mux64.IN5
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
sel[1] => Mux32.IN4
sel[1] => Mux33.IN4
sel[1] => Mux34.IN4
sel[1] => Mux35.IN4
sel[1] => Mux36.IN4
sel[1] => Mux37.IN4
sel[1] => Mux38.IN4
sel[1] => Mux39.IN4
sel[1] => Mux6.IN4
sel[1] => Mux5.IN4
sel[1] => Mux4.IN4
sel[1] => Mux3.IN4
sel[1] => Mux2.IN4
sel[1] => Mux1.IN4
sel[1] => Mux0.IN4
sel[1] => Mux40.IN4
sel[1] => Mux41.IN4
sel[1] => Mux42.IN4
sel[1] => Mux43.IN4
sel[1] => Mux44.IN4
sel[1] => Mux45.IN4
sel[1] => Mux46.IN4
sel[1] => Mux47.IN4
sel[1] => Mux48.IN4
sel[1] => Mux49.IN4
sel[1] => Mux50.IN4
sel[1] => Mux51.IN4
sel[1] => Mux52.IN4
sel[1] => Mux53.IN4
sel[1] => Mux54.IN4
sel[1] => Mux55.IN4
sel[1] => Mux56.IN4
sel[1] => Mux57.IN4
sel[1] => Mux58.IN4
sel[1] => Mux59.IN4
sel[1] => Mux60.IN4
sel[1] => Mux61.IN4
sel[1] => Mux62.IN4
sel[1] => Mux63.IN4
sel[1] => Mux64.IN4
c[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
d[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[8] <= d[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[9] <= d[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[10] <= d[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[11] <= d[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[12] <= d[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[13] <= d[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[14] <= d[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[15] <= d[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[16] <= d[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[17] <= d[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[18] <= d[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[19] <= d[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[20] <= d[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[21] <= d[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[22] <= d[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[23] <= d[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[24] <= d[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[25] <= d[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[26] <= d[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[27] <= d[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[28] <= d[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[29] <= d[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[30] <= d[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[31] <= d[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Relogio|acumulador:decMinuto
clk => cnt_in[0].CLK
clk => cnt_in[1].CLK
clk => cnt_in[2].CLK
clk => cnt_in[3].CLK
clk => cnt_in[4].CLK
clk => cnt_in[5].CLK
clk => cnt_in[6].CLK
clk => cnt_in[7].CLK
clk => cnt_in[8].CLK
clk => cnt_in[9].CLK
clk => cnt_in[10].CLK
clk => cnt_in[11].CLK
clk => cnt_in[12].CLK
clk => cnt_in[13].CLK
clk => cnt_in[14].CLK
clk => cnt_in[15].CLK
clk => cnt_in[16].CLK
clk => cnt_in[17].CLK
clk => cnt_in[18].CLK
clk => cnt_in[19].CLK
clk => cnt_in[20].CLK
clk => cnt_in[21].CLK
clk => cnt_in[22].CLK
clk => cnt_in[23].CLK
clk => cnt_in[24].CLK
clk => cnt_in[25].CLK
clk => cnt_in[26].CLK
clk => cnt_in[27].CLK
clk => cnt_in[28].CLK
clk => cnt_in[29].CLK
clk => cnt_in[30].CLK
clk => cnt_in[31].CLK
rst => cnt_in[0].ACLR
rst => cnt_in[1].ACLR
rst => cnt_in[2].ACLR
rst => cnt_in[3].ACLR
rst => cnt_in[4].ACLR
rst => cnt_in[5].ACLR
rst => cnt_in[6].ACLR
rst => cnt_in[7].ACLR
rst => cnt_in[8].ACLR
rst => cnt_in[9].ACLR
rst => cnt_in[10].ACLR
rst => cnt_in[11].ACLR
rst => cnt_in[12].ACLR
rst => cnt_in[13].ACLR
rst => cnt_in[14].ACLR
rst => cnt_in[15].ACLR
rst => cnt_in[16].ACLR
rst => cnt_in[17].ACLR
rst => cnt_in[18].ACLR
rst => cnt_in[19].ACLR
rst => cnt_in[20].ACLR
rst => cnt_in[21].ACLR
rst => cnt_in[22].ACLR
rst => cnt_in[23].ACLR
rst => cnt_in[24].ACLR
rst => cnt_in[25].ACLR
rst => cnt_in[26].ACLR
rst => cnt_in[27].ACLR
rst => cnt_in[28].ACLR
rst => cnt_in[29].ACLR
rst => cnt_in[30].ACLR
rst => cnt_in[31].ACLR
mem[0] <= cnt_in[0].DB_MAX_OUTPUT_PORT_TYPE
mem[1] <= cnt_in[1].DB_MAX_OUTPUT_PORT_TYPE
mem[2] <= cnt_in[2].DB_MAX_OUTPUT_PORT_TYPE
mem[3] <= cnt_in[3].DB_MAX_OUTPUT_PORT_TYPE
mem[4] <= cnt_in[4].DB_MAX_OUTPUT_PORT_TYPE
mem[5] <= cnt_in[5].DB_MAX_OUTPUT_PORT_TYPE
mem[6] <= cnt_in[6].DB_MAX_OUTPUT_PORT_TYPE
mem[7] <= cnt_in[7].DB_MAX_OUTPUT_PORT_TYPE
mem[8] <= cnt_in[8].DB_MAX_OUTPUT_PORT_TYPE
mem[9] <= cnt_in[9].DB_MAX_OUTPUT_PORT_TYPE
mem[10] <= cnt_in[10].DB_MAX_OUTPUT_PORT_TYPE
mem[11] <= cnt_in[11].DB_MAX_OUTPUT_PORT_TYPE
mem[12] <= cnt_in[12].DB_MAX_OUTPUT_PORT_TYPE
mem[13] <= cnt_in[13].DB_MAX_OUTPUT_PORT_TYPE
mem[14] <= cnt_in[14].DB_MAX_OUTPUT_PORT_TYPE
mem[15] <= cnt_in[15].DB_MAX_OUTPUT_PORT_TYPE
mem[16] <= cnt_in[16].DB_MAX_OUTPUT_PORT_TYPE
mem[17] <= cnt_in[17].DB_MAX_OUTPUT_PORT_TYPE
mem[18] <= cnt_in[18].DB_MAX_OUTPUT_PORT_TYPE
mem[19] <= cnt_in[19].DB_MAX_OUTPUT_PORT_TYPE
mem[20] <= cnt_in[20].DB_MAX_OUTPUT_PORT_TYPE
mem[21] <= cnt_in[21].DB_MAX_OUTPUT_PORT_TYPE
mem[22] <= cnt_in[22].DB_MAX_OUTPUT_PORT_TYPE
mem[23] <= cnt_in[23].DB_MAX_OUTPUT_PORT_TYPE
mem[24] <= cnt_in[24].DB_MAX_OUTPUT_PORT_TYPE
mem[25] <= cnt_in[25].DB_MAX_OUTPUT_PORT_TYPE
mem[26] <= cnt_in[26].DB_MAX_OUTPUT_PORT_TYPE
mem[27] <= cnt_in[27].DB_MAX_OUTPUT_PORT_TYPE
mem[28] <= cnt_in[28].DB_MAX_OUTPUT_PORT_TYPE
mem[29] <= cnt_in[29].DB_MAX_OUTPUT_PORT_TYPE
mem[30] <= cnt_in[30].DB_MAX_OUTPUT_PORT_TYPE
mem[31] <= cnt_in[31].DB_MAX_OUTPUT_PORT_TYPE


|Relogio|acumulador:decMinuto|ULA:accULA
a[0] => ShiftRight0.IN32
a[0] => Div0.IN35
a[0] => Mod0.IN63
a[0] => Div2.IN35
a[0] => Mod2.IN63
a[0] => Add1.IN64
a[0] => d.IN0
a[1] => ShiftRight0.IN31
a[1] => Div0.IN34
a[1] => Mod0.IN62
a[1] => Div2.IN34
a[1] => Mod2.IN62
a[1] => Add1.IN63
a[1] => d.IN0
a[2] => ShiftRight0.IN30
a[2] => Div0.IN33
a[2] => Mod0.IN61
a[2] => Div2.IN33
a[2] => Mod2.IN61
a[2] => Add1.IN62
a[2] => d.IN0
a[3] => ShiftRight0.IN29
a[3] => Div0.IN32
a[3] => Mod0.IN60
a[3] => Div2.IN32
a[3] => Mod2.IN60
a[3] => Add1.IN61
a[3] => d.IN0
a[4] => ShiftRight0.IN28
a[4] => Div0.IN31
a[4] => Mod0.IN59
a[4] => Div2.IN31
a[4] => Mod2.IN59
a[4] => Add1.IN60
a[4] => d.IN0
a[5] => ShiftRight0.IN27
a[5] => Div0.IN30
a[5] => Mod0.IN58
a[5] => Div2.IN30
a[5] => Mod2.IN58
a[5] => Add1.IN59
a[5] => d.IN0
a[6] => ShiftRight0.IN26
a[6] => Div0.IN29
a[6] => Mod0.IN57
a[6] => Div2.IN29
a[6] => Mod2.IN57
a[6] => Add1.IN58
a[6] => d.IN0
a[7] => ShiftRight0.IN25
a[7] => Div0.IN28
a[7] => Mod0.IN56
a[7] => Div2.IN28
a[7] => Mod2.IN56
a[7] => Add1.IN57
a[7] => d.IN0
a[8] => ShiftRight0.IN24
a[8] => Div0.IN27
a[8] => Mod0.IN55
a[8] => Div2.IN27
a[8] => Mod2.IN55
a[8] => Add1.IN56
a[8] => d.IN0
a[9] => ShiftRight0.IN23
a[9] => Div0.IN26
a[9] => Mod0.IN54
a[9] => Div2.IN26
a[9] => Mod2.IN54
a[9] => Add1.IN55
a[9] => d.IN0
a[10] => ShiftRight0.IN22
a[10] => Div0.IN25
a[10] => Mod0.IN53
a[10] => Div2.IN25
a[10] => Mod2.IN53
a[10] => Add1.IN54
a[10] => d.IN0
a[11] => ShiftRight0.IN21
a[11] => Div0.IN24
a[11] => Mod0.IN52
a[11] => Div2.IN24
a[11] => Mod2.IN52
a[11] => Add1.IN53
a[11] => d.IN0
a[12] => ShiftRight0.IN20
a[12] => Div0.IN23
a[12] => Mod0.IN51
a[12] => Div2.IN23
a[12] => Mod2.IN51
a[12] => Add1.IN52
a[12] => d.IN0
a[13] => ShiftRight0.IN19
a[13] => Div0.IN22
a[13] => Mod0.IN50
a[13] => Div2.IN22
a[13] => Mod2.IN50
a[13] => Add1.IN51
a[13] => d.IN0
a[14] => ShiftRight0.IN18
a[14] => Div0.IN21
a[14] => Mod0.IN49
a[14] => Div2.IN21
a[14] => Mod2.IN49
a[14] => Add1.IN50
a[14] => d.IN0
a[15] => ShiftRight0.IN17
a[15] => Div0.IN20
a[15] => Mod0.IN48
a[15] => Div2.IN20
a[15] => Mod2.IN48
a[15] => Add1.IN49
a[15] => d.IN0
a[16] => ShiftRight0.IN16
a[16] => Div0.IN19
a[16] => Mod0.IN47
a[16] => Div2.IN19
a[16] => Mod2.IN47
a[16] => Add1.IN48
a[16] => d.IN0
a[17] => ShiftRight0.IN15
a[17] => Div0.IN18
a[17] => Mod0.IN46
a[17] => Div2.IN18
a[17] => Mod2.IN46
a[17] => Add1.IN47
a[17] => d.IN0
a[18] => ShiftRight0.IN14
a[18] => Div0.IN17
a[18] => Mod0.IN45
a[18] => Div2.IN17
a[18] => Mod2.IN45
a[18] => Add1.IN46
a[18] => d.IN0
a[19] => ShiftRight0.IN13
a[19] => Div0.IN16
a[19] => Mod0.IN44
a[19] => Div2.IN16
a[19] => Mod2.IN44
a[19] => Add1.IN45
a[19] => d.IN0
a[20] => ShiftRight0.IN12
a[20] => Div0.IN15
a[20] => Mod0.IN43
a[20] => Div2.IN15
a[20] => Mod2.IN43
a[20] => Add1.IN44
a[20] => d.IN0
a[21] => ShiftRight0.IN11
a[21] => Div0.IN14
a[21] => Mod0.IN42
a[21] => Div2.IN14
a[21] => Mod2.IN42
a[21] => Add1.IN43
a[21] => d.IN0
a[22] => ShiftRight0.IN10
a[22] => Div0.IN13
a[22] => Mod0.IN41
a[22] => Div2.IN13
a[22] => Mod2.IN41
a[22] => Add1.IN42
a[22] => d.IN0
a[23] => ShiftRight0.IN9
a[23] => Div0.IN12
a[23] => Mod0.IN40
a[23] => Div2.IN12
a[23] => Mod2.IN40
a[23] => Add1.IN41
a[23] => d.IN0
a[24] => ShiftRight0.IN8
a[24] => Div0.IN11
a[24] => Mod0.IN39
a[24] => Div2.IN11
a[24] => Mod2.IN39
a[24] => Add1.IN40
a[24] => d.IN0
a[25] => ShiftRight0.IN7
a[25] => Div0.IN10
a[25] => Mod0.IN38
a[25] => Div2.IN10
a[25] => Mod2.IN38
a[25] => Add1.IN39
a[25] => d.IN0
a[26] => ShiftRight0.IN6
a[26] => Div0.IN9
a[26] => Mod0.IN37
a[26] => Div2.IN9
a[26] => Mod2.IN37
a[26] => Add1.IN38
a[26] => d.IN0
a[27] => ShiftRight0.IN5
a[27] => Div0.IN8
a[27] => Mod0.IN36
a[27] => Div2.IN8
a[27] => Mod2.IN36
a[27] => Add1.IN37
a[27] => d.IN0
a[28] => ShiftRight0.IN4
a[28] => Div0.IN7
a[28] => Mod0.IN35
a[28] => Div2.IN7
a[28] => Mod2.IN35
a[28] => Add1.IN36
a[28] => d.IN0
a[29] => ShiftRight0.IN3
a[29] => Div0.IN6
a[29] => Mod0.IN34
a[29] => Div2.IN6
a[29] => Mod2.IN34
a[29] => Add1.IN35
a[29] => d.IN0
a[30] => ShiftRight0.IN2
a[30] => Div0.IN5
a[30] => Mod0.IN33
a[30] => Div2.IN5
a[30] => Mod2.IN33
a[30] => Add1.IN34
a[30] => d.IN0
a[31] => ShiftRight0.IN1
a[31] => Div0.IN4
a[31] => Mod0.IN32
a[31] => Div2.IN4
a[31] => Mod2.IN32
a[31] => Add1.IN33
a[31] => d.IN0
b[0] => ShiftRight0.IN63
b[0] => d.IN1
b[1] => ShiftRight0.IN62
b[1] => d.IN1
b[2] => ShiftRight0.IN61
b[2] => d.IN1
b[3] => ShiftRight0.IN60
b[3] => d.IN1
b[4] => ShiftRight0.IN59
b[4] => d.IN1
b[5] => ShiftRight0.IN58
b[5] => d.IN1
b[6] => ShiftRight0.IN57
b[6] => d.IN1
b[7] => ShiftRight0.IN56
b[7] => d.IN1
b[8] => ShiftRight0.IN55
b[8] => d.IN1
b[9] => ShiftRight0.IN54
b[9] => d.IN1
b[10] => ShiftRight0.IN53
b[10] => d.IN1
b[11] => ShiftRight0.IN52
b[11] => d.IN1
b[12] => ShiftRight0.IN51
b[12] => d.IN1
b[13] => ShiftRight0.IN50
b[13] => d.IN1
b[14] => ShiftRight0.IN49
b[14] => d.IN1
b[15] => ShiftRight0.IN48
b[15] => d.IN1
b[16] => ShiftRight0.IN47
b[16] => d.IN1
b[17] => ShiftRight0.IN46
b[17] => d.IN1
b[18] => ShiftRight0.IN45
b[18] => d.IN1
b[19] => ShiftRight0.IN44
b[19] => d.IN1
b[20] => ShiftRight0.IN43
b[20] => d.IN1
b[21] => ShiftRight0.IN42
b[21] => d.IN1
b[22] => ShiftRight0.IN41
b[22] => d.IN1
b[23] => ShiftRight0.IN40
b[23] => d.IN1
b[24] => ShiftRight0.IN39
b[24] => d.IN1
b[25] => ShiftRight0.IN38
b[25] => d.IN1
b[26] => ShiftRight0.IN37
b[26] => d.IN1
b[27] => ShiftRight0.IN36
b[27] => d.IN1
b[28] => ShiftRight0.IN35
b[28] => d.IN1
b[29] => ShiftRight0.IN34
b[29] => d.IN1
b[30] => ShiftRight0.IN33
b[30] => d.IN1
b[31] => d.IN1
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[0] => Mux32.IN5
sel[0] => Mux33.IN5
sel[0] => Mux34.IN5
sel[0] => Mux35.IN5
sel[0] => Mux36.IN5
sel[0] => Mux37.IN5
sel[0] => Mux38.IN5
sel[0] => Mux39.IN5
sel[0] => Mux6.IN5
sel[0] => Mux5.IN5
sel[0] => Mux4.IN5
sel[0] => Mux3.IN5
sel[0] => Mux2.IN5
sel[0] => Mux1.IN5
sel[0] => Mux0.IN5
sel[0] => Mux40.IN5
sel[0] => Mux41.IN5
sel[0] => Mux42.IN5
sel[0] => Mux43.IN5
sel[0] => Mux44.IN5
sel[0] => Mux45.IN5
sel[0] => Mux46.IN5
sel[0] => Mux47.IN5
sel[0] => Mux48.IN5
sel[0] => Mux49.IN5
sel[0] => Mux50.IN5
sel[0] => Mux51.IN5
sel[0] => Mux52.IN5
sel[0] => Mux53.IN5
sel[0] => Mux54.IN5
sel[0] => Mux55.IN5
sel[0] => Mux56.IN5
sel[0] => Mux57.IN5
sel[0] => Mux58.IN5
sel[0] => Mux59.IN5
sel[0] => Mux60.IN5
sel[0] => Mux61.IN5
sel[0] => Mux62.IN5
sel[0] => Mux63.IN5
sel[0] => Mux64.IN5
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
sel[1] => Mux32.IN4
sel[1] => Mux33.IN4
sel[1] => Mux34.IN4
sel[1] => Mux35.IN4
sel[1] => Mux36.IN4
sel[1] => Mux37.IN4
sel[1] => Mux38.IN4
sel[1] => Mux39.IN4
sel[1] => Mux6.IN4
sel[1] => Mux5.IN4
sel[1] => Mux4.IN4
sel[1] => Mux3.IN4
sel[1] => Mux2.IN4
sel[1] => Mux1.IN4
sel[1] => Mux0.IN4
sel[1] => Mux40.IN4
sel[1] => Mux41.IN4
sel[1] => Mux42.IN4
sel[1] => Mux43.IN4
sel[1] => Mux44.IN4
sel[1] => Mux45.IN4
sel[1] => Mux46.IN4
sel[1] => Mux47.IN4
sel[1] => Mux48.IN4
sel[1] => Mux49.IN4
sel[1] => Mux50.IN4
sel[1] => Mux51.IN4
sel[1] => Mux52.IN4
sel[1] => Mux53.IN4
sel[1] => Mux54.IN4
sel[1] => Mux55.IN4
sel[1] => Mux56.IN4
sel[1] => Mux57.IN4
sel[1] => Mux58.IN4
sel[1] => Mux59.IN4
sel[1] => Mux60.IN4
sel[1] => Mux61.IN4
sel[1] => Mux62.IN4
sel[1] => Mux63.IN4
sel[1] => Mux64.IN4
c[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
d[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[8] <= d[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[9] <= d[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[10] <= d[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[11] <= d[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[12] <= d[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[13] <= d[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[14] <= d[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[15] <= d[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[16] <= d[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[17] <= d[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[18] <= d[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[19] <= d[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[20] <= d[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[21] <= d[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[22] <= d[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[23] <= d[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[24] <= d[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[25] <= d[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[26] <= d[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[27] <= d[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[28] <= d[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[29] <= d[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[30] <= d[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[31] <= d[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Relogio|acumulador:hora
clk => cnt_in[0].CLK
clk => cnt_in[1].CLK
clk => cnt_in[2].CLK
clk => cnt_in[3].CLK
clk => cnt_in[4].CLK
clk => cnt_in[5].CLK
clk => cnt_in[6].CLK
clk => cnt_in[7].CLK
clk => cnt_in[8].CLK
clk => cnt_in[9].CLK
clk => cnt_in[10].CLK
clk => cnt_in[11].CLK
clk => cnt_in[12].CLK
clk => cnt_in[13].CLK
clk => cnt_in[14].CLK
clk => cnt_in[15].CLK
clk => cnt_in[16].CLK
clk => cnt_in[17].CLK
clk => cnt_in[18].CLK
clk => cnt_in[19].CLK
clk => cnt_in[20].CLK
clk => cnt_in[21].CLK
clk => cnt_in[22].CLK
clk => cnt_in[23].CLK
clk => cnt_in[24].CLK
clk => cnt_in[25].CLK
clk => cnt_in[26].CLK
clk => cnt_in[27].CLK
clk => cnt_in[28].CLK
clk => cnt_in[29].CLK
clk => cnt_in[30].CLK
clk => cnt_in[31].CLK
rst => cnt_in[0].ACLR
rst => cnt_in[1].ACLR
rst => cnt_in[2].ACLR
rst => cnt_in[3].ACLR
rst => cnt_in[4].ACLR
rst => cnt_in[5].ACLR
rst => cnt_in[6].ACLR
rst => cnt_in[7].ACLR
rst => cnt_in[8].ACLR
rst => cnt_in[9].ACLR
rst => cnt_in[10].ACLR
rst => cnt_in[11].ACLR
rst => cnt_in[12].ACLR
rst => cnt_in[13].ACLR
rst => cnt_in[14].ACLR
rst => cnt_in[15].ACLR
rst => cnt_in[16].ACLR
rst => cnt_in[17].ACLR
rst => cnt_in[18].ACLR
rst => cnt_in[19].ACLR
rst => cnt_in[20].ACLR
rst => cnt_in[21].ACLR
rst => cnt_in[22].ACLR
rst => cnt_in[23].ACLR
rst => cnt_in[24].ACLR
rst => cnt_in[25].ACLR
rst => cnt_in[26].ACLR
rst => cnt_in[27].ACLR
rst => cnt_in[28].ACLR
rst => cnt_in[29].ACLR
rst => cnt_in[30].ACLR
rst => cnt_in[31].ACLR
mem[0] <= cnt_in[0].DB_MAX_OUTPUT_PORT_TYPE
mem[1] <= cnt_in[1].DB_MAX_OUTPUT_PORT_TYPE
mem[2] <= cnt_in[2].DB_MAX_OUTPUT_PORT_TYPE
mem[3] <= cnt_in[3].DB_MAX_OUTPUT_PORT_TYPE
mem[4] <= cnt_in[4].DB_MAX_OUTPUT_PORT_TYPE
mem[5] <= cnt_in[5].DB_MAX_OUTPUT_PORT_TYPE
mem[6] <= cnt_in[6].DB_MAX_OUTPUT_PORT_TYPE
mem[7] <= cnt_in[7].DB_MAX_OUTPUT_PORT_TYPE
mem[8] <= cnt_in[8].DB_MAX_OUTPUT_PORT_TYPE
mem[9] <= cnt_in[9].DB_MAX_OUTPUT_PORT_TYPE
mem[10] <= cnt_in[10].DB_MAX_OUTPUT_PORT_TYPE
mem[11] <= cnt_in[11].DB_MAX_OUTPUT_PORT_TYPE
mem[12] <= cnt_in[12].DB_MAX_OUTPUT_PORT_TYPE
mem[13] <= cnt_in[13].DB_MAX_OUTPUT_PORT_TYPE
mem[14] <= cnt_in[14].DB_MAX_OUTPUT_PORT_TYPE
mem[15] <= cnt_in[15].DB_MAX_OUTPUT_PORT_TYPE
mem[16] <= cnt_in[16].DB_MAX_OUTPUT_PORT_TYPE
mem[17] <= cnt_in[17].DB_MAX_OUTPUT_PORT_TYPE
mem[18] <= cnt_in[18].DB_MAX_OUTPUT_PORT_TYPE
mem[19] <= cnt_in[19].DB_MAX_OUTPUT_PORT_TYPE
mem[20] <= cnt_in[20].DB_MAX_OUTPUT_PORT_TYPE
mem[21] <= cnt_in[21].DB_MAX_OUTPUT_PORT_TYPE
mem[22] <= cnt_in[22].DB_MAX_OUTPUT_PORT_TYPE
mem[23] <= cnt_in[23].DB_MAX_OUTPUT_PORT_TYPE
mem[24] <= cnt_in[24].DB_MAX_OUTPUT_PORT_TYPE
mem[25] <= cnt_in[25].DB_MAX_OUTPUT_PORT_TYPE
mem[26] <= cnt_in[26].DB_MAX_OUTPUT_PORT_TYPE
mem[27] <= cnt_in[27].DB_MAX_OUTPUT_PORT_TYPE
mem[28] <= cnt_in[28].DB_MAX_OUTPUT_PORT_TYPE
mem[29] <= cnt_in[29].DB_MAX_OUTPUT_PORT_TYPE
mem[30] <= cnt_in[30].DB_MAX_OUTPUT_PORT_TYPE
mem[31] <= cnt_in[31].DB_MAX_OUTPUT_PORT_TYPE


|Relogio|acumulador:hora|ULA:accULA
a[0] => ShiftRight0.IN32
a[0] => Div0.IN35
a[0] => Mod0.IN63
a[0] => Div2.IN35
a[0] => Mod2.IN63
a[0] => Add1.IN64
a[0] => d.IN0
a[1] => ShiftRight0.IN31
a[1] => Div0.IN34
a[1] => Mod0.IN62
a[1] => Div2.IN34
a[1] => Mod2.IN62
a[1] => Add1.IN63
a[1] => d.IN0
a[2] => ShiftRight0.IN30
a[2] => Div0.IN33
a[2] => Mod0.IN61
a[2] => Div2.IN33
a[2] => Mod2.IN61
a[2] => Add1.IN62
a[2] => d.IN0
a[3] => ShiftRight0.IN29
a[3] => Div0.IN32
a[3] => Mod0.IN60
a[3] => Div2.IN32
a[3] => Mod2.IN60
a[3] => Add1.IN61
a[3] => d.IN0
a[4] => ShiftRight0.IN28
a[4] => Div0.IN31
a[4] => Mod0.IN59
a[4] => Div2.IN31
a[4] => Mod2.IN59
a[4] => Add1.IN60
a[4] => d.IN0
a[5] => ShiftRight0.IN27
a[5] => Div0.IN30
a[5] => Mod0.IN58
a[5] => Div2.IN30
a[5] => Mod2.IN58
a[5] => Add1.IN59
a[5] => d.IN0
a[6] => ShiftRight0.IN26
a[6] => Div0.IN29
a[6] => Mod0.IN57
a[6] => Div2.IN29
a[6] => Mod2.IN57
a[6] => Add1.IN58
a[6] => d.IN0
a[7] => ShiftRight0.IN25
a[7] => Div0.IN28
a[7] => Mod0.IN56
a[7] => Div2.IN28
a[7] => Mod2.IN56
a[7] => Add1.IN57
a[7] => d.IN0
a[8] => ShiftRight0.IN24
a[8] => Div0.IN27
a[8] => Mod0.IN55
a[8] => Div2.IN27
a[8] => Mod2.IN55
a[8] => Add1.IN56
a[8] => d.IN0
a[9] => ShiftRight0.IN23
a[9] => Div0.IN26
a[9] => Mod0.IN54
a[9] => Div2.IN26
a[9] => Mod2.IN54
a[9] => Add1.IN55
a[9] => d.IN0
a[10] => ShiftRight0.IN22
a[10] => Div0.IN25
a[10] => Mod0.IN53
a[10] => Div2.IN25
a[10] => Mod2.IN53
a[10] => Add1.IN54
a[10] => d.IN0
a[11] => ShiftRight0.IN21
a[11] => Div0.IN24
a[11] => Mod0.IN52
a[11] => Div2.IN24
a[11] => Mod2.IN52
a[11] => Add1.IN53
a[11] => d.IN0
a[12] => ShiftRight0.IN20
a[12] => Div0.IN23
a[12] => Mod0.IN51
a[12] => Div2.IN23
a[12] => Mod2.IN51
a[12] => Add1.IN52
a[12] => d.IN0
a[13] => ShiftRight0.IN19
a[13] => Div0.IN22
a[13] => Mod0.IN50
a[13] => Div2.IN22
a[13] => Mod2.IN50
a[13] => Add1.IN51
a[13] => d.IN0
a[14] => ShiftRight0.IN18
a[14] => Div0.IN21
a[14] => Mod0.IN49
a[14] => Div2.IN21
a[14] => Mod2.IN49
a[14] => Add1.IN50
a[14] => d.IN0
a[15] => ShiftRight0.IN17
a[15] => Div0.IN20
a[15] => Mod0.IN48
a[15] => Div2.IN20
a[15] => Mod2.IN48
a[15] => Add1.IN49
a[15] => d.IN0
a[16] => ShiftRight0.IN16
a[16] => Div0.IN19
a[16] => Mod0.IN47
a[16] => Div2.IN19
a[16] => Mod2.IN47
a[16] => Add1.IN48
a[16] => d.IN0
a[17] => ShiftRight0.IN15
a[17] => Div0.IN18
a[17] => Mod0.IN46
a[17] => Div2.IN18
a[17] => Mod2.IN46
a[17] => Add1.IN47
a[17] => d.IN0
a[18] => ShiftRight0.IN14
a[18] => Div0.IN17
a[18] => Mod0.IN45
a[18] => Div2.IN17
a[18] => Mod2.IN45
a[18] => Add1.IN46
a[18] => d.IN0
a[19] => ShiftRight0.IN13
a[19] => Div0.IN16
a[19] => Mod0.IN44
a[19] => Div2.IN16
a[19] => Mod2.IN44
a[19] => Add1.IN45
a[19] => d.IN0
a[20] => ShiftRight0.IN12
a[20] => Div0.IN15
a[20] => Mod0.IN43
a[20] => Div2.IN15
a[20] => Mod2.IN43
a[20] => Add1.IN44
a[20] => d.IN0
a[21] => ShiftRight0.IN11
a[21] => Div0.IN14
a[21] => Mod0.IN42
a[21] => Div2.IN14
a[21] => Mod2.IN42
a[21] => Add1.IN43
a[21] => d.IN0
a[22] => ShiftRight0.IN10
a[22] => Div0.IN13
a[22] => Mod0.IN41
a[22] => Div2.IN13
a[22] => Mod2.IN41
a[22] => Add1.IN42
a[22] => d.IN0
a[23] => ShiftRight0.IN9
a[23] => Div0.IN12
a[23] => Mod0.IN40
a[23] => Div2.IN12
a[23] => Mod2.IN40
a[23] => Add1.IN41
a[23] => d.IN0
a[24] => ShiftRight0.IN8
a[24] => Div0.IN11
a[24] => Mod0.IN39
a[24] => Div2.IN11
a[24] => Mod2.IN39
a[24] => Add1.IN40
a[24] => d.IN0
a[25] => ShiftRight0.IN7
a[25] => Div0.IN10
a[25] => Mod0.IN38
a[25] => Div2.IN10
a[25] => Mod2.IN38
a[25] => Add1.IN39
a[25] => d.IN0
a[26] => ShiftRight0.IN6
a[26] => Div0.IN9
a[26] => Mod0.IN37
a[26] => Div2.IN9
a[26] => Mod2.IN37
a[26] => Add1.IN38
a[26] => d.IN0
a[27] => ShiftRight0.IN5
a[27] => Div0.IN8
a[27] => Mod0.IN36
a[27] => Div2.IN8
a[27] => Mod2.IN36
a[27] => Add1.IN37
a[27] => d.IN0
a[28] => ShiftRight0.IN4
a[28] => Div0.IN7
a[28] => Mod0.IN35
a[28] => Div2.IN7
a[28] => Mod2.IN35
a[28] => Add1.IN36
a[28] => d.IN0
a[29] => ShiftRight0.IN3
a[29] => Div0.IN6
a[29] => Mod0.IN34
a[29] => Div2.IN6
a[29] => Mod2.IN34
a[29] => Add1.IN35
a[29] => d.IN0
a[30] => ShiftRight0.IN2
a[30] => Div0.IN5
a[30] => Mod0.IN33
a[30] => Div2.IN5
a[30] => Mod2.IN33
a[30] => Add1.IN34
a[30] => d.IN0
a[31] => ShiftRight0.IN1
a[31] => Div0.IN4
a[31] => Mod0.IN32
a[31] => Div2.IN4
a[31] => Mod2.IN32
a[31] => Add1.IN33
a[31] => d.IN0
b[0] => ShiftRight0.IN63
b[0] => d.IN1
b[1] => ShiftRight0.IN62
b[1] => d.IN1
b[2] => ShiftRight0.IN61
b[2] => d.IN1
b[3] => ShiftRight0.IN60
b[3] => d.IN1
b[4] => ShiftRight0.IN59
b[4] => d.IN1
b[5] => ShiftRight0.IN58
b[5] => d.IN1
b[6] => ShiftRight0.IN57
b[6] => d.IN1
b[7] => ShiftRight0.IN56
b[7] => d.IN1
b[8] => ShiftRight0.IN55
b[8] => d.IN1
b[9] => ShiftRight0.IN54
b[9] => d.IN1
b[10] => ShiftRight0.IN53
b[10] => d.IN1
b[11] => ShiftRight0.IN52
b[11] => d.IN1
b[12] => ShiftRight0.IN51
b[12] => d.IN1
b[13] => ShiftRight0.IN50
b[13] => d.IN1
b[14] => ShiftRight0.IN49
b[14] => d.IN1
b[15] => ShiftRight0.IN48
b[15] => d.IN1
b[16] => ShiftRight0.IN47
b[16] => d.IN1
b[17] => ShiftRight0.IN46
b[17] => d.IN1
b[18] => ShiftRight0.IN45
b[18] => d.IN1
b[19] => ShiftRight0.IN44
b[19] => d.IN1
b[20] => ShiftRight0.IN43
b[20] => d.IN1
b[21] => ShiftRight0.IN42
b[21] => d.IN1
b[22] => ShiftRight0.IN41
b[22] => d.IN1
b[23] => ShiftRight0.IN40
b[23] => d.IN1
b[24] => ShiftRight0.IN39
b[24] => d.IN1
b[25] => ShiftRight0.IN38
b[25] => d.IN1
b[26] => ShiftRight0.IN37
b[26] => d.IN1
b[27] => ShiftRight0.IN36
b[27] => d.IN1
b[28] => ShiftRight0.IN35
b[28] => d.IN1
b[29] => ShiftRight0.IN34
b[29] => d.IN1
b[30] => ShiftRight0.IN33
b[30] => d.IN1
b[31] => d.IN1
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[0] => Mux32.IN5
sel[0] => Mux33.IN5
sel[0] => Mux34.IN5
sel[0] => Mux35.IN5
sel[0] => Mux36.IN5
sel[0] => Mux37.IN5
sel[0] => Mux38.IN5
sel[0] => Mux39.IN5
sel[0] => Mux6.IN5
sel[0] => Mux5.IN5
sel[0] => Mux4.IN5
sel[0] => Mux3.IN5
sel[0] => Mux2.IN5
sel[0] => Mux1.IN5
sel[0] => Mux0.IN5
sel[0] => Mux40.IN5
sel[0] => Mux41.IN5
sel[0] => Mux42.IN5
sel[0] => Mux43.IN5
sel[0] => Mux44.IN5
sel[0] => Mux45.IN5
sel[0] => Mux46.IN5
sel[0] => Mux47.IN5
sel[0] => Mux48.IN5
sel[0] => Mux49.IN5
sel[0] => Mux50.IN5
sel[0] => Mux51.IN5
sel[0] => Mux52.IN5
sel[0] => Mux53.IN5
sel[0] => Mux54.IN5
sel[0] => Mux55.IN5
sel[0] => Mux56.IN5
sel[0] => Mux57.IN5
sel[0] => Mux58.IN5
sel[0] => Mux59.IN5
sel[0] => Mux60.IN5
sel[0] => Mux61.IN5
sel[0] => Mux62.IN5
sel[0] => Mux63.IN5
sel[0] => Mux64.IN5
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
sel[1] => Mux32.IN4
sel[1] => Mux33.IN4
sel[1] => Mux34.IN4
sel[1] => Mux35.IN4
sel[1] => Mux36.IN4
sel[1] => Mux37.IN4
sel[1] => Mux38.IN4
sel[1] => Mux39.IN4
sel[1] => Mux6.IN4
sel[1] => Mux5.IN4
sel[1] => Mux4.IN4
sel[1] => Mux3.IN4
sel[1] => Mux2.IN4
sel[1] => Mux1.IN4
sel[1] => Mux0.IN4
sel[1] => Mux40.IN4
sel[1] => Mux41.IN4
sel[1] => Mux42.IN4
sel[1] => Mux43.IN4
sel[1] => Mux44.IN4
sel[1] => Mux45.IN4
sel[1] => Mux46.IN4
sel[1] => Mux47.IN4
sel[1] => Mux48.IN4
sel[1] => Mux49.IN4
sel[1] => Mux50.IN4
sel[1] => Mux51.IN4
sel[1] => Mux52.IN4
sel[1] => Mux53.IN4
sel[1] => Mux54.IN4
sel[1] => Mux55.IN4
sel[1] => Mux56.IN4
sel[1] => Mux57.IN4
sel[1] => Mux58.IN4
sel[1] => Mux59.IN4
sel[1] => Mux60.IN4
sel[1] => Mux61.IN4
sel[1] => Mux62.IN4
sel[1] => Mux63.IN4
sel[1] => Mux64.IN4
c[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
d[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[8] <= d[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[9] <= d[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[10] <= d[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[11] <= d[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[12] <= d[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[13] <= d[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[14] <= d[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[15] <= d[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[16] <= d[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[17] <= d[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[18] <= d[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[19] <= d[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[20] <= d[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[21] <= d[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[22] <= d[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[23] <= d[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[24] <= d[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[25] <= d[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[26] <= d[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[27] <= d[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[28] <= d[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[29] <= d[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[30] <= d[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[31] <= d[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Relogio|conversorHex7Seg:A6
hex[0] => content.RADDR
hex[1] => content.RADDR1
hex[2] => content.RADDR2
hex[3] => content.RADDR3
saida7seg[0] <= content.DATAOUT
saida7seg[1] <= content.DATAOUT1
saida7seg[2] <= content.DATAOUT2
saida7seg[3] <= content.DATAOUT3
saida7seg[4] <= content.DATAOUT4
saida7seg[5] <= content.DATAOUT5
saida7seg[6] <= content.DATAOUT6


|Relogio|conversorHex7Seg:A7
hex[0] => content.RADDR
hex[1] => content.RADDR1
hex[2] => content.RADDR2
hex[3] => content.RADDR3
saida7seg[0] <= content.DATAOUT
saida7seg[1] <= content.DATAOUT1
saida7seg[2] <= content.DATAOUT2
saida7seg[3] <= content.DATAOUT3
saida7seg[4] <= content.DATAOUT4
saida7seg[5] <= content.DATAOUT5
saida7seg[6] <= content.DATAOUT6


|Relogio|conversorHex7Seg:A8
hex[0] => content.RADDR
hex[1] => content.RADDR1
hex[2] => content.RADDR2
hex[3] => content.RADDR3
saida7seg[0] <= content.DATAOUT
saida7seg[1] <= content.DATAOUT1
saida7seg[2] <= content.DATAOUT2
saida7seg[3] <= content.DATAOUT3
saida7seg[4] <= content.DATAOUT4
saida7seg[5] <= content.DATAOUT5
saida7seg[6] <= content.DATAOUT6


|Relogio|conversorHex7Seg:A9
hex[0] => content.RADDR
hex[1] => content.RADDR1
hex[2] => content.RADDR2
hex[3] => content.RADDR3
saida7seg[0] <= content.DATAOUT
saida7seg[1] <= content.DATAOUT1
saida7seg[2] <= content.DATAOUT2
saida7seg[3] <= content.DATAOUT3
saida7seg[4] <= content.DATAOUT4
saida7seg[5] <= content.DATAOUT5
saida7seg[6] <= content.DATAOUT6


|Relogio|hourDecoder:outputHour
hour[0] => ula:hourULA.a[0]
hour[1] => ula:hourULA.a[1]
hour[2] => ula:hourULA.a[2]
hour[3] => ula:hourULA.a[3]
hour[4] => ula:hourULA.a[4]
hour[5] => ula:hourULA.a[5]
hour[6] => ula:hourULA.a[6]
hour[7] => ula:hourULA.a[7]
hour[8] => ula:hourULA.a[8]
hour[9] => ula:hourULA.a[9]
hour[10] => ula:hourULA.a[10]
hour[11] => ula:hourULA.a[11]
hour[12] => ula:hourULA.a[12]
hour[13] => ula:hourULA.a[13]
hour[14] => ula:hourULA.a[14]
hour[15] => ula:hourULA.a[15]
hour[16] => ula:hourULA.a[16]
hour[17] => ula:hourULA.a[17]
hour[18] => ula:hourULA.a[18]
hour[19] => ula:hourULA.a[19]
hour[20] => ula:hourULA.a[20]
hour[21] => ula:hourULA.a[21]
hour[22] => ula:hourULA.a[22]
hour[23] => ula:hourULA.a[23]
hour[24] => ula:hourULA.a[24]
hour[25] => ula:hourULA.a[25]
hour[26] => ula:hourULA.a[26]
hour[27] => ula:hourULA.a[27]
hour[28] => ula:hourULA.a[28]
hour[29] => ula:hourULA.a[29]
hour[30] => ula:hourULA.a[30]
hour[31] => ula:hourULA.a[31]
displayMode => HEXAMPM[0].DATAIN
displayMode => HEXAMPM[1].DATAIN
displayMode => HEXAMPM.IN1
displayMode => HEXAMPM[4].DATAIN
displayMode => HEXAMPM[5].DATAIN
displayMode => HEXAMPM[6].DATAIN
displayMode => sel.RADDR
HEX6[0] <= conversorhex7seg:outputUnitHour.saida7seg[0]
HEX6[1] <= conversorhex7seg:outputUnitHour.saida7seg[1]
HEX6[2] <= conversorhex7seg:outputUnitHour.saida7seg[2]
HEX6[3] <= conversorhex7seg:outputUnitHour.saida7seg[3]
HEX6[4] <= conversorhex7seg:outputUnitHour.saida7seg[4]
HEX6[5] <= conversorhex7seg:outputUnitHour.saida7seg[5]
HEX6[6] <= conversorhex7seg:outputUnitHour.saida7seg[6]
HEX7[0] <= conversorhex7seg:outputDecHour.saida7seg[0]
HEX7[1] <= conversorhex7seg:outputDecHour.saida7seg[1]
HEX7[2] <= conversorhex7seg:outputDecHour.saida7seg[2]
HEX7[3] <= conversorhex7seg:outputDecHour.saida7seg[3]
HEX7[4] <= conversorhex7seg:outputDecHour.saida7seg[4]
HEX7[5] <= conversorhex7seg:outputDecHour.saida7seg[5]
HEX7[6] <= conversorhex7seg:outputDecHour.saida7seg[6]
HEXAMPM[0] <= displayMode.DB_MAX_OUTPUT_PORT_TYPE
HEXAMPM[1] <= displayMode.DB_MAX_OUTPUT_PORT_TYPE
HEXAMPM[2] <= HEXAMPM.DB_MAX_OUTPUT_PORT_TYPE
HEXAMPM[3] <= <VCC>
HEXAMPM[4] <= displayMode.DB_MAX_OUTPUT_PORT_TYPE
HEXAMPM[5] <= displayMode.DB_MAX_OUTPUT_PORT_TYPE
HEXAMPM[6] <= displayMode.DB_MAX_OUTPUT_PORT_TYPE


|Relogio|hourDecoder:outputHour|ULA:hourULA
a[0] => ShiftRight0.IN32
a[0] => Div0.IN35
a[0] => Mod0.IN63
a[0] => Div2.IN35
a[0] => Mod2.IN63
a[0] => Add1.IN64
a[0] => d.IN0
a[1] => ShiftRight0.IN31
a[1] => Div0.IN34
a[1] => Mod0.IN62
a[1] => Div2.IN34
a[1] => Mod2.IN62
a[1] => Add1.IN63
a[1] => d.IN0
a[2] => ShiftRight0.IN30
a[2] => Div0.IN33
a[2] => Mod0.IN61
a[2] => Div2.IN33
a[2] => Mod2.IN61
a[2] => Add1.IN62
a[2] => d.IN0
a[3] => ShiftRight0.IN29
a[3] => Div0.IN32
a[3] => Mod0.IN60
a[3] => Div2.IN32
a[3] => Mod2.IN60
a[3] => Add1.IN61
a[3] => d.IN0
a[4] => ShiftRight0.IN28
a[4] => Div0.IN31
a[4] => Mod0.IN59
a[4] => Div2.IN31
a[4] => Mod2.IN59
a[4] => Add1.IN60
a[4] => d.IN0
a[5] => ShiftRight0.IN27
a[5] => Div0.IN30
a[5] => Mod0.IN58
a[5] => Div2.IN30
a[5] => Mod2.IN58
a[5] => Add1.IN59
a[5] => d.IN0
a[6] => ShiftRight0.IN26
a[6] => Div0.IN29
a[6] => Mod0.IN57
a[6] => Div2.IN29
a[6] => Mod2.IN57
a[6] => Add1.IN58
a[6] => d.IN0
a[7] => ShiftRight0.IN25
a[7] => Div0.IN28
a[7] => Mod0.IN56
a[7] => Div2.IN28
a[7] => Mod2.IN56
a[7] => Add1.IN57
a[7] => d.IN0
a[8] => ShiftRight0.IN24
a[8] => Div0.IN27
a[8] => Mod0.IN55
a[8] => Div2.IN27
a[8] => Mod2.IN55
a[8] => Add1.IN56
a[8] => d.IN0
a[9] => ShiftRight0.IN23
a[9] => Div0.IN26
a[9] => Mod0.IN54
a[9] => Div2.IN26
a[9] => Mod2.IN54
a[9] => Add1.IN55
a[9] => d.IN0
a[10] => ShiftRight0.IN22
a[10] => Div0.IN25
a[10] => Mod0.IN53
a[10] => Div2.IN25
a[10] => Mod2.IN53
a[10] => Add1.IN54
a[10] => d.IN0
a[11] => ShiftRight0.IN21
a[11] => Div0.IN24
a[11] => Mod0.IN52
a[11] => Div2.IN24
a[11] => Mod2.IN52
a[11] => Add1.IN53
a[11] => d.IN0
a[12] => ShiftRight0.IN20
a[12] => Div0.IN23
a[12] => Mod0.IN51
a[12] => Div2.IN23
a[12] => Mod2.IN51
a[12] => Add1.IN52
a[12] => d.IN0
a[13] => ShiftRight0.IN19
a[13] => Div0.IN22
a[13] => Mod0.IN50
a[13] => Div2.IN22
a[13] => Mod2.IN50
a[13] => Add1.IN51
a[13] => d.IN0
a[14] => ShiftRight0.IN18
a[14] => Div0.IN21
a[14] => Mod0.IN49
a[14] => Div2.IN21
a[14] => Mod2.IN49
a[14] => Add1.IN50
a[14] => d.IN0
a[15] => ShiftRight0.IN17
a[15] => Div0.IN20
a[15] => Mod0.IN48
a[15] => Div2.IN20
a[15] => Mod2.IN48
a[15] => Add1.IN49
a[15] => d.IN0
a[16] => ShiftRight0.IN16
a[16] => Div0.IN19
a[16] => Mod0.IN47
a[16] => Div2.IN19
a[16] => Mod2.IN47
a[16] => Add1.IN48
a[16] => d.IN0
a[17] => ShiftRight0.IN15
a[17] => Div0.IN18
a[17] => Mod0.IN46
a[17] => Div2.IN18
a[17] => Mod2.IN46
a[17] => Add1.IN47
a[17] => d.IN0
a[18] => ShiftRight0.IN14
a[18] => Div0.IN17
a[18] => Mod0.IN45
a[18] => Div2.IN17
a[18] => Mod2.IN45
a[18] => Add1.IN46
a[18] => d.IN0
a[19] => ShiftRight0.IN13
a[19] => Div0.IN16
a[19] => Mod0.IN44
a[19] => Div2.IN16
a[19] => Mod2.IN44
a[19] => Add1.IN45
a[19] => d.IN0
a[20] => ShiftRight0.IN12
a[20] => Div0.IN15
a[20] => Mod0.IN43
a[20] => Div2.IN15
a[20] => Mod2.IN43
a[20] => Add1.IN44
a[20] => d.IN0
a[21] => ShiftRight0.IN11
a[21] => Div0.IN14
a[21] => Mod0.IN42
a[21] => Div2.IN14
a[21] => Mod2.IN42
a[21] => Add1.IN43
a[21] => d.IN0
a[22] => ShiftRight0.IN10
a[22] => Div0.IN13
a[22] => Mod0.IN41
a[22] => Div2.IN13
a[22] => Mod2.IN41
a[22] => Add1.IN42
a[22] => d.IN0
a[23] => ShiftRight0.IN9
a[23] => Div0.IN12
a[23] => Mod0.IN40
a[23] => Div2.IN12
a[23] => Mod2.IN40
a[23] => Add1.IN41
a[23] => d.IN0
a[24] => ShiftRight0.IN8
a[24] => Div0.IN11
a[24] => Mod0.IN39
a[24] => Div2.IN11
a[24] => Mod2.IN39
a[24] => Add1.IN40
a[24] => d.IN0
a[25] => ShiftRight0.IN7
a[25] => Div0.IN10
a[25] => Mod0.IN38
a[25] => Div2.IN10
a[25] => Mod2.IN38
a[25] => Add1.IN39
a[25] => d.IN0
a[26] => ShiftRight0.IN6
a[26] => Div0.IN9
a[26] => Mod0.IN37
a[26] => Div2.IN9
a[26] => Mod2.IN37
a[26] => Add1.IN38
a[26] => d.IN0
a[27] => ShiftRight0.IN5
a[27] => Div0.IN8
a[27] => Mod0.IN36
a[27] => Div2.IN8
a[27] => Mod2.IN36
a[27] => Add1.IN37
a[27] => d.IN0
a[28] => ShiftRight0.IN4
a[28] => Div0.IN7
a[28] => Mod0.IN35
a[28] => Div2.IN7
a[28] => Mod2.IN35
a[28] => Add1.IN36
a[28] => d.IN0
a[29] => ShiftRight0.IN3
a[29] => Div0.IN6
a[29] => Mod0.IN34
a[29] => Div2.IN6
a[29] => Mod2.IN34
a[29] => Add1.IN35
a[29] => d.IN0
a[30] => ShiftRight0.IN2
a[30] => Div0.IN5
a[30] => Mod0.IN33
a[30] => Div2.IN5
a[30] => Mod2.IN33
a[30] => Add1.IN34
a[30] => d.IN0
a[31] => ShiftRight0.IN1
a[31] => Div0.IN4
a[31] => Mod0.IN32
a[31] => Div2.IN4
a[31] => Mod2.IN32
a[31] => Add1.IN33
a[31] => d.IN0
b[0] => ShiftRight0.IN63
b[0] => d.IN1
b[1] => ShiftRight0.IN62
b[1] => d.IN1
b[2] => ShiftRight0.IN61
b[2] => d.IN1
b[3] => ShiftRight0.IN60
b[3] => d.IN1
b[4] => ShiftRight0.IN59
b[4] => d.IN1
b[5] => ShiftRight0.IN58
b[5] => d.IN1
b[6] => ShiftRight0.IN57
b[6] => d.IN1
b[7] => ShiftRight0.IN56
b[7] => d.IN1
b[8] => ShiftRight0.IN55
b[8] => d.IN1
b[9] => ShiftRight0.IN54
b[9] => d.IN1
b[10] => ShiftRight0.IN53
b[10] => d.IN1
b[11] => ShiftRight0.IN52
b[11] => d.IN1
b[12] => ShiftRight0.IN51
b[12] => d.IN1
b[13] => ShiftRight0.IN50
b[13] => d.IN1
b[14] => ShiftRight0.IN49
b[14] => d.IN1
b[15] => ShiftRight0.IN48
b[15] => d.IN1
b[16] => ShiftRight0.IN47
b[16] => d.IN1
b[17] => ShiftRight0.IN46
b[17] => d.IN1
b[18] => ShiftRight0.IN45
b[18] => d.IN1
b[19] => ShiftRight0.IN44
b[19] => d.IN1
b[20] => ShiftRight0.IN43
b[20] => d.IN1
b[21] => ShiftRight0.IN42
b[21] => d.IN1
b[22] => ShiftRight0.IN41
b[22] => d.IN1
b[23] => ShiftRight0.IN40
b[23] => d.IN1
b[24] => ShiftRight0.IN39
b[24] => d.IN1
b[25] => ShiftRight0.IN38
b[25] => d.IN1
b[26] => ShiftRight0.IN37
b[26] => d.IN1
b[27] => ShiftRight0.IN36
b[27] => d.IN1
b[28] => ShiftRight0.IN35
b[28] => d.IN1
b[29] => ShiftRight0.IN34
b[29] => d.IN1
b[30] => ShiftRight0.IN33
b[30] => d.IN1
b[31] => d.IN1
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[0] => Mux32.IN5
sel[0] => Mux33.IN5
sel[0] => Mux34.IN5
sel[0] => Mux35.IN5
sel[0] => Mux36.IN5
sel[0] => Mux37.IN5
sel[0] => Mux38.IN5
sel[0] => Mux39.IN5
sel[0] => Mux6.IN5
sel[0] => Mux5.IN5
sel[0] => Mux4.IN5
sel[0] => Mux3.IN5
sel[0] => Mux2.IN5
sel[0] => Mux1.IN5
sel[0] => Mux0.IN5
sel[0] => Mux40.IN5
sel[0] => Mux41.IN5
sel[0] => Mux42.IN5
sel[0] => Mux43.IN5
sel[0] => Mux44.IN5
sel[0] => Mux45.IN5
sel[0] => Mux46.IN5
sel[0] => Mux47.IN5
sel[0] => Mux48.IN5
sel[0] => Mux49.IN5
sel[0] => Mux50.IN5
sel[0] => Mux51.IN5
sel[0] => Mux52.IN5
sel[0] => Mux53.IN5
sel[0] => Mux54.IN5
sel[0] => Mux55.IN5
sel[0] => Mux56.IN5
sel[0] => Mux57.IN5
sel[0] => Mux58.IN5
sel[0] => Mux59.IN5
sel[0] => Mux60.IN5
sel[0] => Mux61.IN5
sel[0] => Mux62.IN5
sel[0] => Mux63.IN5
sel[0] => Mux64.IN5
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
sel[1] => Mux32.IN4
sel[1] => Mux33.IN4
sel[1] => Mux34.IN4
sel[1] => Mux35.IN4
sel[1] => Mux36.IN4
sel[1] => Mux37.IN4
sel[1] => Mux38.IN4
sel[1] => Mux39.IN4
sel[1] => Mux6.IN4
sel[1] => Mux5.IN4
sel[1] => Mux4.IN4
sel[1] => Mux3.IN4
sel[1] => Mux2.IN4
sel[1] => Mux1.IN4
sel[1] => Mux0.IN4
sel[1] => Mux40.IN4
sel[1] => Mux41.IN4
sel[1] => Mux42.IN4
sel[1] => Mux43.IN4
sel[1] => Mux44.IN4
sel[1] => Mux45.IN4
sel[1] => Mux46.IN4
sel[1] => Mux47.IN4
sel[1] => Mux48.IN4
sel[1] => Mux49.IN4
sel[1] => Mux50.IN4
sel[1] => Mux51.IN4
sel[1] => Mux52.IN4
sel[1] => Mux53.IN4
sel[1] => Mux54.IN4
sel[1] => Mux55.IN4
sel[1] => Mux56.IN4
sel[1] => Mux57.IN4
sel[1] => Mux58.IN4
sel[1] => Mux59.IN4
sel[1] => Mux60.IN4
sel[1] => Mux61.IN4
sel[1] => Mux62.IN4
sel[1] => Mux63.IN4
sel[1] => Mux64.IN4
c[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
d[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[8] <= d[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[9] <= d[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[10] <= d[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[11] <= d[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[12] <= d[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[13] <= d[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[14] <= d[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[15] <= d[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[16] <= d[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[17] <= d[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[18] <= d[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[19] <= d[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[20] <= d[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[21] <= d[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[22] <= d[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[23] <= d[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[24] <= d[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[25] <= d[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[26] <= d[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[27] <= d[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[28] <= d[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[29] <= d[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[30] <= d[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
d[31] <= d[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Relogio|hourDecoder:outputHour|conversorHex7Seg:outputUnitHour
hex[0] => content.RADDR
hex[1] => content.RADDR1
hex[2] => content.RADDR2
hex[3] => content.RADDR3
saida7seg[0] <= content.DATAOUT
saida7seg[1] <= content.DATAOUT1
saida7seg[2] <= content.DATAOUT2
saida7seg[3] <= content.DATAOUT3
saida7seg[4] <= content.DATAOUT4
saida7seg[5] <= content.DATAOUT5
saida7seg[6] <= content.DATAOUT6


|Relogio|hourDecoder:outputHour|conversorHex7Seg:outputDecHour
hex[0] => content.RADDR
hex[1] => content.RADDR1
hex[2] => content.RADDR2
hex[3] => content.RADDR3
saida7seg[0] <= content.DATAOUT
saida7seg[1] <= content.DATAOUT1
saida7seg[2] <= content.DATAOUT2
saida7seg[3] <= content.DATAOUT3
saida7seg[4] <= content.DATAOUT4
saida7seg[5] <= content.DATAOUT5
saida7seg[6] <= content.DATAOUT6


|Relogio|conversorHex7Seg:outputSpeed
hex[0] => content.RADDR
hex[1] => content.RADDR1
hex[2] => content.RADDR2
hex[3] => content.RADDR3
saida7seg[0] <= content.DATAOUT
saida7seg[1] <= content.DATAOUT1
saida7seg[2] <= content.DATAOUT2
saida7seg[3] <= content.DATAOUT3
saida7seg[4] <= content.DATAOUT4
saida7seg[5] <= content.DATAOUT5
saida7seg[6] <= content.DATAOUT6


