
---------- Begin Simulation Statistics ----------
final_tick                                 1873650800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 193996                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407852                       # Number of bytes of host memory used
host_op_rate                                   354773                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    22.93                       # Real time elapsed on the host
host_tick_rate                               81700500                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4448917                       # Number of instructions simulated
sim_ops                                       8136058                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001874                       # Number of seconds simulated
sim_ticks                                  1873650800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               882512                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             37424                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            919039                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             476806                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          882512                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           405706                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1021101                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   49887                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        20564                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5002269                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3515907                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             37524                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     825660                       # Number of branches committed
system.cpu.commit.bw_lim_events               1303740                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             748                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1156487                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              4448917                       # Number of instructions committed
system.cpu.commit.committedOps                8136058                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      4205057                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.934827                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.681414                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1402876     33.36%     33.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       577762     13.74%     47.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       418701      9.96%     57.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       501978     11.94%     69.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1303740     31.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4205057                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     223295                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                45994                       # Number of function calls committed.
system.cpu.commit.int_insts                   7954018                       # Number of committed integer instructions.
system.cpu.commit.loads                       1031738                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        36841      0.45%      0.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6324427     77.73%     78.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           27783      0.34%     78.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37749      0.46%     78.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           9033      0.11%     79.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.01%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6262      0.08%     79.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           35829      0.44%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           36792      0.45%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          61868      0.76%     80.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1162      0.01%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          996084     12.24%     93.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         509151      6.26%     99.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        35654      0.44%     99.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        16207      0.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8136058                       # Class of committed instruction
system.cpu.commit.refs                        1557096                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     4448917                       # Number of Instructions Simulated
system.cpu.committedOps                       8136058                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.052869                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.052869                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8642                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        35694                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        51581                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          5011                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1100893                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                9613470                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   748020                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2522367                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  37623                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                109809                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1146807                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1938                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      550370                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           177                       # TLB misses on write requests
system.cpu.fetch.Branches                     1021101                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    667901                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3709043                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5717                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        5455975                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  129                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           682                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   75246                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.217992                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             771229                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             526693                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.164779                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            4518712                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.197763                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.891119                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1748228     38.69%     38.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   244791      5.42%     44.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   123082      2.72%     46.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   170340      3.77%     50.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2232271     49.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4518712                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    377187                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   199754                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    458846000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    458845600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    458845600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    458845600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    458845600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    458845600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     13887200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     13886800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      1194000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      1194000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      1193200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      1193200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     15380800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     14329600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     14997200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     15229200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    171725600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    171584800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    171718400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    171621200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     3532209200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          165416                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                45066                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   867095                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.882694                       # Inst execution rate
system.cpu.iew.exec_refs                      1697874                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     549402                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  746904                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1194568                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                962                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               595                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               572733                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             9292489                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1148472                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             56279                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               8818780                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3349                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9575                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  37623                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15793                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           607                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            66575                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          268                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          114                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           85                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       162828                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        47374                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            114                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        33610                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          11456                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11127133                       # num instructions consuming a value
system.cpu.iew.wb_count                       8786081                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.593591                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6604971                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.875713                       # insts written-back per cycle
system.cpu.iew.wb_sent                        8798599                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13446963                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7266014                       # number of integer regfile writes
system.cpu.ipc                               0.949786                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.949786                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             44536      0.50%      0.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6882686     77.55%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                27805      0.31%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41630      0.47%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               10682      0.12%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1254      0.01%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6975      0.08%     79.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                39378      0.44%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                38692      0.44%     79.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               62485      0.70%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2312      0.03%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1121482     12.64%     93.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              535864      6.04%     99.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           41717      0.47%     99.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          17564      0.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                8875062                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  240542                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              482424                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       237006                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             281063                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                8589984                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           21811280                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8549075                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          10167960                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    9291313                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   8875062                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1176                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1156420                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             24871                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            428                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1747944                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4518712                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.964069                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.603268                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1416911     31.36%     31.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              466554     10.32%     41.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              671644     14.86%     56.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              789192     17.46%     74.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1174411     25.99%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4518712                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.894710                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      668021                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           376                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             35580                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            10772                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1194568                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              572733                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3495351                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          4684128                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     63                       # Number of system calls
system.cpu.rename.BlockCycles                  899672                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              10198991                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               85                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  58187                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   813280                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  14707                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5099                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              24557922                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                9509149                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            11976194                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2556684                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  75322                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  37623                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                191410                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1777180                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            411384                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         14728935                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20043                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                891                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    241523                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            942                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     12193862                       # The number of ROB reads
system.cpu.rob.rob_writes                    18899756                       # The number of ROB writes
system.cpu.timesIdled                            1643                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        19076                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          443                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          39432                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              443                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          686                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            686                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               82                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9676                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23479                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1873650800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12276                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1362                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8314                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1527                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1527                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12276                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        37282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        37282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  37282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       970560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       970560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  970560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13803                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13803    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13803                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11600947                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29978753                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1873650800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18043                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4316                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24527                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                958                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2313                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2313                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18043                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8601                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        51185                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   59786                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       188864                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1302848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1491712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10727                       # Total snoops (count)
system.l2bus.snoopTraffic                       87296                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              31081                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014607                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.119975                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30627     98.54%     98.54% # Request fanout histogram
system.l2bus.snoop_fanout::1                      454      1.46%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                31081                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20883999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19655208                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3543999                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1873650800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1873650800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       664215                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           664215                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       664215                       # number of overall hits
system.cpu.icache.overall_hits::total          664215                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3685                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3685                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3685                       # number of overall misses
system.cpu.icache.overall_misses::total          3685                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    180710400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    180710400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    180710400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    180710400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       667900                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       667900                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       667900                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       667900                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005517                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005517                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005517                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005517                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49039.457259                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49039.457259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49039.457259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49039.457259                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          137                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          732                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          732                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          732                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          732                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2953                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2953                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2953                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2953                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    145562800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    145562800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    145562800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    145562800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004421                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004421                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004421                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004421                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49293.193363                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49293.193363                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49293.193363                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49293.193363                       # average overall mshr miss latency
system.cpu.icache.replacements                   2697                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       664215                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          664215                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3685                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3685                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    180710400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    180710400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       667900                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       667900                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005517                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005517                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49039.457259                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49039.457259                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          732                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          732                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2953                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2953                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    145562800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    145562800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004421                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004421                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49293.193363                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49293.193363                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1873650800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1873650800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.518291                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              438658                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2697                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            162.646644                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.518291                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994212                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994212                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          150                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1338753                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1338753                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1873650800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1873650800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1873650800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1570270                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1570270                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1570270                       # number of overall hits
system.cpu.dcache.overall_hits::total         1570270                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35150                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35150                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35150                       # number of overall misses
system.cpu.dcache.overall_misses::total         35150                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1718224400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1718224400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1718224400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1718224400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1605420                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1605420                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1605420                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1605420                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021895                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021895                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021895                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021895                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48882.628734                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48882.628734                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48882.628734                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48882.628734                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30747                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          360                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               778                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.520566                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          180                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              2005                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2954                       # number of writebacks
system.cpu.dcache.writebacks::total              2954                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22415                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22415                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22415                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22415                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12735                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12735                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12735                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4668                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17403                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    591514800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    591514800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    591514800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    251377813                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    842892613                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007933                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007933                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007933                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010840                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46447.962309                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46447.962309                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46447.962309                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53851.288132                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48433.753548                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16379                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1046294                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1046294                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32801                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32801                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1599823200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1599823200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1079095                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1079095                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.030397                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.030397                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48773.610561                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48773.610561                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22379                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22379                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10422                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10422                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    476407200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    476407200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009658                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009658                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45711.686816                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45711.686816                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       523976                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         523976                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2349                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2349                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    118401200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    118401200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       526325                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       526325                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004463                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004463                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50404.938272                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50404.938272                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           36                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2313                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2313                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    115107600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    115107600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004395                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004395                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49765.499351                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49765.499351                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4668                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4668                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    251377813                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    251377813                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53851.288132                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 53851.288132                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1873650800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1873650800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           996.753413                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              662358                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16379                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.439465                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   764.619685                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   232.133728                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.746699                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.226693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.973392                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          193                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          831                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          191                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          761                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.188477                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.811523                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3228243                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3228243                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1873650800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             975                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4908                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1209                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7092                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            975                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4908                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1209                       # number of overall hits
system.l2cache.overall_hits::total               7092                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1976                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7827                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3459                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13262                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1976                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7827                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3459                       # number of overall misses
system.l2cache.overall_misses::total            13262                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    133804000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    534674800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    238465652                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    906944452                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133804000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    534674800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    238465652                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    906944452                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2951                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12735                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4668                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20354                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2951                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12735                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4668                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20354                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.669604                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.614605                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.741003                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.651567                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.669604                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.614605                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.741003                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.651567                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67714.574899                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68311.588093                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 68940.633709                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68386.702760                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67714.574899                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68311.588093                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 68940.633709                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68386.702760                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    5                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1362                       # number of writebacks
system.l2cache.writebacks::total                 1362                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           17                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             26                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           17                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            26                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1976                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7818                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3442                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13236                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1976                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7818                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3442                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          567                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13803                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117996000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    471897600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    210253669                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    800147269                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117996000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    471897600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    210253669                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     34033457                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    834180726                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.669604                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.613899                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.737361                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.650290                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.669604                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.613899                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.737361                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.678147                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59714.574899                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60360.399079                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61084.738234                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60452.347310                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59714.574899                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60360.399079                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61084.738234                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60023.733686                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60434.740709                       # average overall mshr miss latency
system.l2cache.replacements                      9767                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2954                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2954                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2954                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2954                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          352                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          352                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          567                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          567                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     34033457                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     34033457                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60023.733686                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60023.733686                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          784                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              784                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1529                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1529                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    105658400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    105658400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2313                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2313                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.661046                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.661046                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69102.943100                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69102.943100                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1527                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1527                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     93412000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     93412000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.660182                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.660182                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61173.542895                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61173.542895                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          975                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4124                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1209                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6308                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1976                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6298                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3459                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11733                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133804000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    429016400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    238465652                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    801286052                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2951                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10422                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4668                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18041                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.669604                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.604299                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.741003                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.650352                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67714.574899                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68119.466497                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 68940.633709                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68293.365039                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           24                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1976                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6291                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3442                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11709                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117996000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    378485600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    210253669                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    706735269                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.669604                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.603627                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.737361                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.649022                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59714.574899                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60163.026546                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61084.738234                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60358.294389                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1873650800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1873650800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3873.990660                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  27127                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9767                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.777414                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    23.435598                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   585.850058                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2201.307135                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   923.728251                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   139.669617                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.005722                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.143030                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.537428                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.225520                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034099                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.945799                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1074                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3022                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          841                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          233                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2382                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          574                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.262207                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.737793                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               329223                       # Number of tag accesses
system.l2cache.tags.data_accesses              329223                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1873650800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126464                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          500352                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       220288                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36288                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              883392                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126464                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126464                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        87168                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            87168                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1976                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7818                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3442                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          567                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13803                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1362                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1362                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           67496035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          267046560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    117571535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     19367536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              471481666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      67496035                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          67496035                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        46523077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              46523077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        46523077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          67496035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         267046560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    117571535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     19367536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             518004742                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 9480047600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 347986                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407852                       # Number of bytes of host memory used
host_op_rate                                   521237                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    87.67                       # Real time elapsed on the host
host_tick_rate                               86765366                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30506649                       # Number of instructions simulated
sim_ops                                      45694859                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007606                       # Number of seconds simulated
sim_ticks                                  7606396800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3742508                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            292911                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4916216                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            3729696                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3742508                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            12812                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4920913                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2604                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          359                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  22418261                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 16082683                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            292911                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    4190571                       # Number of branches committed
system.cpu.commit.bw_lim_events               5846457                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         4138989                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             26057732                       # Number of instructions committed
system.cpu.commit.committedOps               37558801                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     17916233                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.096356                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.664228                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4954721     27.65%     27.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3320263     18.53%     46.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       531666      2.97%     49.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3263126     18.21%     67.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5846457     32.63%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     17916233                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        418                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                  37556590                       # Number of committed integer instructions.
system.cpu.commit.loads                       4186899                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         2050      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         31326533     83.41%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              39      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         4186777     11.15%     94.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2042976      5.44%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          37558801                       # Class of committed instruction
system.cpu.commit.refs                        6229947                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    26057732                       # Number of Instructions Simulated
system.cpu.committedOps                      37558801                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.729764                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.729764                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            8                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified            8                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                807028                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               43798932                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  4745701                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  12845296                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 292913                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                323371                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     4378464                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            13                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     2335781                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                     4920913                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   5054673                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      13627993                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                102861                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       30905935                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                  585826                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.258778                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            5093403                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            3732300                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.625260                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           19014309                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.349545                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.794825                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5388217     28.34%     28.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2393253     12.59%     40.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1323649      6.96%     47.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2342      0.01%     47.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  9906848     52.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             19014309                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       781                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      502                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)   2292882000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)   2292882400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)   2292882000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)   2292882000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)   2292882000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)   2292882000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        28800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        28800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        29200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        29600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    686854800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    686836400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    686847600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    686856000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total    16504861200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1683                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               294268                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  4481808                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.139119                       # Inst execution rate
system.cpu.iew.exec_refs                      6714239                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2335781                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  805978                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4655909                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 8                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2346734                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            41697790                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4378458                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            586789                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              40677477                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     16                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 292913                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    19                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          1054618                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        12933                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       469010                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       303687                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              4                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       150005                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         144263                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  35779775                       # num instructions consuming a value
system.cpu.iew.wb_count                      40521461                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.719945                       # average fanout of values written-back
system.cpu.iew.wb_producers                  25759455                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.130915                       # insts written-back per cycle
system.cpu.iew.wb_sent                       40531145                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 60489650                       # number of integer regfile reads
system.cpu.int_regfile_writes                33711096                       # number of integer regfile writes
system.cpu.ipc                               1.370306                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.370306                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              2113      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              34393232     83.35%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    56      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  56      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   36      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   90      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   78      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  35      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 52      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4526890     10.97%     94.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2341296      5.67%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             218      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             82      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               41264266                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     685                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1382                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          629                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1296                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               41261468                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          101542984                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     40520832                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          45835487                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   41697769                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  41264266                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4138989                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1525                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2363322                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      19014309                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.170169                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.174151                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2261120     11.89%     11.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2374086     12.49%     24.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             6854021     36.05%     60.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4918190     25.87%     86.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2606892     13.71%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        19014309                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.169977                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     5054673                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              7068                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            88550                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4655909                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2346734                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                15689955                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         19015992                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                  806243                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              45945671                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     83                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  5028199                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    169                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   136                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             104140466                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               42695238                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            52255066                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  12734396                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    139                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 292913                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                152214                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  6309394                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1273                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         64191474                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    607447                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     53767566                       # The number of ROB reads
system.cpu.rob.rob_writes                    84493678                       # The number of ROB writes
system.cpu.timesIdled                              19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           97                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            194                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                1                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           31                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            61                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7606396800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 30                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict               28                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            30                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           91                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           91                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     91                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                30                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      30    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  30                       # Request fanout histogram
system.membus.reqLayer2.occupancy               29200                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              64200                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   7606396800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  97                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            51                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                77                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             97                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           81                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          210                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     291                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         7552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     9280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                31                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                128                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.007812                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.088388                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      127     99.22%     99.22% # Request fanout histogram
system.l2bus.snoop_fanout::1                        1      0.78%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  128                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               84000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               117995                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               32400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      7606396800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7606396800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      5054642                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5054642                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5054642                       # number of overall hits
system.cpu.icache.overall_hits::total         5054642                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           31                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             31                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           31                       # number of overall misses
system.cpu.icache.overall_misses::total            31                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1478800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1478800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1478800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1478800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5054673                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5054673                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5054673                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5054673                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47703.225806                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47703.225806                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47703.225806                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47703.225806                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           27                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           27                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1312000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1312000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1312000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1312000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48592.592593                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48592.592593                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48592.592593                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48592.592593                       # average overall mshr miss latency
system.cpu.icache.replacements                     27                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5054642                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5054642                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           31                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            31                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1478800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1478800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5054673                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5054673                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47703.225806                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47703.225806                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           27                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1312000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1312000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48592.592593                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48592.592593                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   7606396800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7606396800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               19656                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                27                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   728                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10109373                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10109373                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7606396800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7606396800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7606396800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      5366796                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5366796                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5366796                       # number of overall hits
system.cpu.dcache.overall_hits::total         5366796                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           94                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             94                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           94                       # number of overall misses
system.cpu.dcache.overall_misses::total            94                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2413200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2413200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2413200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2413200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      5366890                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5366890                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5366890                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5366890                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000018                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000018                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25672.340426                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25672.340426                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25672.340426                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25672.340426                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           48                       # number of writebacks
system.cpu.dcache.writebacks::total                48                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           32                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           32                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           32                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           32                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           62                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           62                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           62                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            8                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           70                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1439200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1439200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1439200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        75194                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1514394                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000012                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000012                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23212.903226                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23212.903226                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23212.903226                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9399.250000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21634.200000                       # average overall mshr miss latency
system.cpu.dcache.replacements                     70                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3323748                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3323748                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           94                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            94                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2413200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2413200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3323842                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3323842                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000028                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25672.340426                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25672.340426                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           32                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           62                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           62                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1439200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1439200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23212.903226                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23212.903226                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2043048                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2043048                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data      2043048                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2043048                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            8                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            8                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        75194                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        75194                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9399.250000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9399.250000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   7606396800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7606396800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              250253                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                70                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           3575.042857                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   827.003380                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   196.996620                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.807620                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.192380                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          197                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          827                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          197                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          827                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.192383                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.807617                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10733850                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10733850                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   7606396800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              48                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            8                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  67                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             11                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             48                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            8                       # number of overall hits
system.l2cache.overall_hits::total                 67                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            16                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            14                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                30                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           16                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           14                       # number of overall misses
system.l2cache.overall_misses::total               30                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1187200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       960000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2147200                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1187200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       960000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2147200                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           27                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           62                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            8                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              97                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           27                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           62                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            8                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             97                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.592593                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.225806                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.309278                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.592593                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.225806                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.309278                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        74200                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68571.428571                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 71573.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        74200                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68571.428571                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 71573.333333                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              3                       # number of writebacks
system.l2cache.writebacks::total                    3                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           16                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           14                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           16                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1059200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       848000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1907200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1059200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       848000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1907200                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.592593                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.225806                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.309278                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.592593                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.225806                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.309278                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        66200                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60571.428571                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63573.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        66200                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60571.428571                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63573.333333                       # average overall mshr miss latency
system.l2cache.replacements                        31                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           48                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           48                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           48                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           48                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           48                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           67                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           16                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           30                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1187200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       960000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2147200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           27                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           62                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            8                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           97                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.592593                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.225806                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.309278                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        74200                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68571.428571                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 71573.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           16                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           30                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1059200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       848000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1907200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.592593                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.225806                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.309278                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        66200                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60571.428571                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 63573.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   7606396800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   7606396800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    126                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   31                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.064516                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    39.999208                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1040.997482                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1951.001992                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   918.001319                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          146                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009765                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.254150                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.476319                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.224121                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035645                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1066                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3030                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1066                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3030                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.260254                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.739746                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1583                       # Number of tag accesses
system.l2cache.tags.data_accesses                1583                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   7606396800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                1920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1024                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              192                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               16                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               14                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   30                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             3                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   3                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             134624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             117796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 252419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        134624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            134624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           25242                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 25242                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           25242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            134624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            117796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                277661                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                10251822800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                3000693                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412972                       # Number of bytes of host memory used
host_op_rate                                  4583787                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.95                       # Real time elapsed on the host
host_tick_rate                               70494010                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    32851657                       # Number of instructions simulated
sim_ops                                      50183679                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000772                       # Number of seconds simulated
sim_ticks                                   771775200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               459118                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             14136                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            456543                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             221833                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          459118                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           237285                       # Number of indirect misses.
system.cpu.branchPred.lookups                  529881                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   37089                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12127                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2608013                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1517582                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             14188                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     478062                       # Number of branches committed
system.cpu.commit.bw_lim_events                726570                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             135                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          220716                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2345008                       # Number of instructions committed
system.cpu.commit.committedOps                4488820                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1842658                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.436057                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.518152                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       268559     14.57%     14.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       364652     19.79%     34.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       230743     12.52%     46.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       252134     13.68%     60.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       726570     39.43%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1842658                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     152273                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                35058                       # Number of function calls committed.
system.cpu.commit.int_insts                   4360601                       # Number of committed integer instructions.
system.cpu.commit.loads                        538491                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        16724      0.37%      0.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3443481     76.71%     77.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           26526      0.59%     77.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              269      0.01%     77.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           6292      0.14%     77.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.00%     77.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.00%     77.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           24783      0.55%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           24864      0.55%     78.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          55532      1.24%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           116      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          521272     11.61%     91.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         346758      7.72%     99.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        17219      0.38%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         4652      0.10%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4488820                       # Class of committed instruction
system.cpu.commit.refs                         889901                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2345008                       # Number of Instructions Simulated
system.cpu.committedOps                       4488820                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.822785                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.822785                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          146                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          177                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          396                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            28                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 72171                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4806620                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   450608                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1351952                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  14233                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 17283                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      555772                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           103                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      361938                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                      529881                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    407312                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1460505                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1099                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2525092                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           337                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   28466                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.274630                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             431109                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             258922                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.308719                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1906247                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.546121                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.784358                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   515113     27.02%     27.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   171014      8.97%     35.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59914      3.14%     39.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    78131      4.10%     43.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1082075     56.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1906247                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    260075                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   135623                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    237294400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    237294400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    237294800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    237294800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    237294800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    237294400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      5370800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      5370800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       662800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       662800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       663200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       663200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      9969600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     10788400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     10788800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     10787200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     92806000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     92788400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     92756000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     92815600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1850661200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           23191                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                18228                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   490095                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.394395                       # Inst execution rate
system.cpu.iew.exec_refs                       916783                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     361025                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   54870                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                569274                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                214                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                42                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               374573                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4709520                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                555758                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             27733                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4619837                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     35                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   635                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  14233                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   695                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            28626                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        30785                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        23163                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             47                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        17056                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1172                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5231895                       # num instructions consuming a value
system.cpu.iew.wb_count                       4609793                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621543                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3251850                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.389189                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4613542                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6952315                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3639191                       # number of integer regfile writes
system.cpu.ipc                               1.215384                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.215384                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             20917      0.45%      0.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3559417     76.59%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                26527      0.57%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   327      0.01%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                6394      0.14%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.01%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  142      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                24953      0.54%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                24962      0.54%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55571      1.20%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                207      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               545613     11.74%     91.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              359946      7.74%     99.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           17577      0.38%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           4778      0.10%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4647567                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  153316                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              306675                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       153061                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             155381                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4473334                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10905601                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4456732                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           4774896                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4709193                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4647567                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 327                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          220710                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             10892                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            192                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       264188                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1906247                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.438072                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.411851                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              265789     13.94%     13.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              266869     14.00%     27.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              341090     17.89%     45.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              431478     22.63%     68.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              601021     31.53%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1906247                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.408767                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      407369                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            87                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             22164                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3919                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               569274                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              374573                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1917053                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                          1929438                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      9                       # Number of system calls
system.cpu.rename.BlockCycles                   58364                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5174440                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   5298                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   460079                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    278                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    52                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12175213                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4784589                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             5446634                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1357441                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2520                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  14233                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 13644                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   272218                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            261779                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7199902                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2486                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                157                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     21959                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            171                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      5825624                       # The number of ROB reads
system.cpu.rob.rob_writes                     9483429                       # The number of ROB writes
system.cpu.timesIdled                             343                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1198                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           38                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2391                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               38                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          411                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           841                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    771775200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                411                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           26                       # Transaction distribution
system.membus.trans_dist::CleanEvict              385                       # Transaction distribution
system.membus.trans_dist::ReadExReq                19                       # Transaction distribution
system.membus.trans_dist::ReadExResp               19                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           411                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        29184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        29184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   29184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               430                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     430    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 430                       # Request fanout histogram
system.membus.reqLayer2.occupancy              378031                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             927669                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    771775200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1063                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           337                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1300                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                132                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               132                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1064                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2059                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1527                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3586                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        43904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        52480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    96384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               442                       # Total snoops (count)
system.l2bus.snoopTraffic                        1664                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1638                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.025641                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.158110                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1596     97.44%     97.44% # Request fanout histogram
system.l2bus.snoop_fanout::1                       42      2.56%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1638                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              610800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1226327                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              823599                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       771775200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    771775200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       406507                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           406507                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       406507                       # number of overall hits
system.cpu.icache.overall_hits::total          406507                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          805                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            805                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          805                       # number of overall misses
system.cpu.icache.overall_misses::total           805                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     26953200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26953200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     26953200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26953200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       407312                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       407312                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       407312                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       407312                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001976                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001976                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001976                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001976                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 33482.236025                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 33482.236025                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 33482.236025                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 33482.236025                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          118                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          118                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          118                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          118                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          687                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          687                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          687                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          687                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     21624400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     21624400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     21624400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     21624400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001687                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001687                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001687                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001687                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 31476.564774                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31476.564774                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 31476.564774                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31476.564774                       # average overall mshr miss latency
system.cpu.icache.replacements                    686                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       406507                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          406507                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          805                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           805                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     26953200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26953200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       407312                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       407312                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001976                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001976                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 33482.236025                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 33482.236025                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          118                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          118                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          687                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          687                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     21624400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     21624400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001687                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001687                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 31476.564774                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31476.564774                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    771775200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    771775200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5670716                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               942                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6019.868365                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            815310                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           815310                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    771775200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    771775200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    771775200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       878702                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           878702                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       878702                       # number of overall hits
system.cpu.dcache.overall_hits::total          878702                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          699                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            699                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          699                       # number of overall misses
system.cpu.dcache.overall_misses::total           699                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     22758000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     22758000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     22758000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     22758000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       879401                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       879401                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       879401                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       879401                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000795                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000795                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000795                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000795                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32557.939914                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32557.939914                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32557.939914                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32557.939914                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          216                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.857143                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                31                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          311                       # number of writebacks
system.cpu.dcache.writebacks::total               311                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          268                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          268                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          268                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          268                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          431                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          431                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          431                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           78                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          509                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12388800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12388800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     12388800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2661524                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     15050324                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000490                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000490                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000490                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000579                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28744.315545                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28744.315545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28744.315545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 34122.102564                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29568.416503                       # average overall mshr miss latency
system.cpu.dcache.replacements                    509                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       526511                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          526511                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          567                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           567                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20261600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20261600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       527078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       527078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001076                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001076                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35734.744268                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35734.744268                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          268                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          268                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          299                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          299                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9998000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9998000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000567                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000567                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33438.127090                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33438.127090                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       352191                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         352191                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          132                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          132                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2496400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2496400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       352323                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       352323                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000375                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000375                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 18912.121212                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18912.121212                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          132                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          132                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2390800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2390800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000375                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000375                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 18112.121212                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18112.121212                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           78                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           78                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2661524                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2661524                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 34122.102564                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 34122.102564                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    771775200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    771775200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6921139                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1533                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           4514.767776                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   836.005678                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   187.994322                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.816412                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.183588                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          169                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          855                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          575                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.165039                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.834961                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1759311                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1759311                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    771775200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             433                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             288                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           44                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 765                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            433                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            288                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           44                       # number of overall hits
system.l2cache.overall_hits::total                765                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           254                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           143                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           34                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               431                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          254                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          143                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           34                       # number of overall misses
system.l2cache.overall_misses::total              431                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17158000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      9421600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2237569                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     28817169                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17158000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      9421600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2237569                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     28817169                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          687                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          431                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           78                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1196                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          687                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          431                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           78                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1196                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.369723                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.331787                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.435897                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.360368                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.369723                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.331787                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.435897                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.360368                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67551.181102                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65885.314685                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 65810.852941                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66861.180974                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67551.181102                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65885.314685                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 65810.852941                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66861.180974                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             26                       # number of writebacks
system.l2cache.writebacks::total                   26                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          254                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          143                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           34                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          431                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          254                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          143                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           34                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          431                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15134000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      8277600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1965569                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     25377169                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15134000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      8277600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1965569                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     25377169                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.369723                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.331787                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.435897                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.360368                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.369723                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.331787                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.435897                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.360368                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59582.677165                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 57885.314685                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57810.852941                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58879.742459                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59582.677165                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 57885.314685                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57810.852941                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58879.742459                       # average overall mshr miss latency
system.l2cache.replacements                       442                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          311                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          311                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          311                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          311                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            7                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            7                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data          113                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              113                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           19                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             19                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1278400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1278400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          132                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          132                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.143939                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.143939                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 67284.210526                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 67284.210526                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           19                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           19                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1126400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1126400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.143939                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.143939                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 59284.210526                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 59284.210526                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          433                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          175                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           44                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          652                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          254                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          124                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           34                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          412                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17158000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8143200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2237569                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     27538769                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          687                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          299                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           78                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1064                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.369723                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.414716                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.435897                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.387218                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67551.181102                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65670.967742                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 65810.852941                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66841.672330                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          254                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          124                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           34                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          412                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15134000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7151200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1965569                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     24250769                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.369723                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.414716                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.435897                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.387218                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59582.677165                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57670.967742                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57810.852941                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58861.089806                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    771775200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    771775200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14931                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4538                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.290216                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    45.057939                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1092.626418                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1915.204588                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   898.211098                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   144.899957                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.011000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.266754                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.467579                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.219290                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035376                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          959                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3137                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2           21                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          914                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2592                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          141                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.234131                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.765869                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                19562                       # Number of tag accesses
system.l2cache.tags.data_accesses               19562                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    771775200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            9152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               27520                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16192                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16192                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1664                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1664                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              253                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              143                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           34                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  430                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            26                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  26                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           20980203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           11858375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      2819474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               35658052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      20980203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          20980203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         2156068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               2156068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         2156068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          20980203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          11858375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      2819474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              37814120                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
