{
    "LVLData": [
        "SIM"
    ],
    "NameTable": {
        "booth2_signed_tb": [
            "booth2_signed_tb",
            "xpiKP",
            "module"
        ],
        "partial_product": [
            "partial_product",
            "mETiY",
            "module"
        ],
        "full_adder": [
            "full_adder",
            "BEdzp",
            "module"
        ],
        "half_adder": [
            "half_adder",
            "ArxBC",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CurCompileUdps": {},
    "CompileStrategy": "fullobj",
    "stat": {
        "mop/quad": 3.1884531590413943,
        "quadSpeed": 31149.265379525637,
        "ru_self_cgstart": {
            "ru_nivcsw": 1,
            "ru_utime_sec": 0.065500000000000003,
            "ru_stime_sec": 0.026200000000000001,
            "ru_maxrss_kb": 74464,
            "ru_minflt": 4123,
            "ru_majflt": 0,
            "ru_nvcsw": 188
        },
        "Frontend(%)": 68.968421939328849,
        "ru_self_end": {
            "ru_nivcsw": 1,
            "ru_utime_sec": 0.094971,
            "ru_stime_sec": 0.033033,
            "ru_maxrss_kb": 84484,
            "ru_minflt": 5919,
            "ru_majflt": 0,
            "ru_nvcsw": 270
        },
        "mopSpeed": 99317.973601167265,
        "ru_childs_cgstart": {
            "ru_nivcsw": 0,
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_minflt": 0,
            "ru_majflt": 0,
            "ru_nvcsw": 0
        },
        "nMops": 2927,
        "nQuads": 918,
        "outputSizePerQuad": 170.0,
        "ru_childs_end": {
            "ru_nivcsw": 0,
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_minflt": 0,
            "ru_majflt": 0,
            "ru_nvcsw": 0
        },
        "totalObjSize": 156624,
        "CodeGen(%)": 31.031578060671151
    },
    "CurCompileModules": [
        "...MASTER...",
        "booth2_signed_tb",
        "partial_product",
        "full_adder",
        "half_adder"
    ],
    "Misc": {
        "daidir": "/home/titan/thkim/work/booth2_mult_signed_8x8/vcs_verification/rtl/work/simv.daidir",
        "cwd": "/home/titan/thkim/work/booth2_mult_signed_8x8/vcs_verification/rtl/work",
        "csrc": "csrc",
        "csrc_abs": "/home/titan/thkim/work/booth2_mult_signed_8x8/vcs_verification/rtl/work/csrc",
        "archive_dir": "archive.0",
        "daidir_abs": "/home/titan/thkim/work/booth2_mult_signed_8x8/vcs_verification/rtl/work/simv.daidir",
        "default_output_dir": "csrc"
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 89198
    },
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.32152.json"
    ],
    "CompileStatus": "Successful"
}