mkdir: cannot create directory `/scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave': File exists
> Benchmarks for snap-beta.18: NIST7086_CGTACTAG_L002_R2_001
catwoman
#################################################################
# Warm up - 64 threads - T1
#################################################################
WarmUp.2593053.SNAP-Interleave.catwoman.t64
Welcome to SNAP version 1.0beta.23.

Loading index from directory... 199s.  3137208264 bases, seed size 20
Aligning.
Total Reads    Aligned, MAPQ >= 10    Aligned, MAPQ < 10     Unaligned              Too Short/Too Many Ns     Reads/s   Time in Aligner (s)
21,535,062     17,333,608 (80.49%)    2,875,797 (13.35%)     576,575 (2.68%)        749,082 (3.48%)           551,615   39


#################################################################
# Test multi-threading - 8 threads - T2
#################################################################
2593053.SNAP-Interleave.catwoman.t8
Welcome to SNAP version 1.0beta.23.

Loading index from directory... 193s.  3137208264 bases, seed size 20
Aligning.
Total Reads    Aligned, MAPQ >= 10    Aligned, MAPQ < 10     Unaligned              Too Short/Too Many Ns     Reads/s   Time in Aligner (s)
21,535,062     17,333,608 (80.49%)    2,875,797 (13.35%)     576,575 (2.68%)        749,082 (3.48%)           168,868   128

 Performance counter stats for 'numactl --interleave=0,1 --physcpubind=0-7 ./snap-aligner single /tmp/data/indexes/HG_index_snap /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -t 8 -o /scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave/2593053.SNAP-Interleave.catwoman.t8.sam':

S0       16      5,284,588,507 cache-misses                                                  (21.52%)
S0       16  2,875,032,967,252 cycles                    #    0.000 GHz                      (21.68%)
S0       16  2,254,657,909,009 instructions              #   48.10  insns per cycle        
                                             #    0.01  stalled cycles per insn  (27.35%)
S0       16            391,774 cs                                                            (100.00%)
S0       16              1,260 migrations                                                    (100.00%)
S0       16          1,422,962 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  1,034,011,041,584 idle-cycles-frontend      #  2205.86% frontend cycles idle     (17.53%)
S0       16    322,014,430,004 idle-cycles-backend       #  686.95% backend  cycles idle     (16.11%)
S0       16    999,432,234,161 L1-dcache-loads                                               (22.41%)
S0       16     14,073,345,255 L1-dcache-load-misses     #   88.71% of all L1-dcache hits    (27.22%)
S0       16     18,343,885,538 L1-dcache-stores                                              (27.77%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (26.92%)
S0       16      5,024,958,928 L1-icache-load-misses                                         (28.04%)
S0       16     23,060,300,707 LLC-loads                                                     (12.03%)
S0       16      8,673,443,429 LLC-stores                                                    (11.03%)
S0       16    <not supported> LLC-prefetches          
S0       16    991,423,287,116 dTLB-loads                                                    (17.13%)
S0       16        569,885,566 dTLB-load-misses          #    3.62% of all dTLB cache hits   (17.34%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    820,983,229,274 iTLB-loads                                                    (16.51%)
S0       16            885,263 iTLB-load-misses          #    0.01% of all iTLB cache hits   (10.93%)
S0       16    323,192,719,344 branch-loads                                                  (16.22%)
S0       16     25,269,380,696 branch-load-misses                                            (22.01%)
S1       16        240,921,882 cache-misses                                                  (21.34%)
S1       16     42,086,417,317 cycles                    #    0.000 GHz                      (21.42%)
S1       16     12,588,630,479 instructions              #    0.00  insns per cycle          (27.91%)
S1       16             38,397 cs                                                            (100.00%)
S1       16                419 migrations                                                    (100.00%)
S1       16             14,937 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    280,817,336,145 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.02%)
S1       16     12,451,192,267 idle-cycles-backend       #    0.00% backend  cycles idle     (16.77%)
S1       16      8,362,129,289 L1-dcache-loads                                               (23.67%)
S1       16        435,287,039 L1-dcache-load-misses                                         (28.04%)
S1       16        483,578,821 L1-dcache-stores                                              (27.95%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (25.40%)
S1       16        338,021,858 L1-icache-load-misses                                         (27.27%)
S1       16        765,412,166 LLC-loads                                                     (13.12%)
S1       16        171,419,216 LLC-stores                                                    (12.25%)
S1       16    <not supported> LLC-prefetches          
S1       16      7,465,268,849 dTLB-loads                                                    (17.98%)
S1       16            301,467 dTLB-load-misses                                              (17.33%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      3,465,619,347 iTLB-loads                                                    (16.15%)
S1       16             74,212 iTLB-load-misses                                              (10.61%)
S1       16      2,194,459,778 branch-loads                                                  (16.29%)
S1       16         74,677,910 branch-load-misses                                            (21.85%)
S2       16        158,299,727 cache-misses                                                  (21.82%)
S2       16     45,862,010,190 cycles                    #    0.000 GHz                      (22.09%)
S2       16      8,841,362,945 instructions              #    0.00  insns per cycle          (27.85%)
S2       16             82,436 cs                                                            (100.00%)
S2       16              8,532 migrations                                                    (100.00%)
S2       16             12,303 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    359,720,653,494 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.88%)
S2       16     14,340,422,938 idle-cycles-backend       #    0.00% backend  cycles idle     (17.19%)
S2       16      4,845,498,183 L1-dcache-loads                                               (22.51%)
S2       16        247,591,628 L1-dcache-load-misses                                         (27.80%)
S2       16        262,578,739 L1-dcache-stores                                              (27.75%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (27.73%)
S2       16        156,466,049 L1-icache-load-misses                                         (27.38%)
S2       16        352,518,594 LLC-loads                                                     (11.24%)
S2       16        179,359,258 LLC-stores                                                    (11.33%)
S2       16    <not supported> LLC-prefetches          
S2       16      4,719,226,382 dTLB-loads                                                    (16.94%)
S2       16            895,098 dTLB-load-misses                                              (16.78%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      2,330,095,548 iTLB-loads                                                    (16.76%)
S2       16             80,104 iTLB-load-misses                                              (10.79%)
S2       16      1,635,558,912 branch-loads                                                  (16.42%)
S2       16         18,704,856 branch-load-misses                                            (21.80%)
S3       16         58,789,928 cache-misses                                                  (22.76%)
S3       16     37,065,740,453 cycles                    #    0.000 GHz                      (21.02%)
S3       16      4,945,483,954 instructions              #    0.00  insns per cycle          (27.71%)
S3       16             55,710 cs                                                            (100.00%)
S3       16              1,539 migrations                                                    (100.00%)
S3       16             18,283 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    310,608,777,293 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.23%)
S3       16     10,924,428,885 idle-cycles-backend       #    0.00% backend  cycles idle     (17.18%)
S3       16      2,718,714,770 L1-dcache-loads                                               (23.19%)
S3       16        167,434,617 L1-dcache-load-misses                                         (27.17%)
S3       16        169,528,197 L1-dcache-stores                                              (28.56%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (26.46%)
S3       16         62,301,182 L1-icache-load-misses                                         (25.69%)
S3       16        247,772,026 LLC-loads                                                     (12.04%)
S3       16        187,580,915 LLC-stores                                                    (12.82%)
S3       16    <not supported> LLC-prefetches          
S3       16      3,514,797,711 dTLB-loads                                                    (17.64%)
S3       16            364,819 dTLB-load-misses                                              (17.25%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      1,248,195,571 iTLB-loads                                                    (16.53%)
S3       16            286,110 iTLB-load-misses                                              (11.03%)
S3       16        829,625,095 branch-loads                                                  (16.71%)
S3       16          8,265,023 branch-load-misses                                            (22.14%)

     321.370633194 seconds time elapsed

#################################################################
# Test multi-threading - 16 threads - T3
#################################################################
2593053.SNAP-Interleave.catwoman.t16
Welcome to SNAP version 1.0beta.23.

Loading index from directory... 186s.  3137208264 bases, seed size 20
Aligning.
Total Reads    Aligned, MAPQ >= 10    Aligned, MAPQ < 10     Unaligned              Too Short/Too Many Ns     Reads/s   Time in Aligner (s)
21,535,062     17,333,608 (80.49%)    2,875,797 (13.35%)     576,575 (2.68%)        749,082 (3.48%)           299,368   72

 Performance counter stats for 'numactl --interleave=0,1 --physcpubind=0-15 ./snap-aligner single /tmp/data/indexes/HG_index_snap /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -t 16 -o /scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave/2593053.SNAP-Interleave.catwoman.t16.sam':

S0       16      5,757,584,775 cache-misses                                                  (21.50%)
S0       16  2,922,807,169,518 cycles                    #    0.000 GHz                      (22.17%)
S0       16  2,246,442,374,963 instructions              #   47.42  insns per cycle        
                                             #    0.01  stalled cycles per insn  (27.66%)
S0       16            385,951 cs                                                            (100.00%)
S0       16                751 migrations                                                    (100.00%)
S0       16          1,423,944 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    992,407,368,340 idle-cycles-frontend      #  2094.88% frontend cycles idle     (18.29%)
S0       16    353,768,590,109 idle-cycles-backend       #  746.77% backend  cycles idle     (16.97%)
S0       16  1,021,452,063,464 L1-dcache-loads                                               (22.66%)
S0       16     15,409,290,204 L1-dcache-load-misses     #   95.34% of all L1-dcache hits    (27.99%)
S0       16     21,032,504,800 L1-dcache-stores                                              (27.94%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.78%)
S0       16      5,969,753,947 L1-icache-load-misses                                         (26.79%)
S0       16     27,053,872,941 LLC-loads                                                     (11.25%)
S0       16      9,999,025,501 LLC-stores                                                    (11.37%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,034,835,535,520 dTLB-loads                                                    (16.79%)
S0       16        564,818,397 dTLB-load-misses          #    3.44% of all dTLB cache hits   (16.67%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    852,348,958,446 iTLB-loads                                                    (16.35%)
S0       16          1,276,654 iTLB-load-misses          #    0.01% of all iTLB cache hits   (10.86%)
S0       16    337,380,419,226 branch-loads                                                  (16.31%)
S0       16     25,558,181,558 branch-load-misses                                            (21.85%)
S1       16        248,454,666 cache-misses                                                  (22.29%)
S1       16     39,210,365,924 cycles                    #    0.000 GHz                      (22.04%)
S1       16     11,490,856,636 instructions              #    0.00  insns per cycle          (27.73%)
S1       16             32,397 cs                                                            (100.00%)
S1       16                288 migrations                                                    (100.00%)
S1       16             10,098 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    264,500,497,380 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.04%)
S1       16     12,915,777,311 idle-cycles-backend       #    0.00% backend  cycles idle     (16.42%)
S1       16      6,085,182,876 L1-dcache-loads                                               (22.50%)
S1       16        307,722,187 L1-dcache-load-misses                                         (27.10%)
S1       16        306,665,227 L1-dcache-stores                                              (28.45%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (26.77%)
S1       16        192,946,178 L1-icache-load-misses                                         (27.50%)
S1       16        603,009,799 LLC-loads                                                     (12.23%)
S1       16        139,266,809 LLC-stores                                                    (10.85%)
S1       16    <not supported> LLC-prefetches          
S1       16      9,915,666,182 dTLB-loads                                                    (16.45%)
S1       16            405,884 dTLB-load-misses                                              (17.00%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      4,842,193,796 iTLB-loads                                                    (16.52%)
S1       16             36,563 iTLB-load-misses                                              (11.06%)
S1       16      2,386,694,912 branch-loads                                                  (16.83%)
S1       16         86,370,244 branch-load-misses                                            (22.66%)
S2       16        164,057,876 cache-misses                                                  (22.20%)
S2       16     40,161,922,824 cycles                    #    0.000 GHz                      (22.21%)
S2       16      8,976,592,038 instructions              #    0.00  insns per cycle          (27.92%)
S2       16             88,846 cs                                                            (100.00%)
S2       16              8,561 migrations                                                    (100.00%)
S2       16              8,878 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    256,447,129,858 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.95%)
S2       16     13,003,041,776 idle-cycles-backend       #    0.00% backend  cycles idle     (15.58%)
S2       16      4,539,217,153 L1-dcache-loads                                               (21.67%)
S2       16        232,939,973 L1-dcache-load-misses                                         (26.80%)
S2       16        245,484,835 L1-dcache-stores                                              (27.48%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (26.10%)
S2       16        149,354,603 L1-icache-load-misses                                         (27.19%)
S2       16        370,537,000 LLC-loads                                                     (11.87%)
S2       16        171,342,012 LLC-stores                                                    (11.56%)
S2       16    <not supported> LLC-prefetches          
S2       16      4,495,264,581 dTLB-loads                                                    (17.29%)
S2       16            109,144 dTLB-load-misses                                              (17.19%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      2,333,975,879 iTLB-loads                                                    (16.72%)
S2       16             69,848 iTLB-load-misses                                              (10.79%)
S2       16      1,469,763,735 branch-loads                                                  (16.64%)
S2       16         17,470,274 branch-load-misses                                            (22.46%)
S3       16         48,120,207 cache-misses                                                  (22.27%)
S3       16     29,695,978,296 cycles                    #    0.000 GHz                      (22.39%)
S3       16      4,825,018,399 instructions              #    0.00  insns per cycle          (28.33%)
S3       16             49,061 cs                                                            (100.00%)
S3       16              1,259 migrations                                                    (100.00%)
S3       16             16,234 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    208,594,811,986 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.56%)
S3       16     11,162,008,320 idle-cycles-backend       #    0.00% backend  cycles idle     (17.39%)
S3       16      2,320,737,694 L1-dcache-loads                                               (22.66%)
S3       16        141,888,855 L1-dcache-load-misses                                         (28.08%)
S3       16        150,058,949 L1-dcache-stores                                              (27.90%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.44%)
S3       16         49,495,489 L1-icache-load-misses                                         (27.50%)
S3       16        176,797,285 LLC-loads                                                     (11.53%)
S3       16        135,558,991 LLC-stores                                                    (11.33%)
S3       16    <not supported> LLC-prefetches          
S3       16      2,400,810,082 dTLB-loads                                                    (16.81%)
S3       16            320,541 dTLB-load-misses                                              (16.13%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      1,243,129,695 iTLB-loads                                                    (15.72%)
S3       16            403,327 iTLB-load-misses                                              (10.74%)
S3       16        796,071,331 branch-loads                                                  (16.04%)
S3       16          8,231,544 branch-load-misses                                            (21.29%)

     258.714782534 seconds time elapsed

#################################################################
# Test multi-threading - 32 threads - T4 
#################################################################
2593053.SNAP-Interleave.catwoman.t32
Welcome to SNAP version 1.0beta.23.

Loading index from directory... 269s.  3137208264 bases, seed size 20
Aligning.
Total Reads    Aligned, MAPQ >= 10    Aligned, MAPQ < 10     Unaligned              Too Short/Too Many Ns     Reads/s   Time in Aligner (s)
21,535,062     17,333,608 (80.49%)    2,875,797 (13.35%)     576,575 (2.68%)        749,082 (3.48%)           405,648   53

 Performance counter stats for 'numactl --interleave=0-3 --physcpubind=0-31 ./snap-aligner single /tmp/data/indexes/HG_index_snap /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -t 32 -o /scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave/2593053.SNAP-Interleave.catwoman.t32.sam':

S0       16      3,279,511,297 cache-misses                                                  (21.78%)
S0       16  1,830,506,381,348 cycles                    #    0.000 GHz                      (21.76%)
S0       16  1,293,378,517,509 instructions              #   24.74  insns per cycle        
                                             #    0.03  stalled cycles per insn  (27.46%)
S0       16            347,336 cs                                                            (100.00%)
S0       16              1,449 migrations                                                    (100.00%)
S0       16            736,443 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  1,243,272,786,580 idle-cycles-frontend      #  2378.36% frontend cycles idle     (17.07%)
S0       16    450,688,775,685 idle-cycles-backend       #  862.16% backend  cycles idle     (17.25%)
S0       16    583,628,414,760 L1-dcache-loads                                               (22.72%)
S0       16      9,893,674,962 L1-dcache-load-misses     #   57.41% of all L1-dcache hits    (28.16%)
S0       16     12,463,109,952 L1-dcache-stores                                              (27.94%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.72%)
S0       16      3,256,767,715 L1-icache-load-misses                                         (27.89%)
S0       16     15,431,240,469 LLC-loads                                                     (11.48%)
S0       16      4,934,069,969 LLC-stores                                                    (11.06%)
S0       16    <not supported> LLC-prefetches          
S0       16    598,834,814,060 dTLB-loads                                                    (16.56%)
S0       16        285,908,446 dTLB-load-misses          #    1.65% of all dTLB cache hits   (16.44%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    468,164,925,531 iTLB-loads                                                    (16.58%)
S0       16          1,085,341 iTLB-load-misses          #    0.01% of all iTLB cache hits   (10.98%)
S0       16    190,886,195,594 branch-loads                                                  (16.32%)
S0       16     13,021,353,123 branch-load-misses                                            (21.77%)
S1       16      3,352,560,782 cache-misses                                                  (21.80%)
S1       16  1,418,991,101,389 cycles                    #    0.000 GHz                      (22.78%)
S1       16  1,032,646,661,599 instructions              #    0.00  insns per cycle          (28.58%)
S1       16            112,058 cs                                                            (100.00%)
S1       16                563 migrations                                                    (100.00%)
S1       16            714,865 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    621,971,470,485 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.72%)
S1       16    213,340,335,721 idle-cycles-backend       #    0.00% backend  cycles idle     (16.90%)
S1       16    507,864,075,779 L1-dcache-loads                                               (22.12%)
S1       16      7,341,842,745 L1-dcache-load-misses                                         (27.93%)
S1       16      8,527,047,383 L1-dcache-stores                                              (27.73%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.89%)
S1       16      3,354,941,274 L1-icache-load-misses                                         (27.91%)
S1       16     11,769,232,540 LLC-loads                                                     (11.19%)
S1       16      3,127,336,561 LLC-stores                                                    (11.29%)
S1       16    <not supported> LLC-prefetches          
S1       16    496,974,284,145 dTLB-loads                                                    (16.78%)
S1       16        295,159,589 dTLB-load-misses                                              (16.13%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    442,922,963,070 iTLB-loads                                                    (15.81%)
S1       16          1,213,672 iTLB-load-misses                                              (10.58%)
S1       16    160,173,228,935 branch-loads                                                  (16.13%)
S1       16     12,701,325,596 branch-load-misses                                            (21.77%)
S2       16        192,719,183 cache-misses                                                  (21.89%)
S2       16     50,891,047,704 cycles                    #    0.000 GHz                      (19.47%)
S2       16     13,893,535,403 instructions              #    0.00  insns per cycle          (27.99%)
S2       16            105,549 cs                                                            (100.00%)
S2       16             10,994 migrations                                                    (100.00%)
S2       16             15,109 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    292,978,925,257 idle-cycles-frontend      #    0.00% frontend cycles idle     (20.13%)
S2       16     19,953,897,799 idle-cycles-backend       #    0.00% backend  cycles idle     (16.51%)
S2       16      7,581,115,001 L1-dcache-loads                                               (23.66%)
S2       16        336,235,077 L1-dcache-load-misses                                         (26.57%)
S2       16        367,171,822 L1-dcache-stores                                              (27.72%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (23.95%)
S2       16        200,435,460 L1-icache-load-misses                                         (25.46%)
S2       16        525,928,141 LLC-loads                                                     (15.69%)
S2       16        210,115,461 LLC-stores                                                    (12.58%)
S2       16    <not supported> LLC-prefetches          
S2       16      7,284,165,149 dTLB-loads                                                    (19.21%)
S2       16          3,487,424 dTLB-load-misses                                              (17.68%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      3,765,341,653 iTLB-loads                                                    (15.64%)
S2       16             78,639 iTLB-load-misses                                              (10.99%)
S2       16      2,390,758,785 branch-loads                                                  (16.77%)
S2       16         26,751,964 branch-load-misses                                            (22.48%)
S3       16         97,613,771 cache-misses                                                  (22.02%)
S3       16     45,174,131,455 cycles                    #    0.000 GHz                      (22.53%)
S3       16      9,076,954,525 instructions              #    0.00  insns per cycle          (28.47%)
S3       16             49,905 cs                                                            (100.00%)
S3       16              1,544 migrations                                                    (100.00%)
S3       16             23,470 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    332,803,312,658 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.51%)
S3       16     13,414,753,968 idle-cycles-backend       #    0.00% backend  cycles idle     (17.39%)
S3       16      3,773,557,650 L1-dcache-loads                                               (22.80%)
S3       16        204,797,303 L1-dcache-load-misses                                         (28.09%)
S3       16        208,516,114 L1-dcache-stores                                              (27.59%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.09%)
S3       16         93,498,891 L1-icache-load-misses                                         (27.02%)
S3       16        274,979,902 LLC-loads                                                     (11.29%)
S3       16        127,421,052 LLC-stores                                                    (11.11%)
S3       16    <not supported> LLC-prefetches          
S3       16      3,499,026,859 dTLB-loads                                                    (16.70%)
S3       16            596,359 dTLB-load-misses                                              (16.61%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      1,935,506,244 iTLB-loads                                                    (16.59%)
S3       16            368,294 iTLB-load-misses                                              (10.84%)
S3       16      1,189,054,314 branch-loads                                                  (16.14%)
S3       16         24,222,364 branch-load-misses                                            (21.70%)

     322.352994883 seconds time elapsed

#################################################################
# Test multi-threading - 48 threads - T5
#################################################################
2593053.SNAP-Interleave.catwoman.t48
Welcome to SNAP version 1.0beta.23.

Loading index from directory... 70s.  3137208264 bases, seed size 20
Aligning.
Total Reads    Aligned, MAPQ >= 10    Aligned, MAPQ < 10     Unaligned              Too Short/Too Many Ns     Reads/s   Time in Aligner (s)
21,535,062     17,333,608 (80.49%)    2,875,797 (13.35%)     576,575 (2.68%)        749,082 (3.48%)           448,759   48

 Performance counter stats for 'numactl --interleave=0-5 --physcpubind=0-47 ./snap-aligner single /tmp/data/indexes/HG_index_snap /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -t 48 -o /scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave/2593053.SNAP-Interleave.catwoman.t48.sam':

S0       16      2,468,833,220 cache-misses                                                  (21.86%)
S0       16  1,182,737,210,607 cycles                    #    0.000 GHz                      (22.20%)
S0       16    727,852,723,076 instructions              #   12.95  insns per cycle        
                                             #    0.03  stalled cycles per insn  (27.57%)
S0       16             82,324 cs                                                            (100.00%)
S0       16                567 migrations                                                    (100.00%)
S0       16            478,830 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    355,345,668,193 idle-cycles-frontend      #  632.24% frontend cycles idle     (16.54%)
S0       16    224,318,678,757 idle-cycles-backend       #  399.11% backend  cycles idle     (16.81%)
S0       16    339,962,436,570 L1-dcache-loads                                               (22.41%)
S0       16      4,969,469,449 L1-dcache-load-misses     #   32.25% of all L1-dcache hits    (28.31%)
S0       16      5,531,875,701 L1-dcache-stores                                              (29.21%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (29.38%)
S0       16      2,302,146,304 L1-icache-load-misses                                         (29.12%)
S0       16      8,306,838,559 LLC-loads                                                     (11.21%)
S0       16      2,175,425,331 LLC-stores                                                    (10.91%)
S0       16    <not supported> LLC-prefetches          
S0       16    366,217,934,089 dTLB-loads                                                    (15.82%)
S0       16        240,596,030 dTLB-load-misses          #    1.43% of all dTLB cache hits   (15.67%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    309,805,103,553 iTLB-loads                                                    (15.65%)
S0       16          1,487,276 iTLB-load-misses          #    0.01% of all iTLB cache hits   (10.67%)
S0       16    109,547,285,397 branch-loads                                                  (16.27%)
S0       16      8,678,257,327 branch-load-misses                                            (21.59%)
S1       16      1,434,094,190 cache-misses                                                  (21.81%)
S1       16  1,139,255,900,162 cycles                    #    0.000 GHz                      (22.38%)
S1       16    676,335,358,887 instructions              #    0.00  insns per cycle          (27.88%)
S1       16             42,554 cs                                                            (100.00%)
S1       16                182 migrations                                                    (100.00%)
S1       16            472,432 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    185,441,995,483 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.60%)
S1       16    194,712,996,355 idle-cycles-backend       #    0.00% backend  cycles idle     (17.70%)
S1       16    298,967,670,121 L1-dcache-loads                                               (23.20%)
S1       16      3,814,332,374 L1-dcache-load-misses                                         (28.89%)
S1       16      4,233,901,636 L1-dcache-stores                                              (28.84%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.76%)
S1       16      1,421,872,361 L1-icache-load-misses                                         (27.38%)
S1       16      6,213,651,590 LLC-loads                                                     (10.56%)
S1       16      1,651,245,368 LLC-stores                                                    (11.04%)
S1       16    <not supported> LLC-prefetches          
S1       16    316,754,689,525 dTLB-loads                                                    (16.78%)
S1       16        216,722,951 dTLB-load-misses                                              (16.82%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    275,280,585,342 iTLB-loads                                                    (16.50%)
S1       16          1,477,465 iTLB-load-misses                                              (10.47%)
S1       16    106,956,245,383 branch-loads                                                  (15.49%)
S1       16      8,769,553,500 branch-load-misses                                            (21.21%)
S2       16      1,847,097,878 cache-misses                                                  (19.95%)
S2       16  1,247,393,648,863 cycles                    #    0.000 GHz                      (20.94%)
S2       16    751,622,124,677 instructions              #    0.00  insns per cycle          (27.04%)
S2       16            289,898 cs                                                            (100.00%)
S2       16              4,790 migrations                                                    (100.00%)
S2       16            503,942 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    566,646,234,338 idle-cycles-frontend      #    0.00% frontend cycles idle     (20.25%)
S2       16    300,998,251,996 idle-cycles-backend       #    0.00% backend  cycles idle     (15.99%)
S2       16    343,135,393,689 L1-dcache-loads                                               (23.09%)
S2       16      5,033,781,215 L1-dcache-load-misses                                         (27.33%)
S2       16      6,961,846,081 L1-dcache-stores                                              (28.32%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.82%)
S2       16      1,672,505,432 L1-icache-load-misses                                         (27.10%)
S2       16      8,926,142,736 LLC-loads                                                     (13.62%)
S2       16      3,766,426,215 LLC-stores                                                    (13.20%)
S2       16    <not supported> LLC-prefetches          
S2       16    388,835,219,934 dTLB-loads                                                    (17.68%)
S2       16        234,025,506 dTLB-load-misses                                              (16.93%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    304,548,833,852 iTLB-loads                                                    (15.23%)
S2       16          1,437,724 iTLB-load-misses                                              (11.99%)
S2       16    104,581,955,710 branch-loads                                                  (17.74%)
S2       16      8,461,820,786 branch-load-misses                                            (22.65%)
S3       16        109,589,919 cache-misses                                                  (21.41%)
S3       16     27,711,511,701 cycles                    #    0.000 GHz                      (22.53%)
S3       16      7,346,571,654 instructions              #    0.00  insns per cycle          (28.49%)
S3       16             39,821 cs                                                            (100.00%)
S3       16              1,055 migrations                                                    (100.00%)
S3       16              7,209 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    155,016,718,331 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.96%)
S3       16     11,956,742,320 idle-cycles-backend       #    0.00% backend  cycles idle     (17.85%)
S3       16      4,020,382,573 L1-dcache-loads                                               (23.63%)
S3       16        208,424,777 L1-dcache-load-misses                                         (29.49%)
S3       16        228,144,620 L1-dcache-stores                                              (29.13%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (29.05%)
S3       16        117,622,473 L1-icache-load-misses                                         (28.77%)
S3       16        359,596,078 LLC-loads                                                     (10.72%)
S3       16        155,773,206 LLC-stores                                                    (10.70%)
S3       16    <not supported> LLC-prefetches          
S3       16      4,252,319,903 dTLB-loads                                                    (16.02%)
S3       16            370,638 dTLB-load-misses                                              (15.77%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      2,638,075,700 iTLB-loads                                                    (15.14%)
S3       16            206,965 iTLB-load-misses                                              (10.11%)
S3       16      1,519,250,428 branch-loads                                                  (15.48%)
S3       16         36,144,593 branch-load-misses                                            (20.70%)

     118.938741991 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################
2593053.SNAP-Interleave.catwoman.t64
Welcome to SNAP version 1.0beta.23.

Loading index from directory... 59s.  3137208264 bases, seed size 20
Aligning.
Total Reads    Aligned, MAPQ >= 10    Aligned, MAPQ < 10     Unaligned              Too Short/Too Many Ns     Reads/s   Time in Aligner (s)
21,535,062     17,333,608 (80.49%)    2,875,797 (13.35%)     576,575 (2.68%)        749,082 (3.48%)           511,436   42

 Performance counter stats for 'numactl --interleave=0-7 --physcpubind=0-63 ./snap-aligner single /tmp/data/indexes/HG_index_snap /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -t 64 -o /scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave/2593053.SNAP-Interleave.catwoman.t64.sam':

S0       16      2,076,419,832 cache-misses                                                  (21.90%)
S0       16  1,208,664,145,070 cycles                    #    0.000 GHz                      (22.72%)
S0       16    538,138,736,792 instructions              #    7.20  insns per cycle        
                                             #    0.03  stalled cycles per insn  (28.81%)
S0       16            128,110 cs                                                            (100.00%)
S0       16                750 migrations                                                    (100.00%)
S0       16            371,334 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    274,924,859,967 idle-cycles-frontend      #  367.68% frontend cycles idle     (18.15%)
S0       16    273,315,318,371 idle-cycles-backend       #  365.53% backend  cycles idle     (17.96%)
S0       16    256,590,695,011 L1-dcache-loads                                               (23.07%)
S0       16      4,010,390,600 L1-dcache-load-misses     #   26.68% of all L1-dcache hits    (28.73%)
S0       16      5,151,363,617 L1-dcache-stores                                              (27.95%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.22%)
S0       16      2,326,259,826 L1-icache-load-misses                                         (27.04%)
S0       16      8,838,142,300 LLC-loads                                                     (11.17%)
S0       16      2,376,036,135 LLC-stores                                                    (10.95%)
S0       16    <not supported> LLC-prefetches          
S0       16    278,906,198,460 dTLB-loads                                                    (16.23%)
S0       16        168,515,134 dTLB-load-misses          #    1.04% of all dTLB cache hits   (16.25%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    230,475,103,826 iTLB-loads                                                    (16.01%)
S0       16          2,859,023 iTLB-load-misses          #    0.02% of all iTLB cache hits   (10.66%)
S0       16     84,186,024,138 branch-loads                                                  (16.43%)
S0       16      6,774,590,075 branch-load-misses                                            (21.50%)
S1       16      1,182,294,194 cache-misses                                                  (20.47%)
S1       16  1,268,049,085,921 cycles                    #    0.000 GHz                      (20.54%)
S1       16    526,672,412,927 instructions              #    0.00  insns per cycle          (26.48%)
S1       16             46,792 cs                                                            (100.00%)
S1       16                280 migrations                                                    (100.00%)
S1       16            350,153 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    172,912,551,658 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.03%)
S1       16    272,331,466,670 idle-cycles-backend       #    0.00% backend  cycles idle     (17.33%)
S1       16    224,711,192,526 L1-dcache-loads                                               (23.22%)
S1       16      2,844,904,607 L1-dcache-load-misses                                         (29.20%)
S1       16      3,157,639,384 L1-dcache-stores                                              (29.15%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.73%)
S1       16      1,043,044,743 L1-icache-load-misses                                         (29.16%)
S1       16      4,137,234,596 LLC-loads                                                     (12.04%)
S1       16      1,210,417,530 LLC-stores                                                    (11.40%)
S1       16    <not supported> LLC-prefetches          
S1       16    232,855,140,233 dTLB-loads                                                    (16.92%)
S1       16        166,099,870 dTLB-load-misses                                              (16.21%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    210,682,496,043 iTLB-loads                                                    (16.38%)
S1       16          3,095,651 iTLB-load-misses                                              (10.73%)
S1       16     78,570,904,159 branch-loads                                                  (15.43%)
S1       16      6,692,073,485 branch-load-misses                                            (20.48%)
S2       16      1,272,509,577 cache-misses                                                  (21.88%)
S2       16  1,112,016,318,923 cycles                    #    0.000 GHz                      (19.74%)
S2       16    508,153,189,346 instructions              #    0.00  insns per cycle          (26.82%)
S2       16             98,249 cs                                                            (100.00%)
S2       16              4,608 migrations                                                    (100.00%)
S2       16            359,843 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    235,933,836,833 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.41%)
S2       16    265,273,216,428 idle-cycles-backend       #    0.00% backend  cycles idle     (17.59%)
S2       16    236,133,137,402 L1-dcache-loads                                               (23.67%)
S2       16      3,182,107,209 L1-dcache-load-misses                                         (26.93%)
S2       16      3,575,020,010 L1-dcache-stores                                              (28.09%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.21%)
S2       16      1,162,111,471 L1-icache-load-misses                                         (25.76%)
S2       16      4,830,709,025 LLC-loads                                                     (14.69%)
S2       16      1,342,488,427 LLC-stores                                                    (11.30%)
S2       16    <not supported> LLC-prefetches          
S2       16    245,876,703,453 dTLB-loads                                                    (17.37%)
S2       16        160,221,492 dTLB-load-misses                                              (16.84%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    222,399,186,892 iTLB-loads                                                    (15.80%)
S2       16          2,937,079 iTLB-load-misses                                              (10.25%)
S2       16     81,347,801,282 branch-loads                                                  (15.60%)
S2       16      6,770,487,891 branch-load-misses                                            (20.60%)
S3       16      1,316,040,328 cache-misses                                                  (22.04%)
S3       16  1,196,758,143,805 cycles                    #    0.000 GHz                      (22.80%)
S3       16    511,772,646,040 instructions              #    0.00  insns per cycle          (28.82%)
S3       16            136,669 cs                                                            (100.00%)
S3       16                407 migrations                                                    (100.00%)
S3       16            386,008 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    284,533,002,961 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.50%)
S3       16    292,211,708,761 idle-cycles-backend       #    0.00% backend  cycles idle     (17.40%)
S3       16    244,479,385,430 L1-dcache-loads                                               (23.19%)
S3       16      3,277,802,295 L1-dcache-load-misses                                         (28.99%)
S3       16      4,375,112,442 L1-dcache-stores                                              (29.56%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (29.74%)
S3       16      1,193,771,555 L1-icache-load-misses                                         (28.57%)
S3       16      6,640,694,373 LLC-loads                                                     (9.97%)
S3       16      2,572,905,387 LLC-stores                                                    (9.90%)
S3       16    <not supported> LLC-prefetches          
S3       16    283,680,179,684 dTLB-loads                                                    (15.18%)
S3       16        188,149,458 dTLB-load-misses                                              (15.71%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    234,974,410,066 iTLB-loads                                                    (15.30%)
S3       16          3,115,367 iTLB-load-misses                                              (10.08%)
S3       16     85,731,117,568 branch-loads                                                  (15.09%)
S3       16      6,896,844,882 branch-load-misses                                            (20.60%)

     101.401128188 seconds time elapsed

#################################################################
#################################################################
