name: debug_trigger_cfg0
description: Configuration for 0 triggers in CV32E40X simulations
compile_flags: >
    +define+DBG_NUM_TRIG_0
    +define+ZBA_ZBB_ZBC_ZBS
ovpsim: >
    --override cpu/trigger_num=0
    # --showoverrides
cflags: >
plusargs: >
    +enable_zba_extension=1
    +enable_zbb_extension=1
    +enable_zbc_extension=1
    +enable_zbs_extension=1
cv_sw_march: rv32im_zba1p00_zbb1p00_zbc1p00_zbs1p00_zicsr_zca_zcb_zcmp_zifencei
