// Seed: 1456971257
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  assign module_2.id_3 = 0;
endmodule
module module_1 ();
  assign id_1 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
macromodule module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  supply1 id_11;
  assign id_11 = id_1 <= id_2;
  assign id_11 = id_6 + 1;
  always id_8 = id_6;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_1,
      id_7
  );
  assign id_3  = 1'h0;
  assign id_10 = 1;
  assign id_11 = id_4[1];
endmodule
