--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Programs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 2 -n 3 -fastpaths -xml bandwidth_counter.twx bandwidth_counter.ncd -o
bandwidth_counter.twr bandwidth_counter.pcf -ucf fsm.ucf

Design file:              bandwidth_counter.ncd
Physical constraint file: bandwidth_counter.pcf
Device,package,speed:     xc6slx4,cpg196,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_ext_pin = PERIOD TIMEGRP "clk_ext_pin" 16.666 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_ext_pin = PERIOD TIMEGRP "clk_ext_pin" 16.666 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 16.666ns
  Low pulse: 8.333ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: my_dcm/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: my_dcm/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 11.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.666ns
  High pulse: 8.333ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: my_dcm/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: my_dcm/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 14.446ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: my_dcm/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: my_dcm/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_my_dcm_clkout1 = PERIOD TIMEGRP "my_dcm_clkout1" 
TS_clk_ext_pin /         0.166666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1079 paths analyzed, 618 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  87.465ns.
--------------------------------------------------------------------------------

Paths for end point counter_pipeline_ff_6 (SLICE_X2Y26.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shift_reg_sum_4_6 (FF)
  Destination:          counter_pipeline_ff_6 (FF)
  Requirement:          4.167ns
  Data Path Delay:      2.709ns (Levels of Logic = 1)
  Clock Path Skew:      -0.645ns (1.357 - 2.002)
  Source Clock:         clk_240 rising at 95.829ns
  Destination Clock:    clk_10 rising at 99.996ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: shift_reg_sum_4_6 to counter_pipeline_ff_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y33.CQ       Tcko                  0.525   shift_reg_sum_4<7>
                                                       shift_reg_sum_4_6
    SLICE_X2Y26.C2       net (fanout=3)        1.761   shift_reg_sum_4<6>
    SLICE_X2Y26.CLK      Tas                   0.423   counter_pipeline_ff<6>
                                                       Mmux_current_channel_36
                                                       Mmux_current_channel_2_f7_5
                                                       counter_pipeline_ff_6
    -------------------------------------------------  ---------------------------
    Total                                      2.709ns (0.948ns logic, 1.761ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point counter_pipeline_ff_7 (SLICE_X4Y26.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shift_reg_sum_6_7 (FF)
  Destination:          counter_pipeline_ff_7 (FF)
  Requirement:          4.167ns
  Data Path Delay:      2.689ns (Levels of Logic = 1)
  Clock Path Skew:      -0.645ns (1.349 - 1.994)
  Source Clock:         clk_240 rising at 95.829ns
  Destination Clock:    clk_10 rising at 99.996ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: shift_reg_sum_6_7 to counter_pipeline_ff_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y39.DQ       Tcko                  0.525   shift_reg_sum_6<7>
                                                       shift_reg_sum_6_7
    SLICE_X4Y26.C5       net (fanout=2)        1.741   shift_reg_sum_6<7>
    SLICE_X4Y26.CLK      Tas                   0.423   counter_pipeline_ff<7>
                                                       Mmux_current_channel_37
                                                       Mmux_current_channel_2_f7_6
                                                       counter_pipeline_ff_7
    -------------------------------------------------  ---------------------------
    Total                                      2.689ns (0.948ns logic, 1.741ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point counter_pipeline_ff_3 (SLICE_X2Y30.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shift_reg_sum_3_3 (FF)
  Destination:          counter_pipeline_ff_3 (FF)
  Requirement:          4.167ns
  Data Path Delay:      2.556ns (Levels of Logic = 1)
  Clock Path Skew:      -0.624ns (1.360 - 1.984)
  Source Clock:         clk_240 rising at 95.829ns
  Destination Clock:    clk_10 rising at 99.996ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: shift_reg_sum_3_3 to counter_pipeline_ff_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y21.DQ       Tcko                  0.525   shift_reg_sum_3<3>
                                                       shift_reg_sum_3_3
    SLICE_X2Y30.D4       net (fanout=3)        1.582   shift_reg_sum_3<3>
    SLICE_X2Y30.CLK      Tas                   0.449   counter_pipeline_ff<3>
                                                       Mmux_current_channel_43
                                                       Mmux_current_channel_2_f7_2
                                                       counter_pipeline_ff_3
    -------------------------------------------------  ---------------------------
    Total                                      2.556ns (0.974ns logic, 1.582ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_my_dcm_clkout1 = PERIOD TIMEGRP "my_dcm_clkout1" TS_clk_ext_pin /
        0.166666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10 (SLICE_X6Y50.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.697ns (Levels of Logic = 0)
  Clock Path Skew:      0.321ns (0.993 - 0.672)
  Source Clock:         clk_60 rising at 99.996ns
  Destination Clock:    clk_10 rising at 99.996ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y50.BQ       Tcko                  0.198   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<13>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10
    SLICE_X6Y50.CX       net (fanout=1)        0.458   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<10>
    SLICE_X6Y50.CLK      Tckdi       (-Th)    -0.041   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<11>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.697ns (0.239ns logic, 0.458ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6 (SLICE_X4Y53.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.695ns (Levels of Logic = 0)
  Clock Path Skew:      0.311ns (1.015 - 0.704)
  Source Clock:         clk_60 rising at 99.996ns
  Destination Clock:    clk_10 rising at 99.996ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y52.DQ       Tcko                  0.234   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6
    SLICE_X4Y53.CX       net (fanout=1)        0.420   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
    SLICE_X4Y53.CLK      Tckdi       (-Th)    -0.041   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<7>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.695ns (0.275ns logic, 0.420ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point counter_pipeline_ff_0 (SLICE_X2Y27.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               shift_reg_sum_5_0 (FF)
  Destination:          counter_pipeline_ff_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.716ns (Levels of Logic = 1)
  Clock Path Skew:      0.319ns (0.971 - 0.652)
  Source Clock:         clk_240 rising at 99.996ns
  Destination Clock:    clk_10 rising at 99.996ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: shift_reg_sum_5_0 to counter_pipeline_ff_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.AQ       Tcko                  0.234   shift_reg_sum_5<3>
                                                       shift_reg_sum_5_0
    SLICE_X2Y27.C4       net (fanout=2)        0.245   shift_reg_sum_5<0>
    SLICE_X2Y27.CLK      Tah         (-Th)    -0.237   counter_pipeline_ff<0>
                                                       Mmux_current_channel_3
                                                       Mmux_current_channel_2_f7
                                                       counter_pipeline_ff_0
    -------------------------------------------------  ---------------------------
    Total                                      0.716ns (0.471ns logic, 0.245ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_my_dcm_clkout1 = PERIOD TIMEGRP "my_dcm_clkout1" TS_clk_ext_pin /
        0.166666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 96.426ns (period - min period limit)
  Period: 99.996ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: clk_10
--------------------------------------------------------------------------------
Slack: 96.426ns (period - min period limit)
  Period: 99.996ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clk_10
--------------------------------------------------------------------------------
Slack: 96.426ns (period - min period limit)
  Period: 99.996ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: clk_10
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_my_dcm_clkout0 = PERIOD TIMEGRP "my_dcm_clkout0" 
TS_clk_ext_pin HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1264 paths analyzed, 588 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.294ns.
--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10 (SLICE_X7Y50.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10 (FF)
  Requirement:          16.666ns
  Data Path Delay:      6.211ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.745 - 0.705)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 16.666ns
  Clock Uncertainty:    0.123ns

  Clock Uncertainty:          0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.BQ       Tcko                  0.430   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<11>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10
    SLICE_X7Y50.B1       net (fanout=10)       5.408   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<10>
    SLICE_X7Y50.CLK      Tas                   0.373   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<13>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[10]_RD_PNTR[11]_XOR_108_o_xo<0>1
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10
    -------------------------------------------------  ---------------------------
    Total                                      6.211ns (0.803ns logic, 5.408ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9 (SLICE_X7Y50.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9 (FF)
  Requirement:          16.666ns
  Data Path Delay:      6.102ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.745 - 0.705)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 16.666ns
  Clock Uncertainty:    0.123ns

  Clock Uncertainty:          0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.BQ       Tcko                  0.430   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<11>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10
    SLICE_X7Y50.B1       net (fanout=10)       5.408   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<10>
    SLICE_X7Y50.CLK      Tas                   0.264   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<13>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[9]_RD_PNTR[10]_XOR_109_o_xo<0>1
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9
    -------------------------------------------------  ---------------------------
    Total                                      6.102ns (0.694ns logic, 5.408ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10 (SLICE_X7Y50.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10 (FF)
  Requirement:          16.666ns
  Data Path Delay:      6.026ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.745 - 0.705)
  Source Clock:         clk_60 rising at 0.000ns
  Destination Clock:    clk_60 rising at 16.666ns
  Clock Uncertainty:    0.123ns

  Clock Uncertainty:          0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.CQ       Tcko                  0.430   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<11>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11
    SLICE_X7Y50.B5       net (fanout=11)       5.223   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<11>
    SLICE_X7Y50.CLK      Tas                   0.373   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<13>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[10]_RD_PNTR[11]_XOR_108_o_xo<0>1
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10
    -------------------------------------------------  ---------------------------
    Total                                      6.026ns (0.803ns logic, 5.223ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_my_dcm_clkout0 = PERIOD TIMEGRP "my_dcm_clkout0" TS_clk_ext_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7 (SLICE_X5Y5.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.649ns (Levels of Logic = 0)
  Clock Path Skew:      0.315ns (1.014 - 0.699)
  Source Clock:         clk_10 rising at 0.000ns
  Destination Clock:    clk_60 rising at 0.000ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.DQ        Tcko                  0.234   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<7>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7
    SLICE_X5Y5.DX        net (fanout=1)        0.356   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<7>
    SLICE_X5Y5.CLK       Tckdi       (-Th)    -0.059   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.649ns (0.293ns logic, 0.356ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_13 (SLICE_X6Y10.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_13 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.661ns (Levels of Logic = 0)
  Clock Path Skew:      0.321ns (0.995 - 0.674)
  Source Clock:         clk_10 rising at 0.000ns
  Destination Clock:    clk_60 rising at 0.000ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_13 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y10.DQ       Tcko                  0.198   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<13>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_13
    SLICE_X6Y10.BX       net (fanout=1)        0.422   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<13>
    SLICE_X6Y10.CLK      Tckdi       (-Th)    -0.041   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<13>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      0.661ns (0.239ns logic, 0.422ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4 (SLICE_X5Y5.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.659ns (Levels of Logic = 0)
  Clock Path Skew:      0.315ns (1.014 - 0.699)
  Source Clock:         clk_10 rising at 0.000ns
  Destination Clock:    clk_60 rising at 0.000ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y8.CMUX      Tshcko                0.266   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<7>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4
    SLICE_X5Y5.AX        net (fanout=1)        0.334   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<4>
    SLICE_X5Y5.CLK       Tckdi       (-Th)    -0.059   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.659ns (0.325ns logic, 0.334ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_my_dcm_clkout0 = PERIOD TIMEGRP "my_dcm_clkout0" TS_clk_ext_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.096ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y6.CLKB
  Clock network: clk_60
--------------------------------------------------------------------------------
Slack: 13.096ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y4.CLKB
  Clock network: clk_60
--------------------------------------------------------------------------------
Slack: 13.096ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y8.CLKB
  Clock network: clk_60
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_my_dcm_clkout2 = PERIOD TIMEGRP "my_dcm_clkout2" 
TS_clk_ext_pin / 4 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1507 paths analyzed, 820 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.961ns.
--------------------------------------------------------------------------------

Paths for end point shift_reg_sum_2_3 (SLICE_X0Y23.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wr_state_FSM_FFd2 (FF)
  Destination:          shift_reg_sum_2_3 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.038ns (Levels of Logic = 0)
  Clock Path Skew:      -0.633ns (1.358 - 1.991)
  Source Clock:         clk_10 rising at 0.000ns
  Destination Clock:    clk_240 rising at 4.166ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: wr_state_FSM_FFd2 to shift_reg_sum_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.AQ       Tcko                  0.430   wr_state_FSM_FFd2_1
                                                       wr_state_FSM_FFd2
    SLICE_X0Y23.SR       net (fanout=28)       2.138   wr_state_FSM_FFd2
    SLICE_X0Y23.CLK      Tsrck                 0.470   shift_reg_sum_2<3>
                                                       shift_reg_sum_2_3
    -------------------------------------------------  ---------------------------
    Total                                      3.038ns (0.900ns logic, 2.138ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point shift_reg_sum_2_2 (SLICE_X0Y23.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wr_state_FSM_FFd2 (FF)
  Destination:          shift_reg_sum_2_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.029ns (Levels of Logic = 0)
  Clock Path Skew:      -0.633ns (1.358 - 1.991)
  Source Clock:         clk_10 rising at 0.000ns
  Destination Clock:    clk_240 rising at 4.166ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: wr_state_FSM_FFd2 to shift_reg_sum_2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.AQ       Tcko                  0.430   wr_state_FSM_FFd2_1
                                                       wr_state_FSM_FFd2
    SLICE_X0Y23.SR       net (fanout=28)       2.138   wr_state_FSM_FFd2
    SLICE_X0Y23.CLK      Tsrck                 0.461   shift_reg_sum_2<3>
                                                       shift_reg_sum_2_2
    -------------------------------------------------  ---------------------------
    Total                                      3.029ns (0.891ns logic, 2.138ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point shift_reg_sum_2_1 (SLICE_X0Y23.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wr_state_FSM_FFd2 (FF)
  Destination:          shift_reg_sum_2_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.018ns (Levels of Logic = 0)
  Clock Path Skew:      -0.633ns (1.358 - 1.991)
  Source Clock:         clk_10 rising at 0.000ns
  Destination Clock:    clk_240 rising at 4.166ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: wr_state_FSM_FFd2 to shift_reg_sum_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.AQ       Tcko                  0.430   wr_state_FSM_FFd2_1
                                                       wr_state_FSM_FFd2
    SLICE_X0Y23.SR       net (fanout=28)       2.138   wr_state_FSM_FFd2
    SLICE_X0Y23.CLK      Tsrck                 0.450   shift_reg_sum_2<3>
                                                       shift_reg_sum_2_1
    -------------------------------------------------  ---------------------------
    Total                                      3.018ns (0.880ns logic, 2.138ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_my_dcm_clkout2 = PERIOD TIMEGRP "my_dcm_clkout2" TS_clk_ext_pin / 4 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point shift_reg_sum_4_4 (SLICE_X2Y33.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wr_state_FSM_FFd2 (FF)
  Destination:          shift_reg_sum_4_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.665ns (Levels of Logic = 0)
  Clock Path Skew:      0.331ns (0.970 - 0.639)
  Source Clock:         clk_10 rising at 0.000ns
  Destination Clock:    clk_240 rising at 0.000ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: wr_state_FSM_FFd2 to shift_reg_sum_4_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.AQ       Tcko                  0.198   wr_state_FSM_FFd2_1
                                                       wr_state_FSM_FFd2
    SLICE_X2Y33.SR       net (fanout=28)       0.449   wr_state_FSM_FFd2
    SLICE_X2Y33.CLK      Tcksr       (-Th)    -0.018   shift_reg_sum_4<7>
                                                       shift_reg_sum_4_4
    -------------------------------------------------  ---------------------------
    Total                                      0.665ns (0.216ns logic, 0.449ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point shift_reg_sum_4_7 (SLICE_X2Y33.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wr_state_FSM_FFd2 (FF)
  Destination:          shift_reg_sum_4_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.674ns (Levels of Logic = 0)
  Clock Path Skew:      0.331ns (0.970 - 0.639)
  Source Clock:         clk_10 rising at 0.000ns
  Destination Clock:    clk_240 rising at 0.000ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: wr_state_FSM_FFd2 to shift_reg_sum_4_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.AQ       Tcko                  0.198   wr_state_FSM_FFd2_1
                                                       wr_state_FSM_FFd2
    SLICE_X2Y33.SR       net (fanout=28)       0.449   wr_state_FSM_FFd2
    SLICE_X2Y33.CLK      Tcksr       (-Th)    -0.027   shift_reg_sum_4<7>
                                                       shift_reg_sum_4_7
    -------------------------------------------------  ---------------------------
    Total                                      0.674ns (0.225ns logic, 0.449ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point shift_reg_sum_4_6 (SLICE_X2Y33.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wr_state_FSM_FFd2 (FF)
  Destination:          shift_reg_sum_4_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.675ns (Levels of Logic = 0)
  Clock Path Skew:      0.331ns (0.970 - 0.639)
  Source Clock:         clk_10 rising at 0.000ns
  Destination Clock:    clk_240 rising at 0.000ns
  Clock Uncertainty:    0.290ns

  Clock Uncertainty:          0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: wr_state_FSM_FFd2 to shift_reg_sum_4_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.AQ       Tcko                  0.198   wr_state_FSM_FFd2_1
                                                       wr_state_FSM_FFd2
    SLICE_X2Y33.SR       net (fanout=28)       0.449   wr_state_FSM_FFd2
    SLICE_X2Y33.CLK      Tcksr       (-Th)    -0.028   shift_reg_sum_4<7>
                                                       shift_reg_sum_4_6
    -------------------------------------------------  ---------------------------
    Total                                      0.675ns (0.226ns logic, 0.449ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_my_dcm_clkout2 = PERIOD TIMEGRP "my_dcm_clkout2" TS_clk_ext_pin / 4 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 1.500ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: my_dcm/clkout3_buf/I0
  Logical resource: my_dcm/clkout3_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: my_dcm/clkout2
--------------------------------------------------------------------------------
Slack: 2.767ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: GEN_SR[1].inst_shift_reg/blk00000001/blk00000002/sig0000000a/CLK
  Logical resource: GEN_SR[1].inst_shift_reg/blk00000001/blk00000002/blk00000009/CLK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_240
--------------------------------------------------------------------------------
Slack: 2.767ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: GEN_SR[1].inst_shift_reg/blk00000001/blk00000002/sig0000000a/CLK
  Logical resource: GEN_SR[1].inst_shift_reg/blk00000001/blk00000002/blk00000008/CLK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_240
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "TXE_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 60 paths analyzed, 60 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.961ns.
--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y14.ENB), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.039ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               TXE_L (PAD)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      9.535ns (Levels of Logic = 3)
  Clock Path Delay:     1.924ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Maximum Data Path at Slow Process Corner: TXE_L to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 1.590   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp38.IINV
                                                       ProtoComp38.IMUX
    SLICE_X7Y26.B6       net (fanout=4)        4.249   txe_state_glue_set
    SLICE_X7Y26.B        Tilo                  0.259   d_fifo_out<6>
                                                       Mmux_fifo_rd_en11
    SLICE_X6Y26.A2       net (fanout=9)        0.534   fifo_rd_en
    SLICE_X6Y26.A        Tilo                  0.254   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB16_X0Y14.ENB     net (fanout=8)        2.399   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB16_X0Y14.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.535ns (2.353ns logic, 7.182ns route)
                                                       (24.7% logic, 75.3% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.740   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -4.090   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.307   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.197   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    RAMB16_X0Y14.CLKB    net (fanout=59)       0.860   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.924ns (-2.370ns logic, 4.294ns route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y12.ENB), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.271ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               TXE_L (PAD)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      9.295ns (Levels of Logic = 3)
  Clock Path Delay:     1.916ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Maximum Data Path at Slow Process Corner: TXE_L to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 1.590   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp38.IINV
                                                       ProtoComp38.IMUX
    SLICE_X7Y26.B6       net (fanout=4)        4.249   txe_state_glue_set
    SLICE_X7Y26.B        Tilo                  0.259   d_fifo_out<6>
                                                       Mmux_fifo_rd_en11
    SLICE_X6Y26.A2       net (fanout=9)        0.534   fifo_rd_en
    SLICE_X6Y26.A        Tilo                  0.254   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB16_X0Y12.ENB     net (fanout=8)        2.159   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB16_X0Y12.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.295ns (2.353ns logic, 6.942ns route)
                                                       (25.3% logic, 74.7% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.740   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -4.090   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.307   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.197   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    RAMB16_X0Y12.CLKB    net (fanout=59)       0.852   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.916ns (-2.370ns logic, 4.286ns route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y10.ENB), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.522ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               TXE_L (PAD)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      9.047ns (Levels of Logic = 3)
  Clock Path Delay:     1.919ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Maximum Data Path at Slow Process Corner: TXE_L to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 1.590   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp38.IINV
                                                       ProtoComp38.IMUX
    SLICE_X7Y26.B6       net (fanout=4)        4.249   txe_state_glue_set
    SLICE_X7Y26.B        Tilo                  0.259   d_fifo_out<6>
                                                       Mmux_fifo_rd_en11
    SLICE_X6Y26.A2       net (fanout=9)        0.534   fifo_rd_en
    SLICE_X6Y26.A        Tilo                  0.254   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB16_X0Y10.ENB     net (fanout=8)        1.911   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB16_X0Y10.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.047ns (2.353ns logic, 6.694ns route)
                                                       (26.0% logic, 74.0% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.740   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -4.090   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.307   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.197   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    RAMB16_X0Y10.CLKB    net (fanout=59)       0.855   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.919ns (-2.370ns logic, 4.289ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "TXE_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point rd_state_FSM_FFd2 (SLICE_X7Y21.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.107ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               TXE_L (PAD)
  Destination:          rd_state_FSM_FFd2 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.898ns (Levels of Logic = 2)
  Clock Path Delay:     0.941ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Minimum Data Path at Fast Process Corner: TXE_L to rd_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 0.773   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp38.IINV
                                                       ProtoComp38.IMUX
    SLICE_X7Y21.A5       net (fanout=4)        1.970   txe_state_glue_set
    SLICE_X7Y21.CLK      Tah         (-Th)    -0.155   rd_state_FSM_FFd1
                                                       rd_state_FSM_FFd2-In1
                                                       rd_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.898ns (0.928ns logic, 1.970ns route)
                                                       (32.0% logic, 68.0% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to rd_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.303   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -2.537   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.111   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.063   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X7Y21.CLK      net (fanout=59)       0.749   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (-1.457ns logic, 2.398ns route)

--------------------------------------------------------------------------------

Paths for end point txe_state (SLICE_X9Y19.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.162ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               TXE_L (PAD)
  Destination:          txe_state (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.964ns (Levels of Logic = 1)
  Clock Path Delay:     0.952ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Minimum Data Path at Fast Process Corner: TXE_L to txe_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 0.773   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp38.IINV
                                                       ProtoComp38.IMUX
    SLICE_X9Y19.AX       net (fanout=4)        2.132   txe_state_glue_set
    SLICE_X9Y19.CLK      Tckdi       (-Th)    -0.059   txe_state
                                                       txe_state
    -------------------------------------------------  ---------------------------
    Total                                      2.964ns (0.832ns logic, 2.132ns route)
                                                       (28.1% logic, 71.9% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to txe_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.303   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -2.537   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.111   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.063   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X9Y19.CLK      net (fanout=59)       0.760   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.952ns (-1.457ns logic, 2.409ns route)

--------------------------------------------------------------------------------

Paths for end point rd_state_FSM_FFd1 (SLICE_X7Y21.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.167ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               TXE_L (PAD)
  Destination:          rd_state_FSM_FFd1 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      2.958ns (Levels of Logic = 2)
  Clock Path Delay:     0.941ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Minimum Data Path at Fast Process Corner: TXE_L to rd_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L13.I                Tiopi                 0.773   TXE_L
                                                       TXE_L
                                                       TXE_L_IBUF
                                                       ProtoComp38.IINV
                                                       ProtoComp38.IMUX
    SLICE_X7Y21.A5       net (fanout=4)        1.970   txe_state_glue_set
    SLICE_X7Y21.CLK      Tah         (-Th)    -0.215   rd_state_FSM_FFd1
                                                       rd_state_FSM_FFd1-In1
                                                       rd_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.958ns (0.988ns logic, 1.970ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to rd_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.303   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -2.537   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.111   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.063   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X7Y21.CLK      net (fanout=59)       0.749   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (-1.457ns logic, 2.398ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "RXF_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP 
"clk_ext";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.853ns.
--------------------------------------------------------------------------------

Paths for end point wr_state_FSM_FFd2 (SLICE_X5Y34.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.147ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXF_L (PAD)
  Destination:          wr_state_FSM_FFd2 (FF)
  Destination Clock:    clk_10 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      7.362ns (Levels of Logic = 2)
  Clock Path Delay:     1.907ns (Levels of Logic = 4)
  Clock Uncertainty:    0.398ns

  Clock Uncertainty:          0.398ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.229ns

  Maximum Data Path at Slow Process Corner: RXF_L to wr_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 1.557   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp37.IMUX
    SLICE_X5Y34.C4       net (fanout=3)        4.986   RXF_L_IBUF
    SLICE_X5Y34.C        Tilo                  0.259   wr_state_FSM_FFd2_1
                                                       wr_state_FSM_FFd2-In1
    SLICE_X5Y34.AX       net (fanout=1)        0.446   wr_state_FSM_FFd2-In
    SLICE_X5Y34.CLK      Tdick                 0.114   wr_state_FSM_FFd2_1
                                                       wr_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      7.362ns (1.930ns logic, 5.432ns route)
                                                       (26.2% logic, 73.8% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to wr_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.740   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT1 Tpllcko_CLK          -4.090   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.307   my_dcm/clkout1
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X5Y34.CLK      net (fanout=48)       0.843   clk_10
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (-2.370ns logic, 4.277ns route)

--------------------------------------------------------------------------------

Paths for end point wr_state_FSM_FFd2_1 (SLICE_X5Y34.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.593ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXF_L (PAD)
  Destination:          wr_state_FSM_FFd2_1 (FF)
  Destination Clock:    clk_10 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      6.916ns (Levels of Logic = 2)
  Clock Path Delay:     1.907ns (Levels of Logic = 4)
  Clock Uncertainty:    0.398ns

  Clock Uncertainty:          0.398ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.229ns

  Maximum Data Path at Slow Process Corner: RXF_L to wr_state_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 1.557   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp37.IMUX
    SLICE_X5Y34.C4       net (fanout=3)        4.986   RXF_L_IBUF
    SLICE_X5Y34.CLK      Tas                   0.373   wr_state_FSM_FFd2_1
                                                       wr_state_FSM_FFd2-In1
                                                       wr_state_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.916ns (1.930ns logic, 4.986ns route)
                                                       (27.9% logic, 72.1% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to wr_state_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.740   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT1 Tpllcko_CLK          -4.090   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.307   my_dcm/clkout1
    BUFGMUX_X2Y2.O       Tgi0o                 0.197   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X5Y34.CLK      net (fanout=48)       0.843   clk_10
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (-2.370ns logic, 4.277ns route)

--------------------------------------------------------------------------------

Paths for end point rxf_local (SLICE_X6Y29.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.817ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXF_L (PAD)
  Destination:          rxf_local (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      6.717ns (Levels of Logic = 1)
  Clock Path Delay:     1.884ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Maximum Data Path at Slow Process Corner: RXF_L to rxf_local
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 1.557   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp37.IMUX
    SLICE_X6Y29.AX       net (fanout=3)        5.075   RXF_L_IBUF
    SLICE_X6Y29.CLK      Tdick                 0.085   rxf_local
                                                       rxf_local
    -------------------------------------------------  ---------------------------
    Total                                      6.717ns (1.642ns logic, 5.075ns route)
                                                       (24.4% logic, 75.6% route)

  Minimum Clock Path at Slow Process Corner: clk_ext to rxf_local
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.344   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.387   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.179   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.740   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -4.090   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.307   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.197   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X6Y29.CLK      net (fanout=59)       0.820   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.884ns (-2.370ns logic, 4.254ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "RXF_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point rd_state_FSM_FFd2 (SLICE_X7Y21.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.680ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXF_L (PAD)
  Destination:          rd_state_FSM_FFd2 (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      3.471ns (Levels of Logic = 2)
  Clock Path Delay:     0.941ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Minimum Data Path at Fast Process Corner: RXF_L to rd_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 0.763   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp37.IMUX
    SLICE_X7Y21.A3       net (fanout=3)        2.553   RXF_L_IBUF
    SLICE_X7Y21.CLK      Tah         (-Th)    -0.155   rd_state_FSM_FFd1
                                                       rd_state_FSM_FFd2-In1
                                                       rd_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.471ns (0.918ns logic, 2.553ns route)
                                                       (26.4% logic, 73.6% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to rd_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.303   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -2.537   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.111   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.063   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X7Y21.CLK      net (fanout=59)       0.749   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (-1.457ns logic, 2.398ns route)

--------------------------------------------------------------------------------

Paths for end point wr_state_FSM_FFd2_1 (SLICE_X5Y34.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.686ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXF_L (PAD)
  Destination:          wr_state_FSM_FFd2_1 (FF)
  Destination Clock:    clk_10 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      3.561ns (Levels of Logic = 2)
  Clock Path Delay:     0.977ns (Levels of Logic = 4)
  Clock Uncertainty:    0.398ns

  Clock Uncertainty:          0.398ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.333ns
    Phase Error (PE):           0.229ns

  Minimum Data Path at Fast Process Corner: RXF_L to wr_state_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 0.763   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp37.IMUX
    SLICE_X5Y34.C4       net (fanout=3)        2.583   RXF_L_IBUF
    SLICE_X5Y34.CLK      Tah         (-Th)    -0.215   wr_state_FSM_FFd2_1
                                                       wr_state_FSM_FFd2-In1
                                                       wr_state_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      3.561ns (0.978ns logic, 2.583ns route)
                                                       (27.5% logic, 72.5% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to wr_state_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.303   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT1 Tpllcko_CLK          -2.537   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.111   my_dcm/clkout1
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   my_dcm/clkout2_buf
                                                       my_dcm/clkout2_buf
    SLICE_X5Y34.CLK      net (fanout=48)       0.785   clk_10
    -------------------------------------------------  ---------------------------
    Total                                      0.977ns (-1.457ns logic, 2.434ns route)

--------------------------------------------------------------------------------

Paths for end point rxf_local (SLICE_X6Y29.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.762ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXF_L (PAD)
  Destination:          rxf_local (FF)
  Destination Clock:    clk_60 rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      3.566ns (Levels of Logic = 1)
  Clock Path Delay:     0.954ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Minimum Data Path at Fast Process Corner: RXF_L to rxf_local
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L14.I                Tiopi                 0.763   RXF_L
                                                       RXF_L
                                                       RXF_L_IBUF
                                                       ProtoComp37.IMUX
    SLICE_X6Y29.AX       net (fanout=3)        2.762   RXF_L_IBUF
    SLICE_X6Y29.CLK      Tckdi       (-Th)    -0.041   rxf_local
                                                       rxf_local
    -------------------------------------------------  ---------------------------
    Total                                      3.566ns (0.804ns logic, 2.762ns route)
                                                       (22.5% logic, 77.5% route)

  Maximum Clock Path at Fast Process Corner: clk_ext to rxf_local
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.887   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.235   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.303   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -2.537   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.111   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.063   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X6Y29.CLK      net (fanout=59)       0.762   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.954ns (-1.457ns logic, 2.411ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<7>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.213ns.
--------------------------------------------------------------------------------

Paths for end point Data<7> (H13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.453ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_7 (FF)
  Destination:          Data<7> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      4.854ns (Levels of Logic = 1)
  Clock Path Delay:     2.009ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.849   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -5.338   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.355   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y27.CLK      net (fanout=59)       1.408   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.009ns (-3.382ns logic, 5.391ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_7 to Data<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.DQ       Tcko                  0.525   D_pipe_ff<7>
                                                       D_pipe_ff_7
    H13.O                net (fanout=1)        2.347   D_pipe_ff<7>
    H13.PAD              Tioop                 1.982   Data<7>
                                                       Data_7_OBUF
                                                       Data<7>
    -------------------------------------------------  ---------------------------
    Total                                      4.854ns (2.507ns logic, 2.347ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<7>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<7> (H13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.518ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_7 (FF)
  Destination:          Data<7> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      1.983ns (Levels of Logic = 1)
  Clock Path Delay:     0.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.270   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -2.063   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.096   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y27.CLK      net (fanout=59)       0.465   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.885ns (-1.119ns logic, 2.004ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_7 to Data<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.DQ       Tcko                  0.234   D_pipe_ff<7>
                                                       D_pipe_ff_7
    H13.O                net (fanout=1)        1.050   D_pipe_ff<7>
    H13.PAD              Tioop                 0.699   Data<7>
                                                       Data_7_OBUF
                                                       Data<7>
    -------------------------------------------------  ---------------------------
    Total                                      1.983ns (0.933ns logic, 1.050ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<6>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.442ns.
--------------------------------------------------------------------------------

Paths for end point Data<6> (F14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.224ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_6 (FF)
  Destination:          Data<6> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.083ns (Levels of Logic = 1)
  Clock Path Delay:     2.009ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.849   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -5.338   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.355   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y27.CLK      net (fanout=59)       1.408   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.009ns (-3.382ns logic, 5.391ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_6 to Data<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.CQ       Tcko                  0.525   D_pipe_ff<7>
                                                       D_pipe_ff_6
    F14.O                net (fanout=1)        2.576   D_pipe_ff<6>
    F14.PAD              Tioop                 1.982   Data<6>
                                                       Data_6_OBUF
                                                       Data<6>
    -------------------------------------------------  ---------------------------
    Total                                      5.083ns (2.507ns logic, 2.576ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<6>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<6> (F14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.668ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_6 (FF)
  Destination:          Data<6> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.133ns (Levels of Logic = 1)
  Clock Path Delay:     0.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.270   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -2.063   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.096   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y27.CLK      net (fanout=59)       0.465   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.885ns (-1.119ns logic, 2.004ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_6 to Data<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.CQ       Tcko                  0.234   D_pipe_ff<7>
                                                       D_pipe_ff_6
    F14.O                net (fanout=1)        1.200   D_pipe_ff<6>
    F14.PAD              Tioop                 0.699   Data<6>
                                                       Data_6_OBUF
                                                       Data<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.133ns (0.933ns logic, 1.200ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<5>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.585ns.
--------------------------------------------------------------------------------

Paths for end point Data<5> (F13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.081ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_5 (FF)
  Destination:          Data<5> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.226ns (Levels of Logic = 1)
  Clock Path Delay:     2.009ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.849   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -5.338   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.355   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y27.CLK      net (fanout=59)       1.408   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.009ns (-3.382ns logic, 5.391ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_5 to Data<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.BQ       Tcko                  0.525   D_pipe_ff<7>
                                                       D_pipe_ff_5
    F13.O                net (fanout=1)        2.719   D_pipe_ff<5>
    F13.PAD              Tioop                 1.982   Data<5>
                                                       Data_5_OBUF
                                                       Data<5>
    -------------------------------------------------  ---------------------------
    Total                                      5.226ns (2.507ns logic, 2.719ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<5>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<5> (F13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.735ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_5 (FF)
  Destination:          Data<5> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.200ns (Levels of Logic = 1)
  Clock Path Delay:     0.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.270   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -2.063   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.096   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y27.CLK      net (fanout=59)       0.465   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.885ns (-1.119ns logic, 2.004ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_5 to Data<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.BQ       Tcko                  0.234   D_pipe_ff<7>
                                                       D_pipe_ff_5
    F13.O                net (fanout=1)        1.267   D_pipe_ff<5>
    F13.PAD              Tioop                 0.699   Data<5>
                                                       Data_5_OBUF
                                                       Data<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.200ns (0.933ns logic, 1.267ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<4>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.495ns.
--------------------------------------------------------------------------------

Paths for end point Data<4> (G14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.171ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_4 (FF)
  Destination:          Data<4> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.136ns (Levels of Logic = 1)
  Clock Path Delay:     2.009ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.849   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -5.338   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.355   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y27.CLK      net (fanout=59)       1.408   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.009ns (-3.382ns logic, 5.391ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_4 to Data<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.AQ       Tcko                  0.525   D_pipe_ff<7>
                                                       D_pipe_ff_4
    G14.O                net (fanout=1)        2.629   D_pipe_ff<4>
    G14.PAD              Tioop                 1.982   Data<4>
                                                       Data_4_OBUF
                                                       Data<4>
    -------------------------------------------------  ---------------------------
    Total                                      5.136ns (2.507ns logic, 2.629ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<4>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<4> (G14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.677ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_4 (FF)
  Destination:          Data<4> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.142ns (Levels of Logic = 1)
  Clock Path Delay:     0.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.270   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -2.063   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.096   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y27.CLK      net (fanout=59)       0.465   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.885ns (-1.119ns logic, 2.004ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_4 to Data<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.AQ       Tcko                  0.234   D_pipe_ff<7>
                                                       D_pipe_ff_4
    G14.O                net (fanout=1)        1.209   D_pipe_ff<4>
    G14.PAD              Tioop                 0.699   Data<4>
                                                       Data_4_OBUF
                                                       Data<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.142ns (0.933ns logic, 1.209ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<3>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.418ns.
--------------------------------------------------------------------------------

Paths for end point Data<3> (G13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.248ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_3 (FF)
  Destination:          Data<3> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.057ns (Levels of Logic = 1)
  Clock Path Delay:     2.011ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.849   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -5.338   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.355   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y28.CLK      net (fanout=59)       1.410   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.011ns (-3.382ns logic, 5.393ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_3 to Data<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.DQ       Tcko                  0.525   D_pipe_ff<3>
                                                       D_pipe_ff_3
    G13.O                net (fanout=1)        2.550   D_pipe_ff<3>
    G13.PAD              Tioop                 1.982   Data<3>
                                                       Data_3_OBUF
                                                       Data<3>
    -------------------------------------------------  ---------------------------
    Total                                      5.057ns (2.507ns logic, 2.550ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<3>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<3> (G13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.654ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_3 (FF)
  Destination:          Data<3> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.117ns (Levels of Logic = 1)
  Clock Path Delay:     0.887ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.270   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -2.063   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.096   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y28.CLK      net (fanout=59)       0.467   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.887ns (-1.119ns logic, 2.006ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_3 to Data<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.DQ       Tcko                  0.234   D_pipe_ff<3>
                                                       D_pipe_ff_3
    G13.O                net (fanout=1)        1.184   D_pipe_ff<3>
    G13.PAD              Tioop                 0.699   Data<3>
                                                       Data_3_OBUF
                                                       Data<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.117ns (0.933ns logic, 1.184ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<2>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.608ns.
--------------------------------------------------------------------------------

Paths for end point Data<2> (E14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.058ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_2 (FF)
  Destination:          Data<2> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.247ns (Levels of Logic = 1)
  Clock Path Delay:     2.011ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.849   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -5.338   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.355   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y28.CLK      net (fanout=59)       1.410   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.011ns (-3.382ns logic, 5.393ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_2 to Data<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.CQ       Tcko                  0.525   D_pipe_ff<3>
                                                       D_pipe_ff_2
    E14.O                net (fanout=1)        3.740   D_pipe_ff<2>
    E14.PAD              Tioop                 1.982   Data<2>
                                                       Data_2_OBUF
                                                       Data<2>
    -------------------------------------------------  ---------------------------
    Total                                      6.247ns (2.507ns logic, 3.740ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<2>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<2> (E14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.304ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_2 (FF)
  Destination:          Data<2> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.767ns (Levels of Logic = 1)
  Clock Path Delay:     0.887ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.270   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -2.063   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.096   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y28.CLK      net (fanout=59)       0.467   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.887ns (-1.119ns logic, 2.006ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_2 to Data<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.CQ       Tcko                  0.234   D_pipe_ff<3>
                                                       D_pipe_ff_2
    E14.O                net (fanout=1)        1.834   D_pipe_ff<2>
    E14.PAD              Tioop                 0.699   Data<2>
                                                       Data_2_OBUF
                                                       Data<2>
    -------------------------------------------------  ---------------------------
    Total                                      2.767ns (0.933ns logic, 1.834ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<1>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.662ns.
--------------------------------------------------------------------------------

Paths for end point Data<1> (E13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.004ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_1 (FF)
  Destination:          Data<1> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.301ns (Levels of Logic = 1)
  Clock Path Delay:     2.011ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.849   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -5.338   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.355   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y28.CLK      net (fanout=59)       1.410   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.011ns (-3.382ns logic, 5.393ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_1 to Data<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.525   D_pipe_ff<3>
                                                       D_pipe_ff_1
    E13.O                net (fanout=1)        3.794   D_pipe_ff<1>
    E13.PAD              Tioop                 1.982   Data<1>
                                                       Data_1_OBUF
                                                       Data<1>
    -------------------------------------------------  ---------------------------
    Total                                      6.301ns (2.507ns logic, 3.794ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<1>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<1> (E13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.344ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_1 (FF)
  Destination:          Data<1> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.807ns (Levels of Logic = 1)
  Clock Path Delay:     0.887ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.270   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -2.063   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.096   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y28.CLK      net (fanout=59)       0.467   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.887ns (-1.119ns logic, 2.006ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_1 to Data<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.234   D_pipe_ff<3>
                                                       D_pipe_ff_1
    E13.O                net (fanout=1)        1.874   D_pipe_ff<1>
    E13.PAD              Tioop                 0.699   Data<1>
                                                       Data_1_OBUF
                                                       Data<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.807ns (0.933ns logic, 1.874ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "Data<0>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.618ns.
--------------------------------------------------------------------------------

Paths for end point Data<0> (D14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.048ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               D_pipe_ff_0 (FF)
  Destination:          Data<0> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.257ns (Levels of Logic = 1)
  Clock Path Delay:     2.011ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Maximum Clock Path at Slow Process Corner: clk_ext to D_pipe_ff_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.849   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -5.338   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.355   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y28.CLK      net (fanout=59)       1.410   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.011ns (-3.382ns logic, 5.393ns route)

  Maximum Data Path at Slow Process Corner: D_pipe_ff_0 to Data<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.525   D_pipe_ff<3>
                                                       D_pipe_ff_0
    D14.O                net (fanout=1)        3.750   D_pipe_ff<0>
    D14.PAD              Tioop                 1.982   Data<0>
                                                       Data_0_OBUF
                                                       Data<0>
    -------------------------------------------------  ---------------------------
    Total                                      6.257ns (2.507ns logic, 3.750ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "Data<0>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point Data<0> (D14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.314ns (clock arrival + clock path + data path - uncertainty)
  Source:               D_pipe_ff_0 (FF)
  Destination:          Data<0> (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.777ns (Levels of Logic = 1)
  Clock Path Delay:     0.887ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Minimum Clock Path at Fast Process Corner: clk_ext to D_pipe_ff_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.270   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -2.063   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.096   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y28.CLK      net (fanout=59)       0.467   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.887ns (-1.119ns logic, 2.006ns route)

  Minimum Data Path at Fast Process Corner: D_pipe_ff_0 to Data<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.234   D_pipe_ff<3>
                                                       D_pipe_ff_0
    D14.O                net (fanout=1)        1.844   D_pipe_ff<0>
    D14.PAD              Tioop                 0.699   Data<0>
                                                       Data_0_OBUF
                                                       Data<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.777ns (0.933ns logic, 1.844ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "WR_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.599ns.
--------------------------------------------------------------------------------

Paths for end point WR_L (K13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.067ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               rd_state_FSM_FFd1 (FF)
  Destination:          WR_L (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      6.257ns (Levels of Logic = 2)
  Clock Path Delay:     1.992ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Maximum Clock Path at Slow Process Corner: clk_ext to rd_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.849   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -5.338   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.355   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X7Y21.CLK      net (fanout=59)       1.391   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      1.992ns (-3.382ns logic, 5.374ns route)

  Maximum Data Path at Slow Process Corner: rd_state_FSM_FFd1 to WR_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y21.AQ       Tcko                  0.430   rd_state_FSM_FFd1
                                                       rd_state_FSM_FFd1
    SLICE_X8Y19.A4       net (fanout=3)        1.247   rd_state_FSM_FFd1
    SLICE_X8Y19.A        Tilo                  0.254   WR_L_OBUF
                                                       Mmux_WR_L11
    K13.O                net (fanout=1)        2.344   WR_L_OBUF
    K13.PAD              Tioop                 1.982   WR_L
                                                       WR_L_OBUF
                                                       WR_L
    -------------------------------------------------  ---------------------------
    Total                                      6.257ns (2.666ns logic, 3.591ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "WR_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point WR_L (K13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.318ns (clock arrival + clock path + data path - uncertainty)
  Source:               rd_state_FSM_FFd1 (FF)
  Destination:          WR_L (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.800ns (Levels of Logic = 2)
  Clock Path Delay:     0.868ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Minimum Clock Path at Fast Process Corner: clk_ext to rd_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.270   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -2.063   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.096   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X7Y21.CLK      net (fanout=59)       0.448   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.868ns (-1.119ns logic, 1.987ns route)

  Minimum Data Path at Fast Process Corner: rd_state_FSM_FFd1 to WR_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y21.AQ       Tcko                  0.198   rd_state_FSM_FFd1
                                                       rd_state_FSM_FFd1
    SLICE_X8Y19.A4       net (fanout=3)        0.686   rd_state_FSM_FFd1
    SLICE_X8Y19.A        Tilo                  0.156   WR_L_OBUF
                                                       Mmux_WR_L11
    K13.O                net (fanout=1)        1.061   WR_L_OBUF
    K13.PAD              Tioop                 0.699   WR_L
                                                       WR_L_OBUF
                                                       WR_L
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (1.053ns logic, 1.747ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "SIWU_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.470ns.
--------------------------------------------------------------------------------

Paths for end point SIWU_L (J14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.196ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               siwua (FF)
  Destination:          SIWU_L (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Requirement:          8.666ns
  Data Path Delay:      5.117ns (Levels of Logic = 1)
  Clock Path Delay:     2.003ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Maximum Clock Path at Slow Process Corner: clk_ext to siwua
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 1.557   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        2.779   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.190   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.849   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -5.338   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.355   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.209   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y19.CLK      net (fanout=59)       1.402   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      2.003ns (-3.382ns logic, 5.385ns route)

  Maximum Data Path at Slow Process Corner: siwua to SIWU_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.AMUX     Tshcko                0.576   WR_L_OBUF
                                                       siwua
    J14.O                net (fanout=1)        2.559   siwua
    J14.PAD              Tioop                 1.982   SIWU_L
                                                       SIWU_L_OBUF
                                                       SIWU_L
    -------------------------------------------------  ---------------------------
    Total                                      5.117ns (2.558ns logic, 2.559ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "SIWU_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
--------------------------------------------------------------------------------

Paths for end point SIWU_L (J14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.660ns (clock arrival + clock path + data path - uncertainty)
  Source:               siwua (FF)
  Destination:          SIWU_L (PAD)
  Source Clock:         clk_60 rising at 0.000ns
  Data Path Delay:      2.131ns (Levels of Logic = 1)
  Clock Path Delay:     0.879ns (Levels of Logic = 4)
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.236ns
    Phase Error (PE):           0.229ns

  Minimum Clock Path at Fast Process Corner: clk_ext to siwua
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H14.I                Tiopi                 0.763   clk_ext
                                                       clk_ext
                                                       my_dcm/clkin1_buf
                                                       ProtoComp37.IMUX.1
    BUFIO2_X3Y13.I       net (fanout=1)        1.173   my_dcm/clkin1
    BUFIO2_X3Y13.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.270   my_dcm/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -2.063   my_dcm/pll_base_inst/PLL_ADV
                                                       my_dcm/pll_base_inst/PLL_ADV
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.096   my_dcm/clkout0
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   my_dcm/clkout1_buf
                                                       my_dcm/clkout1_buf
    SLICE_X8Y19.CLK      net (fanout=59)       0.459   clk_60
    -------------------------------------------------  ---------------------------
    Total                                      0.879ns (-1.119ns logic, 1.998ns route)

  Minimum Data Path at Fast Process Corner: siwua to SIWU_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.AMUX     Tshcko                0.266   WR_L_OBUF
                                                       siwua
    J14.O                net (fanout=1)        1.166   siwua
    J14.PAD              Tioop                 0.699   SIWU_L
                                                       SIWU_L_OBUF
                                                       SIWU_L
    -------------------------------------------------  ---------------------------
    Total                                      2.131ns (0.965ns logic, 1.166ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_ext_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_ext_pin                 |     16.666ns|      5.000ns|     15.844ns|            0|            0|            0|         3850|
| TS_my_dcm_clkout1             |     99.996ns|     87.465ns|          N/A|            0|            0|         1079|            0|
| TS_my_dcm_clkout0             |     16.666ns|      6.294ns|          N/A|            0|            0|         1264|            0|
| TS_my_dcm_clkout2             |      4.167ns|      3.961ns|          N/A|            0|            0|         1507|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_ext
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXF_L       |    5.853(R)|      SLOW  |   -2.186(R)|      FAST  |clk_10            |   0.000|
            |    5.183(R)|      SLOW  |   -2.180(R)|      FAST  |clk_60            |   0.000|
TXE_L       |    7.961(R)|      SLOW  |   -1.607(R)|      FAST  |clk_60            |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_ext to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Data<0>     |         8.618(R)|      SLOW  |         3.314(R)|      FAST  |clk_60            |   0.000|
Data<1>     |         8.662(R)|      SLOW  |         3.344(R)|      FAST  |clk_60            |   0.000|
Data<2>     |         8.608(R)|      SLOW  |         3.304(R)|      FAST  |clk_60            |   0.000|
Data<3>     |         7.418(R)|      SLOW  |         2.654(R)|      FAST  |clk_60            |   0.000|
Data<4>     |         7.495(R)|      SLOW  |         2.677(R)|      FAST  |clk_60            |   0.000|
Data<5>     |         7.585(R)|      SLOW  |         2.735(R)|      FAST  |clk_60            |   0.000|
Data<6>     |         7.442(R)|      SLOW  |         2.668(R)|      FAST  |clk_60            |   0.000|
Data<7>     |         7.213(R)|      SLOW  |         2.518(R)|      FAST  |clk_60            |   0.000|
SIWU_L      |         7.470(R)|      SLOW  |         2.660(R)|      FAST  |clk_60            |   0.000|
WR_L        |         8.599(R)|      SLOW  |         3.318(R)|      FAST  |clk_60            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_ext
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_ext        |    7.452|         |         |         |
---------------+---------+---------+---------+---------+

COMP "TXE_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
Worst Case Data Window 6.354; Ideal Clock Offset To Actual Clock 0.534; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
TXE_L             |    7.961(R)|      SLOW  |   -1.607(R)|      FAST  |    1.039|    2.107|       -0.534|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.961|         -  |      -1.607|         -  |    1.039|    2.107|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "RXF_L" OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "clk_ext";
Worst Case Data Window 3.673; Ideal Clock Offset To Actual Clock -0.233; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXF_L             |    5.853(R)|      SLOW  |   -2.186(R)|      FAST  |    3.147|    2.686|        0.230|
                  |    5.183(R)|      SLOW  |   -2.180(R)|      FAST  |    3.817|    2.680|        0.569|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.853|         -  |      -2.180|         -  |    3.147|    2.680|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "Data<7>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<7>                                        |        7.213|      SLOW  |        2.518|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<6>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<6>                                        |        7.442|      SLOW  |        2.668|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<5>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<5>                                        |        7.585|      SLOW  |        2.735|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<4>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<4>                                        |        7.495|      SLOW  |        2.677|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<3>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<3>                                        |        7.418|      SLOW  |        2.654|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<2>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<2>                                        |        8.608|      SLOW  |        3.304|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<1>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<1>                                        |        8.662|      SLOW  |        3.344|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "Data<0>" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
Data<0>                                        |        8.618|      SLOW  |        3.314|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "WR_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
WR_L                                           |        8.599|      SLOW  |        3.318|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "SIWU_L" OFFSET = OUT 8.666 ns AFTER COMP "clk_ext";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SIWU_L                                         |        7.470|      SLOW  |        2.660|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3924 paths, 0 nets, and 1673 connections

Design statistics:
   Minimum period:  87.465ns{1}   (Maximum frequency:  11.433MHz)
   Minimum input required time before clock:   7.961ns
   Minimum output required time after clock:   8.662ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 23 20:22:18 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 215 MB



