v 20130925 2
B 44000 57400 1600 3600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
N 45800 60500 47700 60500 4
{
T 45900 60550 5 10 1 1 0 0 1
netname=TxD  /  TX
}
N 45700 59700 47700 59700 4
{
T 45900 59750 5 10 1 1 0 0 1
netname=RxD  /  RX
}
C 45700 59200 1 0 1 buf-1.sym
{
T 45500 60200 5 10 0 0 0 6 1
device=buf
}
C 44700 60000 1 0 0 buf-1.sym
{
T 44900 61000 5 10 0 0 0 0 1
device=buf
}
N 50600 60500 48700 60500 4
{
T 50500 60550 5 10 1 1 0 6 1
netname=TxD  /  TX
}
N 50700 59700 48700 59700 4
{
T 50500 59750 5 10 1 1 0 6 1
netname=RxD  /  RX
}
C 50700 59200 1 0 0 buf-1.sym
{
T 50900 60200 5 10 0 0 0 0 1
device=buf
}
C 51700 60000 1 0 1 buf-1.sym
{
T 51500 61000 5 10 0 0 0 6 1
device=buf
}
N 48700 60500 47700 59700 4
N 47700 60500 48700 59700 4
N 45800 58700 47700 58700 4
{
T 45900 58750 5 10 1 1 0 0 1
netname=RTS
}
N 45700 57900 47700 57900 4
{
T 45900 57950 5 10 1 1 0 0 1
netname=CTS
}
C 45700 57400 1 0 1 buf-1.sym
{
T 45500 58400 5 10 0 0 0 6 1
device=buf
}
C 44700 58200 1 0 0 buf-1.sym
{
T 44900 59200 5 10 0 0 0 0 1
device=buf
}
N 50600 58700 48700 58700 4
{
T 50500 58750 5 10 1 1 0 6 1
netname=RTS
}
N 50700 57900 48700 57900 4
{
T 50500 57950 5 10 1 1 0 6 1
netname=CTS
}
C 50700 57400 1 0 0 buf-1.sym
{
T 50900 58400 5 10 0 0 0 0 1
device=buf
}
C 51700 58200 1 0 1 buf-1.sym
{
T 51500 59200 5 10 0 0 0 6 1
device=buf
}
N 48700 58700 47700 57900 4
N 47700 58700 48700 57900 4
B 50800 57400 1600 3600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
C 54300 61400 1 0 0 net-pwr-1.sym
{
T 54500 61750 5 9 1 1 0 5 1
value=Vcc
}
C 54600 60500 1 90 0 resistor-2.sym
{
T 54250 60900 5 10 0 0 90 0 1
device=RESISTOR
}
N 54100 60400 61600 60400 4
{
T 54900 60450 5 10 1 1 0 0 1
netname=TxD/TxD
}
N 54500 60400 54500 60500 4
B 54700 57300 1900 2100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
C 55600 58200 1 0 0 transistor-npn-2.sym
C 56100 57900 1 0 0 net-gnd-1.sym
{
T 56300 58100 5 5 0 1 180 6 1
value=GND
}
C 56100 57600 1 90 0 buf-1.sym
{
T 55100 57800 5 10 0 0 90 0 1
device=buf
}
C 54700 58700 1 270 0 buf-1.sym
{
T 55700 58500 5 10 0 0 270 0 1
device=buf
}
N 56200 59200 55200 59200 4
N 55200 59200 55200 58700 4
N 56200 59200 56200 60400 4
B 57000 57300 1900 2100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
C 57900 58200 1 0 0 transistor-npn-2.sym
C 58400 57900 1 0 0 net-gnd-1.sym
{
T 58600 58100 5 5 0 1 180 6 1
value=GND
}
C 58400 57600 1 90 0 buf-1.sym
{
T 57400 57800 5 10 0 0 90 0 1
device=buf
}
C 57000 58700 1 270 0 buf-1.sym
{
T 58000 58500 5 10 0 0 270 0 1
device=buf
}
N 58500 59200 57500 59200 4
N 57500 59200 57500 58700 4
N 58500 59200 58500 60400 4
B 59300 57300 1900 2100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
C 60200 58200 1 0 0 transistor-npn-2.sym
C 60700 57900 1 0 0 net-gnd-1.sym
{
T 60900 58100 5 5 0 1 180 6 1
value=GND
}
C 60700 57600 1 90 0 buf-1.sym
{
T 59700 57800 5 10 0 0 90 0 1
device=buf
}
C 59300 58700 1 270 0 buf-1.sym
{
T 60300 58500 5 10 0 0 270 0 1
device=buf
}
N 60800 59200 59800 59200 4
N 59800 59200 59800 58700 4
N 60800 59200 60800 60400 4
T 56200 61300 9 27 1 0 0 0 1
1 przewodowy UART
T 45800 61600 9 27 1 0 0 0 2
   4 przewodowy UART
(z sygna≈Çami RTS i CTS)
T 48100 55200 9 27 1 0 0 0 1
2 przewodowy RS485 (half duplex)
N 48700 53600 48700 54100 4
N 49300 53600 49300 54600 4
N 47600 54100 58100 54100 4
N 47600 54600 58100 54600 4
C 46700 51100 1 0 0 EMBEDDEDRS485transceiver.sym
[
T 48000 54300 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 48000 54500 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 48000 54700 5 10 0 0 0 0 1
use-license=free/unlimited
T 48000 54100 5 10 0 0 0 0 1
footprint=dip(8)
P 48700 53600 48700 53250 1 0 0
{
T 48755 53300 9 10 1 1 180 6 1
pinlabel=B
T 48700 53200 5 8 0 1 90 8 1
pintype=io
T 48750 53350 5 8 0 1 90 2 1
pinseq=7
}
P 49300 53600 49300 53250 1 0 0
{
T 49355 53300 9 10 1 1 180 6 1
pinlabel=A
T 49250 53200 5 8 0 1 90 8 1
pintype=io
T 49300 53350 5 8 0 1 90 2 1
pinseq=6
}
B 47700 51350 2600 2050 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 48200 51650 48200 52050 3 0 0 0 -1 -1
L 48000 52650 48000 53050 3 0 0 0 -1 -1
L 48000 53050 49250 53050 3 0 0 0 -1 -1
L 49300 53050 49300 53250 3 0 0 0 -1 -1
L 48400 52750 48400 52850 3 0 0 0 -1 -1
L 48700 53250 48700 52850 3 0 0 0 -1 -1
L 48400 52850 48700 52850 3 0 0 0 -1 -1
L 49750 51600 49750 52000 3 0 0 0 -1 -1
L 49350 52000 50150 52000 3 0 0 0 -1 -1
L 49750 52600 49350 52000 3 0 0 0 -1 -1
L 49750 52600 50150 52000 3 0 0 0 -1 -1
L 49525 52400 49525 52850 3 0 0 0 -1 -1
L 49950 52300 49950 53050 3 0 0 0 -1 -1
L 49250 53050 49950 53050 3 0 0 0 -1 -1
L 48700 52850 49525 52850 3 0 0 0 -1 -1
L 49200 51600 49200 52225 3 0 0 0 -1 -1
L 49200 52225 49500 52225 3 0 0 0 -1 -1
L 48650 51650 48650 52350 3 0 0 0 -1 -1
L 48650 52350 48500 52350 3 0 0 0 -1 -1
V 48400 52700 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 48456 52350 44 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 48700 52850 7 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1
V 49300 53050 7 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1
T 48650 51575 9 10 1 0 180 3 1
\_RE\_
T 48200 51575 9 10 1 0 180 3 1
RO
T 49200 51575 9 10 1 0 180 3 1
DE
T 49750 51575 9 10 1 0 180 3 1
DI
L 48200 52050 48600 52650 3 0 0 0 -1 -1
L 48200 52050 47800 52650 3 0 0 0 -1 -1
L 47800 52650 48600 52650 3 0 0 0 -1 -1
V 49525 52350 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 48000 54100 5 10 0 0 0 0 1
footprint=dip(8)
}
N 52200 53600 52200 54100 4
N 52800 53600 52800 54600 4
C 50200 51100 1 0 0 EMBEDDEDRS485transceiver.sym
[
T 51500 54300 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 51500 54500 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 51500 54700 5 10 0 0 0 0 1
use-license=free/unlimited
T 51500 54100 5 10 0 0 0 0 1
footprint=dip(8)
P 52200 53600 52200 53250 1 0 0
{
T 52255 53300 9 10 1 1 180 6 1
pinlabel=B
T 52200 53200 5 8 0 1 90 8 1
pintype=io
T 52250 53350 5 8 0 1 90 2 1
pinseq=7
}
P 52800 53600 52800 53250 1 0 0
{
T 52855 53300 9 10 1 1 180 6 1
pinlabel=A
T 52750 53200 5 8 0 1 90 8 1
pintype=io
T 52800 53350 5 8 0 1 90 2 1
pinseq=6
}
B 51200 51350 2600 2050 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 51700 51650 51700 52050 3 0 0 0 -1 -1
L 51500 52650 51500 53050 3 0 0 0 -1 -1
L 51500 53050 52750 53050 3 0 0 0 -1 -1
L 52800 53050 52800 53250 3 0 0 0 -1 -1
L 51900 52750 51900 52850 3 0 0 0 -1 -1
L 52200 53250 52200 52850 3 0 0 0 -1 -1
L 51900 52850 52200 52850 3 0 0 0 -1 -1
L 53250 51600 53250 52000 3 0 0 0 -1 -1
L 52850 52000 53650 52000 3 0 0 0 -1 -1
L 53250 52600 52850 52000 3 0 0 0 -1 -1
L 53250 52600 53650 52000 3 0 0 0 -1 -1
L 53025 52400 53025 52850 3 0 0 0 -1 -1
L 53450 52300 53450 53050 3 0 0 0 -1 -1
L 52750 53050 53450 53050 3 0 0 0 -1 -1
L 52200 52850 53025 52850 3 0 0 0 -1 -1
L 52700 51600 52700 52225 3 0 0 0 -1 -1
L 52700 52225 53000 52225 3 0 0 0 -1 -1
L 52150 51650 52150 52350 3 0 0 0 -1 -1
L 52150 52350 52000 52350 3 0 0 0 -1 -1
V 51900 52700 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 51956 52350 44 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 52200 52850 7 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1
V 52800 53050 7 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1
T 52150 51575 9 10 1 0 180 3 1
\_RE\_
T 51700 51575 9 10 1 0 180 3 1
RO
T 52700 51575 9 10 1 0 180 3 1
DE
T 53250 51575 9 10 1 0 180 3 1
DI
L 51700 52050 52100 52650 3 0 0 0 -1 -1
L 51700 52050 51300 52650 3 0 0 0 -1 -1
L 51300 52650 52100 52650 3 0 0 0 -1 -1
V 53025 52350 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 51500 54100 5 10 0 0 0 0 1
footprint=dip(8)
}
N 55700 53600 55700 54100 4
N 56300 53600 56300 54600 4
C 53700 51100 1 0 0 EMBEDDEDRS485transceiver.sym
[
T 55000 54300 5 10 0 0 0 0 1
author=Robert Paciorek <rrp@opcode.eu.org>
T 55000 54500 5 10 0 0 0 0 1
dist-license=dual X11 or GPL
T 55000 54700 5 10 0 0 0 0 1
use-license=free/unlimited
T 55000 54100 5 10 0 0 0 0 1
footprint=dip(8)
P 55700 53600 55700 53250 1 0 0
{
T 55755 53300 9 10 1 1 180 6 1
pinlabel=B
T 55700 53200 5 8 0 1 90 8 1
pintype=io
T 55750 53350 5 8 0 1 90 2 1
pinseq=7
}
P 56300 53600 56300 53250 1 0 0
{
T 56355 53300 9 10 1 1 180 6 1
pinlabel=A
T 56250 53200 5 8 0 1 90 8 1
pintype=io
T 56300 53350 5 8 0 1 90 2 1
pinseq=6
}
B 54700 51350 2600 2050 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 55200 51650 55200 52050 3 0 0 0 -1 -1
L 55000 52650 55000 53050 3 0 0 0 -1 -1
L 55000 53050 56250 53050 3 0 0 0 -1 -1
L 56300 53050 56300 53250 3 0 0 0 -1 -1
L 55400 52750 55400 52850 3 0 0 0 -1 -1
L 55700 53250 55700 52850 3 0 0 0 -1 -1
L 55400 52850 55700 52850 3 0 0 0 -1 -1
L 56750 51600 56750 52000 3 0 0 0 -1 -1
L 56350 52000 57150 52000 3 0 0 0 -1 -1
L 56750 52600 56350 52000 3 0 0 0 -1 -1
L 56750 52600 57150 52000 3 0 0 0 -1 -1
L 56525 52400 56525 52850 3 0 0 0 -1 -1
L 56950 52300 56950 53050 3 0 0 0 -1 -1
L 56250 53050 56950 53050 3 0 0 0 -1 -1
L 55700 52850 56525 52850 3 0 0 0 -1 -1
L 56200 51600 56200 52225 3 0 0 0 -1 -1
L 56200 52225 56500 52225 3 0 0 0 -1 -1
L 55650 51650 55650 52350 3 0 0 0 -1 -1
L 55650 52350 55500 52350 3 0 0 0 -1 -1
V 55400 52700 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 55456 52350 44 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 55700 52850 7 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1
V 56300 53050 7 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1
T 55650 51575 9 10 1 0 180 3 1
\_RE\_
T 55200 51575 9 10 1 0 180 3 1
RO
T 56200 51575 9 10 1 0 180 3 1
DE
T 56750 51575 9 10 1 0 180 3 1
DI
L 55200 52050 55600 52650 3 0 0 0 -1 -1
L 55200 52050 54800 52650 3 0 0 0 -1 -1
L 54800 52650 55600 52650 3 0 0 0 -1 -1
V 56525 52350 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 55000 54100 5 10 0 0 0 0 1
footprint=dip(8)
}
