`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  9 2025 16:44:27 CST (Jun  9 2025 08:44:27 UTC)

module dut_LessThanEQ_8Ux16U_1U_4(in2, in1, out1);
  input [7:0] in2;
  input [15:0] in1;
  output out1;
  wire [7:0] in2;
  wire [15:0] in1;
  wire out1;
  wire lte_16_38_n_0, lte_16_38_n_1, lte_16_38_n_2, lte_16_38_n_3,
       lte_16_38_n_4, lte_16_38_n_5, lte_16_38_n_6, lte_16_38_n_7;
  wire lte_16_38_n_8, lte_16_38_n_9, lte_16_38_n_10, lte_16_38_n_11,
       lte_16_38_n_12, lte_16_38_n_13, lte_16_38_n_14, lte_16_38_n_15;
  wire lte_16_38_n_16, lte_16_38_n_17, lte_16_38_n_18, lte_16_38_n_19,
       lte_16_38_n_20, lte_16_38_n_21, lte_16_38_n_22, lte_16_38_n_23;
  NAND4XL lte_16_38_g314(.A (lte_16_38_n_12), .B (lte_16_38_n_13), .C
       (lte_16_38_n_21), .D (lte_16_38_n_23), .Y (out1));
  NAND4XL lte_16_38_g315(.A (lte_16_38_n_22), .B (lte_16_38_n_18), .C
       (lte_16_38_n_10), .D (lte_16_38_n_11), .Y (lte_16_38_n_23));
  OAI211X1 lte_16_38_g316(.A0 (lte_16_38_n_0), .A1 (in2[3]), .B0
       (lte_16_38_n_20), .C0 (lte_16_38_n_15), .Y (lte_16_38_n_22));
  AOI221X1 lte_16_38_g317(.A0 (in1[7]), .A1 (lte_16_38_n_4), .B0
       (lte_16_38_n_18), .B1 (lte_16_38_n_19), .C0 (lte_16_38_n_16), .Y
       (lte_16_38_n_21));
  OAI221X1 lte_16_38_g318(.A0 (lte_16_38_n_9), .A1 (lte_16_38_n_14),
       .B0 (lte_16_38_n_2), .B1 (in1[2]), .C0 (lte_16_38_n_7), .Y
       (lte_16_38_n_20));
  OAI2BB1X1 lte_16_38_g319(.A0N (in1[5]), .A1N (lte_16_38_n_3), .B0
       (lte_16_38_n_17), .Y (lte_16_38_n_19));
  AOI21X1 lte_16_38_g320(.A0 (in2[6]), .A1 (lte_16_38_n_5), .B0
       (lte_16_38_n_8), .Y (lte_16_38_n_18));
  NAND3BXL lte_16_38_g321(.AN (in2[4]), .B (lte_16_38_n_10), .C
       (in1[4]), .Y (lte_16_38_n_17));
  NOR3X1 lte_16_38_g322(.A (lte_16_38_n_8), .B (lte_16_38_n_5), .C
       (in2[6]), .Y (lte_16_38_n_16));
  NAND3X1 lte_16_38_g323(.A (lte_16_38_n_7), .B (in1[2]), .C
       (lte_16_38_n_2), .Y (lte_16_38_n_15));
  AOI22X1 lte_16_38_g324(.A0 (in2[0]), .A1 (lte_16_38_n_6), .B0
       (in2[1]), .B1 (lte_16_38_n_1), .Y (lte_16_38_n_14));
  NOR4X1 lte_16_38_g325(.A (in1[11]), .B (in1[10]), .C (in1[9]), .D
       (in1[8]), .Y (lte_16_38_n_13));
  NOR4X1 lte_16_38_g326(.A (in1[15]), .B (in1[14]), .C (in1[13]), .D
       (in1[12]), .Y (lte_16_38_n_12));
  NAND2BX1 lte_16_38_g327(.AN (in1[4]), .B (in2[4]), .Y
       (lte_16_38_n_11));
  NAND2BX1 lte_16_38_g328(.AN (in1[5]), .B (in2[5]), .Y
       (lte_16_38_n_10));
  NOR2X1 lte_16_38_g329(.A (lte_16_38_n_1), .B (in2[1]), .Y
       (lte_16_38_n_9));
  NOR2X1 lte_16_38_g330(.A (lte_16_38_n_4), .B (in1[7]), .Y
       (lte_16_38_n_8));
  NAND2X1 lte_16_38_g331(.A (in2[3]), .B (lte_16_38_n_0), .Y
       (lte_16_38_n_7));
  INVX1 lte_16_38_g332(.A (in1[0]), .Y (lte_16_38_n_6));
  INVX1 lte_16_38_g333(.A (in1[6]), .Y (lte_16_38_n_5));
  INVX1 lte_16_38_g334(.A (in2[7]), .Y (lte_16_38_n_4));
  INVX1 lte_16_38_g335(.A (in2[5]), .Y (lte_16_38_n_3));
  INVX1 lte_16_38_g336(.A (in2[2]), .Y (lte_16_38_n_2));
  INVX1 lte_16_38_g337(.A (in1[1]), .Y (lte_16_38_n_1));
  INVX1 lte_16_38_g338(.A (in1[3]), .Y (lte_16_38_n_0));
endmodule


