<inh f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='39' c='llvm::RegisterBankInfo'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h' l='34' ll='40'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h' l='42' c='llvm::AMDGPURegisterBankInfo'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h' l='42'/>
<size>144</size>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h' l='33'>/// This class provides the information for the target register banks.</doc>
<smbr r='llvm::AMDGPUGenRegisterBankInfo::RegBanks' t='llvm::RegisterBank *[]'/>
<fun r='_ZN4llvm25AMDGPUGenRegisterBankInfoC1Ev'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='196' c='_ZN4llvm22AMDGPURegisterBankInfoC1ERKNS_12GCNSubtargetE'/>
<size>144</size>
