 
cpldfit:  version P.40xd                            Xilinx Inc.
                                  Fitter Report
Design Name: top                                 Date: 12-12-2012,  9:31PM
Device Used: XC9572XL-5-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
28 /72  ( 39%) 132 /360  ( 37%) 59 /216 ( 27%)   23 /72  ( 32%) 14 /34  ( 41%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          18/18*      22/54       89/90       4/ 9
FB2           0/18        0/54        0/90       1/ 9
FB3           4/18       25/54       28/90       7/ 9
FB4           6/18       12/54       15/90       2/ 7
             -----       -----       -----      -----    
             28/72       59/216     132/360     14/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'clk' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Signal 'rst' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    8           8    |  I/O              :    11      28
Output        :    4           4    |  GCK/IO           :     2       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     14          14

** Power Data **

There are 28 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'top.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'clk' based upon the LOC
   constraint 'P5'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'trig' based upon the LOC
   constraint 'P6'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'trig_IBUF' is
   ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
*************************  Summary of Mapped Logic  ************************

** 4 Outputs **

Signal                            Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                              Pts   Inps          No.  Type    Use     Mode Rate State
okLmp                             1     4     FB1_6   3    I/O     O       STD  FAST 
larm                              1     4     FB1_8   4    I/O     O       STD  FAST 
sendEnable                        1     3     FB3_16  24   I/O     O       STD  FAST 
getRand                           1     2     FB4_5   26   I/O     O       STD  FAST 

** 24 Buried Nodes **

Signal                            Total Total Loc     Pwr  Reg Init
Name                              Pts   Inps          Mode State
XLXI_12/state_FSM_FFd3            5     7     FB1_1   STD  RESET
XLXN_83<1>                        4     6     FB1_2   STD  RESET
XLXN_83<0>                        4     7     FB1_3   STD  RESET
XLXN_83<2>                        4     7     FB1_4   STD  RESET
XLXI_12/state_FSM_FFd1            10    8     FB1_5   STD  RESET
XLXI_1/alarm                      4     16    FB1_7   STD  RESET
XLXI_12/state_FSM_FFd5            7     8     FB1_9   STD  RESET
XLXI_12/state_FSM_FFd4            7     8     FB1_10  STD  RESET
XLXI_12/state_FSM_FFd2            9     8     FB1_11  STD  RESET
XLXI_9/timer<5>                   3     8     FB1_12  STD  RESET
XLXI_1/count<1>                   6     16    FB1_13  STD  RESET
XLXI_9/timer<4>                   3     7     FB1_14  STD  RESET
XLXI_9/timer<3>                   3     6     FB1_15  STD  RESET
XLXI_1/count<0>                   10    16    FB1_16  STD  RESET
XLXI_1/state_FSM_FFd3             2     13    FB1_17  STD  RESET
XLXI_1/state_FSM_FFd2             6     16    FB1_18  STD  RESET
XLXI_1/state_FSM_FFd1             17    24    FB3_15  STD  RESET
XLXN_83<3>/XLXN_83<3>_RSTF__$INT  2     4     FB3_17  STD  
XLXI_1/nextSig                    8     13    FB3_18  STD  RESET
XLXN_61                           2     4     FB4_14  STD  RESET
XLXI_9/timer<0>                   2     3     FB4_15  STD  RESET
XLXI_9/timer<2>                   3     5     FB4_16  STD  RESET
XLXI_9/timer<1>                   3     4     FB4_17  STD  RESET
XLXN_83<3>                        4     6     FB4_18  STD  RESET

** 10 Inputs **

Signal                            Loc     Pin  Pin     Pin     
Name                                      No.  Type    Use     
clk                               FB1_9   5    GCK/I/O GCK
trig                              FB1_11  6    GCK/I/O I
rst                               FB2_9   39   GSR/I/O GSR/I
rcv                               FB3_8   13   I/O     I
lowClk                            FB3_9   14   I/O     I
data<0>                           FB3_11  18   I/O     I
data<1>                           FB3_14  19   I/O     I
data<2>                           FB3_15  20   I/O     I
data<3>                           FB3_17  22   I/O     I
sendDone                          FB4_2   25   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               22/32
Number of signals used by logic mapping into function block:  22
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
XLXI_12/state_FSM_FFd3
                      5       1<- /\1   0     FB1_1         (b)     (b)
XLXN_83<1>            4       0   /\1   0     FB1_2   1     I/O     (b)
XLXN_83<0>            4       0     0   1     FB1_3         (b)     (b)
XLXN_83<2>            4       0   \/1   0     FB1_4         (b)     (b)
XLXI_12/state_FSM_FFd1
                     10       5<-   0   0     FB1_5   2     I/O     (b)
okLmp                 1       0   /\4   0     FB1_6   3     I/O     O
XLXI_1/alarm          4       0   \/1   0     FB1_7         (b)     (b)
larm                  1       1<- \/5   0     FB1_8   4     I/O     O
XLXI_12/state_FSM_FFd5
                      7       5<- \/3   0     FB1_9   5     GCK/I/O GCK
XLXI_12/state_FSM_FFd4
                      7       3<- \/1   0     FB1_10        (b)     (b)
XLXI_12/state_FSM_FFd2
                      9       4<-   0   0     FB1_11  6     GCK/I/O I
XLXI_9/timer<5>       3       1<- /\3   0     FB1_12        (b)     (b)
XLXI_1/count<1>       6       2<- /\1   0     FB1_13        (b)     (b)
XLXI_9/timer<4>       3       0   /\2   0     FB1_14  7     GCK/I/O (b)
XLXI_9/timer<3>       3       0   \/2   0     FB1_15  8     I/O     (b)
XLXI_1/count<0>      10       5<-   0   0     FB1_16        (b)     (b)
XLXI_1/state_FSM_FFd3
                      2       0   /\3   0     FB1_17  9     I/O     (b)
XLXI_1/state_FSM_FFd2
                      6       1<-   0   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: XLXI_1/alarm             9: XLXI_12/state_FSM_FFd3  16: XLXI_9/timer<4> 
  2: XLXI_1/count<0>         10: XLXI_12/state_FSM_FFd4  17: XLXI_9/timer<5> 
  3: XLXI_1/count<1>         11: XLXI_12/state_FSM_FFd5  18: XLXN_83<3>/XLXN_83<3>_RSTF__$INT 
  4: XLXI_1/state_FSM_FFd1   12: XLXI_9/timer<0>         19: lowClk 
  5: XLXI_1/state_FSM_FFd2   13: XLXI_9/timer<1>         20: rcv 
  6: XLXI_1/state_FSM_FFd3   14: XLXI_9/timer<2>         21: rst 
  7: XLXI_12/state_FSM_FFd1  15: XLXI_9/timer<3>         22: trig 
  8: XLXI_12/state_FSM_FFd2 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
XLXI_12/state_FSM_FFd3 
                     ......XX.XX......XXX.................... 7
XLXN_83<1>           .......X.XX......XXX.................... 6
XLXN_83<0>           ......XX.XX......XXX.................... 7
XLXN_83<2>           ......XX.XX......XXX.................... 7
XLXI_12/state_FSM_FFd1 
                     ......XXXXX......XXX.................... 8
okLmp                X..XXX.................................. 4
XLXI_1/alarm         XXXXXXXX.XXXXXXXX....................... 16
larm                 X..XXX.................................. 4
XLXI_12/state_FSM_FFd5 
                     ......XXXXX......XXX.................... 8
XLXI_12/state_FSM_FFd4 
                     ......XXXXX......XXX.................... 8
XLXI_12/state_FSM_FFd2 
                     ......XXXXX......XXX.................... 8
XLXI_9/timer<5>      ...XX......XXXXX..X..................... 8
XLXI_1/count<1>      .XXXXXXX.XXXXXXXX...X................... 16
XLXI_9/timer<4>      ...XX......XXXX...X..................... 7
XLXI_9/timer<3>      ...XX......XXX....X..................... 6
XLXI_1/count<0>      .XXXXXXX.XXXXXXXX...X................... 16
XLXI_1/state_FSM_FFd3 
                     ...XXXXX.XXXXXXXX....................... 13
XLXI_1/state_FSM_FFd2 
                     .XXXXXXX.XXXXXXXX....X.................. 16
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   35    I/O     
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   36    I/O     
(unused)              0       0     0   5     FB2_6   37    I/O     
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   38    I/O     
(unused)              0       0     0   5     FB2_9   39    GSR/I/O GSR/I
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  40    GTS/I/O 
(unused)              0       0     0   5     FB2_12        (b)     
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  42    GTS/I/O 
(unused)              0       0     0   5     FB2_15  43    I/O     
(unused)              0       0     0   5     FB2_16        (b)     
(unused)              0       0     0   5     FB2_17  44    I/O     
(unused)              0       0     0   5     FB2_18        (b)     
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               25/29
Number of signals used by logic mapping into function block:  25
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\3   2     FB3_1         (b)     (b)
(unused)              0       0     0   5     FB3_2   11    I/O     
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   12    I/O     
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   13    I/O     I
(unused)              0       0     0   5     FB3_9   14    I/O     I
(unused)              0       0     0   5     FB3_10        (b)     
(unused)              0       0     0   5     FB3_11  18    I/O     I
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0   \/2   3     FB3_13        (b)     (b)
(unused)              0       0   \/5   0     FB3_14  19    I/O     I
XLXI_1/state_FSM_FFd1
                     17      12<-   0   0     FB3_15  20    I/O     I
sendEnable            1       1<- /\5   0     FB3_16  24    I/O     O
XLXN_83<3>/XLXN_83<3>_RSTF__$INT
                      2       0   /\1   2     FB3_17  22    I/O     I
XLXI_1/nextSig        8       3<-   0   0     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: XLXI_1/state_FSM_FFd1   10: XLXI_9/timer<2>   18: XLXN_83<3> 
  2: XLXI_1/state_FSM_FFd2   11: XLXI_9/timer<3>   19: data<0> 
  3: XLXI_1/state_FSM_FFd3   12: XLXI_9/timer<4>   20: data<1> 
  4: XLXI_12/state_FSM_FFd1  13: XLXI_9/timer<5>   21: data<2> 
  5: XLXI_12/state_FSM_FFd2  14: XLXN_61           22: data<3> 
  6: XLXI_12/state_FSM_FFd4  15: XLXN_83<0>        23: rst 
  7: XLXI_12/state_FSM_FFd5  16: XLXN_83<1>        24: sendDone 
  8: XLXI_9/timer<0>         17: XLXN_83<2>        25: trig 
  9: XLXI_9/timer<1>        

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
XLXI_1/state_FSM_FFd1 
                     XXXXXXXXXXXXXXXXXXXXXX.XX............... 24
sendEnable           XXX..................................... 3
XLXN_83<3>/XLXN_83<3>_RSTF__$INT 
                     XXX...................X................. 4
XLXI_1/nextSig       XXX..........XXXXXXXXXX................. 13
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               12/42
Number of signals used by logic mapping into function block:  12
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   25    I/O     I
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
getRand               1       0     0   4     FB4_5   26    I/O     O
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   27    I/O     
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  28    I/O     
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
XLXN_61               2       0     0   3     FB4_14  29    I/O     (b)
XLXI_9/timer<0>       2       0     0   3     FB4_15  33    I/O     (b)
XLXI_9/timer<2>       3       0     0   2     FB4_16        (b)     (b)
XLXI_9/timer<1>       3       0     0   2     FB4_17  34    I/O     (b)
XLXN_83<3>            4       0     0   1     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: XLXI_1/nextSig          5: XLXI_12/state_FSM_FFd1   9: XLXI_9/timer<1> 
  2: XLXI_1/state_FSM_FFd1   6: XLXI_12/state_FSM_FFd4  10: XLXN_83<3>/XLXN_83<3>_RSTF__$INT 
  3: XLXI_1/state_FSM_FFd2   7: XLXI_12/state_FSM_FFd5  11: lowClk 
  4: XLXI_1/state_FSM_FFd3   8: XLXI_9/timer<0>         12: rcv 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
getRand              .XX..................................... 2
XLXN_61              XXXX.................................... 4
XLXI_9/timer<0>      .XX.......X............................. 3
XLXI_9/timer<2>      .XX....XX.X............................. 5
XLXI_9/timer<1>      .XX....X..X............................. 4
XLXN_83<3>           ....XXX..XXX............................ 6
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********







FTCPE_XLXI_1/alarm: FTCPE port map (XLXI_1/alarm,XLXI_1/alarm_T,clk,NOT rst,'0');
XLXI_1/alarm_T <= ((XLXI_1/state_FSM_FFd1 AND NOT XLXI_12/state_FSM_FFd2 AND 
	XLXI_1/state_FSM_FFd2 AND NOT XLXI_1/state_FSM_FFd3 AND XLXI_1/count(0) AND 
	XLXI_9/timer(0) AND XLXI_1/count(1) AND XLXI_9/timer(1) AND 
	XLXI_9/timer(2) AND XLXI_9/timer(3) AND XLXI_9/timer(4) AND NOT XLXI_1/alarm AND 
	XLXI_9/timer(5))
	OR (XLXI_1/state_FSM_FFd1 AND XLXI_12/state_FSM_FFd4 AND 
	XLXI_1/state_FSM_FFd2 AND NOT XLXI_1/state_FSM_FFd3 AND XLXI_1/count(0) AND 
	XLXI_9/timer(0) AND XLXI_1/count(1) AND XLXI_9/timer(1) AND 
	XLXI_9/timer(2) AND XLXI_9/timer(3) AND XLXI_9/timer(4) AND NOT XLXI_1/alarm AND 
	XLXI_9/timer(5))
	OR (XLXI_1/state_FSM_FFd1 AND NOT XLXI_12/state_FSM_FFd5 AND 
	XLXI_1/state_FSM_FFd2 AND NOT XLXI_1/state_FSM_FFd3 AND XLXI_1/count(0) AND 
	XLXI_9/timer(0) AND XLXI_1/count(1) AND XLXI_9/timer(1) AND 
	XLXI_9/timer(2) AND XLXI_9/timer(3) AND XLXI_9/timer(4) AND NOT XLXI_1/alarm AND 
	XLXI_9/timer(5))
	OR (XLXI_1/state_FSM_FFd1 AND XLXI_1/state_FSM_FFd2 AND 
	XLXI_12/state_FSM_FFd1 AND NOT XLXI_1/state_FSM_FFd3 AND XLXI_1/count(0) AND 
	XLXI_9/timer(0) AND XLXI_1/count(1) AND XLXI_9/timer(1) AND 
	XLXI_9/timer(2) AND XLXI_9/timer(3) AND XLXI_9/timer(4) AND NOT XLXI_1/alarm AND 
	XLXI_9/timer(5)));

FTCPE_XLXI_1/count0: FTCPE port map (XLXI_1/count(0),XLXI_1/count_T(0),clk,'0','0',rst);
XLXI_1/count_T(0) <= ((XLXI_1/state_FSM_FFd1 AND NOT XLXI_12/state_FSM_FFd2 AND 
	XLXI_1/state_FSM_FFd2 AND NOT XLXI_1/state_FSM_FFd3 AND NOT XLXI_1/count(0) AND 
	XLXI_9/timer(0) AND XLXI_9/timer(1) AND XLXI_9/timer(2) AND 
	XLXI_9/timer(3) AND XLXI_9/timer(4) AND XLXI_9/timer(5))
	OR (XLXI_1/state_FSM_FFd1 AND XLXI_12/state_FSM_FFd1 AND 
	NOT XLXI_1/state_FSM_FFd3 AND XLXI_1/count(0) AND XLXI_9/timer(0) AND 
	NOT XLXI_1/count(1) AND XLXI_9/timer(1) AND XLXI_9/timer(2) AND 
	XLXI_9/timer(3) AND XLXI_9/timer(4) AND XLXI_9/timer(5))
	OR (XLXI_1/state_FSM_FFd1 AND XLXI_12/state_FSM_FFd4 AND 
	XLXI_1/state_FSM_FFd2 AND NOT XLXI_1/state_FSM_FFd3 AND NOT XLXI_1/count(0) AND 
	XLXI_9/timer(0) AND XLXI_9/timer(1) AND XLXI_9/timer(2) AND 
	XLXI_9/timer(3) AND XLXI_9/timer(4) AND XLXI_9/timer(5))
	OR (XLXI_1/state_FSM_FFd1 AND NOT XLXI_12/state_FSM_FFd5 AND 
	XLXI_1/state_FSM_FFd2 AND NOT XLXI_1/state_FSM_FFd3 AND NOT XLXI_1/count(0) AND 
	XLXI_9/timer(0) AND XLXI_9/timer(1) AND XLXI_9/timer(2) AND 
	XLXI_9/timer(3) AND XLXI_9/timer(4) AND XLXI_9/timer(5))
	OR (XLXI_1/state_FSM_FFd1 AND XLXI_1/state_FSM_FFd2 AND 
	XLXI_12/state_FSM_FFd1 AND NOT XLXI_1/state_FSM_FFd3 AND NOT XLXI_1/count(0) AND 
	XLXI_9/timer(0) AND XLXI_9/timer(1) AND XLXI_9/timer(2) AND 
	XLXI_9/timer(3) AND XLXI_9/timer(4) AND XLXI_9/timer(5))
	OR (XLXI_1/state_FSM_FFd1 AND NOT XLXI_1/state_FSM_FFd2 AND 
	NOT XLXI_1/state_FSM_FFd3 AND XLXI_1/count(0))
	OR (XLXI_1/state_FSM_FFd1 AND NOT XLXI_12/state_FSM_FFd2 AND 
	NOT XLXI_1/state_FSM_FFd3 AND XLXI_1/count(0) AND XLXI_9/timer(0) AND 
	NOT XLXI_1/count(1) AND XLXI_9/timer(1) AND XLXI_9/timer(2) AND 
	XLXI_9/timer(3) AND XLXI_9/timer(4) AND XLXI_9/timer(5))
	OR (XLXI_1/state_FSM_FFd1 AND XLXI_12/state_FSM_FFd4 AND 
	NOT XLXI_1/state_FSM_FFd3 AND XLXI_1/count(0) AND XLXI_9/timer(0) AND 
	NOT XLXI_1/count(1) AND XLXI_9/timer(1) AND XLXI_9/timer(2) AND 
	XLXI_9/timer(3) AND XLXI_9/timer(4) AND XLXI_9/timer(5))
	OR (XLXI_1/state_FSM_FFd1 AND NOT XLXI_12/state_FSM_FFd5 AND 
	NOT XLXI_1/state_FSM_FFd3 AND XLXI_1/count(0) AND XLXI_9/timer(0) AND 
	NOT XLXI_1/count(1) AND XLXI_9/timer(1) AND XLXI_9/timer(2) AND 
	XLXI_9/timer(3) AND XLXI_9/timer(4) AND XLXI_9/timer(5)));

FTCPE_XLXI_1/count1: FTCPE port map (XLXI_1/count(1),XLXI_1/count_T(1),clk,'0','0',rst);
XLXI_1/count_T(1) <= ((XLXI_1/state_FSM_FFd1 AND XLXI_12/state_FSM_FFd4 AND 
	XLXI_1/state_FSM_FFd2 AND NOT XLXI_1/state_FSM_FFd3 AND XLXI_1/count(0) AND 
	XLXI_9/timer(0) AND NOT XLXI_1/count(1) AND XLXI_9/timer(1) AND 
	XLXI_9/timer(2) AND XLXI_9/timer(3) AND XLXI_9/timer(4) AND 
	XLXI_9/timer(5))
	OR (XLXI_1/state_FSM_FFd1 AND XLXI_1/state_FSM_FFd2 AND 
	XLXI_12/state_FSM_FFd1 AND NOT XLXI_1/state_FSM_FFd3 AND XLXI_1/count(0) AND 
	XLXI_9/timer(0) AND NOT XLXI_1/count(1) AND XLXI_9/timer(1) AND 
	XLXI_9/timer(2) AND XLXI_9/timer(3) AND XLXI_9/timer(4) AND 
	XLXI_9/timer(5))
	OR (XLXI_1/state_FSM_FFd1 AND NOT XLXI_1/state_FSM_FFd2 AND 
	NOT XLXI_1/state_FSM_FFd3 AND XLXI_1/count(1))
	OR (XLXI_1/state_FSM_FFd1 AND NOT XLXI_12/state_FSM_FFd2 AND 
	XLXI_1/state_FSM_FFd2 AND NOT XLXI_1/state_FSM_FFd3 AND XLXI_1/count(0) AND 
	XLXI_9/timer(0) AND NOT XLXI_1/count(1) AND XLXI_9/timer(1) AND 
	XLXI_9/timer(2) AND XLXI_9/timer(3) AND XLXI_9/timer(4) AND 
	XLXI_9/timer(5))
	OR (XLXI_1/state_FSM_FFd1 AND NOT XLXI_12/state_FSM_FFd5 AND 
	XLXI_1/state_FSM_FFd2 AND NOT XLXI_1/state_FSM_FFd3 AND XLXI_1/count(0) AND 
	XLXI_9/timer(0) AND NOT XLXI_1/count(1) AND XLXI_9/timer(1) AND 
	XLXI_9/timer(2) AND XLXI_9/timer(3) AND XLXI_9/timer(4) AND 
	XLXI_9/timer(5)));

FTCPE_XLXI_1/nextSig: FTCPE port map (XLXI_1/nextSig,XLXI_1/nextSig_T,clk,'0','0');
XLXI_1/nextSig_T <= ((NOT XLXN_83(0) AND rst AND XLXI_1/state_FSM_FFd1 AND 
	XLXI_1/state_FSM_FFd2 AND XLXI_1/state_FSM_FFd3 AND NOT XLXN_61 AND data(0))
	OR (XLXN_83(3) AND rst AND XLXI_1/state_FSM_FFd1 AND 
	XLXI_1/state_FSM_FFd2 AND XLXI_1/state_FSM_FFd3 AND NOT XLXN_61 AND NOT data(3))
	OR (NOT XLXN_83(3) AND rst AND XLXI_1/state_FSM_FFd1 AND 
	XLXI_1/state_FSM_FFd2 AND XLXI_1/state_FSM_FFd3 AND NOT XLXN_61 AND data(3))
	OR (XLXN_83(0) AND rst AND XLXI_1/state_FSM_FFd1 AND 
	XLXI_1/state_FSM_FFd2 AND XLXI_1/state_FSM_FFd3 AND NOT XLXN_61 AND NOT data(0))
	OR (XLXN_83(1) AND rst AND XLXI_1/state_FSM_FFd1 AND 
	XLXI_1/state_FSM_FFd2 AND XLXI_1/state_FSM_FFd3 AND NOT XLXN_61 AND data(1))
	OR (NOT XLXN_83(1) AND rst AND XLXI_1/state_FSM_FFd1 AND 
	XLXI_1/state_FSM_FFd2 AND XLXI_1/state_FSM_FFd3 AND NOT XLXN_61 AND NOT data(1))
	OR (XLXN_83(2) AND rst AND XLXI_1/state_FSM_FFd1 AND 
	XLXI_1/state_FSM_FFd2 AND XLXI_1/state_FSM_FFd3 AND NOT XLXN_61 AND data(2))
	OR (NOT XLXN_83(2) AND rst AND XLXI_1/state_FSM_FFd1 AND 
	XLXI_1/state_FSM_FFd2 AND XLXI_1/state_FSM_FFd3 AND NOT XLXN_61 AND NOT data(2)));

FDCPE_XLXI_1/state_FSM_FFd1: FDCPE port map (XLXI_1/state_FSM_FFd1,XLXI_1/state_FSM_FFd1_D,clk,NOT rst,'0');
XLXI_1/state_FSM_FFd1_D <= ((EXP7_.EXP)
	OR (XLXI_1/state_FSM_FFd1 AND XLXI_1/state_FSM_FFd2 AND 
	NOT XLXI_1/state_FSM_FFd3 AND NOT XLXI_9/timer(5))
	OR (NOT XLXI_1/state_FSM_FFd1 AND XLXI_1/state_FSM_FFd2 AND 
	NOT XLXI_1/state_FSM_FFd3 AND sendDone)
	OR (NOT XLXI_1/state_FSM_FFd1 AND NOT XLXI_1/state_FSM_FFd2 AND 
	NOT XLXI_1/state_FSM_FFd3 AND NOT trig)
	OR (XLXN_83(1) AND XLXI_1/state_FSM_FFd1 AND 
	XLXI_1/state_FSM_FFd3 AND NOT XLXN_61 AND data(1))
	OR (NOT XLXN_83(1) AND XLXI_1/state_FSM_FFd1 AND 
	XLXI_1/state_FSM_FFd3 AND NOT XLXN_61 AND NOT data(1))
	OR (XLXN_83(0) AND XLXI_1/state_FSM_FFd1 AND 
	XLXI_1/state_FSM_FFd3 AND NOT XLXN_61 AND NOT data(0))
	OR (NOT XLXN_83(0) AND XLXI_1/state_FSM_FFd1 AND 
	XLXI_1/state_FSM_FFd3 AND NOT XLXN_61 AND data(0))
	OR (XLXN_83(2) AND XLXI_1/state_FSM_FFd1 AND 
	XLXI_1/state_FSM_FFd3 AND NOT XLXN_61 AND data(2))
	OR (NOT XLXN_83(2) AND XLXI_1/state_FSM_FFd1 AND 
	XLXI_1/state_FSM_FFd3 AND NOT XLXN_61 AND NOT data(2))
	OR (XLXN_83(3) AND XLXI_1/state_FSM_FFd1 AND 
	XLXI_1/state_FSM_FFd3 AND NOT XLXN_61 AND NOT data(3))
	OR (XLXI_1/state_FSM_FFd1 AND XLXI_1/state_FSM_FFd2 AND 
	NOT XLXI_1/state_FSM_FFd3 AND NOT XLXI_9/timer(0))
	OR (XLXI_1/state_FSM_FFd1 AND XLXI_1/state_FSM_FFd2 AND 
	NOT XLXI_1/state_FSM_FFd3 AND NOT XLXI_9/timer(1))
	OR (XLXI_1/state_FSM_FFd1 AND XLXI_1/state_FSM_FFd2 AND 
	NOT XLXI_1/state_FSM_FFd3 AND NOT XLXI_9/timer(2))
	OR (XLXI_1/state_FSM_FFd1 AND XLXI_1/state_FSM_FFd2 AND 
	NOT XLXI_1/state_FSM_FFd3 AND NOT XLXI_9/timer(3))
	OR (XLXI_1/state_FSM_FFd1 AND XLXI_1/state_FSM_FFd2 AND 
	NOT XLXI_1/state_FSM_FFd3 AND NOT XLXI_9/timer(4)));

FDCPE_XLXI_1/state_FSM_FFd2: FDCPE port map (XLXI_1/state_FSM_FFd2,XLXI_1/state_FSM_FFd2_D,clk,NOT rst,'0');
XLXI_1/state_FSM_FFd2_D <= ((XLXI_1/state_FSM_FFd1 AND XLXI_1/state_FSM_FFd2 AND 
	XLXI_12/state_FSM_FFd1 AND NOT XLXI_1/state_FSM_FFd3 AND XLXI_1/count(0) AND 
	XLXI_9/timer(0) AND XLXI_1/count(1) AND XLXI_9/timer(1) AND 
	XLXI_9/timer(2) AND XLXI_9/timer(3) AND XLXI_9/timer(4) AND 
	XLXI_9/timer(5))
	OR (NOT XLXI_1/state_FSM_FFd1 AND NOT XLXI_1/state_FSM_FFd2)
	OR (NOT XLXI_1/state_FSM_FFd1 AND XLXI_1/state_FSM_FFd3 AND 
	trig)
	OR (XLXI_1/state_FSM_FFd1 AND NOT XLXI_12/state_FSM_FFd2 AND 
	XLXI_1/state_FSM_FFd2 AND NOT XLXI_1/state_FSM_FFd3 AND XLXI_1/count(0) AND 
	XLXI_9/timer(0) AND XLXI_1/count(1) AND XLXI_9/timer(1) AND 
	XLXI_9/timer(2) AND XLXI_9/timer(3) AND XLXI_9/timer(4) AND 
	XLXI_9/timer(5))
	OR (XLXI_1/state_FSM_FFd1 AND XLXI_12/state_FSM_FFd4 AND 
	XLXI_1/state_FSM_FFd2 AND NOT XLXI_1/state_FSM_FFd3 AND XLXI_1/count(0) AND 
	XLXI_9/timer(0) AND XLXI_1/count(1) AND XLXI_9/timer(1) AND 
	XLXI_9/timer(2) AND XLXI_9/timer(3) AND XLXI_9/timer(4) AND 
	XLXI_9/timer(5))
	OR (XLXI_1/state_FSM_FFd1 AND NOT XLXI_12/state_FSM_FFd5 AND 
	XLXI_1/state_FSM_FFd2 AND NOT XLXI_1/state_FSM_FFd3 AND XLXI_1/count(0) AND 
	XLXI_9/timer(0) AND XLXI_1/count(1) AND XLXI_9/timer(1) AND 
	XLXI_9/timer(2) AND XLXI_9/timer(3) AND XLXI_9/timer(4) AND 
	XLXI_9/timer(5)));

FTCPE_XLXI_1/state_FSM_FFd3: FTCPE port map (XLXI_1/state_FSM_FFd3,XLXI_1/state_FSM_FFd3_T,clk,NOT rst,'0');
XLXI_1/state_FSM_FFd3_T <= ((XLXI_1/state_FSM_FFd1 AND XLXI_12/state_FSM_FFd2 AND 
	NOT XLXI_12/state_FSM_FFd4 AND XLXI_12/state_FSM_FFd5 AND XLXI_1/state_FSM_FFd2 AND 
	NOT XLXI_12/state_FSM_FFd1 AND NOT XLXI_1/state_FSM_FFd3)
	OR (NOT XLXI_1/state_FSM_FFd1 AND NOT XLXI_1/state_FSM_FFd2 AND 
	XLXI_1/state_FSM_FFd3 AND XLXI_9/timer(0) AND XLXI_9/timer(1) AND 
	XLXI_9/timer(2) AND XLXI_9/timer(3) AND XLXI_9/timer(4) AND 
	XLXI_9/timer(5)));

FDCPE_XLXI_12/state_FSM_FFd1: FDCPE port map (XLXI_12/state_FSM_FFd1,XLXI_12/state_FSM_FFd1_D,lowClk,NOT XLXN_83(3)/XLXN_83(3)_RSTF__$INT,'0');
XLXI_12/state_FSM_FFd1_D <= ((NOT rcv AND XLXI_12/state_FSM_FFd2 AND 
	NOT XLXI_12/state_FSM_FFd4 AND XLXI_12/state_FSM_FFd1)
	OR (NOT rcv AND XLXI_12/state_FSM_FFd2 AND 
	NOT XLXI_12/state_FSM_FFd5 AND XLXI_12/state_FSM_FFd1)
	OR (NOT rcv AND NOT XLXI_12/state_FSM_FFd2 AND 
	NOT XLXI_12/state_FSM_FFd4 AND NOT XLXI_12/state_FSM_FFd1)
	OR (NOT XLXI_12/state_FSM_FFd2 AND XLXI_12/state_FSM_FFd4 AND 
	NOT XLXI_12/state_FSM_FFd5 AND NOT XLXI_12/state_FSM_FFd3)
	OR (NOT XLXI_12/state_FSM_FFd4 AND XLXI_12/state_FSM_FFd5 AND 
	XLXI_12/state_FSM_FFd1 AND NOT XLXI_12/state_FSM_FFd3)
	OR (NOT rcv AND NOT XLXI_12/state_FSM_FFd2 AND 
	NOT XLXI_12/state_FSM_FFd5 AND NOT XLXI_12/state_FSM_FFd1)
	OR (XLXI_12/state_FSM_FFd2 AND XLXI_12/state_FSM_FFd5 AND 
	NOT XLXI_12/state_FSM_FFd1 AND NOT XLXI_12/state_FSM_FFd3)
	OR (XLXI_12/state_FSM_FFd4 AND NOT XLXI_12/state_FSM_FFd5 AND 
	NOT XLXI_12/state_FSM_FFd1 AND NOT XLXI_12/state_FSM_FFd3));

FDCPE_XLXI_12/state_FSM_FFd2: FDCPE port map (XLXI_12/state_FSM_FFd2,XLXI_12/state_FSM_FFd2_D,lowClk,NOT XLXN_83(3)/XLXN_83(3)_RSTF__$INT,'0');
XLXI_12/state_FSM_FFd2_D <= ((NOT rcv AND XLXI_12/state_FSM_FFd1 AND 
	XLXI_12/state_FSM_FFd3)
	OR (XLXI_12/state_FSM_FFd2 AND NOT XLXI_12/state_FSM_FFd4 AND 
	XLXI_12/state_FSM_FFd5 AND NOT XLXI_12/state_FSM_FFd1)
	OR (NOT XLXI_12/state_FSM_FFd2 AND XLXI_12/state_FSM_FFd4 AND 
	NOT XLXI_12/state_FSM_FFd5 AND NOT XLXI_12/state_FSM_FFd1)
	OR (NOT rcv AND XLXI_12/state_FSM_FFd2 AND 
	NOT XLXI_12/state_FSM_FFd4 AND NOT XLXI_12/state_FSM_FFd5 AND XLXI_12/state_FSM_FFd1)
	OR (rcv AND XLXI_12/state_FSM_FFd4 AND 
	NOT XLXI_12/state_FSM_FFd5)
	OR (NOT rcv AND XLXI_12/state_FSM_FFd2 AND 
	XLXI_12/state_FSM_FFd3)
	OR (XLXI_12/state_FSM_FFd4 AND XLXI_12/state_FSM_FFd5 AND 
	XLXI_12/state_FSM_FFd1));

FDCPE_XLXI_12/state_FSM_FFd3: FDCPE port map (XLXI_12/state_FSM_FFd3,XLXI_12/state_FSM_FFd3_D,lowClk,NOT XLXN_83(3)/XLXN_83(3)_RSTF__$INT,'0');
XLXI_12/state_FSM_FFd3_D <= ((rcv AND NOT XLXI_12/state_FSM_FFd2 AND 
	NOT XLXI_12/state_FSM_FFd4 AND XLXI_12/state_FSM_FFd5)
	OR (rcv AND XLXI_12/state_FSM_FFd2 AND 
	XLXI_12/state_FSM_FFd4 AND NOT XLXI_12/state_FSM_FFd5)
	OR (rcv AND XLXI_12/state_FSM_FFd2 AND 
	XLXI_12/state_FSM_FFd4 AND XLXI_12/state_FSM_FFd1));

FDCPE_XLXI_12/state_FSM_FFd4: FDCPE port map (XLXI_12/state_FSM_FFd4,XLXI_12/state_FSM_FFd4_D,lowClk,NOT XLXN_83(3)/XLXN_83(3)_RSTF__$INT,'0');
XLXI_12/state_FSM_FFd4_D <= ((NOT rcv AND XLXI_12/state_FSM_FFd1 AND 
	XLXI_12/state_FSM_FFd3)
	OR (rcv AND XLXI_12/state_FSM_FFd2 AND 
	XLXI_12/state_FSM_FFd5 AND XLXI_12/state_FSM_FFd1)
	OR (NOT rcv AND NOT XLXI_12/state_FSM_FFd2 AND 
	NOT XLXI_12/state_FSM_FFd4 AND NOT XLXI_12/state_FSM_FFd5 AND XLXI_12/state_FSM_FFd1)
	OR (XLXI_12/state_FSM_FFd2 AND XLXI_12/state_FSM_FFd4 AND 
	XLXI_12/state_FSM_FFd5)
	OR (NOT XLXI_12/state_FSM_FFd2 AND XLXI_12/state_FSM_FFd4 AND 
	NOT XLXI_12/state_FSM_FFd1));

FDCPE_XLXI_12/state_FSM_FFd5: FDCPE port map (XLXI_12/state_FSM_FFd5,XLXI_12/state_FSM_FFd5_D,lowClk,NOT XLXN_83(3)/XLXN_83(3)_RSTF__$INT,'0');
XLXI_12/state_FSM_FFd5_D <= ((NOT rcv AND NOT XLXI_12/state_FSM_FFd1 AND 
	XLXI_12/state_FSM_FFd3)
	OR (XLXI_12/state_FSM_FFd2 AND XLXI_12/state_FSM_FFd4 AND 
	XLXI_12/state_FSM_FFd5)
	OR (XLXI_12/state_FSM_FFd2 AND XLXI_12/state_FSM_FFd5 AND 
	NOT XLXI_12/state_FSM_FFd1)
	OR (NOT XLXI_12/state_FSM_FFd2 AND XLXI_12/state_FSM_FFd4 AND 
	NOT XLXI_12/state_FSM_FFd1)
	OR (NOT rcv AND XLXI_12/state_FSM_FFd2 AND 
	NOT XLXI_12/state_FSM_FFd4 AND NOT XLXI_12/state_FSM_FFd5 AND NOT XLXI_12/state_FSM_FFd3));

FTCPE_XLXI_9/timer0: FTCPE port map (XLXI_9/timer(0),'1',lowClk,XLXI_9/timer_CLR(0),'0');
XLXI_9/timer_CLR(0) <= (NOT XLXI_1/state_FSM_FFd1 AND XLXI_1/state_FSM_FFd2);

FTCPE_XLXI_9/timer1: FTCPE port map (XLXI_9/timer(1),XLXI_9/timer(0),lowClk,XLXI_9/timer_CLR(1),'0');
XLXI_9/timer_CLR(1) <= (NOT XLXI_1/state_FSM_FFd1 AND XLXI_1/state_FSM_FFd2);

FTCPE_XLXI_9/timer2: FTCPE port map (XLXI_9/timer(2),XLXI_9/timer_T(2),lowClk,XLXI_9/timer_CLR(2),'0');
XLXI_9/timer_T(2) <= (XLXI_9/timer(0) AND XLXI_9/timer(1));
XLXI_9/timer_CLR(2) <= (NOT XLXI_1/state_FSM_FFd1 AND XLXI_1/state_FSM_FFd2);

FTCPE_XLXI_9/timer3: FTCPE port map (XLXI_9/timer(3),XLXI_9/timer_T(3),lowClk,XLXI_9/timer_CLR(3),'0');
XLXI_9/timer_T(3) <= (XLXI_9/timer(0) AND XLXI_9/timer(1) AND 
	XLXI_9/timer(2));
XLXI_9/timer_CLR(3) <= (NOT XLXI_1/state_FSM_FFd1 AND XLXI_1/state_FSM_FFd2);

FTCPE_XLXI_9/timer4: FTCPE port map (XLXI_9/timer(4),XLXI_9/timer_T(4),lowClk,XLXI_9/timer_CLR(4),'0');
XLXI_9/timer_T(4) <= (XLXI_9/timer(0) AND XLXI_9/timer(1) AND 
	XLXI_9/timer(2) AND XLXI_9/timer(3));
XLXI_9/timer_CLR(4) <= (NOT XLXI_1/state_FSM_FFd1 AND XLXI_1/state_FSM_FFd2);

FTCPE_XLXI_9/timer5: FTCPE port map (XLXI_9/timer(5),XLXI_9/timer_T(5),lowClk,XLXI_9/timer_CLR(5),'0');
XLXI_9/timer_T(5) <= (XLXI_9/timer(0) AND XLXI_9/timer(1) AND 
	XLXI_9/timer(2) AND XLXI_9/timer(3) AND XLXI_9/timer(4));
XLXI_9/timer_CLR(5) <= (NOT XLXI_1/state_FSM_FFd1 AND XLXI_1/state_FSM_FFd2);

FTCPE_XLXN_61: FTCPE port map (XLXN_61,'1',XLXN_61_C,XLXN_61_CLR,'0');
XLXN_61_C <= (XLXI_1/state_FSM_FFd1 AND XLXI_1/state_FSM_FFd3 AND 
	XLXI_1/nextSig);
XLXN_61_CLR <= (NOT XLXI_1/state_FSM_FFd1 AND XLXI_1/state_FSM_FFd2 AND 
	NOT XLXI_1/state_FSM_FFd3);

FDCPE_XLXN_830: FDCPE port map (XLXN_83(0),rcv,lowClk,NOT XLXN_83(3)/XLXN_83(3)_RSTF__$INT,'0',XLXN_83_CE(0));
XLXN_83_CE(0) <= (NOT XLXI_12/state_FSM_FFd2 AND XLXI_12/state_FSM_FFd4 AND 
	NOT XLXI_12/state_FSM_FFd5 AND NOT XLXI_12/state_FSM_FFd1);

FDCPE_XLXN_831: FDCPE port map (XLXN_83(1),rcv,lowClk,NOT XLXN_83(3)/XLXN_83(3)_RSTF__$INT,'0',XLXN_83_CE(1));
XLXN_83_CE(1) <= (XLXI_12/state_FSM_FFd2 AND XLXI_12/state_FSM_FFd4 AND 
	XLXI_12/state_FSM_FFd5);

FDCPE_XLXN_832: FDCPE port map (XLXN_83(2),rcv,lowClk,NOT XLXN_83(3)/XLXN_83(3)_RSTF__$INT,'0',XLXN_83_CE(2));
XLXN_83_CE(2) <= (NOT XLXI_12/state_FSM_FFd2 AND XLXI_12/state_FSM_FFd4 AND 
	XLXI_12/state_FSM_FFd5 AND NOT XLXI_12/state_FSM_FFd1);

FDCPE_XLXN_833: FDCPE port map (XLXN_83(3),rcv,lowClk,NOT XLXN_83(3)/XLXN_83(3)_RSTF__$INT,'0',XLXN_83_CE(3));
XLXN_83_CE(3) <= (XLXI_12/state_FSM_FFd4 AND XLXI_12/state_FSM_FFd5 AND 
	XLXI_12/state_FSM_FFd1);


XLXN_83(3)/XLXN_83(3)_RSTF__$INT <= ((rst AND XLXI_1/state_FSM_FFd1 AND 
	XLXI_1/state_FSM_FFd2)
	OR (rst AND XLXI_1/state_FSM_FFd1 AND 
	XLXI_1/state_FSM_FFd3));


getRand <= (XLXI_1/state_FSM_FFd1 AND NOT XLXI_1/state_FSM_FFd2);


larm <= (NOT XLXI_1/state_FSM_FFd1 AND NOT XLXI_1/state_FSM_FFd2 AND 
	NOT XLXI_1/state_FSM_FFd3 AND XLXI_1/alarm);


okLmp <= (NOT XLXI_1/state_FSM_FFd1 AND NOT XLXI_1/state_FSM_FFd2 AND 
	NOT XLXI_1/state_FSM_FFd3 AND NOT XLXI_1/alarm);


sendEnable <= (NOT XLXI_1/state_FSM_FFd1 AND XLXI_1/state_FSM_FFd2 AND 
	NOT XLXI_1/state_FSM_FFd3);

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-5-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11        XC9572XL-5-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 GND                           
  2 KPR                              24 sendEnable                    
  3 okLmp                            25 sendDone                      
  4 larm                             26 getRand                       
  5 clk                              27 KPR                           
  6 trig                             28 KPR                           
  7 KPR                              29 KPR                           
  8 KPR                              30 TDO                           
  9 KPR                              31 GND                           
 10 GND                              32 VCC                           
 11 KPR                              33 KPR                           
 12 KPR                              34 KPR                           
 13 rcv                              35 KPR                           
 14 lowClk                           36 KPR                           
 15 TDI                              37 KPR                           
 16 TMS                              38 KPR                           
 17 TCK                              39 rst                           
 18 data<0>                          40 KPR                           
 19 data<1>                          41 VCC                           
 20 data<2>                          42 KPR                           
 21 VCC                              43 KPR                           
 22 data<3>                          44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-5-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
