and r0, r1, r0, lsl #11 
mvn r2, r1 
rsb r2, r0, r2, ror #13 
and r0, r2, #5 
