
F303_voltage_driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b458  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000894  0800b5e8  0800b5e8  0001b5e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800be7c  0800be7c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800be7c  0800be7c  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800be7c  0800be7c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800be7c  0800be7c  0001be7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800be80  0800be80  0001be80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800be84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          00001650  200001e0  200001e0  000201e0  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20001830  20001830  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00025518  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004d57  00000000  00000000  00045728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loc    0001ba5e  00000000  00000000  0004a47f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000011d0  00000000  00000000  00065ee0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00002e40  00000000  00000000  000670b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00020996  00000000  00000000  00069ef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00006871  00000000  00000000  0008a886  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000910f7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000513c  00000000  00000000  00091148  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b5d0 	.word	0x0800b5d0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800b5d0 	.word	0x0800b5d0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000c88:	b510      	push	{r4, lr}

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
  ADC_ChannelConfTypeDef sConfig = {0};
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000c8a:	2228      	movs	r2, #40	; 0x28
  ADC_MultiModeTypeDef multimode = {0};
 8000c8c:	2400      	movs	r4, #0
{
 8000c8e:	b094      	sub	sp, #80	; 0x50
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000c90:	4621      	mov	r1, r4
 8000c92:	eb0d 0002 	add.w	r0, sp, r2
  ADC_MultiModeTypeDef multimode = {0};
 8000c96:	e9cd 4402 	strd	r4, r4, [sp, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c9a:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8000c9e:	e9cd 4407 	strd	r4, r4, [sp, #28]
  ADC_MultiModeTypeDef multimode = {0};
 8000ca2:	9401      	str	r4, [sp, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000ca4:	9404      	str	r4, [sp, #16]
 8000ca6:	9409      	str	r4, [sp, #36]	; 0x24
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000ca8:	f007 fe98 	bl	80089dc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000cac:	483c      	ldr	r0, [pc, #240]	; (8000da0 <MX_ADC1_Init+0x118>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000cae:	2301      	movs	r3, #1
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000cb0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000cb4:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000cb8:	6103      	str	r3, [r0, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 1;
 8000cba:	61c3      	str	r3, [r0, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000cbc:	2304      	movs	r3, #4
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000cbe:	e9c0 1200 	strd	r1, r2, [r0]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000cc2:	6143      	str	r3, [r0, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	e9c0 230a 	strd	r2, r3, [r0, #40]	; 0x28
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000ccc:	8304      	strh	r4, [r0, #24]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000cce:	6084      	str	r4, [r0, #8]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000cd0:	f880 4020 	strb.w	r4, [r0, #32]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000cd4:	60c4      	str	r4, [r0, #12]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000cd6:	f880 4030 	strb.w	r4, [r0, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000cda:	6344      	str	r4, [r0, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000cdc:	f002 fdc4 	bl	8003868 <HAL_ADC_Init>
 8000ce0:	2800      	cmp	r0, #0
 8000ce2:	d143      	bne.n	8000d6c <MX_ADC1_Init+0xe4>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000ce4:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000ce6:	482e      	ldr	r0, [pc, #184]	; (8000da0 <MX_ADC1_Init+0x118>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000ce8:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000cea:	a901      	add	r1, sp, #4
 8000cec:	f003 fc96 	bl	800461c <HAL_ADCEx_MultiModeConfigChannel>
 8000cf0:	2800      	cmp	r0, #0
 8000cf2:	d14b      	bne.n	8000d8c <MX_ADC1_Init+0x104>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	e9cd 2304 	strd	r2, r3, [sp, #16]
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cfc:	4828      	ldr	r0, [pc, #160]	; (8000da0 <MX_ADC1_Init+0x118>)
  sConfig.Channel = ADC_CHANNEL_1;
 8000cfe:	2200      	movs	r2, #0
 8000d00:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d02:	a904      	add	r1, sp, #16
  sConfig.Channel = ADC_CHANNEL_1;
 8000d04:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8000d08:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d0c:	f003 f86e 	bl	8003dec <HAL_ADC_ConfigChannel>
 8000d10:	2800      	cmp	r0, #0
 8000d12:	d138      	bne.n	8000d86 <MX_ADC1_Init+0xfe>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
  sConfigInjected.InjectedNbrOfConversion = 3;
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_19CYCLES_5;
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000d14:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8000d98 <MX_ADC1_Init+0x110>
  sConfigInjected.InjectedNbrOfConversion = 3;
 8000d18:	2103      	movs	r1, #3
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000d1a:	2300      	movs	r3, #0
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8000d1c:	2201      	movs	r2, #1
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 8000d1e:	2404      	movs	r4, #4
  sConfigInjected.InjectedNbrOfConversion = 3;
 8000d20:	9110      	str	r1, [sp, #64]	; 0x40
  sConfigInjected.AutoInjectedConv = DISABLE;
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
  sConfigInjected.QueueInjectedContext = DISABLE;
  sConfigInjected.InjectedOffset = 0;
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d22:	481f      	ldr	r0, [pc, #124]	; (8000da0 <MX_ADC1_Init+0x118>)
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000d24:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d26:	a90a      	add	r1, sp, #40	; 0x28
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000d28:	e9cd 220a 	strd	r2, r2, [sp, #40]	; 0x28
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000d2c:	ed8d 7b12 	vstr	d7, [sp, #72]	; 0x48
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000d30:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 8000d34:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000d36:	f8ad 3044 	strh.w	r3, [sp, #68]	; 0x44
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000d3a:	f88d 3046 	strb.w	r3, [sp, #70]	; 0x46
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d3e:	f003 fa1f 	bl	8004180 <HAL_ADCEx_InjectedConfigChannel>
 8000d42:	b9e8      	cbnz	r0, 8000d80 <MX_ADC1_Init+0xf8>
    Error_Handler();
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 8000d44:	2204      	movs	r2, #4
 8000d46:	2302      	movs	r3, #2
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d48:	4815      	ldr	r0, [pc, #84]	; (8000da0 <MX_ADC1_Init+0x118>)
 8000d4a:	a90a      	add	r1, sp, #40	; 0x28
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 8000d4c:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d50:	f003 fa16 	bl	8004180 <HAL_ADCEx_InjectedConfigChannel>
 8000d54:	b988      	cbnz	r0, 8000d7a <MX_ADC1_Init+0xf2>
    Error_Handler();
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_5;
 8000d56:	2205      	movs	r2, #5
 8000d58:	2303      	movs	r3, #3
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d5a:	4811      	ldr	r0, [pc, #68]	; (8000da0 <MX_ADC1_Init+0x118>)
 8000d5c:	a90a      	add	r1, sp, #40	; 0x28
  sConfigInjected.InjectedChannel = ADC_CHANNEL_5;
 8000d5e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d62:	f003 fa0d 	bl	8004180 <HAL_ADCEx_InjectedConfigChannel>
 8000d66:	b920      	cbnz	r0, 8000d72 <MX_ADC1_Init+0xea>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d68:	b014      	add	sp, #80	; 0x50
 8000d6a:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000d6c:	f001 fee0 	bl	8002b30 <Error_Handler>
 8000d70:	e7b8      	b.n	8000ce4 <MX_ADC1_Init+0x5c>
    Error_Handler();
 8000d72:	f001 fedd 	bl	8002b30 <Error_Handler>
}
 8000d76:	b014      	add	sp, #80	; 0x50
 8000d78:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000d7a:	f001 fed9 	bl	8002b30 <Error_Handler>
 8000d7e:	e7ea      	b.n	8000d56 <MX_ADC1_Init+0xce>
    Error_Handler();
 8000d80:	f001 fed6 	bl	8002b30 <Error_Handler>
 8000d84:	e7de      	b.n	8000d44 <MX_ADC1_Init+0xbc>
    Error_Handler();
 8000d86:	f001 fed3 	bl	8002b30 <Error_Handler>
 8000d8a:	e7c3      	b.n	8000d14 <MX_ADC1_Init+0x8c>
    Error_Handler();
 8000d8c:	f001 fed0 	bl	8002b30 <Error_Handler>
 8000d90:	e7b0      	b.n	8000cf4 <MX_ADC1_Init+0x6c>
 8000d92:	bf00      	nop
 8000d94:	f3af 8000 	nop.w
 8000d98:	00000001 	.word	0x00000001
 8000d9c:	00000040 	.word	0x00000040
 8000da0:	20000218 	.word	0x20000218
 8000da4:	00000000 	.word	0x00000000

08000da8 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000da8:	b510      	push	{r4, lr}

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000daa:	2400      	movs	r4, #0
{
 8000dac:	b090      	sub	sp, #64	; 0x40
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000dae:	2228      	movs	r2, #40	; 0x28
 8000db0:	4621      	mov	r1, r4
 8000db2:	a806      	add	r0, sp, #24
  ADC_ChannelConfTypeDef sConfig = {0};
 8000db4:	e9cd 4400 	strd	r4, r4, [sp]
 8000db8:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8000dbc:	e9cd 4404 	strd	r4, r4, [sp, #16]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000dc0:	f007 fe0c 	bl	80089dc <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000dc4:	4828      	ldr	r0, [pc, #160]	; (8000e68 <MX_ADC2_Init+0xc0>)
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000dc6:	4a29      	ldr	r2, [pc, #164]	; (8000e6c <MX_ADC2_Init+0xc4>)
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc2.Init.NbrOfConversion = 1;
  hadc2.Init.DMAContinuousRequests = DISABLE;
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000dc8:	8304      	strh	r4, [r0, #24]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000dca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000dce:	e9c0 2300 	strd	r2, r3, [r0]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	e9c0 230a 	strd	r2, r3, [r0, #40]	; 0x28
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000dda:	2304      	movs	r3, #4
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000ddc:	6084      	str	r4, [r0, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000dde:	6104      	str	r4, [r0, #16]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000de0:	f880 4020 	strb.w	r4, [r0, #32]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000de4:	60c4      	str	r4, [r0, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000de6:	61c2      	str	r2, [r0, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000de8:	f880 4030 	strb.w	r4, [r0, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000dec:	6143      	str	r3, [r0, #20]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000dee:	6344      	str	r4, [r0, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000df0:	f002 fd3a 	bl	8003868 <HAL_ADC_Init>
 8000df4:	bb38      	cbnz	r0, 8000e46 <MX_ADC2_Init+0x9e>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000df6:	2201      	movs	r2, #1
 8000df8:	2301      	movs	r3, #1
 8000dfa:	e9cd 2300 	strd	r2, r3, [sp]
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000dfe:	481a      	ldr	r0, [pc, #104]	; (8000e68 <MX_ADC2_Init+0xc0>)
  sConfig.Channel = ADC_CHANNEL_1;
 8000e00:	2200      	movs	r2, #0
 8000e02:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000e04:	4669      	mov	r1, sp
  sConfig.Channel = ADC_CHANNEL_1;
 8000e06:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000e0a:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000e0e:	f002 ffed 	bl	8003dec <HAL_ADC_ConfigChannel>
 8000e12:	b9f8      	cbnz	r0, 8000e54 <MX_ADC2_Init+0xac>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
  sConfigInjected.InjectedNbrOfConversion = 1;
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_19CYCLES_5;
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000e14:	ed9f 7b12 	vldr	d7, [pc, #72]	; 8000e60 <MX_ADC2_Init+0xb8>
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 8000e18:	2004      	movs	r0, #4
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000e1a:	2300      	movs	r3, #0
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8000e1c:	2201      	movs	r2, #1
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 8000e1e:	9008      	str	r0, [sp, #32]
  sConfigInjected.AutoInjectedConv = DISABLE;
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
  sConfigInjected.QueueInjectedContext = DISABLE;
  sConfigInjected.InjectedOffset = 0;
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000e20:	a906      	add	r1, sp, #24
 8000e22:	4811      	ldr	r0, [pc, #68]	; (8000e68 <MX_ADC2_Init+0xc0>)
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000e24:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000e26:	e9cd 2206 	strd	r2, r2, [sp, #24]
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000e2a:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000e2e:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
  sConfigInjected.InjectedNbrOfConversion = 1;
 8000e32:	920c      	str	r2, [sp, #48]	; 0x30
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000e34:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000e38:	f88d 3036 	strb.w	r3, [sp, #54]	; 0x36
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000e3c:	f003 f9a0 	bl	8004180 <HAL_ADCEx_InjectedConfigChannel>
 8000e40:	b920      	cbnz	r0, 8000e4c <MX_ADC2_Init+0xa4>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000e42:	b010      	add	sp, #64	; 0x40
 8000e44:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000e46:	f001 fe73 	bl	8002b30 <Error_Handler>
 8000e4a:	e7d4      	b.n	8000df6 <MX_ADC2_Init+0x4e>
    Error_Handler();
 8000e4c:	f001 fe70 	bl	8002b30 <Error_Handler>
}
 8000e50:	b010      	add	sp, #64	; 0x40
 8000e52:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000e54:	f001 fe6c 	bl	8002b30 <Error_Handler>
 8000e58:	e7dc      	b.n	8000e14 <MX_ADC2_Init+0x6c>
 8000e5a:	bf00      	nop
 8000e5c:	f3af 8000 	nop.w
 8000e60:	00000001 	.word	0x00000001
 8000e64:	00000040 	.word	0x00000040
 8000e68:	20000268 	.word	0x20000268
 8000e6c:	50000100 	.word	0x50000100

08000e70 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000e70:	b510      	push	{r4, lr}

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
  ADC_ChannelConfTypeDef sConfig = {0};
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000e72:	2228      	movs	r2, #40	; 0x28
  ADC_MultiModeTypeDef multimode = {0};
 8000e74:	2400      	movs	r4, #0
{
 8000e76:	b094      	sub	sp, #80	; 0x50
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000e78:	eb0d 0002 	add.w	r0, sp, r2
 8000e7c:	4621      	mov	r1, r4
  ADC_MultiModeTypeDef multimode = {0};
 8000e7e:	e9cd 4402 	strd	r4, r4, [sp, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e82:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8000e86:	e9cd 4407 	strd	r4, r4, [sp, #28]
  ADC_MultiModeTypeDef multimode = {0};
 8000e8a:	9401      	str	r4, [sp, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e8c:	9404      	str	r4, [sp, #16]
 8000e8e:	9409      	str	r4, [sp, #36]	; 0x24
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000e90:	f007 fda4 	bl	80089dc <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000e94:	482c      	ldr	r0, [pc, #176]	; (8000f48 <MX_ADC3_Init+0xd8>)
 8000e96:	4b2d      	ldr	r3, [pc, #180]	; (8000f4c <MX_ADC3_Init+0xdc>)
 8000e98:	6003      	str	r3, [r0, #0]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc3.Init.ContinuousConvMode = DISABLE;
  hadc3.Init.DiscontinuousConvMode = DISABLE;
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	e9c0 230a 	strd	r2, r3, [r0, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc3.Init.NbrOfConversion = 1;
  hadc3.Init.DMAContinuousRequests = DISABLE;
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000ea2:	8304      	strh	r4, [r0, #24]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ea4:	2304      	movs	r3, #4
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000ea6:	e9c0 4401 	strd	r4, r4, [r0, #4]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000eaa:	6104      	str	r4, [r0, #16]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000eac:	f880 4020 	strb.w	r4, [r0, #32]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000eb0:	60c4      	str	r4, [r0, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000eb2:	61c2      	str	r2, [r0, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000eb4:	f880 4030 	strb.w	r4, [r0, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000eb8:	6143      	str	r3, [r0, #20]
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000eba:	6344      	str	r4, [r0, #52]	; 0x34
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000ebc:	f002 fcd4 	bl	8003868 <HAL_ADC_Init>
 8000ec0:	bb78      	cbnz	r0, 8000f22 <MX_ADC3_Init+0xb2>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000ec2:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8000ec4:	4820      	ldr	r0, [pc, #128]	; (8000f48 <MX_ADC3_Init+0xd8>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000ec6:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8000ec8:	a901      	add	r1, sp, #4
 8000eca:	f003 fba7 	bl	800461c <HAL_ADCEx_MultiModeConfigChannel>
 8000ece:	bb90      	cbnz	r0, 8000f36 <MX_ADC3_Init+0xc6>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000ed0:	2205      	movs	r2, #5
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	e9cd 2304 	strd	r2, r3, [sp, #16]
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000ed8:	481b      	ldr	r0, [pc, #108]	; (8000f48 <MX_ADC3_Init+0xd8>)
  sConfig.Channel = ADC_CHANNEL_5;
 8000eda:	2200      	movs	r2, #0
 8000edc:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000ede:	a904      	add	r1, sp, #16
  sConfig.Channel = ADC_CHANNEL_5;
 8000ee0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8000ee4:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000ee8:	f002 ff80 	bl	8003dec <HAL_ADC_ConfigChannel>
 8000eec:	bb00      	cbnz	r0, 8000f30 <MX_ADC3_Init+0xc0>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
  sConfigInjected.InjectedNbrOfConversion = 1;
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_19CYCLES_5;
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000eee:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8000f40 <MX_ADC3_Init+0xd0>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000ef2:	2201      	movs	r2, #1
  sConfigInjected.InjectedChannel = ADC_CHANNEL_5;
 8000ef4:	2005      	movs	r0, #5
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000ef6:	2300      	movs	r3, #0
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000ef8:	e9cd 020a 	strd	r0, r2, [sp, #40]	; 0x28
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 8000efc:	2404      	movs	r4, #4
  sConfigInjected.AutoInjectedConv = DISABLE;
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
  sConfigInjected.QueueInjectedContext = DISABLE;
  sConfigInjected.InjectedOffset = 0;
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
  if (HAL_ADCEx_InjectedConfigChannel(&hadc3, &sConfigInjected) != HAL_OK)
 8000efe:	4812      	ldr	r0, [pc, #72]	; (8000f48 <MX_ADC3_Init+0xd8>)
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000f00:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_ADCEx_InjectedConfigChannel(&hadc3, &sConfigInjected) != HAL_OK)
 8000f02:	a90a      	add	r1, sp, #40	; 0x28
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000f04:	ed8d 7b12 	vstr	d7, [sp, #72]	; 0x48
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000f08:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
  sConfigInjected.InjectedNbrOfConversion = 1;
 8000f0c:	9210      	str	r2, [sp, #64]	; 0x40
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 8000f0e:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000f10:	f8ad 3044 	strh.w	r3, [sp, #68]	; 0x44
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000f14:	f88d 3046 	strb.w	r3, [sp, #70]	; 0x46
  if (HAL_ADCEx_InjectedConfigChannel(&hadc3, &sConfigInjected) != HAL_OK)
 8000f18:	f003 f932 	bl	8004180 <HAL_ADCEx_InjectedConfigChannel>
 8000f1c:	b920      	cbnz	r0, 8000f28 <MX_ADC3_Init+0xb8>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000f1e:	b014      	add	sp, #80	; 0x50
 8000f20:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000f22:	f001 fe05 	bl	8002b30 <Error_Handler>
 8000f26:	e7cc      	b.n	8000ec2 <MX_ADC3_Init+0x52>
    Error_Handler();
 8000f28:	f001 fe02 	bl	8002b30 <Error_Handler>
}
 8000f2c:	b014      	add	sp, #80	; 0x50
 8000f2e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000f30:	f001 fdfe 	bl	8002b30 <Error_Handler>
 8000f34:	e7db      	b.n	8000eee <MX_ADC3_Init+0x7e>
    Error_Handler();
 8000f36:	f001 fdfb 	bl	8002b30 <Error_Handler>
 8000f3a:	e7c9      	b.n	8000ed0 <MX_ADC3_Init+0x60>
 8000f3c:	f3af 8000 	nop.w
 8000f40:	00000001 	.word	0x00000001
 8000f44:	00000040 	.word	0x00000040
 8000f48:	200002b8 	.word	0x200002b8
 8000f4c:	50000400 	.word	0x50000400

08000f50 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f50:	b500      	push	{lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(adcHandle->Instance==ADC1)
 8000f52:	6802      	ldr	r2, [r0, #0]
{
 8000f54:	b08f      	sub	sp, #60	; 0x3c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f56:	2300      	movs	r3, #0
  if(adcHandle->Instance==ADC1)
 8000f58:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f5c:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8000f60:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
 8000f64:	930c      	str	r3, [sp, #48]	; 0x30
  if(adcHandle->Instance==ADC1)
 8000f66:	d024      	beq.n	8000fb2 <HAL_ADC_MspInit+0x62>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC2)
 8000f68:	4b49      	ldr	r3, [pc, #292]	; (8001090 <HAL_ADC_MspInit+0x140>)
 8000f6a:	429a      	cmp	r2, r3
 8000f6c:	d005      	beq.n	8000f7a <HAL_ADC_MspInit+0x2a>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC3)
 8000f6e:	4b49      	ldr	r3, [pc, #292]	; (8001094 <HAL_ADC_MspInit+0x144>)
 8000f70:	429a      	cmp	r2, r3
 8000f72:	d063      	beq.n	800103c <HAL_ADC_MspInit+0xec>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8000f74:	b00f      	add	sp, #60	; 0x3c
 8000f76:	f85d fb04 	ldr.w	pc, [sp], #4
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000f7a:	4a47      	ldr	r2, [pc, #284]	; (8001098 <HAL_ADC_MspInit+0x148>)
 8000f7c:	6813      	ldr	r3, [r2, #0]
 8000f7e:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000f80:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000f82:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000f84:	d04f      	beq.n	8001026 <HAL_ADC_MspInit+0xd6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f86:	4b45      	ldr	r3, [pc, #276]	; (800109c <HAL_ADC_MspInit+0x14c>)
 8000f88:	695a      	ldr	r2, [r3, #20]
 8000f8a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000f8e:	615a      	str	r2, [r3, #20]
 8000f90:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000f92:	ed9f 7b3b 	vldr	d7, [pc, #236]	; 8001080 <HAL_ADC_MspInit+0x130>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f9a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f9c:	a908      	add	r1, sp, #32
 8000f9e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000fa2:	ed8d 7b08 	vstr	d7, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa6:	9b05      	ldr	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fa8:	f004 fa54 	bl	8005454 <HAL_GPIO_Init>
}
 8000fac:	b00f      	add	sp, #60	; 0x3c
 8000fae:	f85d fb04 	ldr.w	pc, [sp], #4
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000fb2:	4a39      	ldr	r2, [pc, #228]	; (8001098 <HAL_ADC_MspInit+0x148>)
 8000fb4:	6813      	ldr	r3, [r2, #0]
 8000fb6:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000fb8:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000fba:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000fbc:	d028      	beq.n	8001010 <HAL_ADC_MspInit+0xc0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fbe:	4b37      	ldr	r3, [pc, #220]	; (800109c <HAL_ADC_MspInit+0x14c>)
 8000fc0:	695a      	ldr	r2, [r3, #20]
 8000fc2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000fc6:	615a      	str	r2, [r3, #20]
 8000fc8:	695a      	ldr	r2, [r3, #20]
 8000fca:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8000fce:	9202      	str	r2, [sp, #8]
 8000fd0:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000fd2:	695a      	ldr	r2, [r3, #20]
 8000fd4:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8000fd8:	615a      	str	r2, [r3, #20]
 8000fda:	695b      	ldr	r3, [r3, #20]
 8000fdc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000fe0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8000fe2:	2209      	movs	r2, #9
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe4:	a908      	add	r1, sp, #32
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8000fe6:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8000fec:	e9cd 2308 	strd	r2, r3, [sp, #32]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ff0:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ff2:	f004 fa2f 	bl	8005454 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000ff6:	ed9f 7b22 	vldr	d7, [pc, #136]	; 8001080 <HAL_ADC_MspInit+0x130>
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffa:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ffc:	4828      	ldr	r0, [pc, #160]	; (80010a0 <HAL_ADC_MspInit+0x150>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffe:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001000:	a908      	add	r1, sp, #32
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001002:	ed8d 7b08 	vstr	d7, [sp, #32]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001006:	f004 fa25 	bl	8005454 <HAL_GPIO_Init>
}
 800100a:	b00f      	add	sp, #60	; 0x3c
 800100c:	f85d fb04 	ldr.w	pc, [sp], #4
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001010:	4b22      	ldr	r3, [pc, #136]	; (800109c <HAL_ADC_MspInit+0x14c>)
 8001012:	695a      	ldr	r2, [r3, #20]
 8001014:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001018:	615a      	str	r2, [r3, #20]
 800101a:	695b      	ldr	r3, [r3, #20]
 800101c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001020:	9301      	str	r3, [sp, #4]
 8001022:	9b01      	ldr	r3, [sp, #4]
 8001024:	e7cb      	b.n	8000fbe <HAL_ADC_MspInit+0x6e>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001026:	4b1d      	ldr	r3, [pc, #116]	; (800109c <HAL_ADC_MspInit+0x14c>)
 8001028:	695a      	ldr	r2, [r3, #20]
 800102a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800102e:	615a      	str	r2, [r3, #20]
 8001030:	695b      	ldr	r3, [r3, #20]
 8001032:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001036:	9304      	str	r3, [sp, #16]
 8001038:	9b04      	ldr	r3, [sp, #16]
 800103a:	e7a4      	b.n	8000f86 <HAL_ADC_MspInit+0x36>
    __HAL_RCC_ADC34_CLK_ENABLE();
 800103c:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8001040:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001044:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8001088 <HAL_ADC_MspInit+0x138>
    __HAL_RCC_ADC34_CLK_ENABLE();
 8001048:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800104a:	4816      	ldr	r0, [pc, #88]	; (80010a4 <HAL_ADC_MspInit+0x154>)
    __HAL_RCC_ADC34_CLK_ENABLE();
 800104c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8001050:	615a      	str	r2, [r3, #20]
 8001052:	695a      	ldr	r2, [r3, #20]
 8001054:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 8001058:	9206      	str	r2, [sp, #24]
 800105a:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800105c:	695a      	ldr	r2, [r3, #20]
 800105e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001062:	615a      	str	r2, [r3, #20]
 8001064:	695b      	ldr	r3, [r3, #20]
 8001066:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800106a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800106c:	a908      	add	r1, sp, #32
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800106e:	ed8d 7b08 	vstr	d7, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001072:	9b07      	ldr	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001074:	f004 f9ee 	bl	8005454 <HAL_GPIO_Init>
}
 8001078:	e77c      	b.n	8000f74 <HAL_ADC_MspInit+0x24>
 800107a:	bf00      	nop
 800107c:	f3af 8000 	nop.w
 8001080:	00000010 	.word	0x00000010
 8001084:	00000003 	.word	0x00000003
 8001088:	00002000 	.word	0x00002000
 800108c:	00000003 	.word	0x00000003
 8001090:	50000100 	.word	0x50000100
 8001094:	50000400 	.word	0x50000400
 8001098:	200001fc 	.word	0x200001fc
 800109c:	40021000 	.word	0x40021000
 80010a0:	48001400 	.word	0x48001400
 80010a4:	48000400 	.word	0x48000400

080010a8 <getBatteryVoltage>:
}

/* USER CODE BEGIN 1 */

inline float getBatteryVoltage(void)
{
 80010a8:	b508      	push	{r3, lr}
  return adc_raw.batt_v * 3.3 * 11 / 4096;
 80010aa:	4b09      	ldr	r3, [pc, #36]	; (80010d0 <getBatteryVoltage+0x28>)
 80010ac:	6898      	ldr	r0, [r3, #8]
 80010ae:	f7ff fa39 	bl	8000524 <__aeabi_i2d>
 80010b2:	a305      	add	r3, pc, #20	; (adr r3, 80010c8 <getBatteryVoltage+0x20>)
 80010b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010b8:	f7ff fa9e 	bl	80005f8 <__aeabi_dmul>
 80010bc:	f7ff fd94 	bl	8000be8 <__aeabi_d2f>
}
 80010c0:	ee00 0a10 	vmov	s0, r0
 80010c4:	bd08      	pop	{r3, pc}
 80010c6:	bf00      	nop
 80010c8:	66666666 	.word	0x66666666
 80010cc:	3f822666 	.word	0x3f822666
 80010d0:	20000200 	.word	0x20000200
 80010d4:	00000000 	.word	0x00000000

080010d8 <getCurrentM0>:
// 50V/V * 5m = 250mV/A
inline float getCurrentM0(void)
{
 80010d8:	b508      	push	{r3, lr}
  return (adc_raw.cs_m0 - 2048) * 3.3 / 4096 * 4;
 80010da:	4b0b      	ldr	r3, [pc, #44]	; (8001108 <getCurrentM0+0x30>)
 80010dc:	6818      	ldr	r0, [r3, #0]
 80010de:	f5a0 6000 	sub.w	r0, r0, #2048	; 0x800
 80010e2:	f7ff fa1f 	bl	8000524 <__aeabi_i2d>
 80010e6:	a306      	add	r3, pc, #24	; (adr r3, 8001100 <getCurrentM0+0x28>)
 80010e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ec:	f7ff fa84 	bl	80005f8 <__aeabi_dmul>
 80010f0:	f7ff fd7a 	bl	8000be8 <__aeabi_d2f>
}
 80010f4:	ee00 0a10 	vmov	s0, r0
 80010f8:	bd08      	pop	{r3, pc}
 80010fa:	bf00      	nop
 80010fc:	f3af 8000 	nop.w
 8001100:	66666666 	.word	0x66666666
 8001104:	3f6a6666 	.word	0x3f6a6666
 8001108:	20000200 	.word	0x20000200
 800110c:	00000000 	.word	0x00000000

08001110 <getCurrentM1>:
inline float getCurrentM1(void)
{
 8001110:	b508      	push	{r3, lr}
  return (adc_raw.cs_m1 - 2048) * 3.3 / 4096 * 4;
 8001112:	4b0b      	ldr	r3, [pc, #44]	; (8001140 <getCurrentM1+0x30>)
 8001114:	6858      	ldr	r0, [r3, #4]
 8001116:	f5a0 6000 	sub.w	r0, r0, #2048	; 0x800
 800111a:	f7ff fa03 	bl	8000524 <__aeabi_i2d>
 800111e:	a306      	add	r3, pc, #24	; (adr r3, 8001138 <getCurrentM1+0x28>)
 8001120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001124:	f7ff fa68 	bl	80005f8 <__aeabi_dmul>
 8001128:	f7ff fd5e 	bl	8000be8 <__aeabi_d2f>
}
 800112c:	ee00 0a10 	vmov	s0, r0
 8001130:	bd08      	pop	{r3, pc}
 8001132:	bf00      	nop
 8001134:	f3af 8000 	nop.w
 8001138:	66666666 	.word	0x66666666
 800113c:	3f6a6666 	.word	0x3f6a6666
 8001140:	20000200 	.word	0x20000200

08001144 <updateADC_M0>:

inline void updateADC_M0(void)
{
 8001144:	b570      	push	{r4, r5, r6, lr}
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001146:	4e12      	ldr	r6, [pc, #72]	; (8001190 <updateADC_M0+0x4c>)
  adc_raw.cs_m0 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 8001148:	4c12      	ldr	r4, [pc, #72]	; (8001194 <updateADC_M0+0x50>)
 800114a:	4d13      	ldr	r5, [pc, #76]	; (8001198 <updateADC_M0+0x54>)
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 800114c:	2201      	movs	r2, #1
 800114e:	4630      	mov	r0, r6
 8001150:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001154:	f004 fa6e 	bl	8005634 <HAL_GPIO_WritePin>
  adc_raw.cs_m0 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 8001158:	2101      	movs	r1, #1
 800115a:	4620      	mov	r0, r4
 800115c:	f002 fe30 	bl	8003dc0 <HAL_ADCEx_InjectedGetValue>
  adc_raw.temp_m0 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_2);
 8001160:	2102      	movs	r1, #2
  adc_raw.cs_m0 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 8001162:	6028      	str	r0, [r5, #0]
  adc_raw.temp_m0 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_2);
 8001164:	4620      	mov	r0, r4
 8001166:	f002 fe2b 	bl	8003dc0 <HAL_ADCEx_InjectedGetValue>
  adc_raw.temp_m1 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_3);
 800116a:	2103      	movs	r1, #3
  adc_raw.temp_m0 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_2);
 800116c:	60e8      	str	r0, [r5, #12]
  adc_raw.temp_m1 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_3);
 800116e:	4620      	mov	r0, r4
 8001170:	f002 fe26 	bl	8003dc0 <HAL_ADCEx_InjectedGetValue>
 8001174:	4603      	mov	r3, r0
  HAL_ADCEx_InjectedStart(&hadc1);
 8001176:	4620      	mov	r0, r4
  adc_raw.temp_m1 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_3);
 8001178:	612b      	str	r3, [r5, #16]
  HAL_ADCEx_InjectedStart(&hadc1);
 800117a:	f002 fd99 	bl	8003cb0 <HAL_ADCEx_InjectedStart>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800117e:	4630      	mov	r0, r6
 8001180:	2200      	movs	r2, #0
}
 8001182:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001186:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800118a:	f004 ba53 	b.w	8005634 <HAL_GPIO_WritePin>
 800118e:	bf00      	nop
 8001190:	48000800 	.word	0x48000800
 8001194:	20000218 	.word	0x20000218
 8001198:	20000200 	.word	0x20000200

0800119c <updateADC_M1>:

inline void updateADC_M1(void)
{
 800119c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 800119e:	4c11      	ldr	r4, [pc, #68]	; (80011e4 <updateADC_M1+0x48>)
  adc_raw.batt_v = HAL_ADCEx_InjectedGetValue(&hadc3, ADC_INJECTED_RANK_1);
 80011a0:	4d11      	ldr	r5, [pc, #68]	; (80011e8 <updateADC_M1+0x4c>)
  adc_raw.cs_m1 = HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_1);
 80011a2:	4f12      	ldr	r7, [pc, #72]	; (80011ec <updateADC_M1+0x50>)
  adc_raw.batt_v = HAL_ADCEx_InjectedGetValue(&hadc3, ADC_INJECTED_RANK_1);
 80011a4:	4e12      	ldr	r6, [pc, #72]	; (80011f0 <updateADC_M1+0x54>)
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80011a6:	2201      	movs	r2, #1
 80011a8:	4620      	mov	r0, r4
 80011aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011ae:	f004 fa41 	bl	8005634 <HAL_GPIO_WritePin>
  adc_raw.batt_v = HAL_ADCEx_InjectedGetValue(&hadc3, ADC_INJECTED_RANK_1);
 80011b2:	2101      	movs	r1, #1
 80011b4:	4628      	mov	r0, r5
 80011b6:	f002 fe03 	bl	8003dc0 <HAL_ADCEx_InjectedGetValue>
  adc_raw.cs_m1 = HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_1);
 80011ba:	2101      	movs	r1, #1
  adc_raw.batt_v = HAL_ADCEx_InjectedGetValue(&hadc3, ADC_INJECTED_RANK_1);
 80011bc:	60b0      	str	r0, [r6, #8]
  adc_raw.cs_m1 = HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_1);
 80011be:	4638      	mov	r0, r7
 80011c0:	f002 fdfe 	bl	8003dc0 <HAL_ADCEx_InjectedGetValue>
 80011c4:	4603      	mov	r3, r0
  HAL_ADCEx_InjectedStart(&hadc2);
 80011c6:	4638      	mov	r0, r7
  adc_raw.cs_m1 = HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_1);
 80011c8:	6073      	str	r3, [r6, #4]
  HAL_ADCEx_InjectedStart(&hadc2);
 80011ca:	f002 fd71 	bl	8003cb0 <HAL_ADCEx_InjectedStart>
  HAL_ADCEx_InjectedStart(&hadc3);
 80011ce:	4628      	mov	r0, r5
 80011d0:	f002 fd6e 	bl	8003cb0 <HAL_ADCEx_InjectedStart>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80011d4:	4620      	mov	r0, r4
 80011d6:	2200      	movs	r2, #0
}
 80011d8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80011dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011e0:	f004 ba28 	b.w	8005634 <HAL_GPIO_WritePin>
 80011e4:	48000800 	.word	0x48000800
 80011e8:	200002b8 	.word	0x200002b8
 80011ec:	20000268 	.word	0x20000268
 80011f0:	20000200 	.word	0x20000200

080011f4 <MX_CAN_Init>:
CAN_HandleTypeDef hcan;
uint32_t can_send_fail_cnt = 0;

/* CAN init function */
void MX_CAN_Init(void)
{
 80011f4:	b510      	push	{r4, lr}
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 80011f6:	480c      	ldr	r0, [pc, #48]	; (8001228 <MX_CAN_Init+0x34>)
 80011f8:	4c0c      	ldr	r4, [pc, #48]	; (800122c <MX_CAN_Init+0x38>)
  hcan.Init.Prescaler = 4;
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80011fa:	2300      	movs	r3, #0
  hcan.Init.Prescaler = 4;
 80011fc:	2204      	movs	r2, #4
 80011fe:	e9c0 4200 	strd	r4, r2, [r0]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
  hcan.Init.TimeSeg1 = CAN_BS1_4TQ;
 8001202:	f44f 3140 	mov.w	r1, #196608	; 0x30000
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 8001206:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
  hcan.Init.TimeTriggeredMode = DISABLE;
 800120a:	6183      	str	r3, [r0, #24]
  hcan.Init.AutoBusOff = DISABLE;
  hcan.Init.AutoWakeUp = DISABLE;
  hcan.Init.AutoRetransmission = DISABLE;
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800120c:	8383      	strh	r3, [r0, #28]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800120e:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 8001212:	e9c0 1204 	strd	r1, r2, [r0, #16]
  hcan.Init.TransmitFifoPriority = DISABLE;
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001216:	f003 fa95 	bl	8004744 <HAL_CAN_Init>
 800121a:	b900      	cbnz	r0, 800121e <MX_CAN_Init+0x2a>
    Error_Handler();
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */
}
 800121c:	bd10      	pop	{r4, pc}
 800121e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8001222:	f001 bc85 	b.w	8002b30 <Error_Handler>
 8001226:	bf00      	nop
 8001228:	2000030c 	.word	0x2000030c
 800122c:	40006400 	.word	0x40006400

08001230 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef *canHandle)
{
 8001230:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if (canHandle->Instance == CAN)
 8001232:	4b28      	ldr	r3, [pc, #160]	; (80012d4 <HAL_CAN_MspInit+0xa4>)
 8001234:	6802      	ldr	r2, [r0, #0]
{
 8001236:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001238:	2400      	movs	r4, #0
  if (canHandle->Instance == CAN)
 800123a:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800123c:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8001240:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001244:	9406      	str	r4, [sp, #24]
  if (canHandle->Instance == CAN)
 8001246:	d001      	beq.n	800124c <HAL_CAN_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(CAN_SCE_IRQn);
    /* USER CODE BEGIN CAN_MspInit 1 */

    /* USER CODE END CAN_MspInit 1 */
  }
}
 8001248:	b009      	add	sp, #36	; 0x24
 800124a:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_CAN1_CLK_ENABLE();
 800124c:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001250:	a902      	add	r1, sp, #8
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001252:	69da      	ldr	r2, [r3, #28]
 8001254:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001258:	61da      	str	r2, [r3, #28]
 800125a:	69da      	ldr	r2, [r3, #28]
 800125c:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8001260:	9200      	str	r2, [sp, #0]
 8001262:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001264:	695a      	ldr	r2, [r3, #20]
 8001266:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800126a:	615a      	str	r2, [r3, #20]
 800126c:	695b      	ldr	r3, [r3, #20]
 800126e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001272:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11 | GPIO_PIN_12;
 8001274:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
 8001278:	2302      	movs	r3, #2
 800127a:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800127e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8001282:	2309      	movs	r3, #9
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001284:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8001286:	e9cd 2305 	strd	r2, r3, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800128a:	9d01      	ldr	r5, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800128c:	f004 f8e2 	bl	8005454 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USB_HP_CAN_TX_IRQn, 0, 0);
 8001290:	4622      	mov	r2, r4
 8001292:	4621      	mov	r1, r4
 8001294:	2013      	movs	r0, #19
 8001296:	f003 fdd3 	bl	8004e40 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN_TX_IRQn);
 800129a:	2013      	movs	r0, #19
 800129c:	f003 fe0e 	bl	8004ebc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 80012a0:	4622      	mov	r2, r4
 80012a2:	4621      	mov	r1, r4
 80012a4:	2014      	movs	r0, #20
 80012a6:	f003 fdcb 	bl	8004e40 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 80012aa:	2014      	movs	r0, #20
 80012ac:	f003 fe06 	bl	8004ebc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN_RX1_IRQn, 1, 0);
 80012b0:	4622      	mov	r2, r4
 80012b2:	2101      	movs	r1, #1
 80012b4:	2015      	movs	r0, #21
 80012b6:	f003 fdc3 	bl	8004e40 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX1_IRQn);
 80012ba:	2015      	movs	r0, #21
 80012bc:	f003 fdfe 	bl	8004ebc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN_SCE_IRQn, 1, 0);
 80012c0:	4622      	mov	r2, r4
 80012c2:	2101      	movs	r1, #1
 80012c4:	2016      	movs	r0, #22
 80012c6:	f003 fdbb 	bl	8004e40 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_SCE_IRQn);
 80012ca:	2016      	movs	r0, #22
 80012cc:	f003 fdf6 	bl	8004ebc <HAL_NVIC_EnableIRQ>
}
 80012d0:	b009      	add	sp, #36	; 0x24
 80012d2:	bd30      	pop	{r4, r5, pc}
 80012d4:	40006400 	.word	0x40006400

080012d8 <CAN_Filter_Init>:
  }
}

/* USER CODE BEGIN 1 */
void CAN_Filter_Init(uint16_t board_addr)
{
 80012d8:	b510      	push	{r4, lr}
  CAN_FilterTypeDef sFilterConfig;
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;
  sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
  sFilterConfig.FilterBank = 0;
  sFilterConfig.FilterIdHigh = (0x100 + board_addr * 2) << 5;
 80012da:	3080      	adds	r0, #128	; 0x80
{
 80012dc:	b08a      	sub	sp, #40	; 0x28
  sFilterConfig.FilterIdHigh = (0x100 + board_addr * 2) << 5;
 80012de:	0043      	lsls	r3, r0, #1
  sFilterConfig.FilterIdLow = (0x300 + board_addr * 2) << 5;
 80012e0:	f503 7c00 	add.w	ip, r3, #512	; 0x200
  sFilterConfig.FilterMaskIdHigh = (0x101 + board_addr * 2) << 5;
 80012e4:	1c59      	adds	r1, r3, #1
  sFilterConfig.FilterIdHigh = (0x100 + board_addr * 2) << 5;
 80012e6:	0180      	lsls	r0, r0, #6
  sFilterConfig.FilterMaskIdHigh = (0x101 + board_addr * 2) << 5;
 80012e8:	0149      	lsls	r1, r1, #5
  sFilterConfig.FilterMaskIdLow = (0x301 + board_addr * 2) << 5;
 80012ea:	f203 2301 	addw	r3, r3, #513	; 0x201
  sFilterConfig.FilterIdHigh = (0x100 + board_addr * 2) << 5;
 80012ee:	9000      	str	r0, [sp, #0]
  sFilterConfig.FilterIdLow = (0x300 + board_addr * 2) << 5;
 80012f0:	ea4f 104c 	mov.w	r0, ip, lsl #5
  sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
 80012f4:	2200      	movs	r2, #0
  sFilterConfig.FilterMaskIdHigh = (0x101 + board_addr * 2) << 5;
 80012f6:	e9cd 0101 	strd	r0, r1, [sp, #4]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;
 80012fa:	2401      	movs	r4, #1
  sFilterConfig.FilterMaskIdLow = (0x301 + board_addr * 2) << 5;
 80012fc:	015b      	lsls	r3, r3, #5
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
  sFilterConfig.FilterActivation = ENABLE;
  sFilterConfig.SlaveStartFilterBank = 0;
  if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 80012fe:	480f      	ldr	r0, [pc, #60]	; (800133c <CAN_Filter_Init+0x64>)
  sFilterConfig.FilterBank = 0;
 8001300:	9205      	str	r2, [sp, #20]
  if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 8001302:	4669      	mov	r1, sp
  sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
 8001304:	e9cd 4206 	strd	r4, r2, [sp, #24]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001308:	e9cd 3203 	strd	r3, r2, [sp, #12]
  sFilterConfig.SlaveStartFilterBank = 0;
 800130c:	e9cd 4208 	strd	r4, r2, [sp, #32]
  if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 8001310:	f003 fa98 	bl	8004844 <HAL_CAN_ConfigFilter>
 8001314:	b930      	cbnz	r0, 8001324 <CAN_Filter_Init+0x4c>
  {
    Error_Handler();
  }
  if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8001316:	4809      	ldr	r0, [pc, #36]	; (800133c <CAN_Filter_Init+0x64>)
 8001318:	2102      	movs	r1, #2
 800131a:	f003 fc2b 	bl	8004b74 <HAL_CAN_ActivateNotification>
 800131e:	b948      	cbnz	r0, 8001334 <CAN_Filter_Init+0x5c>
  {
    Error_Handler();
  }
}
 8001320:	b00a      	add	sp, #40	; 0x28
 8001322:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001324:	f001 fc04 	bl	8002b30 <Error_Handler>
  if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8001328:	4804      	ldr	r0, [pc, #16]	; (800133c <CAN_Filter_Init+0x64>)
 800132a:	2102      	movs	r1, #2
 800132c:	f003 fc22 	bl	8004b74 <HAL_CAN_ActivateNotification>
 8001330:	2800      	cmp	r0, #0
 8001332:	d0f5      	beq.n	8001320 <CAN_Filter_Init+0x48>
    Error_Handler();
 8001334:	f001 fbfc 	bl	8002b30 <Error_Handler>
}
 8001338:	b00a      	add	sp, #40	; 0x28
 800133a:	bd10      	pop	{r4, pc}
 800133c:	2000030c 	.word	0x2000030c

08001340 <sendSpeed>:
    can_send_fail_cnt++;
  }
}

void sendSpeed(int board_id, int motor, float speed)
{
 8001340:	b510      	push	{r4, lr}
  sendFloat(0x200 + board_id * 2 + motor,speed);
 8001342:	f500 7080 	add.w	r0, r0, #256	; 0x100
{
 8001346:	b08a      	sub	sp, #40	; 0x28
  sendFloat(0x200 + board_id * 2 + motor,speed);
 8001348:	eb01 0140 	add.w	r1, r1, r0, lsl #1
  can_header.DLC = 4;
 800134c:	2204      	movs	r2, #4
  can_header.StdId = can_id;
 800134e:	b289      	uxth	r1, r1
  can_header.RTR = CAN_RTR_DATA;
 8001350:	2400      	movs	r4, #0
  can_header.DLC = 4;
 8001352:	e9cd 4207 	strd	r4, r2, [sp, #28]
  if(HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0){
 8001356:	eb0d 0302 	add.w	r3, sp, r2
  can_header.StdId = can_id;
 800135a:	9104      	str	r1, [sp, #16]
  if(HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0){
 800135c:	4807      	ldr	r0, [pc, #28]	; (800137c <sendSpeed+0x3c>)
  can_header.TransmitGlobalTime = DISABLE;
 800135e:	f88d 4024 	strb.w	r4, [sp, #36]	; 0x24
  if(HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0){
 8001362:	aa02      	add	r2, sp, #8
 8001364:	a904      	add	r1, sp, #16
  msg.speed = data;
 8001366:	ed8d 0a02 	vstr	s0, [sp, #8]
  if(HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0){
 800136a:	f003 fb15 	bl	8004998 <HAL_CAN_AddTxMessage>
 800136e:	b118      	cbz	r0, 8001378 <sendSpeed+0x38>
    can_send_fail_cnt++;
 8001370:	4a03      	ldr	r2, [pc, #12]	; (8001380 <sendSpeed+0x40>)
 8001372:	6813      	ldr	r3, [r2, #0]
 8001374:	3301      	adds	r3, #1
 8001376:	6013      	str	r3, [r2, #0]
}
 8001378:	b00a      	add	sp, #40	; 0x28
 800137a:	bd10      	pop	{r4, pc}
 800137c:	2000030c 	.word	0x2000030c
 8001380:	20000308 	.word	0x20000308

08001384 <sendVoltage>:

void sendVoltage(int board_id, int motor, float voltage){
 8001384:	b510      	push	{r4, lr}
  sendFloat(0x210 + board_id * 2 + motor, voltage);
 8001386:	f500 7084 	add.w	r0, r0, #264	; 0x108
void sendVoltage(int board_id, int motor, float voltage){
 800138a:	b08a      	sub	sp, #40	; 0x28
  sendFloat(0x210 + board_id * 2 + motor, voltage);
 800138c:	eb01 0140 	add.w	r1, r1, r0, lsl #1
  can_header.DLC = 4;
 8001390:	2204      	movs	r2, #4
  can_header.StdId = can_id;
 8001392:	b289      	uxth	r1, r1
  can_header.RTR = CAN_RTR_DATA;
 8001394:	2400      	movs	r4, #0
  can_header.DLC = 4;
 8001396:	e9cd 4207 	strd	r4, r2, [sp, #28]
  if(HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0){
 800139a:	eb0d 0302 	add.w	r3, sp, r2
  can_header.StdId = can_id;
 800139e:	9104      	str	r1, [sp, #16]
  if(HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0){
 80013a0:	4807      	ldr	r0, [pc, #28]	; (80013c0 <sendVoltage+0x3c>)
  can_header.TransmitGlobalTime = DISABLE;
 80013a2:	f88d 4024 	strb.w	r4, [sp, #36]	; 0x24
  if(HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0){
 80013a6:	aa02      	add	r2, sp, #8
 80013a8:	a904      	add	r1, sp, #16
  msg.speed = data;
 80013aa:	ed8d 0a02 	vstr	s0, [sp, #8]
  if(HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0){
 80013ae:	f003 faf3 	bl	8004998 <HAL_CAN_AddTxMessage>
 80013b2:	b118      	cbz	r0, 80013bc <sendVoltage+0x38>
    can_send_fail_cnt++;
 80013b4:	4a03      	ldr	r2, [pc, #12]	; (80013c4 <sendVoltage+0x40>)
 80013b6:	6813      	ldr	r3, [r2, #0]
 80013b8:	3301      	adds	r3, #1
 80013ba:	6013      	str	r3, [r2, #0]
}
 80013bc:	b00a      	add	sp, #40	; 0x28
 80013be:	bd10      	pop	{r4, pc}
 80013c0:	2000030c 	.word	0x2000030c
 80013c4:	20000308 	.word	0x20000308

080013c8 <sendTemperature>:

void sendTemperature(int board_id, int motor, float temp)
{
 80013c8:	b510      	push	{r4, lr}
  sendFloat(0x220 + board_id * 2 + motor, temp);
 80013ca:	f500 7088 	add.w	r0, r0, #272	; 0x110
{
 80013ce:	b08a      	sub	sp, #40	; 0x28
  sendFloat(0x220 + board_id * 2 + motor, temp);
 80013d0:	eb01 0140 	add.w	r1, r1, r0, lsl #1
  can_header.DLC = 4;
 80013d4:	2204      	movs	r2, #4
  can_header.StdId = can_id;
 80013d6:	b289      	uxth	r1, r1
  can_header.RTR = CAN_RTR_DATA;
 80013d8:	2400      	movs	r4, #0
  can_header.DLC = 4;
 80013da:	e9cd 4207 	strd	r4, r2, [sp, #28]
  if(HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0){
 80013de:	eb0d 0302 	add.w	r3, sp, r2
  can_header.StdId = can_id;
 80013e2:	9104      	str	r1, [sp, #16]
  if(HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0){
 80013e4:	4807      	ldr	r0, [pc, #28]	; (8001404 <sendTemperature+0x3c>)
  can_header.TransmitGlobalTime = DISABLE;
 80013e6:	f88d 4024 	strb.w	r4, [sp, #36]	; 0x24
  if(HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0){
 80013ea:	aa02      	add	r2, sp, #8
 80013ec:	a904      	add	r1, sp, #16
  msg.speed = data;
 80013ee:	ed8d 0a02 	vstr	s0, [sp, #8]
  if(HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0){
 80013f2:	f003 fad1 	bl	8004998 <HAL_CAN_AddTxMessage>
 80013f6:	b118      	cbz	r0, 8001400 <sendTemperature+0x38>
    can_send_fail_cnt++;
 80013f8:	4a03      	ldr	r2, [pc, #12]	; (8001408 <sendTemperature+0x40>)
 80013fa:	6813      	ldr	r3, [r2, #0]
 80013fc:	3301      	adds	r3, #1
 80013fe:	6013      	str	r3, [r2, #0]
}
 8001400:	b00a      	add	sp, #40	; 0x28
 8001402:	bd10      	pop	{r4, pc}
 8001404:	2000030c 	.word	0x2000030c
 8001408:	20000308 	.word	0x20000308

0800140c <sendCurrent>:

void sendCurrent(int board_id, int motor, float current)
{
 800140c:	b510      	push	{r4, lr}
  sendFloat(0x230 + board_id * 2 + motor, current);
 800140e:	f500 708c 	add.w	r0, r0, #280	; 0x118
{
 8001412:	b08a      	sub	sp, #40	; 0x28
  sendFloat(0x230 + board_id * 2 + motor, current);
 8001414:	eb01 0140 	add.w	r1, r1, r0, lsl #1
  can_header.DLC = 4;
 8001418:	2204      	movs	r2, #4
  can_header.StdId = can_id;
 800141a:	b289      	uxth	r1, r1
  can_header.RTR = CAN_RTR_DATA;
 800141c:	2400      	movs	r4, #0
  can_header.DLC = 4;
 800141e:	e9cd 4207 	strd	r4, r2, [sp, #28]
  if(HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0){
 8001422:	eb0d 0302 	add.w	r3, sp, r2
  can_header.StdId = can_id;
 8001426:	9104      	str	r1, [sp, #16]
  if(HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0){
 8001428:	4807      	ldr	r0, [pc, #28]	; (8001448 <sendCurrent+0x3c>)
  can_header.TransmitGlobalTime = DISABLE;
 800142a:	f88d 4024 	strb.w	r4, [sp, #36]	; 0x24
  if(HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0){
 800142e:	aa02      	add	r2, sp, #8
 8001430:	a904      	add	r1, sp, #16
  msg.speed = data;
 8001432:	ed8d 0a02 	vstr	s0, [sp, #8]
  if(HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0){
 8001436:	f003 faaf 	bl	8004998 <HAL_CAN_AddTxMessage>
 800143a:	b118      	cbz	r0, 8001444 <sendCurrent+0x38>
    can_send_fail_cnt++;
 800143c:	4a03      	ldr	r2, [pc, #12]	; (800144c <sendCurrent+0x40>)
 800143e:	6813      	ldr	r3, [r2, #0]
 8001440:	3301      	adds	r3, #1
 8001442:	6013      	str	r3, [r2, #0]
}
 8001444:	b00a      	add	sp, #40	; 0x28
 8001446:	bd10      	pop	{r4, pc}
 8001448:	2000030c 	.word	0x2000030c
 800144c:	20000308 	.word	0x20000308

08001450 <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001450:	4b0b      	ldr	r3, [pc, #44]	; (8001480 <MX_DMA_Init+0x30>)
{
 8001452:	b500      	push	{lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001454:	6959      	ldr	r1, [r3, #20]
 8001456:	f041 0101 	orr.w	r1, r1, #1
 800145a:	6159      	str	r1, [r3, #20]
 800145c:	695b      	ldr	r3, [r3, #20]
{
 800145e:	b083      	sub	sp, #12

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001460:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001462:	f003 0301 	and.w	r3, r3, #1
 8001466:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001468:	200e      	movs	r0, #14
 800146a:	4611      	mov	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 800146c:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 800146e:	f003 fce7 	bl	8004e40 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001472:	200e      	movs	r0, #14

}
 8001474:	b003      	add	sp, #12
 8001476:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800147a:	f003 bd1f 	b.w	8004ebc <HAL_NVIC_EnableIRQ>
 800147e:	bf00      	nop
 8001480:	40021000 	.word	0x40021000
 8001484:	00000000 	.word	0x00000000

08001488 <writeCanBoardID>:
    memcpy(&flash_raw, &calib_m1, 4);
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ADDR_CALIB_M1, flash_raw);
    HAL_FLASH_Lock();
}

void writeCanBoardID(uint32_t id){
 8001488:	b530      	push	{r4, r5, lr}
    erase.TypeErase = TYPEERASE_PAGES;
 800148a:	ed9f 7b17 	vldr	d7, [pc, #92]	; 80014e8 <writeCanBoardID+0x60>
void writeCanBoardID(uint32_t id){
 800148e:	b089      	sub	sp, #36	; 0x24
    writeFlash(id, flash.calib[0], flash.calib[1]);
 8001490:	4a17      	ldr	r2, [pc, #92]	; (80014f0 <writeCanBoardID+0x68>)
void writeCanBoardID(uint32_t id){
 8001492:	9001      	str	r0, [sp, #4]
    uint32_t page_error = 0;
 8001494:	2300      	movs	r3, #0
    erase.NbPages = 1;
 8001496:	2101      	movs	r1, #1
    erase.TypeErase = TYPEERASE_PAGES;
 8001498:	ed8d 7b04 	vstr	d7, [sp, #16]
    writeFlash(id, flash.calib[0], flash.calib[1]);
 800149c:	6815      	ldr	r5, [r2, #0]
 800149e:	6854      	ldr	r4, [r2, #4]
    uint32_t page_error = 0;
 80014a0:	9303      	str	r3, [sp, #12]
    erase.NbPages = 1;
 80014a2:	9106      	str	r1, [sp, #24]
    HAL_FLASH_Unlock();
 80014a4:	f003 ff10 	bl	80052c8 <HAL_FLASH_Unlock>
    HAL_FLASHEx_Erase(&erase, &page_error);
 80014a8:	a903      	add	r1, sp, #12
 80014aa:	a804      	add	r0, sp, #16
 80014ac:	f003 ff70 	bl	8005390 <HAL_FLASHEx_Erase>
    HAL_FLASH_Lock();
 80014b0:	f003 ff1e 	bl	80052f0 <HAL_FLASH_Lock>
    HAL_FLASH_Unlock();
 80014b4:	f003 ff08 	bl	80052c8 <HAL_FLASH_Unlock>
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ADDR_CAN_ID, flash_raw);
 80014b8:	9a01      	ldr	r2, [sp, #4]
 80014ba:	490e      	ldr	r1, [pc, #56]	; (80014f4 <writeCanBoardID+0x6c>)
 80014bc:	2300      	movs	r3, #0
 80014be:	2002      	movs	r0, #2
 80014c0:	f003 fe38 	bl	8005134 <HAL_FLASH_Program>
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ADDR_CALIB_M0, flash_raw);
 80014c4:	462a      	mov	r2, r5
 80014c6:	490c      	ldr	r1, [pc, #48]	; (80014f8 <writeCanBoardID+0x70>)
 80014c8:	2300      	movs	r3, #0
 80014ca:	2002      	movs	r0, #2
 80014cc:	f003 fe32 	bl	8005134 <HAL_FLASH_Program>
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ADDR_CALIB_M1, flash_raw);
 80014d0:	490a      	ldr	r1, [pc, #40]	; (80014fc <writeCanBoardID+0x74>)
 80014d2:	4622      	mov	r2, r4
 80014d4:	2300      	movs	r3, #0
 80014d6:	2002      	movs	r0, #2
 80014d8:	f003 fe2c 	bl	8005134 <HAL_FLASH_Program>
    HAL_FLASH_Lock();
 80014dc:	f003 ff08 	bl	80052f0 <HAL_FLASH_Lock>
}
 80014e0:	b009      	add	sp, #36	; 0x24
 80014e2:	bd30      	pop	{r4, r5, pc}
 80014e4:	f3af 8000 	nop.w
 80014e8:	00000000 	.word	0x00000000
 80014ec:	0801f000 	.word	0x0801f000
 80014f0:	20000334 	.word	0x20000334
 80014f4:	0801f000 	.word	0x0801f000
 80014f8:	0801f004 	.word	0x0801f004
 80014fc:	0801f008 	.word	0x0801f008

08001500 <writeCalibrationValue>:
void writeCalibrationValue(float calib_m0, float calib_m1){
 8001500:	b530      	push	{r4, r5, lr}
    erase.TypeErase = TYPEERASE_PAGES;
 8001502:	ed9f 7b19 	vldr	d7, [pc, #100]	; 8001568 <writeCalibrationValue+0x68>
    writeFlash(flash.board_id, calib_m0, calib_m1);
 8001506:	4a1a      	ldr	r2, [pc, #104]	; (8001570 <writeCalibrationValue+0x70>)
void writeCalibrationValue(float calib_m0, float calib_m1){
 8001508:	b089      	sub	sp, #36	; 0x24
    writeFlash(flash.board_id, calib_m0, calib_m1);
 800150a:	6892      	ldr	r2, [r2, #8]
 800150c:	9201      	str	r2, [sp, #4]
    uint32_t page_error = 0;
 800150e:	2300      	movs	r3, #0
    erase.NbPages = 1;
 8001510:	2101      	movs	r1, #1
void writeCalibrationValue(float calib_m0, float calib_m1){
 8001512:	ee10 5a10 	vmov	r5, s0
 8001516:	ee10 4a90 	vmov	r4, s1
    erase.TypeErase = TYPEERASE_PAGES;
 800151a:	ed8d 7b04 	vstr	d7, [sp, #16]
    uint32_t page_error = 0;
 800151e:	9303      	str	r3, [sp, #12]
    erase.NbPages = 1;
 8001520:	9106      	str	r1, [sp, #24]
    HAL_FLASH_Unlock();
 8001522:	f003 fed1 	bl	80052c8 <HAL_FLASH_Unlock>
    HAL_FLASHEx_Erase(&erase, &page_error);
 8001526:	a903      	add	r1, sp, #12
 8001528:	a804      	add	r0, sp, #16
 800152a:	f003 ff31 	bl	8005390 <HAL_FLASHEx_Erase>
    HAL_FLASH_Lock();
 800152e:	f003 fedf 	bl	80052f0 <HAL_FLASH_Lock>
    HAL_FLASH_Unlock();
 8001532:	f003 fec9 	bl	80052c8 <HAL_FLASH_Unlock>
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ADDR_CAN_ID, flash_raw);
 8001536:	9a01      	ldr	r2, [sp, #4]
 8001538:	490e      	ldr	r1, [pc, #56]	; (8001574 <writeCalibrationValue+0x74>)
 800153a:	2300      	movs	r3, #0
 800153c:	2002      	movs	r0, #2
 800153e:	f003 fdf9 	bl	8005134 <HAL_FLASH_Program>
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ADDR_CALIB_M0, flash_raw);
 8001542:	462a      	mov	r2, r5
 8001544:	490c      	ldr	r1, [pc, #48]	; (8001578 <writeCalibrationValue+0x78>)
 8001546:	2300      	movs	r3, #0
 8001548:	2002      	movs	r0, #2
 800154a:	f003 fdf3 	bl	8005134 <HAL_FLASH_Program>
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ADDR_CALIB_M1, flash_raw);
 800154e:	490b      	ldr	r1, [pc, #44]	; (800157c <writeCalibrationValue+0x7c>)
 8001550:	4622      	mov	r2, r4
 8001552:	2300      	movs	r3, #0
 8001554:	2002      	movs	r0, #2
 8001556:	f003 fded 	bl	8005134 <HAL_FLASH_Program>
    HAL_FLASH_Lock();
 800155a:	f003 fec9 	bl	80052f0 <HAL_FLASH_Lock>
}
 800155e:	b009      	add	sp, #36	; 0x24
 8001560:	bd30      	pop	{r4, r5, pc}
 8001562:	bf00      	nop
 8001564:	f3af 8000 	nop.w
 8001568:	00000000 	.word	0x00000000
 800156c:	0801f000 	.word	0x0801f000
 8001570:	20000334 	.word	0x20000334
 8001574:	0801f000 	.word	0x0801f000
 8001578:	0801f004 	.word	0x0801f004
 800157c:	0801f008 	.word	0x0801f008

08001580 <loadFlashData>:

void loadFlashData(void){
    memcpy(&flash.board_id, (uint32_t *)FLASH_ADDR_CAN_ID, 4);
 8001580:	4a04      	ldr	r2, [pc, #16]	; (8001594 <loadFlashData+0x14>)
 8001582:	4b05      	ldr	r3, [pc, #20]	; (8001598 <loadFlashData+0x18>)
 8001584:	e9d2 1000 	ldrd	r1, r0, [r2]
    memcpy(&flash.calib[0], (uint32_t *)FLASH_ADDR_CALIB_M0, 4);
 8001588:	6018      	str	r0, [r3, #0]
 800158a:	6892      	ldr	r2, [r2, #8]
    memcpy(&flash.calib[1], (uint32_t *)FLASH_ADDR_CALIB_M1, 4);
 800158c:	e9c3 2101 	strd	r2, r1, [r3, #4]
}
 8001590:	4770      	bx	lr
 8001592:	bf00      	nop
 8001594:	0801f000 	.word	0x0801f000
 8001598:	20000334 	.word	0x20000334

0800159c <isPushedSW1>:
/* Includes ------------------------------------------------------------------*/
#include "gpio.h"

/* USER CODE BEGIN 0 */
inline bool isPushedSW1(void)
{
 800159c:	b508      	push	{r3, lr}
  return !HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0);
 800159e:	2101      	movs	r1, #1
 80015a0:	4803      	ldr	r0, [pc, #12]	; (80015b0 <isPushedSW1+0x14>)
 80015a2:	f004 f841 	bl	8005628 <HAL_GPIO_ReadPin>
}
 80015a6:	fab0 f080 	clz	r0, r0
 80015aa:	0940      	lsrs	r0, r0, #5
 80015ac:	bd08      	pop	{r3, pc}
 80015ae:	bf00      	nop
 80015b0:	48000800 	.word	0x48000800

080015b4 <isPushedSW2>:
inline bool isPushedSW2(void)
{
 80015b4:	b508      	push	{r3, lr}
  return !HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1);
 80015b6:	2102      	movs	r1, #2
 80015b8:	4803      	ldr	r0, [pc, #12]	; (80015c8 <isPushedSW2+0x14>)
 80015ba:	f004 f835 	bl	8005628 <HAL_GPIO_ReadPin>
}
 80015be:	fab0 f080 	clz	r0, r0
 80015c2:	0940      	lsrs	r0, r0, #5
 80015c4:	bd08      	pop	{r3, pc}
 80015c6:	bf00      	nop
 80015c8:	48000800 	.word	0x48000800

080015cc <isPushedSW4>:
inline bool isPushedSW3(void)
{
  return !HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2);
}
inline bool isPushedSW4(void)
{
 80015cc:	b508      	push	{r3, lr}
  return !HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3);
 80015ce:	2108      	movs	r1, #8
 80015d0:	4803      	ldr	r0, [pc, #12]	; (80015e0 <isPushedSW4+0x14>)
 80015d2:	f004 f829 	bl	8005628 <HAL_GPIO_ReadPin>
}
 80015d6:	fab0 f080 	clz	r0, r0
 80015da:	0940      	lsrs	r0, r0, #5
 80015dc:	bd08      	pop	{r3, pc}
 80015de:	bf00      	nop
 80015e0:	48000800 	.word	0x48000800

080015e4 <setLedRed>:

inline void setLedRed(bool on){
 80015e4:	4602      	mov	r2, r0
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, on);
 80015e6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80015ea:	4801      	ldr	r0, [pc, #4]	; (80015f0 <setLedRed+0xc>)
 80015ec:	f004 b822 	b.w	8005634 <HAL_GPIO_WritePin>
 80015f0:	48000800 	.word	0x48000800

080015f4 <setLedBlue>:
}
inline void setLedBlue(bool on){
 80015f4:	4602      	mov	r2, r0
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, on);
 80015f6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80015fa:	4801      	ldr	r0, [pc, #4]	; (8001600 <setLedBlue+0xc>)
 80015fc:	f004 b81a 	b.w	8005634 <HAL_GPIO_WritePin>
 8001600:	48000800 	.word	0x48000800

08001604 <setLedGreen>:
}
inline void setLedGreen(bool on){
 8001604:	4602      	mov	r2, r0
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, on);
 8001606:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800160a:	4801      	ldr	r0, [pc, #4]	; (8001610 <setLedGreen+0xc>)
 800160c:	f004 b812 	b.w	8005634 <HAL_GPIO_WritePin>
 8001610:	48000800 	.word	0x48000800

08001614 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001614:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001618:	2400      	movs	r4, #0
{
 800161a:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800161c:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001620:	e9cd 4406 	strd	r4, r4, [sp, #24]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001624:	4b2c      	ldr	r3, [pc, #176]	; (80016d8 <MX_GPIO_Init+0xc4>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001626:	9408      	str	r4, [sp, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001628:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800162a:	4d2c      	ldr	r5, [pc, #176]	; (80016dc <MX_GPIO_Init+0xc8>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 800162c:	4e2c      	ldr	r6, [pc, #176]	; (80016e0 <MX_GPIO_Init+0xcc>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800162e:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001632:	615a      	str	r2, [r3, #20]
 8001634:	695a      	ldr	r2, [r3, #20]
 8001636:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 800163a:	9200      	str	r2, [sp, #0]
 800163c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800163e:	695a      	ldr	r2, [r3, #20]
 8001640:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8001644:	615a      	str	r2, [r3, #20]
 8001646:	695a      	ldr	r2, [r3, #20]
 8001648:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 800164c:	9201      	str	r2, [sp, #4]
 800164e:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001650:	695a      	ldr	r2, [r3, #20]
 8001652:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001656:	615a      	str	r2, [r3, #20]
 8001658:	695a      	ldr	r2, [r3, #20]
 800165a:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800165e:	9202      	str	r2, [sp, #8]
 8001660:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001662:	695a      	ldr	r2, [r3, #20]
 8001664:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001668:	615a      	str	r2, [r3, #20]
 800166a:	695b      	ldr	r3, [r3, #20]
 800166c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001670:	9303      	str	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001672:	4622      	mov	r2, r4
 8001674:	4628      	mov	r0, r5
 8001676:	f44f 4160 	mov.w	r1, #57344	; 0xe000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800167a:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800167c:	f003 ffda 	bl	8005634 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8001680:	4622      	mov	r2, r4
 8001682:	4630      	mov	r0, r6
 8001684:	21c0      	movs	r1, #192	; 0xc0
 8001686:	f003 ffd5 	bl	8005634 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800168a:	f04f 0800 	mov.w	r8, #0
 800168e:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8001692:	2301      	movs	r3, #1
 8001694:	f04f 0900 	mov.w	r9, #0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001698:	a904      	add	r1, sp, #16
 800169a:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800169c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80016a0:	e9cd 8906 	strd	r8, r9, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016a4:	f003 fed6 	bl	8005454 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016a8:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016aa:	4628      	mov	r0, r5
 80016ac:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016ae:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80016b0:	220f      	movs	r2, #15
 80016b2:	2300      	movs	r3, #0
 80016b4:	e9cd 2304 	strd	r2, r3, [sp, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016b8:	f003 fecc 	bl	8005454 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80016bc:	22c0      	movs	r2, #192	; 0xc0
 80016be:	2301      	movs	r3, #1
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016c0:	a904      	add	r1, sp, #16
 80016c2:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80016c4:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80016c8:	e9cd 2304 	strd	r2, r3, [sp, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016cc:	f003 fec2 	bl	8005454 <HAL_GPIO_Init>

}
 80016d0:	b00a      	add	sp, #40	; 0x28
 80016d2:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80016d6:	bf00      	nop
 80016d8:	40021000 	.word	0x40021000
 80016dc:	48000800 	.word	0x48000800
 80016e0:	48000400 	.word	0x48000400

080016e4 <_write>:
char first_buf[UART_TEMP_BUF_SIZE];
char temp_buf[UART_TEMP_BUF_SIZE];
int re_queue_len = 0;
bool enable_buffer_mode = false;
int _write(int file, char *ptr, int len)
{
 80016e4:	b538      	push	{r3, r4, r5, lr}
	if (enable_buffer_mode)
 80016e6:	4b13      	ldr	r3, [pc, #76]	; (8001734 <_write+0x50>)
 80016e8:	7818      	ldrb	r0, [r3, #0]
{
 80016ea:	4614      	mov	r4, r2
	if (enable_buffer_mode)
 80016ec:	b188      	cbz	r0, 8001712 <_write+0x2e>
	{
		enable_buffer_mode = false;

		if (huart1.hdmatx->State == HAL_DMA_BURST_STATE_BUSY)
 80016ee:	4d12      	ldr	r5, [pc, #72]	; (8001738 <_write+0x54>)
		enable_buffer_mode = false;
 80016f0:	2000      	movs	r0, #0
 80016f2:	7018      	strb	r0, [r3, #0]
		if (huart1.hdmatx->State == HAL_DMA_BURST_STATE_BUSY)
 80016f4:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 80016f6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80016fa:	2b02      	cmp	r3, #2
 80016fc:	d00f      	beq.n	800171e <_write+0x3a>
				len = UART_TEMP_BUF_SIZE;
			memcpy(temp_buf, ptr, len);
			re_queue_len = len;
			return len;
		}
		memcpy(first_buf, ptr, len);							   // 8ms
 80016fe:	480f      	ldr	r0, [pc, #60]	; (800173c <_write+0x58>)
 8001700:	f007 f95e 	bl	80089c0 <memcpy>
		HAL_UART_Transmit_DMA(&huart1, (uint8_t *)first_buf, len); // 2ms
 8001704:	490d      	ldr	r1, [pc, #52]	; (800173c <_write+0x58>)
 8001706:	b2a2      	uxth	r2, r4
 8001708:	4628      	mov	r0, r5
 800170a:	f005 fba9 	bl	8006e60 <HAL_UART_Transmit_DMA>
	else
	{
		HAL_UART_Transmit_DMA(&huart1, (uint8_t *)ptr, len); // 2ms
	}
	return len;
}
 800170e:	4620      	mov	r0, r4
 8001710:	bd38      	pop	{r3, r4, r5, pc}
		HAL_UART_Transmit_DMA(&huart1, (uint8_t *)ptr, len); // 2ms
 8001712:	b292      	uxth	r2, r2
 8001714:	4808      	ldr	r0, [pc, #32]	; (8001738 <_write+0x54>)
 8001716:	f005 fba3 	bl	8006e60 <HAL_UART_Transmit_DMA>
}
 800171a:	4620      	mov	r0, r4
 800171c:	bd38      	pop	{r3, r4, r5, pc}
			if (len >= UART_TEMP_BUF_SIZE)
 800171e:	2ac8      	cmp	r2, #200	; 0xc8
 8001720:	bfa8      	it	ge
 8001722:	24c8      	movge	r4, #200	; 0xc8
			memcpy(temp_buf, ptr, len);
 8001724:	4622      	mov	r2, r4
 8001726:	4806      	ldr	r0, [pc, #24]	; (8001740 <_write+0x5c>)
 8001728:	f007 f94a 	bl	80089c0 <memcpy>
			re_queue_len = len;
 800172c:	4b05      	ldr	r3, [pc, #20]	; (8001744 <_write+0x60>)
}
 800172e:	4620      	mov	r0, r4
			re_queue_len = len;
 8001730:	601c      	str	r4, [r3, #0]
}
 8001732:	bd38      	pop	{r3, r4, r5, pc}
 8001734:	200003d4 	.word	0x200003d4
 8001738:	20001774 	.word	0x20001774
 800173c:	200003e8 	.word	0x200003e8
 8001740:	20000530 	.word	0x20000530
 8001744:	2000052c 	.word	0x2000052c

08001748 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001748:	b510      	push	{r4, lr}
	if (re_queue_len)
 800174a:	4c06      	ldr	r4, [pc, #24]	; (8001764 <HAL_UART_TxCpltCallback+0x1c>)
 800174c:	6822      	ldr	r2, [r4, #0]
 800174e:	b902      	cbnz	r2, 8001752 <HAL_UART_TxCpltCallback+0xa>
	{

		HAL_UART_Transmit_DMA(&huart1, (uint8_t *)temp_buf, re_queue_len);
		re_queue_len = 0;
	}
}
 8001750:	bd10      	pop	{r4, pc}
		HAL_UART_Transmit_DMA(&huart1, (uint8_t *)temp_buf, re_queue_len);
 8001752:	4905      	ldr	r1, [pc, #20]	; (8001768 <HAL_UART_TxCpltCallback+0x20>)
 8001754:	4805      	ldr	r0, [pc, #20]	; (800176c <HAL_UART_TxCpltCallback+0x24>)
 8001756:	b292      	uxth	r2, r2
 8001758:	f005 fb82 	bl	8006e60 <HAL_UART_Transmit_DMA>
		re_queue_len = 0;
 800175c:	2300      	movs	r3, #0
 800175e:	6023      	str	r3, [r4, #0]
}
 8001760:	bd10      	pop	{r4, pc}
 8001762:	bf00      	nop
 8001764:	2000052c 	.word	0x2000052c
 8001768:	20000530 	.word	0x20000530
 800176c:	20001774 	.word	0x20001774

08001770 <HAL_UART_RxCpltCallback>:
uint8_t uart_rx_buf[10] = {0};
bool uart_rx_flag = false;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	uart_rx_flag = true;
 8001770:	4b01      	ldr	r3, [pc, #4]	; (8001778 <HAL_UART_RxCpltCallback+0x8>)
 8001772:	2201      	movs	r2, #1
 8001774:	701a      	strb	r2, [r3, #0]
}
 8001776:	4770      	bx	lr
 8001778:	20000606 	.word	0x20000606

0800177c <checkAngle>:
	motor_real[motor]
		.pre_enc_cnt_raw = ma702[motor].enc_raw;
}

void checkAngle(int motor)
{
 800177c:	b470      	push	{r4, r5, r6}
	calib[motor].radian_ave += ma702[motor].output_radian;
 800177e:	4a31      	ldr	r2, [pc, #196]	; (8001844 <checkAngle+0xc8>)
 8001780:	4d31      	ldr	r5, [pc, #196]	; (8001848 <checkAngle+0xcc>)
 8001782:	eb00 0180 	add.w	r1, r0, r0, lsl #2
 8001786:	eb02 1340 	add.w	r3, r2, r0, lsl #5
 800178a:	eb05 0181 	add.w	r1, r5, r1, lsl #2
 800178e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001792:	edd1 7a00 	vldr	s15, [r1]
	calib[motor].ave_cnt++;
 8001796:	689c      	ldr	r4, [r3, #8]
	if (calib[motor].pre_raw > HARF_OF_ENC_CNT_MAX && ma702[motor].enc_raw < HARF_OF_ENC_CNT_MAX && calib_rotation_speed < 0)
 8001798:	68de      	ldr	r6, [r3, #12]
	calib[motor].radian_ave += ma702[motor].output_radian;
 800179a:	ee37 7a27 	vadd.f32	s14, s14, s15
	calib[motor].ave_cnt++;
 800179e:	3401      	adds	r4, #1
	if (calib[motor].pre_raw > HARF_OF_ENC_CNT_MAX && ma702[motor].enc_raw < HARF_OF_ENC_CNT_MAX && calib_rotation_speed < 0)
 80017a0:	f5b6 4f00 	cmp.w	r6, #32768	; 0x8000
	calib[motor].radian_ave += ma702[motor].output_radian;
 80017a4:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 80017a8:	ed83 7a01 	vstr	s14, [r3, #4]
	calib[motor].ave_cnt++;
 80017ac:	609c      	str	r4, [r3, #8]
	if (calib[motor].pre_raw > HARF_OF_ENC_CNT_MAX && ma702[motor].enc_raw < HARF_OF_ENC_CNT_MAX && calib_rotation_speed < 0)
 80017ae:	dd11      	ble.n	80017d4 <checkAngle+0x58>
 80017b0:	6849      	ldr	r1, [r1, #4]
 80017b2:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80017b6:	da09      	bge.n	80017cc <checkAngle+0x50>
 80017b8:	4824      	ldr	r0, [pc, #144]	; (800184c <checkAngle+0xd0>)
 80017ba:	edd0 7a00 	vldr	s15, [r0]
 80017be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c6:	f04f 0000 	mov.w	r0, #0
 80017ca:	d424      	bmi.n	8001816 <checkAngle+0x9a>
		calib[motor].result_cw_cnt++;
		calib[motor].result_cw = calib[motor].radian_ave / calib[motor].ave_cnt;
		calib[motor].radian_ave = 0;
		calib[motor].ave_cnt = 0;
	}
	calib[motor].pre_raw = ma702[motor].enc_raw;
 80017cc:	4462      	add	r2, ip
}
 80017ce:	bc70      	pop	{r4, r5, r6}
	calib[motor].pre_raw = ma702[motor].enc_raw;
 80017d0:	60d1      	str	r1, [r2, #12]
}
 80017d2:	4770      	bx	lr
	if (calib[motor].pre_raw < HARF_OF_ENC_CNT_MAX && ma702[motor].enc_raw > HARF_OF_ENC_CNT_MAX && calib_rotation_speed > 0)
 80017d4:	d031      	beq.n	800183a <checkAngle+0xbe>
 80017d6:	6849      	ldr	r1, [r1, #4]
 80017d8:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80017dc:	ddf6      	ble.n	80017cc <checkAngle+0x50>
 80017de:	481b      	ldr	r0, [pc, #108]	; (800184c <checkAngle+0xd0>)
 80017e0:	edd0 7a00 	vldr	s15, [r0]
 80017e4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ec:	f04f 0000 	mov.w	r0, #0
 80017f0:	ddec      	ble.n	80017cc <checkAngle+0x50>
		calib[motor].result_cw = calib[motor].radian_ave / calib[motor].ave_cnt;
 80017f2:	ee07 4a90 	vmov	s15, r4
 80017f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		calib[motor].radian_ave = 0;
 80017fa:	6058      	str	r0, [r3, #4]
		calib[motor].result_cw = calib[motor].radian_ave / calib[motor].ave_cnt;
 80017fc:	eec7 6a27 	vdiv.f32	s13, s14, s15
		calib[motor].ave_cnt = 0;
 8001800:	2000      	movs	r0, #0
 8001802:	6098      	str	r0, [r3, #8]
		calib[motor].result_cw_cnt++;
 8001804:	6958      	ldr	r0, [r3, #20]
	calib[motor].pre_raw = ma702[motor].enc_raw;
 8001806:	4462      	add	r2, ip
		calib[motor].result_cw_cnt++;
 8001808:	3001      	adds	r0, #1
}
 800180a:	bc70      	pop	{r4, r5, r6}
		calib[motor].result_cw_cnt++;
 800180c:	6158      	str	r0, [r3, #20]
	calib[motor].pre_raw = ma702[motor].enc_raw;
 800180e:	60d1      	str	r1, [r2, #12]
		calib[motor].result_cw = calib[motor].radian_ave / calib[motor].ave_cnt;
 8001810:	edc3 6a04 	vstr	s13, [r3, #16]
}
 8001814:	4770      	bx	lr
		calib[motor].result_ccw = calib[motor].radian_ave / calib[motor].ave_cnt;
 8001816:	ee07 4a90 	vmov	s15, r4
 800181a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		calib[motor].radian_ave = 0;
 800181e:	6058      	str	r0, [r3, #4]
		calib[motor].result_ccw = calib[motor].radian_ave / calib[motor].ave_cnt;
 8001820:	eec7 6a27 	vdiv.f32	s13, s14, s15
		calib[motor].ave_cnt = 0;
 8001824:	2000      	movs	r0, #0
 8001826:	6098      	str	r0, [r3, #8]
		calib[motor].result_ccw_cnt++;
 8001828:	69d8      	ldr	r0, [r3, #28]
	calib[motor].pre_raw = ma702[motor].enc_raw;
 800182a:	4462      	add	r2, ip
		calib[motor].result_ccw_cnt++;
 800182c:	3001      	adds	r0, #1
}
 800182e:	bc70      	pop	{r4, r5, r6}
		calib[motor].result_ccw_cnt++;
 8001830:	61d8      	str	r0, [r3, #28]
	calib[motor].pre_raw = ma702[motor].enc_raw;
 8001832:	60d1      	str	r1, [r2, #12]
		calib[motor].result_ccw = calib[motor].radian_ave / calib[motor].ave_cnt;
 8001834:	edc3 6a06 	vstr	s13, [r3, #24]
}
 8001838:	4770      	bx	lr
	if (calib[motor].pre_raw > HARF_OF_ENC_CNT_MAX && ma702[motor].enc_raw < HARF_OF_ENC_CNT_MAX && calib_rotation_speed < 0)
 800183a:	2314      	movs	r3, #20
 800183c:	fb03 5000 	mla	r0, r3, r0, r5
 8001840:	6841      	ldr	r1, [r0, #4]
 8001842:	e7c3      	b.n	80017cc <checkAngle+0x50>
 8001844:	20000340 	.word	0x20000340
 8001848:	2000066c 	.word	0x2000066c
 800184c:	20000000 	.word	0x20000000

08001850 <HAL_TIM_PeriodElapsedCallback>:

// 7APB 36MHz / 1800 cnt -> 20kHz -> 2ms cycle
#define INTERRUPT_KHZ_1MS (20)
volatile uint32_t interrupt_timer_cnt = 0, main_loop_remain_counter = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001850:	b5f0      	push	{r4, r5, r6, r7, lr}
	// TIM1 : M1
	// TIM8 : M0
	static bool motor_select_toggle = false;
	interrupt_timer_cnt++;
 8001852:	495d      	ldr	r1, [pc, #372]	; (80019c8 <HAL_TIM_PeriodElapsedCallback+0x178>)

	motor_select_toggle = !motor_select_toggle;
 8001854:	4c5d      	ldr	r4, [pc, #372]	; (80019cc <HAL_TIM_PeriodElapsedCallback+0x17c>)
	interrupt_timer_cnt++;
 8001856:	680a      	ldr	r2, [r1, #0]
	motor_select_toggle = !motor_select_toggle;
 8001858:	7823      	ldrb	r3, [r4, #0]
{
 800185a:	ed2d 8b02 	vpush	{d8}
	motor_select_toggle = !motor_select_toggle;
 800185e:	f083 0301 	eor.w	r3, r3, #1
	interrupt_timer_cnt++;
 8001862:	3201      	adds	r2, #1
{
 8001864:	b083      	sub	sp, #12
	setLedBlue(false);
 8001866:	2000      	movs	r0, #0
	motor_select_toggle = !motor_select_toggle;
 8001868:	7023      	strb	r3, [r4, #0]
	interrupt_timer_cnt++;
 800186a:	600a      	str	r2, [r1, #0]
	setLedBlue(false);
 800186c:	f7ff fec2 	bl	80015f4 <setLedBlue>
	if (calibration_mode)
 8001870:	4b57      	ldr	r3, [pc, #348]	; (80019d0 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d03b      	beq.n	80018f0 <HAL_TIM_PeriodElapsedCallback+0xa0>
	manual_offset_radian += calib_rotation_speed;
 8001878:	4b56      	ldr	r3, [pc, #344]	; (80019d4 <HAL_TIM_PeriodElapsedCallback+0x184>)
 800187a:	4d57      	ldr	r5, [pc, #348]	; (80019d8 <HAL_TIM_PeriodElapsedCallback+0x188>)
 800187c:	edd3 7a00 	vldr	s15, [r3]
 8001880:	ed95 8a00 	vldr	s16, [r5]
	{
		calibrationProcess(motor_select_toggle);
 8001884:	7824      	ldrb	r4, [r4, #0]
	manual_offset_radian += calib_rotation_speed;
 8001886:	ee38 8a27 	vadd.f32	s16, s16, s15
	if (manual_offset_radian > M_PI * 2)
 800188a:	ee18 0a10 	vmov	r0, s16
 800188e:	f7fe fe5b 	bl	8000548 <__aeabi_f2d>
 8001892:	a34b      	add	r3, pc, #300	; (adr r3, 80019c0 <HAL_TIM_PeriodElapsedCallback+0x170>)
 8001894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001898:	4606      	mov	r6, r0
 800189a:	460f      	mov	r7, r1
 800189c:	f7ff f93c 	bl	8000b18 <__aeabi_dcmpgt>
 80018a0:	2800      	cmp	r0, #0
 80018a2:	d165      	bne.n	8001970 <HAL_TIM_PeriodElapsedCallback+0x120>
	if (manual_offset_radian < 0)
 80018a4:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80018a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	manual_offset_radian += calib_rotation_speed;
 80018ac:	ed85 8a00 	vstr	s16, [r5]
	if (manual_offset_radian < 0)
 80018b0:	d473      	bmi.n	800199a <HAL_TIM_PeriodElapsedCallback+0x14a>
	if (motor)
 80018b2:	2c00      	cmp	r4, #0
 80018b4:	d046      	beq.n	8001944 <HAL_TIM_PeriodElapsedCallback+0xf4>
		updateADC_M0();
 80018b6:	f7ff fc45 	bl	8001144 <updateADC_M0>
		updateMA702_M0();
 80018ba:	f001 f9a1 	bl	8002c00 <updateMA702_M0>
		setOutputRadianM0(manual_offset_radian, cmd[0].out_v_final, getBatteryVoltage());
 80018be:	4b47      	ldr	r3, [pc, #284]	; (80019dc <HAL_TIM_PeriodElapsedCallback+0x18c>)
 80018c0:	ed95 8a00 	vldr	s16, [r5]
 80018c4:	edd3 0a03 	vldr	s1, [r3, #12]
 80018c8:	edcd 0a01 	vstr	s1, [sp, #4]
 80018cc:	f7ff fbec 	bl	80010a8 <getBatteryVoltage>
 80018d0:	eddd 0a01 	vldr	s1, [sp, #4]
 80018d4:	eeb0 1a40 	vmov.f32	s2, s0
 80018d8:	eeb0 0a48 	vmov.f32	s0, s16
 80018dc:	f001 fd08 	bl	80032f0 <setOutputRadianM0>
	else
	{
		motorProcess(motor_select_toggle);
	}

	setLedBlue(true);
 80018e0:	2001      	movs	r0, #1
}
 80018e2:	b003      	add	sp, #12
 80018e4:	ecbd 8b02 	vpop	{d8}
 80018e8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	setLedBlue(true);
 80018ec:	f7ff be82 	b.w	80015f4 <setLedBlue>
	if (motor)
 80018f0:	7823      	ldrb	r3, [r4, #0]
 80018f2:	b19b      	cbz	r3, 800191c <HAL_TIM_PeriodElapsedCallback+0xcc>
		updateADC_M0();
 80018f4:	f7ff fc26 	bl	8001144 <updateADC_M0>
		updateMA702_M0();
 80018f8:	f001 f982 	bl	8002c00 <updateMA702_M0>
		setOutputRadianM0(ma702[0].output_radian + enc_offset[0].final, cmd[0].out_v_final, 24);
 80018fc:	4938      	ldr	r1, [pc, #224]	; (80019e0 <HAL_TIM_PeriodElapsedCallback+0x190>)
 80018fe:	4a39      	ldr	r2, [pc, #228]	; (80019e4 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8001900:	4b36      	ldr	r3, [pc, #216]	; (80019dc <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8001902:	ed91 0a00 	vldr	s0, [r1]
 8001906:	edd2 7a00 	vldr	s15, [r2]
 800190a:	edd3 0a03 	vldr	s1, [r3, #12]
 800190e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8001912:	eeb3 1a08 	vmov.f32	s2, #56	; 0x41c00000  24.0
 8001916:	f001 fceb 	bl	80032f0 <setOutputRadianM0>
}
 800191a:	e7e1      	b.n	80018e0 <HAL_TIM_PeriodElapsedCallback+0x90>
		updateADC_M1();
 800191c:	f7ff fc3e 	bl	800119c <updateADC_M1>
		updateMA702_M1();
 8001920:	f001 f9be 	bl	8002ca0 <updateMA702_M1>
		setOutputRadianM1(ma702[1].output_radian + enc_offset[1].final, cmd[1].out_v_final, 24);
 8001924:	492e      	ldr	r1, [pc, #184]	; (80019e0 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001926:	4a2f      	ldr	r2, [pc, #188]	; (80019e4 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8001928:	4b2c      	ldr	r3, [pc, #176]	; (80019dc <HAL_TIM_PeriodElapsedCallback+0x18c>)
 800192a:	ed91 0a05 	vldr	s0, [r1, #20]
 800192e:	edd2 7a02 	vldr	s15, [r2, #8]
 8001932:	edd3 0a08 	vldr	s1, [r3, #32]
 8001936:	ee30 0a27 	vadd.f32	s0, s0, s15
 800193a:	eeb3 1a08 	vmov.f32	s2, #56	; 0x41c00000  24.0
 800193e:	f001 fd4f 	bl	80033e0 <setOutputRadianM1>
 8001942:	e7cd      	b.n	80018e0 <HAL_TIM_PeriodElapsedCallback+0x90>
		updateADC_M1();
 8001944:	f7ff fc2a 	bl	800119c <updateADC_M1>
		updateMA702_M1();
 8001948:	f001 f9aa 	bl	8002ca0 <updateMA702_M1>
		setOutputRadianM1(manual_offset_radian, cmd[1].out_v_final, getBatteryVoltage());
 800194c:	4b23      	ldr	r3, [pc, #140]	; (80019dc <HAL_TIM_PeriodElapsedCallback+0x18c>)
 800194e:	ed95 8a00 	vldr	s16, [r5]
 8001952:	edd3 0a08 	vldr	s1, [r3, #32]
 8001956:	edcd 0a01 	vstr	s1, [sp, #4]
 800195a:	f7ff fba5 	bl	80010a8 <getBatteryVoltage>
 800195e:	eddd 0a01 	vldr	s1, [sp, #4]
 8001962:	eeb0 1a40 	vmov.f32	s2, s0
 8001966:	eeb0 0a48 	vmov.f32	s0, s16
 800196a:	f001 fd39 	bl	80033e0 <setOutputRadianM1>
 800196e:	e7b7      	b.n	80018e0 <HAL_TIM_PeriodElapsedCallback+0x90>
		manual_offset_radian -= M_PI * 2;
 8001970:	a313      	add	r3, pc, #76	; (adr r3, 80019c0 <HAL_TIM_PeriodElapsedCallback+0x170>)
 8001972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001976:	4630      	mov	r0, r6
 8001978:	4639      	mov	r1, r7
 800197a:	f7fe fc85 	bl	8000288 <__aeabi_dsub>
 800197e:	f7ff f933 	bl	8000be8 <__aeabi_d2f>
 8001982:	4603      	mov	r3, r0
		checkAngle(motor);
 8001984:	4620      	mov	r0, r4
		manual_offset_radian -= M_PI * 2;
 8001986:	602b      	str	r3, [r5, #0]
		checkAngle(motor);
 8001988:	f7ff fef8 	bl	800177c <checkAngle>
	if (manual_offset_radian < 0)
 800198c:	ed95 8a00 	vldr	s16, [r5]
 8001990:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8001994:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001998:	d58b      	bpl.n	80018b2 <HAL_TIM_PeriodElapsedCallback+0x62>
		manual_offset_radian += M_PI * 2;
 800199a:	ee18 0a10 	vmov	r0, s16
 800199e:	f7fe fdd3 	bl	8000548 <__aeabi_f2d>
 80019a2:	a307      	add	r3, pc, #28	; (adr r3, 80019c0 <HAL_TIM_PeriodElapsedCallback+0x170>)
 80019a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019a8:	f7fe fc70 	bl	800028c <__adddf3>
 80019ac:	f7ff f91c 	bl	8000be8 <__aeabi_d2f>
 80019b0:	4603      	mov	r3, r0
		checkAngle(motor);
 80019b2:	4620      	mov	r0, r4
		manual_offset_radian += M_PI * 2;
 80019b4:	602b      	str	r3, [r5, #0]
		checkAngle(motor);
 80019b6:	f7ff fee1 	bl	800177c <checkAngle>
 80019ba:	e77a      	b.n	80018b2 <HAL_TIM_PeriodElapsedCallback+0x62>
 80019bc:	f3af 8000 	nop.w
 80019c0:	54442d18 	.word	0x54442d18
 80019c4:	401921fb 	.word	0x401921fb
 80019c8:	200004b0 	.word	0x200004b0
 80019cc:	200004cc 	.word	0x200004cc
 80019d0:	20000380 	.word	0x20000380
 80019d4:	20000000 	.word	0x20000000
 80019d8:	200004b8 	.word	0x200004b8
 80019dc:	200003ac 	.word	0x200003ac
 80019e0:	2000066c 	.word	0x2000066c
 80019e4:	200003d8 	.word	0x200003d8

080019e8 <HAL_CAN_RxFifo0MsgPendingCallback>:
uint32_t can_rx_cnt = 0;
can_msg_buf_t can_rx_buf;
CAN_RxHeaderTypeDef can_rx_header;
#define SPEED_CMD_LIMIT_RPS (40)
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80019e8:	b538      	push	{r3, r4, r5, lr}
	float tmp_speed = 0;
	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &can_rx_header, can_rx_buf.data) != HAL_OK)
 80019ea:	4d1d      	ldr	r5, [pc, #116]	; (8001a60 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 80019ec:	4c1d      	ldr	r4, [pc, #116]	; (8001a64 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 80019ee:	462b      	mov	r3, r5
 80019f0:	4622      	mov	r2, r4
 80019f2:	2100      	movs	r1, #0
 80019f4:	f003 f834 	bl	8004a60 <HAL_CAN_GetRxMessage>
 80019f8:	b108      	cbz	r0, 80019fe <HAL_CAN_RxFifo0MsgPendingCallback+0x16>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019fa:	b672      	cpsid	i
void Error_Handler(void)
{
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80019fc:	e7fe      	b.n	80019fc <HAL_CAN_RxFifo0MsgPendingCallback+0x14>
	if (calibration_mode)
 80019fe:	4b1a      	ldr	r3, [pc, #104]	; (8001a68 <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	bb2b      	cbnz	r3, 8001a50 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>
	can_rx_cnt++;
 8001a04:	eddf 6a19 	vldr	s13, [pc, #100]	; 8001a6c <HAL_CAN_RxFifo0MsgPendingCallback+0x84>
 8001a08:	edd5 7a00 	vldr	s15, [r5]
 8001a0c:	4918      	ldr	r1, [pc, #96]	; (8001a70 <HAL_CAN_RxFifo0MsgPendingCallback+0x88>)
 8001a0e:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001a74 <HAL_CAN_RxFifo0MsgPendingCallback+0x8c>
 8001a12:	680a      	ldr	r2, [r1, #0]
	switch (can_rx_header.StdId)
 8001a14:	6823      	ldr	r3, [r4, #0]
 8001a16:	eef4 7ae6 	vcmpe.f32	s15, s13
 8001a1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a1e:	bfb8      	it	lt
 8001a20:	eef0 7a66 	vmovlt.f32	s15, s13
 8001a24:	eef4 7ac7 	vcmpe.f32	s15, s14
	can_rx_cnt++;
 8001a28:	3201      	adds	r2, #1
 8001a2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	switch (can_rx_header.StdId)
 8001a2e:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
	can_rx_cnt++;
 8001a32:	600a      	str	r2, [r1, #0]
	if (tmp_speed > SPEED_CMD_LIMIT_RPS)
 8001a34:	bf88      	it	hi
 8001a36:	eef0 7a47 	vmovhi.f32	s15, s14
	switch (can_rx_header.StdId)
 8001a3a:	2b03      	cmp	r3, #3
 8001a3c:	d808      	bhi.n	8001a50 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>
 8001a3e:	e8df f003 	tbb	[pc, r3]
 8001a42:	0208      	.short	0x0208
 8001a44:	0208      	.short	0x0208
		cmd[1].speed = tmp_speed;
 8001a46:	4b0c      	ldr	r3, [pc, #48]	; (8001a78 <HAL_CAN_RxFifo0MsgPendingCallback+0x90>)
		cmd[1].timeout_cnt = 0;
 8001a48:	2200      	movs	r2, #0
		cmd[1].speed = tmp_speed;
 8001a4a:	edc3 7a05 	vstr	s15, [r3, #20]
		cmd[1].timeout_cnt = 0;
 8001a4e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001a50:	bd38      	pop	{r3, r4, r5, pc}
		cmd[0].speed = tmp_speed;
 8001a52:	4b09      	ldr	r3, [pc, #36]	; (8001a78 <HAL_CAN_RxFifo0MsgPendingCallback+0x90>)
		cmd[0].timeout_cnt = 0;
 8001a54:	2200      	movs	r2, #0
		cmd[0].speed = tmp_speed;
 8001a56:	edc3 7a00 	vstr	s15, [r3]
		cmd[0].timeout_cnt = 0;
 8001a5a:	611a      	str	r2, [r3, #16]
}
 8001a5c:	bd38      	pop	{r3, r4, r5, pc}
 8001a5e:	bf00      	nop
 8001a60:	20000384 	.word	0x20000384
 8001a64:	20000390 	.word	0x20000390
 8001a68:	20000380 	.word	0x20000380
 8001a6c:	c2200000 	.word	0xc2200000
 8001a70:	2000038c 	.word	0x2000038c
 8001a74:	42200000 	.word	0x42200000
 8001a78:	200003ac 	.word	0x200003ac
 8001a7c:	00000000 	.word	0x00000000

08001a80 <controlMotorSpeed>:
{
 8001a80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	pid[motor].eff_voltage = motor_real[motor].rps * RPS_TO_MOTOR_EFF_VOLTAGE;
 8001a84:	4b68      	ldr	r3, [pc, #416]	; (8001c28 <controlMotorSpeed+0x1a8>)
	pid[motor].error = cmd[motor].speed - motor_real[motor].rps;
 8001a86:	4e69      	ldr	r6, [pc, #420]	; (8001c2c <controlMotorSpeed+0x1ac>)
	pid[motor].eff_voltage = motor_real[motor].rps * RPS_TO_MOTOR_EFF_VOLTAGE;
 8001a88:	4c69      	ldr	r4, [pc, #420]	; (8001c30 <controlMotorSpeed+0x1b0>)
 8001a8a:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
{
 8001a8e:	ed2d 8b04 	vpush	{d8-d9}
	pid[motor].eff_voltage = motor_real[motor].rps * RPS_TO_MOTOR_EFF_VOLTAGE;
 8001a92:	ed93 8a01 	vldr	s16, [r3, #4]
{
 8001a96:	4605      	mov	r5, r0
	pid[motor].eff_voltage = motor_real[motor].rps * RPS_TO_MOTOR_EFF_VOLTAGE;
 8001a98:	ee18 0a10 	vmov	r0, s16
 8001a9c:	f7fe fd54 	bl	8000548 <__aeabi_f2d>
 8001aa0:	a35f      	add	r3, pc, #380	; (adr r3, 8001c20 <controlMotorSpeed+0x1a0>)
 8001aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aa6:	f7fe fda7 	bl	80005f8 <__aeabi_dmul>
 8001aaa:	f7ff f89d 	bl	8000be8 <__aeabi_d2f>
	pid[motor].error = cmd[motor].speed - motor_real[motor].rps;
 8001aae:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 8001ab2:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8001ab6:	ed92 9a00 	vldr	s18, [r2]
	pid[motor].eff_voltage = motor_real[motor].rps * RPS_TO_MOTOR_EFF_VOLTAGE;
 8001aba:	232c      	movs	r3, #44	; 0x2c
 8001abc:	fb03 4305 	mla	r3, r3, r5, r4
	pid[motor].error_integral += pid[motor].error;
 8001ac0:	edd3 7a05 	vldr	s15, [r3, #20]
	if (pid[motor].error_integral > pid[motor].error_integral_limit)
 8001ac4:	ed93 7a07 	vldr	s14, [r3, #28]
	pid[motor].eff_voltage = motor_real[motor].rps * RPS_TO_MOTOR_EFF_VOLTAGE;
 8001ac8:	6018      	str	r0, [r3, #0]
	pid[motor].error = cmd[motor].speed - motor_real[motor].rps;
 8001aca:	ee79 6a48 	vsub.f32	s13, s18, s16
	pid[motor].eff_voltage = motor_real[motor].rps * RPS_TO_MOTOR_EFF_VOLTAGE;
 8001ace:	ee08 0a90 	vmov	s17, r0
	pid[motor].error_integral += pid[motor].error;
 8001ad2:	ee76 7aa7 	vadd.f32	s15, s13, s15
	pid[motor].error = cmd[motor].speed - motor_real[motor].rps;
 8001ad6:	edc3 6a04 	vstr	s13, [r3, #16]
	if (pid[motor].error_integral > pid[motor].error_integral_limit)
 8001ada:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ade:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	pid[motor].error_integral += pid[motor].error;
 8001ae2:	edc3 7a05 	vstr	s15, [r3, #20]
	pid[motor].error = cmd[motor].speed - motor_real[motor].rps;
 8001ae6:	ea4f 0785 	mov.w	r7, r5, lsl #2
	if (pid[motor].error_integral > pid[motor].error_integral_limit)
 8001aea:	dc6a      	bgt.n	8001bc2 <controlMotorSpeed+0x142>
	else if (pid[motor].error_integral < -pid[motor].error_integral_limit)
 8001aec:	eeb1 7a47 	vneg.f32	s14, s14
 8001af0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001af4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001af8:	d463      	bmi.n	8001bc2 <controlMotorSpeed+0x142>
	pid[motor].error_diff = motor_real[motor].rps - pid[motor].pre_real_rps;
 8001afa:	232c      	movs	r3, #44	; 0x2c
 8001afc:	fb03 4405 	mla	r4, r3, r5, r4
 8001b00:	edd4 9a08 	vldr	s19, [r4, #32]
	cmd[motor].out_v = cmd[motor].speed * (RPS_TO_MOTOR_EFF_VOLTAGE + pid[motor].pid_kp) + pid[motor].error_integral * pid[motor].pid_ki + pid[motor].error_diff * pid[motor].pid_kd;
 8001b04:	6860      	ldr	r0, [r4, #4]
	pid[motor].pre_real_rps = motor_real[motor].rps;
 8001b06:	ed84 8a08 	vstr	s16, [r4, #32]
	pid[motor].error_diff = motor_real[motor].rps - pid[motor].pre_real_rps;
 8001b0a:	ee78 9a69 	vsub.f32	s19, s16, s19
 8001b0e:	edc4 9a06 	vstr	s19, [r4, #24]
	cmd[motor].out_v = cmd[motor].speed * (RPS_TO_MOTOR_EFF_VOLTAGE + pid[motor].pid_kp) + pid[motor].error_integral * pid[motor].pid_ki + pid[motor].error_diff * pid[motor].pid_kd;
 8001b12:	f7fe fd19 	bl	8000548 <__aeabi_f2d>
 8001b16:	a342      	add	r3, pc, #264	; (adr r3, 8001c20 <controlMotorSpeed+0x1a0>)
 8001b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b1c:	f7fe fbb6 	bl	800028c <__adddf3>
 8001b20:	4680      	mov	r8, r0
 8001b22:	ee19 0a10 	vmov	r0, s18
 8001b26:	4689      	mov	r9, r1
 8001b28:	f7fe fd0e 	bl	8000548 <__aeabi_f2d>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	460b      	mov	r3, r1
 8001b30:	4640      	mov	r0, r8
 8001b32:	4649      	mov	r1, r9
 8001b34:	f7fe fd60 	bl	80005f8 <__aeabi_dmul>
 8001b38:	edd4 7a02 	vldr	s15, [r4, #8]
 8001b3c:	ee69 7aa7 	vmul.f32	s15, s19, s15
 8001b40:	4680      	mov	r8, r0
 8001b42:	ee17 0a90 	vmov	r0, s15
 8001b46:	4689      	mov	r9, r1
 8001b48:	f7fe fcfe 	bl	8000548 <__aeabi_f2d>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	460b      	mov	r3, r1
 8001b50:	4640      	mov	r0, r8
 8001b52:	4649      	mov	r1, r9
 8001b54:	f7fe fb9a 	bl	800028c <__adddf3>
 8001b58:	ed94 7a05 	vldr	s14, [r4, #20]
 8001b5c:	edd4 7a03 	vldr	s15, [r4, #12]
 8001b60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b64:	4680      	mov	r8, r0
 8001b66:	ee17 0a90 	vmov	r0, s15
 8001b6a:	4689      	mov	r9, r1
 8001b6c:	f7fe fcec 	bl	8000548 <__aeabi_f2d>
 8001b70:	460b      	mov	r3, r1
 8001b72:	4602      	mov	r2, r0
 8001b74:	4649      	mov	r1, r9
 8001b76:	4640      	mov	r0, r8
 8001b78:	f7fe fb88 	bl	800028c <__adddf3>
 8001b7c:	f7ff f834 	bl	8000be8 <__aeabi_d2f>
	if (cmd[motor].out_v > pid[motor].eff_voltage + pid[motor].diff_voltage_limit)
 8001b80:	ed94 7a09 	vldr	s14, [r4, #36]	; 0x24
	cmd[motor].out_v = cmd[motor].speed * (RPS_TO_MOTOR_EFF_VOLTAGE + pid[motor].pid_kp) + pid[motor].error_integral * pid[motor].pid_ki + pid[motor].error_diff * pid[motor].pid_kd;
 8001b84:	ee07 0a90 	vmov	s15, r0
	if (cmd[motor].out_v > pid[motor].eff_voltage + pid[motor].diff_voltage_limit)
 8001b88:	ee78 6a87 	vadd.f32	s13, s17, s14
	cmd[motor].out_v = cmd[motor].speed * (RPS_TO_MOTOR_EFF_VOLTAGE + pid[motor].pid_kp) + pid[motor].error_integral * pid[motor].pid_ki + pid[motor].error_diff * pid[motor].pid_kd;
 8001b8c:	197b      	adds	r3, r7, r5
 8001b8e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
	if (cmd[motor].out_v > pid[motor].eff_voltage + pid[motor].diff_voltage_limit)
 8001b92:	eef4 7ae6 	vcmpe.f32	s15, s13
 8001b96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	cmd[motor].out_v = cmd[motor].speed * (RPS_TO_MOTOR_EFF_VOLTAGE + pid[motor].pid_kp) + pid[motor].error_integral * pid[motor].pid_ki + pid[motor].error_diff * pid[motor].pid_kd;
 8001b9a:	6098      	str	r0, [r3, #8]
	if (cmd[motor].out_v > pid[motor].eff_voltage + pid[motor].diff_voltage_limit)
 8001b9c:	dd14      	ble.n	8001bc8 <controlMotorSpeed+0x148>
		if (fabs(motor_real[motor].rps) < fabs(cmd[motor].speed))
 8001b9e:	eeb0 8ac8 	vabs.f32	s16, s16
 8001ba2:	eeb0 9ac9 	vabs.f32	s18, s18
 8001ba6:	eeb4 8ac9 	vcmpe.f32	s16, s18
 8001baa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bae:	d431      	bmi.n	8001c14 <controlMotorSpeed+0x194>
}
 8001bb0:	ecbd 8b04 	vpop	{d8-d9}
		cmd[motor].out_v = pid[motor].eff_voltage + pid[motor].diff_voltage_limit;
 8001bb4:	443d      	add	r5, r7
 8001bb6:	eb06 0685 	add.w	r6, r6, r5, lsl #2
 8001bba:	edc6 6a02 	vstr	s13, [r6, #8]
}
 8001bbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		pid[motor].error_integral = -pid[motor].error_integral_limit;
 8001bc2:	ed83 7a05 	vstr	s14, [r3, #20]
 8001bc6:	e798      	b.n	8001afa <controlMotorSpeed+0x7a>
	else if (cmd[motor].out_v < pid[motor].eff_voltage - pid[motor].diff_voltage_limit)
 8001bc8:	ee78 8ac7 	vsub.f32	s17, s17, s14
 8001bcc:	eef4 7ae8 	vcmpe.f32	s15, s17
 8001bd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bd4:	d514      	bpl.n	8001c00 <controlMotorSpeed+0x180>
		if (fabs(motor_real[motor].rps) < fabs(cmd[motor].speed))
 8001bd6:	eeb0 8ac8 	vabs.f32	s16, s16
 8001bda:	eeb0 9ac9 	vabs.f32	s18, s18
 8001bde:	eeb4 8ac9 	vcmpe.f32	s16, s18
 8001be2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001be6:	d502      	bpl.n	8001bee <controlMotorSpeed+0x16e>
			pid[motor].load_limit_cnt++;
 8001be8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001bea:	3301      	adds	r3, #1
 8001bec:	62a3      	str	r3, [r4, #40]	; 0x28
		cmd[motor].out_v = pid[motor].eff_voltage - pid[motor].diff_voltage_limit;
 8001bee:	443d      	add	r5, r7
 8001bf0:	eb06 0685 	add.w	r6, r6, r5, lsl #2
 8001bf4:	edc6 8a02 	vstr	s17, [r6, #8]
}
 8001bf8:	ecbd 8b04 	vpop	{d8-d9}
 8001bfc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001c00:	ecbd 8b04 	vpop	{d8-d9}
	else if (pid[motor].load_limit_cnt > 0)
 8001c04:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001c06:	2b00      	cmp	r3, #0
		pid[motor].load_limit_cnt--;
 8001c08:	bfc4      	itt	gt
 8001c0a:	f103 33ff 	addgt.w	r3, r3, #4294967295
 8001c0e:	62a3      	strgt	r3, [r4, #40]	; 0x28
}
 8001c10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			pid[motor].load_limit_cnt++;
 8001c14:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001c16:	3301      	adds	r3, #1
 8001c18:	62a3      	str	r3, [r4, #40]	; 0x28
 8001c1a:	e7c9      	b.n	8001bb0 <controlMotorSpeed+0x130>
 8001c1c:	f3af 8000 	nop.w
 8001c20:	33333333 	.word	0x33333333
 8001c24:	3fd33333 	.word	0x3fd33333
 8001c28:	200004bc 	.word	0x200004bc
 8001c2c:	200003ac 	.word	0x200003ac
 8001c30:	200004d0 	.word	0x200004d0
 8001c34:	00000000 	.word	0x00000000

08001c38 <runMode>:
{
 8001c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c3c:	ed2d 8b04 	vpush	{d8-d9}
	if (manual_offset_radian > M_PI * 2)
 8001c40:	4f9b      	ldr	r7, [pc, #620]	; (8001eb0 <runMode+0x278>)
{
 8001c42:	b087      	sub	sp, #28
	if (manual_offset_radian > M_PI * 2)
 8001c44:	6838      	ldr	r0, [r7, #0]
 8001c46:	f7fe fc7f 	bl	8000548 <__aeabi_f2d>
 8001c4a:	a397      	add	r3, pc, #604	; (adr r3, 8001ea8 <runMode+0x270>)
 8001c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c50:	f7fe ff62 	bl	8000b18 <__aeabi_dcmpgt>
 8001c54:	b108      	cbz	r0, 8001c5a <runMode+0x22>
		manual_offset_radian = 0;
 8001c56:	2300      	movs	r3, #0
 8001c58:	603b      	str	r3, [r7, #0]
 8001c5a:	f8df a294 	ldr.w	sl, [pc, #660]	; 8001ef0 <runMode+0x2b8>
 8001c5e:	4d95      	ldr	r5, [pc, #596]	; (8001eb4 <runMode+0x27c>)
		enc_offset[motor].final = -(ROTATION_OFFSET_RADIAN * 2) + enc_offset[motor].zero_calib + manual_offset_radian;
 8001c60:	f8df 9290 	ldr.w	r9, [pc, #656]	; 8001ef4 <runMode+0x2bc>
			cmd[i].out_v = 0;
 8001c64:	f04f 0b00 	mov.w	fp, #0
 8001c68:	4654      	mov	r4, sl
{
 8001c6a:	2600      	movs	r6, #0
			cmd[i].out_v = -2.0;
 8001c6c:	eeb8 8a00 	vmov.f32	s16, #128	; 0xc0000000 -2.0
		enc_offset[motor].final = -(ROTATION_OFFSET_RADIAN * 2) + enc_offset[motor].zero_calib + manual_offset_radian;
 8001c70:	f04f 0800 	mov.w	r8, #0
		controlMotorSpeed(i);
 8001c74:	4630      	mov	r0, r6
 8001c76:	f7ff ff03 	bl	8001a80 <controlMotorSpeed>
		cmd[i].timeout_cnt++;
 8001c7a:	6923      	ldr	r3, [r4, #16]
 8001c7c:	3301      	adds	r3, #1
		if (cmd[i].timeout_cnt > 100)
 8001c7e:	2b64      	cmp	r3, #100	; 0x64
			cmd[i].out_v = 0;
 8001c80:	bfc8      	it	gt
 8001c82:	f8c4 b008 	strgt.w	fp, [r4, #8]
		cmd[i].timeout_cnt++;
 8001c86:	6123      	str	r3, [r4, #16]
		if (isPushedSW1())
 8001c88:	f7ff fc88 	bl	800159c <isPushedSW1>
 8001c8c:	b300      	cbz	r0, 8001cd0 <runMode+0x98>
			cmd[i].out_v = 2.0;
 8001c8e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001c92:	60a3      	str	r3, [r4, #8]
	cmd[motor].out_v_final = cmd[motor].out_v;
 8001c94:	60e3      	str	r3, [r4, #12]
		enc_offset[motor].final = enc_offset[motor].zero_calib + manual_offset_radian;
 8001c96:	edd5 7a01 	vldr	s15, [r5, #4]
 8001c9a:	ed97 7a00 	vldr	s14, [r7]
 8001c9e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001ca2:	462b      	mov	r3, r5
 8001ca4:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < 2; i++)
 8001ca8:	3508      	adds	r5, #8
 8001caa:	3414      	adds	r4, #20
 8001cac:	b176      	cbz	r6, 8001ccc <runMode+0x94>
	print_cnt++;
 8001cae:	4a82      	ldr	r2, [pc, #520]	; (8001eb8 <runMode+0x280>)
 8001cb0:	7813      	ldrb	r3, [r2, #0]
 8001cb2:	3301      	adds	r3, #1
 8001cb4:	b2db      	uxtb	r3, r3
	switch (print_cnt)
 8001cb6:	1e59      	subs	r1, r3, #1
	print_cnt++;
 8001cb8:	7013      	strb	r3, [r2, #0]
	switch (print_cnt)
 8001cba:	2906      	cmp	r1, #6
 8001cbc:	f200 80ee 	bhi.w	8001e9c <runMode+0x264>
 8001cc0:	e8df f001 	tbb	[pc, r1]
 8001cc4:	aa95815b 	.word	0xaa95815b
 8001cc8:	c7b2      	.short	0xc7b2
 8001cca:	2e          	.byte	0x2e
 8001ccb:	00          	.byte	0x00
 8001ccc:	2601      	movs	r6, #1
 8001cce:	e7d1      	b.n	8001c74 <runMode+0x3c>
		else if (isPushedSW2())
 8001cd0:	f7ff fc70 	bl	80015b4 <isPushedSW2>
 8001cd4:	b9f8      	cbnz	r0, 8001d16 <runMode+0xde>
	cmd[motor].out_v_final = cmd[motor].out_v;
 8001cd6:	edd4 7a02 	vldr	s15, [r4, #8]
	if (cmd[motor].out_v_final < 0)
 8001cda:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001cde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	cmd[motor].out_v_final = cmd[motor].out_v;
 8001ce2:	edc4 7a03 	vstr	s15, [r4, #12]
	if (cmd[motor].out_v_final < 0)
 8001ce6:	d5d6      	bpl.n	8001c96 <runMode+0x5e>
		enc_offset[motor].final = -(ROTATION_OFFSET_RADIAN * 2) + enc_offset[motor].zero_calib + manual_offset_radian;
 8001ce8:	6838      	ldr	r0, [r7, #0]
 8001cea:	f7fe fc2d 	bl	8000548 <__aeabi_f2d>
 8001cee:	4642      	mov	r2, r8
 8001cf0:	464b      	mov	r3, r9
 8001cf2:	f7fe fac9 	bl	8000288 <__aeabi_dsub>
 8001cf6:	ec41 0b19 	vmov	d9, r0, r1
 8001cfa:	6868      	ldr	r0, [r5, #4]
 8001cfc:	f7fe fc24 	bl	8000548 <__aeabi_f2d>
 8001d00:	4602      	mov	r2, r0
 8001d02:	460b      	mov	r3, r1
 8001d04:	ec51 0b19 	vmov	r0, r1, d9
 8001d08:	f7fe fac0 	bl	800028c <__adddf3>
 8001d0c:	f7fe ff6c 	bl	8000be8 <__aeabi_d2f>
 8001d10:	ee07 0a90 	vmov	s15, r0
}
 8001d14:	e7c5      	b.n	8001ca2 <runMode+0x6a>
			cmd[i].out_v = -2.0;
 8001d16:	ed84 8a02 	vstr	s16, [r4, #8]
	cmd[motor].out_v_final = cmd[motor].out_v;
 8001d1a:	ed84 8a03 	vstr	s16, [r4, #12]
	if (cmd[motor].out_v_final < 0)
 8001d1e:	e7e3      	b.n	8001ce8 <runMode+0xb0>
		printf("load Cnt%% %3.2f %3.2f ", (float)pid[0].load_limit_cnt /  MOTOR_OVER_LOAD_CNT_LIMIT, (float)pid[1].load_limit_cnt /  MOTOR_OVER_LOAD_CNT_LIMIT);
 8001d20:	4c66      	ldr	r4, [pc, #408]	; (8001ebc <runMode+0x284>)
 8001d22:	ed9f 8a67 	vldr	s16, [pc, #412]	; 8001ec0 <runMode+0x288>
 8001d26:	edd4 7a0a 	vldr	s15, [r4, #40]	; 0x28
 8001d2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d2e:	ee67 7a88 	vmul.f32	s15, s15, s16
 8001d32:	ee17 0a90 	vmov	r0, s15
 8001d36:	f7fe fc07 	bl	8000548 <__aeabi_f2d>
 8001d3a:	edd4 7a15 	vldr	s15, [r4, #84]	; 0x54
 8001d3e:	4c61      	ldr	r4, [pc, #388]	; (8001ec4 <runMode+0x28c>)
 8001d40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d44:	4602      	mov	r2, r0
 8001d46:	ee67 7a88 	vmul.f32	s15, s15, s16
 8001d4a:	460b      	mov	r3, r1
 8001d4c:	ee17 0a90 	vmov	r0, s15
 8001d50:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001d54:	f7fe fbf8 	bl	8000548 <__aeabi_f2d>
 8001d58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001d5c:	e9cd 0100 	strd	r0, r1, [sp]
 8001d60:	4859      	ldr	r0, [pc, #356]	; (8001ec8 <runMode+0x290>)
 8001d62:	f007 faad 	bl	80092c0 <iprintf>
		printf("\n");
 8001d66:	200a      	movs	r0, #10
 8001d68:	f007 fac2 	bl	80092f0 <putchar>
	can_rx_cnt = 0;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	6023      	str	r3, [r4, #0]
}
 8001d70:	b007      	add	sp, #28
 8001d72:	ecbd 8b04 	vpop	{d8-d9}
 8001d76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		printf("CS %+5.1f %+5.1f / BV %4.1f ", getCurrentM0(), getCurrentM1(), getBatteryVoltage());
 8001d7a:	f7ff f9ad 	bl	80010d8 <getCurrentM0>
 8001d7e:	ee10 5a10 	vmov	r5, s0
 8001d82:	f7ff f9c5 	bl	8001110 <getCurrentM1>
 8001d86:	ee10 4a10 	vmov	r4, s0
 8001d8a:	f7ff f98d 	bl	80010a8 <getBatteryVoltage>
 8001d8e:	4628      	mov	r0, r5
 8001d90:	ee10 5a10 	vmov	r5, s0
 8001d94:	f7fe fbd8 	bl	8000548 <__aeabi_f2d>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	460b      	mov	r3, r1
 8001d9c:	4628      	mov	r0, r5
 8001d9e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001da2:	f7fe fbd1 	bl	8000548 <__aeabi_f2d>
 8001da6:	4606      	mov	r6, r0
 8001da8:	460f      	mov	r7, r1
 8001daa:	4620      	mov	r0, r4
 8001dac:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8001db0:	f7fe fbca 	bl	8000548 <__aeabi_f2d>
 8001db4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001db8:	e9cd 0100 	strd	r0, r1, [sp]
 8001dbc:	4843      	ldr	r0, [pc, #268]	; (8001ecc <runMode+0x294>)
 8001dbe:	4c41      	ldr	r4, [pc, #260]	; (8001ec4 <runMode+0x28c>)
 8001dc0:	f007 fa7e 	bl	80092c0 <iprintf>
		break;
 8001dc4:	e7d2      	b.n	8001d6c <runMode+0x134>
		printf("RPS %+6.2f %+6.2f ", motor_real[0].rps, motor_real[1].rps);
 8001dc6:	4c42      	ldr	r4, [pc, #264]	; (8001ed0 <runMode+0x298>)
 8001dc8:	6860      	ldr	r0, [r4, #4]
 8001dca:	f7fe fbbd 	bl	8000548 <__aeabi_f2d>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	460b      	mov	r3, r1
 8001dd2:	68e0      	ldr	r0, [r4, #12]
 8001dd4:	4c3b      	ldr	r4, [pc, #236]	; (8001ec4 <runMode+0x28c>)
 8001dd6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001dda:	f7fe fbb5 	bl	8000548 <__aeabi_f2d>
 8001dde:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001de2:	e9cd 0100 	strd	r0, r1, [sp]
 8001de6:	483b      	ldr	r0, [pc, #236]	; (8001ed4 <runMode+0x29c>)
 8001de8:	f007 fa6a 	bl	80092c0 <iprintf>
		break;
 8001dec:	e7be      	b.n	8001d6c <runMode+0x134>
		printf("out_v %+5.1f %5.1f ", cmd[0].out_v, cmd[1].out_v);
 8001dee:	f8da 0008 	ldr.w	r0, [sl, #8]
 8001df2:	4c34      	ldr	r4, [pc, #208]	; (8001ec4 <runMode+0x28c>)
 8001df4:	f7fe fba8 	bl	8000548 <__aeabi_f2d>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	460b      	mov	r3, r1
 8001dfc:	f8da 001c 	ldr.w	r0, [sl, #28]
 8001e00:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001e04:	f7fe fba0 	bl	8000548 <__aeabi_f2d>
 8001e08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001e0c:	e9cd 0100 	strd	r0, r1, [sp]
 8001e10:	4831      	ldr	r0, [pc, #196]	; (8001ed8 <runMode+0x2a0>)
 8001e12:	f007 fa55 	bl	80092c0 <iprintf>
		break;
 8001e16:	e7a9      	b.n	8001d6c <runMode+0x134>
		printf("rx %4ld CPU %3d ", can_rx_cnt, main_loop_remain_counter);
 8001e18:	4b30      	ldr	r3, [pc, #192]	; (8001edc <runMode+0x2a4>)
 8001e1a:	4c2a      	ldr	r4, [pc, #168]	; (8001ec4 <runMode+0x28c>)
 8001e1c:	681a      	ldr	r2, [r3, #0]
 8001e1e:	6821      	ldr	r1, [r4, #0]
 8001e20:	482f      	ldr	r0, [pc, #188]	; (8001ee0 <runMode+0x2a8>)
 8001e22:	f007 fa4d 	bl	80092c0 <iprintf>
		break;
 8001e26:	e7a1      	b.n	8001d6c <runMode+0x134>
		printf("SPD %+6.1f %+6.1f ", cmd[0].speed, cmd[1].speed);
 8001e28:	f8da 0000 	ldr.w	r0, [sl]
 8001e2c:	4c25      	ldr	r4, [pc, #148]	; (8001ec4 <runMode+0x28c>)
 8001e2e:	f7fe fb8b 	bl	8000548 <__aeabi_f2d>
 8001e32:	4602      	mov	r2, r0
 8001e34:	460b      	mov	r3, r1
 8001e36:	f8da 0014 	ldr.w	r0, [sl, #20]
 8001e3a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001e3e:	f7fe fb83 	bl	8000548 <__aeabi_f2d>
 8001e42:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001e46:	e9cd 0100 	strd	r0, r1, [sp]
 8001e4a:	4826      	ldr	r0, [pc, #152]	; (8001ee4 <runMode+0x2ac>)
 8001e4c:	f007 fa38 	bl	80092c0 <iprintf>
		break;
 8001e50:	e78c      	b.n	8001d6c <runMode+0x134>
		printf("load %+5.2f %+5.2f ", cmd[0].out_v - pid[0].eff_voltage, cmd[1].out_v - pid[1].eff_voltage);
 8001e52:	4c1a      	ldr	r4, [pc, #104]	; (8001ebc <runMode+0x284>)
 8001e54:	ed9a 7a02 	vldr	s14, [sl, #8]
 8001e58:	edd4 7a00 	vldr	s15, [r4]
 8001e5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e60:	ee17 0a90 	vmov	r0, s15
 8001e64:	f7fe fb70 	bl	8000548 <__aeabi_f2d>
 8001e68:	edd4 7a0b 	vldr	s15, [r4, #44]	; 0x2c
 8001e6c:	ed9a 7a07 	vldr	s14, [sl, #28]
 8001e70:	4c14      	ldr	r4, [pc, #80]	; (8001ec4 <runMode+0x28c>)
 8001e72:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e76:	4602      	mov	r2, r0
 8001e78:	460b      	mov	r3, r1
 8001e7a:	ee17 0a90 	vmov	r0, s15
 8001e7e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001e82:	f7fe fb61 	bl	8000548 <__aeabi_f2d>
 8001e86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001e8a:	e9cd 0100 	strd	r0, r1, [sp]
 8001e8e:	4816      	ldr	r0, [pc, #88]	; (8001ee8 <runMode+0x2b0>)
 8001e90:	f007 fa16 	bl	80092c0 <iprintf>
		can_send_fail_cnt = 0;
 8001e94:	4b15      	ldr	r3, [pc, #84]	; (8001eec <runMode+0x2b4>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	601a      	str	r2, [r3, #0]
		break;
 8001e9a:	e767      	b.n	8001d6c <runMode+0x134>
		print_cnt = 0;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	4c09      	ldr	r4, [pc, #36]	; (8001ec4 <runMode+0x28c>)
 8001ea0:	7013      	strb	r3, [r2, #0]
		break;
 8001ea2:	e763      	b.n	8001d6c <runMode+0x134>
 8001ea4:	f3af 8000 	nop.w
 8001ea8:	54442d18 	.word	0x54442d18
 8001eac:	401921fb 	.word	0x401921fb
 8001eb0:	200004b8 	.word	0x200004b8
 8001eb4:	200003d8 	.word	0x200003d8
 8001eb8:	20000528 	.word	0x20000528
 8001ebc:	200004d0 	.word	0x200004d0
 8001ec0:	39aec33e 	.word	0x39aec33e
 8001ec4:	2000038c 	.word	0x2000038c
 8001ec8:	0800b66c 	.word	0x0800b66c
 8001ecc:	0800b5e8 	.word	0x0800b5e8
 8001ed0:	200004bc 	.word	0x200004bc
 8001ed4:	0800b608 	.word	0x0800b608
 8001ed8:	0800b61c 	.word	0x0800b61c
 8001edc:	200004b4 	.word	0x200004b4
 8001ee0:	0800b630 	.word	0x0800b630
 8001ee4:	0800b644 	.word	0x0800b644
 8001ee8:	0800b658 	.word	0x0800b658
 8001eec:	20000308 	.word	0x20000308
 8001ef0:	200003ac 	.word	0x200003ac
 8001ef4:	40100000 	.word	0x40100000

08001ef8 <calibrationMode>:
{
 8001ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001efc:	ed2d 8b02 	vpush	{d8}
	printf("M0 ave %6.3f cnt %3d M1 ave %6.3f cnt %3d ", calib[0].radian_ave, calib[0].ave_cnt, calib[1].radian_ave, calib[1].ave_cnt);
 8001f00:	4ca5      	ldr	r4, [pc, #660]	; (8002198 <calibrationMode+0x2a0>)
	printf("M0raw %6d M1raw %6d offset %4.3f\n", ma702[0].enc_raw, ma702[1].enc_raw, manual_offset_radian);
 8001f02:	4da6      	ldr	r5, [pc, #664]	; (800219c <calibrationMode+0x2a4>)
	printf("M0 ave %6.3f cnt %3d M1 ave %6.3f cnt %3d ", calib[0].radian_ave, calib[0].ave_cnt, calib[1].radian_ave, calib[1].ave_cnt);
 8001f04:	6860      	ldr	r0, [r4, #4]
{
 8001f06:	b089      	sub	sp, #36	; 0x24
	printf("M0 ave %6.3f cnt %3d M1 ave %6.3f cnt %3d ", calib[0].radian_ave, calib[0].ave_cnt, calib[1].radian_ave, calib[1].ave_cnt);
 8001f08:	f7fe fb1e 	bl	8000548 <__aeabi_f2d>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	460b      	mov	r3, r1
 8001f10:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001f12:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001f14:	9104      	str	r1, [sp, #16]
 8001f16:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001f1a:	f7fe fb15 	bl	8000548 <__aeabi_f2d>
 8001f1e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001f22:	68a1      	ldr	r1, [r4, #8]
 8001f24:	9100      	str	r1, [sp, #0]
 8001f26:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8001f2a:	489d      	ldr	r0, [pc, #628]	; (80021a0 <calibrationMode+0x2a8>)
 8001f2c:	f007 f9c8 	bl	80092c0 <iprintf>
	printf("result M0 %6.4f M1 %6.4f ", calib[0].result_cw, calib[1].result_cw);
 8001f30:	6920      	ldr	r0, [r4, #16]
 8001f32:	f7fe fb09 	bl	8000548 <__aeabi_f2d>
 8001f36:	4602      	mov	r2, r0
 8001f38:	460b      	mov	r3, r1
 8001f3a:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8001f3c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001f40:	f7fe fb02 	bl	8000548 <__aeabi_f2d>
 8001f44:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8001f48:	e9cd 0100 	strd	r0, r1, [sp]
 8001f4c:	4895      	ldr	r0, [pc, #596]	; (80021a4 <calibrationMode+0x2ac>)
 8001f4e:	f007 f9b7 	bl	80092c0 <iprintf>
	printf("M0raw %6d M1raw %6d offset %4.3f\n", ma702[0].enc_raw, ma702[1].enc_raw, manual_offset_radian);
 8001f52:	4b95      	ldr	r3, [pc, #596]	; (80021a8 <calibrationMode+0x2b0>)
 8001f54:	6828      	ldr	r0, [r5, #0]
 8001f56:	699a      	ldr	r2, [r3, #24]
 8001f58:	685e      	ldr	r6, [r3, #4]
 8001f5a:	9206      	str	r2, [sp, #24]
 8001f5c:	f7fe faf4 	bl	8000548 <__aeabi_f2d>
 8001f60:	9a06      	ldr	r2, [sp, #24]
 8001f62:	e9cd 0100 	strd	r0, r1, [sp]
 8001f66:	4891      	ldr	r0, [pc, #580]	; (80021ac <calibrationMode+0x2b4>)
 8001f68:	4631      	mov	r1, r6
 8001f6a:	f007 f9a9 	bl	80092c0 <iprintf>
	if (calib[0].result_cw_cnt > 5 /*&& calib[1].result_cw_cnt > 5*/ && calib_rotation_speed > 0)
 8001f6e:	6963      	ldr	r3, [r4, #20]
 8001f70:	2b05      	cmp	r3, #5
 8001f72:	dd13      	ble.n	8001f9c <calibrationMode+0xa4>
 8001f74:	4b8e      	ldr	r3, [pc, #568]	; (80021b0 <calibrationMode+0x2b8>)
 8001f76:	edd3 7a00 	vldr	s15, [r3]
 8001f7a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f82:	dd0b      	ble.n	8001f9c <calibrationMode+0xa4>
		calibration_mode = true;
 8001f84:	4a8b      	ldr	r2, [pc, #556]	; (80021b4 <calibrationMode+0x2bc>)
 8001f86:	2101      	movs	r1, #1
 8001f88:	7011      	strb	r1, [r2, #0]
		cmd[0].out_v_final = 2.0;
 8001f8a:	4a8b      	ldr	r2, [pc, #556]	; (80021b8 <calibrationMode+0x2c0>)
 8001f8c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
		calib_rotation_speed = -calib_rotation_speed;
 8001f90:	eef1 7a67 	vneg.f32	s15, s15
		cmd[0].out_v_final = 2.0;
 8001f94:	60d1      	str	r1, [r2, #12]
		cmd[1].out_v_final = 2.0;
 8001f96:	6211      	str	r1, [r2, #32]
		calib_rotation_speed = -calib_rotation_speed;
 8001f98:	edc3 7a00 	vstr	s15, [r3]
	if (calib[0].result_ccw_cnt > 5 /* && calib[1].result_ccw_cnt > 5*/)
 8001f9c:	69e3      	ldr	r3, [r4, #28]
 8001f9e:	2b05      	cmp	r3, #5
 8001fa0:	dc04      	bgt.n	8001fac <calibrationMode+0xb4>
}
 8001fa2:	b009      	add	sp, #36	; 0x24
 8001fa4:	ecbd 8b02 	vpop	{d8}
 8001fa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		cmd[0].out_v_final = 0;
 8001fac:	f8df a208 	ldr.w	sl, [pc, #520]	; 80021b8 <calibrationMode+0x2c0>
 8001fb0:	2300      	movs	r3, #0
		HAL_Delay(1); // write out uart buffer
 8001fb2:	2001      	movs	r0, #1
		cmd[0].out_v_final = 0;
 8001fb4:	f8ca 300c 	str.w	r3, [sl, #12]
		cmd[1].out_v_final = 0;
 8001fb8:	f8ca 3020 	str.w	r3, [sl, #32]
		HAL_Delay(1); // write out uart buffer
 8001fbc:	f001 fbcc 	bl	8003758 <HAL_Delay>
		temp_offset[0] = (M_PI * 2) - ((calib[0].result_ccw + calib[0].result_cw) / 2);
 8001fc0:	ed94 7a04 	vldr	s14, [r4, #16]
 8001fc4:	edd4 7a06 	vldr	s15, [r4, #24]
 8001fc8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001fcc:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 8001fd0:	ee67 7a88 	vmul.f32	s15, s15, s16
 8001fd4:	ee17 0a90 	vmov	r0, s15
 8001fd8:	f7fe fab6 	bl	8000548 <__aeabi_f2d>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	460b      	mov	r3, r1
 8001fe0:	a16b      	add	r1, pc, #428	; (adr r1, 8002190 <calibrationMode+0x298>)
 8001fe2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001fe6:	f7fe f94f 	bl	8000288 <__aeabi_dsub>
 8001fea:	f7fe fdfd 	bl	8000be8 <__aeabi_d2f>
		temp_offset[1] = (M_PI * 2) - ((calib[1].result_ccw + calib[1].result_cw) / 2);
 8001fee:	ed94 7a0c 	vldr	s14, [r4, #48]	; 0x30
 8001ff2:	edd4 7a0e 	vldr	s15, [r4, #56]	; 0x38
 8001ff6:	ee77 7a87 	vadd.f32	s15, s15, s14
		temp_offset[0] = (M_PI * 2) - ((calib[0].result_ccw + calib[0].result_cw) / 2);
 8001ffa:	ee08 0a90 	vmov	s17, r0
		temp_offset[1] = (M_PI * 2) - ((calib[1].result_ccw + calib[1].result_cw) / 2);
 8001ffe:	ee67 7a88 	vmul.f32	s15, s15, s16
 8002002:	ee17 0a90 	vmov	r0, s15
 8002006:	f7fe fa9f 	bl	8000548 <__aeabi_f2d>
 800200a:	4602      	mov	r2, r0
 800200c:	460b      	mov	r3, r1
 800200e:	a160      	add	r1, pc, #384	; (adr r1, 8002190 <calibrationMode+0x298>)
 8002010:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002014:	f7fe f938 	bl	8000288 <__aeabi_dsub>
 8002018:	f7fe fde6 	bl	8000be8 <__aeabi_d2f>
 800201c:	4603      	mov	r3, r0
		printf("elec-centor radian : M0 %6f M1 %6f\n", temp_offset[0], temp_offset[1]);
 800201e:	ee18 0a90 	vmov	r0, s17
		temp_offset[1] = (M_PI * 2) - ((calib[1].result_ccw + calib[1].result_cw) / 2);
 8002022:	ee08 3a10 	vmov	s16, r3
		printf("elec-centor radian : M0 %6f M1 %6f\n", temp_offset[0], temp_offset[1]);
 8002026:	f7fe fa8f 	bl	8000548 <__aeabi_f2d>
 800202a:	4602      	mov	r2, r0
 800202c:	460b      	mov	r3, r1
 800202e:	ee18 0a10 	vmov	r0, s16
 8002032:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002036:	f7fe fa87 	bl	8000548 <__aeabi_f2d>
 800203a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800203e:	e9cd 0100 	strd	r0, r1, [sp]
 8002042:	485e      	ldr	r0, [pc, #376]	; (80021bc <calibrationMode+0x2c4>)
 8002044:	f007 f93c 	bl	80092c0 <iprintf>
		HAL_Delay(1); // write out uart buffer
 8002048:	2001      	movs	r0, #1
 800204a:	f001 fb85 	bl	8003758 <HAL_Delay>
		temp_offset[0] += ROTATION_OFFSET_RADIAN;
 800204e:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8002052:	ee78 8aa7 	vadd.f32	s17, s17, s15
		if (temp_offset[0] > M_PI * 2)
 8002056:	ee18 0a90 	vmov	r0, s17
 800205a:	f7fe fa75 	bl	8000548 <__aeabi_f2d>
 800205e:	a34c      	add	r3, pc, #304	; (adr r3, 8002190 <calibrationMode+0x298>)
 8002060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002064:	4606      	mov	r6, r0
 8002066:	460f      	mov	r7, r1
 8002068:	f7fe fd56 	bl	8000b18 <__aeabi_dcmpgt>
 800206c:	b170      	cbz	r0, 800208c <calibrationMode+0x194>
			temp_offset[0] -= M_PI * 2;
 800206e:	a348      	add	r3, pc, #288	; (adr r3, 8002190 <calibrationMode+0x298>)
 8002070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002074:	4630      	mov	r0, r6
 8002076:	4639      	mov	r1, r7
 8002078:	f7fe f906 	bl	8000288 <__aeabi_dsub>
 800207c:	f7fe fdb4 	bl	8000be8 <__aeabi_d2f>
 8002080:	ee08 0a90 	vmov	s17, r0
			temp_offset[0] += M_PI * 2;
 8002084:	f7fe fa60 	bl	8000548 <__aeabi_f2d>
 8002088:	4606      	mov	r6, r0
 800208a:	460f      	mov	r7, r1
		if (temp_offset[0] < 0)
 800208c:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8002090:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002094:	d45c      	bmi.n	8002150 <calibrationMode+0x258>
		temp_offset[1] += ROTATION_OFFSET_RADIAN;
 8002096:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800209a:	ee38 8a27 	vadd.f32	s16, s16, s15
		if (temp_offset[1] > M_PI * 2)
 800209e:	ee18 0a10 	vmov	r0, s16
 80020a2:	f7fe fa51 	bl	8000548 <__aeabi_f2d>
 80020a6:	a33a      	add	r3, pc, #232	; (adr r3, 8002190 <calibrationMode+0x298>)
 80020a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020ac:	4680      	mov	r8, r0
 80020ae:	4689      	mov	r9, r1
 80020b0:	f7fe fd32 	bl	8000b18 <__aeabi_dcmpgt>
 80020b4:	b170      	cbz	r0, 80020d4 <calibrationMode+0x1dc>
			temp_offset[1] -= M_PI * 2;
 80020b6:	a336      	add	r3, pc, #216	; (adr r3, 8002190 <calibrationMode+0x298>)
 80020b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020bc:	4640      	mov	r0, r8
 80020be:	4649      	mov	r1, r9
 80020c0:	f7fe f8e2 	bl	8000288 <__aeabi_dsub>
 80020c4:	f7fe fd90 	bl	8000be8 <__aeabi_d2f>
 80020c8:	ee08 0a10 	vmov	s16, r0
			temp_offset[1] += M_PI * 2;
 80020cc:	f7fe fa3c 	bl	8000548 <__aeabi_f2d>
 80020d0:	4680      	mov	r8, r0
 80020d2:	4689      	mov	r9, r1
		if (temp_offset[1] < 0)
 80020d4:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80020d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020dc:	d448      	bmi.n	8002170 <calibrationMode+0x278>
		enc_offset[0].zero_calib = temp_offset[0];
 80020de:	f8df b0e4 	ldr.w	fp, [pc, #228]	; 80021c4 <calibrationMode+0x2cc>
		printf("complete calibration!!\nccw %6f cw %6f result user offset M0 %6.3f M1 %6.3f\n", calib[0].result_ccw, calib[0].result_cw, temp_offset[0], temp_offset[1]);
 80020e2:	69a0      	ldr	r0, [r4, #24]
		enc_offset[0].zero_calib = temp_offset[0];
 80020e4:	edcb 8a01 	vstr	s17, [fp, #4]
		enc_offset[1].zero_calib = temp_offset[1];
 80020e8:	ed8b 8a03 	vstr	s16, [fp, #12]
		printf("complete calibration!!\nccw %6f cw %6f result user offset M0 %6.3f M1 %6.3f\n", calib[0].result_ccw, calib[0].result_cw, temp_offset[0], temp_offset[1]);
 80020ec:	f7fe fa2c 	bl	8000548 <__aeabi_f2d>
 80020f0:	4602      	mov	r2, r0
 80020f2:	460b      	mov	r3, r1
 80020f4:	6920      	ldr	r0, [r4, #16]
 80020f6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80020fa:	e9cd 8904 	strd	r8, r9, [sp, #16]
 80020fe:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8002102:	f7fe fa21 	bl	8000548 <__aeabi_f2d>
 8002106:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800210a:	e9cd 0100 	strd	r0, r1, [sp]
 800210e:	482c      	ldr	r0, [pc, #176]	; (80021c0 <calibrationMode+0x2c8>)
 8002110:	f007 f8d6 	bl	80092c0 <iprintf>
		calibration_mode = false;
 8002114:	4927      	ldr	r1, [pc, #156]	; (80021b4 <calibrationMode+0x2bc>)
		writeCalibrationValue(enc_offset[0].zero_calib, enc_offset[1].zero_calib);
 8002116:	eddb 0a03 	vldr	s1, [fp, #12]
 800211a:	ed9b 0a01 	vldr	s0, [fp, #4]
		manual_offset_radian = 0;
 800211e:	2300      	movs	r3, #0
		calibration_mode = false;
 8002120:	2200      	movs	r2, #0
		manual_offset_radian = 0;
 8002122:	602b      	str	r3, [r5, #0]
		calibration_mode = false;
 8002124:	700a      	strb	r2, [r1, #0]
		cmd[0].out_v_final = 0;
 8002126:	f8ca 300c 	str.w	r3, [sl, #12]
		cmd[1].out_v_final = 0;
 800212a:	f8ca 3020 	str.w	r3, [sl, #32]
		calib[0].result_cw_cnt = 0;
 800212e:	6162      	str	r2, [r4, #20]
		calib[1].result_cw_cnt = 0;
 8002130:	6362      	str	r2, [r4, #52]	; 0x34
		calib[0].ave_cnt = 0;
 8002132:	60a2      	str	r2, [r4, #8]
		calib[1].ave_cnt = 0;
 8002134:	62a2      	str	r2, [r4, #40]	; 0x28
		calib[0].radian_ave = 0;
 8002136:	6063      	str	r3, [r4, #4]
		calib[1].radian_ave = 0;
 8002138:	6263      	str	r3, [r4, #36]	; 0x24
		writeCalibrationValue(enc_offset[0].zero_calib, enc_offset[1].zero_calib);
 800213a:	f7ff f9e1 	bl	8001500 <writeCalibrationValue>
		HAL_Delay(1000);
 800213e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
}
 8002142:	b009      	add	sp, #36	; 0x24
 8002144:	ecbd 8b02 	vpop	{d8}
 8002148:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		HAL_Delay(1000);
 800214c:	f001 bb04 	b.w	8003758 <HAL_Delay>
			temp_offset[0] += M_PI * 2;
 8002150:	a30f      	add	r3, pc, #60	; (adr r3, 8002190 <calibrationMode+0x298>)
 8002152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002156:	4630      	mov	r0, r6
 8002158:	4639      	mov	r1, r7
 800215a:	f7fe f897 	bl	800028c <__adddf3>
 800215e:	f7fe fd43 	bl	8000be8 <__aeabi_d2f>
 8002162:	ee08 0a90 	vmov	s17, r0
		printf("complete calibration!!\nccw %6f cw %6f result user offset M0 %6.3f M1 %6.3f\n", calib[0].result_ccw, calib[0].result_cw, temp_offset[0], temp_offset[1]);
 8002166:	f7fe f9ef 	bl	8000548 <__aeabi_f2d>
 800216a:	4606      	mov	r6, r0
 800216c:	460f      	mov	r7, r1
 800216e:	e792      	b.n	8002096 <calibrationMode+0x19e>
			temp_offset[1] += M_PI * 2;
 8002170:	a307      	add	r3, pc, #28	; (adr r3, 8002190 <calibrationMode+0x298>)
 8002172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002176:	4640      	mov	r0, r8
 8002178:	4649      	mov	r1, r9
 800217a:	f7fe f887 	bl	800028c <__adddf3>
 800217e:	f7fe fd33 	bl	8000be8 <__aeabi_d2f>
 8002182:	ee08 0a10 	vmov	s16, r0
		printf("complete calibration!!\nccw %6f cw %6f result user offset M0 %6.3f M1 %6.3f\n", calib[0].result_ccw, calib[0].result_cw, temp_offset[0], temp_offset[1]);
 8002186:	f7fe f9df 	bl	8000548 <__aeabi_f2d>
 800218a:	4680      	mov	r8, r0
 800218c:	4689      	mov	r9, r1
 800218e:	e7a6      	b.n	80020de <calibrationMode+0x1e6>
 8002190:	54442d18 	.word	0x54442d18
 8002194:	401921fb 	.word	0x401921fb
 8002198:	20000340 	.word	0x20000340
 800219c:	200004b8 	.word	0x200004b8
 80021a0:	0800b684 	.word	0x0800b684
 80021a4:	0800b6b0 	.word	0x0800b6b0
 80021a8:	2000066c 	.word	0x2000066c
 80021ac:	0800b6cc 	.word	0x0800b6cc
 80021b0:	20000000 	.word	0x20000000
 80021b4:	20000380 	.word	0x20000380
 80021b8:	200003ac 	.word	0x200003ac
 80021bc:	0800b6f0 	.word	0x0800b6f0
 80021c0:	0800b714 	.word	0x0800b714
 80021c4:	200003d8 	.word	0x200003d8

080021c8 <startCalibrationMode>:
{
 80021c8:	b508      	push	{r3, lr}
	printf("calibration mode!\n");
 80021ca:	480d      	ldr	r0, [pc, #52]	; (8002200 <startCalibrationMode+0x38>)
 80021cc:	f007 f914 	bl	80093f8 <puts>
	calib_rotation_speed = -calib_rotation_speed;
 80021d0:	4b0c      	ldr	r3, [pc, #48]	; (8002204 <startCalibrationMode+0x3c>)
	calibration_mode = true;
 80021d2:	490d      	ldr	r1, [pc, #52]	; (8002208 <startCalibrationMode+0x40>)
	calib_rotation_speed = -calib_rotation_speed;
 80021d4:	edd3 7a00 	vldr	s15, [r3]
	cmd[0].out_v_final = 2.0;
 80021d8:	4a0c      	ldr	r2, [pc, #48]	; (800220c <startCalibrationMode+0x44>)
	manual_offset_radian = 0;
 80021da:	480d      	ldr	r0, [pc, #52]	; (8002210 <startCalibrationMode+0x48>)
	calibration_mode = true;
 80021dc:	f04f 0e01 	mov.w	lr, #1
	manual_offset_radian = 0;
 80021e0:	f04f 0c00 	mov.w	ip, #0
	calibration_mode = true;
 80021e4:	f881 e000 	strb.w	lr, [r1]
	calib_rotation_speed = -calib_rotation_speed;
 80021e8:	eef1 7a67 	vneg.f32	s15, s15
	cmd[0].out_v_final = 2.0;
 80021ec:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	manual_offset_radian = 0;
 80021f0:	f8c0 c000 	str.w	ip, [r0]
	cmd[0].out_v_final = 2.0;
 80021f4:	60d1      	str	r1, [r2, #12]
	cmd[1].out_v_final = 2.0;
 80021f6:	6211      	str	r1, [r2, #32]
	calib_rotation_speed = -calib_rotation_speed;
 80021f8:	edc3 7a00 	vstr	s15, [r3]
}
 80021fc:	bd08      	pop	{r3, pc}
 80021fe:	bf00      	nop
 8002200:	0800b760 	.word	0x0800b760
 8002204:	20000000 	.word	0x20000000
 8002208:	20000380 	.word	0x20000380
 800220c:	200003ac 	.word	0x200003ac
 8002210:	200004b8 	.word	0x200004b8

08002214 <sendCanData>:
{
 8002214:	b570      	push	{r4, r5, r6, lr}
	sendSpeed(flash.board_id, 0, motor_real[0].rps);
 8002216:	4e30      	ldr	r6, [pc, #192]	; (80022d8 <sendCanData+0xc4>)
 8002218:	4c30      	ldr	r4, [pc, #192]	; (80022dc <sendCanData+0xc8>)
 800221a:	ed96 0a01 	vldr	s0, [r6, #4]
 800221e:	68a0      	ldr	r0, [r4, #8]
	switch (transfer_cnt)
 8002220:	4d2f      	ldr	r5, [pc, #188]	; (80022e0 <sendCanData+0xcc>)
{
 8002222:	b082      	sub	sp, #8
	sendSpeed(flash.board_id, 0, motor_real[0].rps);
 8002224:	2100      	movs	r1, #0
 8002226:	f7ff f88b 	bl	8001340 <sendSpeed>
	sendSpeed(flash.board_id, 1, motor_real[1].rps);
 800222a:	ed96 0a03 	vldr	s0, [r6, #12]
 800222e:	68a0      	ldr	r0, [r4, #8]
 8002230:	2101      	movs	r1, #1
 8002232:	f7ff f885 	bl	8001340 <sendSpeed>
	switch (transfer_cnt)
 8002236:	682b      	ldr	r3, [r5, #0]
 8002238:	2b05      	cmp	r3, #5
 800223a:	d817      	bhi.n	800226c <sendCanData+0x58>
 800223c:	e8df f003 	tbb	[pc, r3]
 8002240:	34271a0d 	.word	0x34271a0d
 8002244:	0341      	.short	0x0341
		sendTemperature(flash.board_id, 1, 20);
 8002246:	68a0      	ldr	r0, [r4, #8]
 8002248:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 800224c:	2101      	movs	r1, #1
 800224e:	f7ff f8bb 	bl	80013c8 <sendTemperature>
		break;
 8002252:	2300      	movs	r3, #0
	transfer_cnt++;
 8002254:	602b      	str	r3, [r5, #0]
}
 8002256:	b002      	add	sp, #8
 8002258:	bd70      	pop	{r4, r5, r6, pc}
		sendVoltage(flash.board_id, 0, getBatteryVoltage());
 800225a:	68a0      	ldr	r0, [r4, #8]
 800225c:	9001      	str	r0, [sp, #4]
 800225e:	f7fe ff23 	bl	80010a8 <getBatteryVoltage>
 8002262:	9801      	ldr	r0, [sp, #4]
 8002264:	2100      	movs	r1, #0
 8002266:	f7ff f88d 	bl	8001384 <sendVoltage>
	transfer_cnt++;
 800226a:	682b      	ldr	r3, [r5, #0]
 800226c:	3301      	adds	r3, #1
 800226e:	602b      	str	r3, [r5, #0]
}
 8002270:	b002      	add	sp, #8
 8002272:	bd70      	pop	{r4, r5, r6, pc}
		sendVoltage(flash.board_id, 1, getBatteryVoltage());
 8002274:	68a0      	ldr	r0, [r4, #8]
 8002276:	9001      	str	r0, [sp, #4]
 8002278:	f7fe ff16 	bl	80010a8 <getBatteryVoltage>
 800227c:	9801      	ldr	r0, [sp, #4]
 800227e:	2101      	movs	r1, #1
 8002280:	f7ff f880 	bl	8001384 <sendVoltage>
	transfer_cnt++;
 8002284:	682b      	ldr	r3, [r5, #0]
 8002286:	3301      	adds	r3, #1
 8002288:	602b      	str	r3, [r5, #0]
}
 800228a:	b002      	add	sp, #8
 800228c:	bd70      	pop	{r4, r5, r6, pc}
		sendCurrent(flash.board_id, 0, getCurrentM0());
 800228e:	68a0      	ldr	r0, [r4, #8]
 8002290:	9001      	str	r0, [sp, #4]
 8002292:	f7fe ff21 	bl	80010d8 <getCurrentM0>
 8002296:	9801      	ldr	r0, [sp, #4]
 8002298:	2100      	movs	r1, #0
 800229a:	f7ff f8b7 	bl	800140c <sendCurrent>
	transfer_cnt++;
 800229e:	682b      	ldr	r3, [r5, #0]
 80022a0:	3301      	adds	r3, #1
 80022a2:	602b      	str	r3, [r5, #0]
}
 80022a4:	b002      	add	sp, #8
 80022a6:	bd70      	pop	{r4, r5, r6, pc}
		sendCurrent(flash.board_id, 1, getCurrentM1());
 80022a8:	68a0      	ldr	r0, [r4, #8]
 80022aa:	9001      	str	r0, [sp, #4]
 80022ac:	f7fe ff30 	bl	8001110 <getCurrentM1>
 80022b0:	9801      	ldr	r0, [sp, #4]
 80022b2:	2101      	movs	r1, #1
 80022b4:	f7ff f8aa 	bl	800140c <sendCurrent>
	transfer_cnt++;
 80022b8:	682b      	ldr	r3, [r5, #0]
 80022ba:	3301      	adds	r3, #1
 80022bc:	602b      	str	r3, [r5, #0]
}
 80022be:	b002      	add	sp, #8
 80022c0:	bd70      	pop	{r4, r5, r6, pc}
		sendTemperature(flash.board_id, 0, 20);
 80022c2:	68a0      	ldr	r0, [r4, #8]
 80022c4:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 80022c8:	2100      	movs	r1, #0
 80022ca:	f7ff f87d 	bl	80013c8 <sendTemperature>
	transfer_cnt++;
 80022ce:	682b      	ldr	r3, [r5, #0]
 80022d0:	3301      	adds	r3, #1
 80022d2:	602b      	str	r3, [r5, #0]
}
 80022d4:	b002      	add	sp, #8
 80022d6:	bd70      	pop	{r4, r5, r6, pc}
 80022d8:	200004bc 	.word	0x200004bc
 80022dc:	20000334 	.word	0x20000334
 80022e0:	200005f8 	.word	0x200005f8

080022e4 <protect>:
{
 80022e4:	b538      	push	{r3, r4, r5, lr}
	if (getCurrentM0() > 5.0 /* || getCurrentM1() > 3.0*/)
 80022e6:	f7fe fef7 	bl	80010d8 <getCurrentM0>
 80022ea:	eef1 7a04 	vmov.f32	s15, #20	; 0x40a00000  5.0
 80022ee:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80022f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022f6:	dd14      	ble.n	8002322 <protect+0x3e>
		forceStop();
 80022f8:	f001 f8ea 	bl	80034d0 <forceStop>
		printf("over current!! : %d %d\n", adc_raw.cs_m0, adc_raw.cs_m1);
 80022fc:	4b28      	ldr	r3, [pc, #160]	; (80023a0 <protect+0xbc>)
		enable_buffer_mode = true;
 80022fe:	4d29      	ldr	r5, [pc, #164]	; (80023a4 <protect+0xc0>)
		printf("over current!! : %d %d\n", adc_raw.cs_m0, adc_raw.cs_m1);
 8002300:	4829      	ldr	r0, [pc, #164]	; (80023a8 <protect+0xc4>)
 8002302:	e9d3 1200 	ldrd	r1, r2, [r3]
		enable_buffer_mode = true;
 8002306:	2401      	movs	r4, #1
 8002308:	702c      	strb	r4, [r5, #0]
		printf("over current!! : %d %d\n", adc_raw.cs_m0, adc_raw.cs_m1);
 800230a:	f006 ffd9 	bl	80092c0 <iprintf>
		setLedBlue(false);
 800230e:	2000      	movs	r0, #0
 8002310:	f7ff f970 	bl	80015f4 <setLedBlue>
		setLedGreen(true);
 8002314:	4620      	mov	r0, r4
 8002316:	f7ff f975 	bl	8001604 <setLedGreen>
		setLedRed(true);
 800231a:	4620      	mov	r0, r4
 800231c:	f7ff f962 	bl	80015e4 <setLedRed>
		while (1)
 8002320:	e7fe      	b.n	8002320 <protect+0x3c>
	if (getBatteryVoltage() < 20)
 8002322:	f7fe fec1 	bl	80010a8 <getBatteryVoltage>
 8002326:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 800232a:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800232e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002332:	d406      	bmi.n	8002342 <protect+0x5e>
	if (pid[0].load_limit_cnt > MOTOR_OVER_LOAD_CNT_LIMIT /* || pid[1].load_limit_cnt > 3000*/)
 8002334:	4c1d      	ldr	r4, [pc, #116]	; (80023ac <protect+0xc8>)
 8002336:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002338:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800233c:	429a      	cmp	r2, r3
 800233e:	dc1a      	bgt.n	8002376 <protect+0x92>
}
 8002340:	bd38      	pop	{r3, r4, r5, pc}
		forceStop();
 8002342:	f001 f8c5 	bl	80034d0 <forceStop>
		enable_buffer_mode = true;
 8002346:	4b17      	ldr	r3, [pc, #92]	; (80023a4 <protect+0xc0>)
 8002348:	2401      	movs	r4, #1
 800234a:	701c      	strb	r4, [r3, #0]
		printf("under operation voltaie!! %6.3f", getBatteryVoltage());
 800234c:	f7fe feac 	bl	80010a8 <getBatteryVoltage>
 8002350:	ee10 0a10 	vmov	r0, s0
 8002354:	f7fe f8f8 	bl	8000548 <__aeabi_f2d>
 8002358:	4602      	mov	r2, r0
 800235a:	460b      	mov	r3, r1
 800235c:	4814      	ldr	r0, [pc, #80]	; (80023b0 <protect+0xcc>)
 800235e:	f006 ffaf 	bl	80092c0 <iprintf>
		setLedBlue(true);
 8002362:	4620      	mov	r0, r4
 8002364:	f7ff f946 	bl	80015f4 <setLedBlue>
		setLedGreen(false);
 8002368:	2000      	movs	r0, #0
 800236a:	f7ff f94b 	bl	8001604 <setLedGreen>
		setLedRed(true);
 800236e:	4620      	mov	r0, r4
 8002370:	f7ff f938 	bl	80015e4 <setLedRed>
		while (1)
 8002374:	e7fe      	b.n	8002374 <protect+0x90>
		forceStop();
 8002376:	f001 f8ab 	bl	80034d0 <forceStop>
		enable_buffer_mode = true;
 800237a:	4b0a      	ldr	r3, [pc, #40]	; (80023a4 <protect+0xc0>)
		printf("over load!! %d %d", pid[0].load_limit_cnt, pid[1].load_limit_cnt);
 800237c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800237e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002380:	480c      	ldr	r0, [pc, #48]	; (80023b4 <protect+0xd0>)
		enable_buffer_mode = true;
 8002382:	2401      	movs	r4, #1
 8002384:	701c      	strb	r4, [r3, #0]
		printf("over load!! %d %d", pid[0].load_limit_cnt, pid[1].load_limit_cnt);
 8002386:	f006 ff9b 	bl	80092c0 <iprintf>
		setLedBlue(false);
 800238a:	2000      	movs	r0, #0
 800238c:	f7ff f932 	bl	80015f4 <setLedBlue>
		setLedGreen(false);
 8002390:	2000      	movs	r0, #0
 8002392:	f7ff f937 	bl	8001604 <setLedGreen>
		setLedRed(true);
 8002396:	4620      	mov	r0, r4
 8002398:	f7ff f924 	bl	80015e4 <setLedRed>
		while (1)
 800239c:	e7fe      	b.n	800239c <protect+0xb8>
 800239e:	bf00      	nop
 80023a0:	20000200 	.word	0x20000200
 80023a4:	200003d4 	.word	0x200003d4
 80023a8:	0800b7b4 	.word	0x0800b7b4
 80023ac:	200004d0 	.word	0x200004d0
 80023b0:	0800b7cc 	.word	0x0800b7cc
 80023b4:	0800b7ec 	.word	0x0800b7ec

080023b8 <SystemClock_Config>:
{
 80023b8:	b510      	push	{r4, lr}
 80023ba:	b0a0      	sub	sp, #128	; 0x80
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80023bc:	2100      	movs	r1, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80023be:	223c      	movs	r2, #60	; 0x3c
 80023c0:	a810      	add	r0, sp, #64	; 0x40
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80023c2:	e9cd 110b 	strd	r1, r1, [sp, #44]	; 0x2c
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80023c6:	e9cd 1101 	strd	r1, r1, [sp, #4]
 80023ca:	e9cd 1103 	strd	r1, r1, [sp, #12]
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80023ce:	9108      	str	r1, [sp, #32]
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80023d0:	9100      	str	r1, [sp, #0]
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80023d2:	9109      	str	r1, [sp, #36]	; 0x24
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80023d4:	f006 fb02 	bl	80089dc <memset>
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80023d8:	2201      	movs	r2, #1
 80023da:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80023de:	e9cd 2306 	strd	r2, r3, [sp, #24]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80023e2:	2402      	movs	r4, #2
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80023e4:	2101      	movs	r1, #1
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80023e6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80023ea:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023ee:	a806      	add	r0, sp, #24
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80023f0:	e9cd 420d 	strd	r4, r2, [sp, #52]	; 0x34
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80023f4:	910a      	str	r1, [sp, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80023f6:	930f      	str	r3, [sp, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023f8:	f003 f922 	bl	8005640 <HAL_RCC_OscConfig>
 80023fc:	b108      	cbz	r0, 8002402 <SystemClock_Config+0x4a>
 80023fe:	b672      	cpsid	i
	while (1)
 8002400:	e7fe      	b.n	8002400 <SystemClock_Config+0x48>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002402:	220f      	movs	r2, #15
 8002404:	2302      	movs	r3, #2
 8002406:	e9cd 2300 	strd	r2, r3, [sp]
 800240a:	2200      	movs	r2, #0
 800240c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002410:	e9cd 2302 	strd	r2, r3, [sp, #8]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002414:	4621      	mov	r1, r4
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002416:	f44f 6380 	mov.w	r3, #1024	; 0x400
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800241a:	4668      	mov	r0, sp
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800241c:	9304      	str	r3, [sp, #16]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800241e:	f003 fbf7 	bl	8005c10 <HAL_RCC_ClockConfig>
 8002422:	4603      	mov	r3, r0
 8002424:	b108      	cbz	r0, 800242a <SystemClock_Config+0x72>
 8002426:	b672      	cpsid	i
	while (1)
 8002428:	e7fe      	b.n	8002428 <SystemClock_Config+0x70>
	PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 800242a:	ed9f 7b09 	vldr	d7, [pc, #36]	; 8002450 <SystemClock_Config+0x98>
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_TIM1 | RCC_PERIPHCLK_TIM8 | RCC_PERIPHCLK_ADC34;
 800242e:	f243 1101 	movw	r1, #12545	; 0x3101
	PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 8002432:	f44f 5200 	mov.w	r2, #8192	; 0x2000
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002436:	a810      	add	r0, sp, #64	; 0x40
	PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8002438:	ed8d 7b1c 	vstr	d7, [sp, #112]	; 0x70
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_TIM1 | RCC_PERIPHCLK_TIM8 | RCC_PERIPHCLK_ADC34;
 800243c:	9110      	str	r1, [sp, #64]	; 0x40
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800243e:	9312      	str	r3, [sp, #72]	; 0x48
	PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 8002440:	921a      	str	r2, [sp, #104]	; 0x68
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002442:	f003 fd3f 	bl	8005ec4 <HAL_RCCEx_PeriphCLKConfig>
 8002446:	b108      	cbz	r0, 800244c <SystemClock_Config+0x94>
 8002448:	b672      	cpsid	i
	while (1)
 800244a:	e7fe      	b.n	800244a <SystemClock_Config+0x92>
}
 800244c:	b020      	add	sp, #128	; 0x80
 800244e:	bd10      	pop	{r4, pc}
	...

08002458 <main>:
{
 8002458:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 800245c:	b085      	sub	sp, #20
	HAL_Init();
 800245e:	f001 f957 	bl	8003710 <HAL_Init>
	SystemClock_Config();
 8002462:	f7ff ffa9 	bl	80023b8 <SystemClock_Config>
	MX_GPIO_Init();
 8002466:	f7ff f8d5 	bl	8001614 <MX_GPIO_Init>
	MX_DMA_Init();
 800246a:	f7fe fff1 	bl	8001450 <MX_DMA_Init>
	MX_ADC1_Init();
 800246e:	f7fe fc0b 	bl	8000c88 <MX_ADC1_Init>
	MX_ADC2_Init();
 8002472:	f7fe fc99 	bl	8000da8 <MX_ADC2_Init>
	MX_ADC3_Init();
 8002476:	f7fe fcfb 	bl	8000e70 <MX_ADC3_Init>
	MX_CAN_Init();
 800247a:	f7fe febb 	bl	80011f4 <MX_CAN_Init>
	MX_SPI1_Init();
 800247e:	f000 fb59 	bl	8002b34 <MX_SPI1_Init>
	MX_TIM1_Init();
 8002482:	f000 fdcd 	bl	8003020 <MX_TIM1_Init>
	MX_TIM8_Init();
 8002486:	f000 fe5f 	bl	8003148 <MX_TIM8_Init>
	MX_USART1_UART_Init();
 800248a:	f001 f871 	bl	8003570 <MX_USART1_UART_Init>
	initFirstSin();
 800248e:	f000 fef7 	bl	8003280 <initFirstSin>
	setLedRed(true);
 8002492:	2001      	movs	r0, #1
 8002494:	f7ff f8a6 	bl	80015e4 <setLedRed>
	setLedGreen(true);
 8002498:	2001      	movs	r0, #1
 800249a:	f7ff f8b3 	bl	8001604 <setLedGreen>
	setLedBlue(true);
 800249e:	2001      	movs	r0, #1
 80024a0:	f7ff f8a8 	bl	80015f4 <setLedBlue>
	HAL_Delay(100);
 80024a4:	2064      	movs	r0, #100	; 0x64
 80024a6:	f001 f957 	bl	8003758 <HAL_Delay>
	loadFlashData();
 80024aa:	f7ff f869 	bl	8001580 <loadFlashData>
	enable_buffer_mode = true;
 80024ae:	4bd9      	ldr	r3, [pc, #868]	; (8002814 <main+0x3bc>)
	enc_offset[0].zero_calib = flash.calib[0];
 80024b0:	4ed9      	ldr	r6, [pc, #868]	; (8002818 <main+0x3c0>)
	printf("** Orion VV driver V1 start! **\n");
 80024b2:	48da      	ldr	r0, [pc, #872]	; (800281c <main+0x3c4>)
	enable_buffer_mode = true;
 80024b4:	2501      	movs	r5, #1
 80024b6:	701d      	strb	r5, [r3, #0]
	printf("** Orion VV driver V1 start! **\n");
 80024b8:	f006 ff9e 	bl	80093f8 <puts>
	enc_offset[0].zero_calib = flash.calib[0];
 80024bc:	4bd8      	ldr	r3, [pc, #864]	; (8002820 <main+0x3c8>)
	enc_offset[1].zero_calib = flash.calib[1];
 80024be:	6874      	ldr	r4, [r6, #4]
	enc_offset[0].zero_calib = flash.calib[0];
 80024c0:	6830      	ldr	r0, [r6, #0]
	enc_offset[1].zero_calib = flash.calib[1];
 80024c2:	60dc      	str	r4, [r3, #12]
	enc_offset[0].zero_calib = flash.calib[0];
 80024c4:	6058      	str	r0, [r3, #4]
	printf("CAN ADDR 0x%03x, enc offset M0 %6.3f M1 %6.3f\n", flash.board_id, flash.calib[0], flash.calib[1]);
 80024c6:	f7fe f83f 	bl	8000548 <__aeabi_f2d>
 80024ca:	4602      	mov	r2, r0
 80024cc:	460b      	mov	r3, r1
 80024ce:	4620      	mov	r0, r4
 80024d0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80024d4:	f7fe f838 	bl	8000548 <__aeabi_f2d>
 80024d8:	68b4      	ldr	r4, [r6, #8]
 80024da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80024de:	e9cd 0100 	strd	r0, r1, [sp]
 80024e2:	4621      	mov	r1, r4
 80024e4:	48cf      	ldr	r0, [pc, #828]	; (8002824 <main+0x3cc>)
 80024e6:	f006 feeb 	bl	80092c0 <iprintf>
	if (isPushedSW1())
 80024ea:	f7ff f857 	bl	800159c <isPushedSW1>
 80024ee:	2800      	cmp	r0, #0
 80024f0:	f000 82ed 	beq.w	8002ace <main+0x676>
		flash.board_id = 0;
 80024f4:	2000      	movs	r0, #0
 80024f6:	60b0      	str	r0, [r6, #8]
		writeCanBoardID(flash.board_id);
 80024f8:	f7fe ffc6 	bl	8001488 <writeCanBoardID>
		printf("sed board id %d\n", flash.board_id);
 80024fc:	68b1      	ldr	r1, [r6, #8]
 80024fe:	48ca      	ldr	r0, [pc, #808]	; (8002828 <main+0x3d0>)
 8002500:	f006 fede 	bl	80092c0 <iprintf>
		HAL_Delay(1000);
 8002504:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002508:	f001 f926 	bl	8003758 <HAL_Delay>
	if (isPushedSW4())
 800250c:	f7ff f85e 	bl	80015cc <isPushedSW4>
 8002510:	2800      	cmp	r0, #0
 8002512:	f040 82e4 	bne.w	8002ade <main+0x686>
	__HAL_SPI_ENABLE(&hspi1);
 8002516:	4bc5      	ldr	r3, [pc, #788]	; (800282c <main+0x3d4>)
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8002518:	48c5      	ldr	r0, [pc, #788]	; (8002830 <main+0x3d8>)
	__HAL_SPI_ENABLE(&hspi1);
 800251a:	6819      	ldr	r1, [r3, #0]
	HAL_TIM_PWM_Init(&htim8);
 800251c:	4dc5      	ldr	r5, [pc, #788]	; (8002834 <main+0x3dc>)
	__HAL_SPI_ENABLE(&hspi1);
 800251e:	680b      	ldr	r3, [r1, #0]
	HAL_TIM_PWM_Init(&htim1);
 8002520:	4cc5      	ldr	r4, [pc, #788]	; (8002838 <main+0x3e0>)
	pid[0].pid_ki = 0.3;
 8002522:	f8df b350 	ldr.w	fp, [pc, #848]	; 8002874 <main+0x41c>
 8002526:	4fc5      	ldr	r7, [pc, #788]	; (800283c <main+0x3e4>)
	motor_real[motor].rps = (float)temp / ENC_CNT_MAX * 1000; // rps
 8002528:	ed9f 8ac5 	vldr	s16, [pc, #788]	; 8002840 <main+0x3e8>
 800252c:	f8df a324 	ldr.w	sl, [pc, #804]	; 8002854 <main+0x3fc>
 8002530:	f8df 8344 	ldr.w	r8, [pc, #836]	; 8002878 <main+0x420>
 8002534:	f8df 9344 	ldr.w	r9, [pc, #836]	; 800287c <main+0x424>
			manual_offset_radian = 0;
 8002538:	eddf 8ac2 	vldr	s17, [pc, #776]	; 8002844 <main+0x3ec>
	__HAL_SPI_ENABLE(&hspi1);
 800253c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002540:	600b      	str	r3, [r1, #0]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8002542:	2201      	movs	r2, #1
 8002544:	2180      	movs	r1, #128	; 0x80
 8002546:	f003 f875 	bl	8005634 <HAL_GPIO_WritePin>
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800254a:	2100      	movs	r1, #0
 800254c:	48be      	ldr	r0, [pc, #760]	; (8002848 <main+0x3f0>)
 800254e:	f001 fb65 	bl	8003c1c <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8002552:	2100      	movs	r1, #0
 8002554:	48bd      	ldr	r0, [pc, #756]	; (800284c <main+0x3f4>)
 8002556:	f001 fb61 	bl	8003c1c <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 800255a:	2100      	movs	r1, #0
 800255c:	48bc      	ldr	r0, [pc, #752]	; (8002850 <main+0x3f8>)
 800255e:	f001 fb5d 	bl	8003c1c <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start(&hadc1);
 8002562:	48b9      	ldr	r0, [pc, #740]	; (8002848 <main+0x3f0>)
 8002564:	f001 fac2 	bl	8003aec <HAL_ADC_Start>
	HAL_ADC_Start(&hadc2);
 8002568:	48b8      	ldr	r0, [pc, #736]	; (800284c <main+0x3f4>)
 800256a:	f001 fabf 	bl	8003aec <HAL_ADC_Start>
	HAL_ADC_Start(&hadc3);
 800256e:	48b8      	ldr	r0, [pc, #736]	; (8002850 <main+0x3f8>)
 8002570:	f001 fabc 	bl	8003aec <HAL_ADC_Start>
	HAL_TIM_PWM_Init(&htim8);
 8002574:	4628      	mov	r0, r5
 8002576:	f003 ff07 	bl	8006388 <HAL_TIM_PWM_Init>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 800257a:	2100      	movs	r1, #0
 800257c:	4628      	mov	r0, r5
 800257e:	f003 ff8b 	bl	8006498 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_1);
 8002582:	2100      	movs	r1, #0
 8002584:	4628      	mov	r0, r5
 8002586:	f004 fab5 	bl	8006af4 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 800258a:	2104      	movs	r1, #4
 800258c:	4628      	mov	r0, r5
 800258e:	f003 ff83 	bl	8006498 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_2);
 8002592:	2104      	movs	r1, #4
 8002594:	4628      	mov	r0, r5
 8002596:	f004 faad 	bl	8006af4 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 800259a:	2108      	movs	r1, #8
 800259c:	4628      	mov	r0, r5
 800259e:	f003 ff7b 	bl	8006498 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_3);
 80025a2:	2108      	movs	r1, #8
 80025a4:	4628      	mov	r0, r5
 80025a6:	f004 faa5 	bl	8006af4 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Init(&htim1);
 80025aa:	4620      	mov	r0, r4
 80025ac:	f003 feec 	bl	8006388 <HAL_TIM_PWM_Init>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80025b0:	2100      	movs	r1, #0
 80025b2:	4620      	mov	r0, r4
 80025b4:	f003 ff70 	bl	8006498 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 80025b8:	2100      	movs	r1, #0
 80025ba:	4620      	mov	r0, r4
 80025bc:	f004 fa9a 	bl	8006af4 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80025c0:	2104      	movs	r1, #4
 80025c2:	4620      	mov	r0, r4
 80025c4:	f003 ff68 	bl	8006498 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 80025c8:	2104      	movs	r1, #4
 80025ca:	4620      	mov	r0, r4
 80025cc:	f004 fa92 	bl	8006af4 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80025d0:	2108      	movs	r1, #8
 80025d2:	4620      	mov	r0, r4
 80025d4:	f003 ff60 	bl	8006498 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 80025d8:	2108      	movs	r1, #8
 80025da:	4620      	mov	r0, r4
 80025dc:	f004 fa8a 	bl	8006af4 <HAL_TIMEx_PWMN_Start>
	htim1.Instance->CNT = 0;
 80025e0:	6822      	ldr	r2, [r4, #0]
	htim8.Instance->CNT = 10;
 80025e2:	682b      	ldr	r3, [r5, #0]
	htim1.Instance->CNT = 0;
 80025e4:	2500      	movs	r5, #0
 80025e6:	6255      	str	r5, [r2, #36]	; 0x24
	htim8.Instance->CNT = 10;
 80025e8:	220a      	movs	r2, #10
 80025ea:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_TIM_Base_Start_IT(&htim1);
 80025ec:	4620      	mov	r0, r4
 80025ee:	f003 fe79 	bl	80062e4 <HAL_TIM_Base_Start_IT>
	HAL_UART_Receive_IT(&huart1, uart_rx_buf, 1);
 80025f2:	2201      	movs	r2, #1
 80025f4:	4997      	ldr	r1, [pc, #604]	; (8002854 <main+0x3fc>)
 80025f6:	4898      	ldr	r0, [pc, #608]	; (8002858 <main+0x400>)
 80025f8:	4c98      	ldr	r4, [pc, #608]	; (800285c <main+0x404>)
 80025fa:	f004 fbb7 	bl	8006d6c <HAL_UART_Receive_IT>
	CAN_Filter_Init(flash.board_id);
 80025fe:	8930      	ldrh	r0, [r6, #8]
 8002600:	4e97      	ldr	r6, [pc, #604]	; (8002860 <main+0x408>)
 8002602:	f7fe fe69 	bl	80012d8 <CAN_Filter_Init>
	HAL_CAN_Start(&hcan);
 8002606:	4897      	ldr	r0, [pc, #604]	; (8002864 <main+0x40c>)
 8002608:	f002 f994 	bl	8004934 <HAL_CAN_Start>
	printf("start main loop!\n");
 800260c:	4896      	ldr	r0, [pc, #600]	; (8002868 <main+0x410>)
 800260e:	f006 fef3 	bl	80093f8 <puts>
	setLedRed(false);
 8002612:	4628      	mov	r0, r5
 8002614:	f7fe ffe6 	bl	80015e4 <setLedRed>
	setLedGreen(false);
 8002618:	4628      	mov	r0, r5
 800261a:	f7fe fff3 	bl	8001604 <setLedGreen>
	setLedBlue(false);
 800261e:	4628      	mov	r0, r5
 8002620:	f7fe ffe8 	bl	80015f4 <setLedBlue>
	pid[0].error_integral_limit = 2.0;
 8002624:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002628:	f8cb 301c 	str.w	r3, [fp, #28]
	pid[1].error_integral_limit = 2.0;
 800262c:	f8cb 3048 	str.w	r3, [fp, #72]	; 0x48
	pid[0].diff_voltage_limit = 2.0;
 8002630:	f8cb 3024 	str.w	r3, [fp, #36]	; 0x24
	pid[1].diff_voltage_limit = 2.0;
 8002634:	f8cb 3050 	str.w	r3, [fp, #80]	; 0x50
	if (uart_rx_flag)
 8002638:	783b      	ldrb	r3, [r7, #0]
	pid[0].pid_ki = 0.3;
 800263a:	4a8c      	ldr	r2, [pc, #560]	; (800286c <main+0x414>)
 800263c:	4d8c      	ldr	r5, [pc, #560]	; (8002870 <main+0x418>)
 800263e:	f8cb 200c 	str.w	r2, [fp, #12]
	pid[1].pid_ki = 0.3;
 8002642:	f8cb 2038 	str.w	r2, [fp, #56]	; 0x38
	if (uart_rx_flag)
 8002646:	2b00      	cmp	r3, #0
 8002648:	d140      	bne.n	80026cc <main+0x274>
	int temp = motor_real[motor].pre_enc_cnt_raw - ma702[motor].enc_raw;
 800264a:	6872      	ldr	r2, [r6, #4]
 800264c:	6823      	ldr	r3, [r4, #0]
 800264e:	1a9b      	subs	r3, r3, r2
	if (temp < -HARF_OF_ENC_CNT_MAX)
 8002650:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8002654:	f280 811a 	bge.w	800288c <main+0x434>
		temp += ENC_CNT_MAX;
 8002658:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
	motor_real[motor].rps = (float)temp / ENC_CNT_MAX * 1000; // rps
 800265c:	ee07 3a90 	vmov	s15, r3
		.pre_enc_cnt_raw = ma702[motor].enc_raw;
 8002660:	6022      	str	r2, [r4, #0]
	motor_real[motor].rps = (float)temp / ENC_CNT_MAX * 1000; // rps
 8002662:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	int temp = motor_real[motor].pre_enc_cnt_raw - ma702[motor].enc_raw;
 8002666:	69b2      	ldr	r2, [r6, #24]
 8002668:	68a3      	ldr	r3, [r4, #8]
	motor_real[motor].rps = (float)temp / ENC_CNT_MAX * 1000; // rps
 800266a:	ee67 7a88 	vmul.f32	s15, s15, s16
	int temp = motor_real[motor].pre_enc_cnt_raw - ma702[motor].enc_raw;
 800266e:	1a9b      	subs	r3, r3, r2
	if (temp < -HARF_OF_ENC_CNT_MAX)
 8002670:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
	motor_real[motor].rps = (float)temp / ENC_CNT_MAX * 1000; // rps
 8002674:	edc4 7a01 	vstr	s15, [r4, #4]
	if (temp < -HARF_OF_ENC_CNT_MAX)
 8002678:	f280 8102 	bge.w	8002880 <main+0x428>
		temp += ENC_CNT_MAX;
 800267c:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
	motor_real[motor].rps = (float)temp / ENC_CNT_MAX * 1000; // rps
 8002680:	ee07 3a90 	vmov	s15, r3
 8002684:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		.pre_enc_cnt_raw = ma702[motor].enc_raw;
 8002688:	60a2      	str	r2, [r4, #8]
	motor_real[motor].rps = (float)temp / ENC_CNT_MAX * 1000; // rps
 800268a:	ee67 7a88 	vmul.f32	s15, s15, s16
 800268e:	edc4 7a03 	vstr	s15, [r4, #12]
		sendCanData();
 8002692:	f7ff fdbf 	bl	8002214 <sendCanData>
		if (calibration_mode)
 8002696:	f898 3000 	ldrb.w	r3, [r8]
 800269a:	2b00      	cmp	r3, #0
 800269c:	f000 80b6 	beq.w	800280c <main+0x3b4>
			calibrationMode();
 80026a0:	f7ff fc2a 	bl	8001ef8 <calibrationMode>
		protect();
 80026a4:	f7ff fe1e 	bl	80022e4 <protect>
		setLedRed(true);
 80026a8:	2001      	movs	r0, #1
 80026aa:	f7fe ff9b 	bl	80015e4 <setLedRed>
		main_loop_remain_counter = INTERRUPT_KHZ_1MS - interrupt_timer_cnt;
 80026ae:	682b      	ldr	r3, [r5, #0]
 80026b0:	f1c3 0314 	rsb	r3, r3, #20
 80026b4:	f8c9 3000 	str.w	r3, [r9]
		while (interrupt_timer_cnt <= INTERRUPT_KHZ_1MS)
 80026b8:	682b      	ldr	r3, [r5, #0]
 80026ba:	2b14      	cmp	r3, #20
 80026bc:	d9fc      	bls.n	80026b8 <main+0x260>
		interrupt_timer_cnt = 0;
 80026be:	2000      	movs	r0, #0
 80026c0:	6028      	str	r0, [r5, #0]
		setLedRed(false);
 80026c2:	f7fe ff8f 	bl	80015e4 <setLedRed>
	if (uart_rx_flag)
 80026c6:	783b      	ldrb	r3, [r7, #0]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d0be      	beq.n	800264a <main+0x1f2>
		uart_rx_flag = false;
 80026cc:	2300      	movs	r3, #0
		HAL_UART_Receive_IT(&huart1, uart_rx_buf, 1);
 80026ce:	4862      	ldr	r0, [pc, #392]	; (8002858 <main+0x400>)
		uart_rx_flag = false;
 80026d0:	703b      	strb	r3, [r7, #0]
		HAL_UART_Receive_IT(&huart1, uart_rx_buf, 1);
 80026d2:	2201      	movs	r2, #1
 80026d4:	4651      	mov	r1, sl
 80026d6:	f004 fb49 	bl	8006d6c <HAL_UART_Receive_IT>
		switch (uart_rx_buf[0])
 80026da:	f89a 3000 	ldrb.w	r3, [sl]
 80026de:	3b30      	subs	r3, #48	; 0x30
 80026e0:	2b47      	cmp	r3, #71	; 0x47
 80026e2:	d8b2      	bhi.n	800264a <main+0x1f2>
 80026e4:	a201      	add	r2, pc, #4	; (adr r2, 80026ec <main+0x294>)
 80026e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026ea:	bf00      	nop
 80026ec:	08002ac3 	.word	0x08002ac3
 80026f0:	0800264b 	.word	0x0800264b
 80026f4:	0800264b 	.word	0x0800264b
 80026f8:	0800264b 	.word	0x0800264b
 80026fc:	0800264b 	.word	0x0800264b
 8002700:	0800264b 	.word	0x0800264b
 8002704:	0800264b 	.word	0x0800264b
 8002708:	0800264b 	.word	0x0800264b
 800270c:	0800264b 	.word	0x0800264b
 8002710:	0800264b 	.word	0x0800264b
 8002714:	0800264b 	.word	0x0800264b
 8002718:	0800264b 	.word	0x0800264b
 800271c:	0800264b 	.word	0x0800264b
 8002720:	0800264b 	.word	0x0800264b
 8002724:	0800264b 	.word	0x0800264b
 8002728:	0800264b 	.word	0x0800264b
 800272c:	0800264b 	.word	0x0800264b
 8002730:	0800264b 	.word	0x0800264b
 8002734:	0800264b 	.word	0x0800264b
 8002738:	0800264b 	.word	0x0800264b
 800273c:	0800264b 	.word	0x0800264b
 8002740:	0800264b 	.word	0x0800264b
 8002744:	0800264b 	.word	0x0800264b
 8002748:	0800264b 	.word	0x0800264b
 800274c:	0800264b 	.word	0x0800264b
 8002750:	0800264b 	.word	0x0800264b
 8002754:	0800264b 	.word	0x0800264b
 8002758:	0800264b 	.word	0x0800264b
 800275c:	0800264b 	.word	0x0800264b
 8002760:	0800264b 	.word	0x0800264b
 8002764:	0800264b 	.word	0x0800264b
 8002768:	0800264b 	.word	0x0800264b
 800276c:	0800264b 	.word	0x0800264b
 8002770:	0800264b 	.word	0x0800264b
 8002774:	0800264b 	.word	0x0800264b
 8002778:	0800264b 	.word	0x0800264b
 800277c:	0800264b 	.word	0x0800264b
 8002780:	0800264b 	.word	0x0800264b
 8002784:	0800264b 	.word	0x0800264b
 8002788:	0800264b 	.word	0x0800264b
 800278c:	0800264b 	.word	0x0800264b
 8002790:	0800264b 	.word	0x0800264b
 8002794:	0800264b 	.word	0x0800264b
 8002798:	0800264b 	.word	0x0800264b
 800279c:	0800264b 	.word	0x0800264b
 80027a0:	0800264b 	.word	0x0800264b
 80027a4:	0800264b 	.word	0x0800264b
 80027a8:	0800264b 	.word	0x0800264b
 80027ac:	0800264b 	.word	0x0800264b
 80027b0:	08002aa7 	.word	0x08002aa7
 80027b4:	0800264b 	.word	0x0800264b
 80027b8:	08002a7b 	.word	0x08002a7b
 80027bc:	08002a4b 	.word	0x08002a4b
 80027c0:	08002a03 	.word	0x08002a03
 80027c4:	080029d3 	.word	0x080029d3
 80027c8:	080029a3 	.word	0x080029a3
 80027cc:	0800264b 	.word	0x0800264b
 80027d0:	0800264b 	.word	0x0800264b
 80027d4:	0800264b 	.word	0x0800264b
 80027d8:	0800264b 	.word	0x0800264b
 80027dc:	0800264b 	.word	0x0800264b
 80027e0:	0800264b 	.word	0x0800264b
 80027e4:	08002985 	.word	0x08002985
 80027e8:	0800264b 	.word	0x0800264b
 80027ec:	0800264b 	.word	0x0800264b
 80027f0:	08002969 	.word	0x08002969
 80027f4:	08002921 	.word	0x08002921
 80027f8:	08002901 	.word	0x08002901
 80027fc:	080028b9 	.word	0x080028b9
 8002800:	0800264b 	.word	0x0800264b
 8002804:	0800264b 	.word	0x0800264b
 8002808:	08002899 	.word	0x08002899
			runMode();
 800280c:	f7ff fa14 	bl	8001c38 <runMode>
 8002810:	e748      	b.n	80026a4 <main+0x24c>
 8002812:	bf00      	nop
 8002814:	200003d4 	.word	0x200003d4
 8002818:	20000334 	.word	0x20000334
 800281c:	0800b800 	.word	0x0800b800
 8002820:	200003d8 	.word	0x200003d8
 8002824:	0800b820 	.word	0x0800b820
 8002828:	0800b850 	.word	0x0800b850
 800282c:	20000608 	.word	0x20000608
 8002830:	48000400 	.word	0x48000400
 8002834:	200006e4 	.word	0x200006e4
 8002838:	20000698 	.word	0x20000698
 800283c:	20000606 	.word	0x20000606
 8002840:	3c7a0000 	.word	0x3c7a0000
 8002844:	00000000 	.word	0x00000000
 8002848:	20000218 	.word	0x20000218
 800284c:	20000268 	.word	0x20000268
 8002850:	200002b8 	.word	0x200002b8
 8002854:	200005fc 	.word	0x200005fc
 8002858:	20001774 	.word	0x20001774
 800285c:	200004bc 	.word	0x200004bc
 8002860:	2000066c 	.word	0x2000066c
 8002864:	2000030c 	.word	0x2000030c
 8002868:	0800b878 	.word	0x0800b878
 800286c:	3e99999a 	.word	0x3e99999a
 8002870:	200004b0 	.word	0x200004b0
 8002874:	200004d0 	.word	0x200004d0
 8002878:	20000380 	.word	0x20000380
 800287c:	200004b4 	.word	0x200004b4
	else if (temp > HARF_OF_ENC_CNT_MAX)
 8002880:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
		temp -= ENC_CNT_MAX;
 8002884:	bfc8      	it	gt
 8002886:	f5a3 3380 	subgt.w	r3, r3, #65536	; 0x10000
 800288a:	e6f9      	b.n	8002680 <main+0x228>
	else if (temp > HARF_OF_ENC_CNT_MAX)
 800288c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
		temp -= ENC_CNT_MAX;
 8002890:	bfc8      	it	gt
 8002892:	f5a3 3380 	subgt.w	r3, r3, #65536	; 0x10000
 8002896:	e6e1      	b.n	800265c <main+0x204>
			cmd[0].out_v += 0.5;
 8002898:	4b9b      	ldr	r3, [pc, #620]	; (8002b08 <main+0x6b0>)
 800289a:	ed93 7a02 	vldr	s14, [r3, #8]
			cmd[1].out_v += 0.5;
 800289e:	edd3 7a07 	vldr	s15, [r3, #28]
			cmd[0].out_v += 0.5;
 80028a2:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80028a6:	ee37 7a26 	vadd.f32	s14, s14, s13
			cmd[1].out_v += 0.5;
 80028aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
			cmd[0].out_v += 0.5;
 80028ae:	ed83 7a02 	vstr	s14, [r3, #8]
			cmd[1].out_v += 0.5;
 80028b2:	edc3 7a07 	vstr	s15, [r3, #28]
			break;
 80028b6:	e6c8      	b.n	800264a <main+0x1f2>
			pid[0].pid_kd += 0.1;
 80028b8:	f8db 0008 	ldr.w	r0, [fp, #8]
 80028bc:	f7fd fe44 	bl	8000548 <__aeabi_f2d>
 80028c0:	a38d      	add	r3, pc, #564	; (adr r3, 8002af8 <main+0x6a0>)
 80028c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028c6:	f7fd fce1 	bl	800028c <__adddf3>
 80028ca:	f7fe f98d 	bl	8000be8 <__aeabi_d2f>
 80028ce:	9002      	str	r0, [sp, #8]
 80028d0:	f8cb 0008 	str.w	r0, [fp, #8]
			pid[1].pid_kd += 0.1;
 80028d4:	f8db 0034 	ldr.w	r0, [fp, #52]	; 0x34
 80028d8:	f7fd fe36 	bl	8000548 <__aeabi_f2d>
 80028dc:	a386      	add	r3, pc, #536	; (adr r3, 8002af8 <main+0x6a0>)
 80028de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028e2:	f7fd fcd3 	bl	800028c <__adddf3>
			pid[1].pid_kd -= 0.1;
 80028e6:	f7fe f97f 	bl	8000be8 <__aeabi_d2f>
 80028ea:	f8cb 0034 	str.w	r0, [fp, #52]	; 0x34
			printf("\nKD %+5.2f\n", pid[0].pid_kd);
 80028ee:	9802      	ldr	r0, [sp, #8]
 80028f0:	f7fd fe2a 	bl	8000548 <__aeabi_f2d>
 80028f4:	4602      	mov	r2, r0
 80028f6:	460b      	mov	r3, r1
 80028f8:	4884      	ldr	r0, [pc, #528]	; (8002b0c <main+0x6b4>)
 80028fa:	f006 fce1 	bl	80092c0 <iprintf>
			break;
 80028fe:	e6a4      	b.n	800264a <main+0x1f2>
			cmd[0].out_v -= 0.5;
 8002900:	4b81      	ldr	r3, [pc, #516]	; (8002b08 <main+0x6b0>)
 8002902:	ed93 7a02 	vldr	s14, [r3, #8]
			cmd[1].out_v -= 0.5;
 8002906:	edd3 7a07 	vldr	s15, [r3, #28]
			cmd[0].out_v -= 0.5;
 800290a:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800290e:	ee37 7a66 	vsub.f32	s14, s14, s13
			cmd[1].out_v -= 0.5;
 8002912:	ee77 7ae6 	vsub.f32	s15, s15, s13
			cmd[0].out_v -= 0.5;
 8002916:	ed83 7a02 	vstr	s14, [r3, #8]
			cmd[1].out_v -= 0.5;
 800291a:	edc3 7a07 	vstr	s15, [r3, #28]
			break;
 800291e:	e694      	b.n	800264a <main+0x1f2>
			pid[0].pid_ki += 0.1;
 8002920:	f8db 000c 	ldr.w	r0, [fp, #12]
 8002924:	f7fd fe10 	bl	8000548 <__aeabi_f2d>
 8002928:	a373      	add	r3, pc, #460	; (adr r3, 8002af8 <main+0x6a0>)
 800292a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800292e:	f7fd fcad 	bl	800028c <__adddf3>
 8002932:	f7fe f959 	bl	8000be8 <__aeabi_d2f>
 8002936:	9002      	str	r0, [sp, #8]
 8002938:	f8cb 000c 	str.w	r0, [fp, #12]
			pid[1].pid_ki += 0.1;
 800293c:	f8db 0038 	ldr.w	r0, [fp, #56]	; 0x38
 8002940:	f7fd fe02 	bl	8000548 <__aeabi_f2d>
 8002944:	a36c      	add	r3, pc, #432	; (adr r3, 8002af8 <main+0x6a0>)
 8002946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800294a:	f7fd fc9f 	bl	800028c <__adddf3>
			pid[1].pid_ki -= 0.1;
 800294e:	f7fe f94b 	bl	8000be8 <__aeabi_d2f>
 8002952:	f8cb 0038 	str.w	r0, [fp, #56]	; 0x38
			printf("\nKI %+5.2f\n", pid[0].pid_ki);
 8002956:	9802      	ldr	r0, [sp, #8]
 8002958:	f7fd fdf6 	bl	8000548 <__aeabi_f2d>
 800295c:	4602      	mov	r2, r0
 800295e:	460b      	mov	r3, r1
 8002960:	486b      	ldr	r0, [pc, #428]	; (8002b10 <main+0x6b8>)
 8002962:	f006 fcad 	bl	80092c0 <iprintf>
			break;
 8002966:	e670      	b.n	800264a <main+0x1f2>
			manual_offset_radian += 0.01;
 8002968:	4b6a      	ldr	r3, [pc, #424]	; (8002b14 <main+0x6bc>)
 800296a:	6818      	ldr	r0, [r3, #0]
 800296c:	f7fd fdec 	bl	8000548 <__aeabi_f2d>
 8002970:	a363      	add	r3, pc, #396	; (adr r3, 8002b00 <main+0x6a8>)
 8002972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002976:	f7fd fc89 	bl	800028c <__adddf3>
 800297a:	f7fe f935 	bl	8000be8 <__aeabi_d2f>
 800297e:	4b65      	ldr	r3, [pc, #404]	; (8002b14 <main+0x6bc>)
 8002980:	6018      	str	r0, [r3, #0]
			break;
 8002982:	e662      	b.n	800264a <main+0x1f2>
			printf("run mode!\n");
 8002984:	4864      	ldr	r0, [pc, #400]	; (8002b18 <main+0x6c0>)
 8002986:	f006 fd37 	bl	80093f8 <puts>
			manual_offset_radian = 0;
 800298a:	4b62      	ldr	r3, [pc, #392]	; (8002b14 <main+0x6bc>)
 800298c:	edc3 8a00 	vstr	s17, [r3]
			cmd[0].out_v = 0;
 8002990:	4b5d      	ldr	r3, [pc, #372]	; (8002b08 <main+0x6b0>)
 8002992:	edc3 8a02 	vstr	s17, [r3, #8]
			cmd[1].out_v = 0;
 8002996:	edc3 8a07 	vstr	s17, [r3, #28]
			calibration_mode = false;
 800299a:	2300      	movs	r3, #0
 800299c:	f888 3000 	strb.w	r3, [r8]
			break;
 80029a0:	e653      	b.n	800264a <main+0x1f2>
			pid[0].pid_kd -= 0.1;
 80029a2:	f8db 0008 	ldr.w	r0, [fp, #8]
 80029a6:	f7fd fdcf 	bl	8000548 <__aeabi_f2d>
 80029aa:	a353      	add	r3, pc, #332	; (adr r3, 8002af8 <main+0x6a0>)
 80029ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029b0:	f7fd fc6a 	bl	8000288 <__aeabi_dsub>
 80029b4:	f7fe f918 	bl	8000be8 <__aeabi_d2f>
 80029b8:	9002      	str	r0, [sp, #8]
 80029ba:	f8cb 0008 	str.w	r0, [fp, #8]
			pid[1].pid_kd -= 0.1;
 80029be:	f8db 0034 	ldr.w	r0, [fp, #52]	; 0x34
 80029c2:	f7fd fdc1 	bl	8000548 <__aeabi_f2d>
 80029c6:	a34c      	add	r3, pc, #304	; (adr r3, 8002af8 <main+0x6a0>)
 80029c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029cc:	f7fd fc5c 	bl	8000288 <__aeabi_dsub>
 80029d0:	e789      	b.n	80028e6 <main+0x48e>
			pid[0].pid_ki -= 0.1;
 80029d2:	f8db 000c 	ldr.w	r0, [fp, #12]
 80029d6:	f7fd fdb7 	bl	8000548 <__aeabi_f2d>
 80029da:	a347      	add	r3, pc, #284	; (adr r3, 8002af8 <main+0x6a0>)
 80029dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029e0:	f7fd fc52 	bl	8000288 <__aeabi_dsub>
 80029e4:	f7fe f900 	bl	8000be8 <__aeabi_d2f>
 80029e8:	9002      	str	r0, [sp, #8]
 80029ea:	f8cb 000c 	str.w	r0, [fp, #12]
			pid[1].pid_ki -= 0.1;
 80029ee:	f8db 0038 	ldr.w	r0, [fp, #56]	; 0x38
 80029f2:	f7fd fda9 	bl	8000548 <__aeabi_f2d>
 80029f6:	a340      	add	r3, pc, #256	; (adr r3, 8002af8 <main+0x6a0>)
 80029f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029fc:	f7fd fc44 	bl	8000288 <__aeabi_dsub>
 8002a00:	e7a5      	b.n	800294e <main+0x4f6>
			pid[0].pid_kp += 0.1;
 8002a02:	f8db 0004 	ldr.w	r0, [fp, #4]
 8002a06:	f7fd fd9f 	bl	8000548 <__aeabi_f2d>
 8002a0a:	a33b      	add	r3, pc, #236	; (adr r3, 8002af8 <main+0x6a0>)
 8002a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a10:	f7fd fc3c 	bl	800028c <__adddf3>
 8002a14:	f7fe f8e8 	bl	8000be8 <__aeabi_d2f>
 8002a18:	9002      	str	r0, [sp, #8]
 8002a1a:	f8cb 0004 	str.w	r0, [fp, #4]
			pid[1].pid_kp += 0.1;
 8002a1e:	f8db 0030 	ldr.w	r0, [fp, #48]	; 0x30
 8002a22:	f7fd fd91 	bl	8000548 <__aeabi_f2d>
 8002a26:	a334      	add	r3, pc, #208	; (adr r3, 8002af8 <main+0x6a0>)
 8002a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a2c:	f7fd fc2e 	bl	800028c <__adddf3>
			pid[1].pid_kp -= 0.1;
 8002a30:	f7fe f8da 	bl	8000be8 <__aeabi_d2f>
 8002a34:	f8cb 0030 	str.w	r0, [fp, #48]	; 0x30
			printf("\nKP %+5.2f\n", pid[0].pid_kp);
 8002a38:	9802      	ldr	r0, [sp, #8]
 8002a3a:	f7fd fd85 	bl	8000548 <__aeabi_f2d>
 8002a3e:	4602      	mov	r2, r0
 8002a40:	460b      	mov	r3, r1
 8002a42:	4836      	ldr	r0, [pc, #216]	; (8002b1c <main+0x6c4>)
 8002a44:	f006 fc3c 	bl	80092c0 <iprintf>
			break;
 8002a48:	e5ff      	b.n	800264a <main+0x1f2>
			pid[0].pid_kp -= 0.1;
 8002a4a:	f8db 0004 	ldr.w	r0, [fp, #4]
 8002a4e:	f7fd fd7b 	bl	8000548 <__aeabi_f2d>
 8002a52:	a329      	add	r3, pc, #164	; (adr r3, 8002af8 <main+0x6a0>)
 8002a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a58:	f7fd fc16 	bl	8000288 <__aeabi_dsub>
 8002a5c:	f7fe f8c4 	bl	8000be8 <__aeabi_d2f>
 8002a60:	9002      	str	r0, [sp, #8]
 8002a62:	f8cb 0004 	str.w	r0, [fp, #4]
			pid[1].pid_kp -= 0.1;
 8002a66:	f8db 0030 	ldr.w	r0, [fp, #48]	; 0x30
 8002a6a:	f7fd fd6d 	bl	8000548 <__aeabi_f2d>
 8002a6e:	a322      	add	r3, pc, #136	; (adr r3, 8002af8 <main+0x6a0>)
 8002a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a74:	f7fd fc08 	bl	8000288 <__aeabi_dsub>
 8002a78:	e7da      	b.n	8002a30 <main+0x5d8>
	printf("calibration mode!\n");
 8002a7a:	4829      	ldr	r0, [pc, #164]	; (8002b20 <main+0x6c8>)
 8002a7c:	f006 fcbc 	bl	80093f8 <puts>
	calib_rotation_speed = -calib_rotation_speed;
 8002a80:	4b28      	ldr	r3, [pc, #160]	; (8002b24 <main+0x6cc>)
	manual_offset_radian = 0;
 8002a82:	4a24      	ldr	r2, [pc, #144]	; (8002b14 <main+0x6bc>)
	calib_rotation_speed = -calib_rotation_speed;
 8002a84:	edd3 7a00 	vldr	s15, [r3]
	manual_offset_radian = 0;
 8002a88:	edc2 8a00 	vstr	s17, [r2]
	calib_rotation_speed = -calib_rotation_speed;
 8002a8c:	eef1 7a67 	vneg.f32	s15, s15
	cmd[0].out_v_final = 2.0;
 8002a90:	4a1d      	ldr	r2, [pc, #116]	; (8002b08 <main+0x6b0>)
	calib_rotation_speed = -calib_rotation_speed;
 8002a92:	edc3 7a00 	vstr	s15, [r3]
	cmd[0].out_v_final = 2.0;
 8002a96:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002a9a:	60d3      	str	r3, [r2, #12]
	cmd[1].out_v_final = 2.0;
 8002a9c:	6213      	str	r3, [r2, #32]
	calibration_mode = true;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	f888 3000 	strb.w	r3, [r8]
}
 8002aa4:	e5d1      	b.n	800264a <main+0x1f2>
			manual_offset_radian -= 0.01;
 8002aa6:	4b1b      	ldr	r3, [pc, #108]	; (8002b14 <main+0x6bc>)
 8002aa8:	6818      	ldr	r0, [r3, #0]
 8002aaa:	f7fd fd4d 	bl	8000548 <__aeabi_f2d>
 8002aae:	a314      	add	r3, pc, #80	; (adr r3, 8002b00 <main+0x6a8>)
 8002ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ab4:	f7fd fbe8 	bl	8000288 <__aeabi_dsub>
 8002ab8:	f7fe f896 	bl	8000be8 <__aeabi_d2f>
 8002abc:	4b15      	ldr	r3, [pc, #84]	; (8002b14 <main+0x6bc>)
 8002abe:	6018      	str	r0, [r3, #0]
			break;
 8002ac0:	e5c3      	b.n	800264a <main+0x1f2>
			printf("enter sleep!\n");
 8002ac2:	4819      	ldr	r0, [pc, #100]	; (8002b28 <main+0x6d0>)
 8002ac4:	f006 fc98 	bl	80093f8 <puts>
			forceStop();
 8002ac8:	f000 fd02 	bl	80034d0 <forceStop>
			while (1)
 8002acc:	e7fe      	b.n	8002acc <main+0x674>
	else if (isPushedSW2())
 8002ace:	f7fe fd71 	bl	80015b4 <isPushedSW2>
 8002ad2:	2800      	cmp	r0, #0
 8002ad4:	f43f ad1a 	beq.w	800250c <main+0xb4>
		writeCanBoardID(flash.board_id);
 8002ad8:	4628      	mov	r0, r5
		flash.board_id = 1;
 8002ada:	60b5      	str	r5, [r6, #8]
 8002adc:	e50c      	b.n	80024f8 <main+0xa0>
		startCalibrationMode();
 8002ade:	f7ff fb73 	bl	80021c8 <startCalibrationMode>
		printf("calibration mode!!\n");
 8002ae2:	4812      	ldr	r0, [pc, #72]	; (8002b2c <main+0x6d4>)
 8002ae4:	f006 fc88 	bl	80093f8 <puts>
		while (isPushedSW4())
 8002ae8:	f7fe fd70 	bl	80015cc <isPushedSW4>
 8002aec:	2800      	cmp	r0, #0
 8002aee:	d1fb      	bne.n	8002ae8 <main+0x690>
 8002af0:	e511      	b.n	8002516 <main+0xbe>
 8002af2:	bf00      	nop
 8002af4:	f3af 8000 	nop.w
 8002af8:	9999999a 	.word	0x9999999a
 8002afc:	3fb99999 	.word	0x3fb99999
 8002b00:	47ae147b 	.word	0x47ae147b
 8002b04:	3f847ae1 	.word	0x3f847ae1
 8002b08:	200003ac 	.word	0x200003ac
 8002b0c:	0800b798 	.word	0x0800b798
 8002b10:	0800b78c 	.word	0x0800b78c
 8002b14:	200004b8 	.word	0x200004b8
 8002b18:	0800b774 	.word	0x0800b774
 8002b1c:	0800b780 	.word	0x0800b780
 8002b20:	0800b760 	.word	0x0800b760
 8002b24:	20000000 	.word	0x20000000
 8002b28:	0800b7a4 	.word	0x0800b7a4
 8002b2c:	0800b864 	.word	0x0800b864

08002b30 <Error_Handler>:
 8002b30:	b672      	cpsid	i
	while (1)
 8002b32:	e7fe      	b.n	8002b32 <Error_Handler+0x2>

08002b34 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002b34:	b510      	push	{r4, lr}
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002b36:	4811      	ldr	r0, [pc, #68]	; (8002b7c <MX_SPI1_Init+0x48>)
 8002b38:	4c11      	ldr	r4, [pc, #68]	; (8002b80 <MX_SPI1_Init+0x4c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002b3a:	f44f 7282 	mov.w	r2, #260	; 0x104
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002b3e:	2300      	movs	r3, #0
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002b40:	e9c0 4200 	strd	r4, r2, [r0]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8002b44:	f44f 6170 	mov.w	r1, #3840	; 0xf00
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002b48:	2202      	movs	r2, #2
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8002b4a:	e9c0 3102 	strd	r3, r1, [r0, #8]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002b4e:	2401      	movs	r4, #1
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002b50:	6102      	str	r2, [r0, #16]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002b52:	f44f 7100 	mov.w	r1, #512	; 0x200
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 7;
 8002b56:	2207      	movs	r2, #7
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002b58:	e9c0 4105 	strd	r4, r1, [r0, #20]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002b5c:	e9c0 3307 	strd	r3, r3, [r0, #28]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b60:	e9c0 3309 	strd	r3, r3, [r0, #36]	; 0x24
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002b64:	e9c0 230b 	strd	r2, r3, [r0, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002b68:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002b6a:	f003 fac1 	bl	80060f0 <HAL_SPI_Init>
 8002b6e:	b900      	cbnz	r0, 8002b72 <MX_SPI1_Init+0x3e>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002b70:	bd10      	pop	{r4, pc}
 8002b72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8002b76:	f7ff bfdb 	b.w	8002b30 <Error_Handler>
 8002b7a:	bf00      	nop
 8002b7c:	20000608 	.word	0x20000608
 8002b80:	40013000 	.word	0x40013000
 8002b84:	00000000 	.word	0x00000000

08002b88 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002b88:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(spiHandle->Instance==SPI1)
 8002b8a:	4a1b      	ldr	r2, [pc, #108]	; (8002bf8 <HAL_SPI_MspInit+0x70>)
 8002b8c:	6801      	ldr	r1, [r0, #0]
{
 8002b8e:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b90:	2300      	movs	r3, #0
  if(spiHandle->Instance==SPI1)
 8002b92:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b94:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002b98:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8002b9c:	9306      	str	r3, [sp, #24]
  if(spiHandle->Instance==SPI1)
 8002b9e:	d001      	beq.n	8002ba4 <HAL_SPI_MspInit+0x1c>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002ba0:	b008      	add	sp, #32
 8002ba2:	bd10      	pop	{r4, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002ba4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002ba8:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002bac:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8002bf0 <HAL_SPI_MspInit+0x68>
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002bb0:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bb2:	4812      	ldr	r0, [pc, #72]	; (8002bfc <HAL_SPI_MspInit+0x74>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002bb4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002bb8:	619a      	str	r2, [r3, #24]
 8002bba:	699a      	ldr	r2, [r3, #24]
 8002bbc:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8002bc0:	9200      	str	r2, [sp, #0]
 8002bc2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bc4:	695a      	ldr	r2, [r3, #20]
 8002bc6:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002bca:	615a      	str	r2, [r3, #20]
 8002bcc:	695b      	ldr	r3, [r3, #20]
 8002bce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002bd2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002bd4:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002bd6:	2305      	movs	r3, #5
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bd8:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002bda:	ed8d 7b02 	vstr	d7, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002bde:	e9cd 2305 	strd	r2, r3, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002be2:	9c01      	ldr	r4, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002be4:	f002 fc36 	bl	8005454 <HAL_GPIO_Init>
}
 8002be8:	b008      	add	sp, #32
 8002bea:	bd10      	pop	{r4, pc}
 8002bec:	f3af 8000 	nop.w
 8002bf0:	00000038 	.word	0x00000038
 8002bf4:	00000002 	.word	0x00000002
 8002bf8:	40013000 	.word	0x40013000
 8002bfc:	48000400 	.word	0x48000400

08002c00 <updateMA702_M0>:
  /* USER CODE END SPI1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
inline void updateMA702_M0(void){
 8002c00:	b510      	push	{r4, lr}
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8002c02:	4821      	ldr	r0, [pc, #132]	; (8002c88 <updateMA702_M0+0x88>)

  ma702[1].pre_enc_raw = ma702[1].enc_raw;
 8002c04:	4c21      	ldr	r4, [pc, #132]	; (8002c8c <updateMA702_M0+0x8c>)
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8002c06:	2200      	movs	r2, #0
 8002c08:	2140      	movs	r1, #64	; 0x40
 8002c0a:	f002 fd13 	bl	8005634 <HAL_GPIO_WritePin>

  ma702[1].enc_raw = hspi1.Instance->DR;
 8002c0e:	4b20      	ldr	r3, [pc, #128]	; (8002c90 <updateMA702_M0+0x90>)
  ma702[1].pre_enc_raw = ma702[1].enc_raw;
 8002c10:	69a1      	ldr	r1, [r4, #24]
  ma702[1].enc_raw = hspi1.Instance->DR;
 8002c12:	681a      	ldr	r2, [r3, #0]
  hspi1.Instance->DR = 0;
 8002c14:	2300      	movs	r3, #0
  ma702[1].enc_raw = hspi1.Instance->DR;
 8002c16:	68d0      	ldr	r0, [r2, #12]
  ma702[1].pre_enc_raw = ma702[1].enc_raw;
 8002c18:	6221      	str	r1, [r4, #32]
  hspi1.Instance->DR = 0;
 8002c1a:	60d3      	str	r3, [r2, #12]
  while (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_RXNE) == RESET)
 8002c1c:	6893      	ldr	r3, [r2, #8]
 8002c1e:	07db      	lsls	r3, r3, #31
 8002c20:	d5fc      	bpl.n	8002c1c <updateMA702_M0+0x1c>
  {
  }
  ma702[1].enc_raw = hspi1.Instance->DR & 0xFFFC;
 8002c22:	68d2      	ldr	r2, [r2, #12]

  ma702[1].enc_elec_raw = 5461 - (ma702[1].enc_raw % 5461);
 8002c24:	4b1b      	ldr	r3, [pc, #108]	; (8002c94 <updateMA702_M0+0x94>)
  ma702[1].enc_raw = hspi1.Instance->DR & 0xFFFC;
 8002c26:	f64f 71fc 	movw	r1, #65532	; 0xfffc
 8002c2a:	400a      	ands	r2, r1
  ma702[1].enc_elec_raw = 5461 - (ma702[1].enc_raw % 5461);
 8002c2c:	fb83 1302 	smull	r1, r3, r3, r2
 8002c30:	4413      	add	r3, r2
 8002c32:	f241 5155 	movw	r1, #5461	; 0x1555
 8002c36:	131b      	asrs	r3, r3, #12
 8002c38:	fb01 2313 	mls	r3, r1, r3, r2
 8002c3c:	1acb      	subs	r3, r1, r3
  ma702[1].output_radian = (float)ma702[1].enc_elec_raw / 5461 * 2 * M_PI;
 8002c3e:	ee07 3a90 	vmov	s15, r3
 8002c42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c46:	eddf 7a14 	vldr	s15, [pc, #80]	; 8002c98 <updateMA702_M0+0x98>
  ma702[1].enc_raw = hspi1.Instance->DR & 0xFFFC;
 8002c4a:	61a2      	str	r2, [r4, #24]
  ma702[1].output_radian = (float)ma702[1].enc_elec_raw / 5461 * 2 * M_PI;
 8002c4c:	ee67 7a27 	vmul.f32	s15, s14, s15
  ma702[1].enc_elec_raw = 5461 - (ma702[1].enc_raw % 5461);
 8002c50:	61e3      	str	r3, [r4, #28]
  ma702[1].output_radian = (float)ma702[1].enc_elec_raw / 5461 * 2 * M_PI;
 8002c52:	ee17 0a90 	vmov	r0, s15
 8002c56:	f7fd fc77 	bl	8000548 <__aeabi_f2d>
 8002c5a:	a309      	add	r3, pc, #36	; (adr r3, 8002c80 <updateMA702_M0+0x80>)
 8002c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c60:	f7fd fcca 	bl	80005f8 <__aeabi_dmul>
 8002c64:	f7fd ffc0 	bl	8000be8 <__aeabi_d2f>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	6163      	str	r3, [r4, #20]

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8002c6c:	4806      	ldr	r0, [pc, #24]	; (8002c88 <updateMA702_M0+0x88>)
}
 8002c6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8002c72:	2201      	movs	r2, #1
 8002c74:	2140      	movs	r1, #64	; 0x40
 8002c76:	f002 bcdd 	b.w	8005634 <HAL_GPIO_WritePin>
 8002c7a:	bf00      	nop
 8002c7c:	f3af 8000 	nop.w
 8002c80:	54442d18 	.word	0x54442d18
 8002c84:	400921fb 	.word	0x400921fb
 8002c88:	48000400 	.word	0x48000400
 8002c8c:	2000066c 	.word	0x2000066c
 8002c90:	20000608 	.word	0x20000608
 8002c94:	c003000d 	.word	0xc003000d
 8002c98:	39c00300 	.word	0x39c00300
 8002c9c:	00000000 	.word	0x00000000

08002ca0 <updateMA702_M1>:


inline void updateMA702_M1(void)
{
 8002ca0:	b510      	push	{r4, lr}
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8002ca2:	4821      	ldr	r0, [pc, #132]	; (8002d28 <updateMA702_M1+0x88>)

  ma702[0].pre_enc_raw = ma702[0].enc_raw;
 8002ca4:	4c21      	ldr	r4, [pc, #132]	; (8002d2c <updateMA702_M1+0x8c>)
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	2180      	movs	r1, #128	; 0x80
 8002caa:	f002 fcc3 	bl	8005634 <HAL_GPIO_WritePin>

  ma702[0].enc_raw = hspi1.Instance->DR;
 8002cae:	4b20      	ldr	r3, [pc, #128]	; (8002d30 <updateMA702_M1+0x90>)
  ma702[0].pre_enc_raw = ma702[0].enc_raw;
 8002cb0:	6861      	ldr	r1, [r4, #4]
  ma702[0].enc_raw = hspi1.Instance->DR;
 8002cb2:	681a      	ldr	r2, [r3, #0]
  hspi1.Instance->DR = 0;
 8002cb4:	2300      	movs	r3, #0
  ma702[0].enc_raw = hspi1.Instance->DR;
 8002cb6:	68d0      	ldr	r0, [r2, #12]
  ma702[0].pre_enc_raw = ma702[0].enc_raw;
 8002cb8:	60e1      	str	r1, [r4, #12]
  hspi1.Instance->DR = 0;
 8002cba:	60d3      	str	r3, [r2, #12]
  while (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_RXNE) == RESET)
 8002cbc:	6893      	ldr	r3, [r2, #8]
 8002cbe:	07db      	lsls	r3, r3, #31
 8002cc0:	d5fc      	bpl.n	8002cbc <updateMA702_M1+0x1c>
  {
  }
  ma702[0].enc_raw = hspi1.Instance->DR & 0xFFFC;
 8002cc2:	68d2      	ldr	r2, [r2, #12]

  ma702[0].enc_elec_raw = 5461 - (ma702[0].enc_raw % 5461);
 8002cc4:	4b1b      	ldr	r3, [pc, #108]	; (8002d34 <updateMA702_M1+0x94>)
  ma702[0].enc_raw = hspi1.Instance->DR & 0xFFFC;
 8002cc6:	f64f 71fc 	movw	r1, #65532	; 0xfffc
 8002cca:	400a      	ands	r2, r1
  ma702[0].enc_elec_raw = 5461 - (ma702[0].enc_raw % 5461);
 8002ccc:	fb83 1302 	smull	r1, r3, r3, r2
 8002cd0:	4413      	add	r3, r2
 8002cd2:	f241 5155 	movw	r1, #5461	; 0x1555
 8002cd6:	131b      	asrs	r3, r3, #12
 8002cd8:	fb01 2313 	mls	r3, r1, r3, r2
 8002cdc:	1acb      	subs	r3, r1, r3
  ma702[0].output_radian = (float)ma702[0].enc_elec_raw / 5461 * 2 * M_PI;
 8002cde:	ee07 3a90 	vmov	s15, r3
 8002ce2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ce6:	eddf 7a14 	vldr	s15, [pc, #80]	; 8002d38 <updateMA702_M1+0x98>
  ma702[0].enc_raw = hspi1.Instance->DR & 0xFFFC;
 8002cea:	6062      	str	r2, [r4, #4]
  ma702[0].output_radian = (float)ma702[0].enc_elec_raw / 5461 * 2 * M_PI;
 8002cec:	ee67 7a27 	vmul.f32	s15, s14, s15
  ma702[0].enc_elec_raw = 5461 - (ma702[0].enc_raw % 5461);
 8002cf0:	60a3      	str	r3, [r4, #8]
  ma702[0].output_radian = (float)ma702[0].enc_elec_raw / 5461 * 2 * M_PI;
 8002cf2:	ee17 0a90 	vmov	r0, s15
 8002cf6:	f7fd fc27 	bl	8000548 <__aeabi_f2d>
 8002cfa:	a309      	add	r3, pc, #36	; (adr r3, 8002d20 <updateMA702_M1+0x80>)
 8002cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d00:	f7fd fc7a 	bl	80005f8 <__aeabi_dmul>
 8002d04:	f7fd ff70 	bl	8000be8 <__aeabi_d2f>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	6023      	str	r3, [r4, #0]

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8002d0c:	4806      	ldr	r0, [pc, #24]	; (8002d28 <updateMA702_M1+0x88>)
}
 8002d0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8002d12:	2201      	movs	r2, #1
 8002d14:	2180      	movs	r1, #128	; 0x80
 8002d16:	f002 bc8d 	b.w	8005634 <HAL_GPIO_WritePin>
 8002d1a:	bf00      	nop
 8002d1c:	f3af 8000 	nop.w
 8002d20:	54442d18 	.word	0x54442d18
 8002d24:	400921fb 	.word	0x400921fb
 8002d28:	48000400 	.word	0x48000400
 8002d2c:	2000066c 	.word	0x2000066c
 8002d30:	20000608 	.word	0x20000608
 8002d34:	c003000d 	.word	0xc003000d
 8002d38:	39c00300 	.word	0x39c00300

08002d3c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d3c:	4b0a      	ldr	r3, [pc, #40]	; (8002d68 <HAL_MspInit+0x2c>)
 8002d3e:	699a      	ldr	r2, [r3, #24]
 8002d40:	f042 0201 	orr.w	r2, r2, #1
 8002d44:	619a      	str	r2, [r3, #24]
 8002d46:	699a      	ldr	r2, [r3, #24]
{
 8002d48:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d4a:	f002 0201 	and.w	r2, r2, #1
 8002d4e:	9200      	str	r2, [sp, #0]
 8002d50:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d52:	69da      	ldr	r2, [r3, #28]
 8002d54:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002d58:	61da      	str	r2, [r3, #28]
 8002d5a:	69db      	ldr	r3, [r3, #28]
 8002d5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d60:	9301      	str	r3, [sp, #4]
 8002d62:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d64:	b002      	add	sp, #8
 8002d66:	4770      	bx	lr
 8002d68:	40021000 	.word	0x40021000

08002d6c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002d6c:	e7fe      	b.n	8002d6c <NMI_Handler>
 8002d6e:	bf00      	nop

08002d70 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d70:	e7fe      	b.n	8002d70 <HardFault_Handler>
 8002d72:	bf00      	nop

08002d74 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d74:	e7fe      	b.n	8002d74 <MemManage_Handler>
 8002d76:	bf00      	nop

08002d78 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d78:	e7fe      	b.n	8002d78 <BusFault_Handler>
 8002d7a:	bf00      	nop

08002d7c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d7c:	e7fe      	b.n	8002d7c <UsageFault_Handler>
 8002d7e:	bf00      	nop

08002d80 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d80:	4770      	bx	lr
 8002d82:	bf00      	nop

08002d84 <DebugMon_Handler>:
 8002d84:	4770      	bx	lr
 8002d86:	bf00      	nop

08002d88 <PendSV_Handler>:
 8002d88:	4770      	bx	lr
 8002d8a:	bf00      	nop

08002d8c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d8c:	f000 bcd2 	b.w	8003734 <HAL_IncTick>

08002d90 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002d90:	4801      	ldr	r0, [pc, #4]	; (8002d98 <DMA1_Channel4_IRQHandler+0x8>)
 8002d92:	f002 b985 	b.w	80050a0 <HAL_DMA_IRQHandler>
 8002d96:	bf00      	nop
 8002d98:	20001730 	.word	0x20001730

08002d9c <USB_HP_CAN_TX_IRQHandler>:
void USB_HP_CAN_TX_IRQHandler(void)
{
  /* USER CODE BEGIN USB_HP_CAN_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8002d9c:	4801      	ldr	r0, [pc, #4]	; (8002da4 <USB_HP_CAN_TX_IRQHandler+0x8>)
 8002d9e:	f001 bf13 	b.w	8004bc8 <HAL_CAN_IRQHandler>
 8002da2:	bf00      	nop
 8002da4:	2000030c 	.word	0x2000030c

08002da8 <USB_LP_CAN_RX0_IRQHandler>:
 8002da8:	4801      	ldr	r0, [pc, #4]	; (8002db0 <USB_LP_CAN_RX0_IRQHandler+0x8>)
 8002daa:	f001 bf0d 	b.w	8004bc8 <HAL_CAN_IRQHandler>
 8002dae:	bf00      	nop
 8002db0:	2000030c 	.word	0x2000030c

08002db4 <CAN_RX1_IRQHandler>:
 8002db4:	4801      	ldr	r0, [pc, #4]	; (8002dbc <CAN_RX1_IRQHandler+0x8>)
 8002db6:	f001 bf07 	b.w	8004bc8 <HAL_CAN_IRQHandler>
 8002dba:	bf00      	nop
 8002dbc:	2000030c 	.word	0x2000030c

08002dc0 <CAN_SCE_IRQHandler>:
 8002dc0:	4801      	ldr	r0, [pc, #4]	; (8002dc8 <CAN_SCE_IRQHandler+0x8>)
 8002dc2:	f001 bf01 	b.w	8004bc8 <HAL_CAN_IRQHandler>
 8002dc6:	bf00      	nop
 8002dc8:	2000030c 	.word	0x2000030c

08002dcc <TIM1_UP_TIM16_IRQHandler>:
void TIM1_UP_TIM16_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002dcc:	4801      	ldr	r0, [pc, #4]	; (8002dd4 <TIM1_UP_TIM16_IRQHandler+0x8>)
 8002dce:	f003 bc65 	b.w	800669c <HAL_TIM_IRQHandler>
 8002dd2:	bf00      	nop
 8002dd4:	20000698 	.word	0x20000698

08002dd8 <TIM1_CC_IRQHandler>:
 8002dd8:	4801      	ldr	r0, [pc, #4]	; (8002de0 <TIM1_CC_IRQHandler+0x8>)
 8002dda:	f003 bc5f 	b.w	800669c <HAL_TIM_IRQHandler>
 8002dde:	bf00      	nop
 8002de0:	20000698 	.word	0x20000698

08002de4 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002de4:	4801      	ldr	r0, [pc, #4]	; (8002dec <USART1_IRQHandler+0x8>)
 8002de6:	f004 b921 	b.w	800702c <HAL_UART_IRQHandler>
 8002dea:	bf00      	nop
 8002dec:	20001774 	.word	0x20001774

08002df0 <TIM8_UP_IRQHandler>:
void TIM8_UP_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_UP_IRQn 0 */

  /* USER CODE END TIM8_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8002df0:	4801      	ldr	r0, [pc, #4]	; (8002df8 <TIM8_UP_IRQHandler+0x8>)
 8002df2:	f003 bc53 	b.w	800669c <HAL_TIM_IRQHandler>
 8002df6:	bf00      	nop
 8002df8:	200006e4 	.word	0x200006e4

08002dfc <TIM8_CC_IRQHandler>:
 8002dfc:	4801      	ldr	r0, [pc, #4]	; (8002e04 <TIM8_CC_IRQHandler+0x8>)
 8002dfe:	f003 bc4d 	b.w	800669c <HAL_TIM_IRQHandler>
 8002e02:	bf00      	nop
 8002e04:	200006e4 	.word	0x200006e4

08002e08 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8002e08:	2001      	movs	r0, #1
 8002e0a:	4770      	bx	lr

08002e0c <_kill>:

int _kill(int pid, int sig)
{
 8002e0c:	b508      	push	{r3, lr}
	errno = EINVAL;
 8002e0e:	f005 fdad 	bl	800896c <__errno>
 8002e12:	2316      	movs	r3, #22
 8002e14:	6003      	str	r3, [r0, #0]
	return -1;
}
 8002e16:	f04f 30ff 	mov.w	r0, #4294967295
 8002e1a:	bd08      	pop	{r3, pc}

08002e1c <_exit>:

void _exit (int status)
{
 8002e1c:	b508      	push	{r3, lr}
	errno = EINVAL;
 8002e1e:	f005 fda5 	bl	800896c <__errno>
 8002e22:	2316      	movs	r3, #22
 8002e24:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8002e26:	e7fe      	b.n	8002e26 <_exit+0xa>

08002e28 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002e28:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e2a:	1e16      	subs	r6, r2, #0
 8002e2c:	dd07      	ble.n	8002e3e <_read+0x16>
 8002e2e:	460c      	mov	r4, r1
 8002e30:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 8002e32:	f3af 8000 	nop.w
 8002e36:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e3a:	42a5      	cmp	r5, r4
 8002e3c:	d1f9      	bne.n	8002e32 <_read+0xa>
	}

return len;
}
 8002e3e:	4630      	mov	r0, r6
 8002e40:	bd70      	pop	{r4, r5, r6, pc}
 8002e42:	bf00      	nop

08002e44 <_close>:
}

int _close(int file)
{
	return -1;
}
 8002e44:	f04f 30ff 	mov.w	r0, #4294967295
 8002e48:	4770      	bx	lr
 8002e4a:	bf00      	nop

08002e4c <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8002e4c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e50:	604b      	str	r3, [r1, #4]
	return 0;
}
 8002e52:	2000      	movs	r0, #0
 8002e54:	4770      	bx	lr
 8002e56:	bf00      	nop

08002e58 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8002e58:	2001      	movs	r0, #1
 8002e5a:	4770      	bx	lr

08002e5c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8002e5c:	2000      	movs	r0, #0
 8002e5e:	4770      	bx	lr

08002e60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e60:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e62:	4c0c      	ldr	r4, [pc, #48]	; (8002e94 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e64:	4b0c      	ldr	r3, [pc, #48]	; (8002e98 <_sbrk+0x38>)
 8002e66:	490d      	ldr	r1, [pc, #52]	; (8002e9c <_sbrk+0x3c>)
  if (NULL == __sbrk_heap_end)
 8002e68:	6822      	ldr	r2, [r4, #0]
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e6a:	1a59      	subs	r1, r3, r1
  if (NULL == __sbrk_heap_end)
 8002e6c:	b12a      	cbz	r2, 8002e7a <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e6e:	4410      	add	r0, r2
 8002e70:	4288      	cmp	r0, r1
 8002e72:	d807      	bhi.n	8002e84 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8002e74:	6020      	str	r0, [r4, #0]

  return (void *)prev_heap_end;
}
 8002e76:	4610      	mov	r0, r2
 8002e78:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8002e7a:	4a09      	ldr	r2, [pc, #36]	; (8002ea0 <_sbrk+0x40>)
 8002e7c:	6022      	str	r2, [r4, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8002e7e:	4410      	add	r0, r2
 8002e80:	4288      	cmp	r0, r1
 8002e82:	d9f7      	bls.n	8002e74 <_sbrk+0x14>
    errno = ENOMEM;
 8002e84:	f005 fd72 	bl	800896c <__errno>
 8002e88:	230c      	movs	r3, #12
    return (void *)-1;
 8002e8a:	f04f 32ff 	mov.w	r2, #4294967295
    errno = ENOMEM;
 8002e8e:	6003      	str	r3, [r0, #0]
}
 8002e90:	4610      	mov	r0, r2
 8002e92:	bd10      	pop	{r4, pc}
 8002e94:	20000694 	.word	0x20000694
 8002e98:	20008000 	.word	0x20008000
 8002e9c:	00000400 	.word	0x00000400
 8002ea0:	20001830 	.word	0x20001830

08002ea4 <SystemInit>:
  */
void SystemInit(void)
{
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ea4:	4a03      	ldr	r2, [pc, #12]	; (8002eb4 <SystemInit+0x10>)
 8002ea6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002eaa:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002eae:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002eb2:	4770      	bx	lr
 8002eb4:	e000ed00 	.word	0xe000ed00

08002eb8 <HAL_TIM_PWM_MspInit>:
  HAL_TIM_MspPostInit(&htim8);

}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002eb8:	b500      	push	{lr}

  if(tim_pwmHandle->Instance==TIM1)
 8002eba:	4a22      	ldr	r2, [pc, #136]	; (8002f44 <HAL_TIM_PWM_MspInit+0x8c>)
 8002ebc:	6803      	ldr	r3, [r0, #0]
 8002ebe:	4293      	cmp	r3, r2
{
 8002ec0:	b083      	sub	sp, #12
  if(tim_pwmHandle->Instance==TIM1)
 8002ec2:	d005      	beq.n	8002ed0 <HAL_TIM_PWM_MspInit+0x18>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(tim_pwmHandle->Instance==TIM8)
 8002ec4:	4a20      	ldr	r2, [pc, #128]	; (8002f48 <HAL_TIM_PWM_MspInit+0x90>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d01f      	beq.n	8002f0a <HAL_TIM_PWM_MspInit+0x52>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8002eca:	b003      	add	sp, #12
 8002ecc:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002ed0:	4b1e      	ldr	r3, [pc, #120]	; (8002f4c <HAL_TIM_PWM_MspInit+0x94>)
 8002ed2:	6998      	ldr	r0, [r3, #24]
 8002ed4:	f440 6000 	orr.w	r0, r0, #2048	; 0x800
 8002ed8:	6198      	str	r0, [r3, #24]
 8002eda:	699b      	ldr	r3, [r3, #24]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8002edc:	2200      	movs	r2, #0
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002ede:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8002ee2:	4611      	mov	r1, r2
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002ee4:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8002ee6:	2019      	movs	r0, #25
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002ee8:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8002eea:	f001 ffa9 	bl	8004e40 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002eee:	2019      	movs	r0, #25
 8002ef0:	f001 ffe4 	bl	8004ebc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	201b      	movs	r0, #27
 8002ef8:	4611      	mov	r1, r2
 8002efa:	f001 ffa1 	bl	8004e40 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002efe:	201b      	movs	r0, #27
}
 8002f00:	b003      	add	sp, #12
 8002f02:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8002f06:	f001 bfd9 	b.w	8004ebc <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002f0a:	4b10      	ldr	r3, [pc, #64]	; (8002f4c <HAL_TIM_PWM_MspInit+0x94>)
 8002f0c:	6998      	ldr	r0, [r3, #24]
 8002f0e:	f440 5000 	orr.w	r0, r0, #8192	; 0x2000
 8002f12:	6198      	str	r0, [r3, #24]
 8002f14:	699b      	ldr	r3, [r3, #24]
    HAL_NVIC_SetPriority(TIM8_UP_IRQn, 0, 0);
 8002f16:	2200      	movs	r2, #0
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002f18:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    HAL_NVIC_SetPriority(TIM8_UP_IRQn, 0, 0);
 8002f1c:	4611      	mov	r1, r2
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002f1e:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM8_UP_IRQn, 0, 0);
 8002f20:	202c      	movs	r0, #44	; 0x2c
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002f22:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM8_UP_IRQn, 0, 0);
 8002f24:	f001 ff8c 	bl	8004e40 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_IRQn);
 8002f28:	202c      	movs	r0, #44	; 0x2c
 8002f2a:	f001 ffc7 	bl	8004ebc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 8002f2e:	2200      	movs	r2, #0
 8002f30:	202e      	movs	r0, #46	; 0x2e
 8002f32:	4611      	mov	r1, r2
 8002f34:	f001 ff84 	bl	8004e40 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8002f38:	202e      	movs	r0, #46	; 0x2e
}
 8002f3a:	b003      	add	sp, #12
 8002f3c:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8002f40:	f001 bfbc 	b.w	8004ebc <HAL_NVIC_EnableIRQ>
 8002f44:	40012c00 	.word	0x40012c00
 8002f48:	40013400 	.word	0x40013400
 8002f4c:	40021000 	.word	0x40021000

08002f50 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002f50:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM1)
 8002f52:	6802      	ldr	r2, [r0, #0]
 8002f54:	492e      	ldr	r1, [pc, #184]	; (8003010 <HAL_TIM_MspPostInit+0xc0>)
{
 8002f56:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f58:	2300      	movs	r3, #0
  if(timHandle->Instance==TIM1)
 8002f5a:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f5c:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8002f60:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8002f64:	9308      	str	r3, [sp, #32]
  if(timHandle->Instance==TIM1)
 8002f66:	d004      	beq.n	8002f72 <HAL_TIM_MspPostInit+0x22>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM8)
 8002f68:	4b2a      	ldr	r3, [pc, #168]	; (8003014 <HAL_TIM_MspPostInit+0xc4>)
 8002f6a:	429a      	cmp	r2, r3
 8002f6c:	d032      	beq.n	8002fd4 <HAL_TIM_MspPostInit+0x84>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8002f6e:	b00a      	add	sp, #40	; 0x28
 8002f70:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f72:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002f76:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002f7a:	2406      	movs	r4, #6
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f7c:	695a      	ldr	r2, [r3, #20]
 8002f7e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002f82:	615a      	str	r2, [r3, #20]
 8002f84:	695a      	ldr	r2, [r3, #20]
 8002f86:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8002f8a:	9201      	str	r2, [sp, #4]
 8002f8c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f8e:	695a      	ldr	r2, [r3, #20]
 8002f90:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002f94:	615a      	str	r2, [r3, #20]
 8002f96:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002f98:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f9a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f9e:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fa0:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002fa2:	f44f 62f0 	mov.w	r2, #1920	; 0x780
 8002fa6:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fa8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002fac:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fb0:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fb2:	f002 fa4f 	bl	8005454 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002fb6:	2203      	movs	r2, #3
 8002fb8:	2302      	movs	r3, #2
 8002fba:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fbe:	4816      	ldr	r0, [pc, #88]	; (8003018 <HAL_TIM_MspPostInit+0xc8>)
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002fc0:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fc6:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002fc8:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fcc:	f002 fa42 	bl	8005454 <HAL_GPIO_Init>
}
 8002fd0:	b00a      	add	sp, #40	; 0x28
 8002fd2:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fd4:	f503 435c 	add.w	r3, r3, #56320	; 0xdc00
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10
 8002fd8:	ed9f 7b0b 	vldr	d7, [pc, #44]	; 8003008 <HAL_TIM_MspPostInit+0xb8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fdc:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fde:	480f      	ldr	r0, [pc, #60]	; (800301c <HAL_TIM_MspPostInit+0xcc>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fe0:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8002fe4:	615a      	str	r2, [r3, #20]
 8002fe6:	695b      	ldr	r3, [r3, #20]
 8002fe8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002fec:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fee:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8002ff0:	2304      	movs	r3, #4
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10
 8002ff2:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ff6:	9a03      	ldr	r2, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8002ff8:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ffa:	f002 fa2b 	bl	8005454 <HAL_GPIO_Init>
}
 8002ffe:	b00a      	add	sp, #40	; 0x28
 8003000:	bd10      	pop	{r4, pc}
 8003002:	bf00      	nop
 8003004:	f3af 8000 	nop.w
 8003008:	00001dc0 	.word	0x00001dc0
 800300c:	00000002 	.word	0x00000002
 8003010:	40012c00 	.word	0x40012c00
 8003014:	40013400 	.word	0x40013400
 8003018:	48000400 	.word	0x48000400
 800301c:	48000800 	.word	0x48000800

08003020 <MX_TIM1_Init>:
{
 8003020:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003022:	2400      	movs	r4, #0
{
 8003024:	b098      	sub	sp, #96	; 0x60
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003026:	222c      	movs	r2, #44	; 0x2c
 8003028:	4621      	mov	r1, r4
 800302a:	a80c      	add	r0, sp, #48	; 0x30
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800302c:	e9cd 4401 	strd	r4, r4, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003030:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8003034:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8003038:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800303c:	9400      	str	r4, [sp, #0]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800303e:	9404      	str	r4, [sp, #16]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003040:	f005 fccc 	bl	80089dc <memset>
  htim1.Instance = TIM1;
 8003044:	483e      	ldr	r0, [pc, #248]	; (8003140 <MX_TIM1_Init+0x120>)
  htim1.Init.Prescaler = 1;
 8003046:	4a3f      	ldr	r2, [pc, #252]	; (8003144 <MX_TIM1_Init+0x124>)
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003048:	6184      	str	r4, [r0, #24]
  htim1.Init.Prescaler = 1;
 800304a:	2301      	movs	r3, #1
 800304c:	e9c0 2300 	strd	r2, r3, [r0]
  htim1.Init.Period = 1800;
 8003050:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 8003054:	e9c0 4302 	strd	r4, r3, [r0, #8]
  htim1.Init.RepetitionCounter = 0;
 8003058:	e9c0 4404 	strd	r4, r4, [r0, #16]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800305c:	f003 f994 	bl	8006388 <HAL_TIM_PWM_Init>
 8003060:	2800      	cmp	r0, #0
 8003062:	d148      	bne.n	80030f6 <MX_TIM1_Init+0xd6>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8003064:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003068:	2270      	movs	r2, #112	; 0x70
 800306a:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800306e:	4834      	ldr	r0, [pc, #208]	; (8003140 <MX_TIM1_Init+0x120>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8003070:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003072:	4669      	mov	r1, sp
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8003074:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003076:	f003 fde7 	bl	8006c48 <HAL_TIMEx_MasterConfigSynchronization>
 800307a:	2800      	cmp	r0, #0
 800307c:	d14e      	bne.n	800311c <MX_TIM1_Init+0xfc>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800307e:	2060      	movs	r0, #96	; 0x60
 8003080:	2100      	movs	r1, #0
 8003082:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003086:	2000      	movs	r0, #0
 8003088:	2100      	movs	r1, #0
 800308a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800308e:	e9cd 0108 	strd	r0, r1, [sp, #32]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003092:	2200      	movs	r2, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003094:	482a      	ldr	r0, [pc, #168]	; (8003140 <MX_TIM1_Init+0x120>)
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003096:	920a      	str	r2, [sp, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003098:	a904      	add	r1, sp, #16
 800309a:	f003 fbf7 	bl	800688c <HAL_TIM_PWM_ConfigChannel>
 800309e:	2800      	cmp	r0, #0
 80030a0:	d139      	bne.n	8003116 <MX_TIM1_Init+0xf6>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80030a2:	4827      	ldr	r0, [pc, #156]	; (8003140 <MX_TIM1_Init+0x120>)
 80030a4:	2204      	movs	r2, #4
 80030a6:	a904      	add	r1, sp, #16
 80030a8:	f003 fbf0 	bl	800688c <HAL_TIM_PWM_ConfigChannel>
 80030ac:	bb80      	cbnz	r0, 8003110 <MX_TIM1_Init+0xf0>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80030ae:	4824      	ldr	r0, [pc, #144]	; (8003140 <MX_TIM1_Init+0x120>)
 80030b0:	2208      	movs	r2, #8
 80030b2:	a904      	add	r1, sp, #16
 80030b4:	f003 fbea 	bl	800688c <HAL_TIM_PWM_ConfigChannel>
 80030b8:	bb38      	cbnz	r0, 800310a <MX_TIM1_Init+0xea>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80030ba:	ed9f 7b1b 	vldr	d7, [pc, #108]	; 8003128 <MX_TIM1_Init+0x108>
 80030be:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80030c2:	ed9f 7b1b 	vldr	d7, [pc, #108]	; 8003130 <MX_TIM1_Init+0x110>
 80030c6:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80030ca:	ed9f 7b1b 	vldr	d7, [pc, #108]	; 8003138 <MX_TIM1_Init+0x118>
 80030ce:	2200      	movs	r2, #0
 80030d0:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80030d2:	2400      	movs	r4, #0
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80030d4:	481a      	ldr	r0, [pc, #104]	; (8003140 <MX_TIM1_Init+0x120>)
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80030d6:	9416      	str	r4, [sp, #88]	; 0x58
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80030d8:	a90c      	add	r1, sp, #48	; 0x30
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80030da:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80030de:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 80030e2:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80030e6:	f003 fdf5 	bl	8006cd4 <HAL_TIMEx_ConfigBreakDeadTime>
 80030ea:	b938      	cbnz	r0, 80030fc <MX_TIM1_Init+0xdc>
  HAL_TIM_MspPostInit(&htim1);
 80030ec:	4814      	ldr	r0, [pc, #80]	; (8003140 <MX_TIM1_Init+0x120>)
 80030ee:	f7ff ff2f 	bl	8002f50 <HAL_TIM_MspPostInit>
}
 80030f2:	b018      	add	sp, #96	; 0x60
 80030f4:	bd10      	pop	{r4, pc}
    Error_Handler();
 80030f6:	f7ff fd1b 	bl	8002b30 <Error_Handler>
 80030fa:	e7b3      	b.n	8003064 <MX_TIM1_Init+0x44>
    Error_Handler();
 80030fc:	f7ff fd18 	bl	8002b30 <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 8003100:	480f      	ldr	r0, [pc, #60]	; (8003140 <MX_TIM1_Init+0x120>)
 8003102:	f7ff ff25 	bl	8002f50 <HAL_TIM_MspPostInit>
}
 8003106:	b018      	add	sp, #96	; 0x60
 8003108:	bd10      	pop	{r4, pc}
    Error_Handler();
 800310a:	f7ff fd11 	bl	8002b30 <Error_Handler>
 800310e:	e7d4      	b.n	80030ba <MX_TIM1_Init+0x9a>
    Error_Handler();
 8003110:	f7ff fd0e 	bl	8002b30 <Error_Handler>
 8003114:	e7cb      	b.n	80030ae <MX_TIM1_Init+0x8e>
    Error_Handler();
 8003116:	f7ff fd0b 	bl	8002b30 <Error_Handler>
 800311a:	e7c2      	b.n	80030a2 <MX_TIM1_Init+0x82>
    Error_Handler();
 800311c:	f7ff fd08 	bl	8002b30 <Error_Handler>
 8003120:	e7ad      	b.n	800307e <MX_TIM1_Init+0x5e>
 8003122:	bf00      	nop
 8003124:	f3af 8000 	nop.w
 8003128:	00000000 	.word	0x00000000
 800312c:	0000000a 	.word	0x0000000a
 8003130:	00000000 	.word	0x00000000
 8003134:	00002000 	.word	0x00002000
 8003138:	02000000 	.word	0x02000000
 800313c:	00000000 	.word	0x00000000
 8003140:	20000698 	.word	0x20000698
 8003144:	40012c00 	.word	0x40012c00

08003148 <MX_TIM8_Init>:
{
 8003148:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800314a:	2400      	movs	r4, #0
{
 800314c:	b098      	sub	sp, #96	; 0x60
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800314e:	222c      	movs	r2, #44	; 0x2c
 8003150:	4621      	mov	r1, r4
 8003152:	a80c      	add	r0, sp, #48	; 0x30
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003154:	e9cd 4401 	strd	r4, r4, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003158:	e9cd 4405 	strd	r4, r4, [sp, #20]
 800315c:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8003160:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003164:	9400      	str	r4, [sp, #0]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003166:	9404      	str	r4, [sp, #16]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003168:	f005 fc38 	bl	80089dc <memset>
  htim8.Instance = TIM8;
 800316c:	4842      	ldr	r0, [pc, #264]	; (8003278 <MX_TIM8_Init+0x130>)
  htim8.Init.Prescaler = 1;
 800316e:	4a43      	ldr	r2, [pc, #268]	; (800327c <MX_TIM8_Init+0x134>)
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003170:	6184      	str	r4, [r0, #24]
  htim8.Init.Prescaler = 1;
 8003172:	2301      	movs	r3, #1
 8003174:	e9c0 2300 	strd	r2, r3, [r0]
  htim8.Init.Period = 1800;
 8003178:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 800317c:	e9c0 4302 	strd	r4, r3, [r0, #8]
  htim8.Init.RepetitionCounter = 0;
 8003180:	e9c0 4404 	strd	r4, r4, [r0, #16]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8003184:	f003 f900 	bl	8006388 <HAL_TIM_PWM_Init>
 8003188:	2800      	cmp	r0, #0
 800318a:	d14a      	bne.n	8003222 <MX_TIM8_Init+0xda>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 800318c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003190:	2270      	movs	r2, #112	; 0x70
 8003192:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003196:	4838      	ldr	r0, [pc, #224]	; (8003278 <MX_TIM8_Init+0x130>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8003198:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800319a:	4669      	mov	r1, sp
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800319c:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800319e:	f003 fd53 	bl	8006c48 <HAL_TIMEx_MasterConfigSynchronization>
 80031a2:	2800      	cmp	r0, #0
 80031a4:	d150      	bne.n	8003248 <MX_TIM8_Init+0x100>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80031a6:	2060      	movs	r0, #96	; 0x60
 80031a8:	2100      	movs	r1, #0
 80031aa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80031ae:	2000      	movs	r0, #0
 80031b0:	2100      	movs	r1, #0
 80031b2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80031b6:	e9cd 0108 	strd	r0, r1, [sp, #32]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80031ba:	2200      	movs	r2, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80031bc:	482e      	ldr	r0, [pc, #184]	; (8003278 <MX_TIM8_Init+0x130>)
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80031be:	920a      	str	r2, [sp, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80031c0:	a904      	add	r1, sp, #16
 80031c2:	f003 fb63 	bl	800688c <HAL_TIM_PWM_ConfigChannel>
 80031c6:	2800      	cmp	r0, #0
 80031c8:	d13b      	bne.n	8003242 <MX_TIM8_Init+0xfa>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80031ca:	482b      	ldr	r0, [pc, #172]	; (8003278 <MX_TIM8_Init+0x130>)
 80031cc:	2204      	movs	r2, #4
 80031ce:	a904      	add	r1, sp, #16
 80031d0:	f003 fb5c 	bl	800688c <HAL_TIM_PWM_ConfigChannel>
 80031d4:	bb90      	cbnz	r0, 800323c <MX_TIM8_Init+0xf4>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80031d6:	4828      	ldr	r0, [pc, #160]	; (8003278 <MX_TIM8_Init+0x130>)
 80031d8:	2208      	movs	r2, #8
 80031da:	a904      	add	r1, sp, #16
 80031dc:	f003 fb56 	bl	800688c <HAL_TIM_PWM_ConfigChannel>
 80031e0:	bb48      	cbnz	r0, 8003236 <MX_TIM8_Init+0xee>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80031e2:	ed9f 7b1b 	vldr	d7, [pc, #108]	; 8003250 <MX_TIM8_Init+0x108>
 80031e6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80031ea:	ed9f 7b1b 	vldr	d7, [pc, #108]	; 8003258 <MX_TIM8_Init+0x110>
 80031ee:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80031f2:	ed9f 7b1b 	vldr	d7, [pc, #108]	; 8003260 <MX_TIM8_Init+0x118>
 80031f6:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80031fa:	ed9f 7b1b 	vldr	d7, [pc, #108]	; 8003268 <MX_TIM8_Init+0x120>
 80031fe:	ed8d 7b12 	vstr	d7, [sp, #72]	; 0x48
 8003202:	ed9f 7b1b 	vldr	d7, [pc, #108]	; 8003270 <MX_TIM8_Init+0x128>
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003206:	2300      	movs	r3, #0
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8003208:	481b      	ldr	r0, [pc, #108]	; (8003278 <MX_TIM8_Init+0x130>)
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800320a:	9316      	str	r3, [sp, #88]	; 0x58
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800320c:	a90c      	add	r1, sp, #48	; 0x30
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800320e:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8003212:	f003 fd5f 	bl	8006cd4 <HAL_TIMEx_ConfigBreakDeadTime>
 8003216:	b938      	cbnz	r0, 8003228 <MX_TIM8_Init+0xe0>
  HAL_TIM_MspPostInit(&htim8);
 8003218:	4817      	ldr	r0, [pc, #92]	; (8003278 <MX_TIM8_Init+0x130>)
 800321a:	f7ff fe99 	bl	8002f50 <HAL_TIM_MspPostInit>
}
 800321e:	b018      	add	sp, #96	; 0x60
 8003220:	bd10      	pop	{r4, pc}
    Error_Handler();
 8003222:	f7ff fc85 	bl	8002b30 <Error_Handler>
 8003226:	e7b1      	b.n	800318c <MX_TIM8_Init+0x44>
    Error_Handler();
 8003228:	f7ff fc82 	bl	8002b30 <Error_Handler>
  HAL_TIM_MspPostInit(&htim8);
 800322c:	4812      	ldr	r0, [pc, #72]	; (8003278 <MX_TIM8_Init+0x130>)
 800322e:	f7ff fe8f 	bl	8002f50 <HAL_TIM_MspPostInit>
}
 8003232:	b018      	add	sp, #96	; 0x60
 8003234:	bd10      	pop	{r4, pc}
    Error_Handler();
 8003236:	f7ff fc7b 	bl	8002b30 <Error_Handler>
 800323a:	e7d2      	b.n	80031e2 <MX_TIM8_Init+0x9a>
    Error_Handler();
 800323c:	f7ff fc78 	bl	8002b30 <Error_Handler>
 8003240:	e7c9      	b.n	80031d6 <MX_TIM8_Init+0x8e>
    Error_Handler();
 8003242:	f7ff fc75 	bl	8002b30 <Error_Handler>
 8003246:	e7c0      	b.n	80031ca <MX_TIM8_Init+0x82>
    Error_Handler();
 8003248:	f7ff fc72 	bl	8002b30 <Error_Handler>
 800324c:	e7ab      	b.n	80031a6 <MX_TIM8_Init+0x5e>
 800324e:	bf00      	nop
	...
 800325c:	0000000a 	.word	0x0000000a
 8003260:	00000000 	.word	0x00000000
 8003264:	00002000 	.word	0x00002000
 8003268:	00000004 	.word	0x00000004
 800326c:	00000000 	.word	0x00000000
 8003270:	02000000 	.word	0x02000000
 8003274:	00000004 	.word	0x00000004
 8003278:	200006e4 	.word	0x200006e4
 800327c:	40013400 	.word	0x40013400

08003280 <initFirstSin>:
}

/* USER CODE BEGIN 1 */
float rad_to_sin_cnv_array[1024] = {0};
inline void initFirstSin(void)
{
 8003280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  for (int i = 0; i < 1024; i++)
  {
    float temp_rad = (float)i / 256 * M_PI * 2;
    rad_to_sin_cnv_array[i] = sin(temp_rad);
 8003282:	4d19      	ldr	r5, [pc, #100]	; (80032e8 <initFirstSin+0x68>)
 8003284:	2300      	movs	r3, #0
    float temp_rad = (float)i / 256 * M_PI * 2;
 8003286:	a716      	add	r7, pc, #88	; (adr r7, 80032e0 <initFirstSin+0x60>)
 8003288:	e9d7 6700 	ldrd	r6, r7, [r7]
{
 800328c:	ed2d 8b02 	vpush	{d8}
    rad_to_sin_cnv_array[i] = sin(temp_rad);
 8003290:	f845 3b04 	str.w	r3, [r5], #4
    float temp_rad = (float)i / 256 * M_PI * 2;
 8003294:	ed9f 8a15 	vldr	s16, [pc, #84]	; 80032ec <initFirstSin+0x6c>
  for (int i = 0; i < 1024; i++)
 8003298:	2401      	movs	r4, #1
    float temp_rad = (float)i / 256 * M_PI * 2;
 800329a:	ee07 4a90 	vmov	s15, r4
 800329e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  for (int i = 0; i < 1024; i++)
 80032a2:	3401      	adds	r4, #1
    float temp_rad = (float)i / 256 * M_PI * 2;
 80032a4:	ee67 7a88 	vmul.f32	s15, s15, s16
 80032a8:	ee17 0a90 	vmov	r0, s15
 80032ac:	f7fd f94c 	bl	8000548 <__aeabi_f2d>
 80032b0:	4632      	mov	r2, r6
 80032b2:	463b      	mov	r3, r7
 80032b4:	f7fd f9a0 	bl	80005f8 <__aeabi_dmul>
 80032b8:	f7fd fc96 	bl	8000be8 <__aeabi_d2f>
    rad_to_sin_cnv_array[i] = sin(temp_rad);
 80032bc:	f7fd f944 	bl	8000548 <__aeabi_f2d>
 80032c0:	ec41 0b10 	vmov	d0, r0, r1
 80032c4:	f004 fb08 	bl	80078d8 <sin>
 80032c8:	ec51 0b10 	vmov	r0, r1, d0
 80032cc:	f7fd fc8c 	bl	8000be8 <__aeabi_d2f>
  for (int i = 0; i < 1024; i++)
 80032d0:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
    rad_to_sin_cnv_array[i] = sin(temp_rad);
 80032d4:	f845 0b04 	str.w	r0, [r5], #4
  for (int i = 0; i < 1024; i++)
 80032d8:	d1df      	bne.n	800329a <initFirstSin+0x1a>
    // printf("rad %4.3f sin %4.3f\n",temp_rad,rad_to_sin_cnv_array[i]);
    // HAL_Delay(1);
  }
}
 80032da:	ecbd 8b02 	vpop	{d8}
 80032de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80032e0:	54442d18 	.word	0x54442d18
 80032e4:	401921fb 	.word	0x401921fb
 80032e8:	20000730 	.word	0x20000730
 80032ec:	3b800000 	.word	0x3b800000

080032f0 <setOutputRadianM0>:

inline void setOutputRadianM0(float out_rad, float output_voltage, float battery_voltage)
{
  int voltage_propotional_cnt;

  if (battery_voltage < BATTERY_VOLTAGE_BOTTOM)
 80032f0:	eef3 7a02 	vmov.f32	s15, #50	; 0x41900000  18.0
 80032f4:	eef0 0ae0 	vabs.f32	s1, s1
  }
  if (output_voltage < 0)
  {
    output_voltage = -output_voltage;
  }
  if (output_voltage > OUTPUT_VOLTAGE_LIMIT)
 80032f8:	eeb3 7a08 	vmov.f32	s14, #56	; 0x41c00000  24.0
 80032fc:	eeb4 1ae7 	vcmpe.f32	s2, s15
 8003300:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003304:	eef4 0ac7 	vcmpe.f32	s1, s14
 8003308:	bfb8      	it	lt
 800330a:	eeb0 1a67 	vmovlt.f32	s2, s15
 800330e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  {
    output_voltage = 0;
 8003312:	bfc8      	it	gt
 8003314:	eddf 0a2e 	vldrgt	s1, [pc, #184]	; 80033d0 <setOutputRadianM0+0xe0>
  }
  voltage_propotional_cnt = output_voltage / battery_voltage * TIM_PWM_CENTOR * X2_PER_R3;
 8003318:	eec0 7a81 	vdiv.f32	s15, s1, s2
{
 800331c:	b510      	push	{r4, lr}
 800331e:	ed2d 8b02 	vpush	{d8}
  voltage_propotional_cnt = output_voltage / battery_voltage * TIM_PWM_CENTOR * X2_PER_R3;
 8003322:	ed9f 8a2c 	vldr	s16, [pc, #176]	; 80033d4 <setOutputRadianM0+0xe4>
 8003326:	ee67 7a88 	vmul.f32	s15, s15, s16
{
 800332a:	ee10 4a10 	vmov	r4, s0
  voltage_propotional_cnt = output_voltage / battery_voltage * TIM_PWM_CENTOR * X2_PER_R3;
 800332e:	ee17 0a90 	vmov	r0, s15
 8003332:	f7fd f909 	bl	8000548 <__aeabi_f2d>
 8003336:	a320      	add	r3, pc, #128	; (adr r3, 80033b8 <setOutputRadianM0+0xc8>)
 8003338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800333c:	f7fd f95c 	bl	80005f8 <__aeabi_dmul>
 8003340:	f7fd fc0a 	bl	8000b58 <__aeabi_d2iz>
 8003344:	ee08 0a90 	vmov	s17, r0

  uint16_t rad_to_cnt = (uint8_t)((out_rad + M_PI * 4) / (M_PI * 2) * 255);
 8003348:	4620      	mov	r0, r4
 800334a:	f7fd f8fd 	bl	8000548 <__aeabi_f2d>
 800334e:	a31c      	add	r3, pc, #112	; (adr r3, 80033c0 <setOutputRadianM0+0xd0>)
 8003350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003354:	f7fc ff9a 	bl	800028c <__adddf3>
 8003358:	a31b      	add	r3, pc, #108	; (adr r3, 80033c8 <setOutputRadianM0+0xd8>)
 800335a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800335e:	f7fd f94b 	bl	80005f8 <__aeabi_dmul>
 8003362:	f7fd fc21 	bl	8000ba8 <__aeabi_d2uiz>
  htim1.Instance->CCR1 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 8003366:	4b1c      	ldr	r3, [pc, #112]	; (80033d8 <setOutputRadianM0+0xe8>)
 8003368:	b2c0      	uxtb	r0, r0
 800336a:	eb03 0180 	add.w	r1, r3, r0, lsl #2
 800336e:	edd1 7a00 	vldr	s15, [r1]
  htim1.Instance->CCR2 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 8003372:	ed91 6a55 	vldr	s12, [r1, #340]	; 0x154
  htim1.Instance->CCR3 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 8003376:	edd1 6aaa 	vldr	s13, [r1, #680]	; 0x2a8
  htim1.Instance->CCR1 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 800337a:	4b18      	ldr	r3, [pc, #96]	; (80033dc <setOutputRadianM0+0xec>)
 800337c:	eef8 8ae8 	vcvt.f32.s32	s17, s17
 8003380:	eeb0 7a48 	vmov.f32	s14, s16
 8003384:	eea8 7aa7 	vfma.f32	s14, s17, s15
 8003388:	681b      	ldr	r3, [r3, #0]
  htim1.Instance->CCR2 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 800338a:	eef0 7a48 	vmov.f32	s15, s16
 800338e:	eee8 7a86 	vfma.f32	s15, s17, s12
  htim1.Instance->CCR3 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 8003392:	eea8 8aa6 	vfma.f32	s16, s17, s13
  htim1.Instance->CCR1 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 8003396:	eebc 7ac7 	vcvt.u32.f32	s14, s14
  htim1.Instance->CCR3 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 800339a:	eebc 8ac8 	vcvt.u32.f32	s16, s16
  htim1.Instance->CCR2 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 800339e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  htim1.Instance->CCR1 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 80033a2:	ed83 7a0d 	vstr	s14, [r3, #52]	; 0x34
  htim1.Instance->CCR2 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 80033a6:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
  htim1.Instance->CCR3 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 80033aa:	ed83 8a0f 	vstr	s16, [r3, #60]	; 0x3c
}
 80033ae:	ecbd 8b02 	vpop	{d8}
 80033b2:	bd10      	pop	{r4, pc}
 80033b4:	f3af 8000 	nop.w
 80033b8:	b4395810 	.word	0xb4395810
 80033bc:	3ff276c8 	.word	0x3ff276c8
 80033c0:	54442d18 	.word	0x54442d18
 80033c4:	402921fb 	.word	0x402921fb
 80033c8:	3d5bfeba 	.word	0x3d5bfeba
 80033cc:	40444ad1 	.word	0x40444ad1
 80033d0:	00000000 	.word	0x00000000
 80033d4:	44610000 	.word	0x44610000
 80033d8:	20000730 	.word	0x20000730
 80033dc:	20000698 	.word	0x20000698

080033e0 <setOutputRadianM1>:

inline void setOutputRadianM1(float out_rad, float output_voltage, float battery_voltage)
{
  int voltage_propotional_cnt;
  if (battery_voltage < BATTERY_VOLTAGE_BOTTOM)
 80033e0:	eef3 7a02 	vmov.f32	s15, #50	; 0x41900000  18.0
 80033e4:	eef0 0ae0 	vabs.f32	s1, s1
  }
  if (output_voltage < 0)
  {
    output_voltage = -output_voltage;
  }
  if (output_voltage > OUTPUT_VOLTAGE_LIMIT)
 80033e8:	eeb3 7a08 	vmov.f32	s14, #56	; 0x41c00000  24.0
 80033ec:	eeb4 1ae7 	vcmpe.f32	s2, s15
 80033f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033f4:	eef4 0ac7 	vcmpe.f32	s1, s14
 80033f8:	bfb8      	it	lt
 80033fa:	eeb0 1a67 	vmovlt.f32	s2, s15
 80033fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  {
    output_voltage = 0;
 8003402:	bfc8      	it	gt
 8003404:	eddf 0a2e 	vldrgt	s1, [pc, #184]	; 80034c0 <setOutputRadianM1+0xe0>
  }
  voltage_propotional_cnt = output_voltage / battery_voltage * TIM_PWM_CENTOR * X2_PER_R3;
 8003408:	eec0 7a81 	vdiv.f32	s15, s1, s2
{
 800340c:	b510      	push	{r4, lr}
 800340e:	ed2d 8b02 	vpush	{d8}
  voltage_propotional_cnt = output_voltage / battery_voltage * TIM_PWM_CENTOR * X2_PER_R3;
 8003412:	ed9f 8a2c 	vldr	s16, [pc, #176]	; 80034c4 <setOutputRadianM1+0xe4>
 8003416:	ee67 7a88 	vmul.f32	s15, s15, s16
{
 800341a:	ee10 4a10 	vmov	r4, s0
  voltage_propotional_cnt = output_voltage / battery_voltage * TIM_PWM_CENTOR * X2_PER_R3;
 800341e:	ee17 0a90 	vmov	r0, s15
 8003422:	f7fd f891 	bl	8000548 <__aeabi_f2d>
 8003426:	a320      	add	r3, pc, #128	; (adr r3, 80034a8 <setOutputRadianM1+0xc8>)
 8003428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800342c:	f7fd f8e4 	bl	80005f8 <__aeabi_dmul>
 8003430:	f7fd fb92 	bl	8000b58 <__aeabi_d2iz>
 8003434:	ee08 0a90 	vmov	s17, r0

  uint16_t rad_to_cnt = (uint8_t)((out_rad + M_PI * 4) / (M_PI * 2) * 255);
 8003438:	4620      	mov	r0, r4
 800343a:	f7fd f885 	bl	8000548 <__aeabi_f2d>
 800343e:	a31c      	add	r3, pc, #112	; (adr r3, 80034b0 <setOutputRadianM1+0xd0>)
 8003440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003444:	f7fc ff22 	bl	800028c <__adddf3>
 8003448:	a31b      	add	r3, pc, #108	; (adr r3, 80034b8 <setOutputRadianM1+0xd8>)
 800344a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800344e:	f7fd f8d3 	bl	80005f8 <__aeabi_dmul>
 8003452:	f7fd fba9 	bl	8000ba8 <__aeabi_d2uiz>
  htim8.Instance->CCR1 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 8003456:	4b1c      	ldr	r3, [pc, #112]	; (80034c8 <setOutputRadianM1+0xe8>)
 8003458:	b2c0      	uxtb	r0, r0
 800345a:	eb03 0180 	add.w	r1, r3, r0, lsl #2
 800345e:	edd1 7a00 	vldr	s15, [r1]
  htim8.Instance->CCR2 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 8003462:	ed91 6a55 	vldr	s12, [r1, #340]	; 0x154
  htim8.Instance->CCR3 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 8003466:	edd1 6aaa 	vldr	s13, [r1, #680]	; 0x2a8
  htim8.Instance->CCR1 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 800346a:	4b18      	ldr	r3, [pc, #96]	; (80034cc <setOutputRadianM1+0xec>)
 800346c:	eef8 8ae8 	vcvt.f32.s32	s17, s17
 8003470:	eeb0 7a48 	vmov.f32	s14, s16
 8003474:	eea8 7aa7 	vfma.f32	s14, s17, s15
 8003478:	681b      	ldr	r3, [r3, #0]
  htim8.Instance->CCR2 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 800347a:	eef0 7a48 	vmov.f32	s15, s16
 800347e:	eee8 7a86 	vfma.f32	s15, s17, s12
  htim8.Instance->CCR3 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 8003482:	eea8 8aa6 	vfma.f32	s16, s17, s13
  htim8.Instance->CCR1 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 8003486:	eebc 7ac7 	vcvt.u32.f32	s14, s14
  htim8.Instance->CCR3 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 800348a:	eebc 8ac8 	vcvt.u32.f32	s16, s16
  htim8.Instance->CCR2 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 800348e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  htim8.Instance->CCR1 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 8003492:	ed83 7a0d 	vstr	s14, [r3, #52]	; 0x34
  htim8.Instance->CCR2 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 8003496:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
  htim8.Instance->CCR3 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 800349a:	ed83 8a0f 	vstr	s16, [r3, #60]	; 0x3c
}
 800349e:	ecbd 8b02 	vpop	{d8}
 80034a2:	bd10      	pop	{r4, pc}
 80034a4:	f3af 8000 	nop.w
 80034a8:	b4395810 	.word	0xb4395810
 80034ac:	3ff276c8 	.word	0x3ff276c8
 80034b0:	54442d18 	.word	0x54442d18
 80034b4:	402921fb 	.word	0x402921fb
 80034b8:	3d5bfeba 	.word	0x3d5bfeba
 80034bc:	40444ad1 	.word	0x40444ad1
 80034c0:	00000000 	.word	0x00000000
 80034c4:	44610000 	.word	0x44610000
 80034c8:	20000730 	.word	0x20000730
 80034cc:	200006e4 	.word	0x200006e4

080034d0 <forceStop>:

void forceStop(void)
{
 80034d0:	b538      	push	{r3, r4, r5, lr}
  HAL_TIM_Base_Stop_IT(&htim1);
 80034d2:	4c25      	ldr	r4, [pc, #148]	; (8003568 <forceStop+0x98>)
  HAL_TIM_Base_Stop_IT(&htim8);
 80034d4:	4d25      	ldr	r5, [pc, #148]	; (800356c <forceStop+0x9c>)
  HAL_TIM_Base_Stop_IT(&htim1);
 80034d6:	4620      	mov	r0, r4
 80034d8:	f002 ff3e 	bl	8006358 <HAL_TIM_Base_Stop_IT>
  HAL_TIM_Base_Stop_IT(&htim8);
 80034dc:	4628      	mov	r0, r5
 80034de:	f002 ff3b 	bl	8006358 <HAL_TIM_Base_Stop_IT>

  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80034e2:	2100      	movs	r1, #0
 80034e4:	4620      	mov	r0, r4
 80034e6:	f003 f869 	bl	80065bc <HAL_TIM_PWM_Stop>
  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 80034ea:	2104      	movs	r1, #4
 80034ec:	4620      	mov	r0, r4
 80034ee:	f003 f865 	bl	80065bc <HAL_TIM_PWM_Stop>
  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 80034f2:	2108      	movs	r1, #8
 80034f4:	4620      	mov	r0, r4
 80034f6:	f003 f861 	bl	80065bc <HAL_TIM_PWM_Stop>

  HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_1);
 80034fa:	2100      	movs	r1, #0
 80034fc:	4628      	mov	r0, r5
 80034fe:	f003 f85d 	bl	80065bc <HAL_TIM_PWM_Stop>
  HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_2);
 8003502:	2104      	movs	r1, #4
 8003504:	4628      	mov	r0, r5
 8003506:	f003 f859 	bl	80065bc <HAL_TIM_PWM_Stop>
  HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 800350a:	2108      	movs	r1, #8
 800350c:	4628      	mov	r0, r5
 800350e:	f003 f855 	bl	80065bc <HAL_TIM_PWM_Stop>

  HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 8003512:	2100      	movs	r1, #0
 8003514:	4620      	mov	r0, r4
 8003516:	f003 fb51 	bl	8006bbc <HAL_TIMEx_PWMN_Stop>
  HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 800351a:	2104      	movs	r1, #4
 800351c:	4620      	mov	r0, r4
 800351e:	f003 fb4d 	bl	8006bbc <HAL_TIMEx_PWMN_Stop>
  HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_3);
 8003522:	2108      	movs	r1, #8
 8003524:	4620      	mov	r0, r4
 8003526:	f003 fb49 	bl	8006bbc <HAL_TIMEx_PWMN_Stop>

  HAL_TIMEx_PWMN_Stop(&htim8, TIM_CHANNEL_1);
 800352a:	2100      	movs	r1, #0
 800352c:	4628      	mov	r0, r5
 800352e:	f003 fb45 	bl	8006bbc <HAL_TIMEx_PWMN_Stop>
  HAL_TIMEx_PWMN_Stop(&htim8, TIM_CHANNEL_2);
 8003532:	2104      	movs	r1, #4
 8003534:	4628      	mov	r0, r5
 8003536:	f003 fb41 	bl	8006bbc <HAL_TIMEx_PWMN_Stop>
  HAL_TIMEx_PWMN_Stop(&htim8, TIM_CHANNEL_3);
 800353a:	2108      	movs	r1, #8
 800353c:	4628      	mov	r0, r5
 800353e:	f003 fb3d 	bl	8006bbc <HAL_TIMEx_PWMN_Stop>

  htim8.Instance->CCR1 = 0;
 8003542:	6829      	ldr	r1, [r5, #0]
  htim8.Instance->CCR2 = 0;
  htim8.Instance->CCR3 = 0;
  htim1.Instance->CCR1 = 0;
 8003544:	6822      	ldr	r2, [r4, #0]
  htim8.Instance->CCR1 = 0;
 8003546:	2300      	movs	r3, #0
 8003548:	634b      	str	r3, [r1, #52]	; 0x34
  htim8.Instance->CCR2 = 0;
 800354a:	638b      	str	r3, [r1, #56]	; 0x38
  htim8.Instance->CCR3 = 0;
 800354c:	63cb      	str	r3, [r1, #60]	; 0x3c
  htim1.Instance->CCR1 = 0;
 800354e:	6353      	str	r3, [r2, #52]	; 0x34
  htim1.Instance->CCR2 = 0;
 8003550:	6393      	str	r3, [r2, #56]	; 0x38
  htim1.Instance->CCR3 = 0;
 8003552:	63d3      	str	r3, [r2, #60]	; 0x3c

  __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(&htim8);
 8003554:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 8003556:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800355a:	644b      	str	r3, [r1, #68]	; 0x44
  __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(&htim1);
 800355c:	6c53      	ldr	r3, [r2, #68]	; 0x44
 800355e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003562:	6453      	str	r3, [r2, #68]	; 0x44
}
 8003564:	bd38      	pop	{r3, r4, r5, pc}
 8003566:	bf00      	nop
 8003568:	20000698 	.word	0x20000698
 800356c:	200006e4 	.word	0x200006e4

08003570 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003570:	b510      	push	{r4, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003572:	480b      	ldr	r0, [pc, #44]	; (80035a0 <MX_USART1_UART_Init+0x30>)
 8003574:	4c0b      	ldr	r4, [pc, #44]	; (80035a4 <MX_USART1_UART_Init+0x34>)
  huart1.Init.BaudRate = 2000000;
 8003576:	490c      	ldr	r1, [pc, #48]	; (80035a8 <MX_USART1_UART_Init+0x38>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003578:	2300      	movs	r3, #0
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 800357a:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 2000000;
 800357c:	e9c0 4100 	strd	r4, r1, [r0]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003580:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003584:	e9c0 3204 	strd	r3, r2, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003588:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800358c:	e9c0 3308 	strd	r3, r3, [r0, #32]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003590:	f004 f936 	bl	8007800 <HAL_UART_Init>
 8003594:	b900      	cbnz	r0, 8003598 <MX_USART1_UART_Init+0x28>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003596:	bd10      	pop	{r4, pc}
 8003598:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 800359c:	f7ff bac8 	b.w	8002b30 <Error_Handler>
 80035a0:	20001774 	.word	0x20001774
 80035a4:	40013800 	.word	0x40013800
 80035a8:	001e8480 	.word	0x001e8480

080035ac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80035ac:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(uartHandle->Instance==USART1)
 80035ae:	4b2d      	ldr	r3, [pc, #180]	; (8003664 <HAL_UART_MspInit+0xb8>)
 80035b0:	6802      	ldr	r2, [r0, #0]
{
 80035b2:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035b4:	2400      	movs	r4, #0
  if(uartHandle->Instance==USART1)
 80035b6:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035b8:	e9cd 4402 	strd	r4, r4, [sp, #8]
 80035bc:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80035c0:	9406      	str	r4, [sp, #24]
  if(uartHandle->Instance==USART1)
 80035c2:	d001      	beq.n	80035c8 <HAL_UART_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80035c4:	b009      	add	sp, #36	; 0x24
 80035c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 80035c8:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80035cc:	2707      	movs	r7, #7
    __HAL_RCC_USART1_CLK_ENABLE();
 80035ce:	699a      	ldr	r2, [r3, #24]
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80035d0:	4e25      	ldr	r6, [pc, #148]	; (8003668 <HAL_UART_MspInit+0xbc>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80035d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80035d6:	619a      	str	r2, [r3, #24]
 80035d8:	699a      	ldr	r2, [r3, #24]
 80035da:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80035de:	9200      	str	r2, [sp, #0]
 80035e0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80035e2:	695a      	ldr	r2, [r3, #20]
 80035e4:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80035e8:	615a      	str	r2, [r3, #20]
 80035ea:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80035ec:	9706      	str	r7, [sp, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80035ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80035f2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80035f4:	2210      	movs	r2, #16
 80035f6:	2302      	movs	r3, #2
 80035f8:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80035fc:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80035fe:	2303      	movs	r3, #3
 8003600:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003602:	481a      	ldr	r0, [pc, #104]	; (800366c <HAL_UART_MspInit+0xc0>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003604:	9305      	str	r3, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003606:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003608:	f001 ff24 	bl	8005454 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800360c:	2220      	movs	r2, #32
 800360e:	2302      	movs	r3, #2
 8003610:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003614:	4815      	ldr	r0, [pc, #84]	; (800366c <HAL_UART_MspInit+0xc0>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003616:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003618:	2201      	movs	r2, #1
 800361a:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800361c:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800361e:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003622:	f001 ff17 	bl	8005454 <HAL_GPIO_Init>
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003626:	4a12      	ldr	r2, [pc, #72]	; (8003670 <HAL_UART_MspInit+0xc4>)
 8003628:	2310      	movs	r3, #16
 800362a:	e9c6 2300 	strd	r2, r3, [r6]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800362e:	4630      	mov	r0, r6
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003630:	2380      	movs	r3, #128	; 0x80
 8003632:	e9c6 4302 	strd	r4, r3, [r6, #8]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003636:	e9c6 4404 	strd	r4, r4, [r6, #16]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800363a:	e9c6 4406 	strd	r4, r4, [r6, #24]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800363e:	f001 fc65 	bl	8004f0c <HAL_DMA_Init>
 8003642:	b958      	cbnz	r0, 800365c <HAL_UART_MspInit+0xb0>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003644:	2200      	movs	r2, #0
 8003646:	4611      	mov	r1, r2
 8003648:	2025      	movs	r0, #37	; 0x25
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800364a:	66ee      	str	r6, [r5, #108]	; 0x6c
 800364c:	6275      	str	r5, [r6, #36]	; 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800364e:	f001 fbf7 	bl	8004e40 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003652:	2025      	movs	r0, #37	; 0x25
 8003654:	f001 fc32 	bl	8004ebc <HAL_NVIC_EnableIRQ>
}
 8003658:	b009      	add	sp, #36	; 0x24
 800365a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Error_Handler();
 800365c:	f7ff fa68 	bl	8002b30 <Error_Handler>
 8003660:	e7f0      	b.n	8003644 <HAL_UART_MspInit+0x98>
 8003662:	bf00      	nop
 8003664:	40013800 	.word	0x40013800
 8003668:	20001730 	.word	0x20001730
 800366c:	48000800 	.word	0x48000800
 8003670:	40020044 	.word	0x40020044

08003674 <Reset_Handler>:
 8003674:	f8df d034 	ldr.w	sp, [pc, #52]	; 80036ac <LoopForever+0x2>
 8003678:	480d      	ldr	r0, [pc, #52]	; (80036b0 <LoopForever+0x6>)
 800367a:	490e      	ldr	r1, [pc, #56]	; (80036b4 <LoopForever+0xa>)
 800367c:	4a0e      	ldr	r2, [pc, #56]	; (80036b8 <LoopForever+0xe>)
 800367e:	2300      	movs	r3, #0
 8003680:	e002      	b.n	8003688 <LoopCopyDataInit>

08003682 <CopyDataInit>:
 8003682:	58d4      	ldr	r4, [r2, r3]
 8003684:	50c4      	str	r4, [r0, r3]
 8003686:	3304      	adds	r3, #4

08003688 <LoopCopyDataInit>:
 8003688:	18c4      	adds	r4, r0, r3
 800368a:	428c      	cmp	r4, r1
 800368c:	d3f9      	bcc.n	8003682 <CopyDataInit>
 800368e:	4a0b      	ldr	r2, [pc, #44]	; (80036bc <LoopForever+0x12>)
 8003690:	4c0b      	ldr	r4, [pc, #44]	; (80036c0 <LoopForever+0x16>)
 8003692:	2300      	movs	r3, #0
 8003694:	e001      	b.n	800369a <LoopFillZerobss>

08003696 <FillZerobss>:
 8003696:	6013      	str	r3, [r2, #0]
 8003698:	3204      	adds	r2, #4

0800369a <LoopFillZerobss>:
 800369a:	42a2      	cmp	r2, r4
 800369c:	d3fb      	bcc.n	8003696 <FillZerobss>
 800369e:	f7ff fc01 	bl	8002ea4 <SystemInit>
 80036a2:	f005 f969 	bl	8008978 <__libc_init_array>
 80036a6:	f7fe fed7 	bl	8002458 <main>

080036aa <LoopForever>:
 80036aa:	e7fe      	b.n	80036aa <LoopForever>
 80036ac:	20008000 	.word	0x20008000
 80036b0:	20000000 	.word	0x20000000
 80036b4:	200001e0 	.word	0x200001e0
 80036b8:	0800be84 	.word	0x0800be84
 80036bc:	200001e0 	.word	0x200001e0
 80036c0:	20001830 	.word	0x20001830

080036c4 <ADC1_2_IRQHandler>:
 80036c4:	e7fe      	b.n	80036c4 <ADC1_2_IRQHandler>
	...

080036c8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80036c8:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80036ca:	4a0e      	ldr	r2, [pc, #56]	; (8003704 <HAL_InitTick+0x3c>)
 80036cc:	4b0e      	ldr	r3, [pc, #56]	; (8003708 <HAL_InitTick+0x40>)
 80036ce:	7812      	ldrb	r2, [r2, #0]
 80036d0:	681b      	ldr	r3, [r3, #0]
{
 80036d2:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80036d4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80036d8:	fbb0 f0f2 	udiv	r0, r0, r2
 80036dc:	fbb3 f0f0 	udiv	r0, r3, r0
 80036e0:	f001 fbfa 	bl	8004ed8 <HAL_SYSTICK_Config>
 80036e4:	b908      	cbnz	r0, 80036ea <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80036e6:	2d0f      	cmp	r5, #15
 80036e8:	d901      	bls.n	80036ee <HAL_InitTick+0x26>
    return HAL_ERROR;
 80036ea:	2001      	movs	r0, #1
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
}
 80036ec:	bd38      	pop	{r3, r4, r5, pc}
 80036ee:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80036f0:	4602      	mov	r2, r0
 80036f2:	4629      	mov	r1, r5
 80036f4:	f04f 30ff 	mov.w	r0, #4294967295
 80036f8:	f001 fba2 	bl	8004e40 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80036fc:	4b03      	ldr	r3, [pc, #12]	; (800370c <HAL_InitTick+0x44>)
 80036fe:	4620      	mov	r0, r4
 8003700:	601d      	str	r5, [r3, #0]
}
 8003702:	bd38      	pop	{r3, r4, r5, pc}
 8003704:	20000008 	.word	0x20000008
 8003708:	20000004 	.word	0x20000004
 800370c:	2000000c 	.word	0x2000000c

08003710 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003710:	4a07      	ldr	r2, [pc, #28]	; (8003730 <HAL_Init+0x20>)
{
 8003712:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003714:	6813      	ldr	r3, [r2, #0]
 8003716:	f043 0310 	orr.w	r3, r3, #16
 800371a:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800371c:	2003      	movs	r0, #3
 800371e:	f001 fb7d 	bl	8004e1c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8003722:	200f      	movs	r0, #15
 8003724:	f7ff ffd0 	bl	80036c8 <HAL_InitTick>
  HAL_MspInit();
 8003728:	f7ff fb08 	bl	8002d3c <HAL_MspInit>
}
 800372c:	2000      	movs	r0, #0
 800372e:	bd08      	pop	{r3, pc}
 8003730:	40022000 	.word	0x40022000

08003734 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8003734:	4a03      	ldr	r2, [pc, #12]	; (8003744 <HAL_IncTick+0x10>)
 8003736:	4b04      	ldr	r3, [pc, #16]	; (8003748 <HAL_IncTick+0x14>)
 8003738:	6811      	ldr	r1, [r2, #0]
 800373a:	781b      	ldrb	r3, [r3, #0]
 800373c:	440b      	add	r3, r1
 800373e:	6013      	str	r3, [r2, #0]
}
 8003740:	4770      	bx	lr
 8003742:	bf00      	nop
 8003744:	200017f8 	.word	0x200017f8
 8003748:	20000008 	.word	0x20000008

0800374c <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 800374c:	4b01      	ldr	r3, [pc, #4]	; (8003754 <HAL_GetTick+0x8>)
 800374e:	6818      	ldr	r0, [r3, #0]
}
 8003750:	4770      	bx	lr
 8003752:	bf00      	nop
 8003754:	200017f8 	.word	0x200017f8

08003758 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003758:	b538      	push	{r3, r4, r5, lr}
 800375a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800375c:	f7ff fff6 	bl	800374c <HAL_GetTick>
  uint32_t wait = Delay;
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003760:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8003762:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8003764:	d002      	beq.n	800376c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8003766:	4b04      	ldr	r3, [pc, #16]	; (8003778 <HAL_Delay+0x20>)
 8003768:	781b      	ldrb	r3, [r3, #0]
 800376a:	441c      	add	r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800376c:	f7ff ffee 	bl	800374c <HAL_GetTick>
 8003770:	1b43      	subs	r3, r0, r5
 8003772:	42a3      	cmp	r3, r4
 8003774:	d3fa      	bcc.n	800376c <HAL_Delay+0x14>
  {
  }
}
 8003776:	bd38      	pop	{r3, r4, r5, pc}
 8003778:	20000008 	.word	0x20000008

0800377c <ADC_Disable>:
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 800377c:	6802      	ldr	r2, [r0, #0]
{
 800377e:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003780:	6893      	ldr	r3, [r2, #8]
 8003782:	f003 0303 	and.w	r3, r3, #3
 8003786:	2b01      	cmp	r3, #1
 8003788:	d001      	beq.n	800378e <ADC_Disable+0x12>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800378a:	2000      	movs	r0, #0
}
 800378c:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 800378e:	6811      	ldr	r1, [r2, #0]
 8003790:	07cc      	lsls	r4, r1, #31
 8003792:	d5fa      	bpl.n	800378a <ADC_Disable+0xe>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003794:	6891      	ldr	r1, [r2, #8]
 8003796:	f001 010d 	and.w	r1, r1, #13
 800379a:	2901      	cmp	r1, #1
 800379c:	4604      	mov	r4, r0
 800379e:	d009      	beq.n	80037b4 <ADC_Disable+0x38>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037a0:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80037a2:	f042 0210 	orr.w	r2, r2, #16
 80037a6:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 80037a8:	4618      	mov	r0, r3
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037aa:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80037ac:	f043 0301 	orr.w	r3, r3, #1
 80037b0:	6463      	str	r3, [r4, #68]	; 0x44
}
 80037b2:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_ADC_DISABLE(hadc);
 80037b4:	6893      	ldr	r3, [r2, #8]
 80037b6:	2103      	movs	r1, #3
 80037b8:	f043 0302 	orr.w	r3, r3, #2
 80037bc:	6093      	str	r3, [r2, #8]
 80037be:	6011      	str	r1, [r2, #0]
    tickstart = HAL_GetTick();
 80037c0:	f7ff ffc4 	bl	800374c <HAL_GetTick>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80037c4:	6823      	ldr	r3, [r4, #0]
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	07d9      	lsls	r1, r3, #31
    tickstart = HAL_GetTick();
 80037ca:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80037cc:	d403      	bmi.n	80037d6 <ADC_Disable+0x5a>
 80037ce:	e7dc      	b.n	800378a <ADC_Disable+0xe>
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	07db      	lsls	r3, r3, #31
 80037d4:	d5d9      	bpl.n	800378a <ADC_Disable+0xe>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80037d6:	f7ff ffb9 	bl	800374c <HAL_GetTick>
 80037da:	1b40      	subs	r0, r0, r5
 80037dc:	2802      	cmp	r0, #2
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80037de:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80037e0:	d9f6      	bls.n	80037d0 <ADC_Disable+0x54>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80037e2:	689a      	ldr	r2, [r3, #8]
 80037e4:	07d2      	lsls	r2, r2, #31
 80037e6:	d5f3      	bpl.n	80037d0 <ADC_Disable+0x54>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037e8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80037ea:	f043 0310 	orr.w	r3, r3, #16
 80037ee:	6423      	str	r3, [r4, #64]	; 0x40
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037f0:	6c63      	ldr	r3, [r4, #68]	; 0x44
          return HAL_ERROR;
 80037f2:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037f4:	4303      	orrs	r3, r0
 80037f6:	6463      	str	r3, [r4, #68]	; 0x44
}
 80037f8:	bd38      	pop	{r3, r4, r5, pc}
 80037fa:	bf00      	nop

080037fc <ADC_Enable>:
  if (ADC_IS_ENABLE(hadc) == RESET)
 80037fc:	6802      	ldr	r2, [r0, #0]
{
 80037fe:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003800:	6893      	ldr	r3, [r2, #8]
 8003802:	f003 0303 	and.w	r3, r3, #3
 8003806:	2b01      	cmp	r3, #1
{
 8003808:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 800380a:	d025      	beq.n	8003858 <ADC_Enable+0x5c>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800380c:	6891      	ldr	r1, [r2, #8]
 800380e:	4b15      	ldr	r3, [pc, #84]	; (8003864 <ADC_Enable+0x68>)
 8003810:	4219      	tst	r1, r3
 8003812:	d008      	beq.n	8003826 <ADC_Enable+0x2a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003814:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003816:	f043 0310 	orr.w	r3, r3, #16
 800381a:	6423      	str	r3, [r4, #64]	; 0x40
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800381c:	6c63      	ldr	r3, [r4, #68]	; 0x44
          return HAL_ERROR;
 800381e:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003820:	4303      	orrs	r3, r0
 8003822:	6463      	str	r3, [r4, #68]	; 0x44
}
 8003824:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 8003826:	6893      	ldr	r3, [r2, #8]
 8003828:	f043 0301 	orr.w	r3, r3, #1
 800382c:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();  
 800382e:	f7ff ff8d 	bl	800374c <HAL_GetTick>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003832:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();  
 8003834:	4605      	mov	r5, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	07d9      	lsls	r1, r3, #31
 800383a:	d40b      	bmi.n	8003854 <ADC_Enable+0x58>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800383c:	f7ff ff86 	bl	800374c <HAL_GetTick>
 8003840:	1b43      	subs	r3, r0, r5
 8003842:	2b02      	cmp	r3, #2
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003844:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003846:	d9f6      	bls.n	8003836 <ADC_Enable+0x3a>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	07d2      	lsls	r2, r2, #31
 800384c:	d5e2      	bpl.n	8003814 <ADC_Enable+0x18>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	07d9      	lsls	r1, r3, #31
 8003852:	d5f3      	bpl.n	800383c <ADC_Enable+0x40>
  return HAL_OK;
 8003854:	2000      	movs	r0, #0
}
 8003856:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003858:	6813      	ldr	r3, [r2, #0]
 800385a:	07d8      	lsls	r0, r3, #31
 800385c:	d5d6      	bpl.n	800380c <ADC_Enable+0x10>
  return HAL_OK;
 800385e:	2000      	movs	r0, #0
 8003860:	e7f9      	b.n	8003856 <ADC_Enable+0x5a>
 8003862:	bf00      	nop
 8003864:	8000003f 	.word	0x8000003f

08003868 <HAL_ADC_Init>:
{
 8003868:	b530      	push	{r4, r5, lr}
 800386a:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 800386c:	2300      	movs	r3, #0
 800386e:	9301      	str	r3, [sp, #4]
  if(hadc == NULL)
 8003870:	2800      	cmp	r0, #0
 8003872:	f000 809c 	beq.w	80039ae <HAL_ADC_Init+0x146>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003876:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003878:	f013 0310 	ands.w	r3, r3, #16
 800387c:	4604      	mov	r4, r0
 800387e:	d118      	bne.n	80038b2 <HAL_ADC_Init+0x4a>
    if (hadc->State == HAL_ADC_STATE_RESET)
 8003880:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8003882:	2d00      	cmp	r5, #0
 8003884:	f000 8096 	beq.w	80039b4 <HAL_ADC_Init+0x14c>
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8003888:	6822      	ldr	r2, [r4, #0]
 800388a:	6891      	ldr	r1, [r2, #8]
 800388c:	00c9      	lsls	r1, r1, #3
 800388e:	f140 8082 	bpl.w	8003996 <HAL_ADC_Init+0x12e>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8003892:	6891      	ldr	r1, [r2, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8003894:	008d      	lsls	r5, r1, #2
 8003896:	d47e      	bmi.n	8003996 <HAL_ADC_Init+0x12e>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003898:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800389a:	06c8      	lsls	r0, r1, #27
 800389c:	d400      	bmi.n	80038a0 <HAL_ADC_Init+0x38>
 800389e:	b163      	cbz	r3, 80038ba <HAL_ADC_Init+0x52>
    ADC_STATE_CLR_SET(hadc->State,
 80038a0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80038a2:	f023 0312 	bic.w	r3, r3, #18
    tmp_hal_status = HAL_ERROR; 
 80038a6:	2001      	movs	r0, #1
    ADC_STATE_CLR_SET(hadc->State,
 80038a8:	f043 0310 	orr.w	r3, r3, #16
 80038ac:	6423      	str	r3, [r4, #64]	; 0x40
}
 80038ae:	b003      	add	sp, #12
 80038b0:	bd30      	pop	{r4, r5, pc}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80038b2:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80038b4:	06da      	lsls	r2, r3, #27
 80038b6:	d4f3      	bmi.n	80038a0 <HAL_ADC_Init+0x38>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80038b8:	6802      	ldr	r2, [r0, #0]
 80038ba:	6890      	ldr	r0, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 80038bc:	f010 0004 	ands.w	r0, r0, #4
 80038c0:	d1ee      	bne.n	80038a0 <HAL_ADC_Init+0x38>
    ADC_STATE_CLR_SET(hadc->State,
 80038c2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80038c4:	f421 7181 	bic.w	r1, r1, #258	; 0x102
 80038c8:	f041 0102 	orr.w	r1, r1, #2
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80038cc:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
    ADC_STATE_CLR_SET(hadc->State,
 80038d0:	6421      	str	r1, [r4, #64]	; 0x40
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80038d2:	f000 80d9 	beq.w	8003a88 <HAL_ADC_Init+0x220>
 80038d6:	4b7d      	ldr	r3, [pc, #500]	; (8003acc <HAL_ADC_Init+0x264>)
 80038d8:	429a      	cmp	r2, r3
 80038da:	f000 80dd 	beq.w	8003a98 <HAL_ADC_Init+0x230>
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80038de:	497c      	ldr	r1, [pc, #496]	; (8003ad0 <HAL_ADC_Init+0x268>)
 80038e0:	428a      	cmp	r2, r1
 80038e2:	d074      	beq.n	80039ce <HAL_ADC_Init+0x166>
 80038e4:	4b7b      	ldr	r3, [pc, #492]	; (8003ad4 <HAL_ADC_Init+0x26c>)
 80038e6:	429a      	cmp	r2, r3
 80038e8:	d072      	beq.n	80039d0 <HAL_ADC_Init+0x168>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80038ea:	6893      	ldr	r3, [r2, #8]
 80038ec:	f003 0303 	and.w	r3, r3, #3
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	f000 80e3 	beq.w	8003abc <HAL_ADC_Init+0x254>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80038f6:	4d78      	ldr	r5, [pc, #480]	; (8003ad8 <HAL_ADC_Init+0x270>)
      MODIFY_REG(tmpADC_Common->CCR       ,
 80038f8:	68ab      	ldr	r3, [r5, #8]
 80038fa:	6861      	ldr	r1, [r4, #4]
 80038fc:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003900:	430b      	orrs	r3, r1
 8003902:	60ab      	str	r3, [r5, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8003904:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003906:	68e1      	ldr	r1, [r4, #12]
 8003908:	7e65      	ldrb	r5, [r4, #25]
 800390a:	2b01      	cmp	r3, #1
 800390c:	68a3      	ldr	r3, [r4, #8]
 800390e:	ea43 0301 	orr.w	r3, r3, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003912:	f894 1020 	ldrb.w	r1, [r4, #32]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8003916:	bf18      	it	ne
 8003918:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 800391c:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003920:	2901      	cmp	r1, #1
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8003922:	ea43 0300 	orr.w	r3, r3, r0
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003926:	f000 8093 	beq.w	8003a50 <HAL_ADC_Init+0x1e8>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800392a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800392c:	2901      	cmp	r1, #1
 800392e:	d00b      	beq.n	8003948 <HAL_ADC_Init+0xe0>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8003930:	4867      	ldr	r0, [pc, #412]	; (8003ad0 <HAL_ADC_Init+0x268>)
 8003932:	4282      	cmp	r2, r0
 8003934:	f000 809c 	beq.w	8003a70 <HAL_ADC_Init+0x208>
 8003938:	f500 7080 	add.w	r0, r0, #256	; 0x100
 800393c:	4282      	cmp	r2, r0
 800393e:	f000 8097 	beq.w	8003a70 <HAL_ADC_Init+0x208>
 8003942:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8003944:	4303      	orrs	r3, r0
 8003946:	430b      	orrs	r3, r1
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003948:	6891      	ldr	r1, [r2, #8]
 800394a:	f011 0f0c 	tst.w	r1, #12
 800394e:	d10c      	bne.n	800396a <HAL_ADC_Init+0x102>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8003950:	68d1      	ldr	r1, [r2, #12]
 8003952:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 8003956:	f021 0102 	bic.w	r1, r1, #2
 800395a:	60d1      	str	r1, [r2, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 800395c:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
 8003960:	7e20      	ldrb	r0, [r4, #24]
 8003962:	0049      	lsls	r1, r1, #1
 8003964:	ea41 3180 	orr.w	r1, r1, r0, lsl #14
 8003968:	430b      	orrs	r3, r1
    MODIFY_REG(hadc->Instance->CFGR,
 800396a:	68d0      	ldr	r0, [r2, #12]
 800396c:	495b      	ldr	r1, [pc, #364]	; (8003adc <HAL_ADC_Init+0x274>)
 800396e:	4001      	ands	r1, r0
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003970:	6920      	ldr	r0, [r4, #16]
    MODIFY_REG(hadc->Instance->CFGR,
 8003972:	430b      	orrs	r3, r1
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003974:	2801      	cmp	r0, #1
    MODIFY_REG(hadc->Instance->CFGR,
 8003976:	60d3      	str	r3, [r2, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003978:	d072      	beq.n	8003a60 <HAL_ADC_Init+0x1f8>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800397a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800397c:	f023 030f 	bic.w	r3, r3, #15
 8003980:	6313      	str	r3, [r2, #48]	; 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 8003982:	2000      	movs	r0, #0
 8003984:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8003986:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003988:	f023 0303 	bic.w	r3, r3, #3
 800398c:	f043 0301 	orr.w	r3, r3, #1
 8003990:	6423      	str	r3, [r4, #64]	; 0x40
}
 8003992:	b003      	add	sp, #12
 8003994:	bd30      	pop	{r4, r5, pc}
      ADC_STATE_CLR_SET(hadc->State,
 8003996:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003998:	f023 0312 	bic.w	r3, r3, #18
 800399c:	f043 0310 	orr.w	r3, r3, #16
 80039a0:	6423      	str	r3, [r4, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039a2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80039a4:	f043 0301 	orr.w	r3, r3, #1
 80039a8:	6463      	str	r3, [r4, #68]	; 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80039aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80039ac:	e778      	b.n	80038a0 <HAL_ADC_Init+0x38>
    return HAL_ERROR;
 80039ae:	2001      	movs	r0, #1
}
 80039b0:	b003      	add	sp, #12
 80039b2:	bd30      	pop	{r4, r5, pc}
      hadc->InjectionConfig.ContextQueue = 0U;
 80039b4:	e9c0 5512 	strd	r5, r5, [r0, #72]	; 0x48
      ADC_CLEAR_ERRORCODE(hadc);
 80039b8:	6445      	str	r5, [r0, #68]	; 0x44
      hadc->Lock = HAL_UNLOCKED;
 80039ba:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
    HAL_ADC_MspInit(hadc);
 80039be:	f7fd fac7 	bl	8000f50 <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80039c2:	6822      	ldr	r2, [r4, #0]
 80039c4:	6893      	ldr	r3, [r2, #8]
 80039c6:	00db      	lsls	r3, r3, #3
 80039c8:	d511      	bpl.n	80039ee <HAL_ADC_Init+0x186>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039ca:	462b      	mov	r3, r5
 80039cc:	e75d      	b.n	800388a <HAL_ADC_Init+0x22>
 80039ce:	4941      	ldr	r1, [pc, #260]	; (8003ad4 <HAL_ADC_Init+0x26c>)
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80039d0:	4d41      	ldr	r5, [pc, #260]	; (8003ad8 <HAL_ADC_Init+0x270>)
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80039d2:	6893      	ldr	r3, [r2, #8]
 80039d4:	f003 0303 	and.w	r3, r3, #3
 80039d8:	2b01      	cmp	r3, #1
 80039da:	d058      	beq.n	8003a8e <HAL_ADC_Init+0x226>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80039dc:	688b      	ldr	r3, [r1, #8]
 80039de:	f003 0303 	and.w	r3, r3, #3
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d188      	bne.n	80038f8 <HAL_ADC_Init+0x90>
 80039e6:	680b      	ldr	r3, [r1, #0]
 80039e8:	07db      	lsls	r3, r3, #31
 80039ea:	d48b      	bmi.n	8003904 <HAL_ADC_Init+0x9c>
 80039ec:	e784      	b.n	80038f8 <HAL_ADC_Init+0x90>
        tmp_hal_status = ADC_Disable(hadc);
 80039ee:	4620      	mov	r0, r4
 80039f0:	f7ff fec4 	bl	800377c <ADC_Disable>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80039f4:	6c22      	ldr	r2, [r4, #64]	; 0x40
        tmp_hal_status = ADC_Disable(hadc);
 80039f6:	4603      	mov	r3, r0
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80039f8:	06d0      	lsls	r0, r2, #27
 80039fa:	f53f af45 	bmi.w	8003888 <HAL_ADC_Init+0x20>
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	f47f af42 	bne.w	8003888 <HAL_ADC_Init+0x20>
          ADC_STATE_CLR_SET(hadc->State,
 8003a04:	6c21      	ldr	r1, [r4, #64]	; 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8003a06:	6822      	ldr	r2, [r4, #0]
          ADC_STATE_CLR_SET(hadc->State,
 8003a08:	f421 5188 	bic.w	r1, r1, #4352	; 0x1100
 8003a0c:	f021 0102 	bic.w	r1, r1, #2
 8003a10:	f041 0102 	orr.w	r1, r1, #2
 8003a14:	6421      	str	r1, [r4, #64]	; 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8003a16:	6890      	ldr	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003a18:	4931      	ldr	r1, [pc, #196]	; (8003ae0 <HAL_ADC_Init+0x278>)
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8003a1a:	f020 5040 	bic.w	r0, r0, #805306368	; 0x30000000
 8003a1e:	6090      	str	r0, [r2, #8]
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8003a20:	6890      	ldr	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003a22:	6809      	ldr	r1, [r1, #0]
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8003a24:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 8003a28:	6090      	str	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003a2a:	482e      	ldr	r0, [pc, #184]	; (8003ae4 <HAL_ADC_Init+0x27c>)
 8003a2c:	fba0 0101 	umull	r0, r1, r0, r1
 8003a30:	0c89      	lsrs	r1, r1, #18
 8003a32:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8003a36:	0049      	lsls	r1, r1, #1
 8003a38:	9101      	str	r1, [sp, #4]
          while(wait_loop_index != 0U)
 8003a3a:	9901      	ldr	r1, [sp, #4]
 8003a3c:	2900      	cmp	r1, #0
 8003a3e:	f43f af24 	beq.w	800388a <HAL_ADC_Init+0x22>
            wait_loop_index--;
 8003a42:	9901      	ldr	r1, [sp, #4]
 8003a44:	3901      	subs	r1, #1
 8003a46:	9101      	str	r1, [sp, #4]
          while(wait_loop_index != 0U)
 8003a48:	9901      	ldr	r1, [sp, #4]
 8003a4a:	2900      	cmp	r1, #0
 8003a4c:	d1f9      	bne.n	8003a42 <HAL_ADC_Init+0x1da>
 8003a4e:	e71c      	b.n	800388a <HAL_ADC_Init+0x22>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003a50:	bb35      	cbnz	r5, 8003aa0 <HAL_ADC_Init+0x238>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8003a52:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003a54:	3901      	subs	r1, #1
 8003a56:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8003a5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a5e:	e764      	b.n	800392a <HAL_ADC_Init+0xc2>
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8003a60:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8003a62:	69e3      	ldr	r3, [r4, #28]
 8003a64:	f021 010f 	bic.w	r1, r1, #15
 8003a68:	3b01      	subs	r3, #1
 8003a6a:	430b      	orrs	r3, r1
 8003a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8003a6e:	e788      	b.n	8003982 <HAL_ADC_Init+0x11a>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8003a70:	f5b1 7f30 	cmp.w	r1, #704	; 0x2c0
 8003a74:	d01f      	beq.n	8003ab6 <HAL_ADC_Init+0x24e>
 8003a76:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8003a7a:	d024      	beq.n	8003ac6 <HAL_ADC_Init+0x25e>
 8003a7c:	f5b1 7fe0 	cmp.w	r1, #448	; 0x1c0
 8003a80:	bf08      	it	eq
 8003a82:	f44f 7180 	moveq.w	r1, #256	; 0x100
 8003a86:	e75c      	b.n	8003942 <HAL_ADC_Init+0xda>
 8003a88:	4910      	ldr	r1, [pc, #64]	; (8003acc <HAL_ADC_Init+0x264>)
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003a8a:	4d17      	ldr	r5, [pc, #92]	; (8003ae8 <HAL_ADC_Init+0x280>)
 8003a8c:	e7a1      	b.n	80039d2 <HAL_ADC_Init+0x16a>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8003a8e:	6813      	ldr	r3, [r2, #0]
 8003a90:	07db      	lsls	r3, r3, #31
 8003a92:	f53f af37 	bmi.w	8003904 <HAL_ADC_Init+0x9c>
 8003a96:	e7a1      	b.n	80039dc <HAL_ADC_Init+0x174>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003a98:	4d13      	ldr	r5, [pc, #76]	; (8003ae8 <HAL_ADC_Init+0x280>)
 8003a9a:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 8003a9e:	e798      	b.n	80039d2 <HAL_ADC_Init+0x16a>
        ADC_STATE_CLR_SET(hadc->State,
 8003aa0:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8003aa2:	f021 0122 	bic.w	r1, r1, #34	; 0x22
 8003aa6:	f041 0120 	orr.w	r1, r1, #32
 8003aaa:	6421      	str	r1, [r4, #64]	; 0x40
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003aac:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8003aae:	f041 0101 	orr.w	r1, r1, #1
 8003ab2:	6461      	str	r1, [r4, #68]	; 0x44
 8003ab4:	e739      	b.n	800392a <HAL_ADC_Init+0xc2>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8003ab6:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8003aba:	e742      	b.n	8003942 <HAL_ADC_Init+0xda>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8003abc:	6813      	ldr	r3, [r2, #0]
 8003abe:	07d9      	lsls	r1, r3, #31
 8003ac0:	f53f af20 	bmi.w	8003904 <HAL_ADC_Init+0x9c>
 8003ac4:	e717      	b.n	80038f6 <HAL_ADC_Init+0x8e>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8003ac6:	f44f 7130 	mov.w	r1, #704	; 0x2c0
 8003aca:	e73a      	b.n	8003942 <HAL_ADC_Init+0xda>
 8003acc:	50000100 	.word	0x50000100
 8003ad0:	50000400 	.word	0x50000400
 8003ad4:	50000500 	.word	0x50000500
 8003ad8:	50000700 	.word	0x50000700
 8003adc:	fff0c007 	.word	0xfff0c007
 8003ae0:	20000004 	.word	0x20000004
 8003ae4:	431bde83 	.word	0x431bde83
 8003ae8:	50000300 	.word	0x50000300

08003aec <HAL_ADC_Start>:
{
 8003aec:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003aee:	6803      	ldr	r3, [r0, #0]
 8003af0:	689d      	ldr	r5, [r3, #8]
 8003af2:	f015 0504 	ands.w	r5, r5, #4
 8003af6:	d12c      	bne.n	8003b52 <HAL_ADC_Start+0x66>
    __HAL_LOCK(hadc);
 8003af8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	4604      	mov	r4, r0
 8003b00:	d027      	beq.n	8003b52 <HAL_ADC_Start+0x66>
 8003b02:	2301      	movs	r3, #1
 8003b04:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    tmp_hal_status = ADC_Enable(hadc);
 8003b08:	f7ff fe78 	bl	80037fc <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8003b0c:	b9f0      	cbnz	r0, 8003b4c <HAL_ADC_Start+0x60>
      ADC_STATE_CLR_SET(hadc->State,
 8003b0e:	6c22      	ldr	r2, [r4, #64]	; 0x40
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003b10:	6823      	ldr	r3, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 8003b12:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8003b16:	f022 0201 	bic.w	r2, r2, #1
 8003b1a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003b1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
      ADC_STATE_CLR_SET(hadc->State,
 8003b22:	6422      	str	r2, [r4, #64]	; 0x40
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003b24:	d017      	beq.n	8003b56 <HAL_ADC_Start+0x6a>
 8003b26:	4a3a      	ldr	r2, [pc, #232]	; (8003c10 <HAL_ADC_Start+0x124>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d068      	beq.n	8003bfe <HAL_ADC_Start+0x112>
 8003b2c:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
 8003b30:	6892      	ldr	r2, [r2, #8]
 8003b32:	06d5      	lsls	r5, r2, #27
 8003b34:	d011      	beq.n	8003b5a <HAL_ADC_Start+0x6e>
 8003b36:	4937      	ldr	r1, [pc, #220]	; (8003c14 <HAL_ADC_Start+0x128>)
 8003b38:	428b      	cmp	r3, r1
 8003b3a:	d00e      	beq.n	8003b5a <HAL_ADC_Start+0x6e>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003b3c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003b3e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003b42:	6422      	str	r2, [r4, #64]	; 0x40
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003b44:	68ca      	ldr	r2, [r1, #12]
 8003b46:	0192      	lsls	r2, r2, #6
 8003b48:	d514      	bpl.n	8003b74 <HAL_ADC_Start+0x88>
 8003b4a:	e00d      	b.n	8003b68 <HAL_ADC_Start+0x7c>
      __HAL_UNLOCK(hadc);
 8003b4c:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
}
 8003b50:	bd38      	pop	{r3, r4, r5, pc}
    tmp_hal_status = HAL_BUSY;
 8003b52:	2002      	movs	r0, #2
}
 8003b54:	bd38      	pop	{r3, r4, r5, pc}
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003b56:	4a30      	ldr	r2, [pc, #192]	; (8003c18 <HAL_ADC_Start+0x12c>)
 8003b58:	6892      	ldr	r2, [r2, #8]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003b5a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003b5c:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8003b60:	6422      	str	r2, [r4, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8003b62:	68da      	ldr	r2, [r3, #12]
 8003b64:	0191      	lsls	r1, r2, #6
 8003b66:	d505      	bpl.n	8003b74 <HAL_ADC_Start+0x88>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003b68:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003b6a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8003b6e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003b72:	6422      	str	r2, [r4, #64]	; 0x40
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003b74:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003b76:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003b7a:	bf1c      	itt	ne
 8003b7c:	6c62      	ldrne	r2, [r4, #68]	; 0x44
 8003b7e:	f022 0206 	bicne.w	r2, r2, #6
        ADC_CLEAR_ERRORCODE(hadc);
 8003b82:	6462      	str	r2, [r4, #68]	; 0x44
      __HAL_UNLOCK(hadc);
 8003b84:	2100      	movs	r1, #0
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003b86:	221c      	movs	r2, #28
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8003b88:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
      __HAL_UNLOCK(hadc);
 8003b8c:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003b90:	601a      	str	r2, [r3, #0]
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8003b92:	d01a      	beq.n	8003bca <HAL_ADC_Start+0xde>
 8003b94:	4a1e      	ldr	r2, [pc, #120]	; (8003c10 <HAL_ADC_Start+0x124>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d022      	beq.n	8003be0 <HAL_ADC_Start+0xf4>
 8003b9a:	f8d2 1608 	ldr.w	r1, [r2, #1544]	; 0x608
 8003b9e:	06cd      	lsls	r5, r1, #27
 8003ba0:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
 8003ba4:	d00c      	beq.n	8003bc0 <HAL_ADC_Start+0xd4>
 8003ba6:	6891      	ldr	r1, [r2, #8]
 8003ba8:	f001 011f 	and.w	r1, r1, #31
 8003bac:	2905      	cmp	r1, #5
 8003bae:	d007      	beq.n	8003bc0 <HAL_ADC_Start+0xd4>
 8003bb0:	6892      	ldr	r2, [r2, #8]
 8003bb2:	f002 021f 	and.w	r2, r2, #31
 8003bb6:	2a09      	cmp	r2, #9
 8003bb8:	d002      	beq.n	8003bc0 <HAL_ADC_Start+0xd4>
 8003bba:	4a16      	ldr	r2, [pc, #88]	; (8003c14 <HAL_ADC_Start+0x128>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d1c7      	bne.n	8003b50 <HAL_ADC_Start+0x64>
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8003bc0:	689a      	ldr	r2, [r3, #8]
 8003bc2:	f042 0204 	orr.w	r2, r2, #4
 8003bc6:	609a      	str	r2, [r3, #8]
}
 8003bc8:	bd38      	pop	{r3, r4, r5, pc}
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8003bca:	4a13      	ldr	r2, [pc, #76]	; (8003c18 <HAL_ADC_Start+0x12c>)
 8003bcc:	6891      	ldr	r1, [r2, #8]
 8003bce:	06cc      	lsls	r4, r1, #27
 8003bd0:	d0f6      	beq.n	8003bc0 <HAL_ADC_Start+0xd4>
 8003bd2:	6891      	ldr	r1, [r2, #8]
 8003bd4:	f001 011f 	and.w	r1, r1, #31
 8003bd8:	2905      	cmp	r1, #5
 8003bda:	d0f1      	beq.n	8003bc0 <HAL_ADC_Start+0xd4>
 8003bdc:	6892      	ldr	r2, [r2, #8]
 8003bde:	e7ef      	b.n	8003bc0 <HAL_ADC_Start+0xd4>
 8003be0:	4a0d      	ldr	r2, [pc, #52]	; (8003c18 <HAL_ADC_Start+0x12c>)
 8003be2:	6891      	ldr	r1, [r2, #8]
 8003be4:	06c9      	lsls	r1, r1, #27
 8003be6:	d0eb      	beq.n	8003bc0 <HAL_ADC_Start+0xd4>
 8003be8:	6891      	ldr	r1, [r2, #8]
 8003bea:	f001 011f 	and.w	r1, r1, #31
 8003bee:	2905      	cmp	r1, #5
 8003bf0:	d0e6      	beq.n	8003bc0 <HAL_ADC_Start+0xd4>
 8003bf2:	6892      	ldr	r2, [r2, #8]
 8003bf4:	f002 021f 	and.w	r2, r2, #31
 8003bf8:	2a09      	cmp	r2, #9
 8003bfa:	d0e1      	beq.n	8003bc0 <HAL_ADC_Start+0xd4>
}
 8003bfc:	bd38      	pop	{r3, r4, r5, pc}
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003bfe:	4a06      	ldr	r2, [pc, #24]	; (8003c18 <HAL_ADC_Start+0x12c>)
 8003c00:	6892      	ldr	r2, [r2, #8]
 8003c02:	06d2      	lsls	r2, r2, #27
 8003c04:	d0a9      	beq.n	8003b5a <HAL_ADC_Start+0x6e>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003c06:	6c22      	ldr	r2, [r4, #64]	; 0x40
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003c08:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 8003c0c:	e797      	b.n	8003b3e <HAL_ADC_Start+0x52>
 8003c0e:	bf00      	nop
 8003c10:	50000100 	.word	0x50000100
 8003c14:	50000400 	.word	0x50000400
 8003c18:	50000300 	.word	0x50000300

08003c1c <HAL_ADCEx_Calibration_Start>:
{
 8003c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 8003c1e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d040      	beq.n	8003ca8 <HAL_ADCEx_Calibration_Start+0x8c>
 8003c26:	2701      	movs	r7, #1
 8003c28:	f880 703c 	strb.w	r7, [r0, #60]	; 0x3c
  tmp_hal_status = ADC_Disable(hadc);
 8003c2c:	4604      	mov	r4, r0
 8003c2e:	460d      	mov	r5, r1
 8003c30:	f7ff fda4 	bl	800377c <ADC_Disable>
  if (tmp_hal_status == HAL_OK)
 8003c34:	4606      	mov	r6, r0
 8003c36:	2800      	cmp	r0, #0
 8003c38:	d131      	bne.n	8003c9e <HAL_ADCEx_Calibration_Start+0x82>
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8003c3a:	6823      	ldr	r3, [r4, #0]
    hadc->State = HAL_ADC_STATE_READY;
 8003c3c:	6427      	str	r7, [r4, #64]	; 0x40
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8003c3e:	689a      	ldr	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003c40:	42bd      	cmp	r5, r7
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8003c42:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8003c46:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003c48:	d103      	bne.n	8003c52 <HAL_ADCEx_Calibration_Start+0x36>
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 8003c4a:	689a      	ldr	r2, [r3, #8]
 8003c4c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003c50:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8003c52:	689a      	ldr	r2, [r3, #8]
 8003c54:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003c58:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();  
 8003c5a:	f7ff fd77 	bl	800374c <HAL_GetTick>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003c5e:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();  
 8003c60:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	da14      	bge.n	8003c92 <HAL_ADCEx_Calibration_Start+0x76>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003c68:	f7ff fd70 	bl	800374c <HAL_GetTick>
 8003c6c:	1b43      	subs	r3, r0, r5
 8003c6e:	2b0a      	cmp	r3, #10
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003c70:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003c72:	d9f6      	bls.n	8003c62 <HAL_ADCEx_Calibration_Start+0x46>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003c74:	689a      	ldr	r2, [r3, #8]
 8003c76:	2a00      	cmp	r2, #0
 8003c78:	daf3      	bge.n	8003c62 <HAL_ADCEx_Calibration_Start+0x46>
          ADC_STATE_CLR_SET(hadc->State,
 8003c7a:	6c23      	ldr	r3, [r4, #64]	; 0x40
          __HAL_UNLOCK(hadc);
 8003c7c:	2200      	movs	r2, #0
          ADC_STATE_CLR_SET(hadc->State,
 8003c7e:	f023 0312 	bic.w	r3, r3, #18
 8003c82:	f043 0310 	orr.w	r3, r3, #16
          return HAL_ERROR;
 8003c86:	2601      	movs	r6, #1
          __HAL_UNLOCK(hadc);
 8003c88:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
          ADC_STATE_CLR_SET(hadc->State,
 8003c8c:	6423      	str	r3, [r4, #64]	; 0x40
}
 8003c8e:	4630      	mov	r0, r6
 8003c90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ADC_STATE_CLR_SET(hadc->State,
 8003c92:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003c94:	f023 0303 	bic.w	r3, r3, #3
 8003c98:	f043 0301 	orr.w	r3, r3, #1
 8003c9c:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8003ca4:	4630      	mov	r0, r6
 8003ca6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hadc);
 8003ca8:	2602      	movs	r6, #2
}
 8003caa:	4630      	mov	r0, r6
 8003cac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003cae:	bf00      	nop

08003cb0 <HAL_ADCEx_InjectedStart>:
{
 8003cb0:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8003cb2:	6803      	ldr	r3, [r0, #0]
 8003cb4:	689d      	ldr	r5, [r3, #8]
 8003cb6:	f015 0508 	ands.w	r5, r5, #8
 8003cba:	d129      	bne.n	8003d10 <HAL_ADCEx_InjectedStart+0x60>
    __HAL_LOCK(hadc);
 8003cbc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	4604      	mov	r4, r0
 8003cc4:	d024      	beq.n	8003d10 <HAL_ADCEx_InjectedStart+0x60>
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    tmp_hal_status = ADC_Enable(hadc);
 8003ccc:	f7ff fd96 	bl	80037fc <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8003cd0:	b9d8      	cbnz	r0, 8003d0a <HAL_ADCEx_InjectedStart+0x5a>
      ADC_STATE_CLR_SET(hadc->State,
 8003cd2:	6c23      	ldr	r3, [r4, #64]	; 0x40
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003cd4:	6822      	ldr	r2, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 8003cd6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003cda:	f023 0301 	bic.w	r3, r3, #1
 8003cde:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003ce2:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
      ADC_STATE_CLR_SET(hadc->State,
 8003ce6:	6423      	str	r3, [r4, #64]	; 0x40
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003ce8:	d014      	beq.n	8003d14 <HAL_ADCEx_InjectedStart+0x64>
 8003cea:	4b32      	ldr	r3, [pc, #200]	; (8003db4 <HAL_ADCEx_InjectedStart+0x104>)
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d042      	beq.n	8003d76 <HAL_ADCEx_InjectedStart+0xc6>
 8003cf0:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	06d9      	lsls	r1, r3, #27
 8003cf8:	d00e      	beq.n	8003d18 <HAL_ADCEx_InjectedStart+0x68>
 8003cfa:	4b2f      	ldr	r3, [pc, #188]	; (8003db8 <HAL_ADCEx_InjectedStart+0x108>)
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	d00b      	beq.n	8003d18 <HAL_ADCEx_InjectedStart+0x68>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003d00:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003d02:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003d06:	6423      	str	r3, [r4, #64]	; 0x40
 8003d08:	e00a      	b.n	8003d20 <HAL_ADCEx_InjectedStart+0x70>
      __HAL_UNLOCK(hadc);
 8003d0a:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
}
 8003d0e:	bd38      	pop	{r3, r4, r5, pc}
    tmp_hal_status = HAL_BUSY;
 8003d10:	2002      	movs	r0, #2
}
 8003d12:	bd38      	pop	{r3, r4, r5, pc}
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003d14:	4b29      	ldr	r3, [pc, #164]	; (8003dbc <HAL_ADCEx_InjectedStart+0x10c>)
 8003d16:	689b      	ldr	r3, [r3, #8]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003d18:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003d1a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003d1e:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003d20:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003d22:	f413 7380 	ands.w	r3, r3, #256	; 0x100
        ADC_CLEAR_ERRORCODE(hadc);
 8003d26:	bf08      	it	eq
 8003d28:	6463      	streq	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hadc);
 8003d2a:	2100      	movs	r1, #0
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8003d2c:	2360      	movs	r3, #96	; 0x60
      __HAL_UNLOCK(hadc);
 8003d2e:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8003d32:	6013      	str	r3, [r2, #0]
      if (HAL_IS_BIT_CLR(hadc->Instance->CFGR, ADC_CFGR_JAUTO) && 
 8003d34:	68d3      	ldr	r3, [r2, #12]
 8003d36:	019b      	lsls	r3, r3, #6
 8003d38:	d4e9      	bmi.n	8003d0e <HAL_ADCEx_InjectedStart+0x5e>
 8003d3a:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8003d3e:	d01f      	beq.n	8003d80 <HAL_ADCEx_InjectedStart+0xd0>
          ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc)          )
 8003d40:	4b1c      	ldr	r3, [pc, #112]	; (8003db4 <HAL_ADCEx_InjectedStart+0x104>)
 8003d42:	429a      	cmp	r2, r3
 8003d44:	d027      	beq.n	8003d96 <HAL_ADCEx_InjectedStart+0xe6>
 8003d46:	f8d3 1608 	ldr.w	r1, [r3, #1544]	; 0x608
 8003d4a:	06cd      	lsls	r5, r1, #27
 8003d4c:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 8003d50:	d00c      	beq.n	8003d6c <HAL_ADCEx_InjectedStart+0xbc>
 8003d52:	6899      	ldr	r1, [r3, #8]
 8003d54:	f001 011f 	and.w	r1, r1, #31
 8003d58:	2906      	cmp	r1, #6
 8003d5a:	d007      	beq.n	8003d6c <HAL_ADCEx_InjectedStart+0xbc>
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	f003 031f 	and.w	r3, r3, #31
 8003d62:	2b07      	cmp	r3, #7
 8003d64:	d002      	beq.n	8003d6c <HAL_ADCEx_InjectedStart+0xbc>
 8003d66:	4b14      	ldr	r3, [pc, #80]	; (8003db8 <HAL_ADCEx_InjectedStart+0x108>)
 8003d68:	429a      	cmp	r2, r3
 8003d6a:	d1d0      	bne.n	8003d0e <HAL_ADCEx_InjectedStart+0x5e>
        SET_BIT(hadc->Instance->CR, ADC_CR_JADSTART);
 8003d6c:	6893      	ldr	r3, [r2, #8]
 8003d6e:	f043 0308 	orr.w	r3, r3, #8
 8003d72:	6093      	str	r3, [r2, #8]
}
 8003d74:	bd38      	pop	{r3, r4, r5, pc}
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003d76:	4b11      	ldr	r3, [pc, #68]	; (8003dbc <HAL_ADCEx_InjectedStart+0x10c>)
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	06db      	lsls	r3, r3, #27
 8003d7c:	d0cc      	beq.n	8003d18 <HAL_ADCEx_InjectedStart+0x68>
 8003d7e:	e7bf      	b.n	8003d00 <HAL_ADCEx_InjectedStart+0x50>
          ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc)          )
 8003d80:	4b0e      	ldr	r3, [pc, #56]	; (8003dbc <HAL_ADCEx_InjectedStart+0x10c>)
 8003d82:	6899      	ldr	r1, [r3, #8]
      if (HAL_IS_BIT_CLR(hadc->Instance->CFGR, ADC_CFGR_JAUTO) && 
 8003d84:	06c9      	lsls	r1, r1, #27
 8003d86:	d0f1      	beq.n	8003d6c <HAL_ADCEx_InjectedStart+0xbc>
          ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc)          )
 8003d88:	6899      	ldr	r1, [r3, #8]
 8003d8a:	f001 011f 	and.w	r1, r1, #31
 8003d8e:	2906      	cmp	r1, #6
 8003d90:	d0ec      	beq.n	8003d6c <HAL_ADCEx_InjectedStart+0xbc>
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	e7ea      	b.n	8003d6c <HAL_ADCEx_InjectedStart+0xbc>
 8003d96:	4b09      	ldr	r3, [pc, #36]	; (8003dbc <HAL_ADCEx_InjectedStart+0x10c>)
 8003d98:	6899      	ldr	r1, [r3, #8]
      if (HAL_IS_BIT_CLR(hadc->Instance->CFGR, ADC_CFGR_JAUTO) && 
 8003d9a:	06cc      	lsls	r4, r1, #27
 8003d9c:	d0e6      	beq.n	8003d6c <HAL_ADCEx_InjectedStart+0xbc>
          ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc)          )
 8003d9e:	6899      	ldr	r1, [r3, #8]
 8003da0:	f001 011f 	and.w	r1, r1, #31
 8003da4:	2906      	cmp	r1, #6
 8003da6:	d0e1      	beq.n	8003d6c <HAL_ADCEx_InjectedStart+0xbc>
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	f003 031f 	and.w	r3, r3, #31
 8003dae:	2b07      	cmp	r3, #7
 8003db0:	d0dc      	beq.n	8003d6c <HAL_ADCEx_InjectedStart+0xbc>
}
 8003db2:	bd38      	pop	{r3, r4, r5, pc}
 8003db4:	50000100 	.word	0x50000100
 8003db8:	50000400 	.word	0x50000400
 8003dbc:	50000300 	.word	0x50000300

08003dc0 <HAL_ADCEx_InjectedGetValue>:
  switch(InjectedRank)
 8003dc0:	2903      	cmp	r1, #3
 8003dc2:	d007      	beq.n	8003dd4 <HAL_ADCEx_InjectedGetValue+0x14>
 8003dc4:	2904      	cmp	r1, #4
 8003dc6:	d00d      	beq.n	8003de4 <HAL_ADCEx_InjectedGetValue+0x24>
 8003dc8:	2902      	cmp	r1, #2
 8003dca:	d007      	beq.n	8003ddc <HAL_ADCEx_InjectedGetValue+0x1c>
      tmp_jdr = hadc->Instance->JDR1;
 8003dcc:	6803      	ldr	r3, [r0, #0]
 8003dce:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
}
 8003dd2:	4770      	bx	lr
      tmp_jdr = hadc->Instance->JDR3;
 8003dd4:	6803      	ldr	r3, [r0, #0]
 8003dd6:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
      break;
 8003dda:	4770      	bx	lr
      tmp_jdr = hadc->Instance->JDR2;
 8003ddc:	6803      	ldr	r3, [r0, #0]
 8003dde:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
      break;
 8003de2:	4770      	bx	lr
      tmp_jdr = hadc->Instance->JDR4;
 8003de4:	6803      	ldr	r3, [r0, #0]
 8003de6:	f8d3 008c 	ldr.w	r0, [r3, #140]	; 0x8c
      break;
 8003dea:	4770      	bx	lr

08003dec <HAL_ADC_ConfigChannel>:
{
 8003dec:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 8003dee:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003df2:	68cc      	ldr	r4, [r1, #12]
{
 8003df4:	b083      	sub	sp, #12
 8003df6:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8003df8:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0U;
 8003dfa:	f04f 0000 	mov.w	r0, #0
 8003dfe:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8003e00:	f000 8106 	beq.w	8004010 <HAL_ADC_ConfigChannel+0x224>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003e04:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 8003e06:	2001      	movs	r0, #1
 8003e08:	f883 003c 	strb.w	r0, [r3, #60]	; 0x3c
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003e0c:	6895      	ldr	r5, [r2, #8]
 8003e0e:	076d      	lsls	r5, r5, #29
 8003e10:	d43a      	bmi.n	8003e88 <HAL_ADC_ConfigChannel+0x9c>
    if (sConfig->Rank < 5U)
 8003e12:	6848      	ldr	r0, [r1, #4]
 8003e14:	2804      	cmp	r0, #4
 8003e16:	f200 808b 	bhi.w	8003f30 <HAL_ADC_ConfigChannel+0x144>
      MODIFY_REG(hadc->Instance->SQR1,
 8003e1a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003e1e:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8003e20:	680d      	ldr	r5, [r1, #0]
 8003e22:	0040      	lsls	r0, r0, #1
 8003e24:	f04f 0c1f 	mov.w	ip, #31
 8003e28:	fa0c fc00 	lsl.w	ip, ip, r0
 8003e2c:	ea26 0c0c 	bic.w	ip, r6, ip
 8003e30:	fa05 f000 	lsl.w	r0, r5, r0
 8003e34:	ea4c 0000 	orr.w	r0, ip, r0
 8003e38:	6310      	str	r0, [r2, #48]	; 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003e3a:	6890      	ldr	r0, [r2, #8]
 8003e3c:	f010 0f0c 	tst.w	r0, #12
 8003e40:	d134      	bne.n	8003eac <HAL_ADC_ConfigChannel+0xc0>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8003e42:	2d09      	cmp	r5, #9
 8003e44:	f200 808b 	bhi.w	8003f5e <HAL_ADC_ConfigChannel+0x172>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003e48:	6950      	ldr	r0, [r2, #20]
 8003e4a:	688e      	ldr	r6, [r1, #8]
 8003e4c:	eb05 0e45 	add.w	lr, r5, r5, lsl #1
 8003e50:	f04f 0c07 	mov.w	ip, #7
 8003e54:	fa0c fc0e 	lsl.w	ip, ip, lr
 8003e58:	fa06 f60e 	lsl.w	r6, r6, lr
 8003e5c:	ea20 000c 	bic.w	r0, r0, ip
 8003e60:	4330      	orrs	r0, r6
 8003e62:	6150      	str	r0, [r2, #20]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8003e64:	68d0      	ldr	r0, [r2, #12]
    switch (sConfig->OffsetNumber)
 8003e66:	690e      	ldr	r6, [r1, #16]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8003e68:	694f      	ldr	r7, [r1, #20]
 8003e6a:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 8003e6e:	0040      	lsls	r0, r0, #1
    switch (sConfig->OffsetNumber)
 8003e70:	3e01      	subs	r6, #1
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8003e72:	fa07 f000 	lsl.w	r0, r7, r0
    switch (sConfig->OffsetNumber)
 8003e76:	2e03      	cmp	r6, #3
 8003e78:	f200 8146 	bhi.w	8004108 <HAL_ADC_ConfigChannel+0x31c>
 8003e7c:	e8df f016 	tbh	[pc, r6, lsl #1]
 8003e80:	0108000d 	.word	0x0108000d
 8003e84:	00f400fe 	.word	0x00f400fe
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e8a:	f042 0220 	orr.w	r2, r2, #32
 8003e8e:	641a      	str	r2, [r3, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8003e90:	2200      	movs	r2, #0
 8003e92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8003e96:	b003      	add	sp, #12
 8003e98:	bdf0      	pop	{r4, r5, r6, r7, pc}
      MODIFY_REG(hadc->Instance->OFR1               ,
 8003e9a:	6e17      	ldr	r7, [r2, #96]	; 0x60
 8003e9c:	4ea9      	ldr	r6, [pc, #676]	; (8004144 <HAL_ADC_ConfigChannel+0x358>)
 8003e9e:	403e      	ands	r6, r7
 8003ea0:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 8003ea4:	4330      	orrs	r0, r6
 8003ea6:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8003eaa:	6610      	str	r0, [r2, #96]	; 0x60
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003eac:	6890      	ldr	r0, [r2, #8]
 8003eae:	f000 0003 	and.w	r0, r0, #3
 8003eb2:	2801      	cmp	r0, #1
 8003eb4:	f000 80a7 	beq.w	8004006 <HAL_ADC_ConfigChannel+0x21a>
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003eb8:	2c01      	cmp	r4, #1
 8003eba:	f000 80ac 	beq.w	8004016 <HAL_ADC_ConfigChannel+0x22a>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003ebe:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 8003ec2:	2001      	movs	r0, #1
 8003ec4:	40a8      	lsls	r0, r5
 8003ec6:	ea21 0100 	bic.w	r1, r1, r0
 8003eca:	f8c2 10b0 	str.w	r1, [r2, #176]	; 0xb0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003ece:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8003ed2:	d078      	beq.n	8003fc6 <HAL_ADC_ConfigChannel+0x1da>
 8003ed4:	499c      	ldr	r1, [pc, #624]	; (8004148 <HAL_ADC_ConfigChannel+0x35c>)
 8003ed6:	428a      	cmp	r2, r1
 8003ed8:	d075      	beq.n	8003fc6 <HAL_ADC_ConfigChannel+0x1da>
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003eda:	2d10      	cmp	r5, #16
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003edc:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003ee0:	d074      	beq.n	8003fcc <HAL_ADC_ConfigChannel+0x1e0>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003ee2:	2d11      	cmp	r5, #17
 8003ee4:	f040 80ac 	bne.w	8004040 <HAL_ADC_ConfigChannel+0x254>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003ee8:	6888      	ldr	r0, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003eea:	01c4      	lsls	r4, r0, #7
 8003eec:	d471      	bmi.n	8003fd2 <HAL_ADC_ConfigChannel+0x1e6>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003eee:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8003ef2:	d070      	beq.n	8003fd6 <HAL_ADC_ConfigChannel+0x1ea>
 8003ef4:	4894      	ldr	r0, [pc, #592]	; (8004148 <HAL_ADC_ConfigChannel+0x35c>)
 8003ef6:	4282      	cmp	r2, r0
 8003ef8:	f000 80dd 	beq.w	80040b6 <HAL_ADC_ConfigChannel+0x2ca>
 8003efc:	4c93      	ldr	r4, [pc, #588]	; (800414c <HAL_ADC_ConfigChannel+0x360>)
 8003efe:	42a2      	cmp	r2, r4
 8003f00:	f000 80fc 	beq.w	80040fc <HAL_ADC_ConfigChannel+0x310>
 8003f04:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8003f08:	4282      	cmp	r2, r0
 8003f0a:	d065      	beq.n	8003fd8 <HAL_ADC_ConfigChannel+0x1ec>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003f0c:	6890      	ldr	r0, [r2, #8]
 8003f0e:	f000 0003 	and.w	r0, r0, #3
 8003f12:	2801      	cmp	r0, #1
 8003f14:	f000 80f4 	beq.w	8004100 <HAL_ADC_ConfigChannel+0x314>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003f18:	2d10      	cmp	r5, #16
 8003f1a:	d05a      	beq.n	8003fd2 <HAL_ADC_ConfigChannel+0x1e6>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8003f1c:	2d11      	cmp	r5, #17
 8003f1e:	d058      	beq.n	8003fd2 <HAL_ADC_ConfigChannel+0x1e6>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003f20:	2d12      	cmp	r5, #18
 8003f22:	d156      	bne.n	8003fd2 <HAL_ADC_ConfigChannel+0x1e6>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8003f24:	688a      	ldr	r2, [r1, #8]
 8003f26:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003f2a:	2000      	movs	r0, #0
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8003f2c:	608a      	str	r2, [r1, #8]
 8003f2e:	e7af      	b.n	8003e90 <HAL_ADC_ConfigChannel+0xa4>
    else if (sConfig->Rank < 10U)
 8003f30:	2809      	cmp	r0, #9
 8003f32:	d925      	bls.n	8003f80 <HAL_ADC_ConfigChannel+0x194>
    else if (sConfig->Rank < 15U)
 8003f34:	280e      	cmp	r0, #14
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8003f36:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003f3a:	ea4f 0040 	mov.w	r0, r0, lsl #1
    else if (sConfig->Rank < 15U)
 8003f3e:	f200 8085 	bhi.w	800404c <HAL_ADC_ConfigChannel+0x260>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8003f42:	6b96      	ldr	r6, [r2, #56]	; 0x38
 8003f44:	680d      	ldr	r5, [r1, #0]
 8003f46:	383c      	subs	r0, #60	; 0x3c
 8003f48:	f04f 0c1f 	mov.w	ip, #31
 8003f4c:	fa0c fc00 	lsl.w	ip, ip, r0
 8003f50:	ea26 060c 	bic.w	r6, r6, ip
 8003f54:	fa05 f000 	lsl.w	r0, r5, r0
 8003f58:	4330      	orrs	r0, r6
 8003f5a:	6390      	str	r0, [r2, #56]	; 0x38
 8003f5c:	e76d      	b.n	8003e3a <HAL_ADC_ConfigChannel+0x4e>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003f5e:	688f      	ldr	r7, [r1, #8]
 8003f60:	6990      	ldr	r0, [r2, #24]
 8003f62:	eb05 0645 	add.w	r6, r5, r5, lsl #1
 8003f66:	3e1e      	subs	r6, #30
 8003f68:	f04f 0e07 	mov.w	lr, #7
 8003f6c:	fa07 fc06 	lsl.w	ip, r7, r6
 8003f70:	fa0e f606 	lsl.w	r6, lr, r6
 8003f74:	ea20 0006 	bic.w	r0, r0, r6
 8003f78:	ea40 000c 	orr.w	r0, r0, ip
 8003f7c:	6190      	str	r0, [r2, #24]
 8003f7e:	e771      	b.n	8003e64 <HAL_ADC_ConfigChannel+0x78>
      MODIFY_REG(hadc->Instance->SQR2,
 8003f80:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003f84:	0040      	lsls	r0, r0, #1
 8003f86:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8003f88:	680d      	ldr	r5, [r1, #0]
 8003f8a:	381e      	subs	r0, #30
 8003f8c:	f04f 0c1f 	mov.w	ip, #31
 8003f90:	fa0c fc00 	lsl.w	ip, ip, r0
 8003f94:	ea26 060c 	bic.w	r6, r6, ip
 8003f98:	fa05 f000 	lsl.w	r0, r5, r0
 8003f9c:	4330      	orrs	r0, r6
 8003f9e:	6350      	str	r0, [r2, #52]	; 0x34
 8003fa0:	e74b      	b.n	8003e3a <HAL_ADC_ConfigChannel+0x4e>
        MODIFY_REG(hadc->Instance->SMPR1,
 8003fa2:	1c6c      	adds	r4, r5, #1
 8003fa4:	688e      	ldr	r6, [r1, #8]
 8003fa6:	6950      	ldr	r0, [r2, #20]
 8003fa8:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8003fac:	2107      	movs	r1, #7
 8003fae:	40a1      	lsls	r1, r4
 8003fb0:	40a6      	lsls	r6, r4
 8003fb2:	ea20 0101 	bic.w	r1, r0, r1
 8003fb6:	4331      	orrs	r1, r6
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003fb8:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
        MODIFY_REG(hadc->Instance->SMPR1,
 8003fbc:	6151      	str	r1, [r2, #20]
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003fbe:	d008      	beq.n	8003fd2 <HAL_ADC_ConfigChannel+0x1e6>
 8003fc0:	4961      	ldr	r1, [pc, #388]	; (8004148 <HAL_ADC_ConfigChannel+0x35c>)
 8003fc2:	428a      	cmp	r2, r1
 8003fc4:	d105      	bne.n	8003fd2 <HAL_ADC_ConfigChannel+0x1e6>
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003fc6:	2d10      	cmp	r5, #16
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003fc8:	4961      	ldr	r1, [pc, #388]	; (8004150 <HAL_ADC_ConfigChannel+0x364>)
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003fca:	d18a      	bne.n	8003ee2 <HAL_ADC_ConfigChannel+0xf6>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003fcc:	6888      	ldr	r0, [r1, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003fce:	0206      	lsls	r6, r0, #8
 8003fd0:	d58d      	bpl.n	8003eee <HAL_ADC_ConfigChannel+0x102>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003fd2:	2000      	movs	r0, #0
 8003fd4:	e75c      	b.n	8003e90 <HAL_ADC_ConfigChannel+0xa4>
 8003fd6:	4c5c      	ldr	r4, [pc, #368]	; (8004148 <HAL_ADC_ConfigChannel+0x35c>)
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003fd8:	6890      	ldr	r0, [r2, #8]
 8003fda:	f000 0003 	and.w	r0, r0, #3
 8003fde:	2801      	cmp	r0, #1
 8003fe0:	d060      	beq.n	80040a4 <HAL_ADC_ConfigChannel+0x2b8>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003fe2:	68a0      	ldr	r0, [r4, #8]
 8003fe4:	f000 0003 	and.w	r0, r0, #3
 8003fe8:	2801      	cmp	r0, #1
 8003fea:	d067      	beq.n	80040bc <HAL_ADC_ConfigChannel+0x2d0>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003fec:	2d10      	cmp	r5, #16
 8003fee:	d069      	beq.n	80040c4 <HAL_ADC_ConfigChannel+0x2d8>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8003ff0:	2d11      	cmp	r5, #17
 8003ff2:	d195      	bne.n	8003f20 <HAL_ADC_ConfigChannel+0x134>
 8003ff4:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8003ff8:	d1eb      	bne.n	8003fd2 <HAL_ADC_ConfigChannel+0x1e6>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8003ffa:	688a      	ldr	r2, [r1, #8]
 8003ffc:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004000:	2000      	movs	r0, #0
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8004002:	608a      	str	r2, [r1, #8]
 8004004:	e744      	b.n	8003e90 <HAL_ADC_ConfigChannel+0xa4>
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004006:	6810      	ldr	r0, [r2, #0]
 8004008:	07c7      	lsls	r7, r0, #31
 800400a:	f57f af55 	bpl.w	8003eb8 <HAL_ADC_ConfigChannel+0xcc>
 800400e:	e7e0      	b.n	8003fd2 <HAL_ADC_ConfigChannel+0x1e6>
  __HAL_LOCK(hadc);
 8004010:	2002      	movs	r0, #2
}
 8004012:	b003      	add	sp, #12
 8004014:	bdf0      	pop	{r4, r5, r6, r7, pc}
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8004016:	f8d2 00b0 	ldr.w	r0, [r2, #176]	; 0xb0
 800401a:	40ac      	lsls	r4, r5
 800401c:	4304      	orrs	r4, r0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800401e:	2d09      	cmp	r5, #9
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8004020:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8004024:	d9bd      	bls.n	8003fa2 <HAL_ADC_ConfigChannel+0x1b6>
        MODIFY_REG(hadc->Instance->SMPR2,
 8004026:	eb05 0445 	add.w	r4, r5, r5, lsl #1
 800402a:	688e      	ldr	r6, [r1, #8]
 800402c:	6990      	ldr	r0, [r2, #24]
 800402e:	3c1b      	subs	r4, #27
 8004030:	2107      	movs	r1, #7
 8004032:	40a1      	lsls	r1, r4
 8004034:	40a6      	lsls	r6, r4
 8004036:	ea20 0101 	bic.w	r1, r0, r1
 800403a:	4331      	orrs	r1, r6
 800403c:	6191      	str	r1, [r2, #24]
 800403e:	e746      	b.n	8003ece <HAL_ADC_ConfigChannel+0xe2>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8004040:	2d12      	cmp	r5, #18
 8004042:	d1c6      	bne.n	8003fd2 <HAL_ADC_ConfigChannel+0x1e6>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8004044:	6888      	ldr	r0, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8004046:	0240      	lsls	r0, r0, #9
 8004048:	d4c3      	bmi.n	8003fd2 <HAL_ADC_ConfigChannel+0x1e6>
 800404a:	e750      	b.n	8003eee <HAL_ADC_ConfigChannel+0x102>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 800404c:	6bd6      	ldr	r6, [r2, #60]	; 0x3c
 800404e:	680d      	ldr	r5, [r1, #0]
 8004050:	385a      	subs	r0, #90	; 0x5a
 8004052:	f04f 0c1f 	mov.w	ip, #31
 8004056:	fa0c fc00 	lsl.w	ip, ip, r0
 800405a:	ea26 060c 	bic.w	r6, r6, ip
 800405e:	fa05 f000 	lsl.w	r0, r5, r0
 8004062:	4330      	orrs	r0, r6
 8004064:	63d0      	str	r0, [r2, #60]	; 0x3c
 8004066:	e6e8      	b.n	8003e3a <HAL_ADC_ConfigChannel+0x4e>
      MODIFY_REG(hadc->Instance->OFR4               ,
 8004068:	6ed7      	ldr	r7, [r2, #108]	; 0x6c
 800406a:	4e36      	ldr	r6, [pc, #216]	; (8004144 <HAL_ADC_ConfigChannel+0x358>)
 800406c:	403e      	ands	r6, r7
 800406e:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 8004072:	4330      	orrs	r0, r6
 8004074:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8004078:	66d0      	str	r0, [r2, #108]	; 0x6c
      break;
 800407a:	e717      	b.n	8003eac <HAL_ADC_ConfigChannel+0xc0>
      MODIFY_REG(hadc->Instance->OFR3               ,
 800407c:	6e97      	ldr	r7, [r2, #104]	; 0x68
 800407e:	4e31      	ldr	r6, [pc, #196]	; (8004144 <HAL_ADC_ConfigChannel+0x358>)
 8004080:	403e      	ands	r6, r7
 8004082:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 8004086:	4330      	orrs	r0, r6
 8004088:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800408c:	6690      	str	r0, [r2, #104]	; 0x68
      break;
 800408e:	e70d      	b.n	8003eac <HAL_ADC_ConfigChannel+0xc0>
      MODIFY_REG(hadc->Instance->OFR2               ,
 8004090:	6e57      	ldr	r7, [r2, #100]	; 0x64
 8004092:	4e2c      	ldr	r6, [pc, #176]	; (8004144 <HAL_ADC_ConfigChannel+0x358>)
 8004094:	403e      	ands	r6, r7
 8004096:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 800409a:	4330      	orrs	r0, r6
 800409c:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80040a0:	6650      	str	r0, [r2, #100]	; 0x64
      break;
 80040a2:	e703      	b.n	8003eac <HAL_ADC_ConfigChannel+0xc0>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80040a4:	6810      	ldr	r0, [r2, #0]
 80040a6:	07c6      	lsls	r6, r0, #31
 80040a8:	d59b      	bpl.n	8003fe2 <HAL_ADC_ConfigChannel+0x1f6>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80040aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040ac:	f042 0220 	orr.w	r2, r2, #32
        tmp_hal_status = HAL_ERROR;
 80040b0:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80040b2:	641a      	str	r2, [r3, #64]	; 0x40
        tmp_hal_status = HAL_ERROR;
 80040b4:	e6ec      	b.n	8003e90 <HAL_ADC_ConfigChannel+0xa4>
 80040b6:	f04f 44a0 	mov.w	r4, #1342177280	; 0x50000000
 80040ba:	e78d      	b.n	8003fd8 <HAL_ADC_ConfigChannel+0x1ec>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80040bc:	6820      	ldr	r0, [r4, #0]
 80040be:	07c0      	lsls	r0, r0, #31
 80040c0:	d4f3      	bmi.n	80040aa <HAL_ADC_ConfigChannel+0x2be>
 80040c2:	e793      	b.n	8003fec <HAL_ADC_ConfigChannel+0x200>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80040c4:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80040c8:	d183      	bne.n	8003fd2 <HAL_ADC_ConfigChannel+0x1e6>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80040ca:	4a22      	ldr	r2, [pc, #136]	; (8004154 <HAL_ADC_ConfigChannel+0x368>)
 80040cc:	4c22      	ldr	r4, [pc, #136]	; (8004158 <HAL_ADC_ConfigChannel+0x36c>)
 80040ce:	6812      	ldr	r2, [r2, #0]
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80040d0:	6888      	ldr	r0, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80040d2:	fba4 4202 	umull	r4, r2, r4, r2
 80040d6:	0c92      	lsrs	r2, r2, #18
 80040d8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80040dc:	0052      	lsls	r2, r2, #1
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80040de:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80040e2:	6088      	str	r0, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80040e4:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 80040e6:	9a01      	ldr	r2, [sp, #4]
 80040e8:	2a00      	cmp	r2, #0
 80040ea:	f43f af72 	beq.w	8003fd2 <HAL_ADC_ConfigChannel+0x1e6>
            wait_loop_index--;
 80040ee:	9a01      	ldr	r2, [sp, #4]
 80040f0:	3a01      	subs	r2, #1
 80040f2:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 80040f4:	9a01      	ldr	r2, [sp, #4]
 80040f6:	2a00      	cmp	r2, #0
 80040f8:	d1f9      	bne.n	80040ee <HAL_ADC_ConfigChannel+0x302>
 80040fa:	e76a      	b.n	8003fd2 <HAL_ADC_ConfigChannel+0x1e6>
 80040fc:	4c17      	ldr	r4, [pc, #92]	; (800415c <HAL_ADC_ConfigChannel+0x370>)
 80040fe:	e76b      	b.n	8003fd8 <HAL_ADC_ConfigChannel+0x1ec>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8004100:	6812      	ldr	r2, [r2, #0]
 8004102:	07d7      	lsls	r7, r2, #31
 8004104:	d4d1      	bmi.n	80040aa <HAL_ADC_ConfigChannel+0x2be>
 8004106:	e707      	b.n	8003f18 <HAL_ADC_ConfigChannel+0x12c>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004108:	6e10      	ldr	r0, [r2, #96]	; 0x60
 800410a:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800410e:	ebb0 6f85 	cmp.w	r0, r5, lsl #26
 8004112:	ea4f 6685 	mov.w	r6, r5, lsl #26
 8004116:	d023      	beq.n	8004160 <HAL_ADC_ConfigChannel+0x374>
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004118:	6e50      	ldr	r0, [r2, #100]	; 0x64
 800411a:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800411e:	4286      	cmp	r6, r0
 8004120:	d023      	beq.n	800416a <HAL_ADC_ConfigChannel+0x37e>
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004122:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8004124:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8004128:	4286      	cmp	r6, r0
 800412a:	d023      	beq.n	8004174 <HAL_ADC_ConfigChannel+0x388>
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800412c:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 800412e:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8004132:	4286      	cmp	r6, r0
 8004134:	f47f aeba 	bne.w	8003eac <HAL_ADC_ConfigChannel+0xc0>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8004138:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 800413a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800413e:	66d0      	str	r0, [r2, #108]	; 0x6c
 8004140:	e6b4      	b.n	8003eac <HAL_ADC_ConfigChannel+0xc0>
 8004142:	bf00      	nop
 8004144:	83fff000 	.word	0x83fff000
 8004148:	50000100 	.word	0x50000100
 800414c:	50000400 	.word	0x50000400
 8004150:	50000300 	.word	0x50000300
 8004154:	20000004 	.word	0x20000004
 8004158:	431bde83 	.word	0x431bde83
 800415c:	50000500 	.word	0x50000500
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8004160:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8004162:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004166:	6610      	str	r0, [r2, #96]	; 0x60
 8004168:	e7d6      	b.n	8004118 <HAL_ADC_ConfigChannel+0x32c>
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 800416a:	6e50      	ldr	r0, [r2, #100]	; 0x64
 800416c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004170:	6650      	str	r0, [r2, #100]	; 0x64
 8004172:	e7d6      	b.n	8004122 <HAL_ADC_ConfigChannel+0x336>
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8004174:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8004176:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800417a:	6690      	str	r0, [r2, #104]	; 0x68
 800417c:	e7d6      	b.n	800412c <HAL_ADC_ConfigChannel+0x340>
 800417e:	bf00      	nop

08004180 <HAL_ADCEx_InjectedConfigChannel>:
{
 8004180:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 8004182:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004186:	6905      	ldr	r5, [r0, #16]
  if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004188:	68cc      	ldr	r4, [r1, #12]
{
 800418a:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 800418c:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 800418e:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0U;
 8004190:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8004192:	f000 81ac 	beq.w	80044ee <HAL_ADCEx_InjectedConfigChannel+0x36e>
 8004196:	2301      	movs	r3, #1
 8004198:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800419c:	b365      	cbz	r5, 80041f8 <HAL_ADCEx_InjectedConfigChannel+0x78>
      (sConfigInjected->InjectedNbrOfConversion == 1U)  )
 800419e:	698f      	ldr	r7, [r1, #24]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80041a0:	429f      	cmp	r7, r3
 80041a2:	d029      	beq.n	80041f8 <HAL_ADCEx_InjectedConfigChannel+0x78>
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80041a4:	6cc5      	ldr	r5, [r0, #76]	; 0x4c
 80041a6:	2d00      	cmp	r5, #0
 80041a8:	f040 812b 	bne.w	8004402 <HAL_ADCEx_InjectedConfigChannel+0x282>
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80041ac:	6a0d      	ldr	r5, [r1, #32]
      hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion;
 80041ae:	64c7      	str	r7, [r0, #76]	; 0x4c
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80041b0:	2d01      	cmp	r5, #1
 80041b2:	f000 81f1 	beq.w	8004598 <HAL_ADCEx_InjectedConfigChannel+0x418>
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 80041b6:	6803      	ldr	r3, [r0, #0]
 80041b8:	4aab      	ldr	r2, [pc, #684]	; (8004468 <HAL_ADCEx_InjectedConfigChannel+0x2e8>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	f107 37ff 	add.w	r7, r7, #4294967295
 80041c0:	f000 81e2 	beq.w	8004588 <HAL_ADCEx_InjectedConfigChannel+0x408>
 80041c4:	f502 7280 	add.w	r2, r2, #256	; 0x100
 80041c8:	4293      	cmp	r3, r2
 80041ca:	f000 81dd 	beq.w	8004588 <HAL_ADCEx_InjectedConfigChannel+0x408>
 80041ce:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 80041d0:	433a      	orrs	r2, r7
 80041d2:	432a      	orrs	r2, r5
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 80041d4:	684d      	ldr	r5, [r1, #4]
 80041d6:	680e      	ldr	r6, [r1, #0]
      hadc->InjectionConfig.ChannelCount --;
 80041d8:	64c7      	str	r7, [r0, #76]	; 0x4c
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 80041da:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80041de:	006d      	lsls	r5, r5, #1
 80041e0:	3502      	adds	r5, #2
 80041e2:	271f      	movs	r7, #31
 80041e4:	40ae      	lsls	r6, r5
 80041e6:	fa07 f505 	lsl.w	r5, r7, r5
 80041ea:	ea22 0205 	bic.w	r2, r2, r5
 80041ee:	4332      	orrs	r2, r6
 80041f0:	6482      	str	r2, [r0, #72]	; 0x48
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80041f2:	f04f 0c00 	mov.w	ip, #0
 80041f6:	e00a      	b.n	800420e <HAL_ADCEx_InjectedConfigChannel+0x8e>
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80041f8:	684b      	ldr	r3, [r1, #4]
 80041fa:	2b01      	cmp	r3, #1
 80041fc:	f000 80e5 	beq.w	80043ca <HAL_ADCEx_InjectedConfigChannel+0x24a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004200:	6c02      	ldr	r2, [r0, #64]	; 0x40
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 8004202:	6803      	ldr	r3, [r0, #0]
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004204:	f042 0220 	orr.w	r2, r2, #32
 8004208:	6402      	str	r2, [r0, #64]	; 0x40
      tmp_hal_status = HAL_ERROR;
 800420a:	f04f 0c01 	mov.w	ip, #1
  if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 800420e:	689a      	ldr	r2, [r3, #8]
 8004210:	0712      	lsls	r2, r2, #28
 8004212:	d40d      	bmi.n	8004230 <HAL_ADCEx_InjectedConfigChannel+0xb0>
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8004214:	7f4a      	ldrb	r2, [r1, #29]
 8004216:	2a00      	cmp	r2, #0
 8004218:	f040 80c0 	bne.w	800439c <HAL_ADCEx_InjectedConfigChannel+0x21c>
      MODIFY_REG(hadc->Instance->CFGR                                                            ,
 800421c:	7f0a      	ldrb	r2, [r1, #28]
 800421e:	68dd      	ldr	r5, [r3, #12]
 8004220:	7f8e      	ldrb	r6, [r1, #30]
 8004222:	0512      	lsls	r2, r2, #20
 8004224:	f425 1540 	bic.w	r5, r5, #3145728	; 0x300000
 8004228:	ea42 5246 	orr.w	r2, r2, r6, lsl #21
 800422c:	432a      	orrs	r2, r5
 800422e:	60da      	str	r2, [r3, #12]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8004230:	689a      	ldr	r2, [r3, #8]
 8004232:	f012 0f0c 	tst.w	r2, #12
 8004236:	d13a      	bne.n	80042ae <HAL_ADCEx_InjectedConfigChannel+0x12e>
    if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8004238:	6a0a      	ldr	r2, [r1, #32]
 800423a:	2a01      	cmp	r2, #1
      MODIFY_REG(hadc->Instance->CFGR                                              ,
 800423c:	68da      	ldr	r2, [r3, #12]
 800423e:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
    if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8004242:	f000 814f 	beq.w	80044e4 <HAL_ADCEx_InjectedConfigChannel+0x364>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004246:	60da      	str	r2, [r3, #12]
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8004248:	7f4a      	ldrb	r2, [r1, #29]
 800424a:	2a01      	cmp	r2, #1
 800424c:	f000 812c 	beq.w	80044a8 <HAL_ADCEx_InjectedConfigChannel+0x328>
    if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8004250:	680e      	ldr	r6, [r1, #0]
 8004252:	2e09      	cmp	r6, #9
 8004254:	f240 8094 	bls.w	8004380 <HAL_ADCEx_InjectedConfigChannel+0x200>
      MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 8004258:	688d      	ldr	r5, [r1, #8]
 800425a:	699a      	ldr	r2, [r3, #24]
 800425c:	eb06 0e46 	add.w	lr, r6, r6, lsl #1
 8004260:	f1ae 0e1e 	sub.w	lr, lr, #30
 8004264:	2707      	movs	r7, #7
 8004266:	fa05 f50e 	lsl.w	r5, r5, lr
 800426a:	fa07 fe0e 	lsl.w	lr, r7, lr
 800426e:	ea22 020e 	bic.w	r2, r2, lr
 8004272:	432a      	orrs	r2, r5
 8004274:	619a      	str	r2, [r3, #24]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8004276:	68da      	ldr	r2, [r3, #12]
    switch (sConfigInjected->InjectedOffsetNumber)
 8004278:	690d      	ldr	r5, [r1, #16]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 800427a:	f3c2 0ec1 	ubfx	lr, r2, #3, #2
 800427e:	694a      	ldr	r2, [r1, #20]
 8004280:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
    switch (sConfigInjected->InjectedOffsetNumber)
 8004284:	3d01      	subs	r5, #1
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8004286:	fa02 f20e 	lsl.w	r2, r2, lr
    switch (sConfigInjected->InjectedOffsetNumber)
 800428a:	2d03      	cmp	r5, #3
 800428c:	f200 8190 	bhi.w	80045b0 <HAL_ADCEx_InjectedConfigChannel+0x430>
 8004290:	e8df f015 	tbh	[pc, r5, lsl #1]
 8004294:	01000004 	.word	0x01000004
 8004298:	00e000f6 	.word	0x00e000f6
      MODIFY_REG(hadc->Instance->OFR1                               ,
 800429c:	ea42 6286 	orr.w	r2, r2, r6, lsl #26
 80042a0:	4d72      	ldr	r5, [pc, #456]	; (800446c <HAL_ADCEx_InjectedConfigChannel+0x2ec>)
 80042a2:	6e1e      	ldr	r6, [r3, #96]	; 0x60
 80042a4:	4035      	ands	r5, r6
 80042a6:	432a      	orrs	r2, r5
 80042a8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80042ac:	661a      	str	r2, [r3, #96]	; 0x60
  if (ADC_IS_ENABLE(hadc) == RESET)
 80042ae:	689a      	ldr	r2, [r3, #8]
 80042b0:	f002 0203 	and.w	r2, r2, #3
 80042b4:	2a01      	cmp	r2, #1
 80042b6:	d041      	beq.n	800433c <HAL_ADCEx_InjectedConfigChannel+0x1bc>
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 80042b8:	2c01      	cmp	r4, #1
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 80042ba:	680a      	ldr	r2, [r1, #0]
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 80042bc:	d044      	beq.n	8004348 <HAL_ADCEx_InjectedConfigChannel+0x1c8>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 80042be:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80042c2:	2401      	movs	r4, #1
 80042c4:	4094      	lsls	r4, r2
 80042c6:	ea21 0104 	bic.w	r1, r1, r4
 80042ca:	f8c3 10b0 	str.w	r1, [r3, #176]	; 0xb0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80042ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80042d2:	d02c      	beq.n	800432e <HAL_ADCEx_InjectedConfigChannel+0x1ae>
 80042d4:	4966      	ldr	r1, [pc, #408]	; (8004470 <HAL_ADCEx_InjectedConfigChannel+0x2f0>)
 80042d6:	428b      	cmp	r3, r1
 80042d8:	d029      	beq.n	800432e <HAL_ADCEx_InjectedConfigChannel+0x1ae>
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 80042da:	2a10      	cmp	r2, #16
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80042dc:	4965      	ldr	r1, [pc, #404]	; (8004474 <HAL_ADCEx_InjectedConfigChannel+0x2f4>)
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 80042de:	d029      	beq.n	8004334 <HAL_ADCEx_InjectedConfigChannel+0x1b4>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80042e0:	2a11      	cmp	r2, #17
 80042e2:	d16c      	bne.n	80043be <HAL_ADCEx_InjectedConfigChannel+0x23e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80042e4:	688c      	ldr	r4, [r1, #8]
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)       &&
 80042e6:	01e5      	lsls	r5, r4, #7
 80042e8:	d41b      	bmi.n	8004322 <HAL_ADCEx_InjectedConfigChannel+0x1a2>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80042ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80042ee:	f000 8103 	beq.w	80044f8 <HAL_ADCEx_InjectedConfigChannel+0x378>
 80042f2:	4c5f      	ldr	r4, [pc, #380]	; (8004470 <HAL_ADCEx_InjectedConfigChannel+0x2f0>)
 80042f4:	42a3      	cmp	r3, r4
 80042f6:	f000 80dd 	beq.w	80044b4 <HAL_ADCEx_InjectedConfigChannel+0x334>
 80042fa:	4d5b      	ldr	r5, [pc, #364]	; (8004468 <HAL_ADCEx_InjectedConfigChannel+0x2e8>)
 80042fc:	42ab      	cmp	r3, r5
 80042fe:	f000 814f 	beq.w	80045a0 <HAL_ADCEx_InjectedConfigChannel+0x420>
 8004302:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004306:	42a3      	cmp	r3, r4
 8004308:	f000 80d6 	beq.w	80044b8 <HAL_ADCEx_InjectedConfigChannel+0x338>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800430c:	689c      	ldr	r4, [r3, #8]
 800430e:	f004 0403 	and.w	r4, r4, #3
 8004312:	2c01      	cmp	r4, #1
 8004314:	f000 8132 	beq.w	800457c <HAL_ADCEx_InjectedConfigChannel+0x3fc>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004318:	2a10      	cmp	r2, #16
 800431a:	d002      	beq.n	8004322 <HAL_ADCEx_InjectedConfigChannel+0x1a2>
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800431c:	2a11      	cmp	r2, #17
 800431e:	f040 80d9 	bne.w	80044d4 <HAL_ADCEx_InjectedConfigChannel+0x354>
  __HAL_UNLOCK(hadc);
 8004322:	2300      	movs	r3, #0
 8004324:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 8004328:	4660      	mov	r0, ip
 800432a:	b003      	add	sp, #12
 800432c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 800432e:	2a10      	cmp	r2, #16
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004330:	4951      	ldr	r1, [pc, #324]	; (8004478 <HAL_ADCEx_InjectedConfigChannel+0x2f8>)
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8004332:	d1d5      	bne.n	80042e0 <HAL_ADCEx_InjectedConfigChannel+0x160>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8004334:	688c      	ldr	r4, [r1, #8]
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8004336:	0226      	lsls	r6, r4, #8
 8004338:	d5d7      	bpl.n	80042ea <HAL_ADCEx_InjectedConfigChannel+0x16a>
 800433a:	e7f2      	b.n	8004322 <HAL_ADCEx_InjectedConfigChannel+0x1a2>
  if (ADC_IS_ENABLE(hadc) == RESET)
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	07d7      	lsls	r7, r2, #31
 8004340:	d4ef      	bmi.n	8004322 <HAL_ADCEx_InjectedConfigChannel+0x1a2>
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004342:	2c01      	cmp	r4, #1
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8004344:	680a      	ldr	r2, [r1, #0]
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004346:	d1ba      	bne.n	80042be <HAL_ADCEx_InjectedConfigChannel+0x13e>
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8004348:	f8d3 50b0 	ldr.w	r5, [r3, #176]	; 0xb0
 800434c:	4094      	lsls	r4, r2
 800434e:	432c      	orrs	r4, r5
      if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8004350:	2a09      	cmp	r2, #9
        MODIFY_REG(hadc->Instance->SMPR2,
 8004352:	688d      	ldr	r5, [r1, #8]
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8004354:	f8c3 40b0 	str.w	r4, [r3, #176]	; 0xb0
      if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8004358:	d86f      	bhi.n	800443a <HAL_ADCEx_InjectedConfigChannel+0x2ba>
        MODIFY_REG(hadc->Instance->SMPR1,
 800435a:	1c54      	adds	r4, r2, #1
 800435c:	6959      	ldr	r1, [r3, #20]
 800435e:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8004362:	2607      	movs	r6, #7
 8004364:	40a5      	lsls	r5, r4
 8004366:	fa06 f404 	lsl.w	r4, r6, r4
 800436a:	ea21 0104 	bic.w	r1, r1, r4
 800436e:	4329      	orrs	r1, r5
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004370:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
        MODIFY_REG(hadc->Instance->SMPR1,
 8004374:	6159      	str	r1, [r3, #20]
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004376:	d0d4      	beq.n	8004322 <HAL_ADCEx_InjectedConfigChannel+0x1a2>
 8004378:	493d      	ldr	r1, [pc, #244]	; (8004470 <HAL_ADCEx_InjectedConfigChannel+0x2f0>)
 800437a:	428b      	cmp	r3, r1
 800437c:	d1ad      	bne.n	80042da <HAL_ADCEx_InjectedConfigChannel+0x15a>
 800437e:	e7d0      	b.n	8004322 <HAL_ADCEx_InjectedConfigChannel+0x1a2>
      MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 8004380:	695a      	ldr	r2, [r3, #20]
 8004382:	688d      	ldr	r5, [r1, #8]
 8004384:	eb06 0746 	add.w	r7, r6, r6, lsl #1
 8004388:	f04f 0e07 	mov.w	lr, #7
 800438c:	fa0e fe07 	lsl.w	lr, lr, r7
 8004390:	40bd      	lsls	r5, r7
 8004392:	ea22 020e 	bic.w	r2, r2, lr
 8004396:	432a      	orrs	r2, r5
 8004398:	615a      	str	r2, [r3, #20]
 800439a:	e76c      	b.n	8004276 <HAL_ADCEx_InjectedConfigChannel+0xf6>
      MODIFY_REG(hadc->Instance->CFGR                                                ,
 800439c:	68da      	ldr	r2, [r3, #12]
 800439e:	7f8d      	ldrb	r5, [r1, #30]
 80043a0:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80043a4:	ea42 5245 	orr.w	r2, r2, r5, lsl #21
 80043a8:	60da      	str	r2, [r3, #12]
      if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 80043aa:	7f0a      	ldrb	r2, [r1, #28]
 80043ac:	2a01      	cmp	r2, #1
 80043ae:	f47f af3f 	bne.w	8004230 <HAL_ADCEx_InjectedConfigChannel+0xb0>
        tmp_hal_status = HAL_ERROR;
 80043b2:	4694      	mov	ip, r2
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80043b4:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80043b6:	f042 0220 	orr.w	r2, r2, #32
 80043ba:	6402      	str	r2, [r0, #64]	; 0x40
        tmp_hal_status = HAL_ERROR;
 80043bc:	e738      	b.n	8004230 <HAL_ADCEx_InjectedConfigChannel+0xb0>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80043be:	2a12      	cmp	r2, #18
 80043c0:	d1af      	bne.n	8004322 <HAL_ADCEx_InjectedConfigChannel+0x1a2>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80043c2:	688c      	ldr	r4, [r1, #8]
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)    &&
 80043c4:	0264      	lsls	r4, r4, #9
 80043c6:	d4ac      	bmi.n	8004322 <HAL_ADCEx_InjectedConfigChannel+0x1a2>
 80043c8:	e78f      	b.n	80042ea <HAL_ADCEx_InjectedConfigChannel+0x16a>
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80043ca:	6a0d      	ldr	r5, [r1, #32]
 80043cc:	2d01      	cmp	r5, #1
 80043ce:	f000 809f 	beq.w	8004510 <HAL_ADCEx_InjectedConfigChannel+0x390>
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) |
 80043d2:	680b      	ldr	r3, [r1, #0]
 80043d4:	4e24      	ldr	r6, [pc, #144]	; (8004468 <HAL_ADCEx_InjectedConfigChannel+0x2e8>)
 80043d6:	021a      	lsls	r2, r3, #8
 80043d8:	6803      	ldr	r3, [r0, #0]
 80043da:	42b3      	cmp	r3, r6
 80043dc:	f000 809c 	beq.w	8004518 <HAL_ADCEx_InjectedConfigChannel+0x398>
 80043e0:	f506 7680 	add.w	r6, r6, #256	; 0x100
 80043e4:	42b3      	cmp	r3, r6
 80043e6:	f000 8097 	beq.w	8004518 <HAL_ADCEx_InjectedConfigChannel+0x398>
 80043ea:	6a4e      	ldr	r6, [r1, #36]	; 0x24
 80043ec:	4332      	orrs	r2, r6
 80043ee:	432a      	orrs	r2, r5
      MODIFY_REG(hadc->Instance->JSQR           ,
 80043f0:	6cdd      	ldr	r5, [r3, #76]	; 0x4c
 80043f2:	4e22      	ldr	r6, [pc, #136]	; (800447c <HAL_ADCEx_InjectedConfigChannel+0x2fc>)
 80043f4:	4035      	ands	r5, r6
 80043f6:	4315      	orrs	r5, r2
 80043f8:	64dd      	str	r5, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 80043fa:	6482      	str	r2, [r0, #72]	; 0x48
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80043fc:	f04f 0c00 	mov.w	ip, #0
 8004400:	e705      	b.n	800420e <HAL_ADCEx_InjectedConfigChannel+0x8e>
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 8004402:	684b      	ldr	r3, [r1, #4]
 8004404:	6c86      	ldr	r6, [r0, #72]	; 0x48
 8004406:	eb03 0343 	add.w	r3, r3, r3, lsl #1
      hadc->InjectionConfig.ChannelCount --;
 800440a:	1e6f      	subs	r7, r5, #1
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 800440c:	005b      	lsls	r3, r3, #1
 800440e:	680d      	ldr	r5, [r1, #0]
      hadc->InjectionConfig.ChannelCount --;
 8004410:	64c7      	str	r7, [r0, #76]	; 0x4c
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 8004412:	3302      	adds	r3, #2
 8004414:	fa05 fc03 	lsl.w	ip, r5, r3
 8004418:	251f      	movs	r5, #31
 800441a:	409d      	lsls	r5, r3
 800441c:	ea26 0505 	bic.w	r5, r6, r5
 8004420:	ea45 050c 	orr.w	r5, r5, ip
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 8004424:	6803      	ldr	r3, [r0, #0]
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 8004426:	6485      	str	r5, [r0, #72]	; 0x48
      if (hadc->InjectionConfig.ChannelCount == 0U)
 8004428:	2f00      	cmp	r7, #0
 800442a:	d1e7      	bne.n	80043fc <HAL_ADCEx_InjectedConfigChannel+0x27c>
        MODIFY_REG(hadc->Instance->JSQR              ,
 800442c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800442e:	4e13      	ldr	r6, [pc, #76]	; (800447c <HAL_ADCEx_InjectedConfigChannel+0x2fc>)
 8004430:	4032      	ands	r2, r6
 8004432:	4315      	orrs	r5, r2
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004434:	46bc      	mov	ip, r7
        MODIFY_REG(hadc->Instance->JSQR              ,
 8004436:	64dd      	str	r5, [r3, #76]	; 0x4c
 8004438:	e6e9      	b.n	800420e <HAL_ADCEx_InjectedConfigChannel+0x8e>
        MODIFY_REG(hadc->Instance->SMPR2,
 800443a:	eb02 0442 	add.w	r4, r2, r2, lsl #1
 800443e:	6999      	ldr	r1, [r3, #24]
 8004440:	3c1b      	subs	r4, #27
 8004442:	2607      	movs	r6, #7
 8004444:	40a5      	lsls	r5, r4
 8004446:	fa06 f404 	lsl.w	r4, r6, r4
 800444a:	ea21 0104 	bic.w	r1, r1, r4
 800444e:	4329      	orrs	r1, r5
 8004450:	6199      	str	r1, [r3, #24]
 8004452:	e73c      	b.n	80042ce <HAL_ADCEx_InjectedConfigChannel+0x14e>
      MODIFY_REG(hadc->Instance->OFR4                               ,
 8004454:	ea42 6286 	orr.w	r2, r2, r6, lsl #26
 8004458:	4d04      	ldr	r5, [pc, #16]	; (800446c <HAL_ADCEx_InjectedConfigChannel+0x2ec>)
 800445a:	6ede      	ldr	r6, [r3, #108]	; 0x6c
 800445c:	4035      	ands	r5, r6
 800445e:	432a      	orrs	r2, r5
 8004460:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004464:	66da      	str	r2, [r3, #108]	; 0x6c
      break;
 8004466:	e722      	b.n	80042ae <HAL_ADCEx_InjectedConfigChannel+0x12e>
 8004468:	50000400 	.word	0x50000400
 800446c:	83fff000 	.word	0x83fff000
 8004470:	50000100 	.word	0x50000100
 8004474:	50000700 	.word	0x50000700
 8004478:	50000300 	.word	0x50000300
 800447c:	82082000 	.word	0x82082000
      MODIFY_REG(hadc->Instance->OFR3                               ,
 8004480:	ea42 6286 	orr.w	r2, r2, r6, lsl #26
 8004484:	4d60      	ldr	r5, [pc, #384]	; (8004608 <HAL_ADCEx_InjectedConfigChannel+0x488>)
 8004486:	6e9e      	ldr	r6, [r3, #104]	; 0x68
 8004488:	4035      	ands	r5, r6
 800448a:	432a      	orrs	r2, r5
 800448c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004490:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8004492:	e70c      	b.n	80042ae <HAL_ADCEx_InjectedConfigChannel+0x12e>
      MODIFY_REG(hadc->Instance->OFR2                               ,
 8004494:	ea42 6286 	orr.w	r2, r2, r6, lsl #26
 8004498:	4d5b      	ldr	r5, [pc, #364]	; (8004608 <HAL_ADCEx_InjectedConfigChannel+0x488>)
 800449a:	6e5e      	ldr	r6, [r3, #100]	; 0x64
 800449c:	4035      	ands	r5, r6
 800449e:	432a      	orrs	r2, r5
 80044a0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80044a4:	665a      	str	r2, [r3, #100]	; 0x64
      break;
 80044a6:	e702      	b.n	80042ae <HAL_ADCEx_InjectedConfigChannel+0x12e>
        tmp_hal_status = HAL_ERROR;
 80044a8:	4694      	mov	ip, r2
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80044aa:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80044ac:	f042 0220 	orr.w	r2, r2, #32
 80044b0:	6402      	str	r2, [r0, #64]	; 0x40
        tmp_hal_status = HAL_ERROR;
 80044b2:	e6cd      	b.n	8004250 <HAL_ADCEx_InjectedConfigChannel+0xd0>
 80044b4:	f04f 45a0 	mov.w	r5, #1342177280	; 0x50000000
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80044b8:	689c      	ldr	r4, [r3, #8]
 80044ba:	f004 0403 	and.w	r4, r4, #3
 80044be:	2c01      	cmp	r4, #1
 80044c0:	d01c      	beq.n	80044fc <HAL_ADCEx_InjectedConfigChannel+0x37c>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80044c2:	68ac      	ldr	r4, [r5, #8]
 80044c4:	f004 0403 	and.w	r4, r4, #3
 80044c8:	2c01      	cmp	r4, #1
 80044ca:	d02d      	beq.n	8004528 <HAL_ADCEx_InjectedConfigChannel+0x3a8>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80044cc:	2a10      	cmp	r2, #16
 80044ce:	d02f      	beq.n	8004530 <HAL_ADCEx_InjectedConfigChannel+0x3b0>
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80044d0:	2a11      	cmp	r2, #17
 80044d2:	d04a      	beq.n	800456a <HAL_ADCEx_InjectedConfigChannel+0x3ea>
        else if (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 80044d4:	2a12      	cmp	r2, #18
 80044d6:	f47f af24 	bne.w	8004322 <HAL_ADCEx_InjectedConfigChannel+0x1a2>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80044da:	688b      	ldr	r3, [r1, #8]
 80044dc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80044e0:	608b      	str	r3, [r1, #8]
 80044e2:	e71e      	b.n	8004322 <HAL_ADCEx_InjectedConfigChannel+0x1a2>
      MODIFY_REG(hadc->Instance->CFGR                                              ,
 80044e4:	7f4d      	ldrb	r5, [r1, #29]
 80044e6:	ea42 6245 	orr.w	r2, r2, r5, lsl #25
 80044ea:	60da      	str	r2, [r3, #12]
 80044ec:	e6b0      	b.n	8004250 <HAL_ADCEx_InjectedConfigChannel+0xd0>
  __HAL_LOCK(hadc);
 80044ee:	f04f 0c02 	mov.w	ip, #2
}
 80044f2:	4660      	mov	r0, ip
 80044f4:	b003      	add	sp, #12
 80044f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80044f8:	4d44      	ldr	r5, [pc, #272]	; (800460c <HAL_ADCEx_InjectedConfigChannel+0x48c>)
 80044fa:	e7dd      	b.n	80044b8 <HAL_ADCEx_InjectedConfigChannel+0x338>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80044fc:	681c      	ldr	r4, [r3, #0]
 80044fe:	07e6      	lsls	r6, r4, #31
 8004500:	d5df      	bpl.n	80044c2 <HAL_ADCEx_InjectedConfigChannel+0x342>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004502:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004504:	f043 0320 	orr.w	r3, r3, #32
        tmp_hal_status = HAL_ERROR;
 8004508:	f04f 0c01 	mov.w	ip, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800450c:	6403      	str	r3, [r0, #64]	; 0x40
        tmp_hal_status = HAL_ERROR;
 800450e:	e708      	b.n	8004322 <HAL_ADCEx_InjectedConfigChannel+0x1a2>
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) );
 8004510:	680a      	ldr	r2, [r1, #0]
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 8004512:	6803      	ldr	r3, [r0, #0]
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) );
 8004514:	0212      	lsls	r2, r2, #8
 8004516:	e76b      	b.n	80043f0 <HAL_ADCEx_InjectedConfigChannel+0x270>
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) |
 8004518:	2d08      	cmp	r5, #8
 800451a:	d033      	beq.n	8004584 <HAL_ADCEx_InjectedConfigChannel+0x404>
 800451c:	2d14      	cmp	r5, #20
 800451e:	d043      	beq.n	80045a8 <HAL_ADCEx_InjectedConfigChannel+0x428>
 8004520:	2d1c      	cmp	r5, #28
 8004522:	bf08      	it	eq
 8004524:	2510      	moveq	r5, #16
 8004526:	e760      	b.n	80043ea <HAL_ADCEx_InjectedConfigChannel+0x26a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8004528:	682c      	ldr	r4, [r5, #0]
 800452a:	07e4      	lsls	r4, r4, #31
 800452c:	d4e9      	bmi.n	8004502 <HAL_ADCEx_InjectedConfigChannel+0x382>
 800452e:	e7cd      	b.n	80044cc <HAL_ADCEx_InjectedConfigChannel+0x34c>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004530:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004534:	f47f aef5 	bne.w	8004322 <HAL_ADCEx_InjectedConfigChannel+0x1a2>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004538:	4b35      	ldr	r3, [pc, #212]	; (8004610 <HAL_ADCEx_InjectedConfigChannel+0x490>)
 800453a:	4c36      	ldr	r4, [pc, #216]	; (8004614 <HAL_ADCEx_InjectedConfigChannel+0x494>)
 800453c:	681b      	ldr	r3, [r3, #0]
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800453e:	688a      	ldr	r2, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004540:	fba4 4303 	umull	r4, r3, r4, r3
 8004544:	0c9b      	lsrs	r3, r3, #18
 8004546:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800454a:	005b      	lsls	r3, r3, #1
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800454c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8004550:	608a      	str	r2, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004552:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8004554:	9b01      	ldr	r3, [sp, #4]
 8004556:	2b00      	cmp	r3, #0
 8004558:	f43f aee3 	beq.w	8004322 <HAL_ADCEx_InjectedConfigChannel+0x1a2>
            wait_loop_index--;
 800455c:	9b01      	ldr	r3, [sp, #4]
 800455e:	3b01      	subs	r3, #1
 8004560:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8004562:	9b01      	ldr	r3, [sp, #4]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d1f9      	bne.n	800455c <HAL_ADCEx_InjectedConfigChannel+0x3dc>
 8004568:	e6db      	b.n	8004322 <HAL_ADCEx_InjectedConfigChannel+0x1a2>
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800456a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800456e:	f47f aed8 	bne.w	8004322 <HAL_ADCEx_InjectedConfigChannel+0x1a2>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8004572:	688b      	ldr	r3, [r1, #8]
 8004574:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004578:	608b      	str	r3, [r1, #8]
 800457a:	e6d2      	b.n	8004322 <HAL_ADCEx_InjectedConfigChannel+0x1a2>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	07df      	lsls	r7, r3, #31
 8004580:	d4bf      	bmi.n	8004502 <HAL_ADCEx_InjectedConfigChannel+0x382>
 8004582:	e6c9      	b.n	8004318 <HAL_ADCEx_InjectedConfigChannel+0x198>
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) |
 8004584:	2534      	movs	r5, #52	; 0x34
 8004586:	e730      	b.n	80043ea <HAL_ADCEx_InjectedConfigChannel+0x26a>
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 8004588:	2d08      	cmp	r5, #8
 800458a:	d00b      	beq.n	80045a4 <HAL_ADCEx_InjectedConfigChannel+0x424>
 800458c:	2d14      	cmp	r5, #20
 800458e:	d00d      	beq.n	80045ac <HAL_ADCEx_InjectedConfigChannel+0x42c>
 8004590:	2d1c      	cmp	r5, #28
 8004592:	bf08      	it	eq
 8004594:	2510      	moveq	r5, #16
 8004596:	e61a      	b.n	80041ce <HAL_ADCEx_InjectedConfigChannel+0x4e>
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U) );        
 8004598:	1e7a      	subs	r2, r7, #1
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 800459a:	6803      	ldr	r3, [r0, #0]
 800459c:	4617      	mov	r7, r2
 800459e:	e619      	b.n	80041d4 <HAL_ADCEx_InjectedConfigChannel+0x54>
 80045a0:	4d1d      	ldr	r5, [pc, #116]	; (8004618 <HAL_ADCEx_InjectedConfigChannel+0x498>)
 80045a2:	e789      	b.n	80044b8 <HAL_ADCEx_InjectedConfigChannel+0x338>
 80045a4:	2534      	movs	r5, #52	; 0x34
 80045a6:	e612      	b.n	80041ce <HAL_ADCEx_InjectedConfigChannel+0x4e>
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) |
 80045a8:	251c      	movs	r5, #28
 80045aa:	e71e      	b.n	80043ea <HAL_ADCEx_InjectedConfigChannel+0x26a>
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 80045ac:	251c      	movs	r5, #28
 80045ae:	e60e      	b.n	80041ce <HAL_ADCEx_InjectedConfigChannel+0x4e>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 80045b0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80045b2:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 80045b6:	ebb2 6f86 	cmp.w	r2, r6, lsl #26
 80045ba:	ea4f 6586 	mov.w	r5, r6, lsl #26
 80045be:	d014      	beq.n	80045ea <HAL_ADCEx_InjectedConfigChannel+0x46a>
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 80045c0:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80045c2:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 80045c6:	4295      	cmp	r5, r2
 80045c8:	d014      	beq.n	80045f4 <HAL_ADCEx_InjectedConfigChannel+0x474>
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 80045ca:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80045cc:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 80045d0:	4295      	cmp	r5, r2
 80045d2:	d014      	beq.n	80045fe <HAL_ADCEx_InjectedConfigChannel+0x47e>
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 80045d4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80045d6:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 80045da:	4295      	cmp	r5, r2
 80045dc:	f47f ae67 	bne.w	80042ae <HAL_ADCEx_InjectedConfigChannel+0x12e>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80045e0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80045e2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80045e6:	66da      	str	r2, [r3, #108]	; 0x6c
 80045e8:	e661      	b.n	80042ae <HAL_ADCEx_InjectedConfigChannel+0x12e>
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80045ea:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80045ec:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80045f0:	661a      	str	r2, [r3, #96]	; 0x60
 80045f2:	e7e5      	b.n	80045c0 <HAL_ADCEx_InjectedConfigChannel+0x440>
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80045f4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80045f6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80045fa:	665a      	str	r2, [r3, #100]	; 0x64
 80045fc:	e7e5      	b.n	80045ca <HAL_ADCEx_InjectedConfigChannel+0x44a>
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80045fe:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004600:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004604:	669a      	str	r2, [r3, #104]	; 0x68
 8004606:	e7e5      	b.n	80045d4 <HAL_ADCEx_InjectedConfigChannel+0x454>
 8004608:	83fff000 	.word	0x83fff000
 800460c:	50000100 	.word	0x50000100
 8004610:	20000004 	.word	0x20000004
 8004614:	431bde83 	.word	0x431bde83
 8004618:	50000500 	.word	0x50000500

0800461c <HAL_ADCEx_MultiModeConfigChannel>:
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800461c:	6803      	ldr	r3, [r0, #0]
 800461e:	4a45      	ldr	r2, [pc, #276]	; (8004734 <HAL_ADCEx_MultiModeConfigChannel+0x118>)
 8004620:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 8004624:	b4f0      	push	{r4, r5, r6, r7}
  if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8004626:	680d      	ldr	r5, [r1, #0]
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8004628:	d00e      	beq.n	8004648 <HAL_ADCEx_MultiModeConfigChannel+0x2c>
 800462a:	4293      	cmp	r3, r2
 800462c:	d00a      	beq.n	8004644 <HAL_ADCEx_MultiModeConfigChannel+0x28>
 800462e:	f502 7240 	add.w	r2, r2, #768	; 0x300
 8004632:	4293      	cmp	r3, r2
 8004634:	d04b      	beq.n	80046ce <HAL_ADCEx_MultiModeConfigChannel+0xb2>
 8004636:	4c40      	ldr	r4, [pc, #256]	; (8004738 <HAL_ADCEx_MultiModeConfigChannel+0x11c>)
 8004638:	42a3      	cmp	r3, r4
 800463a:	d005      	beq.n	8004648 <HAL_ADCEx_MultiModeConfigChannel+0x2c>
    return HAL_ERROR;
 800463c:	2201      	movs	r2, #1
} 
 800463e:	4610      	mov	r0, r2
 8004640:	bcf0      	pop	{r4, r5, r6, r7}
 8004642:	4770      	bx	lr
 8004644:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
  __HAL_LOCK(hadc);
 8004648:	f890 c03c 	ldrb.w	ip, [r0, #60]	; 0x3c
 800464c:	f1bc 0f01 	cmp.w	ip, #1
 8004650:	d043      	beq.n	80046da <HAL_ADCEx_MultiModeConfigChannel+0xbe>
 8004652:	2401      	movs	r4, #1
 8004654:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8004658:	689c      	ldr	r4, [r3, #8]
 800465a:	0766      	lsls	r6, r4, #29
 800465c:	d50a      	bpl.n	8004674 <HAL_ADCEx_MultiModeConfigChannel+0x58>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800465e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004660:	f043 0320 	orr.w	r3, r3, #32
    tmp_hal_status = HAL_ERROR;
 8004664:	2201      	movs	r2, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004666:	6403      	str	r3, [r0, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8004668:	2300      	movs	r3, #0
 800466a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
} 
 800466e:	bcf0      	pop	{r4, r5, r6, r7}
 8004670:	4610      	mov	r0, r2
 8004672:	4770      	bx	lr
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8004674:	6894      	ldr	r4, [r2, #8]
 8004676:	0764      	lsls	r4, r4, #29
 8004678:	d4f1      	bmi.n	800465e <HAL_ADCEx_MultiModeConfigChannel+0x42>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800467a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800467e:	d046      	beq.n	800470e <HAL_ADCEx_MultiModeConfigChannel+0xf2>
 8004680:	4f2c      	ldr	r7, [pc, #176]	; (8004734 <HAL_ADCEx_MultiModeConfigChannel+0x118>)
 8004682:	4e2e      	ldr	r6, [pc, #184]	; (800473c <HAL_ADCEx_MultiModeConfigChannel+0x120>)
 8004684:	4c2e      	ldr	r4, [pc, #184]	; (8004740 <HAL_ADCEx_MultiModeConfigChannel+0x124>)
 8004686:	42bb      	cmp	r3, r7
 8004688:	bf08      	it	eq
 800468a:	4634      	moveq	r4, r6
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800468c:	b34d      	cbz	r5, 80046e2 <HAL_ADCEx_MultiModeConfigChannel+0xc6>
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 800468e:	68a6      	ldr	r6, [r4, #8]
 8004690:	684f      	ldr	r7, [r1, #4]
 8004692:	f426 4c60 	bic.w	ip, r6, #57344	; 0xe000
 8004696:	f890 6030 	ldrb.w	r6, [r0, #48]	; 0x30
 800469a:	ea47 3646 	orr.w	r6, r7, r6, lsl #13
 800469e:	ea46 060c 	orr.w	r6, r6, ip
 80046a2:	60a6      	str	r6, [r4, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80046a4:	689e      	ldr	r6, [r3, #8]
 80046a6:	f006 0603 	and.w	r6, r6, #3
 80046aa:	2e01      	cmp	r6, #1
 80046ac:	d03d      	beq.n	800472a <HAL_ADCEx_MultiModeConfigChannel+0x10e>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80046ae:	6893      	ldr	r3, [r2, #8]
 80046b0:	f003 0303 	and.w	r3, r3, #3
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	d030      	beq.n	800471a <HAL_ADCEx_MultiModeConfigChannel+0xfe>
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80046b8:	68a2      	ldr	r2, [r4, #8]
 80046ba:	688b      	ldr	r3, [r1, #8]
 80046bc:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 80046c0:	431d      	orrs	r5, r3
 80046c2:	f022 020f 	bic.w	r2, r2, #15
 80046c6:	4315      	orrs	r5, r2
 80046c8:	60a5      	str	r5, [r4, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80046ca:	2200      	movs	r2, #0
 80046cc:	e7cc      	b.n	8004668 <HAL_ADCEx_MultiModeConfigChannel+0x4c>
  __HAL_LOCK(hadc);
 80046ce:	f890 c03c 	ldrb.w	ip, [r0, #60]	; 0x3c
 80046d2:	4a19      	ldr	r2, [pc, #100]	; (8004738 <HAL_ADCEx_MultiModeConfigChannel+0x11c>)
 80046d4:	f1bc 0f01 	cmp.w	ip, #1
 80046d8:	d1bb      	bne.n	8004652 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 80046da:	2202      	movs	r2, #2
} 
 80046dc:	4610      	mov	r0, r2
 80046de:	bcf0      	pop	{r4, r5, r6, r7}
 80046e0:	4770      	bx	lr
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80046e2:	68a1      	ldr	r1, [r4, #8]
 80046e4:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 80046e8:	60a1      	str	r1, [r4, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80046ea:	6899      	ldr	r1, [r3, #8]
 80046ec:	f001 0103 	and.w	r1, r1, #3
 80046f0:	2901      	cmp	r1, #1
 80046f2:	d016      	beq.n	8004722 <HAL_ADCEx_MultiModeConfigChannel+0x106>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80046f4:	6893      	ldr	r3, [r2, #8]
 80046f6:	f003 0303 	and.w	r3, r3, #3
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d009      	beq.n	8004712 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80046fe:	68a3      	ldr	r3, [r4, #8]
 8004700:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004704:	f023 030f 	bic.w	r3, r3, #15
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004708:	2200      	movs	r2, #0
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 800470a:	60a3      	str	r3, [r4, #8]
 800470c:	e7ac      	b.n	8004668 <HAL_ADCEx_MultiModeConfigChannel+0x4c>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800470e:	4c0b      	ldr	r4, [pc, #44]	; (800473c <HAL_ADCEx_MultiModeConfigChannel+0x120>)
 8004710:	e7bc      	b.n	800468c <HAL_ADCEx_MultiModeConfigChannel+0x70>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8004712:	6813      	ldr	r3, [r2, #0]
 8004714:	07db      	lsls	r3, r3, #31
 8004716:	d4d8      	bmi.n	80046ca <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8004718:	e7f1      	b.n	80046fe <HAL_ADCEx_MultiModeConfigChannel+0xe2>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800471a:	6813      	ldr	r3, [r2, #0]
 800471c:	07de      	lsls	r6, r3, #31
 800471e:	d4d4      	bmi.n	80046ca <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8004720:	e7ca      	b.n	80046b8 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	07d9      	lsls	r1, r3, #31
 8004726:	d4d0      	bmi.n	80046ca <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8004728:	e7e4      	b.n	80046f4 <HAL_ADCEx_MultiModeConfigChannel+0xd8>
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	07df      	lsls	r7, r3, #31
 800472e:	d5be      	bpl.n	80046ae <HAL_ADCEx_MultiModeConfigChannel+0x92>
 8004730:	e7cb      	b.n	80046ca <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8004732:	bf00      	nop
 8004734:	50000100 	.word	0x50000100
 8004738:	50000500 	.word	0x50000500
 800473c:	50000300 	.word	0x50000300
 8004740:	50000700 	.word	0x50000700

08004744 <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004744:	2800      	cmp	r0, #0
 8004746:	d07b      	beq.n	8004840 <HAL_CAN_Init+0xfc>
{
 8004748:	b538      	push	{r3, r4, r5, lr}
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800474a:	f890 3020 	ldrb.w	r3, [r0, #32]
 800474e:	4604      	mov	r4, r0
 8004750:	2b00      	cmp	r3, #0
 8004752:	d072      	beq.n	800483a <HAL_CAN_Init+0xf6>
    HAL_CAN_MspInit(hcan);
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004754:	6822      	ldr	r2, [r4, #0]
 8004756:	6813      	ldr	r3, [r2, #0]
 8004758:	f043 0301 	orr.w	r3, r3, #1
 800475c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800475e:	f7fe fff5 	bl	800374c <HAL_GetTick>
 8004762:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004764:	e004      	b.n	8004770 <HAL_CAN_Init+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004766:	f7fe fff1 	bl	800374c <HAL_GetTick>
 800476a:	1b43      	subs	r3, r0, r5
 800476c:	2b0a      	cmp	r3, #10
 800476e:	d85b      	bhi.n	8004828 <HAL_CAN_Init+0xe4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004770:	6823      	ldr	r3, [r4, #0]
 8004772:	685a      	ldr	r2, [r3, #4]
 8004774:	07d1      	lsls	r1, r2, #31
 8004776:	d5f6      	bpl.n	8004766 <HAL_CAN_Init+0x22>
      return HAL_ERROR;
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	f022 0202 	bic.w	r2, r2, #2
 800477e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004780:	f7fe ffe4 	bl	800374c <HAL_GetTick>
 8004784:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004786:	e004      	b.n	8004792 <HAL_CAN_Init+0x4e>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004788:	f7fe ffe0 	bl	800374c <HAL_GetTick>
 800478c:	1b40      	subs	r0, r0, r5
 800478e:	280a      	cmp	r0, #10
 8004790:	d84a      	bhi.n	8004828 <HAL_CAN_Init+0xe4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004792:	6823      	ldr	r3, [r4, #0]
 8004794:	685a      	ldr	r2, [r3, #4]
 8004796:	0792      	lsls	r2, r2, #30
 8004798:	d4f6      	bmi.n	8004788 <HAL_CAN_Init+0x44>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800479a:	7e22      	ldrb	r2, [r4, #24]
 800479c:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	bf0c      	ite	eq
 80047a2:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80047a6:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 80047aa:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80047ac:	7e62      	ldrb	r2, [r4, #25]
 80047ae:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	bf0c      	ite	eq
 80047b4:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80047b8:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 80047bc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80047be:	7ea2      	ldrb	r2, [r4, #26]
 80047c0:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80047c2:	681a      	ldr	r2, [r3, #0]
 80047c4:	bf0c      	ite	eq
 80047c6:	f042 0220 	orreq.w	r2, r2, #32
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80047ca:	f022 0220 	bicne.w	r2, r2, #32
 80047ce:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80047d0:	7ee2      	ldrb	r2, [r4, #27]
 80047d2:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	bf0c      	ite	eq
 80047d8:	f022 0210 	biceq.w	r2, r2, #16
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80047dc:	f042 0210 	orrne.w	r2, r2, #16
 80047e0:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80047e2:	7f22      	ldrb	r2, [r4, #28]
 80047e4:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80047e6:	681a      	ldr	r2, [r3, #0]
 80047e8:	bf0c      	ite	eq
 80047ea:	f042 0208 	orreq.w	r2, r2, #8
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80047ee:	f022 0208 	bicne.w	r2, r2, #8
 80047f2:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80047f4:	7f62      	ldrb	r2, [r4, #29]
 80047f6:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80047f8:	681a      	ldr	r2, [r3, #0]
 80047fa:	bf0c      	ite	eq
 80047fc:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004800:	f022 0204 	bicne.w	r2, r2, #4
 8004804:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004806:	e9d4 2002 	ldrd	r2, r0, [r4, #8]
 800480a:	6921      	ldr	r1, [r4, #16]
 800480c:	4302      	orrs	r2, r0
 800480e:	430a      	orrs	r2, r1
 8004810:	6960      	ldr	r0, [r4, #20]
 8004812:	6861      	ldr	r1, [r4, #4]
 8004814:	4302      	orrs	r2, r0
 8004816:	3901      	subs	r1, #1
 8004818:	430a      	orrs	r2, r1
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800481a:	2000      	movs	r0, #0

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800481c:	2101      	movs	r1, #1
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800481e:	61da      	str	r2, [r3, #28]
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004820:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 8004822:	f884 1020 	strb.w	r1, [r4, #32]

  /* Return function status */
  return HAL_OK;
}
 8004826:	bd38      	pop	{r3, r4, r5, pc}
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004828:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 800482a:	2205      	movs	r2, #5
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800482c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004830:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8004832:	f884 2020 	strb.w	r2, [r4, #32]
      return HAL_ERROR;
 8004836:	2001      	movs	r0, #1
}
 8004838:	bd38      	pop	{r3, r4, r5, pc}
    HAL_CAN_MspInit(hcan);
 800483a:	f7fc fcf9 	bl	8001230 <HAL_CAN_MspInit>
 800483e:	e789      	b.n	8004754 <HAL_CAN_Init+0x10>
    return HAL_ERROR;
 8004840:	2001      	movs	r0, #1
}
 8004842:	4770      	bx	lr

08004844 <HAL_CAN_ConfigFilter>:
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 8004844:	f890 2020 	ldrb.w	r2, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 8004848:	3a01      	subs	r2, #1
 800484a:	2a01      	cmp	r2, #1
{
 800484c:	4603      	mov	r3, r0
  if ((state == HAL_CAN_STATE_READY) ||
 800484e:	d905      	bls.n	800485c <HAL_CAN_ConfigFilter+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004850:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8004852:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000

    return HAL_ERROR;
 8004856:	2001      	movs	r0, #1
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004858:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800485a:	4770      	bx	lr
  CAN_TypeDef *can_ip = hcan->Instance;
 800485c:	6803      	ldr	r3, [r0, #0]
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800485e:	6948      	ldr	r0, [r1, #20]
{
 8004860:	b470      	push	{r4, r5, r6}
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004862:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
 8004866:	f044 0401 	orr.w	r4, r4, #1
 800486a:	f8c3 4200 	str.w	r4, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800486e:	f8d3 421c 	ldr.w	r4, [r3, #540]	; 0x21c
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8004872:	2501      	movs	r5, #1
 8004874:	f000 021f 	and.w	r2, r0, #31
 8004878:	fa05 f202 	lsl.w	r2, r5, r2
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800487c:	69cd      	ldr	r5, [r1, #28]
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800487e:	ea24 0402 	bic.w	r4, r4, r2
 8004882:	f8c3 421c 	str.w	r4, [r3, #540]	; 0x21c
 8004886:	43d4      	mvns	r4, r2
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8004888:	2d00      	cmp	r5, #0
 800488a:	d13d      	bne.n	8004908 <HAL_CAN_ConfigFilter+0xc4>
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800488c:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004890:	68ce      	ldr	r6, [r1, #12]
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004892:	4025      	ands	r5, r4
 8004894:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004898:	888d      	ldrh	r5, [r1, #4]
 800489a:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800489e:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80048a2:	f8c0 5240 	str.w	r5, [r0, #576]	; 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80048a6:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80048a8:	880d      	ldrh	r5, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80048aa:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80048ae:	f8c0 5244 	str.w	r5, [r0, #580]	; 0x244
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80048b2:	6988      	ldr	r0, [r1, #24]
 80048b4:	bb10      	cbnz	r0, 80048fc <HAL_CAN_ConfigFilter+0xb8>
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80048b6:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 80048ba:	4020      	ands	r0, r4
 80048bc:	f8c3 0204 	str.w	r0, [r3, #516]	; 0x204
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80048c0:	6908      	ldr	r0, [r1, #16]
 80048c2:	b9a8      	cbnz	r0, 80048f0 <HAL_CAN_ConfigFilter+0xac>
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80048c4:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 80048c8:	4004      	ands	r4, r0
 80048ca:	f8c3 4214 	str.w	r4, [r3, #532]	; 0x214
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80048ce:	6a09      	ldr	r1, [r1, #32]
 80048d0:	2901      	cmp	r1, #1
 80048d2:	d104      	bne.n	80048de <HAL_CAN_ConfigFilter+0x9a>
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80048d4:	f8d3 121c 	ldr.w	r1, [r3, #540]	; 0x21c
 80048d8:	430a      	orrs	r2, r1
 80048da:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80048de:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80048e2:	f022 0201 	bic.w	r2, r2, #1
    return HAL_OK;
 80048e6:	2000      	movs	r0, #0
}
 80048e8:	bc70      	pop	{r4, r5, r6}
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80048ea:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 80048ee:	4770      	bx	lr
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80048f0:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 80048f4:	4310      	orrs	r0, r2
 80048f6:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214
 80048fa:	e7e8      	b.n	80048ce <HAL_CAN_ConfigFilter+0x8a>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80048fc:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 8004900:	4310      	orrs	r0, r2
 8004902:	f8c3 0204 	str.w	r0, [r3, #516]	; 0x204
 8004906:	e7db      	b.n	80048c0 <HAL_CAN_ConfigFilter+0x7c>
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004908:	2d01      	cmp	r5, #1
 800490a:	d1d2      	bne.n	80048b2 <HAL_CAN_ConfigFilter+0x6e>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800490c:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004910:	680e      	ldr	r6, [r1, #0]
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8004912:	4315      	orrs	r5, r2
 8004914:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004918:	888d      	ldrh	r5, [r1, #4]
 800491a:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800491e:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004922:	f8c0 5240 	str.w	r5, [r0, #576]	; 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004926:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004928:	898d      	ldrh	r5, [r1, #12]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800492a:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800492e:	f8c0 5244 	str.w	r5, [r0, #580]	; 0x244
 8004932:	e7be      	b.n	80048b2 <HAL_CAN_ConfigFilter+0x6e>

08004934 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004934:	b570      	push	{r4, r5, r6, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8004936:	f890 3020 	ldrb.w	r3, [r0, #32]
 800493a:	2b01      	cmp	r3, #1
{
 800493c:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_READY)
 800493e:	d006      	beq.n	800494e <HAL_CAN_Start+0x1a>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8004940:	6a43      	ldr	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8004942:	2601      	movs	r6, #1
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8004944:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004948:	6243      	str	r3, [r0, #36]	; 0x24
  }
}
 800494a:	4630      	mov	r0, r6
 800494c:	bd70      	pop	{r4, r5, r6, pc}
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800494e:	6802      	ldr	r2, [r0, #0]
 8004950:	b2de      	uxtb	r6, r3
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004952:	2302      	movs	r3, #2
 8004954:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004958:	6813      	ldr	r3, [r2, #0]
 800495a:	f023 0301 	bic.w	r3, r3, #1
 800495e:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8004960:	f7fe fef4 	bl	800374c <HAL_GetTick>
 8004964:	4605      	mov	r5, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004966:	e004      	b.n	8004972 <HAL_CAN_Start+0x3e>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004968:	f7fe fef0 	bl	800374c <HAL_GetTick>
 800496c:	1b43      	subs	r3, r0, r5
 800496e:	2b0a      	cmp	r3, #10
 8004970:	d808      	bhi.n	8004984 <HAL_CAN_Start+0x50>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004972:	6823      	ldr	r3, [r4, #0]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	f013 0301 	ands.w	r3, r3, #1
 800497a:	d1f5      	bne.n	8004968 <HAL_CAN_Start+0x34>
    return HAL_OK;
 800497c:	461e      	mov	r6, r3
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800497e:	6263      	str	r3, [r4, #36]	; 0x24
}
 8004980:	4630      	mov	r0, r6
 8004982:	bd70      	pop	{r4, r5, r6, pc}
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004984:	6a63      	ldr	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8004986:	2205      	movs	r2, #5
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004988:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800498c:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 800498e:	f884 2020 	strb.w	r2, [r4, #32]
}
 8004992:	4630      	mov	r0, r6
 8004994:	bd70      	pop	{r4, r5, r6, pc}
 8004996:	bf00      	nop

08004998 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8004998:	b430      	push	{r4, r5}
 800499a:	4684      	mov	ip, r0
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800499c:	f890 0020 	ldrb.w	r0, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80049a0:	f8dc 5000 	ldr.w	r5, [ip]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80049a4:	3801      	subs	r0, #1
 80049a6:	2801      	cmp	r0, #1
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80049a8:	68ac      	ldr	r4, [r5, #8]
  if ((state == HAL_CAN_STATE_READY) ||
 80049aa:	d835      	bhi.n	8004a18 <HAL_CAN_AddTxMessage+0x80>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80049ac:	f014 5fe0 	tst.w	r4, #469762048	; 0x1c000000
 80049b0:	d03b      	beq.n	8004a2a <HAL_CAN_AddTxMessage+0x92>
        ((tsr & CAN_TSR_TME1) != 0U) ||
        ((tsr & CAN_TSR_TME2) != 0U))
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80049b2:	f3c4 6401 	ubfx	r4, r4, #24, #2

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80049b6:	2c03      	cmp	r4, #3
 80049b8:	d049      	beq.n	8004a4e <HAL_CAN_AddTxMessage+0xb6>

        return HAL_ERROR;
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80049ba:	2001      	movs	r0, #1
 80049bc:	40a0      	lsls	r0, r4
 80049be:	6018      	str	r0, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80049c0:	688b      	ldr	r3, [r1, #8]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d03a      	beq.n	8004a3c <HAL_CAN_AddTxMessage+0xa4>
                                                           pHeader->RTR);
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
                                                           pHeader->IDE |
 80049c6:	68c8      	ldr	r0, [r1, #12]
 80049c8:	4303      	orrs	r3, r0
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80049ca:	6848      	ldr	r0, [r1, #4]
                                                           pHeader->IDE |
 80049cc:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80049d0:	f104 0018 	add.w	r0, r4, #24
 80049d4:	0100      	lsls	r0, r0, #4
 80049d6:	502b      	str	r3, [r5, r0]
                                                           pHeader->RTR);
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80049d8:	eb05 1c04 	add.w	ip, r5, r4, lsl #4
 80049dc:	690b      	ldr	r3, [r1, #16]
 80049de:	f8cc 3184 	str.w	r3, [ip, #388]	; 0x184

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80049e2:	7d09      	ldrb	r1, [r1, #20]
 80049e4:	2901      	cmp	r1, #1
 80049e6:	ea4f 1304 	mov.w	r3, r4, lsl #4
 80049ea:	d105      	bne.n	80049f8 <HAL_CAN_AddTxMessage+0x60>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80049ec:	f8dc 1184 	ldr.w	r1, [ip, #388]	; 0x184
 80049f0:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 80049f4:	f8cc 1184 	str.w	r1, [ip, #388]	; 0x184
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80049f8:	442b      	add	r3, r5
 80049fa:	6851      	ldr	r1, [r2, #4]
 80049fc:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8004a00:	6812      	ldr	r2, [r2, #0]
 8004a02:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8004a06:	f8dc 3180 	ldr.w	r3, [ip, #384]	; 0x180
 8004a0a:	f043 0301 	orr.w	r3, r3, #1

      /* Return function status */
      return HAL_OK;
 8004a0e:	2000      	movs	r0, #0
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 8004a10:	bc30      	pop	{r4, r5}
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8004a12:	f8cc 3180 	str.w	r3, [ip, #384]	; 0x180
}
 8004a16:	4770      	bx	lr
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004a18:	f8dc 3024 	ldr.w	r3, [ip, #36]	; 0x24
 8004a1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    return HAL_ERROR;
 8004a20:	2001      	movs	r0, #1
}
 8004a22:	bc30      	pop	{r4, r5}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004a24:	f8cc 3024 	str.w	r3, [ip, #36]	; 0x24
}
 8004a28:	4770      	bx	lr
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004a2a:	f8dc 3024 	ldr.w	r3, [ip, #36]	; 0x24
 8004a2e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
      return HAL_ERROR;
 8004a32:	2001      	movs	r0, #1
}
 8004a34:	bc30      	pop	{r4, r5}
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004a36:	f8cc 3024 	str.w	r3, [ip, #36]	; 0x24
}
 8004a3a:	4770      	bx	lr
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004a3c:	68cb      	ldr	r3, [r1, #12]
 8004a3e:	6808      	ldr	r0, [r1, #0]
 8004a40:	ea43 5040 	orr.w	r0, r3, r0, lsl #21
 8004a44:	f104 0318 	add.w	r3, r4, #24
 8004a48:	011b      	lsls	r3, r3, #4
 8004a4a:	50e8      	str	r0, [r5, r3]
 8004a4c:	e7c4      	b.n	80049d8 <HAL_CAN_AddTxMessage+0x40>
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8004a4e:	f8dc 3024 	ldr.w	r3, [ip, #36]	; 0x24
 8004a52:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
        return HAL_ERROR;
 8004a56:	2001      	movs	r0, #1
}
 8004a58:	bc30      	pop	{r4, r5}
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8004a5a:	f8cc 3024 	str.w	r3, [ip, #36]	; 0x24
}
 8004a5e:	4770      	bx	lr

08004a60 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8004a60:	b570      	push	{r4, r5, r6, lr}
  HAL_CAN_StateTypeDef state = hcan->State;
 8004a62:	f890 e020 	ldrb.w	lr, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004a66:	f10e 3eff 	add.w	lr, lr, #4294967295
 8004a6a:	f1be 0f01 	cmp.w	lr, #1
{
 8004a6e:	4684      	mov	ip, r0
  if ((state == HAL_CAN_STATE_READY) ||
 8004a70:	d86d      	bhi.n	8004b4e <HAL_CAN_GetRxMessage+0xee>
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004a72:	6800      	ldr	r0, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004a74:	b951      	cbnz	r1, 8004a8c <HAL_CAN_GetRxMessage+0x2c>
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004a76:	68c4      	ldr	r4, [r0, #12]
 8004a78:	07a5      	lsls	r5, r4, #30
 8004a7a:	d10a      	bne.n	8004a92 <HAL_CAN_GetRxMessage+0x32>
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004a7c:	f8dc 3024 	ldr.w	r3, [ip, #36]	; 0x24
 8004a80:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000

        return HAL_ERROR;
 8004a84:	2001      	movs	r0, #1
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004a86:	f8cc 3024 	str.w	r3, [ip, #36]	; 0x24
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 8004a8a:	bd70      	pop	{r4, r5, r6, pc}
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004a8c:	6904      	ldr	r4, [r0, #16]
 8004a8e:	07a4      	lsls	r4, r4, #30
 8004a90:	d0f4      	beq.n	8004a7c <HAL_CAN_GetRxMessage+0x1c>
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004a92:	eb00 1e01 	add.w	lr, r0, r1, lsl #4
 8004a96:	010c      	lsls	r4, r1, #4
 8004a98:	f8de 51b0 	ldr.w	r5, [lr, #432]	; 0x1b0
 8004a9c:	f005 0504 	and.w	r5, r5, #4
 8004aa0:	6095      	str	r5, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004aa2:	2d00      	cmp	r5, #0
 8004aa4:	d05a      	beq.n	8004b5c <HAL_CAN_GetRxMessage+0xfc>
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004aa6:	f8de 51b0 	ldr.w	r5, [lr, #432]	; 0x1b0
 8004aaa:	08ed      	lsrs	r5, r5, #3
 8004aac:	6055      	str	r5, [r2, #4]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8004aae:	f8de 51b0 	ldr.w	r5, [lr, #432]	; 0x1b0
 8004ab2:	f005 0502 	and.w	r5, r5, #2
 8004ab6:	60d5      	str	r5, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004ab8:	f8de 51b4 	ldr.w	r5, [lr, #436]	; 0x1b4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004abc:	f8de 61b4 	ldr.w	r6, [lr, #436]	; 0x1b4
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004ac0:	f005 050f 	and.w	r5, r5, #15
 8004ac4:	6115      	str	r5, [r2, #16]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004ac6:	4420      	add	r0, r4
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004ac8:	f8de 51b4 	ldr.w	r5, [lr, #436]	; 0x1b4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004acc:	f3c6 2607 	ubfx	r6, r6, #8, #8
 8004ad0:	6196      	str	r6, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004ad2:	0c2d      	lsrs	r5, r5, #16
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004ad4:	f8d0 61b8 	ldr.w	r6, [r0, #440]	; 0x1b8
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004ad8:	6155      	str	r5, [r2, #20]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004ada:	701e      	strb	r6, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004adc:	f8dc 2000 	ldr.w	r2, [ip]
 8004ae0:	4422      	add	r2, r4
 8004ae2:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8004ae6:	0a12      	lsrs	r2, r2, #8
 8004ae8:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8004aea:	f8dc 2000 	ldr.w	r2, [ip]
 8004aee:	4422      	add	r2, r4
 8004af0:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8004af4:	0c12      	lsrs	r2, r2, #16
 8004af6:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004af8:	f8dc 2000 	ldr.w	r2, [ip]
 8004afc:	4422      	add	r2, r4
 8004afe:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8004b02:	0e12      	lsrs	r2, r2, #24
 8004b04:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004b06:	f8dc 2000 	ldr.w	r2, [ip]
 8004b0a:	4422      	add	r2, r4
 8004b0c:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8004b10:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8004b12:	f8dc 2000 	ldr.w	r2, [ip]
 8004b16:	4422      	add	r2, r4
 8004b18:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8004b1c:	0a12      	lsrs	r2, r2, #8
 8004b1e:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004b20:	f8dc 2000 	ldr.w	r2, [ip]
 8004b24:	4422      	add	r2, r4
 8004b26:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8004b2a:	0c12      	lsrs	r2, r2, #16
 8004b2c:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8004b2e:	f8dc 2000 	ldr.w	r2, [ip]
 8004b32:	4422      	add	r2, r4
 8004b34:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8004b38:	0e12      	lsrs	r2, r2, #24
 8004b3a:	71da      	strb	r2, [r3, #7]
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004b3c:	f8dc 2000 	ldr.w	r2, [ip]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004b40:	b989      	cbnz	r1, 8004b66 <HAL_CAN_GetRxMessage+0x106>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004b42:	68d3      	ldr	r3, [r2, #12]
 8004b44:	f043 0320 	orr.w	r3, r3, #32
    return HAL_OK;
 8004b48:	4608      	mov	r0, r1
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004b4a:	60d3      	str	r3, [r2, #12]
}
 8004b4c:	bd70      	pop	{r4, r5, r6, pc}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004b4e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004b50:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    return HAL_ERROR;
 8004b54:	2001      	movs	r0, #1
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004b56:	f8cc 3024 	str.w	r3, [ip, #36]	; 0x24
}
 8004b5a:	bd70      	pop	{r4, r5, r6, pc}
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8004b5c:	f8de 51b0 	ldr.w	r5, [lr, #432]	; 0x1b0
 8004b60:	0d6d      	lsrs	r5, r5, #21
 8004b62:	6015      	str	r5, [r2, #0]
 8004b64:	e7a3      	b.n	8004aae <HAL_CAN_GetRxMessage+0x4e>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004b66:	6913      	ldr	r3, [r2, #16]
 8004b68:	f043 0320 	orr.w	r3, r3, #32
    return HAL_OK;
 8004b6c:	2000      	movs	r0, #0
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004b6e:	6113      	str	r3, [r2, #16]
}
 8004b70:	bd70      	pop	{r4, r5, r6, pc}
 8004b72:	bf00      	nop

08004b74 <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8004b74:	f890 2020 	ldrb.w	r2, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004b78:	3a01      	subs	r2, #1
 8004b7a:	2a01      	cmp	r2, #1
{
 8004b7c:	4603      	mov	r3, r0
  if ((state == HAL_CAN_STATE_READY) ||
 8004b7e:	d905      	bls.n	8004b8c <HAL_CAN_ActivateNotification+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004b80:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8004b82:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000

    return HAL_ERROR;
 8004b86:	2001      	movs	r0, #1
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004b88:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8004b8a:	4770      	bx	lr
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004b8c:	6802      	ldr	r2, [r0, #0]
 8004b8e:	6953      	ldr	r3, [r2, #20]
 8004b90:	4319      	orrs	r1, r3
    return HAL_OK;
 8004b92:	2000      	movs	r0, #0
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004b94:	6151      	str	r1, [r2, #20]
    return HAL_OK;
 8004b96:	4770      	bx	lr

08004b98 <HAL_CAN_TxMailbox0CompleteCallback>:
 8004b98:	4770      	bx	lr
 8004b9a:	bf00      	nop

08004b9c <HAL_CAN_TxMailbox1CompleteCallback>:
 8004b9c:	4770      	bx	lr
 8004b9e:	bf00      	nop

08004ba0 <HAL_CAN_TxMailbox2CompleteCallback>:
 8004ba0:	4770      	bx	lr
 8004ba2:	bf00      	nop

08004ba4 <HAL_CAN_TxMailbox0AbortCallback>:
 8004ba4:	4770      	bx	lr
 8004ba6:	bf00      	nop

08004ba8 <HAL_CAN_TxMailbox1AbortCallback>:
 8004ba8:	4770      	bx	lr
 8004baa:	bf00      	nop

08004bac <HAL_CAN_TxMailbox2AbortCallback>:
 8004bac:	4770      	bx	lr
 8004bae:	bf00      	nop

08004bb0 <HAL_CAN_RxFifo0FullCallback>:
 8004bb0:	4770      	bx	lr
 8004bb2:	bf00      	nop

08004bb4 <HAL_CAN_RxFifo1MsgPendingCallback>:
 8004bb4:	4770      	bx	lr
 8004bb6:	bf00      	nop

08004bb8 <HAL_CAN_RxFifo1FullCallback>:
 8004bb8:	4770      	bx	lr
 8004bba:	bf00      	nop

08004bbc <HAL_CAN_SleepCallback>:
 8004bbc:	4770      	bx	lr
 8004bbe:	bf00      	nop

08004bc0 <HAL_CAN_WakeUpFromRxMsgCallback>:
 8004bc0:	4770      	bx	lr
 8004bc2:	bf00      	nop

08004bc4 <HAL_CAN_ErrorCallback>:
 8004bc4:	4770      	bx	lr
 8004bc6:	bf00      	nop

08004bc8 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8004bc8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004bcc:	6803      	ldr	r3, [r0, #0]
 8004bce:	695c      	ldr	r4, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8004bd0:	f8d3 8004 	ldr.w	r8, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004bd4:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8004bd6:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8004bda:	f8d3 a010 	ldr.w	sl, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8004bde:	f8d3 9018 	ldr.w	r9, [r3, #24]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004be2:	f014 0601 	ands.w	r6, r4, #1
{
 8004be6:	4605      	mov	r5, r0
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004be8:	d025      	beq.n	8004c36 <HAL_CAN_IRQHandler+0x6e>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8004bea:	f017 0601 	ands.w	r6, r7, #1
 8004bee:	f040 808f 	bne.w	8004d10 <HAL_CAN_IRQHandler+0x148>
 8004bf2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004bf6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004bfa:	05f8      	lsls	r0, r7, #23
 8004bfc:	d50d      	bpl.n	8004c1a <HAL_CAN_IRQHandler+0x52>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004bfe:	682b      	ldr	r3, [r5, #0]
 8004c00:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004c04:	6098      	str	r0, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004c06:	05bb      	lsls	r3, r7, #22
 8004c08:	f100 80be 	bmi.w	8004d88 <HAL_CAN_IRQHandler+0x1c0>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004c0c:	0578      	lsls	r0, r7, #21
 8004c0e:	f100 80e4 	bmi.w	8004dda <HAL_CAN_IRQHandler+0x212>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004c12:	053b      	lsls	r3, r7, #20
 8004c14:	f140 80f0 	bpl.w	8004df8 <HAL_CAN_IRQHandler+0x230>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004c18:	460e      	mov	r6, r1
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004c1a:	03f8      	lsls	r0, r7, #15
 8004c1c:	d50b      	bpl.n	8004c36 <HAL_CAN_IRQHandler+0x6e>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004c1e:	682b      	ldr	r3, [r5, #0]
 8004c20:	f44f 3280 	mov.w	r2, #65536	; 0x10000

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004c24:	03b9      	lsls	r1, r7, #14
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004c26:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004c28:	f100 80ba 	bmi.w	8004da0 <HAL_CAN_IRQHandler+0x1d8>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8004c2c:	037a      	lsls	r2, r7, #13
 8004c2e:	f140 80cf 	bpl.w	8004dd0 <HAL_CAN_IRQHandler+0x208>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8004c32:	f446 4600 	orr.w	r6, r6, #32768	; 0x8000
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8004c36:	0727      	lsls	r7, r4, #28
 8004c38:	d502      	bpl.n	8004c40 <HAL_CAN_IRQHandler+0x78>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8004c3a:	f01b 0f10 	tst.w	fp, #16
 8004c3e:	d161      	bne.n	8004d04 <HAL_CAN_IRQHandler+0x13c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004c40:	0760      	lsls	r0, r4, #29
 8004c42:	d503      	bpl.n	8004c4c <HAL_CAN_IRQHandler+0x84>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8004c44:	f01b 0f08 	tst.w	fp, #8
 8004c48:	f040 808c 	bne.w	8004d64 <HAL_CAN_IRQHandler+0x19c>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004c4c:	07a1      	lsls	r1, r4, #30
 8004c4e:	d504      	bpl.n	8004c5a <HAL_CAN_IRQHandler+0x92>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004c50:	682b      	ldr	r3, [r5, #0]
 8004c52:	68db      	ldr	r3, [r3, #12]
 8004c54:	079a      	lsls	r2, r3, #30
 8004c56:	f040 808c 	bne.w	8004d72 <HAL_CAN_IRQHandler+0x1aa>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004c5a:	0663      	lsls	r3, r4, #25
 8004c5c:	d502      	bpl.n	8004c64 <HAL_CAN_IRQHandler+0x9c>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004c5e:	f01a 0f10 	tst.w	sl, #16
 8004c62:	d149      	bne.n	8004cf8 <HAL_CAN_IRQHandler+0x130>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004c64:	06a7      	lsls	r7, r4, #26
 8004c66:	d502      	bpl.n	8004c6e <HAL_CAN_IRQHandler+0xa6>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004c68:	f01a 0f08 	tst.w	sl, #8
 8004c6c:	d173      	bne.n	8004d56 <HAL_CAN_IRQHandler+0x18e>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004c6e:	06e0      	lsls	r0, r4, #27
 8004c70:	d503      	bpl.n	8004c7a <HAL_CAN_IRQHandler+0xb2>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004c72:	682b      	ldr	r3, [r5, #0]
 8004c74:	691b      	ldr	r3, [r3, #16]
 8004c76:	0799      	lsls	r1, r3, #30
 8004c78:	d162      	bne.n	8004d40 <HAL_CAN_IRQHandler+0x178>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004c7a:	03a2      	lsls	r2, r4, #14
 8004c7c:	d502      	bpl.n	8004c84 <HAL_CAN_IRQHandler+0xbc>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004c7e:	f018 0f10 	tst.w	r8, #16
 8004c82:	d161      	bne.n	8004d48 <HAL_CAN_IRQHandler+0x180>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004c84:	03e3      	lsls	r3, r4, #15
 8004c86:	d502      	bpl.n	8004c8e <HAL_CAN_IRQHandler+0xc6>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004c88:	f018 0f08 	tst.w	r8, #8
 8004c8c:	d175      	bne.n	8004d7a <HAL_CAN_IRQHandler+0x1b2>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8004c8e:	0427      	lsls	r7, r4, #16
 8004c90:	d505      	bpl.n	8004c9e <HAL_CAN_IRQHandler+0xd6>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004c92:	f018 0f04 	tst.w	r8, #4
 8004c96:	d106      	bne.n	8004ca6 <HAL_CAN_IRQHandler+0xde>
          default:
            break;
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004c98:	682b      	ldr	r3, [r5, #0]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004c9a:	2204      	movs	r2, #4
 8004c9c:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8004c9e:	2e00      	cmp	r6, #0
 8004ca0:	d146      	bne.n	8004d30 <HAL_CAN_IRQHandler+0x168>
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004ca2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004ca6:	05e0      	lsls	r0, r4, #23
 8004ca8:	d504      	bpl.n	8004cb4 <HAL_CAN_IRQHandler+0xec>
 8004caa:	f019 0f01 	tst.w	r9, #1
        errorcode |= HAL_CAN_ERROR_EWG;
 8004cae:	bf18      	it	ne
 8004cb0:	f046 0601 	orrne.w	r6, r6, #1
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004cb4:	05a1      	lsls	r1, r4, #22
 8004cb6:	d504      	bpl.n	8004cc2 <HAL_CAN_IRQHandler+0xfa>
 8004cb8:	f019 0f02 	tst.w	r9, #2
        errorcode |= HAL_CAN_ERROR_EPV;
 8004cbc:	bf18      	it	ne
 8004cbe:	f046 0602 	orrne.w	r6, r6, #2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004cc2:	0562      	lsls	r2, r4, #21
 8004cc4:	d504      	bpl.n	8004cd0 <HAL_CAN_IRQHandler+0x108>
 8004cc6:	f019 0f04 	tst.w	r9, #4
        errorcode |= HAL_CAN_ERROR_BOF;
 8004cca:	bf18      	it	ne
 8004ccc:	f046 0604 	orrne.w	r6, r6, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004cd0:	0523      	lsls	r3, r4, #20
 8004cd2:	d5e1      	bpl.n	8004c98 <HAL_CAN_IRQHandler+0xd0>
 8004cd4:	f019 0970 	ands.w	r9, r9, #112	; 0x70
 8004cd8:	d0de      	beq.n	8004c98 <HAL_CAN_IRQHandler+0xd0>
        switch (esrflags & CAN_ESR_LEC)
 8004cda:	f1b9 0f40 	cmp.w	r9, #64	; 0x40
 8004cde:	f000 809a 	beq.w	8004e16 <HAL_CAN_IRQHandler+0x24e>
 8004ce2:	d861      	bhi.n	8004da8 <HAL_CAN_IRQHandler+0x1e0>
 8004ce4:	f1b9 0f20 	cmp.w	r9, #32
 8004ce8:	f000 8083 	beq.w	8004df2 <HAL_CAN_IRQHandler+0x22a>
 8004cec:	f1b9 0f30 	cmp.w	r9, #48	; 0x30
 8004cf0:	d168      	bne.n	8004dc4 <HAL_CAN_IRQHandler+0x1fc>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004cf2:	f046 0620 	orr.w	r6, r6, #32
            break;
 8004cf6:	e05f      	b.n	8004db8 <HAL_CAN_IRQHandler+0x1f0>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004cf8:	682b      	ldr	r3, [r5, #0]
 8004cfa:	2210      	movs	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004cfc:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004d00:	611a      	str	r2, [r3, #16]
 8004d02:	e7af      	b.n	8004c64 <HAL_CAN_IRQHandler+0x9c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004d04:	682b      	ldr	r3, [r5, #0]
 8004d06:	2210      	movs	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004d08:	f446 7600 	orr.w	r6, r6, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004d0c:	60da      	str	r2, [r3, #12]
 8004d0e:	e797      	b.n	8004c40 <HAL_CAN_IRQHandler+0x78>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8004d10:	2201      	movs	r2, #1
 8004d12:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8004d14:	07bb      	lsls	r3, r7, #30
 8004d16:	d43b      	bmi.n	8004d90 <HAL_CAN_IRQHandler+0x1c8>
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8004d18:	077e      	lsls	r6, r7, #29
 8004d1a:	d460      	bmi.n	8004dde <HAL_CAN_IRQHandler+0x216>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004d1c:	f017 0608 	ands.w	r6, r7, #8
 8004d20:	d06e      	beq.n	8004e00 <HAL_CAN_IRQHandler+0x238>
 8004d22:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8004d26:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004d2a:	f44f 5680 	mov.w	r6, #4096	; 0x1000
 8004d2e:	e764      	b.n	8004bfa <HAL_CAN_IRQHandler+0x32>
    hcan->ErrorCode |= errorcode;
 8004d30:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004d32:	431e      	orrs	r6, r3
    HAL_CAN_ErrorCallback(hcan);
 8004d34:	4628      	mov	r0, r5
    hcan->ErrorCode |= errorcode;
 8004d36:	626e      	str	r6, [r5, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 8004d38:	f7ff ff44 	bl	8004bc4 <HAL_CAN_ErrorCallback>
}
 8004d3c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8004d40:	4628      	mov	r0, r5
 8004d42:	f7ff ff37 	bl	8004bb4 <HAL_CAN_RxFifo1MsgPendingCallback>
 8004d46:	e798      	b.n	8004c7a <HAL_CAN_IRQHandler+0xb2>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004d48:	682b      	ldr	r3, [r5, #0]
 8004d4a:	2210      	movs	r2, #16
 8004d4c:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 8004d4e:	4628      	mov	r0, r5
 8004d50:	f7ff ff34 	bl	8004bbc <HAL_CAN_SleepCallback>
 8004d54:	e796      	b.n	8004c84 <HAL_CAN_IRQHandler+0xbc>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004d56:	682b      	ldr	r3, [r5, #0]
 8004d58:	2208      	movs	r2, #8
 8004d5a:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004d5c:	4628      	mov	r0, r5
 8004d5e:	f7ff ff2b 	bl	8004bb8 <HAL_CAN_RxFifo1FullCallback>
 8004d62:	e784      	b.n	8004c6e <HAL_CAN_IRQHandler+0xa6>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004d64:	682b      	ldr	r3, [r5, #0]
 8004d66:	2208      	movs	r2, #8
 8004d68:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004d6a:	4628      	mov	r0, r5
 8004d6c:	f7ff ff20 	bl	8004bb0 <HAL_CAN_RxFifo0FullCallback>
 8004d70:	e76c      	b.n	8004c4c <HAL_CAN_IRQHandler+0x84>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004d72:	4628      	mov	r0, r5
 8004d74:	f7fc fe38 	bl	80019e8 <HAL_CAN_RxFifo0MsgPendingCallback>
 8004d78:	e76f      	b.n	8004c5a <HAL_CAN_IRQHandler+0x92>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004d7a:	682b      	ldr	r3, [r5, #0]
 8004d7c:	2208      	movs	r2, #8
 8004d7e:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004d80:	4628      	mov	r0, r5
 8004d82:	f7ff ff1d 	bl	8004bc0 <HAL_CAN_WakeUpFromRxMsgCallback>
 8004d86:	e782      	b.n	8004c8e <HAL_CAN_IRQHandler+0xc6>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004d88:	4628      	mov	r0, r5
 8004d8a:	f7ff ff07 	bl	8004b9c <HAL_CAN_TxMailbox1CompleteCallback>
 8004d8e:	e744      	b.n	8004c1a <HAL_CAN_IRQHandler+0x52>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004d90:	f7ff ff02 	bl	8004b98 <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004d94:	2600      	movs	r6, #0
 8004d96:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004d9a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004d9e:	e72c      	b.n	8004bfa <HAL_CAN_IRQHandler+0x32>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004da0:	4628      	mov	r0, r5
 8004da2:	f7ff fefd 	bl	8004ba0 <HAL_CAN_TxMailbox2CompleteCallback>
 8004da6:	e746      	b.n	8004c36 <HAL_CAN_IRQHandler+0x6e>
        switch (esrflags & CAN_ESR_LEC)
 8004da8:	f1b9 0f50 	cmp.w	r9, #80	; 0x50
 8004dac:	d01e      	beq.n	8004dec <HAL_CAN_IRQHandler+0x224>
 8004dae:	f1b9 0f60 	cmp.w	r9, #96	; 0x60
            errorcode |= HAL_CAN_ERROR_CRC;
 8004db2:	bf08      	it	eq
 8004db4:	f446 7680 	orreq.w	r6, r6, #256	; 0x100
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004db8:	682b      	ldr	r3, [r5, #0]
 8004dba:	699a      	ldr	r2, [r3, #24]
 8004dbc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004dc0:	619a      	str	r2, [r3, #24]
 8004dc2:	e76a      	b.n	8004c9a <HAL_CAN_IRQHandler+0xd2>
        switch (esrflags & CAN_ESR_LEC)
 8004dc4:	f1b9 0f10 	cmp.w	r9, #16
 8004dc8:	d1f6      	bne.n	8004db8 <HAL_CAN_IRQHandler+0x1f0>
            errorcode |= HAL_CAN_ERROR_STF;
 8004dca:	f046 0608 	orr.w	r6, r6, #8
            break;
 8004dce:	e7f3      	b.n	8004db8 <HAL_CAN_IRQHandler+0x1f0>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8004dd0:	033b      	lsls	r3, r7, #12
 8004dd2:	d51c      	bpl.n	8004e0e <HAL_CAN_IRQHandler+0x246>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004dd4:	f446 3680 	orr.w	r6, r6, #65536	; 0x10000
 8004dd8:	e72d      	b.n	8004c36 <HAL_CAN_IRQHandler+0x6e>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004dda:	4616      	mov	r6, r2
 8004ddc:	e71d      	b.n	8004c1a <HAL_CAN_IRQHandler+0x52>
 8004dde:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 8004de2:	f44f 4190 	mov.w	r1, #18432	; 0x4800
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004de6:	f44f 6600 	mov.w	r6, #2048	; 0x800
 8004dea:	e706      	b.n	8004bfa <HAL_CAN_IRQHandler+0x32>
            errorcode |= HAL_CAN_ERROR_BD;
 8004dec:	f046 0680 	orr.w	r6, r6, #128	; 0x80
            break;
 8004df0:	e7e2      	b.n	8004db8 <HAL_CAN_IRQHandler+0x1f0>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004df2:	f046 0610 	orr.w	r6, r6, #16
            break;
 8004df6:	e7df      	b.n	8004db8 <HAL_CAN_IRQHandler+0x1f0>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004df8:	4628      	mov	r0, r5
 8004dfa:	f7ff fed5 	bl	8004ba8 <HAL_CAN_TxMailbox1AbortCallback>
 8004dfe:	e70c      	b.n	8004c1a <HAL_CAN_IRQHandler+0x52>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8004e00:	f7ff fed0 	bl	8004ba4 <HAL_CAN_TxMailbox0AbortCallback>
 8004e04:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004e08:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004e0c:	e6f5      	b.n	8004bfa <HAL_CAN_IRQHandler+0x32>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8004e0e:	4628      	mov	r0, r5
 8004e10:	f7ff fecc 	bl	8004bac <HAL_CAN_TxMailbox2AbortCallback>
 8004e14:	e70f      	b.n	8004c36 <HAL_CAN_IRQHandler+0x6e>
            errorcode |= HAL_CAN_ERROR_BR;
 8004e16:	f046 0640 	orr.w	r6, r6, #64	; 0x40
            break;
 8004e1a:	e7cd      	b.n	8004db8 <HAL_CAN_IRQHandler+0x1f0>

08004e1c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004e1c:	4907      	ldr	r1, [pc, #28]	; (8004e3c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8004e1e:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004e20:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004e22:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004e26:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004e2a:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004e2c:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004e2e:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004e32:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8004e36:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8004e38:	4770      	bx	lr
 8004e3a:	bf00      	nop
 8004e3c:	e000ed00 	.word	0xe000ed00

08004e40 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004e40:	4b1c      	ldr	r3, [pc, #112]	; (8004eb4 <HAL_NVIC_SetPriority+0x74>)
 8004e42:	68db      	ldr	r3, [r3, #12]
 8004e44:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004e48:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004e4a:	f1c3 0e07 	rsb	lr, r3, #7
 8004e4e:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e52:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004e56:	bf28      	it	cs
 8004e58:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e5c:	f1bc 0f06 	cmp.w	ip, #6
 8004e60:	d91b      	bls.n	8004e9a <HAL_NVIC_SetPriority+0x5a>
 8004e62:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004e64:	f04f 3cff 	mov.w	ip, #4294967295
 8004e68:	fa0c fc03 	lsl.w	ip, ip, r3
 8004e6c:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e70:	f04f 3cff 	mov.w	ip, #4294967295
 8004e74:	fa0c fc0e 	lsl.w	ip, ip, lr
 8004e78:	ea21 010c 	bic.w	r1, r1, ip
 8004e7c:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8004e7e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e80:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8004e84:	db0c      	blt.n	8004ea0 <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e86:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8004e8a:	0109      	lsls	r1, r1, #4
 8004e8c:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8004e90:	b2c9      	uxtb	r1, r1
 8004e92:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8004e96:	f85d fb04 	ldr.w	pc, [sp], #4
 8004e9a:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e9c:	4613      	mov	r3, r2
 8004e9e:	e7e7      	b.n	8004e70 <HAL_NVIC_SetPriority+0x30>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ea0:	4b05      	ldr	r3, [pc, #20]	; (8004eb8 <HAL_NVIC_SetPriority+0x78>)
 8004ea2:	f000 000f 	and.w	r0, r0, #15
 8004ea6:	0109      	lsls	r1, r1, #4
 8004ea8:	4403      	add	r3, r0
 8004eaa:	b2c9      	uxtb	r1, r1
 8004eac:	7619      	strb	r1, [r3, #24]
 8004eae:	f85d fb04 	ldr.w	pc, [sp], #4
 8004eb2:	bf00      	nop
 8004eb4:	e000ed00 	.word	0xe000ed00
 8004eb8:	e000ecfc 	.word	0xe000ecfc

08004ebc <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004ebc:	2800      	cmp	r0, #0
 8004ebe:	db08      	blt.n	8004ed2 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004ec0:	0941      	lsrs	r1, r0, #5
 8004ec2:	4a04      	ldr	r2, [pc, #16]	; (8004ed4 <HAL_NVIC_EnableIRQ+0x18>)
 8004ec4:	f000 001f 	and.w	r0, r0, #31
 8004ec8:	2301      	movs	r3, #1
 8004eca:	fa03 f000 	lsl.w	r0, r3, r0
 8004ece:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8004ed2:	4770      	bx	lr
 8004ed4:	e000e100 	.word	0xe000e100

08004ed8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004ed8:	3801      	subs	r0, #1
 8004eda:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8004ede:	d210      	bcs.n	8004f02 <HAL_SYSTICK_Config+0x2a>
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004ee0:	b410      	push	{r4}
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004ee2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ee6:	4c08      	ldr	r4, [pc, #32]	; (8004f08 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004ee8:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004eea:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
 8004eee:	f884 c023 	strb.w	ip, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004ef2:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004ef4:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004ef6:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004ef8:	619a      	str	r2, [r3, #24]
   return SysTick_Config(TicksNumb);
}
 8004efa:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004efe:	6119      	str	r1, [r3, #16]
 8004f00:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8004f02:	2001      	movs	r0, #1
 8004f04:	4770      	bx	lr
 8004f06:	bf00      	nop
 8004f08:	e000ed00 	.word	0xe000ed00

08004f0c <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
  uint32_t tmp = 0U;
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8004f0c:	2800      	cmp	r0, #0
 8004f0e:	d035      	beq.n	8004f7c <HAL_DMA_Init+0x70>
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004f10:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
{ 
 8004f14:	b410      	push	{r4}
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f16:	68c4      	ldr	r4, [r0, #12]
  tmp = hdma->Instance->CCR;
 8004f18:	6801      	ldr	r1, [r0, #0]
  tmp |=  hdma->Init.Direction        |
 8004f1a:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f1c:	6902      	ldr	r2, [r0, #16]
 8004f1e:	4323      	orrs	r3, r4
 8004f20:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f22:	e9d0 4205 	ldrd	r4, r2, [r0, #20]
 8004f26:	4323      	orrs	r3, r4
 8004f28:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f2a:	69c2      	ldr	r2, [r0, #28]
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004f2c:	4c14      	ldr	r4, [pc, #80]	; (8004f80 <HAL_DMA_Init+0x74>)
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f2e:	4313      	orrs	r3, r2
  tmp = hdma->Instance->CCR;
 8004f30:	680a      	ldr	r2, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004f32:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
 8004f36:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmp |=  hdma->Init.Direction        |
 8004f3a:	4313      	orrs	r3, r2
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004f3c:	42a1      	cmp	r1, r4
  hdma->Instance->CCR = tmp;  
 8004f3e:	600b      	str	r3, [r1, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004f40:	d912      	bls.n	8004f68 <HAL_DMA_Init+0x5c>
    hdma->DmaBaseAddress = DMA1;
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004f42:	4b10      	ldr	r3, [pc, #64]	; (8004f84 <HAL_DMA_Init+0x78>)
 8004f44:	4a10      	ldr	r2, [pc, #64]	; (8004f88 <HAL_DMA_Init+0x7c>)
    hdma->DmaBaseAddress = DMA2;
 8004f46:	4c11      	ldr	r4, [pc, #68]	; (8004f8c <HAL_DMA_Init+0x80>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004f48:	440b      	add	r3, r1
 8004f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8004f4e:	091b      	lsrs	r3, r3, #4
 8004f50:	009b      	lsls	r3, r3, #2
  hdma->Lock = HAL_UNLOCKED;
 8004f52:	f44f 7180 	mov.w	r1, #256	; 0x100
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f56:	2200      	movs	r2, #0
  hdma->Lock = HAL_UNLOCKED;
 8004f58:	8401      	strh	r1, [r0, #32]
 8004f5a:	e9c0 430f 	strd	r4, r3, [r0, #60]	; 0x3c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f5e:	6382      	str	r2, [r0, #56]	; 0x38
}  
 8004f60:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 8004f64:	4610      	mov	r0, r2
}  
 8004f66:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004f68:	4b09      	ldr	r3, [pc, #36]	; (8004f90 <HAL_DMA_Init+0x84>)
 8004f6a:	4a07      	ldr	r2, [pc, #28]	; (8004f88 <HAL_DMA_Init+0x7c>)
 8004f6c:	440b      	add	r3, r1
 8004f6e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f72:	091b      	lsrs	r3, r3, #4
    hdma->DmaBaseAddress = DMA1;
 8004f74:	f2a4 4407 	subw	r4, r4, #1031	; 0x407
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004f78:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA1;
 8004f7a:	e7ea      	b.n	8004f52 <HAL_DMA_Init+0x46>
    return HAL_ERROR;
 8004f7c:	2001      	movs	r0, #1
}  
 8004f7e:	4770      	bx	lr
 8004f80:	40020407 	.word	0x40020407
 8004f84:	bffdfbf8 	.word	0xbffdfbf8
 8004f88:	cccccccd 	.word	0xcccccccd
 8004f8c:	40020400 	.word	0x40020400
 8004f90:	bffdfff8 	.word	0xbffdfff8

08004f94 <HAL_DMA_Start_IT>:
{
 8004f94:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hdma);
 8004f96:	f890 4020 	ldrb.w	r4, [r0, #32]
 8004f9a:	2c01      	cmp	r4, #1
 8004f9c:	d039      	beq.n	8005012 <HAL_DMA_Start_IT+0x7e>
  if(HAL_DMA_STATE_READY == hdma->State)
 8004f9e:	f890 c021 	ldrb.w	ip, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8004fa2:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8004fa4:	45a4      	cmp	ip, r4
  __HAL_LOCK(hdma);
 8004fa6:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8004faa:	d005      	beq.n	8004fb8 <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma); 
 8004fac:	2300      	movs	r3, #0
 8004fae:	f880 3020 	strb.w	r3, [r0, #32]
} 
 8004fb2:	bc70      	pop	{r4, r5, r6}
    status = HAL_BUSY;
 8004fb4:	2002      	movs	r0, #2
} 
 8004fb6:	4770      	bx	lr
  	hdma->State = HAL_DMA_STATE_BUSY;
 8004fb8:	2502      	movs	r5, #2
 8004fba:	f880 5021 	strb.w	r5, [r0, #33]	; 0x21
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004fbe:	6804      	ldr	r4, [r0, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004fc0:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004fc2:	2500      	movs	r5, #0
 8004fc4:	6385      	str	r5, [r0, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004fc6:	6825      	ldr	r5, [r4, #0]
 8004fc8:	f025 0501 	bic.w	r5, r5, #1
 8004fcc:	6025      	str	r5, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004fce:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8004fd0:	fa0c f505 	lsl.w	r5, ip, r5
 8004fd4:	6075      	str	r5, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 8004fd6:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004fd8:	6843      	ldr	r3, [r0, #4]
 8004fda:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 8004fdc:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->Instance->CPAR = DstAddress;
 8004fde:	bf0b      	itete	eq
 8004fe0:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 8004fe2:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8004fe4:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 8004fe6:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8004fe8:	b153      	cbz	r3, 8005000 <HAL_DMA_Start_IT+0x6c>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004fea:	6823      	ldr	r3, [r4, #0]
 8004fec:	f043 030e 	orr.w	r3, r3, #14
 8004ff0:	6023      	str	r3, [r4, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8004ff2:	6823      	ldr	r3, [r4, #0]
 8004ff4:	f043 0301 	orr.w	r3, r3, #1
	HAL_StatusTypeDef status = HAL_OK;
 8004ff8:	2000      	movs	r0, #0
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8004ffa:	6023      	str	r3, [r4, #0]
} 
 8004ffc:	bc70      	pop	{r4, r5, r6}
 8004ffe:	4770      	bx	lr
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8005000:	6823      	ldr	r3, [r4, #0]
 8005002:	f043 030a 	orr.w	r3, r3, #10
 8005006:	6023      	str	r3, [r4, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8005008:	6823      	ldr	r3, [r4, #0]
 800500a:	f023 0304 	bic.w	r3, r3, #4
 800500e:	6023      	str	r3, [r4, #0]
 8005010:	e7ef      	b.n	8004ff2 <HAL_DMA_Start_IT+0x5e>
  __HAL_LOCK(hdma);
 8005012:	2002      	movs	r0, #2
} 
 8005014:	bc70      	pop	{r4, r5, r6}
 8005016:	4770      	bx	lr

08005018 <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005018:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
 800501c:	2a02      	cmp	r2, #2
{
 800501e:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005020:	d006      	beq.n	8005030 <HAL_DMA_Abort+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005022:	2104      	movs	r1, #4
    __HAL_UNLOCK(hdma);
 8005024:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005026:	6381      	str	r1, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8005028:	f880 2020 	strb.w	r2, [r0, #32]
    return HAL_ERROR;
 800502c:	2001      	movs	r0, #1
}
 800502e:	4770      	bx	lr
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005030:	6802      	ldr	r2, [r0, #0]
 8005032:	6811      	ldr	r1, [r2, #0]
 8005034:	f021 010e 	bic.w	r1, r1, #14
{
 8005038:	b410      	push	{r4}
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800503a:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800503c:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800503e:	6011      	str	r1, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8005040:	6811      	ldr	r1, [r2, #0]
 8005042:	f021 0101 	bic.w	r1, r1, #1
 8005046:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8005048:	2201      	movs	r2, #1
 800504a:	40a2      	lsls	r2, r4
  __HAL_UNLOCK(hdma);
 800504c:	f44f 7180 	mov.w	r1, #256	; 0x100
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8005050:	6042      	str	r2, [r0, #4]
  __HAL_UNLOCK(hdma);
 8005052:	8419      	strh	r1, [r3, #32]
  return HAL_OK;
 8005054:	2000      	movs	r0, #0
}
 8005056:	f85d 4b04 	ldr.w	r4, [sp], #4
 800505a:	4770      	bx	lr

0800505c <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800505c:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
 8005060:	2a02      	cmp	r2, #2
 8005062:	d003      	beq.n	800506c <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005064:	2204      	movs	r2, #4
 8005066:	6382      	str	r2, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8005068:	2001      	movs	r0, #1
}
 800506a:	4770      	bx	lr
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800506c:	6802      	ldr	r2, [r0, #0]
 800506e:	6811      	ldr	r1, [r2, #0]
 8005070:	f021 010e 	bic.w	r1, r1, #14
{  
 8005074:	b510      	push	{r4, lr}
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8005076:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005078:	6011      	str	r1, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800507a:	6811      	ldr	r1, [r2, #0]
 800507c:	f021 0101 	bic.w	r1, r1, #1
 8005080:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8005082:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8005084:	2101      	movs	r1, #1
 8005086:	4091      	lsls	r1, r2
    if(hdma->XferAbortCallback != NULL)
 8005088:	6b42      	ldr	r2, [r0, #52]	; 0x34
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800508a:	6061      	str	r1, [r4, #4]
    __HAL_UNLOCK(hdma);
 800508c:	f44f 7c80 	mov.w	ip, #256	; 0x100
 8005090:	f8a0 c020 	strh.w	ip, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8005094:	b112      	cbz	r2, 800509c <HAL_DMA_Abort_IT+0x40>
      hdma->XferAbortCallback(hdma);
 8005096:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 8005098:	2000      	movs	r0, #0
}
 800509a:	bd10      	pop	{r4, pc}
  HAL_StatusTypeDef status = HAL_OK;
 800509c:	4610      	mov	r0, r2
}
 800509e:	bd10      	pop	{r4, pc}

080050a0 <HAL_DMA_IRQHandler>:
{
 80050a0:	b470      	push	{r4, r5, r6}
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80050a2:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80050a4:	6c02      	ldr	r2, [r0, #64]	; 0x40
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80050a6:	6831      	ldr	r1, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80050a8:	6804      	ldr	r4, [r0, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80050aa:	2304      	movs	r3, #4
 80050ac:	4093      	lsls	r3, r2
 80050ae:	420b      	tst	r3, r1
  uint32_t source_it = hdma->Instance->CCR;
 80050b0:	6825      	ldr	r5, [r4, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80050b2:	d00e      	beq.n	80050d2 <HAL_DMA_IRQHandler+0x32>
 80050b4:	f015 0f04 	tst.w	r5, #4
 80050b8:	d00b      	beq.n	80050d2 <HAL_DMA_IRQHandler+0x32>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80050ba:	6822      	ldr	r2, [r4, #0]
 80050bc:	0692      	lsls	r2, r2, #26
 80050be:	d403      	bmi.n	80050c8 <HAL_DMA_IRQHandler+0x28>
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80050c0:	6822      	ldr	r2, [r4, #0]
 80050c2:	f022 0204 	bic.w	r2, r2, #4
 80050c6:	6022      	str	r2, [r4, #0]
  	if(hdma->XferHalfCpltCallback != NULL)
 80050c8:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80050ca:	6073      	str	r3, [r6, #4]
  	if(hdma->XferHalfCpltCallback != NULL)
 80050cc:	b1ca      	cbz	r2, 8005102 <HAL_DMA_IRQHandler+0x62>
}  
 80050ce:	bc70      	pop	{r4, r5, r6}
  		hdma->XferCpltCallback(hdma);
 80050d0:	4710      	bx	r2
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80050d2:	2302      	movs	r3, #2
 80050d4:	4093      	lsls	r3, r2
 80050d6:	420b      	tst	r3, r1
 80050d8:	d015      	beq.n	8005106 <HAL_DMA_IRQHandler+0x66>
 80050da:	f015 0f02 	tst.w	r5, #2
 80050de:	d012      	beq.n	8005106 <HAL_DMA_IRQHandler+0x66>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80050e0:	6822      	ldr	r2, [r4, #0]
 80050e2:	0692      	lsls	r2, r2, #26
 80050e4:	d406      	bmi.n	80050f4 <HAL_DMA_IRQHandler+0x54>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80050e6:	6822      	ldr	r2, [r4, #0]
 80050e8:	f022 020a 	bic.w	r2, r2, #10
 80050ec:	6022      	str	r2, [r4, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 80050ee:	2201      	movs	r2, #1
 80050f0:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  	if(hdma->XferCpltCallback != NULL)
 80050f4:	6a82      	ldr	r2, [r0, #40]	; 0x28
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80050f6:	6073      	str	r3, [r6, #4]
  	__HAL_UNLOCK(hdma);
 80050f8:	2100      	movs	r1, #0
 80050fa:	f880 1020 	strb.w	r1, [r0, #32]
  	if(hdma->XferCpltCallback != NULL)
 80050fe:	2a00      	cmp	r2, #0
 8005100:	d1e5      	bne.n	80050ce <HAL_DMA_IRQHandler+0x2e>
}  
 8005102:	bc70      	pop	{r4, r5, r6}
 8005104:	4770      	bx	lr
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8005106:	2308      	movs	r3, #8
 8005108:	4093      	lsls	r3, r2
 800510a:	420b      	tst	r3, r1
 800510c:	d0f9      	beq.n	8005102 <HAL_DMA_IRQHandler+0x62>
 800510e:	072b      	lsls	r3, r5, #28
 8005110:	d5f7      	bpl.n	8005102 <HAL_DMA_IRQHandler+0x62>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005112:	6823      	ldr	r3, [r4, #0]
    if(hdma->XferErrorCallback != NULL)
 8005114:	6b01      	ldr	r1, [r0, #48]	; 0x30
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005116:	f023 030e 	bic.w	r3, r3, #14
 800511a:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800511c:	2301      	movs	r3, #1
 800511e:	fa03 f202 	lsl.w	r2, r3, r2
    __HAL_UNLOCK(hdma); 
 8005122:	f44f 7480 	mov.w	r4, #256	; 0x100
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8005126:	6072      	str	r2, [r6, #4]
    __HAL_UNLOCK(hdma); 
 8005128:	8404      	strh	r4, [r0, #32]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800512a:	6383      	str	r3, [r0, #56]	; 0x38
    if(hdma->XferErrorCallback != NULL)
 800512c:	2900      	cmp	r1, #0
 800512e:	d0e8      	beq.n	8005102 <HAL_DMA_IRQHandler+0x62>
}  
 8005130:	bc70      	pop	{r4, r5, r6}
    	hdma->XferErrorCallback(hdma);
 8005132:	4708      	bx	r1

08005134 <HAL_FLASH_Program>:
  * @param  Data          Specifie the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8005134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  HAL_StatusTypeDef status = HAL_ERROR;
  uint8_t index = 0U;
  uint8_t nbiterations = 0U;
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005138:	f8df a188 	ldr.w	sl, [pc, #392]	; 80052c4 <HAL_FLASH_Program+0x190>
{
 800513c:	4699      	mov	r9, r3
  __HAL_LOCK(&pFlash);
 800513e:	f89a 3018 	ldrb.w	r3, [sl, #24]
 8005142:	2b01      	cmp	r3, #1
{
 8005144:	b083      	sub	sp, #12
  __HAL_LOCK(&pFlash);
 8005146:	f000 80ad 	beq.w	80052a4 <HAL_FLASH_Program+0x170>
 800514a:	2301      	movs	r3, #1
 800514c:	4606      	mov	r6, r0
 800514e:	4688      	mov	r8, r1
 8005150:	4693      	mov	fp, r2
 8005152:	f88a 3018 	strb.w	r3, [sl, #24]
{
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8005156:	f7fe faf9 	bl	800374c <HAL_GetTick>
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800515a:	4d59      	ldr	r5, [pc, #356]	; (80052c0 <HAL_FLASH_Program+0x18c>)
  uint32_t tickstart = HAL_GetTick();
 800515c:	4604      	mov	r4, r0
  { 
    if (Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 800515e:	f24c 3750 	movw	r7, #50000	; 0xc350
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8005162:	e005      	b.n	8005170 <HAL_FLASH_Program+0x3c>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8005164:	f7fe faf2 	bl	800374c <HAL_GetTick>
 8005168:	1b00      	subs	r0, r0, r4
 800516a:	42b8      	cmp	r0, r7
 800516c:	f200 8083 	bhi.w	8005276 <HAL_FLASH_Program+0x142>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8005170:	68eb      	ldr	r3, [r5, #12]
 8005172:	07db      	lsls	r3, r3, #31
 8005174:	d4f6      	bmi.n	8005164 <HAL_FLASH_Program+0x30>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8005176:	68eb      	ldr	r3, [r5, #12]
 8005178:	0698      	lsls	r0, r3, #26
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800517a:	bf44      	itt	mi
 800517c:	2320      	movmi	r3, #32
 800517e:	60eb      	strmi	r3, [r5, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8005180:	4b4f      	ldr	r3, [pc, #316]	; (80052c0 <HAL_FLASH_Program+0x18c>)
 8005182:	68da      	ldr	r2, [r3, #12]
 8005184:	06d1      	lsls	r1, r2, #27
 8005186:	d478      	bmi.n	800527a <HAL_FLASH_Program+0x146>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8005188:	68df      	ldr	r7, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800518a:	f017 0704 	ands.w	r7, r7, #4
 800518e:	d174      	bne.n	800527a <HAL_FLASH_Program+0x146>
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8005190:	2e01      	cmp	r6, #1
 8005192:	d003      	beq.n	800519c <HAL_FLASH_Program+0x68>
      nbiterations = 4U;
 8005194:	2e02      	cmp	r6, #2
 8005196:	bf0c      	ite	eq
 8005198:	2602      	moveq	r6, #2
 800519a:	2604      	movne	r6, #4
    for (index = 0U; index < nbiterations; index++)
 800519c:	eb08 0346 	add.w	r3, r8, r6, lsl #1
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80051a0:	4c47      	ldr	r4, [pc, #284]	; (80052c0 <HAL_FLASH_Program+0x18c>)
 80051a2:	9301      	str	r3, [sp, #4]
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80051a4:	f24c 3650 	movw	r6, #50000	; 0xc350
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 80051a8:	f1c7 0220 	rsb	r2, r7, #32
 80051ac:	fa09 f202 	lsl.w	r2, r9, r2
 80051b0:	fa2b f307 	lsr.w	r3, fp, r7
 80051b4:	4313      	orrs	r3, r2
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80051b6:	2200      	movs	r2, #0
 80051b8:	f8ca 201c 	str.w	r2, [sl, #28]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 80051bc:	f1a7 0120 	sub.w	r1, r7, #32
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80051c0:	6922      	ldr	r2, [r4, #16]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 80051c2:	fa29 f101 	lsr.w	r1, r9, r1
 80051c6:	430b      	orrs	r3, r1
 80051c8:	b29b      	uxth	r3, r3
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80051ca:	f042 0201 	orr.w	r2, r2, #1
 80051ce:	6122      	str	r2, [r4, #16]
  *(__IO uint16_t*)Address = Data;
 80051d0:	f8a8 3000 	strh.w	r3, [r8]
  uint32_t tickstart = HAL_GetTick();
 80051d4:	f7fe faba 	bl	800374c <HAL_GetTick>
 80051d8:	4605      	mov	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80051da:	e004      	b.n	80051e6 <HAL_FLASH_Program+0xb2>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80051dc:	f7fe fab6 	bl	800374c <HAL_GetTick>
 80051e0:	1b40      	subs	r0, r0, r5
 80051e2:	42b0      	cmp	r0, r6
 80051e4:	d81f      	bhi.n	8005226 <HAL_FLASH_Program+0xf2>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80051e6:	68e3      	ldr	r3, [r4, #12]
 80051e8:	07db      	lsls	r3, r3, #31
 80051ea:	d4f7      	bmi.n	80051dc <HAL_FLASH_Program+0xa8>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80051ec:	68e3      	ldr	r3, [r4, #12]
 80051ee:	0698      	lsls	r0, r3, #26
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80051f0:	bf44      	itt	mi
 80051f2:	2320      	movmi	r3, #32
 80051f4:	60e3      	strmi	r3, [r4, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80051f6:	68e3      	ldr	r3, [r4, #12]
 80051f8:	06d9      	lsls	r1, r3, #27
 80051fa:	d41a      	bmi.n	8005232 <HAL_FLASH_Program+0xfe>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80051fc:	68e0      	ldr	r0, [r4, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80051fe:	f010 0004 	ands.w	r0, r0, #4
 8005202:	d116      	bne.n	8005232 <HAL_FLASH_Program+0xfe>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8005204:	6923      	ldr	r3, [r4, #16]
 8005206:	f023 0301 	bic.w	r3, r3, #1
 800520a:	6123      	str	r3, [r4, #16]
    for (index = 0U; index < nbiterations; index++)
 800520c:	9b01      	ldr	r3, [sp, #4]
 800520e:	f108 0802 	add.w	r8, r8, #2
 8005212:	4598      	cmp	r8, r3
 8005214:	f107 0710 	add.w	r7, r7, #16
 8005218:	d1c6      	bne.n	80051a8 <HAL_FLASH_Program+0x74>
  __HAL_UNLOCK(&pFlash);
 800521a:	2300      	movs	r3, #0
 800521c:	f88a 3018 	strb.w	r3, [sl, #24]
}
 8005220:	b003      	add	sp, #12
 8005222:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8005226:	6923      	ldr	r3, [r4, #16]
 8005228:	f023 0301 	bic.w	r3, r3, #1
 800522c:	2003      	movs	r0, #3
 800522e:	6123      	str	r3, [r4, #16]
      if (status != HAL_OK)
 8005230:	e7f3      	b.n	800521a <HAL_FLASH_Program+0xe6>
  */
static void FLASH_SetErrorCode(void)
{
  uint32_t flags = 0U;
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8005232:	4b23      	ldr	r3, [pc, #140]	; (80052c0 <HAL_FLASH_Program+0x18c>)
 8005234:	68db      	ldr	r3, [r3, #12]
 8005236:	f013 0310 	ands.w	r3, r3, #16
 800523a:	d01a      	beq.n	8005272 <HAL_FLASH_Program+0x13e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800523c:	f8da 301c 	ldr.w	r3, [sl, #28]
 8005240:	f043 0302 	orr.w	r3, r3, #2
 8005244:	f8ca 301c 	str.w	r3, [sl, #28]
 8005248:	2114      	movs	r1, #20
    flags |= FLASH_FLAG_WRPERR;
 800524a:	2310      	movs	r3, #16
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800524c:	4a1c      	ldr	r2, [pc, #112]	; (80052c0 <HAL_FLASH_Program+0x18c>)
 800524e:	68d2      	ldr	r2, [r2, #12]
 8005250:	0752      	lsls	r2, r2, #29
 8005252:	d506      	bpl.n	8005262 <HAL_FLASH_Program+0x12e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8005254:	f8da 201c 	ldr.w	r2, [sl, #28]
 8005258:	f042 0201 	orr.w	r2, r2, #1
    flags |= FLASH_FLAG_PGERR;
 800525c:	460b      	mov	r3, r1
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800525e:	f8ca 201c 	str.w	r2, [sl, #28]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8005262:	4a17      	ldr	r2, [pc, #92]	; (80052c0 <HAL_FLASH_Program+0x18c>)
 8005264:	60d3      	str	r3, [r2, #12]
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8005266:	6913      	ldr	r3, [r2, #16]
 8005268:	f023 0301 	bic.w	r3, r3, #1
    return HAL_ERROR;
 800526c:	2001      	movs	r0, #1
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 800526e:	6113      	str	r3, [r2, #16]
      if (status != HAL_OK)
 8005270:	e7d3      	b.n	800521a <HAL_FLASH_Program+0xe6>
 8005272:	2104      	movs	r1, #4
 8005274:	e7ea      	b.n	800524c <HAL_FLASH_Program+0x118>
 8005276:	2003      	movs	r0, #3
 8005278:	e7cf      	b.n	800521a <HAL_FLASH_Program+0xe6>
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800527a:	4b11      	ldr	r3, [pc, #68]	; (80052c0 <HAL_FLASH_Program+0x18c>)
 800527c:	68db      	ldr	r3, [r3, #12]
 800527e:	f013 0310 	ands.w	r3, r3, #16
 8005282:	d113      	bne.n	80052ac <HAL_FLASH_Program+0x178>
 8005284:	2104      	movs	r1, #4
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8005286:	4a0e      	ldr	r2, [pc, #56]	; (80052c0 <HAL_FLASH_Program+0x18c>)
 8005288:	68d2      	ldr	r2, [r2, #12]
 800528a:	0752      	lsls	r2, r2, #29
 800528c:	d506      	bpl.n	800529c <HAL_FLASH_Program+0x168>
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800528e:	f8da 201c 	ldr.w	r2, [sl, #28]
 8005292:	f042 0201 	orr.w	r2, r2, #1
    flags |= FLASH_FLAG_PGERR;
 8005296:	460b      	mov	r3, r1
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8005298:	f8ca 201c 	str.w	r2, [sl, #28]
  __HAL_FLASH_CLEAR_FLAG(flags);
 800529c:	4a08      	ldr	r2, [pc, #32]	; (80052c0 <HAL_FLASH_Program+0x18c>)
    return HAL_ERROR;
 800529e:	2001      	movs	r0, #1
  __HAL_FLASH_CLEAR_FLAG(flags);
 80052a0:	60d3      	str	r3, [r2, #12]
  if(status == HAL_OK)
 80052a2:	e7ba      	b.n	800521a <HAL_FLASH_Program+0xe6>
  __HAL_LOCK(&pFlash);
 80052a4:	2002      	movs	r0, #2
}
 80052a6:	b003      	add	sp, #12
 80052a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80052ac:	f8da 301c 	ldr.w	r3, [sl, #28]
 80052b0:	f043 0302 	orr.w	r3, r3, #2
 80052b4:	f8ca 301c 	str.w	r3, [sl, #28]
 80052b8:	2114      	movs	r1, #20
    flags |= FLASH_FLAG_WRPERR;
 80052ba:	2310      	movs	r3, #16
 80052bc:	e7e3      	b.n	8005286 <HAL_FLASH_Program+0x152>
 80052be:	bf00      	nop
 80052c0:	40022000 	.word	0x40022000
 80052c4:	20001800 	.word	0x20001800

080052c8 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80052c8:	4b06      	ldr	r3, [pc, #24]	; (80052e4 <HAL_FLASH_Unlock+0x1c>)
 80052ca:	6918      	ldr	r0, [r3, #16]
 80052cc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80052d0:	d006      	beq.n	80052e0 <HAL_FLASH_Unlock+0x18>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80052d2:	4905      	ldr	r1, [pc, #20]	; (80052e8 <HAL_FLASH_Unlock+0x20>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80052d4:	4a05      	ldr	r2, [pc, #20]	; (80052ec <HAL_FLASH_Unlock+0x24>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80052d6:	6059      	str	r1, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80052d8:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80052da:	6918      	ldr	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 80052dc:	f3c0 10c0 	ubfx	r0, r0, #7, #1
}
 80052e0:	4770      	bx	lr
 80052e2:	bf00      	nop
 80052e4:	40022000 	.word	0x40022000
 80052e8:	45670123 	.word	0x45670123
 80052ec:	cdef89ab 	.word	0xcdef89ab

080052f0 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80052f0:	4a03      	ldr	r2, [pc, #12]	; (8005300 <HAL_FLASH_Lock+0x10>)
 80052f2:	6913      	ldr	r3, [r2, #16]
 80052f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
}
 80052f8:	2000      	movs	r0, #0
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80052fa:	6113      	str	r3, [r2, #16]
}
 80052fc:	4770      	bx	lr
 80052fe:	bf00      	nop
 8005300:	40022000 	.word	0x40022000

08005304 <FLASH_WaitForLastOperation>:
{
 8005304:	b570      	push	{r4, r5, r6, lr}
 8005306:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8005308:	f7fe fa20 	bl	800374c <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800530c:	4e1e      	ldr	r6, [pc, #120]	; (8005388 <FLASH_WaitForLastOperation+0x84>)
  uint32_t tickstart = HAL_GetTick();
 800530e:	4605      	mov	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8005310:	1c60      	adds	r0, r4, #1
 8005312:	d112      	bne.n	800533a <FLASH_WaitForLastOperation+0x36>
 8005314:	4a1c      	ldr	r2, [pc, #112]	; (8005388 <FLASH_WaitForLastOperation+0x84>)
 8005316:	68d3      	ldr	r3, [r2, #12]
 8005318:	07d9      	lsls	r1, r3, #31
 800531a:	d4fc      	bmi.n	8005316 <FLASH_WaitForLastOperation+0x12>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800531c:	4b1a      	ldr	r3, [pc, #104]	; (8005388 <FLASH_WaitForLastOperation+0x84>)
 800531e:	68da      	ldr	r2, [r3, #12]
 8005320:	0690      	lsls	r0, r2, #26
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8005322:	bf44      	itt	mi
 8005324:	2220      	movmi	r2, #32
 8005326:	60da      	strmi	r2, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8005328:	4b17      	ldr	r3, [pc, #92]	; (8005388 <FLASH_WaitForLastOperation+0x84>)
 800532a:	68da      	ldr	r2, [r3, #12]
 800532c:	06d1      	lsls	r1, r2, #27
 800532e:	d40f      	bmi.n	8005350 <FLASH_WaitForLastOperation+0x4c>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8005330:	68d8      	ldr	r0, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8005332:	f010 0004 	ands.w	r0, r0, #4
 8005336:	d10b      	bne.n	8005350 <FLASH_WaitForLastOperation+0x4c>
}
 8005338:	bd70      	pop	{r4, r5, r6, pc}
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800533a:	68f3      	ldr	r3, [r6, #12]
 800533c:	07db      	lsls	r3, r3, #31
 800533e:	d5ed      	bpl.n	800531c <FLASH_WaitForLastOperation+0x18>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8005340:	b124      	cbz	r4, 800534c <FLASH_WaitForLastOperation+0x48>
 8005342:	f7fe fa03 	bl	800374c <HAL_GetTick>
 8005346:	1b40      	subs	r0, r0, r5
 8005348:	42a0      	cmp	r0, r4
 800534a:	d9e1      	bls.n	8005310 <FLASH_WaitForLastOperation+0xc>
        return HAL_TIMEOUT;
 800534c:	2003      	movs	r0, #3
}
 800534e:	bd70      	pop	{r4, r5, r6, pc}
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8005350:	4b0d      	ldr	r3, [pc, #52]	; (8005388 <FLASH_WaitForLastOperation+0x84>)
 8005352:	68db      	ldr	r3, [r3, #12]
 8005354:	f013 0310 	ands.w	r3, r3, #16
 8005358:	d014      	beq.n	8005384 <FLASH_WaitForLastOperation+0x80>
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800535a:	490c      	ldr	r1, [pc, #48]	; (800538c <FLASH_WaitForLastOperation+0x88>)
 800535c:	69ca      	ldr	r2, [r1, #28]
 800535e:	f042 0202 	orr.w	r2, r2, #2
 8005362:	2014      	movs	r0, #20
    flags |= FLASH_FLAG_WRPERR;
 8005364:	2310      	movs	r3, #16
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8005366:	61ca      	str	r2, [r1, #28]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8005368:	4a07      	ldr	r2, [pc, #28]	; (8005388 <FLASH_WaitForLastOperation+0x84>)
 800536a:	68d2      	ldr	r2, [r2, #12]
 800536c:	0752      	lsls	r2, r2, #29
 800536e:	d505      	bpl.n	800537c <FLASH_WaitForLastOperation+0x78>
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8005370:	4906      	ldr	r1, [pc, #24]	; (800538c <FLASH_WaitForLastOperation+0x88>)
 8005372:	69ca      	ldr	r2, [r1, #28]
 8005374:	f042 0201 	orr.w	r2, r2, #1
    flags |= FLASH_FLAG_PGERR;
 8005378:	4603      	mov	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800537a:	61ca      	str	r2, [r1, #28]
  __HAL_FLASH_CLEAR_FLAG(flags);
 800537c:	4a02      	ldr	r2, [pc, #8]	; (8005388 <FLASH_WaitForLastOperation+0x84>)
    return HAL_ERROR;
 800537e:	2001      	movs	r0, #1
  __HAL_FLASH_CLEAR_FLAG(flags);
 8005380:	60d3      	str	r3, [r2, #12]
}
 8005382:	bd70      	pop	{r4, r5, r6, pc}
 8005384:	2004      	movs	r0, #4
 8005386:	e7ef      	b.n	8005368 <FLASH_WaitForLastOperation+0x64>
 8005388:	40022000 	.word	0x40022000
 800538c:	20001800 	.word	0x20001800

08005390 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8005390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  HAL_StatusTypeDef status = HAL_ERROR;
  uint32_t address = 0U;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005394:	4e2d      	ldr	r6, [pc, #180]	; (800544c <HAL_FLASHEx_Erase+0xbc>)
 8005396:	7e33      	ldrb	r3, [r6, #24]
 8005398:	2b01      	cmp	r3, #1
 800539a:	d054      	beq.n	8005446 <HAL_FLASHEx_Erase+0xb6>
 800539c:	2301      	movs	r3, #1
 800539e:	7633      	strb	r3, [r6, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80053a0:	6803      	ldr	r3, [r0, #0]
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	4681      	mov	r9, r0
 80053a6:	d031      	beq.n	800540c <HAL_FLASHEx_Erase+0x7c>
    assert_param(IS_FLASH_PROGRAM_ADDRESS(pEraseInit->PageAddress));
    assert_param(IS_FLASH_NB_PAGES(pEraseInit->PageAddress, pEraseInit->NbPages));
    
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80053a8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80053ac:	4688      	mov	r8, r1
 80053ae:	f7ff ffa9 	bl	8005304 <FLASH_WaitForLastOperation>
 80053b2:	4607      	mov	r7, r0
 80053b4:	bb78      	cbnz	r0, 8005416 <HAL_FLASHEx_Erase+0x86>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 80053b6:	f04f 33ff 	mov.w	r3, #4294967295
 80053ba:	f8c8 3000 	str.w	r3, [r8]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80053be:	e9d9 5301 	ldrd	r5, r3, [r9, #4]
 80053c2:	eb05 23c3 	add.w	r3, r5, r3, lsl #11
        for(address = pEraseInit->PageAddress;
 80053c6:	429d      	cmp	r5, r3
 80053c8:	d225      	bcs.n	8005416 <HAL_FLASHEx_Erase+0x86>
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80053ca:	4c21      	ldr	r4, [pc, #132]	; (8005450 <HAL_FLASHEx_Erase+0xc0>)
 80053cc:	e007      	b.n	80053de <HAL_FLASHEx_Erase+0x4e>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80053ce:	e9d9 3201 	ldrd	r3, r2, [r9, #4]
            address += FLASH_PAGE_SIZE)
 80053d2:	f505 6500 	add.w	r5, r5, #2048	; 0x800
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80053d6:	eb03 23c2 	add.w	r3, r3, r2, lsl #11
        for(address = pEraseInit->PageAddress;
 80053da:	42ab      	cmp	r3, r5
 80053dc:	d91c      	bls.n	8005418 <HAL_FLASHEx_Erase+0x88>
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80053de:	61f7      	str	r7, [r6, #28]
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80053e0:	6923      	ldr	r3, [r4, #16]
 80053e2:	f043 0302 	orr.w	r3, r3, #2
 80053e6:	6123      	str	r3, [r4, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80053e8:	6165      	str	r5, [r4, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80053ea:	6923      	ldr	r3, [r4, #16]
 80053ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80053f0:	6123      	str	r3, [r4, #16]
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80053f2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80053f6:	f7ff ff85 	bl	8005304 <FLASH_WaitForLastOperation>
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80053fa:	6923      	ldr	r3, [r4, #16]
 80053fc:	f023 0302 	bic.w	r3, r3, #2
 8005400:	6123      	str	r3, [r4, #16]
          if (status != HAL_OK)
 8005402:	2800      	cmp	r0, #0
 8005404:	d0e3      	beq.n	80053ce <HAL_FLASHEx_Erase+0x3e>
            *PageError = address;
 8005406:	f8c8 5000 	str.w	r5, [r8]
            break;
 800540a:	e005      	b.n	8005418 <HAL_FLASHEx_Erase+0x88>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800540c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005410:	f7ff ff78 	bl	8005304 <FLASH_WaitForLastOperation>
 8005414:	b120      	cbz	r0, 8005420 <HAL_FLASHEx_Erase+0x90>
  HAL_StatusTypeDef status = HAL_ERROR;
 8005416:	2001      	movs	r0, #1
  __HAL_UNLOCK(&pFlash);
 8005418:	2300      	movs	r3, #0
 800541a:	7633      	strb	r3, [r6, #24]
}
 800541c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8005420:	4c0b      	ldr	r4, [pc, #44]	; (8005450 <HAL_FLASHEx_Erase+0xc0>)
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005422:	61f0      	str	r0, [r6, #28]
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8005424:	6923      	ldr	r3, [r4, #16]
 8005426:	f043 0304 	orr.w	r3, r3, #4
 800542a:	6123      	str	r3, [r4, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800542c:	6923      	ldr	r3, [r4, #16]
 800542e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005432:	6123      	str	r3, [r4, #16]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005434:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005438:	f7ff ff64 	bl	8005304 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 800543c:	6923      	ldr	r3, [r4, #16]
 800543e:	f023 0304 	bic.w	r3, r3, #4
 8005442:	6123      	str	r3, [r4, #16]
 8005444:	e7e8      	b.n	8005418 <HAL_FLASHEx_Erase+0x88>
  __HAL_LOCK(&pFlash);
 8005446:	2002      	movs	r0, #2
}
 8005448:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800544c:	20001800 	.word	0x20001800
 8005450:	40022000 	.word	0x40022000

08005454 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005458:	680c      	ldr	r4, [r1, #0]
{
 800545a:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800545c:	2c00      	cmp	r4, #0
 800545e:	d07e      	beq.n	800555e <HAL_GPIO_Init+0x10a>
 8005460:	f04f 0c00 	mov.w	ip, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005464:	f8df a1bc 	ldr.w	sl, [pc, #444]	; 8005624 <HAL_GPIO_Init+0x1d0>
  uint32_t position = 0x00u;
 8005468:	4663      	mov	r3, ip
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800546a:	f04f 0b01 	mov.w	fp, #1

        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800546e:	4689      	mov	r9, r1
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005470:	fa0b f503 	lsl.w	r5, fp, r3
    if (iocurrent != 0x00u)
 8005474:	ea15 0804 	ands.w	r8, r5, r4
 8005478:	d06b      	beq.n	8005552 <HAL_GPIO_Init+0xfe>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800547a:	f8d9 7004 	ldr.w	r7, [r9, #4]
 800547e:	f007 0203 	and.w	r2, r7, #3
 8005482:	1e51      	subs	r1, r2, #1
 8005484:	2901      	cmp	r1, #1
 8005486:	d96d      	bls.n	8005564 <HAL_GPIO_Init+0x110>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005488:	2a03      	cmp	r2, #3
 800548a:	f040 80ac 	bne.w	80055e6 <HAL_GPIO_Init+0x192>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800548e:	fa02 f20c 	lsl.w	r2, r2, ip
 8005492:	43d1      	mvns	r1, r2
      temp = GPIOx->MODER;
 8005494:	6805      	ldr	r5, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8005496:	4029      	ands	r1, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005498:	430a      	orrs	r2, r1
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800549a:	f417 3f40 	tst.w	r7, #196608	; 0x30000
      GPIOx->MODER = temp;
 800549e:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80054a0:	d057      	beq.n	8005552 <HAL_GPIO_Init+0xfe>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80054a2:	f8da 2018 	ldr.w	r2, [sl, #24]
 80054a6:	f042 0201 	orr.w	r2, r2, #1
 80054aa:	f8ca 2018 	str.w	r2, [sl, #24]
 80054ae:	f8da 2018 	ldr.w	r2, [sl, #24]
 80054b2:	f002 0201 	and.w	r2, r2, #1
 80054b6:	9203      	str	r2, [sp, #12]
 80054b8:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 80054ba:	f023 0203 	bic.w	r2, r3, #3
 80054be:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80054c2:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80054c6:	f003 0103 	and.w	r1, r3, #3
        temp = SYSCFG->EXTICR[position >> 2u];
 80054ca:	6895      	ldr	r5, [r2, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80054cc:	0089      	lsls	r1, r1, #2
 80054ce:	260f      	movs	r6, #15
 80054d0:	fa06 fe01 	lsl.w	lr, r6, r1
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80054d4:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80054d8:	ea25 050e 	bic.w	r5, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80054dc:	d015      	beq.n	800550a <HAL_GPIO_Init+0xb6>
 80054de:	4e4c      	ldr	r6, [pc, #304]	; (8005610 <HAL_GPIO_Init+0x1bc>)
 80054e0:	42b0      	cmp	r0, r6
 80054e2:	f000 808b 	beq.w	80055fc <HAL_GPIO_Init+0x1a8>
 80054e6:	4e4b      	ldr	r6, [pc, #300]	; (8005614 <HAL_GPIO_Init+0x1c0>)
 80054e8:	42b0      	cmp	r0, r6
 80054ea:	f000 808b 	beq.w	8005604 <HAL_GPIO_Init+0x1b0>
 80054ee:	4e4a      	ldr	r6, [pc, #296]	; (8005618 <HAL_GPIO_Init+0x1c4>)
 80054f0:	42b0      	cmp	r0, r6
 80054f2:	d07d      	beq.n	80055f0 <HAL_GPIO_Init+0x19c>
 80054f4:	4e49      	ldr	r6, [pc, #292]	; (800561c <HAL_GPIO_Init+0x1c8>)
 80054f6:	42b0      	cmp	r0, r6
 80054f8:	bf0b      	itete	eq
 80054fa:	f04f 0e04 	moveq.w	lr, #4
 80054fe:	2605      	movne	r6, #5
 8005500:	fa0e f101 	lsleq.w	r1, lr, r1
 8005504:	fa06 f101 	lslne.w	r1, r6, r1
 8005508:	430d      	orrs	r5, r1
        SYSCFG->EXTICR[position >> 2u] = temp;
 800550a:	6095      	str	r5, [r2, #8]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800550c:	4a44      	ldr	r2, [pc, #272]	; (8005620 <HAL_GPIO_Init+0x1cc>)
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 800550e:	4944      	ldr	r1, [pc, #272]	; (8005620 <HAL_GPIO_Init+0x1cc>)
        temp = EXTI->IMR;
 8005510:	6812      	ldr	r2, [r2, #0]
        temp &= ~(iocurrent);
 8005512:	ea6f 0508 	mvn.w	r5, r8
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005516:	03fe      	lsls	r6, r7, #15
        temp &= ~(iocurrent);
 8005518:	bf54      	ite	pl
 800551a:	402a      	andpl	r2, r5
          temp |= iocurrent;
 800551c:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->IMR = temp;
 8005520:	600a      	str	r2, [r1, #0]

        temp = EXTI->EMR;
 8005522:	684a      	ldr	r2, [r1, #4]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005524:	03b9      	lsls	r1, r7, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8005526:	493e      	ldr	r1, [pc, #248]	; (8005620 <HAL_GPIO_Init+0x1cc>)
        temp &= ~(iocurrent);
 8005528:	bf54      	ite	pl
 800552a:	402a      	andpl	r2, r5
          temp |= iocurrent;
 800552c:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->EMR = temp;
 8005530:	604a      	str	r2, [r1, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005532:	6889      	ldr	r1, [r1, #8]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8005534:	4a3a      	ldr	r2, [pc, #232]	; (8005620 <HAL_GPIO_Init+0x1cc>)
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005536:	02fe      	lsls	r6, r7, #11
        temp &= ~(iocurrent);
 8005538:	bf54      	ite	pl
 800553a:	4029      	andpl	r1, r5
          temp |= iocurrent;
 800553c:	ea48 0101 	orrmi.w	r1, r8, r1
        EXTI->RTSR = temp;
 8005540:	6091      	str	r1, [r2, #8]

        temp = EXTI->FTSR;
 8005542:	68d2      	ldr	r2, [r2, #12]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005544:	02b9      	lsls	r1, r7, #10
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 8005546:	4936      	ldr	r1, [pc, #216]	; (8005620 <HAL_GPIO_Init+0x1cc>)
        temp &= ~(iocurrent);
 8005548:	bf54      	ite	pl
 800554a:	402a      	andpl	r2, r5
          temp |= iocurrent;
 800554c:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->FTSR = temp;
 8005550:	60ca      	str	r2, [r1, #12]
      }
    }

    position++;
 8005552:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005554:	fa34 f203 	lsrs.w	r2, r4, r3
 8005558:	f10c 0c02 	add.w	ip, ip, #2
 800555c:	d188      	bne.n	8005470 <HAL_GPIO_Init+0x1c>
  }
}
 800555e:	b005      	add	sp, #20
 8005560:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 8005564:	6881      	ldr	r1, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005566:	f8d9 600c 	ldr.w	r6, [r9, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800556a:	f04f 0e03 	mov.w	lr, #3
 800556e:	fa0e fe0c 	lsl.w	lr, lr, ip
 8005572:	ea21 010e 	bic.w	r1, r1, lr
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005576:	fa06 f60c 	lsl.w	r6, r6, ip
 800557a:	4331      	orrs	r1, r6
        GPIOx->OSPEEDR = temp;
 800557c:	6081      	str	r1, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800557e:	ea6f 010e 	mvn.w	r1, lr
        temp = GPIOx->OTYPER;
 8005582:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005586:	ea2e 0e05 	bic.w	lr, lr, r5
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800558a:	f3c7 1500 	ubfx	r5, r7, #4, #1
 800558e:	409d      	lsls	r5, r3
 8005590:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->OTYPER = temp;
 8005594:	6045      	str	r5, [r0, #4]
        temp = GPIOx->PUPDR;
 8005596:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8005598:	ea05 0e01 	and.w	lr, r5, r1
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800559c:	f8d9 5008 	ldr.w	r5, [r9, #8]
 80055a0:	fa05 f50c 	lsl.w	r5, r5, ip
 80055a4:	ea45 050e 	orr.w	r5, r5, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80055a8:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 80055aa:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80055ac:	fa02 f20c 	lsl.w	r2, r2, ip
 80055b0:	f47f af70 	bne.w	8005494 <HAL_GPIO_Init+0x40>
        temp = GPIOx->AFR[position >> 3u];
 80055b4:	08dd      	lsrs	r5, r3, #3
 80055b6:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 80055ba:	9501      	str	r5, [sp, #4]
 80055bc:	6a2e      	ldr	r6, [r5, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80055be:	f8d9 5010 	ldr.w	r5, [r9, #16]
        temp = GPIOx->AFR[position >> 3u];
 80055c2:	9600      	str	r6, [sp, #0]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80055c4:	f003 0e07 	and.w	lr, r3, #7
 80055c8:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80055cc:	260f      	movs	r6, #15
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80055ce:	fa05 f50e 	lsl.w	r5, r5, lr
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80055d2:	fa06 fe0e 	lsl.w	lr, r6, lr
 80055d6:	9e00      	ldr	r6, [sp, #0]
 80055d8:	ea26 0e0e 	bic.w	lr, r6, lr
        GPIOx->AFR[position >> 3u] = temp;
 80055dc:	9e01      	ldr	r6, [sp, #4]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80055de:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->AFR[position >> 3u] = temp;
 80055e2:	6235      	str	r5, [r6, #32]
 80055e4:	e756      	b.n	8005494 <HAL_GPIO_Init+0x40>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80055e6:	2103      	movs	r1, #3
 80055e8:	fa01 f10c 	lsl.w	r1, r1, ip
 80055ec:	43c9      	mvns	r1, r1
 80055ee:	e7d2      	b.n	8005596 <HAL_GPIO_Init+0x142>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80055f0:	f04f 0e03 	mov.w	lr, #3
 80055f4:	fa0e f101 	lsl.w	r1, lr, r1
 80055f8:	430d      	orrs	r5, r1
 80055fa:	e786      	b.n	800550a <HAL_GPIO_Init+0xb6>
 80055fc:	fa0b f101 	lsl.w	r1, fp, r1
 8005600:	430d      	orrs	r5, r1
 8005602:	e782      	b.n	800550a <HAL_GPIO_Init+0xb6>
 8005604:	f04f 0e02 	mov.w	lr, #2
 8005608:	fa0e f101 	lsl.w	r1, lr, r1
 800560c:	430d      	orrs	r5, r1
 800560e:	e77c      	b.n	800550a <HAL_GPIO_Init+0xb6>
 8005610:	48000400 	.word	0x48000400
 8005614:	48000800 	.word	0x48000800
 8005618:	48000c00 	.word	0x48000c00
 800561c:	48001000 	.word	0x48001000
 8005620:	40010400 	.word	0x40010400
 8005624:	40021000 	.word	0x40021000

08005628 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005628:	6903      	ldr	r3, [r0, #16]
 800562a:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800562c:	bf14      	ite	ne
 800562e:	2001      	movne	r0, #1
 8005630:	2000      	moveq	r0, #0
 8005632:	4770      	bx	lr

08005634 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005634:	b10a      	cbz	r2, 800563a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005636:	6181      	str	r1, [r0, #24]
 8005638:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800563a:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 800563c:	4770      	bx	lr
 800563e:	bf00      	nop

08005640 <HAL_RCC_OscConfig>:
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005640:	2800      	cmp	r0, #0
 8005642:	f000 828c 	beq.w	8005b5e <HAL_RCC_OscConfig+0x51e>
{
 8005646:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800564a:	6803      	ldr	r3, [r0, #0]
 800564c:	07d9      	lsls	r1, r3, #31
{
 800564e:	b083      	sub	sp, #12
 8005650:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005652:	d54f      	bpl.n	80056f4 <HAL_RCC_OscConfig+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005654:	49b4      	ldr	r1, [pc, #720]	; (8005928 <HAL_RCC_OscConfig+0x2e8>)
 8005656:	684a      	ldr	r2, [r1, #4]
 8005658:	f002 020c 	and.w	r2, r2, #12
 800565c:	2a04      	cmp	r2, #4
 800565e:	f000 816d 	beq.w	800593c <HAL_RCC_OscConfig+0x2fc>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005662:	684a      	ldr	r2, [r1, #4]
 8005664:	f002 020c 	and.w	r2, r2, #12
 8005668:	2a08      	cmp	r2, #8
 800566a:	f000 8163 	beq.w	8005934 <HAL_RCC_OscConfig+0x2f4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800566e:	6863      	ldr	r3, [r4, #4]
 8005670:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005674:	d017      	beq.n	80056a6 <HAL_RCC_OscConfig+0x66>
 8005676:	2b00      	cmp	r3, #0
 8005678:	f000 819c 	beq.w	80059b4 <HAL_RCC_OscConfig+0x374>
 800567c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005680:	f000 8258 	beq.w	8005b34 <HAL_RCC_OscConfig+0x4f4>
 8005684:	4ba8      	ldr	r3, [pc, #672]	; (8005928 <HAL_RCC_OscConfig+0x2e8>)
 8005686:	681a      	ldr	r2, [r3, #0]
 8005688:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800568c:	601a      	str	r2, [r3, #0]
 800568e:	681a      	ldr	r2, [r3, #0]
 8005690:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005694:	601a      	str	r2, [r3, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005696:	4aa4      	ldr	r2, [pc, #656]	; (8005928 <HAL_RCC_OscConfig+0x2e8>)
 8005698:	68a1      	ldr	r1, [r4, #8]
 800569a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800569c:	f023 030f 	bic.w	r3, r3, #15
 80056a0:	430b      	orrs	r3, r1
 80056a2:	62d3      	str	r3, [r2, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80056a4:	e00a      	b.n	80056bc <HAL_RCC_OscConfig+0x7c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056a6:	4aa0      	ldr	r2, [pc, #640]	; (8005928 <HAL_RCC_OscConfig+0x2e8>)
 80056a8:	6813      	ldr	r3, [r2, #0]
 80056aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056ae:	6013      	str	r3, [r2, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80056b0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80056b2:	68a1      	ldr	r1, [r4, #8]
 80056b4:	f023 030f 	bic.w	r3, r3, #15
 80056b8:	430b      	orrs	r3, r1
 80056ba:	62d3      	str	r3, [r2, #44]	; 0x2c
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056bc:	f7fe f846 	bl	800374c <HAL_GetTick>
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056c0:	4f99      	ldr	r7, [pc, #612]	; (8005928 <HAL_RCC_OscConfig+0x2e8>)
        tickstart = HAL_GetTick();
 80056c2:	4605      	mov	r5, r0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056c4:	f44f 3800 	mov.w	r8, #131072	; 0x20000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056c8:	2601      	movs	r6, #1
 80056ca:	e005      	b.n	80056d8 <HAL_RCC_OscConfig+0x98>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80056cc:	f7fe f83e 	bl	800374c <HAL_GetTick>
 80056d0:	1b40      	subs	r0, r0, r5
 80056d2:	2864      	cmp	r0, #100	; 0x64
 80056d4:	f200 816a 	bhi.w	80059ac <HAL_RCC_OscConfig+0x36c>
 80056d8:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056dc:	683a      	ldr	r2, [r7, #0]
 80056de:	fa98 f3a8 	rbit	r3, r8
 80056e2:	fab3 f383 	clz	r3, r3
 80056e6:	f003 031f 	and.w	r3, r3, #31
 80056ea:	fa06 f303 	lsl.w	r3, r6, r3
 80056ee:	4213      	tst	r3, r2
 80056f0:	d0ec      	beq.n	80056cc <HAL_RCC_OscConfig+0x8c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80056f2:	6823      	ldr	r3, [r4, #0]
 80056f4:	079f      	lsls	r7, r3, #30
 80056f6:	d541      	bpl.n	800577c <HAL_RCC_OscConfig+0x13c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80056f8:	4a8b      	ldr	r2, [pc, #556]	; (8005928 <HAL_RCC_OscConfig+0x2e8>)
 80056fa:	6851      	ldr	r1, [r2, #4]
 80056fc:	f011 0f0c 	tst.w	r1, #12
 8005700:	f000 80c8 	beq.w	8005894 <HAL_RCC_OscConfig+0x254>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005704:	6851      	ldr	r1, [r2, #4]
 8005706:	f001 010c 	and.w	r1, r1, #12
 800570a:	2908      	cmp	r1, #8
 800570c:	f000 80be 	beq.w	800588c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005710:	6922      	ldr	r2, [r4, #16]
 8005712:	2a00      	cmp	r2, #0
 8005714:	f000 81ad 	beq.w	8005a72 <HAL_RCC_OscConfig+0x432>
 8005718:	2501      	movs	r5, #1
 800571a:	fa95 f3a5 	rbit	r3, r5
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800571e:	fab3 f383 	clz	r3, r3
 8005722:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005726:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800572a:	009b      	lsls	r3, r3, #2
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800572c:	4f7e      	ldr	r7, [pc, #504]	; (8005928 <HAL_RCC_OscConfig+0x2e8>)
        __HAL_RCC_HSI_ENABLE();
 800572e:	601d      	str	r5, [r3, #0]
        tickstart = HAL_GetTick();
 8005730:	f7fe f80c 	bl	800374c <HAL_GetTick>
 8005734:	f04f 0802 	mov.w	r8, #2
 8005738:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800573a:	e005      	b.n	8005748 <HAL_RCC_OscConfig+0x108>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800573c:	f7fe f806 	bl	800374c <HAL_GetTick>
 8005740:	1b80      	subs	r0, r0, r6
 8005742:	2802      	cmp	r0, #2
 8005744:	f200 8132 	bhi.w	80059ac <HAL_RCC_OscConfig+0x36c>
 8005748:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800574c:	683a      	ldr	r2, [r7, #0]
 800574e:	fa98 f3a8 	rbit	r3, r8
 8005752:	fab3 f383 	clz	r3, r3
 8005756:	f003 031f 	and.w	r3, r3, #31
 800575a:	fa05 f303 	lsl.w	r3, r5, r3
 800575e:	4213      	tst	r3, r2
 8005760:	d0ec      	beq.n	800573c <HAL_RCC_OscConfig+0xfc>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005762:	6839      	ldr	r1, [r7, #0]
 8005764:	22f8      	movs	r2, #248	; 0xf8
 8005766:	fa92 f2a2 	rbit	r2, r2
 800576a:	6963      	ldr	r3, [r4, #20]
 800576c:	fab2 f282 	clz	r2, r2
 8005770:	4093      	lsls	r3, r2
 8005772:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 8005776:	4313      	orrs	r3, r2
 8005778:	603b      	str	r3, [r7, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800577a:	6823      	ldr	r3, [r4, #0]
 800577c:	071d      	lsls	r5, r3, #28
 800577e:	d421      	bmi.n	80057c4 <HAL_RCC_OscConfig+0x184>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005780:	0758      	lsls	r0, r3, #29
 8005782:	d54c      	bpl.n	800581e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005784:	4b68      	ldr	r3, [pc, #416]	; (8005928 <HAL_RCC_OscConfig+0x2e8>)
 8005786:	69da      	ldr	r2, [r3, #28]
 8005788:	00d1      	lsls	r1, r2, #3
 800578a:	f140 80c1 	bpl.w	8005910 <HAL_RCC_OscConfig+0x2d0>
    FlagStatus       pwrclkchanged = RESET;
 800578e:	f04f 0800 	mov.w	r8, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005792:	4d66      	ldr	r5, [pc, #408]	; (800592c <HAL_RCC_OscConfig+0x2ec>)
 8005794:	682b      	ldr	r3, [r5, #0]
 8005796:	05da      	lsls	r2, r3, #23
 8005798:	f140 80f8 	bpl.w	800598c <HAL_RCC_OscConfig+0x34c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800579c:	68e3      	ldr	r3, [r4, #12]
 800579e:	2b01      	cmp	r3, #1
 80057a0:	f000 818d 	beq.w	8005abe <HAL_RCC_OscConfig+0x47e>
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	f000 812e 	beq.w	8005a06 <HAL_RCC_OscConfig+0x3c6>
 80057aa:	2b05      	cmp	r3, #5
 80057ac:	4b5e      	ldr	r3, [pc, #376]	; (8005928 <HAL_RCC_OscConfig+0x2e8>)
 80057ae:	6a1a      	ldr	r2, [r3, #32]
 80057b0:	f000 81cd 	beq.w	8005b4e <HAL_RCC_OscConfig+0x50e>
 80057b4:	f022 0201 	bic.w	r2, r2, #1
 80057b8:	621a      	str	r2, [r3, #32]
 80057ba:	6a1a      	ldr	r2, [r3, #32]
 80057bc:	f022 0204 	bic.w	r2, r2, #4
 80057c0:	621a      	str	r2, [r3, #32]
 80057c2:	e181      	b.n	8005ac8 <HAL_RCC_OscConfig+0x488>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80057c4:	69a2      	ldr	r2, [r4, #24]
 80057c6:	2a00      	cmp	r2, #0
 80057c8:	d07b      	beq.n	80058c2 <HAL_RCC_OscConfig+0x282>
 80057ca:	2501      	movs	r5, #1
 80057cc:	fa95 f2a5 	rbit	r2, r5
      __HAL_RCC_LSI_ENABLE();
 80057d0:	4b57      	ldr	r3, [pc, #348]	; (8005930 <HAL_RCC_OscConfig+0x2f0>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80057d2:	4f55      	ldr	r7, [pc, #340]	; (8005928 <HAL_RCC_OscConfig+0x2e8>)
      __HAL_RCC_LSI_ENABLE();
 80057d4:	fab2 f282 	clz	r2, r2
 80057d8:	4413      	add	r3, r2
 80057da:	009b      	lsls	r3, r3, #2
 80057dc:	f04f 0802 	mov.w	r8, #2
 80057e0:	601d      	str	r5, [r3, #0]
      tickstart = HAL_GetTick();
 80057e2:	f7fd ffb3 	bl	800374c <HAL_GetTick>
 80057e6:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80057e8:	e005      	b.n	80057f6 <HAL_RCC_OscConfig+0x1b6>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80057ea:	f7fd ffaf 	bl	800374c <HAL_GetTick>
 80057ee:	1b80      	subs	r0, r0, r6
 80057f0:	2802      	cmp	r0, #2
 80057f2:	f200 80db 	bhi.w	80059ac <HAL_RCC_OscConfig+0x36c>
 80057f6:	fa98 f3a8 	rbit	r3, r8
 80057fa:	fa98 f3a8 	rbit	r3, r8
 80057fe:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005802:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005804:	fa98 f3a8 	rbit	r3, r8
 8005808:	fab3 f383 	clz	r3, r3
 800580c:	f003 031f 	and.w	r3, r3, #31
 8005810:	fa05 f303 	lsl.w	r3, r5, r3
 8005814:	4213      	tst	r3, r2
 8005816:	d0e8      	beq.n	80057ea <HAL_RCC_OscConfig+0x1aa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005818:	6823      	ldr	r3, [r4, #0]
 800581a:	0758      	lsls	r0, r3, #29
 800581c:	d4b2      	bmi.n	8005784 <HAL_RCC_OscConfig+0x144>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800581e:	69e0      	ldr	r0, [r4, #28]
 8005820:	b380      	cbz	r0, 8005884 <HAL_RCC_OscConfig+0x244>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005822:	4d41      	ldr	r5, [pc, #260]	; (8005928 <HAL_RCC_OscConfig+0x2e8>)
 8005824:	686b      	ldr	r3, [r5, #4]
 8005826:	f003 030c 	and.w	r3, r3, #12
 800582a:	2b08      	cmp	r3, #8
 800582c:	f000 8171 	beq.w	8005b12 <HAL_RCC_OscConfig+0x4d2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005830:	2802      	cmp	r0, #2
 8005832:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005836:	f000 8194 	beq.w	8005b62 <HAL_RCC_OscConfig+0x522>
 800583a:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800583e:	fab3 f383 	clz	r3, r3
 8005842:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005846:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800584a:	009b      	lsls	r3, r3, #2
 800584c:	2200      	movs	r2, #0
 800584e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005850:	f7fd ff7c 	bl	800374c <HAL_GetTick>
 8005854:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
 8005858:	4604      	mov	r4, r0
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800585a:	2601      	movs	r6, #1
 800585c:	e005      	b.n	800586a <HAL_RCC_OscConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800585e:	f7fd ff75 	bl	800374c <HAL_GetTick>
 8005862:	1b00      	subs	r0, r0, r4
 8005864:	2802      	cmp	r0, #2
 8005866:	f200 80a1 	bhi.w	80059ac <HAL_RCC_OscConfig+0x36c>
 800586a:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800586e:	682a      	ldr	r2, [r5, #0]
 8005870:	fa97 f3a7 	rbit	r3, r7
 8005874:	fab3 f383 	clz	r3, r3
 8005878:	f003 031f 	and.w	r3, r3, #31
 800587c:	fa06 f303 	lsl.w	r3, r6, r3
 8005880:	4213      	tst	r3, r2
 8005882:	d1ec      	bne.n	800585e <HAL_RCC_OscConfig+0x21e>
        }
      }
    }
  }

  return HAL_OK;
 8005884:	2000      	movs	r0, #0
}
 8005886:	b003      	add	sp, #12
 8005888:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800588c:	6852      	ldr	r2, [r2, #4]
 800588e:	03d6      	lsls	r6, r2, #15
 8005890:	f53f af3e 	bmi.w	8005710 <HAL_RCC_OscConfig+0xd0>
 8005894:	2202      	movs	r2, #2
 8005896:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800589a:	4923      	ldr	r1, [pc, #140]	; (8005928 <HAL_RCC_OscConfig+0x2e8>)
 800589c:	6808      	ldr	r0, [r1, #0]
 800589e:	fa92 f2a2 	rbit	r2, r2
 80058a2:	fab2 f282 	clz	r2, r2
 80058a6:	f002 021f 	and.w	r2, r2, #31
 80058aa:	2101      	movs	r1, #1
 80058ac:	fa01 f202 	lsl.w	r2, r1, r2
 80058b0:	4202      	tst	r2, r0
 80058b2:	d05a      	beq.n	800596a <HAL_RCC_OscConfig+0x32a>
 80058b4:	6922      	ldr	r2, [r4, #16]
 80058b6:	428a      	cmp	r2, r1
 80058b8:	d057      	beq.n	800596a <HAL_RCC_OscConfig+0x32a>
        return HAL_ERROR;
 80058ba:	2001      	movs	r0, #1
}
 80058bc:	b003      	add	sp, #12
 80058be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80058c2:	2601      	movs	r6, #1
 80058c4:	fa96 f1a6 	rbit	r1, r6
      __HAL_RCC_LSI_DISABLE();
 80058c8:	4b19      	ldr	r3, [pc, #100]	; (8005930 <HAL_RCC_OscConfig+0x2f0>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058ca:	4f17      	ldr	r7, [pc, #92]	; (8005928 <HAL_RCC_OscConfig+0x2e8>)
      __HAL_RCC_LSI_DISABLE();
 80058cc:	fab1 f181 	clz	r1, r1
 80058d0:	440b      	add	r3, r1
 80058d2:	009b      	lsls	r3, r3, #2
 80058d4:	f04f 0802 	mov.w	r8, #2
 80058d8:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80058da:	f7fd ff37 	bl	800374c <HAL_GetTick>
 80058de:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058e0:	e004      	b.n	80058ec <HAL_RCC_OscConfig+0x2ac>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80058e2:	f7fd ff33 	bl	800374c <HAL_GetTick>
 80058e6:	1b40      	subs	r0, r0, r5
 80058e8:	2802      	cmp	r0, #2
 80058ea:	d85f      	bhi.n	80059ac <HAL_RCC_OscConfig+0x36c>
 80058ec:	fa98 f3a8 	rbit	r3, r8
 80058f0:	fa98 f3a8 	rbit	r3, r8
 80058f4:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058fa:	fa98 f3a8 	rbit	r3, r8
 80058fe:	fab3 f383 	clz	r3, r3
 8005902:	f003 031f 	and.w	r3, r3, #31
 8005906:	fa06 f303 	lsl.w	r3, r6, r3
 800590a:	4213      	tst	r3, r2
 800590c:	d1e9      	bne.n	80058e2 <HAL_RCC_OscConfig+0x2a2>
 800590e:	e783      	b.n	8005818 <HAL_RCC_OscConfig+0x1d8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8005910:	69da      	ldr	r2, [r3, #28]
 8005912:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005916:	61da      	str	r2, [r3, #28]
 8005918:	69db      	ldr	r3, [r3, #28]
 800591a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800591e:	9301      	str	r3, [sp, #4]
 8005920:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005922:	f04f 0801 	mov.w	r8, #1
 8005926:	e734      	b.n	8005792 <HAL_RCC_OscConfig+0x152>
 8005928:	40021000 	.word	0x40021000
 800592c:	40007000 	.word	0x40007000
 8005930:	10908120 	.word	0x10908120
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005934:	684a      	ldr	r2, [r1, #4]
 8005936:	03d2      	lsls	r2, r2, #15
 8005938:	f57f ae99 	bpl.w	800566e <HAL_RCC_OscConfig+0x2e>
 800593c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005940:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005944:	49b1      	ldr	r1, [pc, #708]	; (8005c0c <HAL_RCC_OscConfig+0x5cc>)
 8005946:	6808      	ldr	r0, [r1, #0]
 8005948:	fa92 f2a2 	rbit	r2, r2
 800594c:	fab2 f282 	clz	r2, r2
 8005950:	f002 021f 	and.w	r2, r2, #31
 8005954:	2101      	movs	r1, #1
 8005956:	fa01 f202 	lsl.w	r2, r1, r2
 800595a:	4202      	tst	r2, r0
 800595c:	f43f aeca 	beq.w	80056f4 <HAL_RCC_OscConfig+0xb4>
 8005960:	6862      	ldr	r2, [r4, #4]
 8005962:	2a00      	cmp	r2, #0
 8005964:	f47f aec6 	bne.w	80056f4 <HAL_RCC_OscConfig+0xb4>
 8005968:	e7a7      	b.n	80058ba <HAL_RCC_OscConfig+0x27a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800596a:	4da8      	ldr	r5, [pc, #672]	; (8005c0c <HAL_RCC_OscConfig+0x5cc>)
 800596c:	22f8      	movs	r2, #248	; 0xf8
 800596e:	6828      	ldr	r0, [r5, #0]
 8005970:	fa92 f2a2 	rbit	r2, r2
 8005974:	fab2 f182 	clz	r1, r2
 8005978:	6962      	ldr	r2, [r4, #20]
 800597a:	f020 00f8 	bic.w	r0, r0, #248	; 0xf8
 800597e:	408a      	lsls	r2, r1
 8005980:	4302      	orrs	r2, r0
 8005982:	602a      	str	r2, [r5, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005984:	071d      	lsls	r5, r3, #28
 8005986:	f57f aefb 	bpl.w	8005780 <HAL_RCC_OscConfig+0x140>
 800598a:	e71b      	b.n	80057c4 <HAL_RCC_OscConfig+0x184>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800598c:	682b      	ldr	r3, [r5, #0]
 800598e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005992:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8005994:	f7fd feda 	bl	800374c <HAL_GetTick>
 8005998:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800599a:	682b      	ldr	r3, [r5, #0]
 800599c:	05db      	lsls	r3, r3, #23
 800599e:	f53f aefd 	bmi.w	800579c <HAL_RCC_OscConfig+0x15c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059a2:	f7fd fed3 	bl	800374c <HAL_GetTick>
 80059a6:	1b80      	subs	r0, r0, r6
 80059a8:	2864      	cmp	r0, #100	; 0x64
 80059aa:	d9f6      	bls.n	800599a <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
 80059ac:	2003      	movs	r0, #3
}
 80059ae:	b003      	add	sp, #12
 80059b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80059b4:	4d95      	ldr	r5, [pc, #596]	; (8005c0c <HAL_RCC_OscConfig+0x5cc>)
 80059b6:	682b      	ldr	r3, [r5, #0]
 80059b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80059bc:	602b      	str	r3, [r5, #0]
 80059be:	682b      	ldr	r3, [r5, #0]
 80059c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80059c4:	602b      	str	r3, [r5, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80059c6:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80059c8:	68a2      	ldr	r2, [r4, #8]
 80059ca:	f023 030f 	bic.w	r3, r3, #15
 80059ce:	4313      	orrs	r3, r2
 80059d0:	62eb      	str	r3, [r5, #44]	; 0x2c
        tickstart = HAL_GetTick();
 80059d2:	f7fd febb 	bl	800374c <HAL_GetTick>
 80059d6:	f44f 3800 	mov.w	r8, #131072	; 0x20000
 80059da:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80059dc:	2701      	movs	r7, #1
 80059de:	e004      	b.n	80059ea <HAL_RCC_OscConfig+0x3aa>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80059e0:	f7fd feb4 	bl	800374c <HAL_GetTick>
 80059e4:	1b80      	subs	r0, r0, r6
 80059e6:	2864      	cmp	r0, #100	; 0x64
 80059e8:	d8e0      	bhi.n	80059ac <HAL_RCC_OscConfig+0x36c>
 80059ea:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80059ee:	682a      	ldr	r2, [r5, #0]
 80059f0:	fa98 f3a8 	rbit	r3, r8
 80059f4:	fab3 f383 	clz	r3, r3
 80059f8:	f003 031f 	and.w	r3, r3, #31
 80059fc:	fa07 f303 	lsl.w	r3, r7, r3
 8005a00:	4213      	tst	r3, r2
 8005a02:	d1ed      	bne.n	80059e0 <HAL_RCC_OscConfig+0x3a0>
 8005a04:	e675      	b.n	80056f2 <HAL_RCC_OscConfig+0xb2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a06:	4d81      	ldr	r5, [pc, #516]	; (8005c0c <HAL_RCC_OscConfig+0x5cc>)
 8005a08:	6a2b      	ldr	r3, [r5, #32]
 8005a0a:	f023 0301 	bic.w	r3, r3, #1
 8005a0e:	622b      	str	r3, [r5, #32]
 8005a10:	6a2b      	ldr	r3, [r5, #32]
 8005a12:	f023 0304 	bic.w	r3, r3, #4
 8005a16:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 8005a18:	f7fd fe98 	bl	800374c <HAL_GetTick>
 8005a1c:	f04f 0902 	mov.w	r9, #2
 8005a20:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a22:	2701      	movs	r7, #1
 8005a24:	e013      	b.n	8005a4e <HAL_RCC_OscConfig+0x40e>
 8005a26:	fa99 f3a9 	rbit	r3, r9
 8005a2a:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8005a2c:	fa99 f3a9 	rbit	r3, r9
 8005a30:	fab3 f383 	clz	r3, r3
 8005a34:	f003 031f 	and.w	r3, r3, #31
 8005a38:	fa07 f303 	lsl.w	r3, r7, r3
 8005a3c:	4213      	tst	r3, r2
 8005a3e:	d00e      	beq.n	8005a5e <HAL_RCC_OscConfig+0x41e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a40:	f7fd fe84 	bl	800374c <HAL_GetTick>
 8005a44:	f241 3388 	movw	r3, #5000	; 0x1388
 8005a48:	1b80      	subs	r0, r0, r6
 8005a4a:	4298      	cmp	r0, r3
 8005a4c:	d8ae      	bhi.n	80059ac <HAL_RCC_OscConfig+0x36c>
 8005a4e:	fa99 f3a9 	rbit	r3, r9
 8005a52:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d0e5      	beq.n	8005a26 <HAL_RCC_OscConfig+0x3e6>
 8005a5a:	6a2a      	ldr	r2, [r5, #32]
 8005a5c:	e7e6      	b.n	8005a2c <HAL_RCC_OscConfig+0x3ec>
    if(pwrclkchanged == SET)
 8005a5e:	f1b8 0f00 	cmp.w	r8, #0
 8005a62:	f43f aedc 	beq.w	800581e <HAL_RCC_OscConfig+0x1de>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a66:	4a69      	ldr	r2, [pc, #420]	; (8005c0c <HAL_RCC_OscConfig+0x5cc>)
 8005a68:	69d3      	ldr	r3, [r2, #28]
 8005a6a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a6e:	61d3      	str	r3, [r2, #28]
 8005a70:	e6d5      	b.n	800581e <HAL_RCC_OscConfig+0x1de>
 8005a72:	2601      	movs	r6, #1
 8005a74:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_DISABLE();
 8005a78:	fab3 f383 	clz	r3, r3
 8005a7c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005a80:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005a84:	009b      	lsls	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a86:	4f61      	ldr	r7, [pc, #388]	; (8005c0c <HAL_RCC_OscConfig+0x5cc>)
        __HAL_RCC_HSI_DISABLE();
 8005a88:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005a8a:	f7fd fe5f 	bl	800374c <HAL_GetTick>
 8005a8e:	f04f 0802 	mov.w	r8, #2
 8005a92:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a94:	e004      	b.n	8005aa0 <HAL_RCC_OscConfig+0x460>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a96:	f7fd fe59 	bl	800374c <HAL_GetTick>
 8005a9a:	1b40      	subs	r0, r0, r5
 8005a9c:	2802      	cmp	r0, #2
 8005a9e:	d885      	bhi.n	80059ac <HAL_RCC_OscConfig+0x36c>
 8005aa0:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005aa4:	683a      	ldr	r2, [r7, #0]
 8005aa6:	fa98 f3a8 	rbit	r3, r8
 8005aaa:	fab3 f383 	clz	r3, r3
 8005aae:	f003 031f 	and.w	r3, r3, #31
 8005ab2:	fa06 f303 	lsl.w	r3, r6, r3
 8005ab6:	4213      	tst	r3, r2
 8005ab8:	d1ed      	bne.n	8005a96 <HAL_RCC_OscConfig+0x456>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005aba:	6823      	ldr	r3, [r4, #0]
 8005abc:	e65e      	b.n	800577c <HAL_RCC_OscConfig+0x13c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005abe:	4a53      	ldr	r2, [pc, #332]	; (8005c0c <HAL_RCC_OscConfig+0x5cc>)
 8005ac0:	6a13      	ldr	r3, [r2, #32]
 8005ac2:	f043 0301 	orr.w	r3, r3, #1
 8005ac6:	6213      	str	r3, [r2, #32]
      tickstart = HAL_GetTick();
 8005ac8:	f7fd fe40 	bl	800374c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005acc:	4f4f      	ldr	r7, [pc, #316]	; (8005c0c <HAL_RCC_OscConfig+0x5cc>)
      tickstart = HAL_GetTick();
 8005ace:	4605      	mov	r5, r0
 8005ad0:	f04f 0902 	mov.w	r9, #2
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ad4:	2601      	movs	r6, #1
 8005ad6:	e014      	b.n	8005b02 <HAL_RCC_OscConfig+0x4c2>
 8005ad8:	fa99 f3a9 	rbit	r3, r9
 8005adc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ade:	fa99 f3a9 	rbit	r3, r9
 8005ae2:	fab3 f383 	clz	r3, r3
 8005ae6:	f003 031f 	and.w	r3, r3, #31
 8005aea:	fa06 f303 	lsl.w	r3, r6, r3
 8005aee:	4213      	tst	r3, r2
 8005af0:	d1b5      	bne.n	8005a5e <HAL_RCC_OscConfig+0x41e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005af2:	f7fd fe2b 	bl	800374c <HAL_GetTick>
 8005af6:	f241 3388 	movw	r3, #5000	; 0x1388
 8005afa:	1b40      	subs	r0, r0, r5
 8005afc:	4298      	cmp	r0, r3
 8005afe:	f63f af55 	bhi.w	80059ac <HAL_RCC_OscConfig+0x36c>
 8005b02:	fa99 f3a9 	rbit	r3, r9
 8005b06:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d0e4      	beq.n	8005ad8 <HAL_RCC_OscConfig+0x498>
 8005b0e:	6a3a      	ldr	r2, [r7, #32]
 8005b10:	e7e5      	b.n	8005ade <HAL_RCC_OscConfig+0x49e>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b12:	2801      	cmp	r0, #1
 8005b14:	f43f aeb7 	beq.w	8005886 <HAL_RCC_OscConfig+0x246>
        pll_config = RCC->CFGR;
 8005b18:	686b      	ldr	r3, [r5, #4]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005b1a:	6a22      	ldr	r2, [r4, #32]
 8005b1c:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8005b20:	4291      	cmp	r1, r2
 8005b22:	f47f aeca 	bne.w	80058ba <HAL_RCC_OscConfig+0x27a>
 8005b26:	6a60      	ldr	r0, [r4, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8005b28:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
  return HAL_OK;
 8005b2c:	1a18      	subs	r0, r3, r0
 8005b2e:	bf18      	it	ne
 8005b30:	2001      	movne	r0, #1
 8005b32:	e6a8      	b.n	8005886 <HAL_RCC_OscConfig+0x246>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b34:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005b38:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8005b3c:	681a      	ldr	r2, [r3, #0]
 8005b3e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8005b42:	601a      	str	r2, [r3, #0]
 8005b44:	681a      	ldr	r2, [r3, #0]
 8005b46:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005b4a:	601a      	str	r2, [r3, #0]
 8005b4c:	e5a3      	b.n	8005696 <HAL_RCC_OscConfig+0x56>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b4e:	f042 0204 	orr.w	r2, r2, #4
 8005b52:	621a      	str	r2, [r3, #32]
 8005b54:	6a1a      	ldr	r2, [r3, #32]
 8005b56:	f042 0201 	orr.w	r2, r2, #1
 8005b5a:	621a      	str	r2, [r3, #32]
 8005b5c:	e7b4      	b.n	8005ac8 <HAL_RCC_OscConfig+0x488>
    return HAL_ERROR;
 8005b5e:	2001      	movs	r0, #1
}
 8005b60:	4770      	bx	lr
 8005b62:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8005b66:	fab3 f383 	clz	r3, r3
 8005b6a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005b6e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005b72:	009b      	lsls	r3, r3, #2
 8005b74:	2200      	movs	r2, #0
 8005b76:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005b78:	f7fd fde8 	bl	800374c <HAL_GetTick>
 8005b7c:	f04f 7800 	mov.w	r8, #33554432	; 0x2000000
 8005b80:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b82:	2701      	movs	r7, #1
 8005b84:	e005      	b.n	8005b92 <HAL_RCC_OscConfig+0x552>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b86:	f7fd fde1 	bl	800374c <HAL_GetTick>
 8005b8a:	1b80      	subs	r0, r0, r6
 8005b8c:	2802      	cmp	r0, #2
 8005b8e:	f63f af0d 	bhi.w	80059ac <HAL_RCC_OscConfig+0x36c>
 8005b92:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b96:	682a      	ldr	r2, [r5, #0]
 8005b98:	fa98 f3a8 	rbit	r3, r8
 8005b9c:	fab3 f383 	clz	r3, r3
 8005ba0:	f003 031f 	and.w	r3, r3, #31
 8005ba4:	fa07 f303 	lsl.w	r3, r7, r3
 8005ba8:	4213      	tst	r3, r2
 8005baa:	d1ec      	bne.n	8005b86 <HAL_RCC_OscConfig+0x546>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005bac:	e9d4 1308 	ldrd	r1, r3, [r4, #32]
 8005bb0:	686a      	ldr	r2, [r5, #4]
 8005bb2:	430b      	orrs	r3, r1
 8005bb4:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8005bb8:	4313      	orrs	r3, r2
 8005bba:	606b      	str	r3, [r5, #4]
 8005bbc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005bc0:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8005bc4:	fab3 f383 	clz	r3, r3
 8005bc8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005bcc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005bd0:	009b      	lsls	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005bd2:	4d0e      	ldr	r5, [pc, #56]	; (8005c0c <HAL_RCC_OscConfig+0x5cc>)
        __HAL_RCC_PLL_ENABLE();
 8005bd4:	601f      	str	r7, [r3, #0]
        tickstart = HAL_GetTick();
 8005bd6:	f7fd fdb9 	bl	800374c <HAL_GetTick>
 8005bda:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
 8005bde:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005be0:	2601      	movs	r6, #1
 8005be2:	e005      	b.n	8005bf0 <HAL_RCC_OscConfig+0x5b0>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005be4:	f7fd fdb2 	bl	800374c <HAL_GetTick>
 8005be8:	1b00      	subs	r0, r0, r4
 8005bea:	2802      	cmp	r0, #2
 8005bec:	f63f aede 	bhi.w	80059ac <HAL_RCC_OscConfig+0x36c>
 8005bf0:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005bf4:	682a      	ldr	r2, [r5, #0]
 8005bf6:	fa97 f3a7 	rbit	r3, r7
 8005bfa:	fab3 f383 	clz	r3, r3
 8005bfe:	f003 031f 	and.w	r3, r3, #31
 8005c02:	fa06 f303 	lsl.w	r3, r6, r3
 8005c06:	4213      	tst	r3, r2
 8005c08:	d0ec      	beq.n	8005be4 <HAL_RCC_OscConfig+0x5a4>
 8005c0a:	e63b      	b.n	8005884 <HAL_RCC_OscConfig+0x244>
 8005c0c:	40021000 	.word	0x40021000

08005c10 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart = 0U;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005c10:	2800      	cmp	r0, #0
 8005c12:	f000 80c8 	beq.w	8005da6 <HAL_RCC_ClockConfig+0x196>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005c16:	4a6f      	ldr	r2, [pc, #444]	; (8005dd4 <HAL_RCC_ClockConfig+0x1c4>)
 8005c18:	6813      	ldr	r3, [r2, #0]
 8005c1a:	f003 0307 	and.w	r3, r3, #7
 8005c1e:	428b      	cmp	r3, r1
{
 8005c20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c24:	460d      	mov	r5, r1
 8005c26:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005c28:	d20c      	bcs.n	8005c44 <HAL_RCC_ClockConfig+0x34>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c2a:	6813      	ldr	r3, [r2, #0]
 8005c2c:	f023 0307 	bic.w	r3, r3, #7
 8005c30:	430b      	orrs	r3, r1
 8005c32:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c34:	6813      	ldr	r3, [r2, #0]
 8005c36:	f003 0307 	and.w	r3, r3, #7
 8005c3a:	428b      	cmp	r3, r1
 8005c3c:	d002      	beq.n	8005c44 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8005c3e:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
  
  return HAL_OK;
}
 8005c40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c44:	6823      	ldr	r3, [r4, #0]
 8005c46:	079f      	lsls	r7, r3, #30
 8005c48:	d506      	bpl.n	8005c58 <HAL_RCC_ClockConfig+0x48>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c4a:	4963      	ldr	r1, [pc, #396]	; (8005dd8 <HAL_RCC_ClockConfig+0x1c8>)
 8005c4c:	68a0      	ldr	r0, [r4, #8]
 8005c4e:	684a      	ldr	r2, [r1, #4]
 8005c50:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8005c54:	4302      	orrs	r2, r0
 8005c56:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c58:	07de      	lsls	r6, r3, #31
 8005c5a:	d52f      	bpl.n	8005cbc <HAL_RCC_ClockConfig+0xac>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c5c:	6861      	ldr	r1, [r4, #4]
 8005c5e:	2901      	cmp	r1, #1
 8005c60:	f000 80a3 	beq.w	8005daa <HAL_RCC_ClockConfig+0x19a>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c64:	2902      	cmp	r1, #2
 8005c66:	f000 808b 	beq.w	8005d80 <HAL_RCC_ClockConfig+0x170>
 8005c6a:	2202      	movs	r2, #2
 8005c6c:	fa92 f3a2 	rbit	r3, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c70:	4b59      	ldr	r3, [pc, #356]	; (8005dd8 <HAL_RCC_ClockConfig+0x1c8>)
 8005c72:	6818      	ldr	r0, [r3, #0]
 8005c74:	fa92 f2a2 	rbit	r2, r2
 8005c78:	fab2 f282 	clz	r2, r2
 8005c7c:	f002 021f 	and.w	r2, r2, #31
 8005c80:	2301      	movs	r3, #1
 8005c82:	fa03 f202 	lsl.w	r2, r3, r2
 8005c86:	4202      	tst	r2, r0
 8005c88:	d0d9      	beq.n	8005c3e <HAL_RCC_ClockConfig+0x2e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c8a:	4e53      	ldr	r6, [pc, #332]	; (8005dd8 <HAL_RCC_ClockConfig+0x1c8>)
 8005c8c:	6873      	ldr	r3, [r6, #4]
 8005c8e:	f023 0303 	bic.w	r3, r3, #3
 8005c92:	430b      	orrs	r3, r1
 8005c94:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8005c96:	f7fd fd59 	bl	800374c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c9a:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8005c9e:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ca0:	e005      	b.n	8005cae <HAL_RCC_ClockConfig+0x9e>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ca2:	f7fd fd53 	bl	800374c <HAL_GetTick>
 8005ca6:	1bc0      	subs	r0, r0, r7
 8005ca8:	4540      	cmp	r0, r8
 8005caa:	f200 8090 	bhi.w	8005dce <HAL_RCC_ClockConfig+0x1be>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cae:	6873      	ldr	r3, [r6, #4]
 8005cb0:	6862      	ldr	r2, [r4, #4]
 8005cb2:	f003 030c 	and.w	r3, r3, #12
 8005cb6:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8005cba:	d1f2      	bne.n	8005ca2 <HAL_RCC_ClockConfig+0x92>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005cbc:	4a45      	ldr	r2, [pc, #276]	; (8005dd4 <HAL_RCC_ClockConfig+0x1c4>)
 8005cbe:	6813      	ldr	r3, [r2, #0]
 8005cc0:	f003 0307 	and.w	r3, r3, #7
 8005cc4:	42ab      	cmp	r3, r5
 8005cc6:	d909      	bls.n	8005cdc <HAL_RCC_ClockConfig+0xcc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cc8:	6813      	ldr	r3, [r2, #0]
 8005cca:	f023 0307 	bic.w	r3, r3, #7
 8005cce:	432b      	orrs	r3, r5
 8005cd0:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cd2:	6813      	ldr	r3, [r2, #0]
 8005cd4:	f003 0307 	and.w	r3, r3, #7
 8005cd8:	42ab      	cmp	r3, r5
 8005cda:	d1b0      	bne.n	8005c3e <HAL_RCC_ClockConfig+0x2e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005cdc:	6823      	ldr	r3, [r4, #0]
 8005cde:	0758      	lsls	r0, r3, #29
 8005ce0:	d506      	bpl.n	8005cf0 <HAL_RCC_ClockConfig+0xe0>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ce2:	493d      	ldr	r1, [pc, #244]	; (8005dd8 <HAL_RCC_ClockConfig+0x1c8>)
 8005ce4:	68e0      	ldr	r0, [r4, #12]
 8005ce6:	684a      	ldr	r2, [r1, #4]
 8005ce8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005cec:	4302      	orrs	r2, r0
 8005cee:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005cf0:	0719      	lsls	r1, r3, #28
 8005cf2:	d507      	bpl.n	8005d04 <HAL_RCC_ClockConfig+0xf4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005cf4:	4a38      	ldr	r2, [pc, #224]	; (8005dd8 <HAL_RCC_ClockConfig+0x1c8>)
 8005cf6:	6921      	ldr	r1, [r4, #16]
 8005cf8:	6853      	ldr	r3, [r2, #4]
 8005cfa:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8005cfe:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8005d02:	6053      	str	r3, [r2, #4]
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8005d04:	4934      	ldr	r1, [pc, #208]	; (8005dd8 <HAL_RCC_ClockConfig+0x1c8>)
 8005d06:	684a      	ldr	r2, [r1, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005d08:	f002 030c 	and.w	r3, r2, #12
 8005d0c:	2b08      	cmp	r3, #8
 8005d0e:	d017      	beq.n	8005d40 <HAL_RCC_ClockConfig+0x130>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005d10:	4932      	ldr	r1, [pc, #200]	; (8005ddc <HAL_RCC_ClockConfig+0x1cc>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005d12:	4b31      	ldr	r3, [pc, #196]	; (8005dd8 <HAL_RCC_ClockConfig+0x1c8>)
 8005d14:	22f0      	movs	r2, #240	; 0xf0
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	fa92 f2a2 	rbit	r2, r2
 8005d1c:	fab2 f282 	clz	r2, r2
 8005d20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005d24:	40d3      	lsrs	r3, r2
 8005d26:	4a2e      	ldr	r2, [pc, #184]	; (8005de0 <HAL_RCC_ClockConfig+0x1d0>)
  HAL_InitTick (uwTickPrio);
 8005d28:	482e      	ldr	r0, [pc, #184]	; (8005de4 <HAL_RCC_ClockConfig+0x1d4>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005d2a:	5cd3      	ldrb	r3, [r2, r3]
 8005d2c:	4a2e      	ldr	r2, [pc, #184]	; (8005de8 <HAL_RCC_ClockConfig+0x1d8>)
  HAL_InitTick (uwTickPrio);
 8005d2e:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005d30:	fa21 f303 	lsr.w	r3, r1, r3
 8005d34:	6013      	str	r3, [r2, #0]
  HAL_InitTick (uwTickPrio);
 8005d36:	f7fd fcc7 	bl	80036c8 <HAL_InitTick>
  return HAL_OK;
 8005d3a:	2000      	movs	r0, #0
}
 8005d3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d40:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8005d44:	fa93 f3a3 	rbit	r3, r3
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005d48:	f402 1070 	and.w	r0, r2, #3932160	; 0x3c0000
 8005d4c:	fab3 f383 	clz	r3, r3
 8005d50:	4c26      	ldr	r4, [pc, #152]	; (8005dec <HAL_RCC_ClockConfig+0x1dc>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005d52:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005d54:	fa20 f303 	lsr.w	r3, r0, r3
 8005d58:	200f      	movs	r0, #15
 8005d5a:	5ce3      	ldrb	r3, [r4, r3]
 8005d5c:	fa90 f0a0 	rbit	r0, r0
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005d60:	fab0 f080 	clz	r0, r0
 8005d64:	f001 010f 	and.w	r1, r1, #15
 8005d68:	40c1      	lsrs	r1, r0
 8005d6a:	4c21      	ldr	r4, [pc, #132]	; (8005df0 <HAL_RCC_ClockConfig+0x1e0>)
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8005d6c:	03d2      	lsls	r2, r2, #15
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005d6e:	5c60      	ldrb	r0, [r4, r1]
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005d70:	bf4a      	itet	mi
 8005d72:	491a      	ldrmi	r1, [pc, #104]	; (8005ddc <HAL_RCC_ClockConfig+0x1cc>)
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005d74:	491f      	ldrpl	r1, [pc, #124]	; (8005df4 <HAL_RCC_ClockConfig+0x1e4>)
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005d76:	fbb1 f1f0 	udivmi	r1, r1, r0
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005d7a:	fb03 f101 	mul.w	r1, r3, r1
 8005d7e:	e7c8      	b.n	8005d12 <HAL_RCC_ClockConfig+0x102>
 8005d80:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005d84:	fa93 f2a3 	rbit	r2, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d88:	4a13      	ldr	r2, [pc, #76]	; (8005dd8 <HAL_RCC_ClockConfig+0x1c8>)
 8005d8a:	6810      	ldr	r0, [r2, #0]
 8005d8c:	fa93 f3a3 	rbit	r3, r3
 8005d90:	fab3 f383 	clz	r3, r3
 8005d94:	f003 031f 	and.w	r3, r3, #31
 8005d98:	2201      	movs	r2, #1
 8005d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d9e:	4203      	tst	r3, r0
 8005da0:	f47f af73 	bne.w	8005c8a <HAL_RCC_ClockConfig+0x7a>
 8005da4:	e74b      	b.n	8005c3e <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8005da6:	2001      	movs	r0, #1
}
 8005da8:	4770      	bx	lr
 8005daa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005dae:	fa92 f3a2 	rbit	r3, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005db2:	4b09      	ldr	r3, [pc, #36]	; (8005dd8 <HAL_RCC_ClockConfig+0x1c8>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	fa92 f2a2 	rbit	r2, r2
 8005dba:	fab2 f282 	clz	r2, r2
 8005dbe:	f002 021f 	and.w	r2, r2, #31
 8005dc2:	fa01 f202 	lsl.w	r2, r1, r2
 8005dc6:	421a      	tst	r2, r3
 8005dc8:	f47f af5f 	bne.w	8005c8a <HAL_RCC_ClockConfig+0x7a>
 8005dcc:	e737      	b.n	8005c3e <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 8005dce:	2003      	movs	r0, #3
 8005dd0:	e736      	b.n	8005c40 <HAL_RCC_ClockConfig+0x30>
 8005dd2:	bf00      	nop
 8005dd4:	40022000 	.word	0x40022000
 8005dd8:	40021000 	.word	0x40021000
 8005ddc:	007a1200 	.word	0x007a1200
 8005de0:	0800b88c 	.word	0x0800b88c
 8005de4:	2000000c 	.word	0x2000000c
 8005de8:	20000004 	.word	0x20000004
 8005dec:	0800b8a4 	.word	0x0800b8a4
 8005df0:	0800b8b4 	.word	0x0800b8b4
 8005df4:	003d0900 	.word	0x003d0900

08005df8 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 8005df8:	4915      	ldr	r1, [pc, #84]	; (8005e50 <HAL_RCC_GetSysClockFreq+0x58>)
 8005dfa:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8005dfc:	f003 020c 	and.w	r2, r3, #12
 8005e00:	2a08      	cmp	r2, #8
 8005e02:	d001      	beq.n	8005e08 <HAL_RCC_GetSysClockFreq+0x10>
      sysclockfreq = HSE_VALUE;
 8005e04:	4813      	ldr	r0, [pc, #76]	; (8005e54 <HAL_RCC_GetSysClockFreq+0x5c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8005e06:	4770      	bx	lr
{
 8005e08:	b410      	push	{r4}
 8005e0a:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005e0e:	fa92 f2a2 	rbit	r2, r2
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005e12:	fab2 f282 	clz	r2, r2
 8005e16:	f403 1070 	and.w	r0, r3, #3932160	; 0x3c0000
 8005e1a:	4c0f      	ldr	r4, [pc, #60]	; (8005e58 <HAL_RCC_GetSysClockFreq+0x60>)
 8005e1c:	40d0      	lsrs	r0, r2
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005e1e:	6aca      	ldr	r2, [r1, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005e20:	5c20      	ldrb	r0, [r4, r0]
 8005e22:	210f      	movs	r1, #15
 8005e24:	fa91 f1a1 	rbit	r1, r1
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8005e28:	03db      	lsls	r3, r3, #15
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005e2a:	fab1 f181 	clz	r1, r1
 8005e2e:	f002 020f 	and.w	r2, r2, #15
 8005e32:	4c0a      	ldr	r4, [pc, #40]	; (8005e5c <HAL_RCC_GetSysClockFreq+0x64>)
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005e34:	bf4c      	ite	mi
 8005e36:	4b07      	ldrmi	r3, [pc, #28]	; (8005e54 <HAL_RCC_GetSysClockFreq+0x5c>)
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005e38:	4b09      	ldrpl	r3, [pc, #36]	; (8005e60 <HAL_RCC_GetSysClockFreq+0x68>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005e3a:	fa22 f201 	lsr.w	r2, r2, r1
 8005e3e:	5ca2      	ldrb	r2, [r4, r2]
}
 8005e40:	f85d 4b04 	ldr.w	r4, [sp], #4
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005e44:	bf48      	it	mi
 8005e46:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005e4a:	fb03 f000 	mul.w	r0, r3, r0
}
 8005e4e:	4770      	bx	lr
 8005e50:	40021000 	.word	0x40021000
 8005e54:	007a1200 	.word	0x007a1200
 8005e58:	0800b8a4 	.word	0x0800b8a4
 8005e5c:	0800b8b4 	.word	0x0800b8b4
 8005e60:	003d0900 	.word	0x003d0900

08005e64 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005e64:	4b08      	ldr	r3, [pc, #32]	; (8005e88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005e66:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005e6a:	685b      	ldr	r3, [r3, #4]
 8005e6c:	fa92 f2a2 	rbit	r2, r2
 8005e70:	fab2 f282 	clz	r2, r2
 8005e74:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005e78:	4904      	ldr	r1, [pc, #16]	; (8005e8c <HAL_RCC_GetPCLK1Freq+0x28>)
  return SystemCoreClock;
 8005e7a:	4805      	ldr	r0, [pc, #20]	; (8005e90 <HAL_RCC_GetPCLK1Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005e7c:	40d3      	lsrs	r3, r2
 8005e7e:	6800      	ldr	r0, [r0, #0]
 8005e80:	5ccb      	ldrb	r3, [r1, r3]
}    
 8005e82:	40d8      	lsrs	r0, r3
 8005e84:	4770      	bx	lr
 8005e86:	bf00      	nop
 8005e88:	40021000 	.word	0x40021000
 8005e8c:	0800b89c 	.word	0x0800b89c
 8005e90:	20000004 	.word	0x20000004

08005e94 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005e94:	4b08      	ldr	r3, [pc, #32]	; (8005eb8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005e96:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	fa92 f2a2 	rbit	r2, r2
 8005ea0:	fab2 f282 	clz	r2, r2
 8005ea4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8005ea8:	4904      	ldr	r1, [pc, #16]	; (8005ebc <HAL_RCC_GetPCLK2Freq+0x28>)
  return SystemCoreClock;
 8005eaa:	4805      	ldr	r0, [pc, #20]	; (8005ec0 <HAL_RCC_GetPCLK2Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005eac:	40d3      	lsrs	r3, r2
 8005eae:	6800      	ldr	r0, [r0, #0]
 8005eb0:	5ccb      	ldrb	r3, [r1, r3]
} 
 8005eb2:	40d8      	lsrs	r0, r3
 8005eb4:	4770      	bx	lr
 8005eb6:	bf00      	nop
 8005eb8:	40021000 	.word	0x40021000
 8005ebc:	0800b89c 	.word	0x0800b89c
 8005ec0:	20000004 	.word	0x20000004

08005ec4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005ec4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005ec8:	6803      	ldr	r3, [r0, #0]
 8005eca:	03dd      	lsls	r5, r3, #15
{
 8005ecc:	b083      	sub	sp, #12
 8005ece:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005ed0:	d540      	bpl.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0x90>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ed2:	4b84      	ldr	r3, [pc, #528]	; (80060e4 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8005ed4:	69da      	ldr	r2, [r3, #28]
 8005ed6:	00d0      	lsls	r0, r2, #3
 8005ed8:	f140 80ba 	bpl.w	8006050 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005edc:	4e82      	ldr	r6, [pc, #520]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8005ede:	6833      	ldr	r3, [r6, #0]
 8005ee0:	05d9      	lsls	r1, r3, #23
  FlagStatus       pwrclkchanged = RESET;
 8005ee2:	f04f 0500 	mov.w	r5, #0
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ee6:	f140 80c3 	bpl.w	8006070 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005eea:	f8df 81f8 	ldr.w	r8, [pc, #504]	; 80060e4 <HAL_RCCEx_PeriphCLKConfig+0x220>
 8005eee:	f8d8 3020 	ldr.w	r3, [r8, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005ef2:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8005ef6:	d020      	beq.n	8005f3a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005ef8:	6861      	ldr	r1, [r4, #4]
 8005efa:	f401 7240 	and.w	r2, r1, #768	; 0x300
 8005efe:	429a      	cmp	r2, r3
 8005f00:	d01c      	beq.n	8005f3c <HAL_RCCEx_PeriphCLKConfig+0x78>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005f02:	f8d8 1020 	ldr.w	r1, [r8, #32]
 8005f06:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005f0a:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 8005f0e:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005f12:	4f76      	ldr	r7, [pc, #472]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8005f14:	fab2 f282 	clz	r2, r2
 8005f18:	443a      	add	r2, r7
 8005f1a:	0092      	lsls	r2, r2, #2
 8005f1c:	2601      	movs	r6, #1
 8005f1e:	6016      	str	r6, [r2, #0]
 8005f20:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005f24:	fab3 f383 	clz	r3, r3
 8005f28:	443b      	add	r3, r7
 8005f2a:	009b      	lsls	r3, r3, #2
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005f30:	07cb      	lsls	r3, r1, #31
      RCC->BDCR = temp_reg;
 8005f32:	f8c8 0020 	str.w	r0, [r8, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005f36:	f100 80af 	bmi.w	8006098 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005f3a:	6861      	ldr	r1, [r4, #4]
 8005f3c:	4a69      	ldr	r2, [pc, #420]	; (80060e4 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8005f3e:	6a13      	ldr	r3, [r2, #32]
 8005f40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f44:	430b      	orrs	r3, r1
 8005f46:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005f48:	b11d      	cbz	r5, 8005f52 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f4a:	69d3      	ldr	r3, [r2, #28]
 8005f4c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005f50:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005f52:	6823      	ldr	r3, [r4, #0]
 8005f54:	07df      	lsls	r7, r3, #31
 8005f56:	d506      	bpl.n	8005f66 <HAL_RCCEx_PeriphCLKConfig+0xa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005f58:	4962      	ldr	r1, [pc, #392]	; (80060e4 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8005f5a:	68a0      	ldr	r0, [r4, #8]
 8005f5c:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8005f5e:	f022 0203 	bic.w	r2, r2, #3
 8005f62:	4302      	orrs	r2, r0
 8005f64:	630a      	str	r2, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005f66:	079e      	lsls	r6, r3, #30
 8005f68:	d506      	bpl.n	8005f78 <HAL_RCCEx_PeriphCLKConfig+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005f6a:	495e      	ldr	r1, [pc, #376]	; (80060e4 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8005f6c:	68e0      	ldr	r0, [r4, #12]
 8005f6e:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8005f70:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8005f74:	4302      	orrs	r2, r0
 8005f76:	630a      	str	r2, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005f78:	075d      	lsls	r5, r3, #29
 8005f7a:	d506      	bpl.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005f7c:	4959      	ldr	r1, [pc, #356]	; (80060e4 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8005f7e:	6920      	ldr	r0, [r4, #16]
 8005f80:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8005f82:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8005f86:	4302      	orrs	r2, r0
 8005f88:	630a      	str	r2, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005f8a:	0698      	lsls	r0, r3, #26
 8005f8c:	d506      	bpl.n	8005f9c <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005f8e:	4955      	ldr	r1, [pc, #340]	; (80060e4 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8005f90:	69e0      	ldr	r0, [r4, #28]
 8005f92:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8005f94:	f022 0210 	bic.w	r2, r2, #16
 8005f98:	4302      	orrs	r2, r0
 8005f9a:	630a      	str	r2, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005f9c:	0399      	lsls	r1, r3, #14
 8005f9e:	d506      	bpl.n	8005fae <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8005fa0:	4950      	ldr	r1, [pc, #320]	; (80060e4 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8005fa2:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8005fa4:	684a      	ldr	r2, [r1, #4]
 8005fa6:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8005faa:	4302      	orrs	r2, r0
 8005fac:	604a      	str	r2, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005fae:	065a      	lsls	r2, r3, #25
 8005fb0:	d506      	bpl.n	8005fc0 <HAL_RCCEx_PeriphCLKConfig+0xfc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005fb2:	494c      	ldr	r1, [pc, #304]	; (80060e4 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8005fb4:	6a20      	ldr	r0, [r4, #32]
 8005fb6:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8005fb8:	f022 0220 	bic.w	r2, r2, #32
 8005fbc:	4302      	orrs	r2, r0
 8005fbe:	630a      	str	r2, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005fc0:	071f      	lsls	r7, r3, #28
 8005fc2:	d506      	bpl.n	8005fd2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005fc4:	4947      	ldr	r1, [pc, #284]	; (80060e4 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8005fc6:	6960      	ldr	r0, [r4, #20]
 8005fc8:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8005fca:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8005fce:	4302      	orrs	r2, r0
 8005fd0:	630a      	str	r2, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005fd2:	06de      	lsls	r6, r3, #27
 8005fd4:	d506      	bpl.n	8005fe4 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005fd6:	4943      	ldr	r1, [pc, #268]	; (80060e4 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8005fd8:	69a0      	ldr	r0, [r4, #24]
 8005fda:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8005fdc:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8005fe0:	4302      	orrs	r2, r0
 8005fe2:	630a      	str	r2, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005fe4:	059d      	lsls	r5, r3, #22
 8005fe6:	d506      	bpl.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005fe8:	493e      	ldr	r1, [pc, #248]	; (80060e4 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8005fea:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8005fec:	684a      	ldr	r2, [r1, #4]
 8005fee:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8005ff2:	4302      	orrs	r2, r0
 8005ff4:	604a      	str	r2, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005ff6:	0618      	lsls	r0, r3, #24
 8005ff8:	d506      	bpl.n	8006008 <HAL_RCCEx_PeriphCLKConfig+0x144>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005ffa:	493a      	ldr	r1, [pc, #232]	; (80060e4 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8005ffc:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005ffe:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8006000:	f422 72f8 	bic.w	r2, r2, #496	; 0x1f0
 8006004:	4302      	orrs	r2, r0
 8006006:	62ca      	str	r2, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8006008:	05d9      	lsls	r1, r3, #23
 800600a:	d506      	bpl.n	800601a <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800600c:	4935      	ldr	r1, [pc, #212]	; (80060e4 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 800600e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8006010:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8006012:	f422 5278 	bic.w	r2, r2, #15872	; 0x3e00
 8006016:	4302      	orrs	r2, r0
 8006018:	62ca      	str	r2, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800601a:	04da      	lsls	r2, r3, #19
 800601c:	d506      	bpl.n	800602c <HAL_RCCEx_PeriphCLKConfig+0x168>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800601e:	4931      	ldr	r1, [pc, #196]	; (80060e4 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8006020:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8006022:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8006024:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006028:	4302      	orrs	r2, r0
 800602a:	630a      	str	r2, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800602c:	f413 5300 	ands.w	r3, r3, #8192	; 0x2000
 8006030:	d103      	bne.n	800603a <HAL_RCCEx_PeriphCLKConfig+0x176>
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8006032:	4618      	mov	r0, r3
}
 8006034:	b003      	add	sp, #12
 8006036:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800603a:	4a2a      	ldr	r2, [pc, #168]	; (80060e4 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 800603c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800603e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8006040:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  return HAL_OK;
 8006044:	2000      	movs	r0, #0
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8006046:	430b      	orrs	r3, r1
 8006048:	6313      	str	r3, [r2, #48]	; 0x30
}
 800604a:	b003      	add	sp, #12
 800604c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 8006050:	69da      	ldr	r2, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006052:	4e25      	ldr	r6, [pc, #148]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x224>)
      __HAL_RCC_PWR_CLK_ENABLE();
 8006054:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006058:	61da      	str	r2, [r3, #28]
 800605a:	69db      	ldr	r3, [r3, #28]
 800605c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006060:	9301      	str	r3, [sp, #4]
 8006062:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006064:	6833      	ldr	r3, [r6, #0]
 8006066:	05d9      	lsls	r1, r3, #23
      pwrclkchanged = SET;
 8006068:	f04f 0501 	mov.w	r5, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800606c:	f53f af3d 	bmi.w	8005eea <HAL_RCCEx_PeriphCLKConfig+0x26>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006070:	6833      	ldr	r3, [r6, #0]
 8006072:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006076:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8006078:	f7fd fb68 	bl	800374c <HAL_GetTick>
 800607c:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800607e:	6833      	ldr	r3, [r6, #0]
 8006080:	05da      	lsls	r2, r3, #23
 8006082:	f53f af32 	bmi.w	8005eea <HAL_RCCEx_PeriphCLKConfig+0x26>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006086:	f7fd fb61 	bl	800374c <HAL_GetTick>
 800608a:	1bc0      	subs	r0, r0, r7
 800608c:	2864      	cmp	r0, #100	; 0x64
 800608e:	d9f6      	bls.n	800607e <HAL_RCCEx_PeriphCLKConfig+0x1ba>
          return HAL_TIMEOUT;
 8006090:	2003      	movs	r0, #3
}
 8006092:	b003      	add	sp, #12
 8006094:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        tickstart = HAL_GetTick();
 8006098:	f7fd fb58 	bl	800374c <HAL_GetTick>
 800609c:	f04f 0902 	mov.w	r9, #2
 80060a0:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060a2:	e015      	b.n	80060d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
 80060a4:	fa99 f3a9 	rbit	r3, r9
 80060a8:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
 80060ac:	fa99 f3a9 	rbit	r3, r9
 80060b0:	fab3 f383 	clz	r3, r3
 80060b4:	f003 031f 	and.w	r3, r3, #31
 80060b8:	fa06 f303 	lsl.w	r3, r6, r3
 80060bc:	4213      	tst	r3, r2
 80060be:	f47f af3c 	bne.w	8005f3a <HAL_RCCEx_PeriphCLKConfig+0x76>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060c2:	f7fd fb43 	bl	800374c <HAL_GetTick>
 80060c6:	f241 3388 	movw	r3, #5000	; 0x1388
 80060ca:	1bc0      	subs	r0, r0, r7
 80060cc:	4298      	cmp	r0, r3
 80060ce:	d8df      	bhi.n	8006090 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80060d0:	fa99 f3a9 	rbit	r3, r9
 80060d4:	fa99 f3a9 	rbit	r3, r9
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d0e3      	beq.n	80060a4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
 80060dc:	f8d8 2020 	ldr.w	r2, [r8, #32]
 80060e0:	e7e4      	b.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80060e2:	bf00      	nop
 80060e4:	40021000 	.word	0x40021000
 80060e8:	40007000 	.word	0x40007000
 80060ec:	10908100 	.word	0x10908100

080060f0 <HAL_SPI_Init>:
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80060f0:	2800      	cmp	r0, #0
 80060f2:	d077      	beq.n	80061e4 <HAL_SPI_Init+0xf4>
{
 80060f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80060f8:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80060fa:	4604      	mov	r4, r0
 80060fc:	2e00      	cmp	r6, #0
 80060fe:	d058      	beq.n	80061b2 <HAL_SPI_Init+0xc2>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006100:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006102:	e9c0 3304 	strd	r3, r3, [r0, #16]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006106:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800610a:	2200      	movs	r2, #0
 800610c:	62a2      	str	r2, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800610e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006112:	2b00      	cmp	r3, #0
 8006114:	d059      	beq.n	80061ca <HAL_SPI_Init+0xda>
  }

  hspi->State = HAL_SPI_STATE_BUSY;

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006116:	6821      	ldr	r1, [r4, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006118:	68e2      	ldr	r2, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 800611a:	2302      	movs	r3, #2
 800611c:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 8006120:	6808      	ldr	r0, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006122:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 8006126:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 800612a:	6008      	str	r0, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800612c:	d947      	bls.n	80061be <HAL_SPI_Init+0xce>
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800612e:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
 8006132:	d159      	bne.n	80061e8 <HAL_SPI_Init+0xf8>
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006134:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006136:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006138:	f403 5500 	and.w	r5, r3, #8192	; 0x2000
 800613c:	68a3      	ldr	r3, [r4, #8]
 800613e:	6a27      	ldr	r7, [r4, #32]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006140:	f402 6e70 	and.w	lr, r2, #3840	; 0xf00
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006144:	6862      	ldr	r2, [r4, #4]
 8006146:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800614a:	f402 7282 	and.w	r2, r2, #260	; 0x104
 800614e:	431a      	orrs	r2, r3
 8006150:	6923      	ldr	r3, [r4, #16]
 8006152:	f003 0302 	and.w	r3, r3, #2
 8006156:	431a      	orrs	r2, r3
 8006158:	6963      	ldr	r3, [r4, #20]
 800615a:	f003 0301 	and.w	r3, r3, #1
 800615e:	431a      	orrs	r2, r3
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006160:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006162:	f003 0308 	and.w	r3, r3, #8
 8006166:	f006 0c10 	and.w	ip, r6, #16
 800616a:	ea43 0e0e 	orr.w	lr, r3, lr
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800616e:	69a6      	ldr	r6, [r4, #24]
 8006170:	69e3      	ldr	r3, [r4, #28]
 8006172:	f003 0838 	and.w	r8, r3, #56	; 0x38
 8006176:	f406 7300 	and.w	r3, r6, #512	; 0x200
 800617a:	4313      	orrs	r3, r2
 800617c:	f007 0780 	and.w	r7, r7, #128	; 0x80
 8006180:	ea43 0308 	orr.w	r3, r3, r8
 8006184:	433b      	orrs	r3, r7
 8006186:	432b      	orrs	r3, r5
 8006188:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800618a:	0c33      	lsrs	r3, r6, #16
 800618c:	f003 0304 	and.w	r3, r3, #4
 8006190:	ea4e 0303 	orr.w	r3, lr, r3
 8006194:	ea43 030c 	orr.w	r3, r3, ip
 8006198:	4303      	orrs	r3, r0
 800619a:	604b      	str	r3, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800619c:	69cb      	ldr	r3, [r1, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800619e:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80061a0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 80061a4:	2201      	movs	r2, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80061a6:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80061a8:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80061aa:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d

  return HAL_OK;
}
 80061ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80061b2:	6843      	ldr	r3, [r0, #4]
 80061b4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80061b8:	d0a5      	beq.n	8006106 <HAL_SPI_Init+0x16>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80061ba:	61c6      	str	r6, [r0, #28]
 80061bc:	e7a3      	b.n	8006106 <HAL_SPI_Init+0x16>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80061be:	d00b      	beq.n	80061d8 <HAL_SPI_Init+0xe8>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80061c0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80061c4:	2500      	movs	r5, #0
 80061c6:	62a5      	str	r5, [r4, #40]	; 0x28
 80061c8:	e7b8      	b.n	800613c <HAL_SPI_Init+0x4c>
    hspi->Lock = HAL_UNLOCKED;
 80061ca:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 80061ce:	4620      	mov	r0, r4
 80061d0:	f7fc fcda 	bl	8002b88 <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80061d4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80061d6:	e79e      	b.n	8006116 <HAL_SPI_Init+0x26>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80061d8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80061da:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80061de:	f403 5500 	and.w	r5, r3, #8192	; 0x2000
 80061e2:	e7ab      	b.n	800613c <HAL_SPI_Init+0x4c>
    return HAL_ERROR;
 80061e4:	2001      	movs	r0, #1
}
 80061e6:	4770      	bx	lr
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80061e8:	2000      	movs	r0, #0
 80061ea:	e7eb      	b.n	80061c4 <HAL_SPI_Init+0xd4>

080061ec <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80061ec:	6a03      	ldr	r3, [r0, #32]
 80061ee:	f023 0301 	bic.w	r3, r3, #1
 80061f2:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061f4:	6a03      	ldr	r3, [r0, #32]
{
 80061f6:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061f8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80061fa:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80061fc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80061fe:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006202:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8006206:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006208:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800620a:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 800620e:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006210:	4d13      	ldr	r5, [pc, #76]	; (8006260 <TIM_OC1_SetConfig+0x74>)
 8006212:	42a8      	cmp	r0, r5
 8006214:	d00f      	beq.n	8006236 <TIM_OC1_SetConfig+0x4a>
 8006216:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800621a:	42a8      	cmp	r0, r5
 800621c:	d00b      	beq.n	8006236 <TIM_OC1_SetConfig+0x4a>
 800621e:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8006222:	42a8      	cmp	r0, r5
 8006224:	d007      	beq.n	8006236 <TIM_OC1_SetConfig+0x4a>
 8006226:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800622a:	42a8      	cmp	r0, r5
 800622c:	d003      	beq.n	8006236 <TIM_OC1_SetConfig+0x4a>
 800622e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006232:	42a8      	cmp	r0, r5
 8006234:	d10d      	bne.n	8006252 <TIM_OC1_SetConfig+0x66>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006236:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8006238:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 800623c:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800623e:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006242:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8006246:	ea46 0c05 	orr.w	ip, r6, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 800624a:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 800624e:	ea4c 0404 	orr.w	r4, ip, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006252:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006254:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006256:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8006258:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR1 = OC_Config->Pulse;
 800625a:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;
 800625c:	6203      	str	r3, [r0, #32]
}
 800625e:	4770      	bx	lr
 8006260:	40012c00 	.word	0x40012c00

08006264 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006264:	6a03      	ldr	r3, [r0, #32]
 8006266:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800626a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800626c:	6a03      	ldr	r3, [r0, #32]
{
 800626e:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006270:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006272:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006274:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006276:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800627a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800627e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006280:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8006282:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006286:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800628a:	4d15      	ldr	r5, [pc, #84]	; (80062e0 <TIM_OC3_SetConfig+0x7c>)
 800628c:	42a8      	cmp	r0, r5
 800628e:	d010      	beq.n	80062b2 <TIM_OC3_SetConfig+0x4e>
 8006290:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006294:	42a8      	cmp	r0, r5
 8006296:	d00c      	beq.n	80062b2 <TIM_OC3_SetConfig+0x4e>
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006298:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 800629c:	42a8      	cmp	r0, r5
 800629e:	d00f      	beq.n	80062c0 <TIM_OC3_SetConfig+0x5c>
 80062a0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80062a4:	42a8      	cmp	r0, r5
 80062a6:	d00b      	beq.n	80062c0 <TIM_OC3_SetConfig+0x5c>
 80062a8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80062ac:	42a8      	cmp	r0, r5
 80062ae:	d10f      	bne.n	80062d0 <TIM_OC3_SetConfig+0x6c>
 80062b0:	e006      	b.n	80062c0 <TIM_OC3_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80062b2:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80062b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80062b8:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 80062bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80062c0:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80062c4:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80062c8:	ea46 0c05 	orr.w	ip, r6, r5
 80062cc:	ea44 140c 	orr.w	r4, r4, ip, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80062d0:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80062d2:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 80062d4:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 80062d6:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR3 = OC_Config->Pulse;
 80062d8:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 80062da:	6203      	str	r3, [r0, #32]
}
 80062dc:	4770      	bx	lr
 80062de:	bf00      	nop
 80062e0:	40012c00 	.word	0x40012c00

080062e4 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 80062e4:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80062e8:	2b01      	cmp	r3, #1
 80062ea:	d122      	bne.n	8006332 <HAL_TIM_Base_Start_IT+0x4e>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80062ec:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062ee:	4917      	ldr	r1, [pc, #92]	; (800634c <HAL_TIM_Base_Start_IT+0x68>)
  htim->State = HAL_TIM_STATE_BUSY;
 80062f0:	2202      	movs	r2, #2
 80062f2:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80062f6:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062f8:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80062fa:	f042 0201 	orr.w	r2, r2, #1
 80062fe:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006300:	d019      	beq.n	8006336 <HAL_TIM_Base_Start_IT+0x52>
 8006302:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006306:	d016      	beq.n	8006336 <HAL_TIM_Base_Start_IT+0x52>
 8006308:	4a11      	ldr	r2, [pc, #68]	; (8006350 <HAL_TIM_Base_Start_IT+0x6c>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d013      	beq.n	8006336 <HAL_TIM_Base_Start_IT+0x52>
 800630e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006312:	4293      	cmp	r3, r2
 8006314:	d00f      	beq.n	8006336 <HAL_TIM_Base_Start_IT+0x52>
 8006316:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800631a:	4293      	cmp	r3, r2
 800631c:	d00b      	beq.n	8006336 <HAL_TIM_Base_Start_IT+0x52>
 800631e:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8006322:	4293      	cmp	r3, r2
 8006324:	d007      	beq.n	8006336 <HAL_TIM_Base_Start_IT+0x52>
    __HAL_TIM_ENABLE(htim);
 8006326:	681a      	ldr	r2, [r3, #0]
 8006328:	f042 0201 	orr.w	r2, r2, #1
  return HAL_OK;
 800632c:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 800632e:	601a      	str	r2, [r3, #0]
 8006330:	4770      	bx	lr
    return HAL_ERROR;
 8006332:	2001      	movs	r0, #1
 8006334:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006336:	6899      	ldr	r1, [r3, #8]
 8006338:	4a06      	ldr	r2, [pc, #24]	; (8006354 <HAL_TIM_Base_Start_IT+0x70>)
 800633a:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800633c:	2a06      	cmp	r2, #6
 800633e:	d002      	beq.n	8006346 <HAL_TIM_Base_Start_IT+0x62>
 8006340:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8006344:	d1ef      	bne.n	8006326 <HAL_TIM_Base_Start_IT+0x42>
  return HAL_OK;
 8006346:	2000      	movs	r0, #0
}
 8006348:	4770      	bx	lr
 800634a:	bf00      	nop
 800634c:	40012c00 	.word	0x40012c00
 8006350:	40000400 	.word	0x40000400
 8006354:	00010007 	.word	0x00010007

08006358 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006358:	6803      	ldr	r3, [r0, #0]
 800635a:	68da      	ldr	r2, [r3, #12]
 800635c:	f022 0201 	bic.w	r2, r2, #1
 8006360:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 8006362:	6a1a      	ldr	r2, [r3, #32]
 8006364:	f241 1111 	movw	r1, #4369	; 0x1111
 8006368:	420a      	tst	r2, r1
 800636a:	d108      	bne.n	800637e <HAL_TIM_Base_Stop_IT+0x26>
 800636c:	6a19      	ldr	r1, [r3, #32]
 800636e:	f240 4244 	movw	r2, #1092	; 0x444
 8006372:	4211      	tst	r1, r2
 8006374:	d103      	bne.n	800637e <HAL_TIM_Base_Stop_IT+0x26>
 8006376:	681a      	ldr	r2, [r3, #0]
 8006378:	f022 0201 	bic.w	r2, r2, #1
 800637c:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 800637e:	2301      	movs	r3, #1
 8006380:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 8006384:	2000      	movs	r0, #0
 8006386:	4770      	bx	lr

08006388 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8006388:	2800      	cmp	r0, #0
 800638a:	f000 8081 	beq.w	8006490 <HAL_TIM_PWM_Init+0x108>
{
 800638e:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8006390:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8006394:	4604      	mov	r4, r0
 8006396:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800639a:	2b00      	cmp	r3, #0
 800639c:	d06d      	beq.n	800647a <HAL_TIM_PWM_Init+0xf2>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800639e:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063a0:	493c      	ldr	r1, [pc, #240]	; (8006494 <HAL_TIM_PWM_Init+0x10c>)
  htim->State = HAL_TIM_STATE_BUSY;
 80063a2:	2302      	movs	r3, #2
 80063a4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063a8:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 80063aa:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063ac:	d051      	beq.n	8006452 <HAL_TIM_PWM_Init+0xca>
 80063ae:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80063b2:	d021      	beq.n	80063f8 <HAL_TIM_PWM_Init+0x70>
 80063b4:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 80063b8:	428a      	cmp	r2, r1
 80063ba:	d01d      	beq.n	80063f8 <HAL_TIM_PWM_Init+0x70>
 80063bc:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80063c0:	428a      	cmp	r2, r1
 80063c2:	d019      	beq.n	80063f8 <HAL_TIM_PWM_Init+0x70>
 80063c4:	f501 3196 	add.w	r1, r1, #76800	; 0x12c00
 80063c8:	428a      	cmp	r2, r1
 80063ca:	d042      	beq.n	8006452 <HAL_TIM_PWM_Init+0xca>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80063cc:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 80063d0:	428a      	cmp	r2, r1
 80063d2:	d057      	beq.n	8006484 <HAL_TIM_PWM_Init+0xfc>
 80063d4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80063d8:	428a      	cmp	r2, r1
 80063da:	d053      	beq.n	8006484 <HAL_TIM_PWM_Init+0xfc>
 80063dc:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80063e0:	428a      	cmp	r2, r1
 80063e2:	d04f      	beq.n	8006484 <HAL_TIM_PWM_Init+0xfc>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80063e4:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80063e6:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80063e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80063ec:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 80063ee:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 80063f0:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80063f2:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80063f4:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80063f6:	e010      	b.n	800641a <HAL_TIM_PWM_Init+0x92>
    tmpcr1 |= Structure->CounterMode;
 80063f8:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80063fa:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006400:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8006402:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006406:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006408:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800640a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 800640e:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006410:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8006412:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8006414:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006416:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006418:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 800641a:	2301      	movs	r3, #1
 800641c:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800641e:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006422:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8006426:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800642a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800642e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8006432:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006436:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800643a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800643e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006442:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8006446:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800644a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800644e:	2000      	movs	r0, #0
}
 8006450:	bd10      	pop	{r4, pc}
    tmpcr1 |= Structure->CounterMode;
 8006452:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006454:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006456:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800645a:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 800645c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006460:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006462:	69a1      	ldr	r1, [r4, #24]
 8006464:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006468:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 800646a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800646c:	68e3      	ldr	r3, [r4, #12]
 800646e:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006470:	6863      	ldr	r3, [r4, #4]
 8006472:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8006474:	6963      	ldr	r3, [r4, #20]
 8006476:	6313      	str	r3, [r2, #48]	; 0x30
 8006478:	e7cf      	b.n	800641a <HAL_TIM_PWM_Init+0x92>
    htim->Lock = HAL_UNLOCKED;
 800647a:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800647e:	f7fc fd1b 	bl	8002eb8 <HAL_TIM_PWM_MspInit>
 8006482:	e78c      	b.n	800639e <HAL_TIM_PWM_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006484:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006486:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8006488:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800648c:	4303      	orrs	r3, r0
 800648e:	e7e9      	b.n	8006464 <HAL_TIM_PWM_Init+0xdc>
    return HAL_ERROR;
 8006490:	2001      	movs	r0, #1
}
 8006492:	4770      	bx	lr
 8006494:	40012c00 	.word	0x40012c00

08006498 <HAL_TIM_PWM_Start>:
 8006498:	2900      	cmp	r1, #0
 800649a:	d14a      	bne.n	8006532 <HAL_TIM_PWM_Start+0x9a>
 800649c:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 80064a0:	2b01      	cmp	r3, #1
 80064a2:	d160      	bne.n	8006566 <HAL_TIM_PWM_Start+0xce>
 80064a4:	2302      	movs	r3, #2
 80064a6:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 80064aa:	6803      	ldr	r3, [r0, #0]
 80064ac:	2201      	movs	r2, #1
 80064ae:	6a18      	ldr	r0, [r3, #32]
 80064b0:	f001 011f 	and.w	r1, r1, #31
 80064b4:	fa02 f101 	lsl.w	r1, r2, r1
 80064b8:	ea20 0001 	bic.w	r0, r0, r1
 80064bc:	6218      	str	r0, [r3, #32]
 80064be:	6a18      	ldr	r0, [r3, #32]
 80064c0:	4a3b      	ldr	r2, [pc, #236]	; (80065b0 <HAL_TIM_PWM_Start+0x118>)
 80064c2:	4301      	orrs	r1, r0
 80064c4:	4293      	cmp	r3, r2
 80064c6:	6219      	str	r1, [r3, #32]
 80064c8:	d059      	beq.n	800657e <HAL_TIM_PWM_Start+0xe6>
 80064ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d00b      	beq.n	80064ea <HAL_TIM_PWM_Start+0x52>
 80064d2:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d007      	beq.n	80064ea <HAL_TIM_PWM_Start+0x52>
 80064da:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80064de:	4293      	cmp	r3, r2
 80064e0:	d003      	beq.n	80064ea <HAL_TIM_PWM_Start+0x52>
 80064e2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d103      	bne.n	80064f2 <HAL_TIM_PWM_Start+0x5a>
 80064ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80064ec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80064f0:	645a      	str	r2, [r3, #68]	; 0x44
 80064f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064f6:	d00e      	beq.n	8006516 <HAL_TIM_PWM_Start+0x7e>
 80064f8:	4a2e      	ldr	r2, [pc, #184]	; (80065b4 <HAL_TIM_PWM_Start+0x11c>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d00b      	beq.n	8006516 <HAL_TIM_PWM_Start+0x7e>
 80064fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006502:	4293      	cmp	r3, r2
 8006504:	d007      	beq.n	8006516 <HAL_TIM_PWM_Start+0x7e>
 8006506:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800650a:	4293      	cmp	r3, r2
 800650c:	d003      	beq.n	8006516 <HAL_TIM_PWM_Start+0x7e>
 800650e:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8006512:	4293      	cmp	r3, r2
 8006514:	d107      	bne.n	8006526 <HAL_TIM_PWM_Start+0x8e>
 8006516:	6899      	ldr	r1, [r3, #8]
 8006518:	4a27      	ldr	r2, [pc, #156]	; (80065b8 <HAL_TIM_PWM_Start+0x120>)
 800651a:	400a      	ands	r2, r1
 800651c:	2a06      	cmp	r2, #6
 800651e:	d024      	beq.n	800656a <HAL_TIM_PWM_Start+0xd2>
 8006520:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8006524:	d021      	beq.n	800656a <HAL_TIM_PWM_Start+0xd2>
 8006526:	681a      	ldr	r2, [r3, #0]
 8006528:	f042 0201 	orr.w	r2, r2, #1
 800652c:	2000      	movs	r0, #0
 800652e:	601a      	str	r2, [r3, #0]
 8006530:	4770      	bx	lr
 8006532:	2904      	cmp	r1, #4
 8006534:	d01b      	beq.n	800656e <HAL_TIM_PWM_Start+0xd6>
 8006536:	2908      	cmp	r1, #8
 8006538:	d026      	beq.n	8006588 <HAL_TIM_PWM_Start+0xf0>
 800653a:	290c      	cmp	r1, #12
 800653c:	d00f      	beq.n	800655e <HAL_TIM_PWM_Start+0xc6>
 800653e:	2910      	cmp	r1, #16
 8006540:	d02e      	beq.n	80065a0 <HAL_TIM_PWM_Start+0x108>
 8006542:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 8006546:	2b01      	cmp	r3, #1
 8006548:	d10d      	bne.n	8006566 <HAL_TIM_PWM_Start+0xce>
 800654a:	2908      	cmp	r1, #8
 800654c:	d020      	beq.n	8006590 <HAL_TIM_PWM_Start+0xf8>
 800654e:	290c      	cmp	r1, #12
 8006550:	d022      	beq.n	8006598 <HAL_TIM_PWM_Start+0x100>
 8006552:	2910      	cmp	r1, #16
 8006554:	d028      	beq.n	80065a8 <HAL_TIM_PWM_Start+0x110>
 8006556:	2302      	movs	r3, #2
 8006558:	f880 3043 	strb.w	r3, [r0, #67]	; 0x43
 800655c:	e7a5      	b.n	80064aa <HAL_TIM_PWM_Start+0x12>
 800655e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8006562:	2b01      	cmp	r3, #1
 8006564:	d018      	beq.n	8006598 <HAL_TIM_PWM_Start+0x100>
 8006566:	2001      	movs	r0, #1
 8006568:	4770      	bx	lr
 800656a:	2000      	movs	r0, #0
 800656c:	4770      	bx	lr
 800656e:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 8006572:	2b01      	cmp	r3, #1
 8006574:	d1f7      	bne.n	8006566 <HAL_TIM_PWM_Start+0xce>
 8006576:	2302      	movs	r3, #2
 8006578:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 800657c:	e795      	b.n	80064aa <HAL_TIM_PWM_Start+0x12>
 800657e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006580:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006584:	645a      	str	r2, [r3, #68]	; 0x44
 8006586:	e7c6      	b.n	8006516 <HAL_TIM_PWM_Start+0x7e>
 8006588:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800658c:	2b01      	cmp	r3, #1
 800658e:	d1ea      	bne.n	8006566 <HAL_TIM_PWM_Start+0xce>
 8006590:	2302      	movs	r3, #2
 8006592:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 8006596:	e788      	b.n	80064aa <HAL_TIM_PWM_Start+0x12>
 8006598:	2302      	movs	r3, #2
 800659a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 800659e:	e784      	b.n	80064aa <HAL_TIM_PWM_Start+0x12>
 80065a0:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 80065a4:	2b01      	cmp	r3, #1
 80065a6:	d1de      	bne.n	8006566 <HAL_TIM_PWM_Start+0xce>
 80065a8:	2302      	movs	r3, #2
 80065aa:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
 80065ae:	e77c      	b.n	80064aa <HAL_TIM_PWM_Start+0x12>
 80065b0:	40012c00 	.word	0x40012c00
 80065b4:	40000400 	.word	0x40000400
 80065b8:	00010007 	.word	0x00010007

080065bc <HAL_TIM_PWM_Stop>:
 80065bc:	6803      	ldr	r3, [r0, #0]
 80065be:	b410      	push	{r4}
 80065c0:	6a1a      	ldr	r2, [r3, #32]
 80065c2:	f001 041f 	and.w	r4, r1, #31
 80065c6:	f04f 0c01 	mov.w	ip, #1
 80065ca:	fa0c fc04 	lsl.w	ip, ip, r4
 80065ce:	ea22 020c 	bic.w	r2, r2, ip
 80065d2:	621a      	str	r2, [r3, #32]
 80065d4:	4a2c      	ldr	r2, [pc, #176]	; (8006688 <HAL_TIM_PWM_Stop+0xcc>)
 80065d6:	6a1c      	ldr	r4, [r3, #32]
 80065d8:	621c      	str	r4, [r3, #32]
 80065da:	4293      	cmp	r3, r2
 80065dc:	d021      	beq.n	8006622 <HAL_TIM_PWM_Stop+0x66>
 80065de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d01d      	beq.n	8006622 <HAL_TIM_PWM_Stop+0x66>
 80065e6:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d019      	beq.n	8006622 <HAL_TIM_PWM_Stop+0x66>
 80065ee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d015      	beq.n	8006622 <HAL_TIM_PWM_Stop+0x66>
 80065f6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d011      	beq.n	8006622 <HAL_TIM_PWM_Stop+0x66>
 80065fe:	6a1c      	ldr	r4, [r3, #32]
 8006600:	f241 1211 	movw	r2, #4369	; 0x1111
 8006604:	4214      	tst	r4, r2
 8006606:	d104      	bne.n	8006612 <HAL_TIM_PWM_Stop+0x56>
 8006608:	6a1c      	ldr	r4, [r3, #32]
 800660a:	f240 4244 	movw	r2, #1092	; 0x444
 800660e:	4214      	tst	r4, r2
 8006610:	d026      	beq.n	8006660 <HAL_TIM_PWM_Stop+0xa4>
 8006612:	2301      	movs	r3, #1
 8006614:	b9a1      	cbnz	r1, 8006640 <HAL_TIM_PWM_Stop+0x84>
 8006616:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 800661a:	2000      	movs	r0, #0
 800661c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006620:	4770      	bx	lr
 8006622:	6a1c      	ldr	r4, [r3, #32]
 8006624:	f241 1211 	movw	r2, #4369	; 0x1111
 8006628:	4214      	tst	r4, r2
 800662a:	d1e8      	bne.n	80065fe <HAL_TIM_PWM_Stop+0x42>
 800662c:	6a1c      	ldr	r4, [r3, #32]
 800662e:	f240 4244 	movw	r2, #1092	; 0x444
 8006632:	4214      	tst	r4, r2
 8006634:	d1e3      	bne.n	80065fe <HAL_TIM_PWM_Stop+0x42>
 8006636:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006638:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800663c:	645a      	str	r2, [r3, #68]	; 0x44
 800663e:	e7de      	b.n	80065fe <HAL_TIM_PWM_Stop+0x42>
 8006640:	2904      	cmp	r1, #4
 8006642:	d012      	beq.n	800666a <HAL_TIM_PWM_Stop+0xae>
 8006644:	2908      	cmp	r1, #8
 8006646:	d019      	beq.n	800667c <HAL_TIM_PWM_Stop+0xc0>
 8006648:	290c      	cmp	r1, #12
 800664a:	d014      	beq.n	8006676 <HAL_TIM_PWM_Stop+0xba>
 800664c:	2910      	cmp	r1, #16
 800664e:	bf0c      	ite	eq
 8006650:	f880 3042 	strbeq.w	r3, [r0, #66]	; 0x42
 8006654:	f880 3043 	strbne.w	r3, [r0, #67]	; 0x43
 8006658:	f85d 4b04 	ldr.w	r4, [sp], #4
 800665c:	2000      	movs	r0, #0
 800665e:	4770      	bx	lr
 8006660:	681a      	ldr	r2, [r3, #0]
 8006662:	f022 0201 	bic.w	r2, r2, #1
 8006666:	601a      	str	r2, [r3, #0]
 8006668:	e7d3      	b.n	8006612 <HAL_TIM_PWM_Stop+0x56>
 800666a:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 800666e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006672:	2000      	movs	r0, #0
 8006674:	4770      	bx	lr
 8006676:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 800667a:	e7ce      	b.n	800661a <HAL_TIM_PWM_Stop+0x5e>
 800667c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 8006680:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006684:	2000      	movs	r0, #0
 8006686:	4770      	bx	lr
 8006688:	40012c00 	.word	0x40012c00

0800668c <HAL_TIM_OC_DelayElapsedCallback>:
 800668c:	4770      	bx	lr
 800668e:	bf00      	nop

08006690 <HAL_TIM_IC_CaptureCallback>:
 8006690:	4770      	bx	lr
 8006692:	bf00      	nop

08006694 <HAL_TIM_PWM_PulseFinishedCallback>:
 8006694:	4770      	bx	lr
 8006696:	bf00      	nop

08006698 <HAL_TIM_TriggerCallback>:
 8006698:	4770      	bx	lr
 800669a:	bf00      	nop

0800669c <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800669c:	6803      	ldr	r3, [r0, #0]
 800669e:	691a      	ldr	r2, [r3, #16]
 80066a0:	0791      	lsls	r1, r2, #30
{
 80066a2:	b510      	push	{r4, lr}
 80066a4:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80066a6:	d502      	bpl.n	80066ae <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80066a8:	68da      	ldr	r2, [r3, #12]
 80066aa:	0792      	lsls	r2, r2, #30
 80066ac:	d468      	bmi.n	8006780 <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80066ae:	691a      	ldr	r2, [r3, #16]
 80066b0:	0752      	lsls	r2, r2, #29
 80066b2:	d502      	bpl.n	80066ba <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80066b4:	68da      	ldr	r2, [r3, #12]
 80066b6:	0750      	lsls	r0, r2, #29
 80066b8:	d44f      	bmi.n	800675a <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80066ba:	691a      	ldr	r2, [r3, #16]
 80066bc:	0711      	lsls	r1, r2, #28
 80066be:	d502      	bpl.n	80066c6 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80066c0:	68da      	ldr	r2, [r3, #12]
 80066c2:	0712      	lsls	r2, r2, #28
 80066c4:	d437      	bmi.n	8006736 <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80066c6:	691a      	ldr	r2, [r3, #16]
 80066c8:	06d0      	lsls	r0, r2, #27
 80066ca:	d502      	bpl.n	80066d2 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80066cc:	68da      	ldr	r2, [r3, #12]
 80066ce:	06d1      	lsls	r1, r2, #27
 80066d0:	d41e      	bmi.n	8006710 <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80066d2:	691a      	ldr	r2, [r3, #16]
 80066d4:	07d2      	lsls	r2, r2, #31
 80066d6:	d502      	bpl.n	80066de <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80066d8:	68da      	ldr	r2, [r3, #12]
 80066da:	07d0      	lsls	r0, r2, #31
 80066dc:	d469      	bmi.n	80067b2 <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80066de:	691a      	ldr	r2, [r3, #16]
 80066e0:	0611      	lsls	r1, r2, #24
 80066e2:	d502      	bpl.n	80066ea <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80066e4:	68da      	ldr	r2, [r3, #12]
 80066e6:	0612      	lsls	r2, r2, #24
 80066e8:	d46b      	bmi.n	80067c2 <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80066ea:	691a      	ldr	r2, [r3, #16]
 80066ec:	05d0      	lsls	r0, r2, #23
 80066ee:	d502      	bpl.n	80066f6 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80066f0:	68da      	ldr	r2, [r3, #12]
 80066f2:	0611      	lsls	r1, r2, #24
 80066f4:	d46d      	bmi.n	80067d2 <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80066f6:	691a      	ldr	r2, [r3, #16]
 80066f8:	0652      	lsls	r2, r2, #25
 80066fa:	d502      	bpl.n	8006702 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80066fc:	68da      	ldr	r2, [r3, #12]
 80066fe:	0650      	lsls	r0, r2, #25
 8006700:	d46f      	bmi.n	80067e2 <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006702:	691a      	ldr	r2, [r3, #16]
 8006704:	0691      	lsls	r1, r2, #26
 8006706:	d502      	bpl.n	800670e <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006708:	68da      	ldr	r2, [r3, #12]
 800670a:	0692      	lsls	r2, r2, #26
 800670c:	d449      	bmi.n	80067a2 <HAL_TIM_IRQHandler+0x106>
}
 800670e:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006710:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006714:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006716:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006718:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800671a:	69db      	ldr	r3, [r3, #28]
 800671c:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8006720:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006722:	d16f      	bne.n	8006804 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006724:	f7ff ffb2 	bl	800668c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006728:	4620      	mov	r0, r4
 800672a:	f7ff ffb3 	bl	8006694 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800672e:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006730:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006732:	7722      	strb	r2, [r4, #28]
 8006734:	e7cd      	b.n	80066d2 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006736:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800673a:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800673c:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800673e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006740:	69db      	ldr	r3, [r3, #28]
 8006742:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8006744:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006746:	d15a      	bne.n	80067fe <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006748:	f7ff ffa0 	bl	800668c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800674c:	4620      	mov	r0, r4
 800674e:	f7ff ffa1 	bl	8006694 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006752:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006754:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006756:	7722      	strb	r2, [r4, #28]
 8006758:	e7b5      	b.n	80066c6 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800675a:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800675e:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006760:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006762:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006764:	699b      	ldr	r3, [r3, #24]
 8006766:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800676a:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800676c:	d144      	bne.n	80067f8 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800676e:	f7ff ff8d 	bl	800668c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006772:	4620      	mov	r0, r4
 8006774:	f7ff ff8e 	bl	8006694 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006778:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800677a:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800677c:	7722      	strb	r2, [r4, #28]
 800677e:	e79c      	b.n	80066ba <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006780:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006784:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006786:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006788:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800678a:	699b      	ldr	r3, [r3, #24]
 800678c:	0799      	lsls	r1, r3, #30
 800678e:	d130      	bne.n	80067f2 <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006790:	f7ff ff7c 	bl	800668c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006794:	4620      	mov	r0, r4
 8006796:	f7ff ff7d 	bl	8006694 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800679a:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800679c:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800679e:	7722      	strb	r2, [r4, #28]
 80067a0:	e785      	b.n	80066ae <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80067a2:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 80067a6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80067a8:	611a      	str	r2, [r3, #16]
}
 80067aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 80067ae:	f000 bad7 	b.w	8006d60 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80067b2:	f06f 0201 	mvn.w	r2, #1
 80067b6:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80067b8:	4620      	mov	r0, r4
 80067ba:	f7fb f849 	bl	8001850 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80067be:	6823      	ldr	r3, [r4, #0]
 80067c0:	e78d      	b.n	80066de <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80067c2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80067c6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80067c8:	4620      	mov	r0, r4
 80067ca:	f000 facb 	bl	8006d64 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80067ce:	6823      	ldr	r3, [r4, #0]
 80067d0:	e78b      	b.n	80066ea <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80067d2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80067d6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80067d8:	4620      	mov	r0, r4
 80067da:	f000 fac5 	bl	8006d68 <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80067de:	6823      	ldr	r3, [r4, #0]
 80067e0:	e789      	b.n	80066f6 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80067e2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80067e6:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80067e8:	4620      	mov	r0, r4
 80067ea:	f7ff ff55 	bl	8006698 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80067ee:	6823      	ldr	r3, [r4, #0]
 80067f0:	e787      	b.n	8006702 <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 80067f2:	f7ff ff4d 	bl	8006690 <HAL_TIM_IC_CaptureCallback>
 80067f6:	e7d0      	b.n	800679a <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 80067f8:	f7ff ff4a 	bl	8006690 <HAL_TIM_IC_CaptureCallback>
 80067fc:	e7bc      	b.n	8006778 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 80067fe:	f7ff ff47 	bl	8006690 <HAL_TIM_IC_CaptureCallback>
 8006802:	e7a6      	b.n	8006752 <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 8006804:	f7ff ff44 	bl	8006690 <HAL_TIM_IC_CaptureCallback>
 8006808:	e791      	b.n	800672e <HAL_TIM_IRQHandler+0x92>
 800680a:	bf00      	nop

0800680c <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800680c:	6a03      	ldr	r3, [r0, #32]
 800680e:	f023 0310 	bic.w	r3, r3, #16
 8006812:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8006814:	6a03      	ldr	r3, [r0, #32]
{
 8006816:	b470      	push	{r4, r5, r6}
  tmpcr2 =  TIMx->CR2;
 8006818:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800681a:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800681c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800681e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8006822:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006826:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800682a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 800682c:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006830:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006834:	4d14      	ldr	r5, [pc, #80]	; (8006888 <TIM_OC2_SetConfig+0x7c>)
 8006836:	42a8      	cmp	r0, r5
 8006838:	d010      	beq.n	800685c <TIM_OC2_SetConfig+0x50>
 800683a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800683e:	42a8      	cmp	r0, r5
 8006840:	d00c      	beq.n	800685c <TIM_OC2_SetConfig+0x50>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006842:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8006846:	42a8      	cmp	r0, r5
 8006848:	d00f      	beq.n	800686a <TIM_OC2_SetConfig+0x5e>
 800684a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800684e:	42a8      	cmp	r0, r5
 8006850:	d00b      	beq.n	800686a <TIM_OC2_SetConfig+0x5e>
 8006852:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006856:	42a8      	cmp	r0, r5
 8006858:	d10f      	bne.n	800687a <TIM_OC2_SetConfig+0x6e>
 800685a:	e006      	b.n	800686a <TIM_OC2_SetConfig+0x5e>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800685c:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 800685e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006862:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8006866:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800686a:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800686e:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006872:	ea46 0c05 	orr.w	ip, r6, r5
 8006876:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 800687a:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800687c:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800687e:	6182      	str	r2, [r0, #24]
}
 8006880:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR2 = OC_Config->Pulse;
 8006882:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8006884:	6203      	str	r3, [r0, #32]
}
 8006886:	4770      	bx	lr
 8006888:	40012c00 	.word	0x40012c00

0800688c <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 800688c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006890:	2b01      	cmp	r3, #1
 8006892:	f000 812b 	beq.w	8006aec <HAL_TIM_PWM_ConfigChannel+0x260>
 8006896:	2301      	movs	r3, #1
{
 8006898:	b570      	push	{r4, r5, r6, lr}
 800689a:	4604      	mov	r4, r0
 800689c:	460d      	mov	r5, r1
  __HAL_LOCK(htim);
 800689e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 80068a2:	2a14      	cmp	r2, #20
 80068a4:	d816      	bhi.n	80068d4 <HAL_TIM_PWM_ConfigChannel+0x48>
 80068a6:	e8df f012 	tbh	[pc, r2, lsl #1]
 80068aa:	005d      	.short	0x005d
 80068ac:	00150015 	.word	0x00150015
 80068b0:	00720015 	.word	0x00720015
 80068b4:	00150015 	.word	0x00150015
 80068b8:	00880015 	.word	0x00880015
 80068bc:	00150015 	.word	0x00150015
 80068c0:	009d0015 	.word	0x009d0015
 80068c4:	00150015 	.word	0x00150015
 80068c8:	00e00015 	.word	0x00e00015
 80068cc:	00150015 	.word	0x00150015
 80068d0:	001a0015 	.word	0x001a0015
  __HAL_UNLOCK(htim);
 80068d4:	2300      	movs	r3, #0
 80068d6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 80068da:	2001      	movs	r0, #1
}
 80068dc:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80068de:	6803      	ldr	r3, [r0, #0]
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068e0:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80068e2:	6a1a      	ldr	r2, [r3, #32]
 80068e4:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80068e8:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 80068ea:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80068ec:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 80068ee:	6d59      	ldr	r1, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80068f0:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 80068f4:	f421 41e0 	bic.w	r1, r1, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068f8:	ea41 2106 	orr.w	r1, r1, r6, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80068fc:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80068fe:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006902:	ea42 5206 	orr.w	r2, r2, r6, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006906:	4e7a      	ldr	r6, [pc, #488]	; (8006af0 <HAL_TIM_PWM_ConfigChannel+0x264>)
 8006908:	42b3      	cmp	r3, r6
 800690a:	d00f      	beq.n	800692c <HAL_TIM_PWM_ConfigChannel+0xa0>
 800690c:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8006910:	42b3      	cmp	r3, r6
 8006912:	d00b      	beq.n	800692c <HAL_TIM_PWM_ConfigChannel+0xa0>
 8006914:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8006918:	42b3      	cmp	r3, r6
 800691a:	d007      	beq.n	800692c <HAL_TIM_PWM_ConfigChannel+0xa0>
 800691c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8006920:	42b3      	cmp	r3, r6
 8006922:	d003      	beq.n	800692c <HAL_TIM_PWM_ConfigChannel+0xa0>
 8006924:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8006928:	42b3      	cmp	r3, r6
 800692a:	d104      	bne.n	8006936 <HAL_TIM_PWM_ConfigChannel+0xaa>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800692c:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 800692e:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006932:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006936:	6058      	str	r0, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006938:	6559      	str	r1, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800693a:	6869      	ldr	r1, [r5, #4]
 800693c:	65d9      	str	r1, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800693e:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006940:	6d59      	ldr	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006942:	692d      	ldr	r5, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006944:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8006948:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800694a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800694c:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8006950:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006952:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006954:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8006958:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(htim);
 800695a:	2300      	movs	r3, #0
 800695c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8006960:	2000      	movs	r0, #0
}
 8006962:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006964:	6800      	ldr	r0, [r0, #0]
 8006966:	f7ff fc41 	bl	80061ec <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800696a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800696c:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800696e:	6999      	ldr	r1, [r3, #24]
 8006970:	f041 0108 	orr.w	r1, r1, #8
 8006974:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006976:	6999      	ldr	r1, [r3, #24]
 8006978:	f021 0104 	bic.w	r1, r1, #4
 800697c:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800697e:	699a      	ldr	r2, [r3, #24]
 8006980:	4302      	orrs	r2, r0
 8006982:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 8006984:	2300      	movs	r3, #0
 8006986:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 800698a:	2000      	movs	r0, #0
}
 800698c:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800698e:	6800      	ldr	r0, [r0, #0]
 8006990:	f7ff ff3c 	bl	800680c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006994:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006996:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006998:	6999      	ldr	r1, [r3, #24]
 800699a:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800699e:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80069a0:	6999      	ldr	r1, [r3, #24]
 80069a2:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80069a6:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80069a8:	699a      	ldr	r2, [r3, #24]
 80069aa:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80069ae:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 80069b0:	2300      	movs	r3, #0
 80069b2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 80069b6:	2000      	movs	r0, #0
}
 80069b8:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80069ba:	6800      	ldr	r0, [r0, #0]
 80069bc:	f7ff fc52 	bl	8006264 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80069c0:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80069c2:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80069c4:	69d9      	ldr	r1, [r3, #28]
 80069c6:	f041 0108 	orr.w	r1, r1, #8
 80069ca:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80069cc:	69d9      	ldr	r1, [r3, #28]
 80069ce:	f021 0104 	bic.w	r1, r1, #4
 80069d2:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80069d4:	69da      	ldr	r2, [r3, #28]
 80069d6:	4302      	orrs	r2, r0
 80069d8:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 80069da:	2300      	movs	r3, #0
 80069dc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 80069e0:	2000      	movs	r0, #0
}
 80069e2:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80069e4:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069e6:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80069e8:	6a1a      	ldr	r2, [r3, #32]
 80069ea:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80069ee:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 80069f0:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80069f2:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 80069f4:	69d9      	ldr	r1, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80069f6:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 80069fa:	f421 41e6 	bic.w	r1, r1, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069fe:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006a02:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8006a04:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006a08:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a0c:	4e38      	ldr	r6, [pc, #224]	; (8006af0 <HAL_TIM_PWM_ConfigChannel+0x264>)
 8006a0e:	42b3      	cmp	r3, r6
 8006a10:	d00f      	beq.n	8006a32 <HAL_TIM_PWM_ConfigChannel+0x1a6>
 8006a12:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8006a16:	42b3      	cmp	r3, r6
 8006a18:	d00b      	beq.n	8006a32 <HAL_TIM_PWM_ConfigChannel+0x1a6>
 8006a1a:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8006a1e:	42b3      	cmp	r3, r6
 8006a20:	d007      	beq.n	8006a32 <HAL_TIM_PWM_ConfigChannel+0x1a6>
 8006a22:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8006a26:	42b3      	cmp	r3, r6
 8006a28:	d003      	beq.n	8006a32 <HAL_TIM_PWM_ConfigChannel+0x1a6>
 8006a2a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8006a2e:	42b3      	cmp	r3, r6
 8006a30:	d104      	bne.n	8006a3c <HAL_TIM_PWM_ConfigChannel+0x1b0>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006a32:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006a34:	f420 4080 	bic.w	r0, r0, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006a38:	ea40 1086 	orr.w	r0, r0, r6, lsl #6
  TIMx->CR2 = tmpcr2;
 8006a3c:	6058      	str	r0, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8006a3e:	61d9      	str	r1, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8006a40:	6869      	ldr	r1, [r5, #4]
 8006a42:	6419      	str	r1, [r3, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8006a44:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006a46:	69d9      	ldr	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006a48:	692d      	ldr	r5, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006a4a:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8006a4e:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006a50:	69d9      	ldr	r1, [r3, #28]
 8006a52:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8006a56:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006a58:	69da      	ldr	r2, [r3, #28]
 8006a5a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8006a5e:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8006a60:	2300      	movs	r3, #0
 8006a62:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8006a66:	2000      	movs	r0, #0
}
 8006a68:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006a6a:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8006a6c:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006a6e:	6a1a      	ldr	r2, [r3, #32]
 8006a70:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006a74:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8006a76:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8006a78:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8006a7a:	6d59      	ldr	r1, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006a7c:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8006a80:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 8006a84:	4331      	orrs	r1, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006a86:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 8006a88:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006a8c:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a90:	4e17      	ldr	r6, [pc, #92]	; (8006af0 <HAL_TIM_PWM_ConfigChannel+0x264>)
 8006a92:	42b3      	cmp	r3, r6
 8006a94:	d00f      	beq.n	8006ab6 <HAL_TIM_PWM_ConfigChannel+0x22a>
 8006a96:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8006a9a:	42b3      	cmp	r3, r6
 8006a9c:	d00b      	beq.n	8006ab6 <HAL_TIM_PWM_ConfigChannel+0x22a>
 8006a9e:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8006aa2:	42b3      	cmp	r3, r6
 8006aa4:	d007      	beq.n	8006ab6 <HAL_TIM_PWM_ConfigChannel+0x22a>
 8006aa6:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8006aaa:	42b3      	cmp	r3, r6
 8006aac:	d003      	beq.n	8006ab6 <HAL_TIM_PWM_ConfigChannel+0x22a>
 8006aae:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8006ab2:	42b3      	cmp	r3, r6
 8006ab4:	d104      	bne.n	8006ac0 <HAL_TIM_PWM_ConfigChannel+0x234>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006ab6:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006ab8:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006abc:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CR2 = tmpcr2;
 8006ac0:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8006ac2:	6559      	str	r1, [r3, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 8006ac4:	6869      	ldr	r1, [r5, #4]
 8006ac6:	6599      	str	r1, [r3, #88]	; 0x58
  TIMx->CCER = tmpccer;
 8006ac8:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006aca:	6d59      	ldr	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006acc:	692d      	ldr	r5, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006ace:	f041 0108 	orr.w	r1, r1, #8
 8006ad2:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006ad4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006ad6:	f021 0104 	bic.w	r1, r1, #4
 8006ada:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006adc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006ade:	432a      	orrs	r2, r5
 8006ae0:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(htim);
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8006ae8:	2000      	movs	r0, #0
}
 8006aea:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(htim);
 8006aec:	2002      	movs	r0, #2
}
 8006aee:	4770      	bx	lr
 8006af0:	40012c00 	.word	0x40012c00

08006af4 <HAL_TIMEx_PWMN_Start>:
 8006af4:	2900      	cmp	r1, #0
 8006af6:	d13a      	bne.n	8006b6e <HAL_TIMEx_PWMN_Start+0x7a>
 8006af8:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 8006afc:	2b01      	cmp	r3, #1
 8006afe:	d142      	bne.n	8006b86 <HAL_TIMEx_PWMN_Start+0x92>
 8006b00:	2302      	movs	r3, #2
 8006b02:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
 8006b06:	6803      	ldr	r3, [r0, #0]
 8006b08:	2204      	movs	r2, #4
 8006b0a:	6a18      	ldr	r0, [r3, #32]
 8006b0c:	f001 011f 	and.w	r1, r1, #31
 8006b10:	fa02 f101 	lsl.w	r1, r2, r1
 8006b14:	ea20 0001 	bic.w	r0, r0, r1
 8006b18:	6218      	str	r0, [r3, #32]
 8006b1a:	6a1a      	ldr	r2, [r3, #32]
 8006b1c:	4824      	ldr	r0, [pc, #144]	; (8006bb0 <HAL_TIMEx_PWMN_Start+0xbc>)
 8006b1e:	4311      	orrs	r1, r2
 8006b20:	6219      	str	r1, [r3, #32]
 8006b22:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b24:	4283      	cmp	r3, r0
 8006b26:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006b2a:	645a      	str	r2, [r3, #68]	; 0x44
 8006b2c:	d011      	beq.n	8006b52 <HAL_TIMEx_PWMN_Start+0x5e>
 8006b2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b32:	d00e      	beq.n	8006b52 <HAL_TIMEx_PWMN_Start+0x5e>
 8006b34:	4a1f      	ldr	r2, [pc, #124]	; (8006bb4 <HAL_TIMEx_PWMN_Start+0xc0>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d00b      	beq.n	8006b52 <HAL_TIMEx_PWMN_Start+0x5e>
 8006b3a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d007      	beq.n	8006b52 <HAL_TIMEx_PWMN_Start+0x5e>
 8006b42:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d003      	beq.n	8006b52 <HAL_TIMEx_PWMN_Start+0x5e>
 8006b4a:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d107      	bne.n	8006b62 <HAL_TIMEx_PWMN_Start+0x6e>
 8006b52:	6899      	ldr	r1, [r3, #8]
 8006b54:	4a18      	ldr	r2, [pc, #96]	; (8006bb8 <HAL_TIMEx_PWMN_Start+0xc4>)
 8006b56:	400a      	ands	r2, r1
 8006b58:	2a06      	cmp	r2, #6
 8006b5a:	d016      	beq.n	8006b8a <HAL_TIMEx_PWMN_Start+0x96>
 8006b5c:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8006b60:	d013      	beq.n	8006b8a <HAL_TIMEx_PWMN_Start+0x96>
 8006b62:	681a      	ldr	r2, [r3, #0]
 8006b64:	f042 0201 	orr.w	r2, r2, #1
 8006b68:	2000      	movs	r0, #0
 8006b6a:	601a      	str	r2, [r3, #0]
 8006b6c:	4770      	bx	lr
 8006b6e:	2904      	cmp	r1, #4
 8006b70:	d00d      	beq.n	8006b8e <HAL_TIMEx_PWMN_Start+0x9a>
 8006b72:	2908      	cmp	r1, #8
 8006b74:	d013      	beq.n	8006b9e <HAL_TIMEx_PWMN_Start+0xaa>
 8006b76:	f890 3047 	ldrb.w	r3, [r0, #71]	; 0x47
 8006b7a:	2b01      	cmp	r3, #1
 8006b7c:	d103      	bne.n	8006b86 <HAL_TIMEx_PWMN_Start+0x92>
 8006b7e:	2302      	movs	r3, #2
 8006b80:	f880 3047 	strb.w	r3, [r0, #71]	; 0x47
 8006b84:	e7bf      	b.n	8006b06 <HAL_TIMEx_PWMN_Start+0x12>
 8006b86:	2001      	movs	r0, #1
 8006b88:	4770      	bx	lr
 8006b8a:	2000      	movs	r0, #0
 8006b8c:	4770      	bx	lr
 8006b8e:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 8006b92:	2b01      	cmp	r3, #1
 8006b94:	d1f7      	bne.n	8006b86 <HAL_TIMEx_PWMN_Start+0x92>
 8006b96:	2302      	movs	r3, #2
 8006b98:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
 8006b9c:	e7b3      	b.n	8006b06 <HAL_TIMEx_PWMN_Start+0x12>
 8006b9e:	f890 3046 	ldrb.w	r3, [r0, #70]	; 0x46
 8006ba2:	2b01      	cmp	r3, #1
 8006ba4:	d1ef      	bne.n	8006b86 <HAL_TIMEx_PWMN_Start+0x92>
 8006ba6:	2302      	movs	r3, #2
 8006ba8:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
 8006bac:	e7ab      	b.n	8006b06 <HAL_TIMEx_PWMN_Start+0x12>
 8006bae:	bf00      	nop
 8006bb0:	40012c00 	.word	0x40012c00
 8006bb4:	40000400 	.word	0x40000400
 8006bb8:	00010007 	.word	0x00010007

08006bbc <HAL_TIMEx_PWMN_Stop>:
 8006bbc:	6803      	ldr	r3, [r0, #0]
 8006bbe:	b410      	push	{r4}
 8006bc0:	6a1a      	ldr	r2, [r3, #32]
 8006bc2:	f001 041f 	and.w	r4, r1, #31
 8006bc6:	f04f 0c04 	mov.w	ip, #4
 8006bca:	fa0c fc04 	lsl.w	ip, ip, r4
 8006bce:	ea22 020c 	bic.w	r2, r2, ip
 8006bd2:	621a      	str	r2, [r3, #32]
 8006bd4:	6a1a      	ldr	r2, [r3, #32]
 8006bd6:	621a      	str	r2, [r3, #32]
 8006bd8:	6a1c      	ldr	r4, [r3, #32]
 8006bda:	f241 1211 	movw	r2, #4369	; 0x1111
 8006bde:	4214      	tst	r4, r2
 8006be0:	d104      	bne.n	8006bec <HAL_TIMEx_PWMN_Stop+0x30>
 8006be2:	6a1c      	ldr	r4, [r3, #32]
 8006be4:	f240 4244 	movw	r2, #1092	; 0x444
 8006be8:	4214      	tst	r4, r2
 8006bea:	d022      	beq.n	8006c32 <HAL_TIMEx_PWMN_Stop+0x76>
 8006bec:	6a1c      	ldr	r4, [r3, #32]
 8006bee:	f241 1211 	movw	r2, #4369	; 0x1111
 8006bf2:	4214      	tst	r4, r2
 8006bf4:	d104      	bne.n	8006c00 <HAL_TIMEx_PWMN_Stop+0x44>
 8006bf6:	6a1c      	ldr	r4, [r3, #32]
 8006bf8:	f240 4244 	movw	r2, #1092	; 0x444
 8006bfc:	4214      	tst	r4, r2
 8006bfe:	d013      	beq.n	8006c28 <HAL_TIMEx_PWMN_Stop+0x6c>
 8006c00:	2301      	movs	r3, #1
 8006c02:	b929      	cbnz	r1, 8006c10 <HAL_TIMEx_PWMN_Stop+0x54>
 8006c04:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
 8006c08:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006c0c:	2000      	movs	r0, #0
 8006c0e:	4770      	bx	lr
 8006c10:	2904      	cmp	r1, #4
 8006c12:	d013      	beq.n	8006c3c <HAL_TIMEx_PWMN_Stop+0x80>
 8006c14:	2908      	cmp	r1, #8
 8006c16:	bf0c      	ite	eq
 8006c18:	f880 3046 	strbeq.w	r3, [r0, #70]	; 0x46
 8006c1c:	f880 3047 	strbne.w	r3, [r0, #71]	; 0x47
 8006c20:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006c24:	2000      	movs	r0, #0
 8006c26:	4770      	bx	lr
 8006c28:	681a      	ldr	r2, [r3, #0]
 8006c2a:	f022 0201 	bic.w	r2, r2, #1
 8006c2e:	601a      	str	r2, [r3, #0]
 8006c30:	e7e6      	b.n	8006c00 <HAL_TIMEx_PWMN_Stop+0x44>
 8006c32:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006c34:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006c38:	645a      	str	r2, [r3, #68]	; 0x44
 8006c3a:	e7d7      	b.n	8006bec <HAL_TIMEx_PWMN_Stop+0x30>
 8006c3c:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
 8006c40:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006c44:	2000      	movs	r0, #0
 8006c46:	4770      	bx	lr

08006c48 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c48:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	d03a      	beq.n	8006cc6 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
{
 8006c50:	b470      	push	{r4, r5, r6}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006c52:	6802      	ldr	r2, [r0, #0]
  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006c54:	4d1d      	ldr	r5, [pc, #116]	; (8006ccc <HAL_TIMEx_MasterConfigSynchronization+0x84>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006c56:	2302      	movs	r3, #2
 8006c58:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006c5c:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 8006c5e:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8006c60:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006c62:	d026      	beq.n	8006cb2 <HAL_TIMEx_MasterConfigSynchronization+0x6a>
 8006c64:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006c68:	42aa      	cmp	r2, r5
 8006c6a:	d022      	beq.n	8006cb2 <HAL_TIMEx_MasterConfigSynchronization+0x6a>
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006c6c:	680e      	ldr	r6, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8006c6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006c72:	4333      	orrs	r3, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c74:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->Instance->CR2 = tmpcr2;
 8006c78:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c7a:	d00c      	beq.n	8006c96 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8006c7c:	4b14      	ldr	r3, [pc, #80]	; (8006cd0 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
 8006c7e:	429a      	cmp	r2, r3
 8006c80:	d009      	beq.n	8006c96 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8006c82:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006c86:	429a      	cmp	r2, r3
 8006c88:	d005      	beq.n	8006c96 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8006c8a:	42aa      	cmp	r2, r5
 8006c8c:	d003      	beq.n	8006c96 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8006c8e:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 8006c92:	429a      	cmp	r2, r3
 8006c94:	d104      	bne.n	8006ca0 <HAL_TIMEx_MasterConfigSynchronization+0x58>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c96:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006c98:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c9c:	431c      	orrs	r4, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006c9e:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8006ca0:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8006ca2:	2201      	movs	r2, #1
 8006ca4:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8006ca8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 8006cac:	bc70      	pop	{r4, r5, r6}
  return HAL_OK;
 8006cae:	4618      	mov	r0, r3
}
 8006cb0:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006cb2:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006cb4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006cb8:	432b      	orrs	r3, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006cba:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8006cbc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006cc0:	432b      	orrs	r3, r5
  htim->Instance->CR2 = tmpcr2;
 8006cc2:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cc4:	e7e7      	b.n	8006c96 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
  __HAL_LOCK(htim);
 8006cc6:	2002      	movs	r0, #2
}
 8006cc8:	4770      	bx	lr
 8006cca:	bf00      	nop
 8006ccc:	40012c00 	.word	0x40012c00
 8006cd0:	40000400 	.word	0x40000400

08006cd4 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006cd4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006cd8:	2b01      	cmp	r3, #1
 8006cda:	d03d      	beq.n	8006d58 <HAL_TIMEx_ConfigBreakDeadTime+0x84>
{
 8006cdc:	b410      	push	{r4}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006cde:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 8006ce2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ce6:	4602      	mov	r2, r0
 8006ce8:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006cea:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006cec:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006cee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006cf2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006cf4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006cf8:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006cfa:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006cfc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006d00:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006d02:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006d04:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006d08:	6a88      	ldr	r0, [r1, #40]	; 0x28
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006d0a:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006d0c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006d10:	698c      	ldr	r4, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006d12:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006d14:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006d18:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006d1a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006d1e:	4c0f      	ldr	r4, [pc, #60]	; (8006d5c <HAL_TIMEx_ConfigBreakDeadTime+0x88>)
 8006d20:	42a0      	cmp	r0, r4
 8006d22:	d00b      	beq.n	8006d3c <HAL_TIMEx_ConfigBreakDeadTime+0x68>
 8006d24:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8006d28:	42a0      	cmp	r0, r4
 8006d2a:	d007      	beq.n	8006d3c <HAL_TIMEx_ConfigBreakDeadTime+0x68>
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 8006d2c:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 8006d2e:	6443      	str	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(htim);
 8006d30:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c

  return HAL_OK;
 8006d34:	4608      	mov	r0, r1
}
 8006d36:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d3a:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006d3c:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8006d3e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006d42:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006d46:	69cc      	ldr	r4, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006d48:	6a09      	ldr	r1, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006d4a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006d4e:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006d50:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8006d54:	430b      	orrs	r3, r1
 8006d56:	e7e9      	b.n	8006d2c <HAL_TIMEx_ConfigBreakDeadTime+0x58>
  __HAL_LOCK(htim);
 8006d58:	2002      	movs	r0, #2
}
 8006d5a:	4770      	bx	lr
 8006d5c:	40012c00 	.word	0x40012c00

08006d60 <HAL_TIMEx_CommutCallback>:
 8006d60:	4770      	bx	lr
 8006d62:	bf00      	nop

08006d64 <HAL_TIMEx_BreakCallback>:
 8006d64:	4770      	bx	lr
 8006d66:	bf00      	nop

08006d68 <HAL_TIMEx_Break2Callback>:
 8006d68:	4770      	bx	lr
 8006d6a:	bf00      	nop

08006d6c <HAL_UART_Receive_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006d6c:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8006d6e:	2b20      	cmp	r3, #32
 8006d70:	d159      	bne.n	8006e26 <HAL_UART_Receive_IT+0xba>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d72:	2900      	cmp	r1, #0
 8006d74:	d055      	beq.n	8006e22 <HAL_UART_Receive_IT+0xb6>
 8006d76:	2a00      	cmp	r2, #0
 8006d78:	d053      	beq.n	8006e22 <HAL_UART_Receive_IT+0xb6>
    {
      return HAL_ERROR;
    }

    __HAL_LOCK(huart);
 8006d7a:	f890 3074 	ldrb.w	r3, [r0, #116]	; 0x74
 8006d7e:	2b01      	cmp	r3, #1
 8006d80:	d051      	beq.n	8006e26 <HAL_UART_Receive_IT+0xba>
{
 8006d82:	b430      	push	{r4, r5}
    __HAL_LOCK(huart);
 8006d84:	2401      	movs	r4, #1
 8006d86:	f880 4074 	strb.w	r4, [r0, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006d8a:	6803      	ldr	r3, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d8c:	2400      	movs	r4, #0
 8006d8e:	6604      	str	r4, [r0, #96]	; 0x60
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006d90:	685c      	ldr	r4, [r3, #4]
 8006d92:	0224      	lsls	r4, r4, #8
 8006d94:	d50e      	bpl.n	8006db4 <HAL_UART_Receive_IT+0x48>
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d96:	e853 4f00 	ldrex	r4, [r3]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006d9a:	f044 6480 	orr.w	r4, r4, #67108864	; 0x4000000
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d9e:	e843 4500 	strex	r5, r4, [r3]
 8006da2:	b13d      	cbz	r5, 8006db4 <HAL_UART_Receive_IT+0x48>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006da4:	e853 cf00 	ldrex	ip, [r3]
 8006da8:	f04c 6c80 	orr.w	ip, ip, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dac:	e843 c400 	strex	r4, ip, [r3]
 8006db0:	2c00      	cmp	r4, #0
 8006db2:	d1f7      	bne.n	8006da4 <HAL_UART_Receive_IT+0x38>
  huart->RxXferSize  = Size;
  huart->RxXferCount = Size;
  huart->RxISR       = NULL;

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006db4:	6884      	ldr	r4, [r0, #8]
  huart->pRxBuffPtr  = pData;
 8006db6:	6541      	str	r1, [r0, #84]	; 0x54
  huart->RxISR       = NULL;
 8006db8:	2500      	movs	r5, #0
  UART_MASK_COMPUTATION(huart);
 8006dba:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  huart->RxXferSize  = Size;
 8006dbe:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
  huart->RxXferCount = Size;
 8006dc2:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
  huart->RxISR       = NULL;
 8006dc6:	6645      	str	r5, [r0, #100]	; 0x64
  UART_MASK_COMPUTATION(huart);
 8006dc8:	d02f      	beq.n	8006e2a <HAL_UART_Receive_IT+0xbe>
 8006dca:	2c00      	cmp	r4, #0
 8006dcc:	d13c      	bne.n	8006e48 <HAL_UART_Receive_IT+0xdc>
 8006dce:	6902      	ldr	r2, [r0, #16]
 8006dd0:	2a00      	cmp	r2, #0
 8006dd2:	d13c      	bne.n	8006e4e <HAL_UART_Receive_IT+0xe2>
 8006dd4:	22ff      	movs	r2, #255	; 0xff
 8006dd6:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006dda:	2100      	movs	r1, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006ddc:	2222      	movs	r2, #34	; 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006dde:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006de2:	67c2      	str	r2, [r0, #124]	; 0x7c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006de4:	f103 0208 	add.w	r2, r3, #8
 8006de8:	e852 2f00 	ldrex	r2, [r2]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006dec:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006df0:	f103 0408 	add.w	r4, r3, #8
 8006df4:	e844 2100 	strex	r1, r2, [r4]
 8006df8:	2900      	cmp	r1, #0
 8006dfa:	d1f3      	bne.n	8006de4 <HAL_UART_Receive_IT+0x78>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006dfc:	6882      	ldr	r2, [r0, #8]
 8006dfe:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8006e02:	d01a      	beq.n	8006e3a <HAL_UART_Receive_IT+0xce>
  {
    huart->RxISR = UART_RxISR_16BIT;
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006e04:	4a14      	ldr	r2, [pc, #80]	; (8006e58 <HAL_UART_Receive_IT+0xec>)
 8006e06:	6642      	str	r2, [r0, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8006e08:	2100      	movs	r1, #0
 8006e0a:	f880 1074 	strb.w	r1, [r0, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e0e:	e853 2f00 	ldrex	r2, [r3]

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006e12:	f442 7290 	orr.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e16:	e843 2000 	strex	r0, r2, [r3]
 8006e1a:	2800      	cmp	r0, #0
 8006e1c:	d1f7      	bne.n	8006e0e <HAL_UART_Receive_IT+0xa2>
}
 8006e1e:	bc30      	pop	{r4, r5}
 8006e20:	4770      	bx	lr
      return HAL_ERROR;
 8006e22:	2001      	movs	r0, #1
 8006e24:	4770      	bx	lr
    return HAL_BUSY;
 8006e26:	2002      	movs	r0, #2
}
 8006e28:	4770      	bx	lr
  UART_MASK_COMPUTATION(huart);
 8006e2a:	6902      	ldr	r2, [r0, #16]
 8006e2c:	2a00      	cmp	r2, #0
 8006e2e:	d1d1      	bne.n	8006dd4 <HAL_UART_Receive_IT+0x68>
 8006e30:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006e34:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
 8006e38:	e7cf      	b.n	8006dda <HAL_UART_Receive_IT+0x6e>
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e3a:	6904      	ldr	r4, [r0, #16]
    huart->RxISR = UART_RxISR_16BIT;
 8006e3c:	4a06      	ldr	r2, [pc, #24]	; (8006e58 <HAL_UART_Receive_IT+0xec>)
 8006e3e:	4907      	ldr	r1, [pc, #28]	; (8006e5c <HAL_UART_Receive_IT+0xf0>)
 8006e40:	2c00      	cmp	r4, #0
 8006e42:	bf08      	it	eq
 8006e44:	460a      	moveq	r2, r1
 8006e46:	e7de      	b.n	8006e06 <HAL_UART_Receive_IT+0x9a>
  UART_MASK_COMPUTATION(huart);
 8006e48:	f8a0 505c 	strh.w	r5, [r0, #92]	; 0x5c
 8006e4c:	e7c5      	b.n	8006dda <HAL_UART_Receive_IT+0x6e>
 8006e4e:	227f      	movs	r2, #127	; 0x7f
 8006e50:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
 8006e54:	e7c1      	b.n	8006dda <HAL_UART_Receive_IT+0x6e>
 8006e56:	bf00      	nop
 8006e58:	080073d1 	.word	0x080073d1
 8006e5c:	08007391 	.word	0x08007391

08006e60 <HAL_UART_Transmit_DMA>:
{
 8006e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 8006e62:	6f86      	ldr	r6, [r0, #120]	; 0x78
 8006e64:	2e20      	cmp	r6, #32
 8006e66:	d140      	bne.n	8006eea <HAL_UART_Transmit_DMA+0x8a>
    if ((pData == NULL) || (Size == 0U))
 8006e68:	2900      	cmp	r1, #0
 8006e6a:	d03c      	beq.n	8006ee6 <HAL_UART_Transmit_DMA+0x86>
 8006e6c:	2a00      	cmp	r2, #0
 8006e6e:	d03a      	beq.n	8006ee6 <HAL_UART_Transmit_DMA+0x86>
 8006e70:	4604      	mov	r4, r0
    __HAL_LOCK(huart);
 8006e72:	f890 0074 	ldrb.w	r0, [r0, #116]	; 0x74
 8006e76:	2801      	cmp	r0, #1
 8006e78:	d037      	beq.n	8006eea <HAL_UART_Transmit_DMA+0x8a>
    if (huart->hdmatx != NULL)
 8006e7a:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
    huart->TxXferCount = Size;
 8006e7c:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e80:	2700      	movs	r7, #0
    __HAL_LOCK(huart);
 8006e82:	2501      	movs	r5, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e84:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e86:	f8c4 7080 	str.w	r7, [r4, #128]	; 0x80
    huart->pTxBuffPtr  = pData;
 8006e8a:	64e1      	str	r1, [r4, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8006e8c:	f8a4 2050 	strh.w	r2, [r4, #80]	; 0x50
    __HAL_LOCK(huart);
 8006e90:	f884 5074 	strb.w	r5, [r4, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e94:	67a3      	str	r3, [r4, #120]	; 0x78
    if (huart->hdmatx != NULL)
 8006e96:	b190      	cbz	r0, 8006ebe <HAL_UART_Transmit_DMA+0x5e>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006e98:	f8df c064 	ldr.w	ip, [pc, #100]	; 8006f00 <HAL_UART_Transmit_DMA+0xa0>
      huart->hdmatx->XferAbortCallback = NULL;
 8006e9c:	6347      	str	r7, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8006e9e:	4613      	mov	r3, r2
 8006ea0:	6822      	ldr	r2, [r4, #0]
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006ea2:	f8c0 c028 	str.w	ip, [r0, #40]	; 0x28
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006ea6:	f8df c05c 	ldr.w	ip, [pc, #92]	; 8006f04 <HAL_UART_Transmit_DMA+0xa4>
 8006eaa:	f8c0 c02c 	str.w	ip, [r0, #44]	; 0x2c
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006eae:	f8df c058 	ldr.w	ip, [pc, #88]	; 8006f08 <HAL_UART_Transmit_DMA+0xa8>
 8006eb2:	f8c0 c030 	str.w	ip, [r0, #48]	; 0x30
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8006eb6:	3228      	adds	r2, #40	; 0x28
 8006eb8:	f7fe f86c 	bl	8004f94 <HAL_DMA_Start_IT>
 8006ebc:	b9b8      	cbnz	r0, 8006eee <HAL_UART_Transmit_DMA+0x8e>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8006ebe:	6822      	ldr	r2, [r4, #0]
 8006ec0:	2140      	movs	r1, #64	; 0x40
    __HAL_UNLOCK(huart);
 8006ec2:	2300      	movs	r3, #0
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8006ec4:	6211      	str	r1, [r2, #32]
    __HAL_UNLOCK(huart);
 8006ec6:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eca:	f102 0308 	add.w	r3, r2, #8
 8006ece:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006ed2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ed6:	f102 0008 	add.w	r0, r2, #8
 8006eda:	e840 3100 	strex	r1, r3, [r0]
 8006ede:	2900      	cmp	r1, #0
 8006ee0:	d1f3      	bne.n	8006eca <HAL_UART_Transmit_DMA+0x6a>
    return HAL_OK;
 8006ee2:	2000      	movs	r0, #0
}
 8006ee4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 8006ee6:	2001      	movs	r0, #1
}
 8006ee8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8006eea:	2002      	movs	r0, #2
}
 8006eec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006eee:	2310      	movs	r3, #16
        __HAL_UNLOCK(huart);
 8006ef0:	f884 7074 	strb.w	r7, [r4, #116]	; 0x74
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006ef4:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
        return HAL_ERROR;
 8006ef8:	4628      	mov	r0, r5
        huart->gState = HAL_UART_STATE_READY;
 8006efa:	67a6      	str	r6, [r4, #120]	; 0x78
}
 8006efc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006efe:	bf00      	nop
 8006f00:	08006f0d 	.word	0x08006f0d
 8006f04:	08006f55 	.word	0x08006f55
 8006f08:	08006f65 	.word	0x08006f65

08006f0c <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006f0c:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8006f0e:	6983      	ldr	r3, [r0, #24]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006f10:	6a40      	ldr	r0, [r0, #36]	; 0x24
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8006f12:	2b20      	cmp	r3, #32
 8006f14:	d018      	beq.n	8006f48 <UART_DMATransmitCplt+0x3c>
  {
    huart->TxXferCount = 0U;
 8006f16:	2300      	movs	r3, #0
 8006f18:	6802      	ldr	r2, [r0, #0]
 8006f1a:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f1e:	f102 0308 	add.w	r3, r2, #8
 8006f22:	e853 3f00 	ldrex	r3, [r3]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006f26:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f2a:	f102 0008 	add.w	r0, r2, #8
 8006f2e:	e840 3100 	strex	r1, r3, [r0]
 8006f32:	2900      	cmp	r1, #0
 8006f34:	d1f3      	bne.n	8006f1e <UART_DMATransmitCplt+0x12>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f36:	e852 3f00 	ldrex	r3, [r2]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006f3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f3e:	e842 3100 	strex	r1, r3, [r2]
 8006f42:	2900      	cmp	r1, #0
 8006f44:	d1f7      	bne.n	8006f36 <UART_DMATransmitCplt+0x2a>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006f46:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8006f48:	f7fa fbfe 	bl	8001748 <HAL_UART_TxCpltCallback>
}
 8006f4c:	bd08      	pop	{r3, pc}
 8006f4e:	bf00      	nop

08006f50 <HAL_UART_TxHalfCpltCallback>:
 8006f50:	4770      	bx	lr
 8006f52:	bf00      	nop

08006f54 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006f54:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006f56:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8006f58:	f7ff fffa 	bl	8006f50 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f5c:	bd08      	pop	{r3, pc}
 8006f5e:	bf00      	nop

08006f60 <HAL_UART_ErrorCallback>:
 8006f60:	4770      	bx	lr
 8006f62:	bf00      	nop

08006f64 <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006f64:	6a40      	ldr	r0, [r0, #36]	; 0x24

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006f66:	6803      	ldr	r3, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006f68:	6f81      	ldr	r1, [r0, #120]	; 0x78
{
 8006f6a:	b510      	push	{r4, lr}
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006f6c:	6fc4      	ldr	r4, [r0, #124]	; 0x7c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006f6e:	689a      	ldr	r2, [r3, #8]
 8006f70:	0612      	lsls	r2, r2, #24
 8006f72:	d501      	bpl.n	8006f78 <UART_DMAError+0x14>
 8006f74:	2921      	cmp	r1, #33	; 0x21
 8006f76:	d00d      	beq.n	8006f94 <UART_DMAError+0x30>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006f78:	689a      	ldr	r2, [r3, #8]
 8006f7a:	0652      	lsls	r2, r2, #25
 8006f7c:	d501      	bpl.n	8006f82 <UART_DMAError+0x1e>
 8006f7e:	2c22      	cmp	r4, #34	; 0x22
 8006f80:	d016      	beq.n	8006fb0 <UART_DMAError+0x4c>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006f82:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 8006f86:	f043 0310 	orr.w	r3, r3, #16
 8006f8a:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006f8e:	f7ff ffe7 	bl	8006f60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f92:	bd10      	pop	{r4, pc}
    huart->TxXferCount = 0U;
 8006f94:	2200      	movs	r2, #0
 8006f96:	f8a0 2052 	strh.w	r2, [r0, #82]	; 0x52
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f9a:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006f9e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fa2:	e843 2100 	strex	r1, r2, [r3]
 8006fa6:	2900      	cmp	r1, #0
 8006fa8:	d1f7      	bne.n	8006f9a <UART_DMAError+0x36>
  huart->gState = HAL_UART_STATE_READY;
 8006faa:	2220      	movs	r2, #32
 8006fac:	6782      	str	r2, [r0, #120]	; 0x78
}
 8006fae:	e7e3      	b.n	8006f78 <UART_DMAError+0x14>
    huart->RxXferCount = 0U;
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fb6:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006fba:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fbe:	e843 2100 	strex	r1, r2, [r3]
 8006fc2:	2900      	cmp	r1, #0
 8006fc4:	d1f7      	bne.n	8006fb6 <UART_DMAError+0x52>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fc6:	f103 0208 	add.w	r2, r3, #8
 8006fca:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fce:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fd2:	f103 0408 	add.w	r4, r3, #8
 8006fd6:	e844 2100 	strex	r1, r2, [r4]
 8006fda:	2900      	cmp	r1, #0
 8006fdc:	d1f3      	bne.n	8006fc6 <UART_DMAError+0x62>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006fde:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8006fe0:	2a01      	cmp	r2, #1
 8006fe2:	d005      	beq.n	8006ff0 <UART_DMAError+0x8c>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fe4:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8006fe6:	2220      	movs	r2, #32
 8006fe8:	67c2      	str	r2, [r0, #124]	; 0x7c
  huart->RxISR = NULL;
 8006fea:	6643      	str	r3, [r0, #100]	; 0x64
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fec:	6603      	str	r3, [r0, #96]	; 0x60
}
 8006fee:	e7c8      	b.n	8006f82 <UART_DMAError+0x1e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ff0:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ff4:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ff8:	e843 2100 	strex	r1, r2, [r3]
 8006ffc:	2900      	cmp	r1, #0
 8006ffe:	d0f1      	beq.n	8006fe4 <UART_DMAError+0x80>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007000:	e853 2f00 	ldrex	r2, [r3]
 8007004:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007008:	e843 2100 	strex	r1, r2, [r3]
 800700c:	2900      	cmp	r1, #0
 800700e:	d1ef      	bne.n	8006ff0 <UART_DMAError+0x8c>
 8007010:	e7e8      	b.n	8006fe4 <UART_DMAError+0x80>
 8007012:	bf00      	nop

08007014 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007014:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007016:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 8007018:	2300      	movs	r3, #0
 800701a:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800701e:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007022:	f7ff ff9d 	bl	8006f60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007026:	bd08      	pop	{r3, pc}

08007028 <HAL_UARTEx_RxEventCallback>:
}
 8007028:	4770      	bx	lr
 800702a:	bf00      	nop

0800702c <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800702c:	6803      	ldr	r3, [r0, #0]
 800702e:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007030:	6819      	ldr	r1, [r3, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007032:	f640 0c0f 	movw	ip, #2063	; 0x80f
  if (errorflags == 0U)
 8007036:	ea12 0f0c 	tst.w	r2, ip
{
 800703a:	b570      	push	{r4, r5, r6, lr}
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800703c:	689d      	ldr	r5, [r3, #8]
{
 800703e:	4604      	mov	r4, r0
  if (errorflags == 0U)
 8007040:	d17c      	bne.n	800713c <HAL_UART_IRQHandler+0x110>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007042:	0696      	lsls	r6, r2, #26
 8007044:	d502      	bpl.n	800704c <HAL_UART_IRQHandler+0x20>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007046:	068e      	lsls	r6, r1, #26
 8007048:	f100 8110 	bmi.w	800726c <HAL_UART_IRQHandler+0x240>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800704c:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800704e:	2801      	cmp	r0, #1
 8007050:	d024      	beq.n	800709c <HAL_UART_IRQHandler+0x70>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007052:	02d6      	lsls	r6, r2, #11
 8007054:	d502      	bpl.n	800705c <HAL_UART_IRQHandler+0x30>
 8007056:	0268      	lsls	r0, r5, #9
 8007058:	f100 810d 	bmi.w	8007276 <HAL_UART_IRQHandler+0x24a>
  if (((isrflags & USART_ISR_TXE) != 0U)
 800705c:	0616      	lsls	r6, r2, #24
 800705e:	d414      	bmi.n	800708a <HAL_UART_IRQHandler+0x5e>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007060:	0650      	lsls	r0, r2, #25
 8007062:	d501      	bpl.n	8007068 <HAL_UART_IRQHandler+0x3c>
 8007064:	064a      	lsls	r2, r1, #25
 8007066:	d400      	bmi.n	800706a <HAL_UART_IRQHandler+0x3e>
}
 8007068:	bd70      	pop	{r4, r5, r6, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800706a:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800706e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007072:	e843 2100 	strex	r1, r2, [r3]
 8007076:	2900      	cmp	r1, #0
 8007078:	d1f7      	bne.n	800706a <HAL_UART_IRQHandler+0x3e>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800707a:	2220      	movs	r2, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800707c:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800707e:	67a2      	str	r2, [r4, #120]	; 0x78
  huart->TxISR = NULL;
 8007080:	66a3      	str	r3, [r4, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007082:	4620      	mov	r0, r4
 8007084:	f7fa fb60 	bl	8001748 <HAL_UART_TxCpltCallback>
}
 8007088:	bd70      	pop	{r4, r5, r6, pc}
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800708a:	060d      	lsls	r5, r1, #24
 800708c:	d5e8      	bpl.n	8007060 <HAL_UART_IRQHandler+0x34>
    if (huart->TxISR != NULL)
 800708e:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8007090:	2b00      	cmp	r3, #0
 8007092:	d0e9      	beq.n	8007068 <HAL_UART_IRQHandler+0x3c>
      huart->TxISR(huart);
 8007094:	4620      	mov	r0, r4
}
 8007096:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 800709a:	4718      	bx	r3
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800709c:	06d6      	lsls	r6, r2, #27
 800709e:	d5d8      	bpl.n	8007052 <HAL_UART_IRQHandler+0x26>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80070a0:	06c8      	lsls	r0, r1, #27
 80070a2:	d5d6      	bpl.n	8007052 <HAL_UART_IRQHandler+0x26>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80070a4:	2210      	movs	r2, #16
 80070a6:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070a8:	689a      	ldr	r2, [r3, #8]
 80070aa:	0652      	lsls	r2, r2, #25
 80070ac:	f140 8100 	bpl.w	80072b0 <HAL_UART_IRQHandler+0x284>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80070b0:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80070b2:	6802      	ldr	r2, [r0, #0]
 80070b4:	6852      	ldr	r2, [r2, #4]
 80070b6:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 80070b8:	2a00      	cmp	r2, #0
 80070ba:	d0d5      	beq.n	8007068 <HAL_UART_IRQHandler+0x3c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80070bc:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 80070c0:	4291      	cmp	r1, r2
 80070c2:	d9d1      	bls.n	8007068 <HAL_UART_IRQHandler+0x3c>
        huart->RxXferCount = nb_remaining_rx_data;
 80070c4:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80070c8:	6982      	ldr	r2, [r0, #24]
 80070ca:	2a20      	cmp	r2, #32
 80070cc:	d02e      	beq.n	800712c <HAL_UART_IRQHandler+0x100>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070ce:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80070d2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070d6:	e843 2100 	strex	r1, r2, [r3]
 80070da:	2900      	cmp	r1, #0
 80070dc:	d1f7      	bne.n	80070ce <HAL_UART_IRQHandler+0xa2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070de:	f103 0208 	add.w	r2, r3, #8
 80070e2:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070e6:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070ea:	f103 0508 	add.w	r5, r3, #8
 80070ee:	e845 2100 	strex	r1, r2, [r5]
 80070f2:	2900      	cmp	r1, #0
 80070f4:	d1f3      	bne.n	80070de <HAL_UART_IRQHandler+0xb2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070f6:	f103 0208 	add.w	r2, r3, #8
 80070fa:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80070fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007102:	f103 0508 	add.w	r5, r3, #8
 8007106:	e845 2100 	strex	r1, r2, [r5]
 800710a:	2900      	cmp	r1, #0
 800710c:	d1f3      	bne.n	80070f6 <HAL_UART_IRQHandler+0xca>
          huart->RxState = HAL_UART_STATE_READY;
 800710e:	2220      	movs	r2, #32
 8007110:	67e2      	str	r2, [r4, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007112:	6621      	str	r1, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007114:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007118:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800711c:	e843 2100 	strex	r1, r2, [r3]
 8007120:	2900      	cmp	r1, #0
 8007122:	d1f7      	bne.n	8007114 <HAL_UART_IRQHandler+0xe8>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007124:	f7fd ff78 	bl	8005018 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007128:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 800712c:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8007130:	1ac9      	subs	r1, r1, r3
 8007132:	4620      	mov	r0, r4
 8007134:	b289      	uxth	r1, r1
 8007136:	f7ff ff77 	bl	8007028 <HAL_UARTEx_RxEventCallback>
}
 800713a:	bd70      	pop	{r4, r5, r6, pc}
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800713c:	4879      	ldr	r0, [pc, #484]	; (8007324 <HAL_UART_IRQHandler+0x2f8>)
      && (((cr3its & USART_CR3_EIE) != 0U)
 800713e:	f005 0601 	and.w	r6, r5, #1
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007142:	4008      	ands	r0, r1
 8007144:	4330      	orrs	r0, r6
 8007146:	d081      	beq.n	800704c <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007148:	07d5      	lsls	r5, r2, #31
 800714a:	d509      	bpl.n	8007160 <HAL_UART_IRQHandler+0x134>
 800714c:	05c8      	lsls	r0, r1, #23
 800714e:	d507      	bpl.n	8007160 <HAL_UART_IRQHandler+0x134>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007150:	2001      	movs	r0, #1
 8007152:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007154:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8007158:	f040 0001 	orr.w	r0, r0, #1
 800715c:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007160:	0795      	lsls	r5, r2, #30
 8007162:	d57e      	bpl.n	8007262 <HAL_UART_IRQHandler+0x236>
 8007164:	b18e      	cbz	r6, 800718a <HAL_UART_IRQHandler+0x15e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007166:	2002      	movs	r0, #2
 8007168:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800716a:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800716e:	f040 0004 	orr.w	r0, r0, #4
 8007172:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007176:	0750      	lsls	r0, r2, #29
 8007178:	d507      	bpl.n	800718a <HAL_UART_IRQHandler+0x15e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800717a:	2004      	movs	r0, #4
 800717c:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800717e:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8007182:	f040 0002 	orr.w	r0, r0, #2
 8007186:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_ORE) != 0U)
 800718a:	0710      	lsls	r0, r2, #28
 800718c:	d50b      	bpl.n	80071a6 <HAL_UART_IRQHandler+0x17a>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800718e:	f001 0020 	and.w	r0, r1, #32
 8007192:	4330      	orrs	r0, r6
 8007194:	d007      	beq.n	80071a6 <HAL_UART_IRQHandler+0x17a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007196:	2008      	movs	r0, #8
 8007198:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800719a:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800719e:	f040 0008 	orr.w	r0, r0, #8
 80071a2:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80071a6:	0516      	lsls	r6, r2, #20
 80071a8:	d50a      	bpl.n	80071c0 <HAL_UART_IRQHandler+0x194>
 80071aa:	014d      	lsls	r5, r1, #5
 80071ac:	d508      	bpl.n	80071c0 <HAL_UART_IRQHandler+0x194>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80071ae:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80071b2:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80071b4:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 80071b8:	f040 0020 	orr.w	r0, r0, #32
 80071bc:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80071c0:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 80071c4:	2800      	cmp	r0, #0
 80071c6:	f43f af4f 	beq.w	8007068 <HAL_UART_IRQHandler+0x3c>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80071ca:	0690      	lsls	r0, r2, #26
 80071cc:	d506      	bpl.n	80071dc <HAL_UART_IRQHandler+0x1b0>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80071ce:	0689      	lsls	r1, r1, #26
 80071d0:	d504      	bpl.n	80071dc <HAL_UART_IRQHandler+0x1b0>
        if (huart->RxISR != NULL)
 80071d2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80071d4:	b112      	cbz	r2, 80071dc <HAL_UART_IRQHandler+0x1b0>
          huart->RxISR(huart);
 80071d6:	4620      	mov	r0, r4
 80071d8:	4790      	blx	r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80071da:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 80071dc:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80071e0:	689a      	ldr	r2, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80071e2:	f005 0528 	and.w	r5, r5, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80071e6:	f002 0240 	and.w	r2, r2, #64	; 0x40
 80071ea:	4315      	orrs	r5, r2
 80071ec:	f000 8094 	beq.w	8007318 <HAL_UART_IRQHandler+0x2ec>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071f0:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80071f4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071f8:	e843 2100 	strex	r1, r2, [r3]
 80071fc:	2900      	cmp	r1, #0
 80071fe:	d1f7      	bne.n	80071f0 <HAL_UART_IRQHandler+0x1c4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007200:	f103 0208 	add.w	r2, r3, #8
 8007204:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007208:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800720c:	f103 0008 	add.w	r0, r3, #8
 8007210:	e840 2100 	strex	r1, r2, [r0]
 8007214:	2900      	cmp	r1, #0
 8007216:	d1f3      	bne.n	8007200 <HAL_UART_IRQHandler+0x1d4>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007218:	6e22      	ldr	r2, [r4, #96]	; 0x60
 800721a:	2a01      	cmp	r2, #1
 800721c:	d033      	beq.n	8007286 <HAL_UART_IRQHandler+0x25a>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800721e:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8007220:	2120      	movs	r1, #32
 8007222:	67e1      	str	r1, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007224:	6622      	str	r2, [r4, #96]	; 0x60
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007226:	6899      	ldr	r1, [r3, #8]
  huart->RxISR = NULL;
 8007228:	6662      	str	r2, [r4, #100]	; 0x64
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800722a:	064a      	lsls	r2, r1, #25
 800722c:	d53c      	bpl.n	80072a8 <HAL_UART_IRQHandler+0x27c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800722e:	f103 0208 	add.w	r2, r3, #8
 8007232:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007236:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800723a:	f103 0008 	add.w	r0, r3, #8
 800723e:	e840 2100 	strex	r1, r2, [r0]
 8007242:	2900      	cmp	r1, #0
 8007244:	d1f3      	bne.n	800722e <HAL_UART_IRQHandler+0x202>
          if (huart->hdmarx != NULL)
 8007246:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8007248:	b370      	cbz	r0, 80072a8 <HAL_UART_IRQHandler+0x27c>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800724a:	4b37      	ldr	r3, [pc, #220]	; (8007328 <HAL_UART_IRQHandler+0x2fc>)
 800724c:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800724e:	f7fd ff05 	bl	800505c <HAL_DMA_Abort_IT>
 8007252:	2800      	cmp	r0, #0
 8007254:	f43f af08 	beq.w	8007068 <HAL_UART_IRQHandler+0x3c>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007258:	6f20      	ldr	r0, [r4, #112]	; 0x70
}
 800725a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800725e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8007260:	4718      	bx	r3
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007262:	0755      	lsls	r5, r2, #29
 8007264:	d591      	bpl.n	800718a <HAL_UART_IRQHandler+0x15e>
 8007266:	2e00      	cmp	r6, #0
 8007268:	d187      	bne.n	800717a <HAL_UART_IRQHandler+0x14e>
 800726a:	e78e      	b.n	800718a <HAL_UART_IRQHandler+0x15e>
      if (huart->RxISR != NULL)
 800726c:	6e43      	ldr	r3, [r0, #100]	; 0x64
 800726e:	2b00      	cmp	r3, #0
 8007270:	f47f af11 	bne.w	8007096 <HAL_UART_IRQHandler+0x6a>
 8007274:	e6f8      	b.n	8007068 <HAL_UART_IRQHandler+0x3c>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007276:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 800727a:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800727c:	621a      	str	r2, [r3, #32]
}
 800727e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8007282:	f000 bb25 	b.w	80078d0 <HAL_UARTEx_WakeupCallback>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007286:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800728a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800728e:	e843 2100 	strex	r1, r2, [r3]
 8007292:	2900      	cmp	r1, #0
 8007294:	d0c3      	beq.n	800721e <HAL_UART_IRQHandler+0x1f2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007296:	e853 2f00 	ldrex	r2, [r3]
 800729a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800729e:	e843 2100 	strex	r1, r2, [r3]
 80072a2:	2900      	cmp	r1, #0
 80072a4:	d1ef      	bne.n	8007286 <HAL_UART_IRQHandler+0x25a>
 80072a6:	e7ba      	b.n	800721e <HAL_UART_IRQHandler+0x1f2>
            HAL_UART_ErrorCallback(huart);
 80072a8:	4620      	mov	r0, r4
 80072aa:	f7ff fe59 	bl	8006f60 <HAL_UART_ErrorCallback>
}
 80072ae:	bd70      	pop	{r4, r5, r6, pc}
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80072b0:	f8b4 105a 	ldrh.w	r1, [r4, #90]	; 0x5a
      if ((huart->RxXferCount > 0U)
 80072b4:	f8b4 205a 	ldrh.w	r2, [r4, #90]	; 0x5a
 80072b8:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80072ba:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 80072bc:	2a00      	cmp	r2, #0
 80072be:	f43f aed3 	beq.w	8007068 <HAL_UART_IRQHandler+0x3c>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80072c2:	f8b4 2058 	ldrh.w	r2, [r4, #88]	; 0x58
 80072c6:	1a51      	subs	r1, r2, r1
 80072c8:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 80072ca:	2900      	cmp	r1, #0
 80072cc:	f43f aecc 	beq.w	8007068 <HAL_UART_IRQHandler+0x3c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072d0:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80072d4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072d8:	e843 2000 	strex	r0, r2, [r3]
 80072dc:	2800      	cmp	r0, #0
 80072de:	d1f7      	bne.n	80072d0 <HAL_UART_IRQHandler+0x2a4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072e0:	f103 0208 	add.w	r2, r3, #8
 80072e4:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072e8:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ec:	f103 0508 	add.w	r5, r3, #8
 80072f0:	e845 2000 	strex	r0, r2, [r5]
 80072f4:	2800      	cmp	r0, #0
 80072f6:	d1f3      	bne.n	80072e0 <HAL_UART_IRQHandler+0x2b4>
        huart->RxState = HAL_UART_STATE_READY;
 80072f8:	2220      	movs	r2, #32
 80072fa:	67e2      	str	r2, [r4, #124]	; 0x7c
        huart->RxISR = NULL;
 80072fc:	6660      	str	r0, [r4, #100]	; 0x64
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072fe:	6620      	str	r0, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007300:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007304:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007308:	e843 2000 	strex	r0, r2, [r3]
 800730c:	2800      	cmp	r0, #0
 800730e:	d1f7      	bne.n	8007300 <HAL_UART_IRQHandler+0x2d4>
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007310:	4620      	mov	r0, r4
 8007312:	f7ff fe89 	bl	8007028 <HAL_UARTEx_RxEventCallback>
}
 8007316:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8007318:	4620      	mov	r0, r4
 800731a:	f7ff fe21 	bl	8006f60 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800731e:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
}
 8007322:	bd70      	pop	{r4, r5, r6, pc}
 8007324:	04000120 	.word	0x04000120
 8007328:	08007015 	.word	0x08007015

0800732c <UART_RxISR_16BIT.part.0>:
/**
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
 800732c:	b508      	push	{r3, lr}
 800732e:	6803      	ldr	r3, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007330:	e853 2f00 	ldrex	r2, [r3]
    huart->RxXferCount--;

    if (huart->RxXferCount == 0U)
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007334:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007338:	e843 2100 	strex	r1, r2, [r3]
 800733c:	2900      	cmp	r1, #0
 800733e:	d1f7      	bne.n	8007330 <UART_RxISR_16BIT.part.0+0x4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007340:	f103 0208 	add.w	r2, r3, #8
 8007344:	e852 2f00 	ldrex	r2, [r2]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007348:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800734c:	f103 0c08 	add.w	ip, r3, #8
 8007350:	e84c 2100 	strex	r1, r2, [ip]
 8007354:	2900      	cmp	r1, #0
 8007356:	d1f3      	bne.n	8007340 <UART_RxISR_16BIT.part.0+0x14>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007358:	2220      	movs	r2, #32
 800735a:	67c2      	str	r2, [r0, #124]	; 0x7c
      /* Clear RxISR function pointer */
      huart->RxISR = NULL;

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800735c:	6e02      	ldr	r2, [r0, #96]	; 0x60
      huart->RxISR = NULL;
 800735e:	6641      	str	r1, [r0, #100]	; 0x64
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007360:	2a01      	cmp	r2, #1
 8007362:	d112      	bne.n	800738a <UART_RxISR_16BIT.part.0+0x5e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007364:	6601      	str	r1, [r0, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007366:	e853 2f00 	ldrex	r2, [r3]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800736a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800736e:	e843 2100 	strex	r1, r2, [r3]
 8007372:	2900      	cmp	r1, #0
 8007374:	d1f7      	bne.n	8007366 <UART_RxISR_16BIT.part.0+0x3a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007376:	69da      	ldr	r2, [r3, #28]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007378:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800737c:	06d2      	lsls	r2, r2, #27
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800737e:	bf44      	itt	mi
 8007380:	2210      	movmi	r2, #16
 8007382:	621a      	strmi	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007384:	f7ff fe50 	bl	8007028 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007388:	bd08      	pop	{r3, pc}
        HAL_UART_RxCpltCallback(huart);
 800738a:	f7fa f9f1 	bl	8001770 <HAL_UART_RxCpltCallback>
}
 800738e:	bd08      	pop	{r3, pc}

08007390 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007390:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 8007392:	2a22      	cmp	r2, #34	; 0x22
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007394:	6802      	ldr	r2, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007396:	d004      	beq.n	80073a2 <UART_RxISR_16BIT+0x12>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007398:	6993      	ldr	r3, [r2, #24]
 800739a:	f043 0308 	orr.w	r3, r3, #8
 800739e:	6193      	str	r3, [r2, #24]
  }
}
 80073a0:	4770      	bx	lr
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80073a2:	8c92      	ldrh	r2, [r2, #36]	; 0x24
    *tmp = (uint16_t)(uhdata & uhMask);
 80073a4:	f8b0 c05c 	ldrh.w	ip, [r0, #92]	; 0x5c
 80073a8:	6d41      	ldr	r1, [r0, #84]	; 0x54
 80073aa:	ea02 020c 	and.w	r2, r2, ip
 80073ae:	f821 2b02 	strh.w	r2, [r1], #2
    huart->RxXferCount--;
 80073b2:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
    huart->pRxBuffPtr += 2U;
 80073b6:	6541      	str	r1, [r0, #84]	; 0x54
    huart->RxXferCount--;
 80073b8:	3a01      	subs	r2, #1
 80073ba:	b292      	uxth	r2, r2
 80073bc:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    if (huart->RxXferCount == 0U)
 80073c0:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 80073c4:	b29b      	uxth	r3, r3
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d1ea      	bne.n	80073a0 <UART_RxISR_16BIT+0x10>
 80073ca:	f7ff bfaf 	b.w	800732c <UART_RxISR_16BIT.part.0>
 80073ce:	bf00      	nop

080073d0 <UART_RxISR_8BIT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80073d0:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 80073d2:	2a22      	cmp	r2, #34	; 0x22
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80073d4:	6802      	ldr	r2, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80073d6:	d004      	beq.n	80073e2 <UART_RxISR_8BIT+0x12>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80073d8:	6993      	ldr	r3, [r2, #24]
 80073da:	f043 0308 	orr.w	r3, r3, #8
 80073de:	6193      	str	r3, [r2, #24]
}
 80073e0:	4770      	bx	lr
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80073e2:	8c92      	ldrh	r2, [r2, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80073e4:	f8b0 c05c 	ldrh.w	ip, [r0, #92]	; 0x5c
 80073e8:	6d41      	ldr	r1, [r0, #84]	; 0x54
 80073ea:	ea02 020c 	and.w	r2, r2, ip
 80073ee:	700a      	strb	r2, [r1, #0]
    huart->RxXferCount--;
 80073f0:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
    huart->pRxBuffPtr++;
 80073f4:	6d41      	ldr	r1, [r0, #84]	; 0x54
    huart->RxXferCount--;
 80073f6:	3a01      	subs	r2, #1
 80073f8:	b292      	uxth	r2, r2
 80073fa:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    if (huart->RxXferCount == 0U)
 80073fe:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
    huart->pRxBuffPtr++;
 8007402:	3101      	adds	r1, #1
    if (huart->RxXferCount == 0U)
 8007404:	b292      	uxth	r2, r2
    huart->pRxBuffPtr++;
 8007406:	6541      	str	r1, [r0, #84]	; 0x54
    if (huart->RxXferCount == 0U)
 8007408:	2a00      	cmp	r2, #0
 800740a:	d1e9      	bne.n	80073e0 <UART_RxISR_8BIT+0x10>
 800740c:	f7ff bf8e 	b.w	800732c <UART_RxISR_16BIT.part.0>

08007410 <UART_SetConfig>:
{
 8007410:	b538      	push	{r3, r4, r5, lr}
 8007412:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007414:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007416:	6883      	ldr	r3, [r0, #8]
 8007418:	6925      	ldr	r5, [r4, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800741a:	6810      	ldr	r0, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800741c:	69e1      	ldr	r1, [r4, #28]
 800741e:	432b      	orrs	r3, r5
 8007420:	6965      	ldr	r5, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007422:	f420 4016 	bic.w	r0, r0, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007426:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007428:	f020 000c 	bic.w	r0, r0, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800742c:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800742e:	4303      	orrs	r3, r0
 8007430:	6013      	str	r3, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007432:	6853      	ldr	r3, [r2, #4]
 8007434:	68e0      	ldr	r0, [r4, #12]
  tmpreg |= huart->Init.OneBitSampling;
 8007436:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007438:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800743c:	4303      	orrs	r3, r0
 800743e:	6053      	str	r3, [r2, #4]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007440:	6890      	ldr	r0, [r2, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007442:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007444:	f420 6030 	bic.w	r0, r0, #2816	; 0xb00
  tmpreg |= huart->Init.OneBitSampling;
 8007448:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800744a:	4303      	orrs	r3, r0
  UART_GETCLOCKSOURCE(huart, clocksource);
 800744c:	487d      	ldr	r0, [pc, #500]	; (8007644 <UART_SetConfig+0x234>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800744e:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007450:	4282      	cmp	r2, r0
 8007452:	d046      	beq.n	80074e2 <UART_SetConfig+0xd2>
 8007454:	4b7c      	ldr	r3, [pc, #496]	; (8007648 <UART_SetConfig+0x238>)
 8007456:	429a      	cmp	r2, r3
 8007458:	d00f      	beq.n	800747a <UART_SetConfig+0x6a>
 800745a:	4b7c      	ldr	r3, [pc, #496]	; (800764c <UART_SetConfig+0x23c>)
 800745c:	429a      	cmp	r2, r3
 800745e:	f000 80a3 	beq.w	80075a8 <UART_SetConfig+0x198>
 8007462:	4b7b      	ldr	r3, [pc, #492]	; (8007650 <UART_SetConfig+0x240>)
 8007464:	429a      	cmp	r2, r3
 8007466:	f000 80b4 	beq.w	80075d2 <UART_SetConfig+0x1c2>
 800746a:	4b7a      	ldr	r3, [pc, #488]	; (8007654 <UART_SetConfig+0x244>)
 800746c:	429a      	cmp	r2, r3
 800746e:	d063      	beq.n	8007538 <UART_SetConfig+0x128>
  huart->RxISR = NULL;
 8007470:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8007472:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
    switch (clocksource)
 8007476:	2001      	movs	r0, #1
}
 8007478:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800747a:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 800747e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007480:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007484:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007488:	d069      	beq.n	800755e <UART_SetConfig+0x14e>
 800748a:	d80f      	bhi.n	80074ac <UART_SetConfig+0x9c>
 800748c:	2b00      	cmp	r3, #0
 800748e:	d05c      	beq.n	800754a <UART_SetConfig+0x13a>
 8007490:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007494:	d1ec      	bne.n	8007470 <UART_SetConfig+0x60>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007496:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800749a:	d066      	beq.n	800756a <UART_SetConfig+0x15a>
        pclk = HAL_RCC_GetSysClockFreq();
 800749c:	f7fe fcac 	bl	8005df8 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 80074a0:	b960      	cbnz	r0, 80074bc <UART_SetConfig+0xac>
  huart->RxISR = NULL;
 80074a2:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 80074a4:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
 80074a8:	2000      	movs	r0, #0
}
 80074aa:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80074ac:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80074b0:	d1de      	bne.n	8007470 <UART_SetConfig+0x60>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80074b2:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80074b6:	f000 80c2 	beq.w	800763e <UART_SetConfig+0x22e>
    switch (clocksource)
 80074ba:	4867      	ldr	r0, [pc, #412]	; (8007658 <UART_SetConfig+0x248>)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80074bc:	6863      	ldr	r3, [r4, #4]
 80074be:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80074c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80074c6:	b29b      	uxth	r3, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80074c8:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80074cc:	f1a3 0110 	sub.w	r1, r3, #16
 80074d0:	4291      	cmp	r1, r2
 80074d2:	d8cd      	bhi.n	8007470 <UART_SetConfig+0x60>
        huart->Instance->BRR = usartdiv;
 80074d4:	6822      	ldr	r2, [r4, #0]
 80074d6:	60d3      	str	r3, [r2, #12]
  huart->RxISR = NULL;
 80074d8:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 80074da:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
 80074de:	2000      	movs	r0, #0
}
 80074e0:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80074e2:	4b5e      	ldr	r3, [pc, #376]	; (800765c <UART_SetConfig+0x24c>)
 80074e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074e6:	f003 0303 	and.w	r3, r3, #3
 80074ea:	3b01      	subs	r3, #1
 80074ec:	2b02      	cmp	r3, #2
 80074ee:	d906      	bls.n	80074fe <UART_SetConfig+0xee>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80074f0:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80074f4:	f000 8082 	beq.w	80075fc <UART_SetConfig+0x1ec>
        pclk = HAL_RCC_GetPCLK2Freq();
 80074f8:	f7fe fccc 	bl	8005e94 <HAL_RCC_GetPCLK2Freq>
        break;
 80074fc:	e7d0      	b.n	80074a0 <UART_SetConfig+0x90>
 80074fe:	4a58      	ldr	r2, [pc, #352]	; (8007660 <UART_SetConfig+0x250>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007500:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8007504:	5cd3      	ldrb	r3, [r2, r3]
 8007506:	d07f      	beq.n	8007608 <UART_SetConfig+0x1f8>
    switch (clocksource)
 8007508:	2b08      	cmp	r3, #8
 800750a:	d8b1      	bhi.n	8007470 <UART_SetConfig+0x60>
 800750c:	a201      	add	r2, pc, #4	; (adr r2, 8007514 <UART_SetConfig+0x104>)
 800750e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007512:	bf00      	nop
 8007514:	08007551 	.word	0x08007551
 8007518:	080074f9 	.word	0x080074f9
 800751c:	080074bb 	.word	0x080074bb
 8007520:	08007471 	.word	0x08007471
 8007524:	0800749d 	.word	0x0800749d
 8007528:	08007471 	.word	0x08007471
 800752c:	08007471 	.word	0x08007471
 8007530:	08007471 	.word	0x08007471
 8007534:	08007565 	.word	0x08007565
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007538:	4b48      	ldr	r3, [pc, #288]	; (800765c <UART_SetConfig+0x24c>)
 800753a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800753c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8007540:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007544:	d00b      	beq.n	800755e <UART_SetConfig+0x14e>
 8007546:	d82b      	bhi.n	80075a0 <UART_SetConfig+0x190>
 8007548:	b92b      	cbnz	r3, 8007556 <UART_SetConfig+0x146>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800754a:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800754e:	d058      	beq.n	8007602 <UART_SetConfig+0x1f2>
        pclk = HAL_RCC_GetPCLK1Freq();
 8007550:	f7fe fc88 	bl	8005e64 <HAL_RCC_GetPCLK1Freq>
        break;
 8007554:	e7a4      	b.n	80074a0 <UART_SetConfig+0x90>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007556:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800755a:	d09c      	beq.n	8007496 <UART_SetConfig+0x86>
 800755c:	e788      	b.n	8007470 <UART_SetConfig+0x60>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800755e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8007562:	d069      	beq.n	8007638 <UART_SetConfig+0x228>
        pclk = (uint32_t) LSE_VALUE;
 8007564:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007568:	e7a8      	b.n	80074bc <UART_SetConfig+0xac>
        pclk = HAL_RCC_GetSysClockFreq();
 800756a:	f7fe fc45 	bl	8005df8 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 800756e:	2800      	cmp	r0, #0
 8007570:	d097      	beq.n	80074a2 <UART_SetConfig+0x92>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007572:	0043      	lsls	r3, r0, #1
 8007574:	6862      	ldr	r2, [r4, #4]
 8007576:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800757a:	fbb3 f3f2 	udiv	r3, r3, r2
 800757e:	b29a      	uxth	r2, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007580:	f1a2 0010 	sub.w	r0, r2, #16
 8007584:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8007588:	4288      	cmp	r0, r1
 800758a:	f63f af71 	bhi.w	8007470 <UART_SetConfig+0x60>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800758e:	f023 030f 	bic.w	r3, r3, #15
        huart->Instance->BRR = brrtemp;
 8007592:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007594:	b29b      	uxth	r3, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007596:	f3c2 0242 	ubfx	r2, r2, #1, #3
        huart->Instance->BRR = brrtemp;
 800759a:	4313      	orrs	r3, r2
 800759c:	60cb      	str	r3, [r1, #12]
 800759e:	e780      	b.n	80074a2 <UART_SetConfig+0x92>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80075a0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80075a4:	d085      	beq.n	80074b2 <UART_SetConfig+0xa2>
 80075a6:	e763      	b.n	8007470 <UART_SetConfig+0x60>
 80075a8:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 80075ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075ae:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80075b2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80075b6:	d0d2      	beq.n	800755e <UART_SetConfig+0x14e>
 80075b8:	d806      	bhi.n	80075c8 <UART_SetConfig+0x1b8>
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d0c5      	beq.n	800754a <UART_SetConfig+0x13a>
 80075be:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80075c2:	f43f af68 	beq.w	8007496 <UART_SetConfig+0x86>
 80075c6:	e753      	b.n	8007470 <UART_SetConfig+0x60>
 80075c8:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80075cc:	f43f af71 	beq.w	80074b2 <UART_SetConfig+0xa2>
 80075d0:	e74e      	b.n	8007470 <UART_SetConfig+0x60>
 80075d2:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 80075d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075d8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80075dc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80075e0:	d0bd      	beq.n	800755e <UART_SetConfig+0x14e>
 80075e2:	d806      	bhi.n	80075f2 <UART_SetConfig+0x1e2>
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d0b0      	beq.n	800754a <UART_SetConfig+0x13a>
 80075e8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80075ec:	f43f af53 	beq.w	8007496 <UART_SetConfig+0x86>
 80075f0:	e73e      	b.n	8007470 <UART_SetConfig+0x60>
 80075f2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80075f6:	f43f af5c 	beq.w	80074b2 <UART_SetConfig+0xa2>
 80075fa:	e739      	b.n	8007470 <UART_SetConfig+0x60>
        pclk = HAL_RCC_GetPCLK2Freq();
 80075fc:	f7fe fc4a 	bl	8005e94 <HAL_RCC_GetPCLK2Freq>
        break;
 8007600:	e7b5      	b.n	800756e <UART_SetConfig+0x15e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8007602:	f7fe fc2f 	bl	8005e64 <HAL_RCC_GetPCLK1Freq>
        break;
 8007606:	e7b2      	b.n	800756e <UART_SetConfig+0x15e>
    switch (clocksource)
 8007608:	2b08      	cmp	r3, #8
 800760a:	f63f af31 	bhi.w	8007470 <UART_SetConfig+0x60>
 800760e:	a201      	add	r2, pc, #4	; (adr r2, 8007614 <UART_SetConfig+0x204>)
 8007610:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007614:	08007603 	.word	0x08007603
 8007618:	080075fd 	.word	0x080075fd
 800761c:	0800763f 	.word	0x0800763f
 8007620:	08007471 	.word	0x08007471
 8007624:	0800756b 	.word	0x0800756b
 8007628:	08007471 	.word	0x08007471
 800762c:	08007471 	.word	0x08007471
 8007630:	08007471 	.word	0x08007471
 8007634:	08007639 	.word	0x08007639
 8007638:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800763c:	e79a      	b.n	8007574 <UART_SetConfig+0x164>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800763e:	4b09      	ldr	r3, [pc, #36]	; (8007664 <UART_SetConfig+0x254>)
 8007640:	e798      	b.n	8007574 <UART_SetConfig+0x164>
 8007642:	bf00      	nop
 8007644:	40013800 	.word	0x40013800
 8007648:	40004400 	.word	0x40004400
 800764c:	40004800 	.word	0x40004800
 8007650:	40004c00 	.word	0x40004c00
 8007654:	40005000 	.word	0x40005000
 8007658:	007a1200 	.word	0x007a1200
 800765c:	40021000 	.word	0x40021000
 8007660:	0800b8c4 	.word	0x0800b8c4
 8007664:	00f42400 	.word	0x00f42400

08007668 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007668:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800766a:	07da      	lsls	r2, r3, #31
{
 800766c:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800766e:	d506      	bpl.n	800767e <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007670:	6801      	ldr	r1, [r0, #0]
 8007672:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8007674:	684a      	ldr	r2, [r1, #4]
 8007676:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800767a:	4322      	orrs	r2, r4
 800767c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800767e:	079c      	lsls	r4, r3, #30
 8007680:	d506      	bpl.n	8007690 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007682:	6801      	ldr	r1, [r0, #0]
 8007684:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8007686:	684a      	ldr	r2, [r1, #4]
 8007688:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800768c:	4322      	orrs	r2, r4
 800768e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007690:	0759      	lsls	r1, r3, #29
 8007692:	d506      	bpl.n	80076a2 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007694:	6801      	ldr	r1, [r0, #0]
 8007696:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8007698:	684a      	ldr	r2, [r1, #4]
 800769a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800769e:	4322      	orrs	r2, r4
 80076a0:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80076a2:	071a      	lsls	r2, r3, #28
 80076a4:	d506      	bpl.n	80076b4 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80076a6:	6801      	ldr	r1, [r0, #0]
 80076a8:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80076aa:	684a      	ldr	r2, [r1, #4]
 80076ac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80076b0:	4322      	orrs	r2, r4
 80076b2:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80076b4:	06dc      	lsls	r4, r3, #27
 80076b6:	d506      	bpl.n	80076c6 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80076b8:	6801      	ldr	r1, [r0, #0]
 80076ba:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80076bc:	688a      	ldr	r2, [r1, #8]
 80076be:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80076c2:	4322      	orrs	r2, r4
 80076c4:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80076c6:	0699      	lsls	r1, r3, #26
 80076c8:	d506      	bpl.n	80076d8 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80076ca:	6801      	ldr	r1, [r0, #0]
 80076cc:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80076ce:	688a      	ldr	r2, [r1, #8]
 80076d0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80076d4:	4322      	orrs	r2, r4
 80076d6:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80076d8:	065a      	lsls	r2, r3, #25
 80076da:	d509      	bpl.n	80076f0 <UART_AdvFeatureConfig+0x88>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80076dc:	6801      	ldr	r1, [r0, #0]
 80076de:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80076e0:	684a      	ldr	r2, [r1, #4]
 80076e2:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80076e6:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80076e8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80076ec:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80076ee:	d00b      	beq.n	8007708 <UART_AdvFeatureConfig+0xa0>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80076f0:	061b      	lsls	r3, r3, #24
 80076f2:	d506      	bpl.n	8007702 <UART_AdvFeatureConfig+0x9a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80076f4:	6802      	ldr	r2, [r0, #0]
 80076f6:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80076f8:	6853      	ldr	r3, [r2, #4]
 80076fa:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80076fe:	430b      	orrs	r3, r1
 8007700:	6053      	str	r3, [r2, #4]
}
 8007702:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007706:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007708:	684a      	ldr	r2, [r1, #4]
 800770a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800770c:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8007710:	4322      	orrs	r2, r4
 8007712:	604a      	str	r2, [r1, #4]
 8007714:	e7ec      	b.n	80076f0 <UART_AdvFeatureConfig+0x88>
 8007716:	bf00      	nop

08007718 <UART_WaitOnFlagUntilTimeout>:
{
 8007718:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800771c:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007720:	6804      	ldr	r4, [r0, #0]
{
 8007722:	4607      	mov	r7, r0
 8007724:	460e      	mov	r6, r1
 8007726:	4615      	mov	r5, r2
 8007728:	4699      	mov	r9, r3
 800772a:	f1b8 3fff 	cmp.w	r8, #4294967295
 800772e:	d10a      	bne.n	8007746 <UART_WaitOnFlagUntilTimeout+0x2e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007730:	69e3      	ldr	r3, [r4, #28]
 8007732:	ea36 0303 	bics.w	r3, r6, r3
 8007736:	bf0c      	ite	eq
 8007738:	2301      	moveq	r3, #1
 800773a:	2300      	movne	r3, #0
 800773c:	429d      	cmp	r5, r3
 800773e:	d0f7      	beq.n	8007730 <UART_WaitOnFlagUntilTimeout+0x18>
  return HAL_OK;
 8007740:	2000      	movs	r0, #0
}
 8007742:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007746:	69e3      	ldr	r3, [r4, #28]
 8007748:	ea36 0303 	bics.w	r3, r6, r3
 800774c:	bf0c      	ite	eq
 800774e:	2301      	moveq	r3, #1
 8007750:	2300      	movne	r3, #0
 8007752:	42ab      	cmp	r3, r5
 8007754:	d1f4      	bne.n	8007740 <UART_WaitOnFlagUntilTimeout+0x28>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007756:	f7fb fff9 	bl	800374c <HAL_GetTick>
 800775a:	eba0 0009 	sub.w	r0, r0, r9
 800775e:	4540      	cmp	r0, r8
 8007760:	d831      	bhi.n	80077c6 <UART_WaitOnFlagUntilTimeout+0xae>
 8007762:	f1b8 0f00 	cmp.w	r8, #0
 8007766:	d02e      	beq.n	80077c6 <UART_WaitOnFlagUntilTimeout+0xae>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007768:	683c      	ldr	r4, [r7, #0]
 800776a:	6823      	ldr	r3, [r4, #0]
 800776c:	0759      	lsls	r1, r3, #29
 800776e:	4622      	mov	r2, r4
 8007770:	d5db      	bpl.n	800772a <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007772:	69e3      	ldr	r3, [r4, #28]
 8007774:	051b      	lsls	r3, r3, #20
 8007776:	d5d8      	bpl.n	800772a <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007778:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800777c:	6223      	str	r3, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800777e:	e854 3f00 	ldrex	r3, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007782:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007786:	e844 3100 	strex	r1, r3, [r4]
 800778a:	b139      	cbz	r1, 800779c <UART_WaitOnFlagUntilTimeout+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800778c:	e852 3f00 	ldrex	r3, [r2]
 8007790:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007794:	e842 3100 	strex	r1, r3, [r2]
 8007798:	2900      	cmp	r1, #0
 800779a:	d1f7      	bne.n	800778c <UART_WaitOnFlagUntilTimeout+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800779c:	f102 0308 	add.w	r3, r2, #8
 80077a0:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077a4:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077a8:	f102 0008 	add.w	r0, r2, #8
 80077ac:	e840 3100 	strex	r1, r3, [r0]
 80077b0:	2900      	cmp	r1, #0
 80077b2:	d1f3      	bne.n	800779c <UART_WaitOnFlagUntilTimeout+0x84>
          huart->gState = HAL_UART_STATE_READY;
 80077b4:	2320      	movs	r3, #32
 80077b6:	67bb      	str	r3, [r7, #120]	; 0x78
          __HAL_UNLOCK(huart);
 80077b8:	f887 1074 	strb.w	r1, [r7, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80077bc:	67fb      	str	r3, [r7, #124]	; 0x7c
          return HAL_TIMEOUT;
 80077be:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80077c0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
          return HAL_TIMEOUT;
 80077c4:	e7bd      	b.n	8007742 <UART_WaitOnFlagUntilTimeout+0x2a>
 80077c6:	683a      	ldr	r2, [r7, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077c8:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80077cc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077d0:	e842 3100 	strex	r1, r3, [r2]
 80077d4:	2900      	cmp	r1, #0
 80077d6:	d1f7      	bne.n	80077c8 <UART_WaitOnFlagUntilTimeout+0xb0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077d8:	f102 0308 	add.w	r3, r2, #8
 80077dc:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077e0:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077e4:	f102 0008 	add.w	r0, r2, #8
 80077e8:	e840 3100 	strex	r1, r3, [r0]
 80077ec:	2900      	cmp	r1, #0
 80077ee:	d1f3      	bne.n	80077d8 <UART_WaitOnFlagUntilTimeout+0xc0>
        huart->gState = HAL_UART_STATE_READY;
 80077f0:	2320      	movs	r3, #32
 80077f2:	67bb      	str	r3, [r7, #120]	; 0x78
        __HAL_UNLOCK(huart);
 80077f4:	f887 1074 	strb.w	r1, [r7, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80077f8:	67fb      	str	r3, [r7, #124]	; 0x7c
        return HAL_TIMEOUT;
 80077fa:	2003      	movs	r0, #3
 80077fc:	e7a1      	b.n	8007742 <UART_WaitOnFlagUntilTimeout+0x2a>
 80077fe:	bf00      	nop

08007800 <HAL_UART_Init>:
  if (huart == NULL)
 8007800:	2800      	cmp	r0, #0
 8007802:	d062      	beq.n	80078ca <HAL_UART_Init+0xca>
{
 8007804:	b570      	push	{r4, r5, r6, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 8007806:	6f83      	ldr	r3, [r0, #120]	; 0x78
{
 8007808:	b082      	sub	sp, #8
 800780a:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800780c:	2b00      	cmp	r3, #0
 800780e:	d049      	beq.n	80078a4 <HAL_UART_Init+0xa4>
  __HAL_UART_DISABLE(huart);
 8007810:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8007812:	2324      	movs	r3, #36	; 0x24
 8007814:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 8007816:	6813      	ldr	r3, [r2, #0]
 8007818:	f023 0301 	bic.w	r3, r3, #1
  if (UART_SetConfig(huart) == HAL_ERROR)
 800781c:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 800781e:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007820:	f7ff fdf6 	bl	8007410 <UART_SetConfig>
 8007824:	2801      	cmp	r0, #1
 8007826:	d03a      	beq.n	800789e <HAL_UART_Init+0x9e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007828:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800782a:	2b00      	cmp	r3, #0
 800782c:	d133      	bne.n	8007896 <HAL_UART_Init+0x96>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800782e:	6823      	ldr	r3, [r4, #0]
 8007830:	6859      	ldr	r1, [r3, #4]
 8007832:	f421 4190 	bic.w	r1, r1, #18432	; 0x4800
 8007836:	6059      	str	r1, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007838:	6899      	ldr	r1, [r3, #8]
 800783a:	f021 012a 	bic.w	r1, r1, #42	; 0x2a
 800783e:	6099      	str	r1, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8007840:	6819      	ldr	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007842:	2500      	movs	r5, #0
  __HAL_UART_ENABLE(huart);
 8007844:	f041 0101 	orr.w	r1, r1, #1
 8007848:	6019      	str	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800784a:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
  tickstart = HAL_GetTick();
 800784e:	f7fb ff7d 	bl	800374c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007852:	6823      	ldr	r3, [r4, #0]
 8007854:	681a      	ldr	r2, [r3, #0]
 8007856:	0712      	lsls	r2, r2, #28
  tickstart = HAL_GetTick();
 8007858:	4606      	mov	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800785a:	d40c      	bmi.n	8007876 <HAL_UART_Init+0x76>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	075b      	lsls	r3, r3, #29
 8007860:	d425      	bmi.n	80078ae <HAL_UART_Init+0xae>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007862:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8007864:	2220      	movs	r2, #32
 8007866:	67a2      	str	r2, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8007868:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800786c:	67e2      	str	r2, [r4, #124]	; 0x7c
  return HAL_OK;
 800786e:	4618      	mov	r0, r3
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007870:	6623      	str	r3, [r4, #96]	; 0x60
}
 8007872:	b002      	add	sp, #8
 8007874:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007876:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800787a:	9300      	str	r3, [sp, #0]
 800787c:	462a      	mov	r2, r5
 800787e:	4603      	mov	r3, r0
 8007880:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007884:	4620      	mov	r0, r4
 8007886:	f7ff ff47 	bl	8007718 <UART_WaitOnFlagUntilTimeout>
 800788a:	b9e0      	cbnz	r0, 80078c6 <HAL_UART_Init+0xc6>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800788c:	6823      	ldr	r3, [r4, #0]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	075b      	lsls	r3, r3, #29
 8007892:	d40c      	bmi.n	80078ae <HAL_UART_Init+0xae>
 8007894:	e7e5      	b.n	8007862 <HAL_UART_Init+0x62>
    UART_AdvFeatureConfig(huart);
 8007896:	4620      	mov	r0, r4
 8007898:	f7ff fee6 	bl	8007668 <UART_AdvFeatureConfig>
 800789c:	e7c7      	b.n	800782e <HAL_UART_Init+0x2e>
    return HAL_ERROR;
 800789e:	2001      	movs	r0, #1
}
 80078a0:	b002      	add	sp, #8
 80078a2:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 80078a4:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    HAL_UART_MspInit(huart);
 80078a8:	f7fb fe80 	bl	80035ac <HAL_UART_MspInit>
 80078ac:	e7b0      	b.n	8007810 <HAL_UART_Init+0x10>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80078ae:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80078b2:	9300      	str	r3, [sp, #0]
 80078b4:	2200      	movs	r2, #0
 80078b6:	4633      	mov	r3, r6
 80078b8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80078bc:	4620      	mov	r0, r4
 80078be:	f7ff ff2b 	bl	8007718 <UART_WaitOnFlagUntilTimeout>
 80078c2:	2800      	cmp	r0, #0
 80078c4:	d0cd      	beq.n	8007862 <HAL_UART_Init+0x62>
      return HAL_TIMEOUT;
 80078c6:	2003      	movs	r0, #3
 80078c8:	e7d3      	b.n	8007872 <HAL_UART_Init+0x72>
    return HAL_ERROR;
 80078ca:	2001      	movs	r0, #1
}
 80078cc:	4770      	bx	lr
 80078ce:	bf00      	nop

080078d0 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80078d0:	4770      	bx	lr
 80078d2:	bf00      	nop
 80078d4:	0000      	movs	r0, r0
	...

080078d8 <sin>:
 80078d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80078da:	ec53 2b10 	vmov	r2, r3, d0
 80078de:	4828      	ldr	r0, [pc, #160]	; (8007980 <sin+0xa8>)
 80078e0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80078e4:	4281      	cmp	r1, r0
 80078e6:	dc07      	bgt.n	80078f8 <sin+0x20>
 80078e8:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8007978 <sin+0xa0>
 80078ec:	2000      	movs	r0, #0
 80078ee:	b005      	add	sp, #20
 80078f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80078f4:	f000 be6c 	b.w	80085d0 <__kernel_sin>
 80078f8:	4822      	ldr	r0, [pc, #136]	; (8007984 <sin+0xac>)
 80078fa:	4281      	cmp	r1, r0
 80078fc:	dd09      	ble.n	8007912 <sin+0x3a>
 80078fe:	ee10 0a10 	vmov	r0, s0
 8007902:	4619      	mov	r1, r3
 8007904:	f7f8 fcc0 	bl	8000288 <__aeabi_dsub>
 8007908:	ec41 0b10 	vmov	d0, r0, r1
 800790c:	b005      	add	sp, #20
 800790e:	f85d fb04 	ldr.w	pc, [sp], #4
 8007912:	4668      	mov	r0, sp
 8007914:	f000 f838 	bl	8007988 <__ieee754_rem_pio2>
 8007918:	f000 0003 	and.w	r0, r0, #3
 800791c:	2801      	cmp	r0, #1
 800791e:	d00c      	beq.n	800793a <sin+0x62>
 8007920:	2802      	cmp	r0, #2
 8007922:	d011      	beq.n	8007948 <sin+0x70>
 8007924:	b9f0      	cbnz	r0, 8007964 <sin+0x8c>
 8007926:	ed9d 1b02 	vldr	d1, [sp, #8]
 800792a:	ed9d 0b00 	vldr	d0, [sp]
 800792e:	2001      	movs	r0, #1
 8007930:	f000 fe4e 	bl	80085d0 <__kernel_sin>
 8007934:	ec51 0b10 	vmov	r0, r1, d0
 8007938:	e7e6      	b.n	8007908 <sin+0x30>
 800793a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800793e:	ed9d 0b00 	vldr	d0, [sp]
 8007942:	f000 fa2d 	bl	8007da0 <__kernel_cos>
 8007946:	e7f5      	b.n	8007934 <sin+0x5c>
 8007948:	ed9d 1b02 	vldr	d1, [sp, #8]
 800794c:	ed9d 0b00 	vldr	d0, [sp]
 8007950:	2001      	movs	r0, #1
 8007952:	f000 fe3d 	bl	80085d0 <__kernel_sin>
 8007956:	ec53 2b10 	vmov	r2, r3, d0
 800795a:	ee10 0a10 	vmov	r0, s0
 800795e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007962:	e7d1      	b.n	8007908 <sin+0x30>
 8007964:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007968:	ed9d 0b00 	vldr	d0, [sp]
 800796c:	f000 fa18 	bl	8007da0 <__kernel_cos>
 8007970:	e7f1      	b.n	8007956 <sin+0x7e>
 8007972:	bf00      	nop
 8007974:	f3af 8000 	nop.w
	...
 8007980:	3fe921fb 	.word	0x3fe921fb
 8007984:	7fefffff 	.word	0x7fefffff

08007988 <__ieee754_rem_pio2>:
 8007988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800798c:	ed2d 8b02 	vpush	{d8}
 8007990:	ec55 4b10 	vmov	r4, r5, d0
 8007994:	4bca      	ldr	r3, [pc, #808]	; (8007cc0 <__ieee754_rem_pio2+0x338>)
 8007996:	b08b      	sub	sp, #44	; 0x2c
 8007998:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800799c:	4598      	cmp	r8, r3
 800799e:	4682      	mov	sl, r0
 80079a0:	9502      	str	r5, [sp, #8]
 80079a2:	dc08      	bgt.n	80079b6 <__ieee754_rem_pio2+0x2e>
 80079a4:	2200      	movs	r2, #0
 80079a6:	2300      	movs	r3, #0
 80079a8:	ed80 0b00 	vstr	d0, [r0]
 80079ac:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80079b0:	f04f 0b00 	mov.w	fp, #0
 80079b4:	e028      	b.n	8007a08 <__ieee754_rem_pio2+0x80>
 80079b6:	4bc3      	ldr	r3, [pc, #780]	; (8007cc4 <__ieee754_rem_pio2+0x33c>)
 80079b8:	4598      	cmp	r8, r3
 80079ba:	dc78      	bgt.n	8007aae <__ieee754_rem_pio2+0x126>
 80079bc:	9b02      	ldr	r3, [sp, #8]
 80079be:	4ec2      	ldr	r6, [pc, #776]	; (8007cc8 <__ieee754_rem_pio2+0x340>)
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	ee10 0a10 	vmov	r0, s0
 80079c6:	a3b0      	add	r3, pc, #704	; (adr r3, 8007c88 <__ieee754_rem_pio2+0x300>)
 80079c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079cc:	4629      	mov	r1, r5
 80079ce:	dd39      	ble.n	8007a44 <__ieee754_rem_pio2+0xbc>
 80079d0:	f7f8 fc5a 	bl	8000288 <__aeabi_dsub>
 80079d4:	45b0      	cmp	r8, r6
 80079d6:	4604      	mov	r4, r0
 80079d8:	460d      	mov	r5, r1
 80079da:	d01b      	beq.n	8007a14 <__ieee754_rem_pio2+0x8c>
 80079dc:	a3ac      	add	r3, pc, #688	; (adr r3, 8007c90 <__ieee754_rem_pio2+0x308>)
 80079de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079e2:	f7f8 fc51 	bl	8000288 <__aeabi_dsub>
 80079e6:	4602      	mov	r2, r0
 80079e8:	460b      	mov	r3, r1
 80079ea:	e9ca 2300 	strd	r2, r3, [sl]
 80079ee:	4620      	mov	r0, r4
 80079f0:	4629      	mov	r1, r5
 80079f2:	f7f8 fc49 	bl	8000288 <__aeabi_dsub>
 80079f6:	a3a6      	add	r3, pc, #664	; (adr r3, 8007c90 <__ieee754_rem_pio2+0x308>)
 80079f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079fc:	f7f8 fc44 	bl	8000288 <__aeabi_dsub>
 8007a00:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007a04:	f04f 0b01 	mov.w	fp, #1
 8007a08:	4658      	mov	r0, fp
 8007a0a:	b00b      	add	sp, #44	; 0x2c
 8007a0c:	ecbd 8b02 	vpop	{d8}
 8007a10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a14:	a3a0      	add	r3, pc, #640	; (adr r3, 8007c98 <__ieee754_rem_pio2+0x310>)
 8007a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a1a:	f7f8 fc35 	bl	8000288 <__aeabi_dsub>
 8007a1e:	a3a0      	add	r3, pc, #640	; (adr r3, 8007ca0 <__ieee754_rem_pio2+0x318>)
 8007a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a24:	4604      	mov	r4, r0
 8007a26:	460d      	mov	r5, r1
 8007a28:	f7f8 fc2e 	bl	8000288 <__aeabi_dsub>
 8007a2c:	4602      	mov	r2, r0
 8007a2e:	460b      	mov	r3, r1
 8007a30:	e9ca 2300 	strd	r2, r3, [sl]
 8007a34:	4620      	mov	r0, r4
 8007a36:	4629      	mov	r1, r5
 8007a38:	f7f8 fc26 	bl	8000288 <__aeabi_dsub>
 8007a3c:	a398      	add	r3, pc, #608	; (adr r3, 8007ca0 <__ieee754_rem_pio2+0x318>)
 8007a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a42:	e7db      	b.n	80079fc <__ieee754_rem_pio2+0x74>
 8007a44:	f7f8 fc22 	bl	800028c <__adddf3>
 8007a48:	45b0      	cmp	r8, r6
 8007a4a:	4604      	mov	r4, r0
 8007a4c:	460d      	mov	r5, r1
 8007a4e:	d016      	beq.n	8007a7e <__ieee754_rem_pio2+0xf6>
 8007a50:	a38f      	add	r3, pc, #572	; (adr r3, 8007c90 <__ieee754_rem_pio2+0x308>)
 8007a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a56:	f7f8 fc19 	bl	800028c <__adddf3>
 8007a5a:	4602      	mov	r2, r0
 8007a5c:	460b      	mov	r3, r1
 8007a5e:	e9ca 2300 	strd	r2, r3, [sl]
 8007a62:	4620      	mov	r0, r4
 8007a64:	4629      	mov	r1, r5
 8007a66:	f7f8 fc0f 	bl	8000288 <__aeabi_dsub>
 8007a6a:	a389      	add	r3, pc, #548	; (adr r3, 8007c90 <__ieee754_rem_pio2+0x308>)
 8007a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a70:	f7f8 fc0c 	bl	800028c <__adddf3>
 8007a74:	f04f 3bff 	mov.w	fp, #4294967295
 8007a78:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007a7c:	e7c4      	b.n	8007a08 <__ieee754_rem_pio2+0x80>
 8007a7e:	a386      	add	r3, pc, #536	; (adr r3, 8007c98 <__ieee754_rem_pio2+0x310>)
 8007a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a84:	f7f8 fc02 	bl	800028c <__adddf3>
 8007a88:	a385      	add	r3, pc, #532	; (adr r3, 8007ca0 <__ieee754_rem_pio2+0x318>)
 8007a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a8e:	4604      	mov	r4, r0
 8007a90:	460d      	mov	r5, r1
 8007a92:	f7f8 fbfb 	bl	800028c <__adddf3>
 8007a96:	4602      	mov	r2, r0
 8007a98:	460b      	mov	r3, r1
 8007a9a:	e9ca 2300 	strd	r2, r3, [sl]
 8007a9e:	4620      	mov	r0, r4
 8007aa0:	4629      	mov	r1, r5
 8007aa2:	f7f8 fbf1 	bl	8000288 <__aeabi_dsub>
 8007aa6:	a37e      	add	r3, pc, #504	; (adr r3, 8007ca0 <__ieee754_rem_pio2+0x318>)
 8007aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aac:	e7e0      	b.n	8007a70 <__ieee754_rem_pio2+0xe8>
 8007aae:	4b87      	ldr	r3, [pc, #540]	; (8007ccc <__ieee754_rem_pio2+0x344>)
 8007ab0:	4598      	cmp	r8, r3
 8007ab2:	f300 80d9 	bgt.w	8007c68 <__ieee754_rem_pio2+0x2e0>
 8007ab6:	f000 fe49 	bl	800874c <fabs>
 8007aba:	ec55 4b10 	vmov	r4, r5, d0
 8007abe:	ee10 0a10 	vmov	r0, s0
 8007ac2:	a379      	add	r3, pc, #484	; (adr r3, 8007ca8 <__ieee754_rem_pio2+0x320>)
 8007ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ac8:	4629      	mov	r1, r5
 8007aca:	f7f8 fd95 	bl	80005f8 <__aeabi_dmul>
 8007ace:	4b80      	ldr	r3, [pc, #512]	; (8007cd0 <__ieee754_rem_pio2+0x348>)
 8007ad0:	2200      	movs	r2, #0
 8007ad2:	f7f8 fbdb 	bl	800028c <__adddf3>
 8007ad6:	f7f9 f83f 	bl	8000b58 <__aeabi_d2iz>
 8007ada:	4683      	mov	fp, r0
 8007adc:	f7f8 fd22 	bl	8000524 <__aeabi_i2d>
 8007ae0:	4602      	mov	r2, r0
 8007ae2:	460b      	mov	r3, r1
 8007ae4:	ec43 2b18 	vmov	d8, r2, r3
 8007ae8:	a367      	add	r3, pc, #412	; (adr r3, 8007c88 <__ieee754_rem_pio2+0x300>)
 8007aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aee:	f7f8 fd83 	bl	80005f8 <__aeabi_dmul>
 8007af2:	4602      	mov	r2, r0
 8007af4:	460b      	mov	r3, r1
 8007af6:	4620      	mov	r0, r4
 8007af8:	4629      	mov	r1, r5
 8007afa:	f7f8 fbc5 	bl	8000288 <__aeabi_dsub>
 8007afe:	a364      	add	r3, pc, #400	; (adr r3, 8007c90 <__ieee754_rem_pio2+0x308>)
 8007b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b04:	4606      	mov	r6, r0
 8007b06:	460f      	mov	r7, r1
 8007b08:	ec51 0b18 	vmov	r0, r1, d8
 8007b0c:	f7f8 fd74 	bl	80005f8 <__aeabi_dmul>
 8007b10:	f1bb 0f1f 	cmp.w	fp, #31
 8007b14:	4604      	mov	r4, r0
 8007b16:	460d      	mov	r5, r1
 8007b18:	dc0d      	bgt.n	8007b36 <__ieee754_rem_pio2+0x1ae>
 8007b1a:	4b6e      	ldr	r3, [pc, #440]	; (8007cd4 <__ieee754_rem_pio2+0x34c>)
 8007b1c:	f10b 32ff 	add.w	r2, fp, #4294967295
 8007b20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b24:	4543      	cmp	r3, r8
 8007b26:	d006      	beq.n	8007b36 <__ieee754_rem_pio2+0x1ae>
 8007b28:	4622      	mov	r2, r4
 8007b2a:	462b      	mov	r3, r5
 8007b2c:	4630      	mov	r0, r6
 8007b2e:	4639      	mov	r1, r7
 8007b30:	f7f8 fbaa 	bl	8000288 <__aeabi_dsub>
 8007b34:	e00f      	b.n	8007b56 <__ieee754_rem_pio2+0x1ce>
 8007b36:	462b      	mov	r3, r5
 8007b38:	4622      	mov	r2, r4
 8007b3a:	4630      	mov	r0, r6
 8007b3c:	4639      	mov	r1, r7
 8007b3e:	f7f8 fba3 	bl	8000288 <__aeabi_dsub>
 8007b42:	ea4f 5328 	mov.w	r3, r8, asr #20
 8007b46:	9303      	str	r3, [sp, #12]
 8007b48:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007b4c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8007b50:	f1b8 0f10 	cmp.w	r8, #16
 8007b54:	dc02      	bgt.n	8007b5c <__ieee754_rem_pio2+0x1d4>
 8007b56:	e9ca 0100 	strd	r0, r1, [sl]
 8007b5a:	e039      	b.n	8007bd0 <__ieee754_rem_pio2+0x248>
 8007b5c:	a34e      	add	r3, pc, #312	; (adr r3, 8007c98 <__ieee754_rem_pio2+0x310>)
 8007b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b62:	ec51 0b18 	vmov	r0, r1, d8
 8007b66:	f7f8 fd47 	bl	80005f8 <__aeabi_dmul>
 8007b6a:	4604      	mov	r4, r0
 8007b6c:	460d      	mov	r5, r1
 8007b6e:	4602      	mov	r2, r0
 8007b70:	460b      	mov	r3, r1
 8007b72:	4630      	mov	r0, r6
 8007b74:	4639      	mov	r1, r7
 8007b76:	f7f8 fb87 	bl	8000288 <__aeabi_dsub>
 8007b7a:	4602      	mov	r2, r0
 8007b7c:	460b      	mov	r3, r1
 8007b7e:	4680      	mov	r8, r0
 8007b80:	4689      	mov	r9, r1
 8007b82:	4630      	mov	r0, r6
 8007b84:	4639      	mov	r1, r7
 8007b86:	f7f8 fb7f 	bl	8000288 <__aeabi_dsub>
 8007b8a:	4622      	mov	r2, r4
 8007b8c:	462b      	mov	r3, r5
 8007b8e:	f7f8 fb7b 	bl	8000288 <__aeabi_dsub>
 8007b92:	a343      	add	r3, pc, #268	; (adr r3, 8007ca0 <__ieee754_rem_pio2+0x318>)
 8007b94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b98:	4604      	mov	r4, r0
 8007b9a:	460d      	mov	r5, r1
 8007b9c:	ec51 0b18 	vmov	r0, r1, d8
 8007ba0:	f7f8 fd2a 	bl	80005f8 <__aeabi_dmul>
 8007ba4:	4622      	mov	r2, r4
 8007ba6:	462b      	mov	r3, r5
 8007ba8:	f7f8 fb6e 	bl	8000288 <__aeabi_dsub>
 8007bac:	4602      	mov	r2, r0
 8007bae:	460b      	mov	r3, r1
 8007bb0:	4604      	mov	r4, r0
 8007bb2:	460d      	mov	r5, r1
 8007bb4:	4640      	mov	r0, r8
 8007bb6:	4649      	mov	r1, r9
 8007bb8:	f7f8 fb66 	bl	8000288 <__aeabi_dsub>
 8007bbc:	9a03      	ldr	r2, [sp, #12]
 8007bbe:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007bc2:	1ad3      	subs	r3, r2, r3
 8007bc4:	2b31      	cmp	r3, #49	; 0x31
 8007bc6:	dc24      	bgt.n	8007c12 <__ieee754_rem_pio2+0x28a>
 8007bc8:	e9ca 0100 	strd	r0, r1, [sl]
 8007bcc:	4646      	mov	r6, r8
 8007bce:	464f      	mov	r7, r9
 8007bd0:	e9da 8900 	ldrd	r8, r9, [sl]
 8007bd4:	4630      	mov	r0, r6
 8007bd6:	4642      	mov	r2, r8
 8007bd8:	464b      	mov	r3, r9
 8007bda:	4639      	mov	r1, r7
 8007bdc:	f7f8 fb54 	bl	8000288 <__aeabi_dsub>
 8007be0:	462b      	mov	r3, r5
 8007be2:	4622      	mov	r2, r4
 8007be4:	f7f8 fb50 	bl	8000288 <__aeabi_dsub>
 8007be8:	9b02      	ldr	r3, [sp, #8]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007bf0:	f6bf af0a 	bge.w	8007a08 <__ieee754_rem_pio2+0x80>
 8007bf4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007bf8:	f8ca 3004 	str.w	r3, [sl, #4]
 8007bfc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007c00:	f8ca 8000 	str.w	r8, [sl]
 8007c04:	f8ca 0008 	str.w	r0, [sl, #8]
 8007c08:	f8ca 300c 	str.w	r3, [sl, #12]
 8007c0c:	f1cb 0b00 	rsb	fp, fp, #0
 8007c10:	e6fa      	b.n	8007a08 <__ieee754_rem_pio2+0x80>
 8007c12:	a327      	add	r3, pc, #156	; (adr r3, 8007cb0 <__ieee754_rem_pio2+0x328>)
 8007c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c18:	ec51 0b18 	vmov	r0, r1, d8
 8007c1c:	f7f8 fcec 	bl	80005f8 <__aeabi_dmul>
 8007c20:	4604      	mov	r4, r0
 8007c22:	460d      	mov	r5, r1
 8007c24:	4602      	mov	r2, r0
 8007c26:	460b      	mov	r3, r1
 8007c28:	4640      	mov	r0, r8
 8007c2a:	4649      	mov	r1, r9
 8007c2c:	f7f8 fb2c 	bl	8000288 <__aeabi_dsub>
 8007c30:	4602      	mov	r2, r0
 8007c32:	460b      	mov	r3, r1
 8007c34:	4606      	mov	r6, r0
 8007c36:	460f      	mov	r7, r1
 8007c38:	4640      	mov	r0, r8
 8007c3a:	4649      	mov	r1, r9
 8007c3c:	f7f8 fb24 	bl	8000288 <__aeabi_dsub>
 8007c40:	4622      	mov	r2, r4
 8007c42:	462b      	mov	r3, r5
 8007c44:	f7f8 fb20 	bl	8000288 <__aeabi_dsub>
 8007c48:	a31b      	add	r3, pc, #108	; (adr r3, 8007cb8 <__ieee754_rem_pio2+0x330>)
 8007c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c4e:	4604      	mov	r4, r0
 8007c50:	460d      	mov	r5, r1
 8007c52:	ec51 0b18 	vmov	r0, r1, d8
 8007c56:	f7f8 fccf 	bl	80005f8 <__aeabi_dmul>
 8007c5a:	4622      	mov	r2, r4
 8007c5c:	462b      	mov	r3, r5
 8007c5e:	f7f8 fb13 	bl	8000288 <__aeabi_dsub>
 8007c62:	4604      	mov	r4, r0
 8007c64:	460d      	mov	r5, r1
 8007c66:	e75f      	b.n	8007b28 <__ieee754_rem_pio2+0x1a0>
 8007c68:	4b1b      	ldr	r3, [pc, #108]	; (8007cd8 <__ieee754_rem_pio2+0x350>)
 8007c6a:	4598      	cmp	r8, r3
 8007c6c:	dd36      	ble.n	8007cdc <__ieee754_rem_pio2+0x354>
 8007c6e:	ee10 2a10 	vmov	r2, s0
 8007c72:	462b      	mov	r3, r5
 8007c74:	4620      	mov	r0, r4
 8007c76:	4629      	mov	r1, r5
 8007c78:	f7f8 fb06 	bl	8000288 <__aeabi_dsub>
 8007c7c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007c80:	e9ca 0100 	strd	r0, r1, [sl]
 8007c84:	e694      	b.n	80079b0 <__ieee754_rem_pio2+0x28>
 8007c86:	bf00      	nop
 8007c88:	54400000 	.word	0x54400000
 8007c8c:	3ff921fb 	.word	0x3ff921fb
 8007c90:	1a626331 	.word	0x1a626331
 8007c94:	3dd0b461 	.word	0x3dd0b461
 8007c98:	1a600000 	.word	0x1a600000
 8007c9c:	3dd0b461 	.word	0x3dd0b461
 8007ca0:	2e037073 	.word	0x2e037073
 8007ca4:	3ba3198a 	.word	0x3ba3198a
 8007ca8:	6dc9c883 	.word	0x6dc9c883
 8007cac:	3fe45f30 	.word	0x3fe45f30
 8007cb0:	2e000000 	.word	0x2e000000
 8007cb4:	3ba3198a 	.word	0x3ba3198a
 8007cb8:	252049c1 	.word	0x252049c1
 8007cbc:	397b839a 	.word	0x397b839a
 8007cc0:	3fe921fb 	.word	0x3fe921fb
 8007cc4:	4002d97b 	.word	0x4002d97b
 8007cc8:	3ff921fb 	.word	0x3ff921fb
 8007ccc:	413921fb 	.word	0x413921fb
 8007cd0:	3fe00000 	.word	0x3fe00000
 8007cd4:	0800b8c8 	.word	0x0800b8c8
 8007cd8:	7fefffff 	.word	0x7fefffff
 8007cdc:	ea4f 5428 	mov.w	r4, r8, asr #20
 8007ce0:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8007ce4:	ee10 0a10 	vmov	r0, s0
 8007ce8:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8007cec:	ee10 6a10 	vmov	r6, s0
 8007cf0:	460f      	mov	r7, r1
 8007cf2:	f7f8 ff31 	bl	8000b58 <__aeabi_d2iz>
 8007cf6:	f7f8 fc15 	bl	8000524 <__aeabi_i2d>
 8007cfa:	4602      	mov	r2, r0
 8007cfc:	460b      	mov	r3, r1
 8007cfe:	4630      	mov	r0, r6
 8007d00:	4639      	mov	r1, r7
 8007d02:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007d06:	f7f8 fabf 	bl	8000288 <__aeabi_dsub>
 8007d0a:	4b23      	ldr	r3, [pc, #140]	; (8007d98 <__ieee754_rem_pio2+0x410>)
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	f7f8 fc73 	bl	80005f8 <__aeabi_dmul>
 8007d12:	460f      	mov	r7, r1
 8007d14:	4606      	mov	r6, r0
 8007d16:	f7f8 ff1f 	bl	8000b58 <__aeabi_d2iz>
 8007d1a:	f7f8 fc03 	bl	8000524 <__aeabi_i2d>
 8007d1e:	4602      	mov	r2, r0
 8007d20:	460b      	mov	r3, r1
 8007d22:	4630      	mov	r0, r6
 8007d24:	4639      	mov	r1, r7
 8007d26:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007d2a:	f7f8 faad 	bl	8000288 <__aeabi_dsub>
 8007d2e:	4b1a      	ldr	r3, [pc, #104]	; (8007d98 <__ieee754_rem_pio2+0x410>)
 8007d30:	2200      	movs	r2, #0
 8007d32:	f7f8 fc61 	bl	80005f8 <__aeabi_dmul>
 8007d36:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007d3a:	ad04      	add	r5, sp, #16
 8007d3c:	f04f 0803 	mov.w	r8, #3
 8007d40:	46a9      	mov	r9, r5
 8007d42:	2600      	movs	r6, #0
 8007d44:	2700      	movs	r7, #0
 8007d46:	4632      	mov	r2, r6
 8007d48:	463b      	mov	r3, r7
 8007d4a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8007d4e:	46c3      	mov	fp, r8
 8007d50:	3d08      	subs	r5, #8
 8007d52:	f108 38ff 	add.w	r8, r8, #4294967295
 8007d56:	f7f8 feb7 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d5a:	2800      	cmp	r0, #0
 8007d5c:	d1f3      	bne.n	8007d46 <__ieee754_rem_pio2+0x3be>
 8007d5e:	4b0f      	ldr	r3, [pc, #60]	; (8007d9c <__ieee754_rem_pio2+0x414>)
 8007d60:	9301      	str	r3, [sp, #4]
 8007d62:	2302      	movs	r3, #2
 8007d64:	9300      	str	r3, [sp, #0]
 8007d66:	4622      	mov	r2, r4
 8007d68:	465b      	mov	r3, fp
 8007d6a:	4651      	mov	r1, sl
 8007d6c:	4648      	mov	r0, r9
 8007d6e:	f000 f8df 	bl	8007f30 <__kernel_rem_pio2>
 8007d72:	9b02      	ldr	r3, [sp, #8]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	4683      	mov	fp, r0
 8007d78:	f6bf ae46 	bge.w	8007a08 <__ieee754_rem_pio2+0x80>
 8007d7c:	e9da 2100 	ldrd	r2, r1, [sl]
 8007d80:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007d84:	e9ca 2300 	strd	r2, r3, [sl]
 8007d88:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8007d8c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007d90:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8007d94:	e73a      	b.n	8007c0c <__ieee754_rem_pio2+0x284>
 8007d96:	bf00      	nop
 8007d98:	41700000 	.word	0x41700000
 8007d9c:	0800b948 	.word	0x0800b948

08007da0 <__kernel_cos>:
 8007da0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007da4:	ec57 6b10 	vmov	r6, r7, d0
 8007da8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8007dac:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8007db0:	ed8d 1b00 	vstr	d1, [sp]
 8007db4:	da07      	bge.n	8007dc6 <__kernel_cos+0x26>
 8007db6:	ee10 0a10 	vmov	r0, s0
 8007dba:	4639      	mov	r1, r7
 8007dbc:	f7f8 fecc 	bl	8000b58 <__aeabi_d2iz>
 8007dc0:	2800      	cmp	r0, #0
 8007dc2:	f000 8088 	beq.w	8007ed6 <__kernel_cos+0x136>
 8007dc6:	4632      	mov	r2, r6
 8007dc8:	463b      	mov	r3, r7
 8007dca:	4630      	mov	r0, r6
 8007dcc:	4639      	mov	r1, r7
 8007dce:	f7f8 fc13 	bl	80005f8 <__aeabi_dmul>
 8007dd2:	4b51      	ldr	r3, [pc, #324]	; (8007f18 <__kernel_cos+0x178>)
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	4604      	mov	r4, r0
 8007dd8:	460d      	mov	r5, r1
 8007dda:	f7f8 fc0d 	bl	80005f8 <__aeabi_dmul>
 8007dde:	a340      	add	r3, pc, #256	; (adr r3, 8007ee0 <__kernel_cos+0x140>)
 8007de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007de4:	4682      	mov	sl, r0
 8007de6:	468b      	mov	fp, r1
 8007de8:	4620      	mov	r0, r4
 8007dea:	4629      	mov	r1, r5
 8007dec:	f7f8 fc04 	bl	80005f8 <__aeabi_dmul>
 8007df0:	a33d      	add	r3, pc, #244	; (adr r3, 8007ee8 <__kernel_cos+0x148>)
 8007df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007df6:	f7f8 fa49 	bl	800028c <__adddf3>
 8007dfa:	4622      	mov	r2, r4
 8007dfc:	462b      	mov	r3, r5
 8007dfe:	f7f8 fbfb 	bl	80005f8 <__aeabi_dmul>
 8007e02:	a33b      	add	r3, pc, #236	; (adr r3, 8007ef0 <__kernel_cos+0x150>)
 8007e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e08:	f7f8 fa3e 	bl	8000288 <__aeabi_dsub>
 8007e0c:	4622      	mov	r2, r4
 8007e0e:	462b      	mov	r3, r5
 8007e10:	f7f8 fbf2 	bl	80005f8 <__aeabi_dmul>
 8007e14:	a338      	add	r3, pc, #224	; (adr r3, 8007ef8 <__kernel_cos+0x158>)
 8007e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e1a:	f7f8 fa37 	bl	800028c <__adddf3>
 8007e1e:	4622      	mov	r2, r4
 8007e20:	462b      	mov	r3, r5
 8007e22:	f7f8 fbe9 	bl	80005f8 <__aeabi_dmul>
 8007e26:	a336      	add	r3, pc, #216	; (adr r3, 8007f00 <__kernel_cos+0x160>)
 8007e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e2c:	f7f8 fa2c 	bl	8000288 <__aeabi_dsub>
 8007e30:	4622      	mov	r2, r4
 8007e32:	462b      	mov	r3, r5
 8007e34:	f7f8 fbe0 	bl	80005f8 <__aeabi_dmul>
 8007e38:	a333      	add	r3, pc, #204	; (adr r3, 8007f08 <__kernel_cos+0x168>)
 8007e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e3e:	f7f8 fa25 	bl	800028c <__adddf3>
 8007e42:	4622      	mov	r2, r4
 8007e44:	462b      	mov	r3, r5
 8007e46:	f7f8 fbd7 	bl	80005f8 <__aeabi_dmul>
 8007e4a:	4622      	mov	r2, r4
 8007e4c:	462b      	mov	r3, r5
 8007e4e:	f7f8 fbd3 	bl	80005f8 <__aeabi_dmul>
 8007e52:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007e56:	4604      	mov	r4, r0
 8007e58:	460d      	mov	r5, r1
 8007e5a:	4630      	mov	r0, r6
 8007e5c:	4639      	mov	r1, r7
 8007e5e:	f7f8 fbcb 	bl	80005f8 <__aeabi_dmul>
 8007e62:	460b      	mov	r3, r1
 8007e64:	4602      	mov	r2, r0
 8007e66:	4629      	mov	r1, r5
 8007e68:	4620      	mov	r0, r4
 8007e6a:	f7f8 fa0d 	bl	8000288 <__aeabi_dsub>
 8007e6e:	4b2b      	ldr	r3, [pc, #172]	; (8007f1c <__kernel_cos+0x17c>)
 8007e70:	4598      	cmp	r8, r3
 8007e72:	4606      	mov	r6, r0
 8007e74:	460f      	mov	r7, r1
 8007e76:	dc10      	bgt.n	8007e9a <__kernel_cos+0xfa>
 8007e78:	4602      	mov	r2, r0
 8007e7a:	460b      	mov	r3, r1
 8007e7c:	4650      	mov	r0, sl
 8007e7e:	4659      	mov	r1, fp
 8007e80:	f7f8 fa02 	bl	8000288 <__aeabi_dsub>
 8007e84:	460b      	mov	r3, r1
 8007e86:	4926      	ldr	r1, [pc, #152]	; (8007f20 <__kernel_cos+0x180>)
 8007e88:	4602      	mov	r2, r0
 8007e8a:	2000      	movs	r0, #0
 8007e8c:	f7f8 f9fc 	bl	8000288 <__aeabi_dsub>
 8007e90:	ec41 0b10 	vmov	d0, r0, r1
 8007e94:	b003      	add	sp, #12
 8007e96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e9a:	4b22      	ldr	r3, [pc, #136]	; (8007f24 <__kernel_cos+0x184>)
 8007e9c:	4920      	ldr	r1, [pc, #128]	; (8007f20 <__kernel_cos+0x180>)
 8007e9e:	4598      	cmp	r8, r3
 8007ea0:	bfcc      	ite	gt
 8007ea2:	4d21      	ldrgt	r5, [pc, #132]	; (8007f28 <__kernel_cos+0x188>)
 8007ea4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8007ea8:	2400      	movs	r4, #0
 8007eaa:	4622      	mov	r2, r4
 8007eac:	462b      	mov	r3, r5
 8007eae:	2000      	movs	r0, #0
 8007eb0:	f7f8 f9ea 	bl	8000288 <__aeabi_dsub>
 8007eb4:	4622      	mov	r2, r4
 8007eb6:	4680      	mov	r8, r0
 8007eb8:	4689      	mov	r9, r1
 8007eba:	462b      	mov	r3, r5
 8007ebc:	4650      	mov	r0, sl
 8007ebe:	4659      	mov	r1, fp
 8007ec0:	f7f8 f9e2 	bl	8000288 <__aeabi_dsub>
 8007ec4:	4632      	mov	r2, r6
 8007ec6:	463b      	mov	r3, r7
 8007ec8:	f7f8 f9de 	bl	8000288 <__aeabi_dsub>
 8007ecc:	4602      	mov	r2, r0
 8007ece:	460b      	mov	r3, r1
 8007ed0:	4640      	mov	r0, r8
 8007ed2:	4649      	mov	r1, r9
 8007ed4:	e7da      	b.n	8007e8c <__kernel_cos+0xec>
 8007ed6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8007f10 <__kernel_cos+0x170>
 8007eda:	e7db      	b.n	8007e94 <__kernel_cos+0xf4>
 8007edc:	f3af 8000 	nop.w
 8007ee0:	be8838d4 	.word	0xbe8838d4
 8007ee4:	bda8fae9 	.word	0xbda8fae9
 8007ee8:	bdb4b1c4 	.word	0xbdb4b1c4
 8007eec:	3e21ee9e 	.word	0x3e21ee9e
 8007ef0:	809c52ad 	.word	0x809c52ad
 8007ef4:	3e927e4f 	.word	0x3e927e4f
 8007ef8:	19cb1590 	.word	0x19cb1590
 8007efc:	3efa01a0 	.word	0x3efa01a0
 8007f00:	16c15177 	.word	0x16c15177
 8007f04:	3f56c16c 	.word	0x3f56c16c
 8007f08:	5555554c 	.word	0x5555554c
 8007f0c:	3fa55555 	.word	0x3fa55555
 8007f10:	00000000 	.word	0x00000000
 8007f14:	3ff00000 	.word	0x3ff00000
 8007f18:	3fe00000 	.word	0x3fe00000
 8007f1c:	3fd33332 	.word	0x3fd33332
 8007f20:	3ff00000 	.word	0x3ff00000
 8007f24:	3fe90000 	.word	0x3fe90000
 8007f28:	3fd20000 	.word	0x3fd20000
 8007f2c:	00000000 	.word	0x00000000

08007f30 <__kernel_rem_pio2>:
 8007f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f34:	ed2d 8b02 	vpush	{d8}
 8007f38:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8007f3c:	f112 0f14 	cmn.w	r2, #20
 8007f40:	9308      	str	r3, [sp, #32]
 8007f42:	9101      	str	r1, [sp, #4]
 8007f44:	4bc4      	ldr	r3, [pc, #784]	; (8008258 <__kernel_rem_pio2+0x328>)
 8007f46:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8007f48:	900b      	str	r0, [sp, #44]	; 0x2c
 8007f4a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007f4e:	9302      	str	r3, [sp, #8]
 8007f50:	9b08      	ldr	r3, [sp, #32]
 8007f52:	f103 33ff 	add.w	r3, r3, #4294967295
 8007f56:	bfa8      	it	ge
 8007f58:	1ed4      	subge	r4, r2, #3
 8007f5a:	9306      	str	r3, [sp, #24]
 8007f5c:	bfb2      	itee	lt
 8007f5e:	2400      	movlt	r4, #0
 8007f60:	2318      	movge	r3, #24
 8007f62:	fb94 f4f3 	sdivge	r4, r4, r3
 8007f66:	f06f 0317 	mvn.w	r3, #23
 8007f6a:	fb04 3303 	mla	r3, r4, r3, r3
 8007f6e:	eb03 0a02 	add.w	sl, r3, r2
 8007f72:	9b02      	ldr	r3, [sp, #8]
 8007f74:	9a06      	ldr	r2, [sp, #24]
 8007f76:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8008248 <__kernel_rem_pio2+0x318>
 8007f7a:	eb03 0802 	add.w	r8, r3, r2
 8007f7e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8007f80:	1aa7      	subs	r7, r4, r2
 8007f82:	ae22      	add	r6, sp, #136	; 0x88
 8007f84:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8007f88:	2500      	movs	r5, #0
 8007f8a:	4545      	cmp	r5, r8
 8007f8c:	dd13      	ble.n	8007fb6 <__kernel_rem_pio2+0x86>
 8007f8e:	9b08      	ldr	r3, [sp, #32]
 8007f90:	ed9f 8bad 	vldr	d8, [pc, #692]	; 8008248 <__kernel_rem_pio2+0x318>
 8007f94:	aa22      	add	r2, sp, #136	; 0x88
 8007f96:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8007f9a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8007f9e:	f04f 0800 	mov.w	r8, #0
 8007fa2:	9b02      	ldr	r3, [sp, #8]
 8007fa4:	4598      	cmp	r8, r3
 8007fa6:	dc2f      	bgt.n	8008008 <__kernel_rem_pio2+0xd8>
 8007fa8:	ed8d 8b04 	vstr	d8, [sp, #16]
 8007fac:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8007fb0:	462f      	mov	r7, r5
 8007fb2:	2600      	movs	r6, #0
 8007fb4:	e01b      	b.n	8007fee <__kernel_rem_pio2+0xbe>
 8007fb6:	42ef      	cmn	r7, r5
 8007fb8:	d407      	bmi.n	8007fca <__kernel_rem_pio2+0x9a>
 8007fba:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8007fbe:	f7f8 fab1 	bl	8000524 <__aeabi_i2d>
 8007fc2:	e8e6 0102 	strd	r0, r1, [r6], #8
 8007fc6:	3501      	adds	r5, #1
 8007fc8:	e7df      	b.n	8007f8a <__kernel_rem_pio2+0x5a>
 8007fca:	ec51 0b18 	vmov	r0, r1, d8
 8007fce:	e7f8      	b.n	8007fc2 <__kernel_rem_pio2+0x92>
 8007fd0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007fd4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8007fd8:	f7f8 fb0e 	bl	80005f8 <__aeabi_dmul>
 8007fdc:	4602      	mov	r2, r0
 8007fde:	460b      	mov	r3, r1
 8007fe0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007fe4:	f7f8 f952 	bl	800028c <__adddf3>
 8007fe8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007fec:	3601      	adds	r6, #1
 8007fee:	9b06      	ldr	r3, [sp, #24]
 8007ff0:	429e      	cmp	r6, r3
 8007ff2:	f1a7 0708 	sub.w	r7, r7, #8
 8007ff6:	ddeb      	ble.n	8007fd0 <__kernel_rem_pio2+0xa0>
 8007ff8:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007ffc:	f108 0801 	add.w	r8, r8, #1
 8008000:	ecab 7b02 	vstmia	fp!, {d7}
 8008004:	3508      	adds	r5, #8
 8008006:	e7cc      	b.n	8007fa2 <__kernel_rem_pio2+0x72>
 8008008:	9b02      	ldr	r3, [sp, #8]
 800800a:	aa0e      	add	r2, sp, #56	; 0x38
 800800c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008010:	930d      	str	r3, [sp, #52]	; 0x34
 8008012:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8008014:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8008018:	9c02      	ldr	r4, [sp, #8]
 800801a:	930c      	str	r3, [sp, #48]	; 0x30
 800801c:	00e3      	lsls	r3, r4, #3
 800801e:	930a      	str	r3, [sp, #40]	; 0x28
 8008020:	ab9a      	add	r3, sp, #616	; 0x268
 8008022:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008026:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800802a:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800802e:	ab72      	add	r3, sp, #456	; 0x1c8
 8008030:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 8008034:	46c3      	mov	fp, r8
 8008036:	46a1      	mov	r9, r4
 8008038:	f1b9 0f00 	cmp.w	r9, #0
 800803c:	f1a5 0508 	sub.w	r5, r5, #8
 8008040:	dc77      	bgt.n	8008132 <__kernel_rem_pio2+0x202>
 8008042:	ec47 6b10 	vmov	d0, r6, r7
 8008046:	4650      	mov	r0, sl
 8008048:	f000 fc0a 	bl	8008860 <scalbn>
 800804c:	ec57 6b10 	vmov	r6, r7, d0
 8008050:	2200      	movs	r2, #0
 8008052:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8008056:	ee10 0a10 	vmov	r0, s0
 800805a:	4639      	mov	r1, r7
 800805c:	f7f8 facc 	bl	80005f8 <__aeabi_dmul>
 8008060:	ec41 0b10 	vmov	d0, r0, r1
 8008064:	f000 fb7c 	bl	8008760 <floor>
 8008068:	4b7c      	ldr	r3, [pc, #496]	; (800825c <__kernel_rem_pio2+0x32c>)
 800806a:	ec51 0b10 	vmov	r0, r1, d0
 800806e:	2200      	movs	r2, #0
 8008070:	f7f8 fac2 	bl	80005f8 <__aeabi_dmul>
 8008074:	4602      	mov	r2, r0
 8008076:	460b      	mov	r3, r1
 8008078:	4630      	mov	r0, r6
 800807a:	4639      	mov	r1, r7
 800807c:	f7f8 f904 	bl	8000288 <__aeabi_dsub>
 8008080:	460f      	mov	r7, r1
 8008082:	4606      	mov	r6, r0
 8008084:	f7f8 fd68 	bl	8000b58 <__aeabi_d2iz>
 8008088:	9004      	str	r0, [sp, #16]
 800808a:	f7f8 fa4b 	bl	8000524 <__aeabi_i2d>
 800808e:	4602      	mov	r2, r0
 8008090:	460b      	mov	r3, r1
 8008092:	4630      	mov	r0, r6
 8008094:	4639      	mov	r1, r7
 8008096:	f7f8 f8f7 	bl	8000288 <__aeabi_dsub>
 800809a:	f1ba 0f00 	cmp.w	sl, #0
 800809e:	4606      	mov	r6, r0
 80080a0:	460f      	mov	r7, r1
 80080a2:	dd6d      	ble.n	8008180 <__kernel_rem_pio2+0x250>
 80080a4:	1e62      	subs	r2, r4, #1
 80080a6:	ab0e      	add	r3, sp, #56	; 0x38
 80080a8:	9d04      	ldr	r5, [sp, #16]
 80080aa:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80080ae:	f1ca 0118 	rsb	r1, sl, #24
 80080b2:	fa40 f301 	asr.w	r3, r0, r1
 80080b6:	441d      	add	r5, r3
 80080b8:	408b      	lsls	r3, r1
 80080ba:	1ac0      	subs	r0, r0, r3
 80080bc:	ab0e      	add	r3, sp, #56	; 0x38
 80080be:	9504      	str	r5, [sp, #16]
 80080c0:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80080c4:	f1ca 0317 	rsb	r3, sl, #23
 80080c8:	fa40 fb03 	asr.w	fp, r0, r3
 80080cc:	f1bb 0f00 	cmp.w	fp, #0
 80080d0:	dd65      	ble.n	800819e <__kernel_rem_pio2+0x26e>
 80080d2:	9b04      	ldr	r3, [sp, #16]
 80080d4:	2200      	movs	r2, #0
 80080d6:	3301      	adds	r3, #1
 80080d8:	9304      	str	r3, [sp, #16]
 80080da:	4615      	mov	r5, r2
 80080dc:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80080e0:	4294      	cmp	r4, r2
 80080e2:	f300 809c 	bgt.w	800821e <__kernel_rem_pio2+0x2ee>
 80080e6:	f1ba 0f00 	cmp.w	sl, #0
 80080ea:	dd07      	ble.n	80080fc <__kernel_rem_pio2+0x1cc>
 80080ec:	f1ba 0f01 	cmp.w	sl, #1
 80080f0:	f000 80c0 	beq.w	8008274 <__kernel_rem_pio2+0x344>
 80080f4:	f1ba 0f02 	cmp.w	sl, #2
 80080f8:	f000 80c6 	beq.w	8008288 <__kernel_rem_pio2+0x358>
 80080fc:	f1bb 0f02 	cmp.w	fp, #2
 8008100:	d14d      	bne.n	800819e <__kernel_rem_pio2+0x26e>
 8008102:	4632      	mov	r2, r6
 8008104:	463b      	mov	r3, r7
 8008106:	4956      	ldr	r1, [pc, #344]	; (8008260 <__kernel_rem_pio2+0x330>)
 8008108:	2000      	movs	r0, #0
 800810a:	f7f8 f8bd 	bl	8000288 <__aeabi_dsub>
 800810e:	4606      	mov	r6, r0
 8008110:	460f      	mov	r7, r1
 8008112:	2d00      	cmp	r5, #0
 8008114:	d043      	beq.n	800819e <__kernel_rem_pio2+0x26e>
 8008116:	4650      	mov	r0, sl
 8008118:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8008250 <__kernel_rem_pio2+0x320>
 800811c:	f000 fba0 	bl	8008860 <scalbn>
 8008120:	4630      	mov	r0, r6
 8008122:	4639      	mov	r1, r7
 8008124:	ec53 2b10 	vmov	r2, r3, d0
 8008128:	f7f8 f8ae 	bl	8000288 <__aeabi_dsub>
 800812c:	4606      	mov	r6, r0
 800812e:	460f      	mov	r7, r1
 8008130:	e035      	b.n	800819e <__kernel_rem_pio2+0x26e>
 8008132:	4b4c      	ldr	r3, [pc, #304]	; (8008264 <__kernel_rem_pio2+0x334>)
 8008134:	2200      	movs	r2, #0
 8008136:	4630      	mov	r0, r6
 8008138:	4639      	mov	r1, r7
 800813a:	f7f8 fa5d 	bl	80005f8 <__aeabi_dmul>
 800813e:	f7f8 fd0b 	bl	8000b58 <__aeabi_d2iz>
 8008142:	f7f8 f9ef 	bl	8000524 <__aeabi_i2d>
 8008146:	4602      	mov	r2, r0
 8008148:	460b      	mov	r3, r1
 800814a:	ec43 2b18 	vmov	d8, r2, r3
 800814e:	4b46      	ldr	r3, [pc, #280]	; (8008268 <__kernel_rem_pio2+0x338>)
 8008150:	2200      	movs	r2, #0
 8008152:	f7f8 fa51 	bl	80005f8 <__aeabi_dmul>
 8008156:	4602      	mov	r2, r0
 8008158:	460b      	mov	r3, r1
 800815a:	4630      	mov	r0, r6
 800815c:	4639      	mov	r1, r7
 800815e:	f7f8 f893 	bl	8000288 <__aeabi_dsub>
 8008162:	f7f8 fcf9 	bl	8000b58 <__aeabi_d2iz>
 8008166:	e9d5 2300 	ldrd	r2, r3, [r5]
 800816a:	f84b 0b04 	str.w	r0, [fp], #4
 800816e:	ec51 0b18 	vmov	r0, r1, d8
 8008172:	f7f8 f88b 	bl	800028c <__adddf3>
 8008176:	f109 39ff 	add.w	r9, r9, #4294967295
 800817a:	4606      	mov	r6, r0
 800817c:	460f      	mov	r7, r1
 800817e:	e75b      	b.n	8008038 <__kernel_rem_pio2+0x108>
 8008180:	d106      	bne.n	8008190 <__kernel_rem_pio2+0x260>
 8008182:	1e63      	subs	r3, r4, #1
 8008184:	aa0e      	add	r2, sp, #56	; 0x38
 8008186:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800818a:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800818e:	e79d      	b.n	80080cc <__kernel_rem_pio2+0x19c>
 8008190:	4b36      	ldr	r3, [pc, #216]	; (800826c <__kernel_rem_pio2+0x33c>)
 8008192:	2200      	movs	r2, #0
 8008194:	f7f8 fcb6 	bl	8000b04 <__aeabi_dcmpge>
 8008198:	2800      	cmp	r0, #0
 800819a:	d13d      	bne.n	8008218 <__kernel_rem_pio2+0x2e8>
 800819c:	4683      	mov	fp, r0
 800819e:	2200      	movs	r2, #0
 80081a0:	2300      	movs	r3, #0
 80081a2:	4630      	mov	r0, r6
 80081a4:	4639      	mov	r1, r7
 80081a6:	f7f8 fc8f 	bl	8000ac8 <__aeabi_dcmpeq>
 80081aa:	2800      	cmp	r0, #0
 80081ac:	f000 80c0 	beq.w	8008330 <__kernel_rem_pio2+0x400>
 80081b0:	1e65      	subs	r5, r4, #1
 80081b2:	462b      	mov	r3, r5
 80081b4:	2200      	movs	r2, #0
 80081b6:	9902      	ldr	r1, [sp, #8]
 80081b8:	428b      	cmp	r3, r1
 80081ba:	da6c      	bge.n	8008296 <__kernel_rem_pio2+0x366>
 80081bc:	2a00      	cmp	r2, #0
 80081be:	f000 8089 	beq.w	80082d4 <__kernel_rem_pio2+0x3a4>
 80081c2:	ab0e      	add	r3, sp, #56	; 0x38
 80081c4:	f1aa 0a18 	sub.w	sl, sl, #24
 80081c8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	f000 80ad 	beq.w	800832c <__kernel_rem_pio2+0x3fc>
 80081d2:	4650      	mov	r0, sl
 80081d4:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8008250 <__kernel_rem_pio2+0x320>
 80081d8:	f000 fb42 	bl	8008860 <scalbn>
 80081dc:	ab9a      	add	r3, sp, #616	; 0x268
 80081de:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80081e2:	ec57 6b10 	vmov	r6, r7, d0
 80081e6:	00ec      	lsls	r4, r5, #3
 80081e8:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 80081ec:	46aa      	mov	sl, r5
 80081ee:	f1ba 0f00 	cmp.w	sl, #0
 80081f2:	f280 80d6 	bge.w	80083a2 <__kernel_rem_pio2+0x472>
 80081f6:	ed9f 8b14 	vldr	d8, [pc, #80]	; 8008248 <__kernel_rem_pio2+0x318>
 80081fa:	462e      	mov	r6, r5
 80081fc:	2e00      	cmp	r6, #0
 80081fe:	f2c0 8104 	blt.w	800840a <__kernel_rem_pio2+0x4da>
 8008202:	ab72      	add	r3, sp, #456	; 0x1c8
 8008204:	ed8d 8b06 	vstr	d8, [sp, #24]
 8008208:	f8df a064 	ldr.w	sl, [pc, #100]	; 8008270 <__kernel_rem_pio2+0x340>
 800820c:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8008210:	f04f 0800 	mov.w	r8, #0
 8008214:	1baf      	subs	r7, r5, r6
 8008216:	e0ea      	b.n	80083ee <__kernel_rem_pio2+0x4be>
 8008218:	f04f 0b02 	mov.w	fp, #2
 800821c:	e759      	b.n	80080d2 <__kernel_rem_pio2+0x1a2>
 800821e:	f8d8 3000 	ldr.w	r3, [r8]
 8008222:	b955      	cbnz	r5, 800823a <__kernel_rem_pio2+0x30a>
 8008224:	b123      	cbz	r3, 8008230 <__kernel_rem_pio2+0x300>
 8008226:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800822a:	f8c8 3000 	str.w	r3, [r8]
 800822e:	2301      	movs	r3, #1
 8008230:	3201      	adds	r2, #1
 8008232:	f108 0804 	add.w	r8, r8, #4
 8008236:	461d      	mov	r5, r3
 8008238:	e752      	b.n	80080e0 <__kernel_rem_pio2+0x1b0>
 800823a:	1acb      	subs	r3, r1, r3
 800823c:	f8c8 3000 	str.w	r3, [r8]
 8008240:	462b      	mov	r3, r5
 8008242:	e7f5      	b.n	8008230 <__kernel_rem_pio2+0x300>
 8008244:	f3af 8000 	nop.w
	...
 8008254:	3ff00000 	.word	0x3ff00000
 8008258:	0800ba90 	.word	0x0800ba90
 800825c:	40200000 	.word	0x40200000
 8008260:	3ff00000 	.word	0x3ff00000
 8008264:	3e700000 	.word	0x3e700000
 8008268:	41700000 	.word	0x41700000
 800826c:	3fe00000 	.word	0x3fe00000
 8008270:	0800ba50 	.word	0x0800ba50
 8008274:	1e62      	subs	r2, r4, #1
 8008276:	ab0e      	add	r3, sp, #56	; 0x38
 8008278:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800827c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8008280:	a90e      	add	r1, sp, #56	; 0x38
 8008282:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8008286:	e739      	b.n	80080fc <__kernel_rem_pio2+0x1cc>
 8008288:	1e62      	subs	r2, r4, #1
 800828a:	ab0e      	add	r3, sp, #56	; 0x38
 800828c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008290:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8008294:	e7f4      	b.n	8008280 <__kernel_rem_pio2+0x350>
 8008296:	a90e      	add	r1, sp, #56	; 0x38
 8008298:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800829c:	3b01      	subs	r3, #1
 800829e:	430a      	orrs	r2, r1
 80082a0:	e789      	b.n	80081b6 <__kernel_rem_pio2+0x286>
 80082a2:	3301      	adds	r3, #1
 80082a4:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80082a8:	2900      	cmp	r1, #0
 80082aa:	d0fa      	beq.n	80082a2 <__kernel_rem_pio2+0x372>
 80082ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80082ae:	f502 721a 	add.w	r2, r2, #616	; 0x268
 80082b2:	446a      	add	r2, sp
 80082b4:	3a98      	subs	r2, #152	; 0x98
 80082b6:	920a      	str	r2, [sp, #40]	; 0x28
 80082b8:	9a08      	ldr	r2, [sp, #32]
 80082ba:	18e3      	adds	r3, r4, r3
 80082bc:	18a5      	adds	r5, r4, r2
 80082be:	aa22      	add	r2, sp, #136	; 0x88
 80082c0:	f104 0801 	add.w	r8, r4, #1
 80082c4:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 80082c8:	9304      	str	r3, [sp, #16]
 80082ca:	9b04      	ldr	r3, [sp, #16]
 80082cc:	4543      	cmp	r3, r8
 80082ce:	da04      	bge.n	80082da <__kernel_rem_pio2+0x3aa>
 80082d0:	461c      	mov	r4, r3
 80082d2:	e6a3      	b.n	800801c <__kernel_rem_pio2+0xec>
 80082d4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80082d6:	2301      	movs	r3, #1
 80082d8:	e7e4      	b.n	80082a4 <__kernel_rem_pio2+0x374>
 80082da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80082dc:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80082e0:	f7f8 f920 	bl	8000524 <__aeabi_i2d>
 80082e4:	e8e5 0102 	strd	r0, r1, [r5], #8
 80082e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80082ea:	46ab      	mov	fp, r5
 80082ec:	461c      	mov	r4, r3
 80082ee:	f04f 0900 	mov.w	r9, #0
 80082f2:	2600      	movs	r6, #0
 80082f4:	2700      	movs	r7, #0
 80082f6:	9b06      	ldr	r3, [sp, #24]
 80082f8:	4599      	cmp	r9, r3
 80082fa:	dd06      	ble.n	800830a <__kernel_rem_pio2+0x3da>
 80082fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082fe:	e8e3 6702 	strd	r6, r7, [r3], #8
 8008302:	f108 0801 	add.w	r8, r8, #1
 8008306:	930a      	str	r3, [sp, #40]	; 0x28
 8008308:	e7df      	b.n	80082ca <__kernel_rem_pio2+0x39a>
 800830a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800830e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8008312:	f7f8 f971 	bl	80005f8 <__aeabi_dmul>
 8008316:	4602      	mov	r2, r0
 8008318:	460b      	mov	r3, r1
 800831a:	4630      	mov	r0, r6
 800831c:	4639      	mov	r1, r7
 800831e:	f7f7 ffb5 	bl	800028c <__adddf3>
 8008322:	f109 0901 	add.w	r9, r9, #1
 8008326:	4606      	mov	r6, r0
 8008328:	460f      	mov	r7, r1
 800832a:	e7e4      	b.n	80082f6 <__kernel_rem_pio2+0x3c6>
 800832c:	3d01      	subs	r5, #1
 800832e:	e748      	b.n	80081c2 <__kernel_rem_pio2+0x292>
 8008330:	ec47 6b10 	vmov	d0, r6, r7
 8008334:	f1ca 0000 	rsb	r0, sl, #0
 8008338:	f000 fa92 	bl	8008860 <scalbn>
 800833c:	ec57 6b10 	vmov	r6, r7, d0
 8008340:	4ba0      	ldr	r3, [pc, #640]	; (80085c4 <__kernel_rem_pio2+0x694>)
 8008342:	ee10 0a10 	vmov	r0, s0
 8008346:	2200      	movs	r2, #0
 8008348:	4639      	mov	r1, r7
 800834a:	f7f8 fbdb 	bl	8000b04 <__aeabi_dcmpge>
 800834e:	b1f8      	cbz	r0, 8008390 <__kernel_rem_pio2+0x460>
 8008350:	4b9d      	ldr	r3, [pc, #628]	; (80085c8 <__kernel_rem_pio2+0x698>)
 8008352:	2200      	movs	r2, #0
 8008354:	4630      	mov	r0, r6
 8008356:	4639      	mov	r1, r7
 8008358:	f7f8 f94e 	bl	80005f8 <__aeabi_dmul>
 800835c:	f7f8 fbfc 	bl	8000b58 <__aeabi_d2iz>
 8008360:	4680      	mov	r8, r0
 8008362:	f7f8 f8df 	bl	8000524 <__aeabi_i2d>
 8008366:	4b97      	ldr	r3, [pc, #604]	; (80085c4 <__kernel_rem_pio2+0x694>)
 8008368:	2200      	movs	r2, #0
 800836a:	f7f8 f945 	bl	80005f8 <__aeabi_dmul>
 800836e:	460b      	mov	r3, r1
 8008370:	4602      	mov	r2, r0
 8008372:	4639      	mov	r1, r7
 8008374:	4630      	mov	r0, r6
 8008376:	f7f7 ff87 	bl	8000288 <__aeabi_dsub>
 800837a:	f7f8 fbed 	bl	8000b58 <__aeabi_d2iz>
 800837e:	1c65      	adds	r5, r4, #1
 8008380:	ab0e      	add	r3, sp, #56	; 0x38
 8008382:	f10a 0a18 	add.w	sl, sl, #24
 8008386:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800838a:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800838e:	e720      	b.n	80081d2 <__kernel_rem_pio2+0x2a2>
 8008390:	4630      	mov	r0, r6
 8008392:	4639      	mov	r1, r7
 8008394:	f7f8 fbe0 	bl	8000b58 <__aeabi_d2iz>
 8008398:	ab0e      	add	r3, sp, #56	; 0x38
 800839a:	4625      	mov	r5, r4
 800839c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80083a0:	e717      	b.n	80081d2 <__kernel_rem_pio2+0x2a2>
 80083a2:	ab0e      	add	r3, sp, #56	; 0x38
 80083a4:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 80083a8:	f7f8 f8bc 	bl	8000524 <__aeabi_i2d>
 80083ac:	4632      	mov	r2, r6
 80083ae:	463b      	mov	r3, r7
 80083b0:	f7f8 f922 	bl	80005f8 <__aeabi_dmul>
 80083b4:	4b84      	ldr	r3, [pc, #528]	; (80085c8 <__kernel_rem_pio2+0x698>)
 80083b6:	e968 0102 	strd	r0, r1, [r8, #-8]!
 80083ba:	2200      	movs	r2, #0
 80083bc:	4630      	mov	r0, r6
 80083be:	4639      	mov	r1, r7
 80083c0:	f7f8 f91a 	bl	80005f8 <__aeabi_dmul>
 80083c4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80083c8:	4606      	mov	r6, r0
 80083ca:	460f      	mov	r7, r1
 80083cc:	e70f      	b.n	80081ee <__kernel_rem_pio2+0x2be>
 80083ce:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 80083d2:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 80083d6:	f7f8 f90f 	bl	80005f8 <__aeabi_dmul>
 80083da:	4602      	mov	r2, r0
 80083dc:	460b      	mov	r3, r1
 80083de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80083e2:	f7f7 ff53 	bl	800028c <__adddf3>
 80083e6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80083ea:	f108 0801 	add.w	r8, r8, #1
 80083ee:	9b02      	ldr	r3, [sp, #8]
 80083f0:	4598      	cmp	r8, r3
 80083f2:	dc01      	bgt.n	80083f8 <__kernel_rem_pio2+0x4c8>
 80083f4:	45b8      	cmp	r8, r7
 80083f6:	ddea      	ble.n	80083ce <__kernel_rem_pio2+0x49e>
 80083f8:	ed9d 7b06 	vldr	d7, [sp, #24]
 80083fc:	ab4a      	add	r3, sp, #296	; 0x128
 80083fe:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8008402:	ed87 7b00 	vstr	d7, [r7]
 8008406:	3e01      	subs	r6, #1
 8008408:	e6f8      	b.n	80081fc <__kernel_rem_pio2+0x2cc>
 800840a:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800840c:	2b02      	cmp	r3, #2
 800840e:	dc0b      	bgt.n	8008428 <__kernel_rem_pio2+0x4f8>
 8008410:	2b00      	cmp	r3, #0
 8008412:	dc35      	bgt.n	8008480 <__kernel_rem_pio2+0x550>
 8008414:	d059      	beq.n	80084ca <__kernel_rem_pio2+0x59a>
 8008416:	9b04      	ldr	r3, [sp, #16]
 8008418:	f003 0007 	and.w	r0, r3, #7
 800841c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8008420:	ecbd 8b02 	vpop	{d8}
 8008424:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008428:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800842a:	2b03      	cmp	r3, #3
 800842c:	d1f3      	bne.n	8008416 <__kernel_rem_pio2+0x4e6>
 800842e:	ab4a      	add	r3, sp, #296	; 0x128
 8008430:	4423      	add	r3, r4
 8008432:	9306      	str	r3, [sp, #24]
 8008434:	461c      	mov	r4, r3
 8008436:	469a      	mov	sl, r3
 8008438:	9502      	str	r5, [sp, #8]
 800843a:	9b02      	ldr	r3, [sp, #8]
 800843c:	2b00      	cmp	r3, #0
 800843e:	f1aa 0a08 	sub.w	sl, sl, #8
 8008442:	dc6b      	bgt.n	800851c <__kernel_rem_pio2+0x5ec>
 8008444:	46aa      	mov	sl, r5
 8008446:	f1ba 0f01 	cmp.w	sl, #1
 800844a:	f1a4 0408 	sub.w	r4, r4, #8
 800844e:	f300 8085 	bgt.w	800855c <__kernel_rem_pio2+0x62c>
 8008452:	9c06      	ldr	r4, [sp, #24]
 8008454:	2000      	movs	r0, #0
 8008456:	3408      	adds	r4, #8
 8008458:	2100      	movs	r1, #0
 800845a:	2d01      	cmp	r5, #1
 800845c:	f300 809d 	bgt.w	800859a <__kernel_rem_pio2+0x66a>
 8008460:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8008464:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 8008468:	f1bb 0f00 	cmp.w	fp, #0
 800846c:	f040 809b 	bne.w	80085a6 <__kernel_rem_pio2+0x676>
 8008470:	9b01      	ldr	r3, [sp, #4]
 8008472:	e9c3 5600 	strd	r5, r6, [r3]
 8008476:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800847a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800847e:	e7ca      	b.n	8008416 <__kernel_rem_pio2+0x4e6>
 8008480:	3408      	adds	r4, #8
 8008482:	ab4a      	add	r3, sp, #296	; 0x128
 8008484:	441c      	add	r4, r3
 8008486:	462e      	mov	r6, r5
 8008488:	2000      	movs	r0, #0
 800848a:	2100      	movs	r1, #0
 800848c:	2e00      	cmp	r6, #0
 800848e:	da36      	bge.n	80084fe <__kernel_rem_pio2+0x5ce>
 8008490:	f1bb 0f00 	cmp.w	fp, #0
 8008494:	d039      	beq.n	800850a <__kernel_rem_pio2+0x5da>
 8008496:	4602      	mov	r2, r0
 8008498:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800849c:	9c01      	ldr	r4, [sp, #4]
 800849e:	e9c4 2300 	strd	r2, r3, [r4]
 80084a2:	4602      	mov	r2, r0
 80084a4:	460b      	mov	r3, r1
 80084a6:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 80084aa:	f7f7 feed 	bl	8000288 <__aeabi_dsub>
 80084ae:	ae4c      	add	r6, sp, #304	; 0x130
 80084b0:	2401      	movs	r4, #1
 80084b2:	42a5      	cmp	r5, r4
 80084b4:	da2c      	bge.n	8008510 <__kernel_rem_pio2+0x5e0>
 80084b6:	f1bb 0f00 	cmp.w	fp, #0
 80084ba:	d002      	beq.n	80084c2 <__kernel_rem_pio2+0x592>
 80084bc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80084c0:	4619      	mov	r1, r3
 80084c2:	9b01      	ldr	r3, [sp, #4]
 80084c4:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80084c8:	e7a5      	b.n	8008416 <__kernel_rem_pio2+0x4e6>
 80084ca:	f504 731a 	add.w	r3, r4, #616	; 0x268
 80084ce:	eb0d 0403 	add.w	r4, sp, r3
 80084d2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 80084d6:	2000      	movs	r0, #0
 80084d8:	2100      	movs	r1, #0
 80084da:	2d00      	cmp	r5, #0
 80084dc:	da09      	bge.n	80084f2 <__kernel_rem_pio2+0x5c2>
 80084de:	f1bb 0f00 	cmp.w	fp, #0
 80084e2:	d002      	beq.n	80084ea <__kernel_rem_pio2+0x5ba>
 80084e4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80084e8:	4619      	mov	r1, r3
 80084ea:	9b01      	ldr	r3, [sp, #4]
 80084ec:	e9c3 0100 	strd	r0, r1, [r3]
 80084f0:	e791      	b.n	8008416 <__kernel_rem_pio2+0x4e6>
 80084f2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80084f6:	f7f7 fec9 	bl	800028c <__adddf3>
 80084fa:	3d01      	subs	r5, #1
 80084fc:	e7ed      	b.n	80084da <__kernel_rem_pio2+0x5aa>
 80084fe:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8008502:	f7f7 fec3 	bl	800028c <__adddf3>
 8008506:	3e01      	subs	r6, #1
 8008508:	e7c0      	b.n	800848c <__kernel_rem_pio2+0x55c>
 800850a:	4602      	mov	r2, r0
 800850c:	460b      	mov	r3, r1
 800850e:	e7c5      	b.n	800849c <__kernel_rem_pio2+0x56c>
 8008510:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8008514:	f7f7 feba 	bl	800028c <__adddf3>
 8008518:	3401      	adds	r4, #1
 800851a:	e7ca      	b.n	80084b2 <__kernel_rem_pio2+0x582>
 800851c:	e9da 8900 	ldrd	r8, r9, [sl]
 8008520:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8008524:	9b02      	ldr	r3, [sp, #8]
 8008526:	3b01      	subs	r3, #1
 8008528:	9302      	str	r3, [sp, #8]
 800852a:	4632      	mov	r2, r6
 800852c:	463b      	mov	r3, r7
 800852e:	4640      	mov	r0, r8
 8008530:	4649      	mov	r1, r9
 8008532:	f7f7 feab 	bl	800028c <__adddf3>
 8008536:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800853a:	4602      	mov	r2, r0
 800853c:	460b      	mov	r3, r1
 800853e:	4640      	mov	r0, r8
 8008540:	4649      	mov	r1, r9
 8008542:	f7f7 fea1 	bl	8000288 <__aeabi_dsub>
 8008546:	4632      	mov	r2, r6
 8008548:	463b      	mov	r3, r7
 800854a:	f7f7 fe9f 	bl	800028c <__adddf3>
 800854e:	ed9d 7b08 	vldr	d7, [sp, #32]
 8008552:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008556:	ed8a 7b00 	vstr	d7, [sl]
 800855a:	e76e      	b.n	800843a <__kernel_rem_pio2+0x50a>
 800855c:	e9d4 8900 	ldrd	r8, r9, [r4]
 8008560:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8008564:	4640      	mov	r0, r8
 8008566:	4632      	mov	r2, r6
 8008568:	463b      	mov	r3, r7
 800856a:	4649      	mov	r1, r9
 800856c:	f7f7 fe8e 	bl	800028c <__adddf3>
 8008570:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008574:	4602      	mov	r2, r0
 8008576:	460b      	mov	r3, r1
 8008578:	4640      	mov	r0, r8
 800857a:	4649      	mov	r1, r9
 800857c:	f7f7 fe84 	bl	8000288 <__aeabi_dsub>
 8008580:	4632      	mov	r2, r6
 8008582:	463b      	mov	r3, r7
 8008584:	f7f7 fe82 	bl	800028c <__adddf3>
 8008588:	ed9d 7b02 	vldr	d7, [sp, #8]
 800858c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008590:	ed84 7b00 	vstr	d7, [r4]
 8008594:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008598:	e755      	b.n	8008446 <__kernel_rem_pio2+0x516>
 800859a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800859e:	f7f7 fe75 	bl	800028c <__adddf3>
 80085a2:	3d01      	subs	r5, #1
 80085a4:	e759      	b.n	800845a <__kernel_rem_pio2+0x52a>
 80085a6:	9b01      	ldr	r3, [sp, #4]
 80085a8:	9a01      	ldr	r2, [sp, #4]
 80085aa:	601d      	str	r5, [r3, #0]
 80085ac:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 80085b0:	605c      	str	r4, [r3, #4]
 80085b2:	609f      	str	r7, [r3, #8]
 80085b4:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 80085b8:	60d3      	str	r3, [r2, #12]
 80085ba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80085be:	6110      	str	r0, [r2, #16]
 80085c0:	6153      	str	r3, [r2, #20]
 80085c2:	e728      	b.n	8008416 <__kernel_rem_pio2+0x4e6>
 80085c4:	41700000 	.word	0x41700000
 80085c8:	3e700000 	.word	0x3e700000
 80085cc:	00000000 	.word	0x00000000

080085d0 <__kernel_sin>:
 80085d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085d4:	ed2d 8b04 	vpush	{d8-d9}
 80085d8:	eeb0 8a41 	vmov.f32	s16, s2
 80085dc:	eef0 8a61 	vmov.f32	s17, s3
 80085e0:	ec55 4b10 	vmov	r4, r5, d0
 80085e4:	b083      	sub	sp, #12
 80085e6:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80085ea:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80085ee:	9001      	str	r0, [sp, #4]
 80085f0:	da06      	bge.n	8008600 <__kernel_sin+0x30>
 80085f2:	ee10 0a10 	vmov	r0, s0
 80085f6:	4629      	mov	r1, r5
 80085f8:	f7f8 faae 	bl	8000b58 <__aeabi_d2iz>
 80085fc:	2800      	cmp	r0, #0
 80085fe:	d051      	beq.n	80086a4 <__kernel_sin+0xd4>
 8008600:	4622      	mov	r2, r4
 8008602:	462b      	mov	r3, r5
 8008604:	4620      	mov	r0, r4
 8008606:	4629      	mov	r1, r5
 8008608:	f7f7 fff6 	bl	80005f8 <__aeabi_dmul>
 800860c:	4682      	mov	sl, r0
 800860e:	468b      	mov	fp, r1
 8008610:	4602      	mov	r2, r0
 8008612:	460b      	mov	r3, r1
 8008614:	4620      	mov	r0, r4
 8008616:	4629      	mov	r1, r5
 8008618:	f7f7 ffee 	bl	80005f8 <__aeabi_dmul>
 800861c:	a341      	add	r3, pc, #260	; (adr r3, 8008724 <__kernel_sin+0x154>)
 800861e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008622:	4680      	mov	r8, r0
 8008624:	4689      	mov	r9, r1
 8008626:	4650      	mov	r0, sl
 8008628:	4659      	mov	r1, fp
 800862a:	f7f7 ffe5 	bl	80005f8 <__aeabi_dmul>
 800862e:	a33f      	add	r3, pc, #252	; (adr r3, 800872c <__kernel_sin+0x15c>)
 8008630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008634:	f7f7 fe28 	bl	8000288 <__aeabi_dsub>
 8008638:	4652      	mov	r2, sl
 800863a:	465b      	mov	r3, fp
 800863c:	f7f7 ffdc 	bl	80005f8 <__aeabi_dmul>
 8008640:	a33c      	add	r3, pc, #240	; (adr r3, 8008734 <__kernel_sin+0x164>)
 8008642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008646:	f7f7 fe21 	bl	800028c <__adddf3>
 800864a:	4652      	mov	r2, sl
 800864c:	465b      	mov	r3, fp
 800864e:	f7f7 ffd3 	bl	80005f8 <__aeabi_dmul>
 8008652:	a33a      	add	r3, pc, #232	; (adr r3, 800873c <__kernel_sin+0x16c>)
 8008654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008658:	f7f7 fe16 	bl	8000288 <__aeabi_dsub>
 800865c:	4652      	mov	r2, sl
 800865e:	465b      	mov	r3, fp
 8008660:	f7f7 ffca 	bl	80005f8 <__aeabi_dmul>
 8008664:	a337      	add	r3, pc, #220	; (adr r3, 8008744 <__kernel_sin+0x174>)
 8008666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800866a:	f7f7 fe0f 	bl	800028c <__adddf3>
 800866e:	9b01      	ldr	r3, [sp, #4]
 8008670:	4606      	mov	r6, r0
 8008672:	460f      	mov	r7, r1
 8008674:	b9eb      	cbnz	r3, 80086b2 <__kernel_sin+0xe2>
 8008676:	4602      	mov	r2, r0
 8008678:	460b      	mov	r3, r1
 800867a:	4650      	mov	r0, sl
 800867c:	4659      	mov	r1, fp
 800867e:	f7f7 ffbb 	bl	80005f8 <__aeabi_dmul>
 8008682:	a325      	add	r3, pc, #148	; (adr r3, 8008718 <__kernel_sin+0x148>)
 8008684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008688:	f7f7 fdfe 	bl	8000288 <__aeabi_dsub>
 800868c:	4642      	mov	r2, r8
 800868e:	464b      	mov	r3, r9
 8008690:	f7f7 ffb2 	bl	80005f8 <__aeabi_dmul>
 8008694:	4602      	mov	r2, r0
 8008696:	460b      	mov	r3, r1
 8008698:	4620      	mov	r0, r4
 800869a:	4629      	mov	r1, r5
 800869c:	f7f7 fdf6 	bl	800028c <__adddf3>
 80086a0:	4604      	mov	r4, r0
 80086a2:	460d      	mov	r5, r1
 80086a4:	ec45 4b10 	vmov	d0, r4, r5
 80086a8:	b003      	add	sp, #12
 80086aa:	ecbd 8b04 	vpop	{d8-d9}
 80086ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086b2:	4b1b      	ldr	r3, [pc, #108]	; (8008720 <__kernel_sin+0x150>)
 80086b4:	ec51 0b18 	vmov	r0, r1, d8
 80086b8:	2200      	movs	r2, #0
 80086ba:	f7f7 ff9d 	bl	80005f8 <__aeabi_dmul>
 80086be:	4632      	mov	r2, r6
 80086c0:	ec41 0b19 	vmov	d9, r0, r1
 80086c4:	463b      	mov	r3, r7
 80086c6:	4640      	mov	r0, r8
 80086c8:	4649      	mov	r1, r9
 80086ca:	f7f7 ff95 	bl	80005f8 <__aeabi_dmul>
 80086ce:	4602      	mov	r2, r0
 80086d0:	460b      	mov	r3, r1
 80086d2:	ec51 0b19 	vmov	r0, r1, d9
 80086d6:	f7f7 fdd7 	bl	8000288 <__aeabi_dsub>
 80086da:	4652      	mov	r2, sl
 80086dc:	465b      	mov	r3, fp
 80086de:	f7f7 ff8b 	bl	80005f8 <__aeabi_dmul>
 80086e2:	ec53 2b18 	vmov	r2, r3, d8
 80086e6:	f7f7 fdcf 	bl	8000288 <__aeabi_dsub>
 80086ea:	a30b      	add	r3, pc, #44	; (adr r3, 8008718 <__kernel_sin+0x148>)
 80086ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086f0:	4606      	mov	r6, r0
 80086f2:	460f      	mov	r7, r1
 80086f4:	4640      	mov	r0, r8
 80086f6:	4649      	mov	r1, r9
 80086f8:	f7f7 ff7e 	bl	80005f8 <__aeabi_dmul>
 80086fc:	4602      	mov	r2, r0
 80086fe:	460b      	mov	r3, r1
 8008700:	4630      	mov	r0, r6
 8008702:	4639      	mov	r1, r7
 8008704:	f7f7 fdc2 	bl	800028c <__adddf3>
 8008708:	4602      	mov	r2, r0
 800870a:	460b      	mov	r3, r1
 800870c:	4620      	mov	r0, r4
 800870e:	4629      	mov	r1, r5
 8008710:	f7f7 fdba 	bl	8000288 <__aeabi_dsub>
 8008714:	e7c4      	b.n	80086a0 <__kernel_sin+0xd0>
 8008716:	bf00      	nop
 8008718:	55555549 	.word	0x55555549
 800871c:	3fc55555 	.word	0x3fc55555
 8008720:	3fe00000 	.word	0x3fe00000
 8008724:	5acfd57c 	.word	0x5acfd57c
 8008728:	3de5d93a 	.word	0x3de5d93a
 800872c:	8a2b9ceb 	.word	0x8a2b9ceb
 8008730:	3e5ae5e6 	.word	0x3e5ae5e6
 8008734:	57b1fe7d 	.word	0x57b1fe7d
 8008738:	3ec71de3 	.word	0x3ec71de3
 800873c:	19c161d5 	.word	0x19c161d5
 8008740:	3f2a01a0 	.word	0x3f2a01a0
 8008744:	1110f8a6 	.word	0x1110f8a6
 8008748:	3f811111 	.word	0x3f811111

0800874c <fabs>:
 800874c:	ec51 0b10 	vmov	r0, r1, d0
 8008750:	ee10 2a10 	vmov	r2, s0
 8008754:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008758:	ec43 2b10 	vmov	d0, r2, r3
 800875c:	4770      	bx	lr
	...

08008760 <floor>:
 8008760:	ec51 0b10 	vmov	r0, r1, d0
 8008764:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008768:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800876c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8008770:	2e13      	cmp	r6, #19
 8008772:	ee10 5a10 	vmov	r5, s0
 8008776:	ee10 8a10 	vmov	r8, s0
 800877a:	460c      	mov	r4, r1
 800877c:	dc32      	bgt.n	80087e4 <floor+0x84>
 800877e:	2e00      	cmp	r6, #0
 8008780:	da14      	bge.n	80087ac <floor+0x4c>
 8008782:	a333      	add	r3, pc, #204	; (adr r3, 8008850 <floor+0xf0>)
 8008784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008788:	f7f7 fd80 	bl	800028c <__adddf3>
 800878c:	2200      	movs	r2, #0
 800878e:	2300      	movs	r3, #0
 8008790:	f7f8 f9c2 	bl	8000b18 <__aeabi_dcmpgt>
 8008794:	b138      	cbz	r0, 80087a6 <floor+0x46>
 8008796:	2c00      	cmp	r4, #0
 8008798:	da57      	bge.n	800884a <floor+0xea>
 800879a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800879e:	431d      	orrs	r5, r3
 80087a0:	d001      	beq.n	80087a6 <floor+0x46>
 80087a2:	4c2d      	ldr	r4, [pc, #180]	; (8008858 <floor+0xf8>)
 80087a4:	2500      	movs	r5, #0
 80087a6:	4621      	mov	r1, r4
 80087a8:	4628      	mov	r0, r5
 80087aa:	e025      	b.n	80087f8 <floor+0x98>
 80087ac:	4f2b      	ldr	r7, [pc, #172]	; (800885c <floor+0xfc>)
 80087ae:	4137      	asrs	r7, r6
 80087b0:	ea01 0307 	and.w	r3, r1, r7
 80087b4:	4303      	orrs	r3, r0
 80087b6:	d01f      	beq.n	80087f8 <floor+0x98>
 80087b8:	a325      	add	r3, pc, #148	; (adr r3, 8008850 <floor+0xf0>)
 80087ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087be:	f7f7 fd65 	bl	800028c <__adddf3>
 80087c2:	2200      	movs	r2, #0
 80087c4:	2300      	movs	r3, #0
 80087c6:	f7f8 f9a7 	bl	8000b18 <__aeabi_dcmpgt>
 80087ca:	2800      	cmp	r0, #0
 80087cc:	d0eb      	beq.n	80087a6 <floor+0x46>
 80087ce:	2c00      	cmp	r4, #0
 80087d0:	bfbe      	ittt	lt
 80087d2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80087d6:	fa43 f606 	asrlt.w	r6, r3, r6
 80087da:	19a4      	addlt	r4, r4, r6
 80087dc:	ea24 0407 	bic.w	r4, r4, r7
 80087e0:	2500      	movs	r5, #0
 80087e2:	e7e0      	b.n	80087a6 <floor+0x46>
 80087e4:	2e33      	cmp	r6, #51	; 0x33
 80087e6:	dd0b      	ble.n	8008800 <floor+0xa0>
 80087e8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80087ec:	d104      	bne.n	80087f8 <floor+0x98>
 80087ee:	ee10 2a10 	vmov	r2, s0
 80087f2:	460b      	mov	r3, r1
 80087f4:	f7f7 fd4a 	bl	800028c <__adddf3>
 80087f8:	ec41 0b10 	vmov	d0, r0, r1
 80087fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008800:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8008804:	f04f 33ff 	mov.w	r3, #4294967295
 8008808:	fa23 f707 	lsr.w	r7, r3, r7
 800880c:	4207      	tst	r7, r0
 800880e:	d0f3      	beq.n	80087f8 <floor+0x98>
 8008810:	a30f      	add	r3, pc, #60	; (adr r3, 8008850 <floor+0xf0>)
 8008812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008816:	f7f7 fd39 	bl	800028c <__adddf3>
 800881a:	2200      	movs	r2, #0
 800881c:	2300      	movs	r3, #0
 800881e:	f7f8 f97b 	bl	8000b18 <__aeabi_dcmpgt>
 8008822:	2800      	cmp	r0, #0
 8008824:	d0bf      	beq.n	80087a6 <floor+0x46>
 8008826:	2c00      	cmp	r4, #0
 8008828:	da02      	bge.n	8008830 <floor+0xd0>
 800882a:	2e14      	cmp	r6, #20
 800882c:	d103      	bne.n	8008836 <floor+0xd6>
 800882e:	3401      	adds	r4, #1
 8008830:	ea25 0507 	bic.w	r5, r5, r7
 8008834:	e7b7      	b.n	80087a6 <floor+0x46>
 8008836:	2301      	movs	r3, #1
 8008838:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800883c:	fa03 f606 	lsl.w	r6, r3, r6
 8008840:	4435      	add	r5, r6
 8008842:	4545      	cmp	r5, r8
 8008844:	bf38      	it	cc
 8008846:	18e4      	addcc	r4, r4, r3
 8008848:	e7f2      	b.n	8008830 <floor+0xd0>
 800884a:	2500      	movs	r5, #0
 800884c:	462c      	mov	r4, r5
 800884e:	e7aa      	b.n	80087a6 <floor+0x46>
 8008850:	8800759c 	.word	0x8800759c
 8008854:	7e37e43c 	.word	0x7e37e43c
 8008858:	bff00000 	.word	0xbff00000
 800885c:	000fffff 	.word	0x000fffff

08008860 <scalbn>:
 8008860:	b570      	push	{r4, r5, r6, lr}
 8008862:	ec55 4b10 	vmov	r4, r5, d0
 8008866:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800886a:	4606      	mov	r6, r0
 800886c:	462b      	mov	r3, r5
 800886e:	b99a      	cbnz	r2, 8008898 <scalbn+0x38>
 8008870:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008874:	4323      	orrs	r3, r4
 8008876:	d036      	beq.n	80088e6 <scalbn+0x86>
 8008878:	4b39      	ldr	r3, [pc, #228]	; (8008960 <scalbn+0x100>)
 800887a:	4629      	mov	r1, r5
 800887c:	ee10 0a10 	vmov	r0, s0
 8008880:	2200      	movs	r2, #0
 8008882:	f7f7 feb9 	bl	80005f8 <__aeabi_dmul>
 8008886:	4b37      	ldr	r3, [pc, #220]	; (8008964 <scalbn+0x104>)
 8008888:	429e      	cmp	r6, r3
 800888a:	4604      	mov	r4, r0
 800888c:	460d      	mov	r5, r1
 800888e:	da10      	bge.n	80088b2 <scalbn+0x52>
 8008890:	a32b      	add	r3, pc, #172	; (adr r3, 8008940 <scalbn+0xe0>)
 8008892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008896:	e03a      	b.n	800890e <scalbn+0xae>
 8008898:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800889c:	428a      	cmp	r2, r1
 800889e:	d10c      	bne.n	80088ba <scalbn+0x5a>
 80088a0:	ee10 2a10 	vmov	r2, s0
 80088a4:	4620      	mov	r0, r4
 80088a6:	4629      	mov	r1, r5
 80088a8:	f7f7 fcf0 	bl	800028c <__adddf3>
 80088ac:	4604      	mov	r4, r0
 80088ae:	460d      	mov	r5, r1
 80088b0:	e019      	b.n	80088e6 <scalbn+0x86>
 80088b2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80088b6:	460b      	mov	r3, r1
 80088b8:	3a36      	subs	r2, #54	; 0x36
 80088ba:	4432      	add	r2, r6
 80088bc:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80088c0:	428a      	cmp	r2, r1
 80088c2:	dd08      	ble.n	80088d6 <scalbn+0x76>
 80088c4:	2d00      	cmp	r5, #0
 80088c6:	a120      	add	r1, pc, #128	; (adr r1, 8008948 <scalbn+0xe8>)
 80088c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80088cc:	da1c      	bge.n	8008908 <scalbn+0xa8>
 80088ce:	a120      	add	r1, pc, #128	; (adr r1, 8008950 <scalbn+0xf0>)
 80088d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80088d4:	e018      	b.n	8008908 <scalbn+0xa8>
 80088d6:	2a00      	cmp	r2, #0
 80088d8:	dd08      	ble.n	80088ec <scalbn+0x8c>
 80088da:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80088de:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80088e2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80088e6:	ec45 4b10 	vmov	d0, r4, r5
 80088ea:	bd70      	pop	{r4, r5, r6, pc}
 80088ec:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80088f0:	da19      	bge.n	8008926 <scalbn+0xc6>
 80088f2:	f24c 3350 	movw	r3, #50000	; 0xc350
 80088f6:	429e      	cmp	r6, r3
 80088f8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80088fc:	dd0a      	ble.n	8008914 <scalbn+0xb4>
 80088fe:	a112      	add	r1, pc, #72	; (adr r1, 8008948 <scalbn+0xe8>)
 8008900:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d1e2      	bne.n	80088ce <scalbn+0x6e>
 8008908:	a30f      	add	r3, pc, #60	; (adr r3, 8008948 <scalbn+0xe8>)
 800890a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800890e:	f7f7 fe73 	bl	80005f8 <__aeabi_dmul>
 8008912:	e7cb      	b.n	80088ac <scalbn+0x4c>
 8008914:	a10a      	add	r1, pc, #40	; (adr r1, 8008940 <scalbn+0xe0>)
 8008916:	e9d1 0100 	ldrd	r0, r1, [r1]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d0b8      	beq.n	8008890 <scalbn+0x30>
 800891e:	a10e      	add	r1, pc, #56	; (adr r1, 8008958 <scalbn+0xf8>)
 8008920:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008924:	e7b4      	b.n	8008890 <scalbn+0x30>
 8008926:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800892a:	3236      	adds	r2, #54	; 0x36
 800892c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008930:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8008934:	4620      	mov	r0, r4
 8008936:	4b0c      	ldr	r3, [pc, #48]	; (8008968 <scalbn+0x108>)
 8008938:	2200      	movs	r2, #0
 800893a:	e7e8      	b.n	800890e <scalbn+0xae>
 800893c:	f3af 8000 	nop.w
 8008940:	c2f8f359 	.word	0xc2f8f359
 8008944:	01a56e1f 	.word	0x01a56e1f
 8008948:	8800759c 	.word	0x8800759c
 800894c:	7e37e43c 	.word	0x7e37e43c
 8008950:	8800759c 	.word	0x8800759c
 8008954:	fe37e43c 	.word	0xfe37e43c
 8008958:	c2f8f359 	.word	0xc2f8f359
 800895c:	81a56e1f 	.word	0x81a56e1f
 8008960:	43500000 	.word	0x43500000
 8008964:	ffff3cb0 	.word	0xffff3cb0
 8008968:	3c900000 	.word	0x3c900000

0800896c <__errno>:
 800896c:	4b01      	ldr	r3, [pc, #4]	; (8008974 <__errno+0x8>)
 800896e:	6818      	ldr	r0, [r3, #0]
 8008970:	4770      	bx	lr
 8008972:	bf00      	nop
 8008974:	20000010 	.word	0x20000010

08008978 <__libc_init_array>:
 8008978:	b570      	push	{r4, r5, r6, lr}
 800897a:	4d0d      	ldr	r5, [pc, #52]	; (80089b0 <__libc_init_array+0x38>)
 800897c:	4c0d      	ldr	r4, [pc, #52]	; (80089b4 <__libc_init_array+0x3c>)
 800897e:	1b64      	subs	r4, r4, r5
 8008980:	10a4      	asrs	r4, r4, #2
 8008982:	2600      	movs	r6, #0
 8008984:	42a6      	cmp	r6, r4
 8008986:	d109      	bne.n	800899c <__libc_init_array+0x24>
 8008988:	4d0b      	ldr	r5, [pc, #44]	; (80089b8 <__libc_init_array+0x40>)
 800898a:	4c0c      	ldr	r4, [pc, #48]	; (80089bc <__libc_init_array+0x44>)
 800898c:	f002 fe20 	bl	800b5d0 <_init>
 8008990:	1b64      	subs	r4, r4, r5
 8008992:	10a4      	asrs	r4, r4, #2
 8008994:	2600      	movs	r6, #0
 8008996:	42a6      	cmp	r6, r4
 8008998:	d105      	bne.n	80089a6 <__libc_init_array+0x2e>
 800899a:	bd70      	pop	{r4, r5, r6, pc}
 800899c:	f855 3b04 	ldr.w	r3, [r5], #4
 80089a0:	4798      	blx	r3
 80089a2:	3601      	adds	r6, #1
 80089a4:	e7ee      	b.n	8008984 <__libc_init_array+0xc>
 80089a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80089aa:	4798      	blx	r3
 80089ac:	3601      	adds	r6, #1
 80089ae:	e7f2      	b.n	8008996 <__libc_init_array+0x1e>
 80089b0:	0800be7c 	.word	0x0800be7c
 80089b4:	0800be7c 	.word	0x0800be7c
 80089b8:	0800be7c 	.word	0x0800be7c
 80089bc:	0800be80 	.word	0x0800be80

080089c0 <memcpy>:
 80089c0:	440a      	add	r2, r1
 80089c2:	4291      	cmp	r1, r2
 80089c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80089c8:	d100      	bne.n	80089cc <memcpy+0xc>
 80089ca:	4770      	bx	lr
 80089cc:	b510      	push	{r4, lr}
 80089ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80089d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80089d6:	4291      	cmp	r1, r2
 80089d8:	d1f9      	bne.n	80089ce <memcpy+0xe>
 80089da:	bd10      	pop	{r4, pc}

080089dc <memset>:
 80089dc:	4402      	add	r2, r0
 80089de:	4603      	mov	r3, r0
 80089e0:	4293      	cmp	r3, r2
 80089e2:	d100      	bne.n	80089e6 <memset+0xa>
 80089e4:	4770      	bx	lr
 80089e6:	f803 1b01 	strb.w	r1, [r3], #1
 80089ea:	e7f9      	b.n	80089e0 <memset+0x4>

080089ec <__cvt>:
 80089ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80089f0:	ec55 4b10 	vmov	r4, r5, d0
 80089f4:	2d00      	cmp	r5, #0
 80089f6:	460e      	mov	r6, r1
 80089f8:	4619      	mov	r1, r3
 80089fa:	462b      	mov	r3, r5
 80089fc:	bfbb      	ittet	lt
 80089fe:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008a02:	461d      	movlt	r5, r3
 8008a04:	2300      	movge	r3, #0
 8008a06:	232d      	movlt	r3, #45	; 0x2d
 8008a08:	700b      	strb	r3, [r1, #0]
 8008a0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008a0c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008a10:	4691      	mov	r9, r2
 8008a12:	f023 0820 	bic.w	r8, r3, #32
 8008a16:	bfbc      	itt	lt
 8008a18:	4622      	movlt	r2, r4
 8008a1a:	4614      	movlt	r4, r2
 8008a1c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008a20:	d005      	beq.n	8008a2e <__cvt+0x42>
 8008a22:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008a26:	d100      	bne.n	8008a2a <__cvt+0x3e>
 8008a28:	3601      	adds	r6, #1
 8008a2a:	2102      	movs	r1, #2
 8008a2c:	e000      	b.n	8008a30 <__cvt+0x44>
 8008a2e:	2103      	movs	r1, #3
 8008a30:	ab03      	add	r3, sp, #12
 8008a32:	9301      	str	r3, [sp, #4]
 8008a34:	ab02      	add	r3, sp, #8
 8008a36:	9300      	str	r3, [sp, #0]
 8008a38:	ec45 4b10 	vmov	d0, r4, r5
 8008a3c:	4653      	mov	r3, sl
 8008a3e:	4632      	mov	r2, r6
 8008a40:	f000 fe2e 	bl	80096a0 <_dtoa_r>
 8008a44:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008a48:	4607      	mov	r7, r0
 8008a4a:	d102      	bne.n	8008a52 <__cvt+0x66>
 8008a4c:	f019 0f01 	tst.w	r9, #1
 8008a50:	d022      	beq.n	8008a98 <__cvt+0xac>
 8008a52:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008a56:	eb07 0906 	add.w	r9, r7, r6
 8008a5a:	d110      	bne.n	8008a7e <__cvt+0x92>
 8008a5c:	783b      	ldrb	r3, [r7, #0]
 8008a5e:	2b30      	cmp	r3, #48	; 0x30
 8008a60:	d10a      	bne.n	8008a78 <__cvt+0x8c>
 8008a62:	2200      	movs	r2, #0
 8008a64:	2300      	movs	r3, #0
 8008a66:	4620      	mov	r0, r4
 8008a68:	4629      	mov	r1, r5
 8008a6a:	f7f8 f82d 	bl	8000ac8 <__aeabi_dcmpeq>
 8008a6e:	b918      	cbnz	r0, 8008a78 <__cvt+0x8c>
 8008a70:	f1c6 0601 	rsb	r6, r6, #1
 8008a74:	f8ca 6000 	str.w	r6, [sl]
 8008a78:	f8da 3000 	ldr.w	r3, [sl]
 8008a7c:	4499      	add	r9, r3
 8008a7e:	2200      	movs	r2, #0
 8008a80:	2300      	movs	r3, #0
 8008a82:	4620      	mov	r0, r4
 8008a84:	4629      	mov	r1, r5
 8008a86:	f7f8 f81f 	bl	8000ac8 <__aeabi_dcmpeq>
 8008a8a:	b108      	cbz	r0, 8008a90 <__cvt+0xa4>
 8008a8c:	f8cd 900c 	str.w	r9, [sp, #12]
 8008a90:	2230      	movs	r2, #48	; 0x30
 8008a92:	9b03      	ldr	r3, [sp, #12]
 8008a94:	454b      	cmp	r3, r9
 8008a96:	d307      	bcc.n	8008aa8 <__cvt+0xbc>
 8008a98:	9b03      	ldr	r3, [sp, #12]
 8008a9a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008a9c:	1bdb      	subs	r3, r3, r7
 8008a9e:	4638      	mov	r0, r7
 8008aa0:	6013      	str	r3, [r2, #0]
 8008aa2:	b004      	add	sp, #16
 8008aa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008aa8:	1c59      	adds	r1, r3, #1
 8008aaa:	9103      	str	r1, [sp, #12]
 8008aac:	701a      	strb	r2, [r3, #0]
 8008aae:	e7f0      	b.n	8008a92 <__cvt+0xa6>

08008ab0 <__exponent>:
 8008ab0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008ab2:	4603      	mov	r3, r0
 8008ab4:	2900      	cmp	r1, #0
 8008ab6:	bfb8      	it	lt
 8008ab8:	4249      	neglt	r1, r1
 8008aba:	f803 2b02 	strb.w	r2, [r3], #2
 8008abe:	bfb4      	ite	lt
 8008ac0:	222d      	movlt	r2, #45	; 0x2d
 8008ac2:	222b      	movge	r2, #43	; 0x2b
 8008ac4:	2909      	cmp	r1, #9
 8008ac6:	7042      	strb	r2, [r0, #1]
 8008ac8:	dd2a      	ble.n	8008b20 <__exponent+0x70>
 8008aca:	f10d 0407 	add.w	r4, sp, #7
 8008ace:	46a4      	mov	ip, r4
 8008ad0:	270a      	movs	r7, #10
 8008ad2:	46a6      	mov	lr, r4
 8008ad4:	460a      	mov	r2, r1
 8008ad6:	fb91 f6f7 	sdiv	r6, r1, r7
 8008ada:	fb07 1516 	mls	r5, r7, r6, r1
 8008ade:	3530      	adds	r5, #48	; 0x30
 8008ae0:	2a63      	cmp	r2, #99	; 0x63
 8008ae2:	f104 34ff 	add.w	r4, r4, #4294967295
 8008ae6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008aea:	4631      	mov	r1, r6
 8008aec:	dcf1      	bgt.n	8008ad2 <__exponent+0x22>
 8008aee:	3130      	adds	r1, #48	; 0x30
 8008af0:	f1ae 0502 	sub.w	r5, lr, #2
 8008af4:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008af8:	1c44      	adds	r4, r0, #1
 8008afa:	4629      	mov	r1, r5
 8008afc:	4561      	cmp	r1, ip
 8008afe:	d30a      	bcc.n	8008b16 <__exponent+0x66>
 8008b00:	f10d 0209 	add.w	r2, sp, #9
 8008b04:	eba2 020e 	sub.w	r2, r2, lr
 8008b08:	4565      	cmp	r5, ip
 8008b0a:	bf88      	it	hi
 8008b0c:	2200      	movhi	r2, #0
 8008b0e:	4413      	add	r3, r2
 8008b10:	1a18      	subs	r0, r3, r0
 8008b12:	b003      	add	sp, #12
 8008b14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b16:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008b1a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008b1e:	e7ed      	b.n	8008afc <__exponent+0x4c>
 8008b20:	2330      	movs	r3, #48	; 0x30
 8008b22:	3130      	adds	r1, #48	; 0x30
 8008b24:	7083      	strb	r3, [r0, #2]
 8008b26:	70c1      	strb	r1, [r0, #3]
 8008b28:	1d03      	adds	r3, r0, #4
 8008b2a:	e7f1      	b.n	8008b10 <__exponent+0x60>

08008b2c <_printf_float>:
 8008b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b30:	ed2d 8b02 	vpush	{d8}
 8008b34:	b08d      	sub	sp, #52	; 0x34
 8008b36:	460c      	mov	r4, r1
 8008b38:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008b3c:	4616      	mov	r6, r2
 8008b3e:	461f      	mov	r7, r3
 8008b40:	4605      	mov	r5, r0
 8008b42:	f001 fd53 	bl	800a5ec <_localeconv_r>
 8008b46:	f8d0 a000 	ldr.w	sl, [r0]
 8008b4a:	4650      	mov	r0, sl
 8008b4c:	f7f7 fb40 	bl	80001d0 <strlen>
 8008b50:	2300      	movs	r3, #0
 8008b52:	930a      	str	r3, [sp, #40]	; 0x28
 8008b54:	6823      	ldr	r3, [r4, #0]
 8008b56:	9305      	str	r3, [sp, #20]
 8008b58:	f8d8 3000 	ldr.w	r3, [r8]
 8008b5c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008b60:	3307      	adds	r3, #7
 8008b62:	f023 0307 	bic.w	r3, r3, #7
 8008b66:	f103 0208 	add.w	r2, r3, #8
 8008b6a:	f8c8 2000 	str.w	r2, [r8]
 8008b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b72:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008b76:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008b7a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008b7e:	9307      	str	r3, [sp, #28]
 8008b80:	f8cd 8018 	str.w	r8, [sp, #24]
 8008b84:	ee08 0a10 	vmov	s16, r0
 8008b88:	4b9f      	ldr	r3, [pc, #636]	; (8008e08 <_printf_float+0x2dc>)
 8008b8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008b8e:	f04f 32ff 	mov.w	r2, #4294967295
 8008b92:	f7f7 ffcb 	bl	8000b2c <__aeabi_dcmpun>
 8008b96:	bb88      	cbnz	r0, 8008bfc <_printf_float+0xd0>
 8008b98:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008b9c:	4b9a      	ldr	r3, [pc, #616]	; (8008e08 <_printf_float+0x2dc>)
 8008b9e:	f04f 32ff 	mov.w	r2, #4294967295
 8008ba2:	f7f7 ffa5 	bl	8000af0 <__aeabi_dcmple>
 8008ba6:	bb48      	cbnz	r0, 8008bfc <_printf_float+0xd0>
 8008ba8:	2200      	movs	r2, #0
 8008baa:	2300      	movs	r3, #0
 8008bac:	4640      	mov	r0, r8
 8008bae:	4649      	mov	r1, r9
 8008bb0:	f7f7 ff94 	bl	8000adc <__aeabi_dcmplt>
 8008bb4:	b110      	cbz	r0, 8008bbc <_printf_float+0x90>
 8008bb6:	232d      	movs	r3, #45	; 0x2d
 8008bb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008bbc:	4b93      	ldr	r3, [pc, #588]	; (8008e0c <_printf_float+0x2e0>)
 8008bbe:	4894      	ldr	r0, [pc, #592]	; (8008e10 <_printf_float+0x2e4>)
 8008bc0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008bc4:	bf94      	ite	ls
 8008bc6:	4698      	movls	r8, r3
 8008bc8:	4680      	movhi	r8, r0
 8008bca:	2303      	movs	r3, #3
 8008bcc:	6123      	str	r3, [r4, #16]
 8008bce:	9b05      	ldr	r3, [sp, #20]
 8008bd0:	f023 0204 	bic.w	r2, r3, #4
 8008bd4:	6022      	str	r2, [r4, #0]
 8008bd6:	f04f 0900 	mov.w	r9, #0
 8008bda:	9700      	str	r7, [sp, #0]
 8008bdc:	4633      	mov	r3, r6
 8008bde:	aa0b      	add	r2, sp, #44	; 0x2c
 8008be0:	4621      	mov	r1, r4
 8008be2:	4628      	mov	r0, r5
 8008be4:	f000 f9d8 	bl	8008f98 <_printf_common>
 8008be8:	3001      	adds	r0, #1
 8008bea:	f040 8090 	bne.w	8008d0e <_printf_float+0x1e2>
 8008bee:	f04f 30ff 	mov.w	r0, #4294967295
 8008bf2:	b00d      	add	sp, #52	; 0x34
 8008bf4:	ecbd 8b02 	vpop	{d8}
 8008bf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bfc:	4642      	mov	r2, r8
 8008bfe:	464b      	mov	r3, r9
 8008c00:	4640      	mov	r0, r8
 8008c02:	4649      	mov	r1, r9
 8008c04:	f7f7 ff92 	bl	8000b2c <__aeabi_dcmpun>
 8008c08:	b140      	cbz	r0, 8008c1c <_printf_float+0xf0>
 8008c0a:	464b      	mov	r3, r9
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	bfbc      	itt	lt
 8008c10:	232d      	movlt	r3, #45	; 0x2d
 8008c12:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008c16:	487f      	ldr	r0, [pc, #508]	; (8008e14 <_printf_float+0x2e8>)
 8008c18:	4b7f      	ldr	r3, [pc, #508]	; (8008e18 <_printf_float+0x2ec>)
 8008c1a:	e7d1      	b.n	8008bc0 <_printf_float+0x94>
 8008c1c:	6863      	ldr	r3, [r4, #4]
 8008c1e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008c22:	9206      	str	r2, [sp, #24]
 8008c24:	1c5a      	adds	r2, r3, #1
 8008c26:	d13f      	bne.n	8008ca8 <_printf_float+0x17c>
 8008c28:	2306      	movs	r3, #6
 8008c2a:	6063      	str	r3, [r4, #4]
 8008c2c:	9b05      	ldr	r3, [sp, #20]
 8008c2e:	6861      	ldr	r1, [r4, #4]
 8008c30:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008c34:	2300      	movs	r3, #0
 8008c36:	9303      	str	r3, [sp, #12]
 8008c38:	ab0a      	add	r3, sp, #40	; 0x28
 8008c3a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008c3e:	ab09      	add	r3, sp, #36	; 0x24
 8008c40:	ec49 8b10 	vmov	d0, r8, r9
 8008c44:	9300      	str	r3, [sp, #0]
 8008c46:	6022      	str	r2, [r4, #0]
 8008c48:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008c4c:	4628      	mov	r0, r5
 8008c4e:	f7ff fecd 	bl	80089ec <__cvt>
 8008c52:	9b06      	ldr	r3, [sp, #24]
 8008c54:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008c56:	2b47      	cmp	r3, #71	; 0x47
 8008c58:	4680      	mov	r8, r0
 8008c5a:	d108      	bne.n	8008c6e <_printf_float+0x142>
 8008c5c:	1cc8      	adds	r0, r1, #3
 8008c5e:	db02      	blt.n	8008c66 <_printf_float+0x13a>
 8008c60:	6863      	ldr	r3, [r4, #4]
 8008c62:	4299      	cmp	r1, r3
 8008c64:	dd41      	ble.n	8008cea <_printf_float+0x1be>
 8008c66:	f1ab 0b02 	sub.w	fp, fp, #2
 8008c6a:	fa5f fb8b 	uxtb.w	fp, fp
 8008c6e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008c72:	d820      	bhi.n	8008cb6 <_printf_float+0x18a>
 8008c74:	3901      	subs	r1, #1
 8008c76:	465a      	mov	r2, fp
 8008c78:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008c7c:	9109      	str	r1, [sp, #36]	; 0x24
 8008c7e:	f7ff ff17 	bl	8008ab0 <__exponent>
 8008c82:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008c84:	1813      	adds	r3, r2, r0
 8008c86:	2a01      	cmp	r2, #1
 8008c88:	4681      	mov	r9, r0
 8008c8a:	6123      	str	r3, [r4, #16]
 8008c8c:	dc02      	bgt.n	8008c94 <_printf_float+0x168>
 8008c8e:	6822      	ldr	r2, [r4, #0]
 8008c90:	07d2      	lsls	r2, r2, #31
 8008c92:	d501      	bpl.n	8008c98 <_printf_float+0x16c>
 8008c94:	3301      	adds	r3, #1
 8008c96:	6123      	str	r3, [r4, #16]
 8008c98:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d09c      	beq.n	8008bda <_printf_float+0xae>
 8008ca0:	232d      	movs	r3, #45	; 0x2d
 8008ca2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ca6:	e798      	b.n	8008bda <_printf_float+0xae>
 8008ca8:	9a06      	ldr	r2, [sp, #24]
 8008caa:	2a47      	cmp	r2, #71	; 0x47
 8008cac:	d1be      	bne.n	8008c2c <_printf_float+0x100>
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d1bc      	bne.n	8008c2c <_printf_float+0x100>
 8008cb2:	2301      	movs	r3, #1
 8008cb4:	e7b9      	b.n	8008c2a <_printf_float+0xfe>
 8008cb6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008cba:	d118      	bne.n	8008cee <_printf_float+0x1c2>
 8008cbc:	2900      	cmp	r1, #0
 8008cbe:	6863      	ldr	r3, [r4, #4]
 8008cc0:	dd0b      	ble.n	8008cda <_printf_float+0x1ae>
 8008cc2:	6121      	str	r1, [r4, #16]
 8008cc4:	b913      	cbnz	r3, 8008ccc <_printf_float+0x1a0>
 8008cc6:	6822      	ldr	r2, [r4, #0]
 8008cc8:	07d0      	lsls	r0, r2, #31
 8008cca:	d502      	bpl.n	8008cd2 <_printf_float+0x1a6>
 8008ccc:	3301      	adds	r3, #1
 8008cce:	440b      	add	r3, r1
 8008cd0:	6123      	str	r3, [r4, #16]
 8008cd2:	65a1      	str	r1, [r4, #88]	; 0x58
 8008cd4:	f04f 0900 	mov.w	r9, #0
 8008cd8:	e7de      	b.n	8008c98 <_printf_float+0x16c>
 8008cda:	b913      	cbnz	r3, 8008ce2 <_printf_float+0x1b6>
 8008cdc:	6822      	ldr	r2, [r4, #0]
 8008cde:	07d2      	lsls	r2, r2, #31
 8008ce0:	d501      	bpl.n	8008ce6 <_printf_float+0x1ba>
 8008ce2:	3302      	adds	r3, #2
 8008ce4:	e7f4      	b.n	8008cd0 <_printf_float+0x1a4>
 8008ce6:	2301      	movs	r3, #1
 8008ce8:	e7f2      	b.n	8008cd0 <_printf_float+0x1a4>
 8008cea:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008cee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cf0:	4299      	cmp	r1, r3
 8008cf2:	db05      	blt.n	8008d00 <_printf_float+0x1d4>
 8008cf4:	6823      	ldr	r3, [r4, #0]
 8008cf6:	6121      	str	r1, [r4, #16]
 8008cf8:	07d8      	lsls	r0, r3, #31
 8008cfa:	d5ea      	bpl.n	8008cd2 <_printf_float+0x1a6>
 8008cfc:	1c4b      	adds	r3, r1, #1
 8008cfe:	e7e7      	b.n	8008cd0 <_printf_float+0x1a4>
 8008d00:	2900      	cmp	r1, #0
 8008d02:	bfd4      	ite	le
 8008d04:	f1c1 0202 	rsble	r2, r1, #2
 8008d08:	2201      	movgt	r2, #1
 8008d0a:	4413      	add	r3, r2
 8008d0c:	e7e0      	b.n	8008cd0 <_printf_float+0x1a4>
 8008d0e:	6823      	ldr	r3, [r4, #0]
 8008d10:	055a      	lsls	r2, r3, #21
 8008d12:	d407      	bmi.n	8008d24 <_printf_float+0x1f8>
 8008d14:	6923      	ldr	r3, [r4, #16]
 8008d16:	4642      	mov	r2, r8
 8008d18:	4631      	mov	r1, r6
 8008d1a:	4628      	mov	r0, r5
 8008d1c:	47b8      	blx	r7
 8008d1e:	3001      	adds	r0, #1
 8008d20:	d12c      	bne.n	8008d7c <_printf_float+0x250>
 8008d22:	e764      	b.n	8008bee <_printf_float+0xc2>
 8008d24:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008d28:	f240 80e0 	bls.w	8008eec <_printf_float+0x3c0>
 8008d2c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008d30:	2200      	movs	r2, #0
 8008d32:	2300      	movs	r3, #0
 8008d34:	f7f7 fec8 	bl	8000ac8 <__aeabi_dcmpeq>
 8008d38:	2800      	cmp	r0, #0
 8008d3a:	d034      	beq.n	8008da6 <_printf_float+0x27a>
 8008d3c:	4a37      	ldr	r2, [pc, #220]	; (8008e1c <_printf_float+0x2f0>)
 8008d3e:	2301      	movs	r3, #1
 8008d40:	4631      	mov	r1, r6
 8008d42:	4628      	mov	r0, r5
 8008d44:	47b8      	blx	r7
 8008d46:	3001      	adds	r0, #1
 8008d48:	f43f af51 	beq.w	8008bee <_printf_float+0xc2>
 8008d4c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008d50:	429a      	cmp	r2, r3
 8008d52:	db02      	blt.n	8008d5a <_printf_float+0x22e>
 8008d54:	6823      	ldr	r3, [r4, #0]
 8008d56:	07d8      	lsls	r0, r3, #31
 8008d58:	d510      	bpl.n	8008d7c <_printf_float+0x250>
 8008d5a:	ee18 3a10 	vmov	r3, s16
 8008d5e:	4652      	mov	r2, sl
 8008d60:	4631      	mov	r1, r6
 8008d62:	4628      	mov	r0, r5
 8008d64:	47b8      	blx	r7
 8008d66:	3001      	adds	r0, #1
 8008d68:	f43f af41 	beq.w	8008bee <_printf_float+0xc2>
 8008d6c:	f04f 0800 	mov.w	r8, #0
 8008d70:	f104 091a 	add.w	r9, r4, #26
 8008d74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d76:	3b01      	subs	r3, #1
 8008d78:	4543      	cmp	r3, r8
 8008d7a:	dc09      	bgt.n	8008d90 <_printf_float+0x264>
 8008d7c:	6823      	ldr	r3, [r4, #0]
 8008d7e:	079b      	lsls	r3, r3, #30
 8008d80:	f100 8105 	bmi.w	8008f8e <_printf_float+0x462>
 8008d84:	68e0      	ldr	r0, [r4, #12]
 8008d86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d88:	4298      	cmp	r0, r3
 8008d8a:	bfb8      	it	lt
 8008d8c:	4618      	movlt	r0, r3
 8008d8e:	e730      	b.n	8008bf2 <_printf_float+0xc6>
 8008d90:	2301      	movs	r3, #1
 8008d92:	464a      	mov	r2, r9
 8008d94:	4631      	mov	r1, r6
 8008d96:	4628      	mov	r0, r5
 8008d98:	47b8      	blx	r7
 8008d9a:	3001      	adds	r0, #1
 8008d9c:	f43f af27 	beq.w	8008bee <_printf_float+0xc2>
 8008da0:	f108 0801 	add.w	r8, r8, #1
 8008da4:	e7e6      	b.n	8008d74 <_printf_float+0x248>
 8008da6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	dc39      	bgt.n	8008e20 <_printf_float+0x2f4>
 8008dac:	4a1b      	ldr	r2, [pc, #108]	; (8008e1c <_printf_float+0x2f0>)
 8008dae:	2301      	movs	r3, #1
 8008db0:	4631      	mov	r1, r6
 8008db2:	4628      	mov	r0, r5
 8008db4:	47b8      	blx	r7
 8008db6:	3001      	adds	r0, #1
 8008db8:	f43f af19 	beq.w	8008bee <_printf_float+0xc2>
 8008dbc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008dc0:	4313      	orrs	r3, r2
 8008dc2:	d102      	bne.n	8008dca <_printf_float+0x29e>
 8008dc4:	6823      	ldr	r3, [r4, #0]
 8008dc6:	07d9      	lsls	r1, r3, #31
 8008dc8:	d5d8      	bpl.n	8008d7c <_printf_float+0x250>
 8008dca:	ee18 3a10 	vmov	r3, s16
 8008dce:	4652      	mov	r2, sl
 8008dd0:	4631      	mov	r1, r6
 8008dd2:	4628      	mov	r0, r5
 8008dd4:	47b8      	blx	r7
 8008dd6:	3001      	adds	r0, #1
 8008dd8:	f43f af09 	beq.w	8008bee <_printf_float+0xc2>
 8008ddc:	f04f 0900 	mov.w	r9, #0
 8008de0:	f104 0a1a 	add.w	sl, r4, #26
 8008de4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008de6:	425b      	negs	r3, r3
 8008de8:	454b      	cmp	r3, r9
 8008dea:	dc01      	bgt.n	8008df0 <_printf_float+0x2c4>
 8008dec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008dee:	e792      	b.n	8008d16 <_printf_float+0x1ea>
 8008df0:	2301      	movs	r3, #1
 8008df2:	4652      	mov	r2, sl
 8008df4:	4631      	mov	r1, r6
 8008df6:	4628      	mov	r0, r5
 8008df8:	47b8      	blx	r7
 8008dfa:	3001      	adds	r0, #1
 8008dfc:	f43f aef7 	beq.w	8008bee <_printf_float+0xc2>
 8008e00:	f109 0901 	add.w	r9, r9, #1
 8008e04:	e7ee      	b.n	8008de4 <_printf_float+0x2b8>
 8008e06:	bf00      	nop
 8008e08:	7fefffff 	.word	0x7fefffff
 8008e0c:	0800baa4 	.word	0x0800baa4
 8008e10:	0800baa8 	.word	0x0800baa8
 8008e14:	0800bab0 	.word	0x0800bab0
 8008e18:	0800baac 	.word	0x0800baac
 8008e1c:	0800bab4 	.word	0x0800bab4
 8008e20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e22:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008e24:	429a      	cmp	r2, r3
 8008e26:	bfa8      	it	ge
 8008e28:	461a      	movge	r2, r3
 8008e2a:	2a00      	cmp	r2, #0
 8008e2c:	4691      	mov	r9, r2
 8008e2e:	dc37      	bgt.n	8008ea0 <_printf_float+0x374>
 8008e30:	f04f 0b00 	mov.w	fp, #0
 8008e34:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008e38:	f104 021a 	add.w	r2, r4, #26
 8008e3c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008e3e:	9305      	str	r3, [sp, #20]
 8008e40:	eba3 0309 	sub.w	r3, r3, r9
 8008e44:	455b      	cmp	r3, fp
 8008e46:	dc33      	bgt.n	8008eb0 <_printf_float+0x384>
 8008e48:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008e4c:	429a      	cmp	r2, r3
 8008e4e:	db3b      	blt.n	8008ec8 <_printf_float+0x39c>
 8008e50:	6823      	ldr	r3, [r4, #0]
 8008e52:	07da      	lsls	r2, r3, #31
 8008e54:	d438      	bmi.n	8008ec8 <_printf_float+0x39c>
 8008e56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e58:	9a05      	ldr	r2, [sp, #20]
 8008e5a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008e5c:	1a9a      	subs	r2, r3, r2
 8008e5e:	eba3 0901 	sub.w	r9, r3, r1
 8008e62:	4591      	cmp	r9, r2
 8008e64:	bfa8      	it	ge
 8008e66:	4691      	movge	r9, r2
 8008e68:	f1b9 0f00 	cmp.w	r9, #0
 8008e6c:	dc35      	bgt.n	8008eda <_printf_float+0x3ae>
 8008e6e:	f04f 0800 	mov.w	r8, #0
 8008e72:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008e76:	f104 0a1a 	add.w	sl, r4, #26
 8008e7a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008e7e:	1a9b      	subs	r3, r3, r2
 8008e80:	eba3 0309 	sub.w	r3, r3, r9
 8008e84:	4543      	cmp	r3, r8
 8008e86:	f77f af79 	ble.w	8008d7c <_printf_float+0x250>
 8008e8a:	2301      	movs	r3, #1
 8008e8c:	4652      	mov	r2, sl
 8008e8e:	4631      	mov	r1, r6
 8008e90:	4628      	mov	r0, r5
 8008e92:	47b8      	blx	r7
 8008e94:	3001      	adds	r0, #1
 8008e96:	f43f aeaa 	beq.w	8008bee <_printf_float+0xc2>
 8008e9a:	f108 0801 	add.w	r8, r8, #1
 8008e9e:	e7ec      	b.n	8008e7a <_printf_float+0x34e>
 8008ea0:	4613      	mov	r3, r2
 8008ea2:	4631      	mov	r1, r6
 8008ea4:	4642      	mov	r2, r8
 8008ea6:	4628      	mov	r0, r5
 8008ea8:	47b8      	blx	r7
 8008eaa:	3001      	adds	r0, #1
 8008eac:	d1c0      	bne.n	8008e30 <_printf_float+0x304>
 8008eae:	e69e      	b.n	8008bee <_printf_float+0xc2>
 8008eb0:	2301      	movs	r3, #1
 8008eb2:	4631      	mov	r1, r6
 8008eb4:	4628      	mov	r0, r5
 8008eb6:	9205      	str	r2, [sp, #20]
 8008eb8:	47b8      	blx	r7
 8008eba:	3001      	adds	r0, #1
 8008ebc:	f43f ae97 	beq.w	8008bee <_printf_float+0xc2>
 8008ec0:	9a05      	ldr	r2, [sp, #20]
 8008ec2:	f10b 0b01 	add.w	fp, fp, #1
 8008ec6:	e7b9      	b.n	8008e3c <_printf_float+0x310>
 8008ec8:	ee18 3a10 	vmov	r3, s16
 8008ecc:	4652      	mov	r2, sl
 8008ece:	4631      	mov	r1, r6
 8008ed0:	4628      	mov	r0, r5
 8008ed2:	47b8      	blx	r7
 8008ed4:	3001      	adds	r0, #1
 8008ed6:	d1be      	bne.n	8008e56 <_printf_float+0x32a>
 8008ed8:	e689      	b.n	8008bee <_printf_float+0xc2>
 8008eda:	9a05      	ldr	r2, [sp, #20]
 8008edc:	464b      	mov	r3, r9
 8008ede:	4442      	add	r2, r8
 8008ee0:	4631      	mov	r1, r6
 8008ee2:	4628      	mov	r0, r5
 8008ee4:	47b8      	blx	r7
 8008ee6:	3001      	adds	r0, #1
 8008ee8:	d1c1      	bne.n	8008e6e <_printf_float+0x342>
 8008eea:	e680      	b.n	8008bee <_printf_float+0xc2>
 8008eec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008eee:	2a01      	cmp	r2, #1
 8008ef0:	dc01      	bgt.n	8008ef6 <_printf_float+0x3ca>
 8008ef2:	07db      	lsls	r3, r3, #31
 8008ef4:	d538      	bpl.n	8008f68 <_printf_float+0x43c>
 8008ef6:	2301      	movs	r3, #1
 8008ef8:	4642      	mov	r2, r8
 8008efa:	4631      	mov	r1, r6
 8008efc:	4628      	mov	r0, r5
 8008efe:	47b8      	blx	r7
 8008f00:	3001      	adds	r0, #1
 8008f02:	f43f ae74 	beq.w	8008bee <_printf_float+0xc2>
 8008f06:	ee18 3a10 	vmov	r3, s16
 8008f0a:	4652      	mov	r2, sl
 8008f0c:	4631      	mov	r1, r6
 8008f0e:	4628      	mov	r0, r5
 8008f10:	47b8      	blx	r7
 8008f12:	3001      	adds	r0, #1
 8008f14:	f43f ae6b 	beq.w	8008bee <_printf_float+0xc2>
 8008f18:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	2300      	movs	r3, #0
 8008f20:	f7f7 fdd2 	bl	8000ac8 <__aeabi_dcmpeq>
 8008f24:	b9d8      	cbnz	r0, 8008f5e <_printf_float+0x432>
 8008f26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f28:	f108 0201 	add.w	r2, r8, #1
 8008f2c:	3b01      	subs	r3, #1
 8008f2e:	4631      	mov	r1, r6
 8008f30:	4628      	mov	r0, r5
 8008f32:	47b8      	blx	r7
 8008f34:	3001      	adds	r0, #1
 8008f36:	d10e      	bne.n	8008f56 <_printf_float+0x42a>
 8008f38:	e659      	b.n	8008bee <_printf_float+0xc2>
 8008f3a:	2301      	movs	r3, #1
 8008f3c:	4652      	mov	r2, sl
 8008f3e:	4631      	mov	r1, r6
 8008f40:	4628      	mov	r0, r5
 8008f42:	47b8      	blx	r7
 8008f44:	3001      	adds	r0, #1
 8008f46:	f43f ae52 	beq.w	8008bee <_printf_float+0xc2>
 8008f4a:	f108 0801 	add.w	r8, r8, #1
 8008f4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f50:	3b01      	subs	r3, #1
 8008f52:	4543      	cmp	r3, r8
 8008f54:	dcf1      	bgt.n	8008f3a <_printf_float+0x40e>
 8008f56:	464b      	mov	r3, r9
 8008f58:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008f5c:	e6dc      	b.n	8008d18 <_printf_float+0x1ec>
 8008f5e:	f04f 0800 	mov.w	r8, #0
 8008f62:	f104 0a1a 	add.w	sl, r4, #26
 8008f66:	e7f2      	b.n	8008f4e <_printf_float+0x422>
 8008f68:	2301      	movs	r3, #1
 8008f6a:	4642      	mov	r2, r8
 8008f6c:	e7df      	b.n	8008f2e <_printf_float+0x402>
 8008f6e:	2301      	movs	r3, #1
 8008f70:	464a      	mov	r2, r9
 8008f72:	4631      	mov	r1, r6
 8008f74:	4628      	mov	r0, r5
 8008f76:	47b8      	blx	r7
 8008f78:	3001      	adds	r0, #1
 8008f7a:	f43f ae38 	beq.w	8008bee <_printf_float+0xc2>
 8008f7e:	f108 0801 	add.w	r8, r8, #1
 8008f82:	68e3      	ldr	r3, [r4, #12]
 8008f84:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008f86:	1a5b      	subs	r3, r3, r1
 8008f88:	4543      	cmp	r3, r8
 8008f8a:	dcf0      	bgt.n	8008f6e <_printf_float+0x442>
 8008f8c:	e6fa      	b.n	8008d84 <_printf_float+0x258>
 8008f8e:	f04f 0800 	mov.w	r8, #0
 8008f92:	f104 0919 	add.w	r9, r4, #25
 8008f96:	e7f4      	b.n	8008f82 <_printf_float+0x456>

08008f98 <_printf_common>:
 8008f98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f9c:	4616      	mov	r6, r2
 8008f9e:	4699      	mov	r9, r3
 8008fa0:	688a      	ldr	r2, [r1, #8]
 8008fa2:	690b      	ldr	r3, [r1, #16]
 8008fa4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008fa8:	4293      	cmp	r3, r2
 8008faa:	bfb8      	it	lt
 8008fac:	4613      	movlt	r3, r2
 8008fae:	6033      	str	r3, [r6, #0]
 8008fb0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008fb4:	4607      	mov	r7, r0
 8008fb6:	460c      	mov	r4, r1
 8008fb8:	b10a      	cbz	r2, 8008fbe <_printf_common+0x26>
 8008fba:	3301      	adds	r3, #1
 8008fbc:	6033      	str	r3, [r6, #0]
 8008fbe:	6823      	ldr	r3, [r4, #0]
 8008fc0:	0699      	lsls	r1, r3, #26
 8008fc2:	bf42      	ittt	mi
 8008fc4:	6833      	ldrmi	r3, [r6, #0]
 8008fc6:	3302      	addmi	r3, #2
 8008fc8:	6033      	strmi	r3, [r6, #0]
 8008fca:	6825      	ldr	r5, [r4, #0]
 8008fcc:	f015 0506 	ands.w	r5, r5, #6
 8008fd0:	d106      	bne.n	8008fe0 <_printf_common+0x48>
 8008fd2:	f104 0a19 	add.w	sl, r4, #25
 8008fd6:	68e3      	ldr	r3, [r4, #12]
 8008fd8:	6832      	ldr	r2, [r6, #0]
 8008fda:	1a9b      	subs	r3, r3, r2
 8008fdc:	42ab      	cmp	r3, r5
 8008fde:	dc26      	bgt.n	800902e <_printf_common+0x96>
 8008fe0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008fe4:	1e13      	subs	r3, r2, #0
 8008fe6:	6822      	ldr	r2, [r4, #0]
 8008fe8:	bf18      	it	ne
 8008fea:	2301      	movne	r3, #1
 8008fec:	0692      	lsls	r2, r2, #26
 8008fee:	d42b      	bmi.n	8009048 <_printf_common+0xb0>
 8008ff0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008ff4:	4649      	mov	r1, r9
 8008ff6:	4638      	mov	r0, r7
 8008ff8:	47c0      	blx	r8
 8008ffa:	3001      	adds	r0, #1
 8008ffc:	d01e      	beq.n	800903c <_printf_common+0xa4>
 8008ffe:	6823      	ldr	r3, [r4, #0]
 8009000:	68e5      	ldr	r5, [r4, #12]
 8009002:	6832      	ldr	r2, [r6, #0]
 8009004:	f003 0306 	and.w	r3, r3, #6
 8009008:	2b04      	cmp	r3, #4
 800900a:	bf08      	it	eq
 800900c:	1aad      	subeq	r5, r5, r2
 800900e:	68a3      	ldr	r3, [r4, #8]
 8009010:	6922      	ldr	r2, [r4, #16]
 8009012:	bf0c      	ite	eq
 8009014:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009018:	2500      	movne	r5, #0
 800901a:	4293      	cmp	r3, r2
 800901c:	bfc4      	itt	gt
 800901e:	1a9b      	subgt	r3, r3, r2
 8009020:	18ed      	addgt	r5, r5, r3
 8009022:	2600      	movs	r6, #0
 8009024:	341a      	adds	r4, #26
 8009026:	42b5      	cmp	r5, r6
 8009028:	d11a      	bne.n	8009060 <_printf_common+0xc8>
 800902a:	2000      	movs	r0, #0
 800902c:	e008      	b.n	8009040 <_printf_common+0xa8>
 800902e:	2301      	movs	r3, #1
 8009030:	4652      	mov	r2, sl
 8009032:	4649      	mov	r1, r9
 8009034:	4638      	mov	r0, r7
 8009036:	47c0      	blx	r8
 8009038:	3001      	adds	r0, #1
 800903a:	d103      	bne.n	8009044 <_printf_common+0xac>
 800903c:	f04f 30ff 	mov.w	r0, #4294967295
 8009040:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009044:	3501      	adds	r5, #1
 8009046:	e7c6      	b.n	8008fd6 <_printf_common+0x3e>
 8009048:	18e1      	adds	r1, r4, r3
 800904a:	1c5a      	adds	r2, r3, #1
 800904c:	2030      	movs	r0, #48	; 0x30
 800904e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009052:	4422      	add	r2, r4
 8009054:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009058:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800905c:	3302      	adds	r3, #2
 800905e:	e7c7      	b.n	8008ff0 <_printf_common+0x58>
 8009060:	2301      	movs	r3, #1
 8009062:	4622      	mov	r2, r4
 8009064:	4649      	mov	r1, r9
 8009066:	4638      	mov	r0, r7
 8009068:	47c0      	blx	r8
 800906a:	3001      	adds	r0, #1
 800906c:	d0e6      	beq.n	800903c <_printf_common+0xa4>
 800906e:	3601      	adds	r6, #1
 8009070:	e7d9      	b.n	8009026 <_printf_common+0x8e>
	...

08009074 <_printf_i>:
 8009074:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009078:	7e0f      	ldrb	r7, [r1, #24]
 800907a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800907c:	2f78      	cmp	r7, #120	; 0x78
 800907e:	4691      	mov	r9, r2
 8009080:	4680      	mov	r8, r0
 8009082:	460c      	mov	r4, r1
 8009084:	469a      	mov	sl, r3
 8009086:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800908a:	d807      	bhi.n	800909c <_printf_i+0x28>
 800908c:	2f62      	cmp	r7, #98	; 0x62
 800908e:	d80a      	bhi.n	80090a6 <_printf_i+0x32>
 8009090:	2f00      	cmp	r7, #0
 8009092:	f000 80d8 	beq.w	8009246 <_printf_i+0x1d2>
 8009096:	2f58      	cmp	r7, #88	; 0x58
 8009098:	f000 80a3 	beq.w	80091e2 <_printf_i+0x16e>
 800909c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80090a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80090a4:	e03a      	b.n	800911c <_printf_i+0xa8>
 80090a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80090aa:	2b15      	cmp	r3, #21
 80090ac:	d8f6      	bhi.n	800909c <_printf_i+0x28>
 80090ae:	a101      	add	r1, pc, #4	; (adr r1, 80090b4 <_printf_i+0x40>)
 80090b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80090b4:	0800910d 	.word	0x0800910d
 80090b8:	08009121 	.word	0x08009121
 80090bc:	0800909d 	.word	0x0800909d
 80090c0:	0800909d 	.word	0x0800909d
 80090c4:	0800909d 	.word	0x0800909d
 80090c8:	0800909d 	.word	0x0800909d
 80090cc:	08009121 	.word	0x08009121
 80090d0:	0800909d 	.word	0x0800909d
 80090d4:	0800909d 	.word	0x0800909d
 80090d8:	0800909d 	.word	0x0800909d
 80090dc:	0800909d 	.word	0x0800909d
 80090e0:	0800922d 	.word	0x0800922d
 80090e4:	08009151 	.word	0x08009151
 80090e8:	0800920f 	.word	0x0800920f
 80090ec:	0800909d 	.word	0x0800909d
 80090f0:	0800909d 	.word	0x0800909d
 80090f4:	0800924f 	.word	0x0800924f
 80090f8:	0800909d 	.word	0x0800909d
 80090fc:	08009151 	.word	0x08009151
 8009100:	0800909d 	.word	0x0800909d
 8009104:	0800909d 	.word	0x0800909d
 8009108:	08009217 	.word	0x08009217
 800910c:	682b      	ldr	r3, [r5, #0]
 800910e:	1d1a      	adds	r2, r3, #4
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	602a      	str	r2, [r5, #0]
 8009114:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009118:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800911c:	2301      	movs	r3, #1
 800911e:	e0a3      	b.n	8009268 <_printf_i+0x1f4>
 8009120:	6820      	ldr	r0, [r4, #0]
 8009122:	6829      	ldr	r1, [r5, #0]
 8009124:	0606      	lsls	r6, r0, #24
 8009126:	f101 0304 	add.w	r3, r1, #4
 800912a:	d50a      	bpl.n	8009142 <_printf_i+0xce>
 800912c:	680e      	ldr	r6, [r1, #0]
 800912e:	602b      	str	r3, [r5, #0]
 8009130:	2e00      	cmp	r6, #0
 8009132:	da03      	bge.n	800913c <_printf_i+0xc8>
 8009134:	232d      	movs	r3, #45	; 0x2d
 8009136:	4276      	negs	r6, r6
 8009138:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800913c:	485e      	ldr	r0, [pc, #376]	; (80092b8 <_printf_i+0x244>)
 800913e:	230a      	movs	r3, #10
 8009140:	e019      	b.n	8009176 <_printf_i+0x102>
 8009142:	680e      	ldr	r6, [r1, #0]
 8009144:	602b      	str	r3, [r5, #0]
 8009146:	f010 0f40 	tst.w	r0, #64	; 0x40
 800914a:	bf18      	it	ne
 800914c:	b236      	sxthne	r6, r6
 800914e:	e7ef      	b.n	8009130 <_printf_i+0xbc>
 8009150:	682b      	ldr	r3, [r5, #0]
 8009152:	6820      	ldr	r0, [r4, #0]
 8009154:	1d19      	adds	r1, r3, #4
 8009156:	6029      	str	r1, [r5, #0]
 8009158:	0601      	lsls	r1, r0, #24
 800915a:	d501      	bpl.n	8009160 <_printf_i+0xec>
 800915c:	681e      	ldr	r6, [r3, #0]
 800915e:	e002      	b.n	8009166 <_printf_i+0xf2>
 8009160:	0646      	lsls	r6, r0, #25
 8009162:	d5fb      	bpl.n	800915c <_printf_i+0xe8>
 8009164:	881e      	ldrh	r6, [r3, #0]
 8009166:	4854      	ldr	r0, [pc, #336]	; (80092b8 <_printf_i+0x244>)
 8009168:	2f6f      	cmp	r7, #111	; 0x6f
 800916a:	bf0c      	ite	eq
 800916c:	2308      	moveq	r3, #8
 800916e:	230a      	movne	r3, #10
 8009170:	2100      	movs	r1, #0
 8009172:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009176:	6865      	ldr	r5, [r4, #4]
 8009178:	60a5      	str	r5, [r4, #8]
 800917a:	2d00      	cmp	r5, #0
 800917c:	bfa2      	ittt	ge
 800917e:	6821      	ldrge	r1, [r4, #0]
 8009180:	f021 0104 	bicge.w	r1, r1, #4
 8009184:	6021      	strge	r1, [r4, #0]
 8009186:	b90e      	cbnz	r6, 800918c <_printf_i+0x118>
 8009188:	2d00      	cmp	r5, #0
 800918a:	d04d      	beq.n	8009228 <_printf_i+0x1b4>
 800918c:	4615      	mov	r5, r2
 800918e:	fbb6 f1f3 	udiv	r1, r6, r3
 8009192:	fb03 6711 	mls	r7, r3, r1, r6
 8009196:	5dc7      	ldrb	r7, [r0, r7]
 8009198:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800919c:	4637      	mov	r7, r6
 800919e:	42bb      	cmp	r3, r7
 80091a0:	460e      	mov	r6, r1
 80091a2:	d9f4      	bls.n	800918e <_printf_i+0x11a>
 80091a4:	2b08      	cmp	r3, #8
 80091a6:	d10b      	bne.n	80091c0 <_printf_i+0x14c>
 80091a8:	6823      	ldr	r3, [r4, #0]
 80091aa:	07de      	lsls	r6, r3, #31
 80091ac:	d508      	bpl.n	80091c0 <_printf_i+0x14c>
 80091ae:	6923      	ldr	r3, [r4, #16]
 80091b0:	6861      	ldr	r1, [r4, #4]
 80091b2:	4299      	cmp	r1, r3
 80091b4:	bfde      	ittt	le
 80091b6:	2330      	movle	r3, #48	; 0x30
 80091b8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80091bc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80091c0:	1b52      	subs	r2, r2, r5
 80091c2:	6122      	str	r2, [r4, #16]
 80091c4:	f8cd a000 	str.w	sl, [sp]
 80091c8:	464b      	mov	r3, r9
 80091ca:	aa03      	add	r2, sp, #12
 80091cc:	4621      	mov	r1, r4
 80091ce:	4640      	mov	r0, r8
 80091d0:	f7ff fee2 	bl	8008f98 <_printf_common>
 80091d4:	3001      	adds	r0, #1
 80091d6:	d14c      	bne.n	8009272 <_printf_i+0x1fe>
 80091d8:	f04f 30ff 	mov.w	r0, #4294967295
 80091dc:	b004      	add	sp, #16
 80091de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091e2:	4835      	ldr	r0, [pc, #212]	; (80092b8 <_printf_i+0x244>)
 80091e4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80091e8:	6829      	ldr	r1, [r5, #0]
 80091ea:	6823      	ldr	r3, [r4, #0]
 80091ec:	f851 6b04 	ldr.w	r6, [r1], #4
 80091f0:	6029      	str	r1, [r5, #0]
 80091f2:	061d      	lsls	r5, r3, #24
 80091f4:	d514      	bpl.n	8009220 <_printf_i+0x1ac>
 80091f6:	07df      	lsls	r7, r3, #31
 80091f8:	bf44      	itt	mi
 80091fa:	f043 0320 	orrmi.w	r3, r3, #32
 80091fe:	6023      	strmi	r3, [r4, #0]
 8009200:	b91e      	cbnz	r6, 800920a <_printf_i+0x196>
 8009202:	6823      	ldr	r3, [r4, #0]
 8009204:	f023 0320 	bic.w	r3, r3, #32
 8009208:	6023      	str	r3, [r4, #0]
 800920a:	2310      	movs	r3, #16
 800920c:	e7b0      	b.n	8009170 <_printf_i+0xfc>
 800920e:	6823      	ldr	r3, [r4, #0]
 8009210:	f043 0320 	orr.w	r3, r3, #32
 8009214:	6023      	str	r3, [r4, #0]
 8009216:	2378      	movs	r3, #120	; 0x78
 8009218:	4828      	ldr	r0, [pc, #160]	; (80092bc <_printf_i+0x248>)
 800921a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800921e:	e7e3      	b.n	80091e8 <_printf_i+0x174>
 8009220:	0659      	lsls	r1, r3, #25
 8009222:	bf48      	it	mi
 8009224:	b2b6      	uxthmi	r6, r6
 8009226:	e7e6      	b.n	80091f6 <_printf_i+0x182>
 8009228:	4615      	mov	r5, r2
 800922a:	e7bb      	b.n	80091a4 <_printf_i+0x130>
 800922c:	682b      	ldr	r3, [r5, #0]
 800922e:	6826      	ldr	r6, [r4, #0]
 8009230:	6961      	ldr	r1, [r4, #20]
 8009232:	1d18      	adds	r0, r3, #4
 8009234:	6028      	str	r0, [r5, #0]
 8009236:	0635      	lsls	r5, r6, #24
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	d501      	bpl.n	8009240 <_printf_i+0x1cc>
 800923c:	6019      	str	r1, [r3, #0]
 800923e:	e002      	b.n	8009246 <_printf_i+0x1d2>
 8009240:	0670      	lsls	r0, r6, #25
 8009242:	d5fb      	bpl.n	800923c <_printf_i+0x1c8>
 8009244:	8019      	strh	r1, [r3, #0]
 8009246:	2300      	movs	r3, #0
 8009248:	6123      	str	r3, [r4, #16]
 800924a:	4615      	mov	r5, r2
 800924c:	e7ba      	b.n	80091c4 <_printf_i+0x150>
 800924e:	682b      	ldr	r3, [r5, #0]
 8009250:	1d1a      	adds	r2, r3, #4
 8009252:	602a      	str	r2, [r5, #0]
 8009254:	681d      	ldr	r5, [r3, #0]
 8009256:	6862      	ldr	r2, [r4, #4]
 8009258:	2100      	movs	r1, #0
 800925a:	4628      	mov	r0, r5
 800925c:	f7f6 ffc0 	bl	80001e0 <memchr>
 8009260:	b108      	cbz	r0, 8009266 <_printf_i+0x1f2>
 8009262:	1b40      	subs	r0, r0, r5
 8009264:	6060      	str	r0, [r4, #4]
 8009266:	6863      	ldr	r3, [r4, #4]
 8009268:	6123      	str	r3, [r4, #16]
 800926a:	2300      	movs	r3, #0
 800926c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009270:	e7a8      	b.n	80091c4 <_printf_i+0x150>
 8009272:	6923      	ldr	r3, [r4, #16]
 8009274:	462a      	mov	r2, r5
 8009276:	4649      	mov	r1, r9
 8009278:	4640      	mov	r0, r8
 800927a:	47d0      	blx	sl
 800927c:	3001      	adds	r0, #1
 800927e:	d0ab      	beq.n	80091d8 <_printf_i+0x164>
 8009280:	6823      	ldr	r3, [r4, #0]
 8009282:	079b      	lsls	r3, r3, #30
 8009284:	d413      	bmi.n	80092ae <_printf_i+0x23a>
 8009286:	68e0      	ldr	r0, [r4, #12]
 8009288:	9b03      	ldr	r3, [sp, #12]
 800928a:	4298      	cmp	r0, r3
 800928c:	bfb8      	it	lt
 800928e:	4618      	movlt	r0, r3
 8009290:	e7a4      	b.n	80091dc <_printf_i+0x168>
 8009292:	2301      	movs	r3, #1
 8009294:	4632      	mov	r2, r6
 8009296:	4649      	mov	r1, r9
 8009298:	4640      	mov	r0, r8
 800929a:	47d0      	blx	sl
 800929c:	3001      	adds	r0, #1
 800929e:	d09b      	beq.n	80091d8 <_printf_i+0x164>
 80092a0:	3501      	adds	r5, #1
 80092a2:	68e3      	ldr	r3, [r4, #12]
 80092a4:	9903      	ldr	r1, [sp, #12]
 80092a6:	1a5b      	subs	r3, r3, r1
 80092a8:	42ab      	cmp	r3, r5
 80092aa:	dcf2      	bgt.n	8009292 <_printf_i+0x21e>
 80092ac:	e7eb      	b.n	8009286 <_printf_i+0x212>
 80092ae:	2500      	movs	r5, #0
 80092b0:	f104 0619 	add.w	r6, r4, #25
 80092b4:	e7f5      	b.n	80092a2 <_printf_i+0x22e>
 80092b6:	bf00      	nop
 80092b8:	0800bab6 	.word	0x0800bab6
 80092bc:	0800bac7 	.word	0x0800bac7

080092c0 <iprintf>:
 80092c0:	b40f      	push	{r0, r1, r2, r3}
 80092c2:	4b0a      	ldr	r3, [pc, #40]	; (80092ec <iprintf+0x2c>)
 80092c4:	b513      	push	{r0, r1, r4, lr}
 80092c6:	681c      	ldr	r4, [r3, #0]
 80092c8:	b124      	cbz	r4, 80092d4 <iprintf+0x14>
 80092ca:	69a3      	ldr	r3, [r4, #24]
 80092cc:	b913      	cbnz	r3, 80092d4 <iprintf+0x14>
 80092ce:	4620      	mov	r0, r4
 80092d0:	f001 f8ee 	bl	800a4b0 <__sinit>
 80092d4:	ab05      	add	r3, sp, #20
 80092d6:	9a04      	ldr	r2, [sp, #16]
 80092d8:	68a1      	ldr	r1, [r4, #8]
 80092da:	9301      	str	r3, [sp, #4]
 80092dc:	4620      	mov	r0, r4
 80092de:	f001 fe9d 	bl	800b01c <_vfiprintf_r>
 80092e2:	b002      	add	sp, #8
 80092e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80092e8:	b004      	add	sp, #16
 80092ea:	4770      	bx	lr
 80092ec:	20000010 	.word	0x20000010

080092f0 <putchar>:
 80092f0:	4b09      	ldr	r3, [pc, #36]	; (8009318 <putchar+0x28>)
 80092f2:	b513      	push	{r0, r1, r4, lr}
 80092f4:	681c      	ldr	r4, [r3, #0]
 80092f6:	4601      	mov	r1, r0
 80092f8:	b134      	cbz	r4, 8009308 <putchar+0x18>
 80092fa:	69a3      	ldr	r3, [r4, #24]
 80092fc:	b923      	cbnz	r3, 8009308 <putchar+0x18>
 80092fe:	9001      	str	r0, [sp, #4]
 8009300:	4620      	mov	r0, r4
 8009302:	f001 f8d5 	bl	800a4b0 <__sinit>
 8009306:	9901      	ldr	r1, [sp, #4]
 8009308:	68a2      	ldr	r2, [r4, #8]
 800930a:	4620      	mov	r0, r4
 800930c:	b002      	add	sp, #8
 800930e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009312:	f001 bfb3 	b.w	800b27c <_putc_r>
 8009316:	bf00      	nop
 8009318:	20000010 	.word	0x20000010

0800931c <_puts_r>:
 800931c:	b570      	push	{r4, r5, r6, lr}
 800931e:	460e      	mov	r6, r1
 8009320:	4605      	mov	r5, r0
 8009322:	b118      	cbz	r0, 800932c <_puts_r+0x10>
 8009324:	6983      	ldr	r3, [r0, #24]
 8009326:	b90b      	cbnz	r3, 800932c <_puts_r+0x10>
 8009328:	f001 f8c2 	bl	800a4b0 <__sinit>
 800932c:	69ab      	ldr	r3, [r5, #24]
 800932e:	68ac      	ldr	r4, [r5, #8]
 8009330:	b913      	cbnz	r3, 8009338 <_puts_r+0x1c>
 8009332:	4628      	mov	r0, r5
 8009334:	f001 f8bc 	bl	800a4b0 <__sinit>
 8009338:	4b2c      	ldr	r3, [pc, #176]	; (80093ec <_puts_r+0xd0>)
 800933a:	429c      	cmp	r4, r3
 800933c:	d120      	bne.n	8009380 <_puts_r+0x64>
 800933e:	686c      	ldr	r4, [r5, #4]
 8009340:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009342:	07db      	lsls	r3, r3, #31
 8009344:	d405      	bmi.n	8009352 <_puts_r+0x36>
 8009346:	89a3      	ldrh	r3, [r4, #12]
 8009348:	0598      	lsls	r0, r3, #22
 800934a:	d402      	bmi.n	8009352 <_puts_r+0x36>
 800934c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800934e:	f001 f952 	bl	800a5f6 <__retarget_lock_acquire_recursive>
 8009352:	89a3      	ldrh	r3, [r4, #12]
 8009354:	0719      	lsls	r1, r3, #28
 8009356:	d51d      	bpl.n	8009394 <_puts_r+0x78>
 8009358:	6923      	ldr	r3, [r4, #16]
 800935a:	b1db      	cbz	r3, 8009394 <_puts_r+0x78>
 800935c:	3e01      	subs	r6, #1
 800935e:	68a3      	ldr	r3, [r4, #8]
 8009360:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009364:	3b01      	subs	r3, #1
 8009366:	60a3      	str	r3, [r4, #8]
 8009368:	bb39      	cbnz	r1, 80093ba <_puts_r+0x9e>
 800936a:	2b00      	cmp	r3, #0
 800936c:	da38      	bge.n	80093e0 <_puts_r+0xc4>
 800936e:	4622      	mov	r2, r4
 8009370:	210a      	movs	r1, #10
 8009372:	4628      	mov	r0, r5
 8009374:	f000 f848 	bl	8009408 <__swbuf_r>
 8009378:	3001      	adds	r0, #1
 800937a:	d011      	beq.n	80093a0 <_puts_r+0x84>
 800937c:	250a      	movs	r5, #10
 800937e:	e011      	b.n	80093a4 <_puts_r+0x88>
 8009380:	4b1b      	ldr	r3, [pc, #108]	; (80093f0 <_puts_r+0xd4>)
 8009382:	429c      	cmp	r4, r3
 8009384:	d101      	bne.n	800938a <_puts_r+0x6e>
 8009386:	68ac      	ldr	r4, [r5, #8]
 8009388:	e7da      	b.n	8009340 <_puts_r+0x24>
 800938a:	4b1a      	ldr	r3, [pc, #104]	; (80093f4 <_puts_r+0xd8>)
 800938c:	429c      	cmp	r4, r3
 800938e:	bf08      	it	eq
 8009390:	68ec      	ldreq	r4, [r5, #12]
 8009392:	e7d5      	b.n	8009340 <_puts_r+0x24>
 8009394:	4621      	mov	r1, r4
 8009396:	4628      	mov	r0, r5
 8009398:	f000 f888 	bl	80094ac <__swsetup_r>
 800939c:	2800      	cmp	r0, #0
 800939e:	d0dd      	beq.n	800935c <_puts_r+0x40>
 80093a0:	f04f 35ff 	mov.w	r5, #4294967295
 80093a4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80093a6:	07da      	lsls	r2, r3, #31
 80093a8:	d405      	bmi.n	80093b6 <_puts_r+0x9a>
 80093aa:	89a3      	ldrh	r3, [r4, #12]
 80093ac:	059b      	lsls	r3, r3, #22
 80093ae:	d402      	bmi.n	80093b6 <_puts_r+0x9a>
 80093b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80093b2:	f001 f921 	bl	800a5f8 <__retarget_lock_release_recursive>
 80093b6:	4628      	mov	r0, r5
 80093b8:	bd70      	pop	{r4, r5, r6, pc}
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	da04      	bge.n	80093c8 <_puts_r+0xac>
 80093be:	69a2      	ldr	r2, [r4, #24]
 80093c0:	429a      	cmp	r2, r3
 80093c2:	dc06      	bgt.n	80093d2 <_puts_r+0xb6>
 80093c4:	290a      	cmp	r1, #10
 80093c6:	d004      	beq.n	80093d2 <_puts_r+0xb6>
 80093c8:	6823      	ldr	r3, [r4, #0]
 80093ca:	1c5a      	adds	r2, r3, #1
 80093cc:	6022      	str	r2, [r4, #0]
 80093ce:	7019      	strb	r1, [r3, #0]
 80093d0:	e7c5      	b.n	800935e <_puts_r+0x42>
 80093d2:	4622      	mov	r2, r4
 80093d4:	4628      	mov	r0, r5
 80093d6:	f000 f817 	bl	8009408 <__swbuf_r>
 80093da:	3001      	adds	r0, #1
 80093dc:	d1bf      	bne.n	800935e <_puts_r+0x42>
 80093de:	e7df      	b.n	80093a0 <_puts_r+0x84>
 80093e0:	6823      	ldr	r3, [r4, #0]
 80093e2:	250a      	movs	r5, #10
 80093e4:	1c5a      	adds	r2, r3, #1
 80093e6:	6022      	str	r2, [r4, #0]
 80093e8:	701d      	strb	r5, [r3, #0]
 80093ea:	e7db      	b.n	80093a4 <_puts_r+0x88>
 80093ec:	0800bb88 	.word	0x0800bb88
 80093f0:	0800bba8 	.word	0x0800bba8
 80093f4:	0800bb68 	.word	0x0800bb68

080093f8 <puts>:
 80093f8:	4b02      	ldr	r3, [pc, #8]	; (8009404 <puts+0xc>)
 80093fa:	4601      	mov	r1, r0
 80093fc:	6818      	ldr	r0, [r3, #0]
 80093fe:	f7ff bf8d 	b.w	800931c <_puts_r>
 8009402:	bf00      	nop
 8009404:	20000010 	.word	0x20000010

08009408 <__swbuf_r>:
 8009408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800940a:	460e      	mov	r6, r1
 800940c:	4614      	mov	r4, r2
 800940e:	4605      	mov	r5, r0
 8009410:	b118      	cbz	r0, 800941a <__swbuf_r+0x12>
 8009412:	6983      	ldr	r3, [r0, #24]
 8009414:	b90b      	cbnz	r3, 800941a <__swbuf_r+0x12>
 8009416:	f001 f84b 	bl	800a4b0 <__sinit>
 800941a:	4b21      	ldr	r3, [pc, #132]	; (80094a0 <__swbuf_r+0x98>)
 800941c:	429c      	cmp	r4, r3
 800941e:	d12b      	bne.n	8009478 <__swbuf_r+0x70>
 8009420:	686c      	ldr	r4, [r5, #4]
 8009422:	69a3      	ldr	r3, [r4, #24]
 8009424:	60a3      	str	r3, [r4, #8]
 8009426:	89a3      	ldrh	r3, [r4, #12]
 8009428:	071a      	lsls	r2, r3, #28
 800942a:	d52f      	bpl.n	800948c <__swbuf_r+0x84>
 800942c:	6923      	ldr	r3, [r4, #16]
 800942e:	b36b      	cbz	r3, 800948c <__swbuf_r+0x84>
 8009430:	6923      	ldr	r3, [r4, #16]
 8009432:	6820      	ldr	r0, [r4, #0]
 8009434:	1ac0      	subs	r0, r0, r3
 8009436:	6963      	ldr	r3, [r4, #20]
 8009438:	b2f6      	uxtb	r6, r6
 800943a:	4283      	cmp	r3, r0
 800943c:	4637      	mov	r7, r6
 800943e:	dc04      	bgt.n	800944a <__swbuf_r+0x42>
 8009440:	4621      	mov	r1, r4
 8009442:	4628      	mov	r0, r5
 8009444:	f000 ffa0 	bl	800a388 <_fflush_r>
 8009448:	bb30      	cbnz	r0, 8009498 <__swbuf_r+0x90>
 800944a:	68a3      	ldr	r3, [r4, #8]
 800944c:	3b01      	subs	r3, #1
 800944e:	60a3      	str	r3, [r4, #8]
 8009450:	6823      	ldr	r3, [r4, #0]
 8009452:	1c5a      	adds	r2, r3, #1
 8009454:	6022      	str	r2, [r4, #0]
 8009456:	701e      	strb	r6, [r3, #0]
 8009458:	6963      	ldr	r3, [r4, #20]
 800945a:	3001      	adds	r0, #1
 800945c:	4283      	cmp	r3, r0
 800945e:	d004      	beq.n	800946a <__swbuf_r+0x62>
 8009460:	89a3      	ldrh	r3, [r4, #12]
 8009462:	07db      	lsls	r3, r3, #31
 8009464:	d506      	bpl.n	8009474 <__swbuf_r+0x6c>
 8009466:	2e0a      	cmp	r6, #10
 8009468:	d104      	bne.n	8009474 <__swbuf_r+0x6c>
 800946a:	4621      	mov	r1, r4
 800946c:	4628      	mov	r0, r5
 800946e:	f000 ff8b 	bl	800a388 <_fflush_r>
 8009472:	b988      	cbnz	r0, 8009498 <__swbuf_r+0x90>
 8009474:	4638      	mov	r0, r7
 8009476:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009478:	4b0a      	ldr	r3, [pc, #40]	; (80094a4 <__swbuf_r+0x9c>)
 800947a:	429c      	cmp	r4, r3
 800947c:	d101      	bne.n	8009482 <__swbuf_r+0x7a>
 800947e:	68ac      	ldr	r4, [r5, #8]
 8009480:	e7cf      	b.n	8009422 <__swbuf_r+0x1a>
 8009482:	4b09      	ldr	r3, [pc, #36]	; (80094a8 <__swbuf_r+0xa0>)
 8009484:	429c      	cmp	r4, r3
 8009486:	bf08      	it	eq
 8009488:	68ec      	ldreq	r4, [r5, #12]
 800948a:	e7ca      	b.n	8009422 <__swbuf_r+0x1a>
 800948c:	4621      	mov	r1, r4
 800948e:	4628      	mov	r0, r5
 8009490:	f000 f80c 	bl	80094ac <__swsetup_r>
 8009494:	2800      	cmp	r0, #0
 8009496:	d0cb      	beq.n	8009430 <__swbuf_r+0x28>
 8009498:	f04f 37ff 	mov.w	r7, #4294967295
 800949c:	e7ea      	b.n	8009474 <__swbuf_r+0x6c>
 800949e:	bf00      	nop
 80094a0:	0800bb88 	.word	0x0800bb88
 80094a4:	0800bba8 	.word	0x0800bba8
 80094a8:	0800bb68 	.word	0x0800bb68

080094ac <__swsetup_r>:
 80094ac:	4b32      	ldr	r3, [pc, #200]	; (8009578 <__swsetup_r+0xcc>)
 80094ae:	b570      	push	{r4, r5, r6, lr}
 80094b0:	681d      	ldr	r5, [r3, #0]
 80094b2:	4606      	mov	r6, r0
 80094b4:	460c      	mov	r4, r1
 80094b6:	b125      	cbz	r5, 80094c2 <__swsetup_r+0x16>
 80094b8:	69ab      	ldr	r3, [r5, #24]
 80094ba:	b913      	cbnz	r3, 80094c2 <__swsetup_r+0x16>
 80094bc:	4628      	mov	r0, r5
 80094be:	f000 fff7 	bl	800a4b0 <__sinit>
 80094c2:	4b2e      	ldr	r3, [pc, #184]	; (800957c <__swsetup_r+0xd0>)
 80094c4:	429c      	cmp	r4, r3
 80094c6:	d10f      	bne.n	80094e8 <__swsetup_r+0x3c>
 80094c8:	686c      	ldr	r4, [r5, #4]
 80094ca:	89a3      	ldrh	r3, [r4, #12]
 80094cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80094d0:	0719      	lsls	r1, r3, #28
 80094d2:	d42c      	bmi.n	800952e <__swsetup_r+0x82>
 80094d4:	06dd      	lsls	r5, r3, #27
 80094d6:	d411      	bmi.n	80094fc <__swsetup_r+0x50>
 80094d8:	2309      	movs	r3, #9
 80094da:	6033      	str	r3, [r6, #0]
 80094dc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80094e0:	81a3      	strh	r3, [r4, #12]
 80094e2:	f04f 30ff 	mov.w	r0, #4294967295
 80094e6:	e03e      	b.n	8009566 <__swsetup_r+0xba>
 80094e8:	4b25      	ldr	r3, [pc, #148]	; (8009580 <__swsetup_r+0xd4>)
 80094ea:	429c      	cmp	r4, r3
 80094ec:	d101      	bne.n	80094f2 <__swsetup_r+0x46>
 80094ee:	68ac      	ldr	r4, [r5, #8]
 80094f0:	e7eb      	b.n	80094ca <__swsetup_r+0x1e>
 80094f2:	4b24      	ldr	r3, [pc, #144]	; (8009584 <__swsetup_r+0xd8>)
 80094f4:	429c      	cmp	r4, r3
 80094f6:	bf08      	it	eq
 80094f8:	68ec      	ldreq	r4, [r5, #12]
 80094fa:	e7e6      	b.n	80094ca <__swsetup_r+0x1e>
 80094fc:	0758      	lsls	r0, r3, #29
 80094fe:	d512      	bpl.n	8009526 <__swsetup_r+0x7a>
 8009500:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009502:	b141      	cbz	r1, 8009516 <__swsetup_r+0x6a>
 8009504:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009508:	4299      	cmp	r1, r3
 800950a:	d002      	beq.n	8009512 <__swsetup_r+0x66>
 800950c:	4630      	mov	r0, r6
 800950e:	f001 fc7b 	bl	800ae08 <_free_r>
 8009512:	2300      	movs	r3, #0
 8009514:	6363      	str	r3, [r4, #52]	; 0x34
 8009516:	89a3      	ldrh	r3, [r4, #12]
 8009518:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800951c:	81a3      	strh	r3, [r4, #12]
 800951e:	2300      	movs	r3, #0
 8009520:	6063      	str	r3, [r4, #4]
 8009522:	6923      	ldr	r3, [r4, #16]
 8009524:	6023      	str	r3, [r4, #0]
 8009526:	89a3      	ldrh	r3, [r4, #12]
 8009528:	f043 0308 	orr.w	r3, r3, #8
 800952c:	81a3      	strh	r3, [r4, #12]
 800952e:	6923      	ldr	r3, [r4, #16]
 8009530:	b94b      	cbnz	r3, 8009546 <__swsetup_r+0x9a>
 8009532:	89a3      	ldrh	r3, [r4, #12]
 8009534:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009538:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800953c:	d003      	beq.n	8009546 <__swsetup_r+0x9a>
 800953e:	4621      	mov	r1, r4
 8009540:	4630      	mov	r0, r6
 8009542:	f001 f87f 	bl	800a644 <__smakebuf_r>
 8009546:	89a0      	ldrh	r0, [r4, #12]
 8009548:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800954c:	f010 0301 	ands.w	r3, r0, #1
 8009550:	d00a      	beq.n	8009568 <__swsetup_r+0xbc>
 8009552:	2300      	movs	r3, #0
 8009554:	60a3      	str	r3, [r4, #8]
 8009556:	6963      	ldr	r3, [r4, #20]
 8009558:	425b      	negs	r3, r3
 800955a:	61a3      	str	r3, [r4, #24]
 800955c:	6923      	ldr	r3, [r4, #16]
 800955e:	b943      	cbnz	r3, 8009572 <__swsetup_r+0xc6>
 8009560:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009564:	d1ba      	bne.n	80094dc <__swsetup_r+0x30>
 8009566:	bd70      	pop	{r4, r5, r6, pc}
 8009568:	0781      	lsls	r1, r0, #30
 800956a:	bf58      	it	pl
 800956c:	6963      	ldrpl	r3, [r4, #20]
 800956e:	60a3      	str	r3, [r4, #8]
 8009570:	e7f4      	b.n	800955c <__swsetup_r+0xb0>
 8009572:	2000      	movs	r0, #0
 8009574:	e7f7      	b.n	8009566 <__swsetup_r+0xba>
 8009576:	bf00      	nop
 8009578:	20000010 	.word	0x20000010
 800957c:	0800bb88 	.word	0x0800bb88
 8009580:	0800bba8 	.word	0x0800bba8
 8009584:	0800bb68 	.word	0x0800bb68

08009588 <quorem>:
 8009588:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800958c:	6903      	ldr	r3, [r0, #16]
 800958e:	690c      	ldr	r4, [r1, #16]
 8009590:	42a3      	cmp	r3, r4
 8009592:	4607      	mov	r7, r0
 8009594:	f2c0 8081 	blt.w	800969a <quorem+0x112>
 8009598:	3c01      	subs	r4, #1
 800959a:	f101 0814 	add.w	r8, r1, #20
 800959e:	f100 0514 	add.w	r5, r0, #20
 80095a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80095a6:	9301      	str	r3, [sp, #4]
 80095a8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80095ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80095b0:	3301      	adds	r3, #1
 80095b2:	429a      	cmp	r2, r3
 80095b4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80095b8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80095bc:	fbb2 f6f3 	udiv	r6, r2, r3
 80095c0:	d331      	bcc.n	8009626 <quorem+0x9e>
 80095c2:	f04f 0e00 	mov.w	lr, #0
 80095c6:	4640      	mov	r0, r8
 80095c8:	46ac      	mov	ip, r5
 80095ca:	46f2      	mov	sl, lr
 80095cc:	f850 2b04 	ldr.w	r2, [r0], #4
 80095d0:	b293      	uxth	r3, r2
 80095d2:	fb06 e303 	mla	r3, r6, r3, lr
 80095d6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80095da:	b29b      	uxth	r3, r3
 80095dc:	ebaa 0303 	sub.w	r3, sl, r3
 80095e0:	f8dc a000 	ldr.w	sl, [ip]
 80095e4:	0c12      	lsrs	r2, r2, #16
 80095e6:	fa13 f38a 	uxtah	r3, r3, sl
 80095ea:	fb06 e202 	mla	r2, r6, r2, lr
 80095ee:	9300      	str	r3, [sp, #0]
 80095f0:	9b00      	ldr	r3, [sp, #0]
 80095f2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80095f6:	b292      	uxth	r2, r2
 80095f8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80095fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009600:	f8bd 3000 	ldrh.w	r3, [sp]
 8009604:	4581      	cmp	r9, r0
 8009606:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800960a:	f84c 3b04 	str.w	r3, [ip], #4
 800960e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009612:	d2db      	bcs.n	80095cc <quorem+0x44>
 8009614:	f855 300b 	ldr.w	r3, [r5, fp]
 8009618:	b92b      	cbnz	r3, 8009626 <quorem+0x9e>
 800961a:	9b01      	ldr	r3, [sp, #4]
 800961c:	3b04      	subs	r3, #4
 800961e:	429d      	cmp	r5, r3
 8009620:	461a      	mov	r2, r3
 8009622:	d32e      	bcc.n	8009682 <quorem+0xfa>
 8009624:	613c      	str	r4, [r7, #16]
 8009626:	4638      	mov	r0, r7
 8009628:	f001 fad6 	bl	800abd8 <__mcmp>
 800962c:	2800      	cmp	r0, #0
 800962e:	db24      	blt.n	800967a <quorem+0xf2>
 8009630:	3601      	adds	r6, #1
 8009632:	4628      	mov	r0, r5
 8009634:	f04f 0c00 	mov.w	ip, #0
 8009638:	f858 2b04 	ldr.w	r2, [r8], #4
 800963c:	f8d0 e000 	ldr.w	lr, [r0]
 8009640:	b293      	uxth	r3, r2
 8009642:	ebac 0303 	sub.w	r3, ip, r3
 8009646:	0c12      	lsrs	r2, r2, #16
 8009648:	fa13 f38e 	uxtah	r3, r3, lr
 800964c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009650:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009654:	b29b      	uxth	r3, r3
 8009656:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800965a:	45c1      	cmp	r9, r8
 800965c:	f840 3b04 	str.w	r3, [r0], #4
 8009660:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009664:	d2e8      	bcs.n	8009638 <quorem+0xb0>
 8009666:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800966a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800966e:	b922      	cbnz	r2, 800967a <quorem+0xf2>
 8009670:	3b04      	subs	r3, #4
 8009672:	429d      	cmp	r5, r3
 8009674:	461a      	mov	r2, r3
 8009676:	d30a      	bcc.n	800968e <quorem+0x106>
 8009678:	613c      	str	r4, [r7, #16]
 800967a:	4630      	mov	r0, r6
 800967c:	b003      	add	sp, #12
 800967e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009682:	6812      	ldr	r2, [r2, #0]
 8009684:	3b04      	subs	r3, #4
 8009686:	2a00      	cmp	r2, #0
 8009688:	d1cc      	bne.n	8009624 <quorem+0x9c>
 800968a:	3c01      	subs	r4, #1
 800968c:	e7c7      	b.n	800961e <quorem+0x96>
 800968e:	6812      	ldr	r2, [r2, #0]
 8009690:	3b04      	subs	r3, #4
 8009692:	2a00      	cmp	r2, #0
 8009694:	d1f0      	bne.n	8009678 <quorem+0xf0>
 8009696:	3c01      	subs	r4, #1
 8009698:	e7eb      	b.n	8009672 <quorem+0xea>
 800969a:	2000      	movs	r0, #0
 800969c:	e7ee      	b.n	800967c <quorem+0xf4>
	...

080096a0 <_dtoa_r>:
 80096a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096a4:	ed2d 8b04 	vpush	{d8-d9}
 80096a8:	ec57 6b10 	vmov	r6, r7, d0
 80096ac:	b093      	sub	sp, #76	; 0x4c
 80096ae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80096b0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80096b4:	9106      	str	r1, [sp, #24]
 80096b6:	ee10 aa10 	vmov	sl, s0
 80096ba:	4604      	mov	r4, r0
 80096bc:	9209      	str	r2, [sp, #36]	; 0x24
 80096be:	930c      	str	r3, [sp, #48]	; 0x30
 80096c0:	46bb      	mov	fp, r7
 80096c2:	b975      	cbnz	r5, 80096e2 <_dtoa_r+0x42>
 80096c4:	2010      	movs	r0, #16
 80096c6:	f000 fffd 	bl	800a6c4 <malloc>
 80096ca:	4602      	mov	r2, r0
 80096cc:	6260      	str	r0, [r4, #36]	; 0x24
 80096ce:	b920      	cbnz	r0, 80096da <_dtoa_r+0x3a>
 80096d0:	4ba7      	ldr	r3, [pc, #668]	; (8009970 <_dtoa_r+0x2d0>)
 80096d2:	21ea      	movs	r1, #234	; 0xea
 80096d4:	48a7      	ldr	r0, [pc, #668]	; (8009974 <_dtoa_r+0x2d4>)
 80096d6:	f001 fe7f 	bl	800b3d8 <__assert_func>
 80096da:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80096de:	6005      	str	r5, [r0, #0]
 80096e0:	60c5      	str	r5, [r0, #12]
 80096e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80096e4:	6819      	ldr	r1, [r3, #0]
 80096e6:	b151      	cbz	r1, 80096fe <_dtoa_r+0x5e>
 80096e8:	685a      	ldr	r2, [r3, #4]
 80096ea:	604a      	str	r2, [r1, #4]
 80096ec:	2301      	movs	r3, #1
 80096ee:	4093      	lsls	r3, r2
 80096f0:	608b      	str	r3, [r1, #8]
 80096f2:	4620      	mov	r0, r4
 80096f4:	f001 f82e 	bl	800a754 <_Bfree>
 80096f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80096fa:	2200      	movs	r2, #0
 80096fc:	601a      	str	r2, [r3, #0]
 80096fe:	1e3b      	subs	r3, r7, #0
 8009700:	bfaa      	itet	ge
 8009702:	2300      	movge	r3, #0
 8009704:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009708:	f8c8 3000 	strge.w	r3, [r8]
 800970c:	4b9a      	ldr	r3, [pc, #616]	; (8009978 <_dtoa_r+0x2d8>)
 800970e:	bfbc      	itt	lt
 8009710:	2201      	movlt	r2, #1
 8009712:	f8c8 2000 	strlt.w	r2, [r8]
 8009716:	ea33 030b 	bics.w	r3, r3, fp
 800971a:	d11b      	bne.n	8009754 <_dtoa_r+0xb4>
 800971c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800971e:	f242 730f 	movw	r3, #9999	; 0x270f
 8009722:	6013      	str	r3, [r2, #0]
 8009724:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009728:	4333      	orrs	r3, r6
 800972a:	f000 8592 	beq.w	800a252 <_dtoa_r+0xbb2>
 800972e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009730:	b963      	cbnz	r3, 800974c <_dtoa_r+0xac>
 8009732:	4b92      	ldr	r3, [pc, #584]	; (800997c <_dtoa_r+0x2dc>)
 8009734:	e022      	b.n	800977c <_dtoa_r+0xdc>
 8009736:	4b92      	ldr	r3, [pc, #584]	; (8009980 <_dtoa_r+0x2e0>)
 8009738:	9301      	str	r3, [sp, #4]
 800973a:	3308      	adds	r3, #8
 800973c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800973e:	6013      	str	r3, [r2, #0]
 8009740:	9801      	ldr	r0, [sp, #4]
 8009742:	b013      	add	sp, #76	; 0x4c
 8009744:	ecbd 8b04 	vpop	{d8-d9}
 8009748:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800974c:	4b8b      	ldr	r3, [pc, #556]	; (800997c <_dtoa_r+0x2dc>)
 800974e:	9301      	str	r3, [sp, #4]
 8009750:	3303      	adds	r3, #3
 8009752:	e7f3      	b.n	800973c <_dtoa_r+0x9c>
 8009754:	2200      	movs	r2, #0
 8009756:	2300      	movs	r3, #0
 8009758:	4650      	mov	r0, sl
 800975a:	4659      	mov	r1, fp
 800975c:	f7f7 f9b4 	bl	8000ac8 <__aeabi_dcmpeq>
 8009760:	ec4b ab19 	vmov	d9, sl, fp
 8009764:	4680      	mov	r8, r0
 8009766:	b158      	cbz	r0, 8009780 <_dtoa_r+0xe0>
 8009768:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800976a:	2301      	movs	r3, #1
 800976c:	6013      	str	r3, [r2, #0]
 800976e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009770:	2b00      	cmp	r3, #0
 8009772:	f000 856b 	beq.w	800a24c <_dtoa_r+0xbac>
 8009776:	4883      	ldr	r0, [pc, #524]	; (8009984 <_dtoa_r+0x2e4>)
 8009778:	6018      	str	r0, [r3, #0]
 800977a:	1e43      	subs	r3, r0, #1
 800977c:	9301      	str	r3, [sp, #4]
 800977e:	e7df      	b.n	8009740 <_dtoa_r+0xa0>
 8009780:	ec4b ab10 	vmov	d0, sl, fp
 8009784:	aa10      	add	r2, sp, #64	; 0x40
 8009786:	a911      	add	r1, sp, #68	; 0x44
 8009788:	4620      	mov	r0, r4
 800978a:	f001 facb 	bl	800ad24 <__d2b>
 800978e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8009792:	ee08 0a10 	vmov	s16, r0
 8009796:	2d00      	cmp	r5, #0
 8009798:	f000 8084 	beq.w	80098a4 <_dtoa_r+0x204>
 800979c:	ee19 3a90 	vmov	r3, s19
 80097a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80097a4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80097a8:	4656      	mov	r6, sl
 80097aa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80097ae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80097b2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80097b6:	4b74      	ldr	r3, [pc, #464]	; (8009988 <_dtoa_r+0x2e8>)
 80097b8:	2200      	movs	r2, #0
 80097ba:	4630      	mov	r0, r6
 80097bc:	4639      	mov	r1, r7
 80097be:	f7f6 fd63 	bl	8000288 <__aeabi_dsub>
 80097c2:	a365      	add	r3, pc, #404	; (adr r3, 8009958 <_dtoa_r+0x2b8>)
 80097c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097c8:	f7f6 ff16 	bl	80005f8 <__aeabi_dmul>
 80097cc:	a364      	add	r3, pc, #400	; (adr r3, 8009960 <_dtoa_r+0x2c0>)
 80097ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097d2:	f7f6 fd5b 	bl	800028c <__adddf3>
 80097d6:	4606      	mov	r6, r0
 80097d8:	4628      	mov	r0, r5
 80097da:	460f      	mov	r7, r1
 80097dc:	f7f6 fea2 	bl	8000524 <__aeabi_i2d>
 80097e0:	a361      	add	r3, pc, #388	; (adr r3, 8009968 <_dtoa_r+0x2c8>)
 80097e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097e6:	f7f6 ff07 	bl	80005f8 <__aeabi_dmul>
 80097ea:	4602      	mov	r2, r0
 80097ec:	460b      	mov	r3, r1
 80097ee:	4630      	mov	r0, r6
 80097f0:	4639      	mov	r1, r7
 80097f2:	f7f6 fd4b 	bl	800028c <__adddf3>
 80097f6:	4606      	mov	r6, r0
 80097f8:	460f      	mov	r7, r1
 80097fa:	f7f7 f9ad 	bl	8000b58 <__aeabi_d2iz>
 80097fe:	2200      	movs	r2, #0
 8009800:	9000      	str	r0, [sp, #0]
 8009802:	2300      	movs	r3, #0
 8009804:	4630      	mov	r0, r6
 8009806:	4639      	mov	r1, r7
 8009808:	f7f7 f968 	bl	8000adc <__aeabi_dcmplt>
 800980c:	b150      	cbz	r0, 8009824 <_dtoa_r+0x184>
 800980e:	9800      	ldr	r0, [sp, #0]
 8009810:	f7f6 fe88 	bl	8000524 <__aeabi_i2d>
 8009814:	4632      	mov	r2, r6
 8009816:	463b      	mov	r3, r7
 8009818:	f7f7 f956 	bl	8000ac8 <__aeabi_dcmpeq>
 800981c:	b910      	cbnz	r0, 8009824 <_dtoa_r+0x184>
 800981e:	9b00      	ldr	r3, [sp, #0]
 8009820:	3b01      	subs	r3, #1
 8009822:	9300      	str	r3, [sp, #0]
 8009824:	9b00      	ldr	r3, [sp, #0]
 8009826:	2b16      	cmp	r3, #22
 8009828:	d85a      	bhi.n	80098e0 <_dtoa_r+0x240>
 800982a:	9a00      	ldr	r2, [sp, #0]
 800982c:	4b57      	ldr	r3, [pc, #348]	; (800998c <_dtoa_r+0x2ec>)
 800982e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009836:	ec51 0b19 	vmov	r0, r1, d9
 800983a:	f7f7 f94f 	bl	8000adc <__aeabi_dcmplt>
 800983e:	2800      	cmp	r0, #0
 8009840:	d050      	beq.n	80098e4 <_dtoa_r+0x244>
 8009842:	9b00      	ldr	r3, [sp, #0]
 8009844:	3b01      	subs	r3, #1
 8009846:	9300      	str	r3, [sp, #0]
 8009848:	2300      	movs	r3, #0
 800984a:	930b      	str	r3, [sp, #44]	; 0x2c
 800984c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800984e:	1b5d      	subs	r5, r3, r5
 8009850:	1e6b      	subs	r3, r5, #1
 8009852:	9305      	str	r3, [sp, #20]
 8009854:	bf45      	ittet	mi
 8009856:	f1c5 0301 	rsbmi	r3, r5, #1
 800985a:	9304      	strmi	r3, [sp, #16]
 800985c:	2300      	movpl	r3, #0
 800985e:	2300      	movmi	r3, #0
 8009860:	bf4c      	ite	mi
 8009862:	9305      	strmi	r3, [sp, #20]
 8009864:	9304      	strpl	r3, [sp, #16]
 8009866:	9b00      	ldr	r3, [sp, #0]
 8009868:	2b00      	cmp	r3, #0
 800986a:	db3d      	blt.n	80098e8 <_dtoa_r+0x248>
 800986c:	9b05      	ldr	r3, [sp, #20]
 800986e:	9a00      	ldr	r2, [sp, #0]
 8009870:	920a      	str	r2, [sp, #40]	; 0x28
 8009872:	4413      	add	r3, r2
 8009874:	9305      	str	r3, [sp, #20]
 8009876:	2300      	movs	r3, #0
 8009878:	9307      	str	r3, [sp, #28]
 800987a:	9b06      	ldr	r3, [sp, #24]
 800987c:	2b09      	cmp	r3, #9
 800987e:	f200 8089 	bhi.w	8009994 <_dtoa_r+0x2f4>
 8009882:	2b05      	cmp	r3, #5
 8009884:	bfc4      	itt	gt
 8009886:	3b04      	subgt	r3, #4
 8009888:	9306      	strgt	r3, [sp, #24]
 800988a:	9b06      	ldr	r3, [sp, #24]
 800988c:	f1a3 0302 	sub.w	r3, r3, #2
 8009890:	bfcc      	ite	gt
 8009892:	2500      	movgt	r5, #0
 8009894:	2501      	movle	r5, #1
 8009896:	2b03      	cmp	r3, #3
 8009898:	f200 8087 	bhi.w	80099aa <_dtoa_r+0x30a>
 800989c:	e8df f003 	tbb	[pc, r3]
 80098a0:	59383a2d 	.word	0x59383a2d
 80098a4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80098a8:	441d      	add	r5, r3
 80098aa:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80098ae:	2b20      	cmp	r3, #32
 80098b0:	bfc1      	itttt	gt
 80098b2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80098b6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80098ba:	fa0b f303 	lslgt.w	r3, fp, r3
 80098be:	fa26 f000 	lsrgt.w	r0, r6, r0
 80098c2:	bfda      	itte	le
 80098c4:	f1c3 0320 	rsble	r3, r3, #32
 80098c8:	fa06 f003 	lslle.w	r0, r6, r3
 80098cc:	4318      	orrgt	r0, r3
 80098ce:	f7f6 fe19 	bl	8000504 <__aeabi_ui2d>
 80098d2:	2301      	movs	r3, #1
 80098d4:	4606      	mov	r6, r0
 80098d6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80098da:	3d01      	subs	r5, #1
 80098dc:	930e      	str	r3, [sp, #56]	; 0x38
 80098de:	e76a      	b.n	80097b6 <_dtoa_r+0x116>
 80098e0:	2301      	movs	r3, #1
 80098e2:	e7b2      	b.n	800984a <_dtoa_r+0x1aa>
 80098e4:	900b      	str	r0, [sp, #44]	; 0x2c
 80098e6:	e7b1      	b.n	800984c <_dtoa_r+0x1ac>
 80098e8:	9b04      	ldr	r3, [sp, #16]
 80098ea:	9a00      	ldr	r2, [sp, #0]
 80098ec:	1a9b      	subs	r3, r3, r2
 80098ee:	9304      	str	r3, [sp, #16]
 80098f0:	4253      	negs	r3, r2
 80098f2:	9307      	str	r3, [sp, #28]
 80098f4:	2300      	movs	r3, #0
 80098f6:	930a      	str	r3, [sp, #40]	; 0x28
 80098f8:	e7bf      	b.n	800987a <_dtoa_r+0x1da>
 80098fa:	2300      	movs	r3, #0
 80098fc:	9308      	str	r3, [sp, #32]
 80098fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009900:	2b00      	cmp	r3, #0
 8009902:	dc55      	bgt.n	80099b0 <_dtoa_r+0x310>
 8009904:	2301      	movs	r3, #1
 8009906:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800990a:	461a      	mov	r2, r3
 800990c:	9209      	str	r2, [sp, #36]	; 0x24
 800990e:	e00c      	b.n	800992a <_dtoa_r+0x28a>
 8009910:	2301      	movs	r3, #1
 8009912:	e7f3      	b.n	80098fc <_dtoa_r+0x25c>
 8009914:	2300      	movs	r3, #0
 8009916:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009918:	9308      	str	r3, [sp, #32]
 800991a:	9b00      	ldr	r3, [sp, #0]
 800991c:	4413      	add	r3, r2
 800991e:	9302      	str	r3, [sp, #8]
 8009920:	3301      	adds	r3, #1
 8009922:	2b01      	cmp	r3, #1
 8009924:	9303      	str	r3, [sp, #12]
 8009926:	bfb8      	it	lt
 8009928:	2301      	movlt	r3, #1
 800992a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800992c:	2200      	movs	r2, #0
 800992e:	6042      	str	r2, [r0, #4]
 8009930:	2204      	movs	r2, #4
 8009932:	f102 0614 	add.w	r6, r2, #20
 8009936:	429e      	cmp	r6, r3
 8009938:	6841      	ldr	r1, [r0, #4]
 800993a:	d93d      	bls.n	80099b8 <_dtoa_r+0x318>
 800993c:	4620      	mov	r0, r4
 800993e:	f000 fec9 	bl	800a6d4 <_Balloc>
 8009942:	9001      	str	r0, [sp, #4]
 8009944:	2800      	cmp	r0, #0
 8009946:	d13b      	bne.n	80099c0 <_dtoa_r+0x320>
 8009948:	4b11      	ldr	r3, [pc, #68]	; (8009990 <_dtoa_r+0x2f0>)
 800994a:	4602      	mov	r2, r0
 800994c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009950:	e6c0      	b.n	80096d4 <_dtoa_r+0x34>
 8009952:	2301      	movs	r3, #1
 8009954:	e7df      	b.n	8009916 <_dtoa_r+0x276>
 8009956:	bf00      	nop
 8009958:	636f4361 	.word	0x636f4361
 800995c:	3fd287a7 	.word	0x3fd287a7
 8009960:	8b60c8b3 	.word	0x8b60c8b3
 8009964:	3fc68a28 	.word	0x3fc68a28
 8009968:	509f79fb 	.word	0x509f79fb
 800996c:	3fd34413 	.word	0x3fd34413
 8009970:	0800bae5 	.word	0x0800bae5
 8009974:	0800bafc 	.word	0x0800bafc
 8009978:	7ff00000 	.word	0x7ff00000
 800997c:	0800bae1 	.word	0x0800bae1
 8009980:	0800bad8 	.word	0x0800bad8
 8009984:	0800bab5 	.word	0x0800bab5
 8009988:	3ff80000 	.word	0x3ff80000
 800998c:	0800bc50 	.word	0x0800bc50
 8009990:	0800bb57 	.word	0x0800bb57
 8009994:	2501      	movs	r5, #1
 8009996:	2300      	movs	r3, #0
 8009998:	9306      	str	r3, [sp, #24]
 800999a:	9508      	str	r5, [sp, #32]
 800999c:	f04f 33ff 	mov.w	r3, #4294967295
 80099a0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80099a4:	2200      	movs	r2, #0
 80099a6:	2312      	movs	r3, #18
 80099a8:	e7b0      	b.n	800990c <_dtoa_r+0x26c>
 80099aa:	2301      	movs	r3, #1
 80099ac:	9308      	str	r3, [sp, #32]
 80099ae:	e7f5      	b.n	800999c <_dtoa_r+0x2fc>
 80099b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099b2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80099b6:	e7b8      	b.n	800992a <_dtoa_r+0x28a>
 80099b8:	3101      	adds	r1, #1
 80099ba:	6041      	str	r1, [r0, #4]
 80099bc:	0052      	lsls	r2, r2, #1
 80099be:	e7b8      	b.n	8009932 <_dtoa_r+0x292>
 80099c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80099c2:	9a01      	ldr	r2, [sp, #4]
 80099c4:	601a      	str	r2, [r3, #0]
 80099c6:	9b03      	ldr	r3, [sp, #12]
 80099c8:	2b0e      	cmp	r3, #14
 80099ca:	f200 809d 	bhi.w	8009b08 <_dtoa_r+0x468>
 80099ce:	2d00      	cmp	r5, #0
 80099d0:	f000 809a 	beq.w	8009b08 <_dtoa_r+0x468>
 80099d4:	9b00      	ldr	r3, [sp, #0]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	dd32      	ble.n	8009a40 <_dtoa_r+0x3a0>
 80099da:	4ab7      	ldr	r2, [pc, #732]	; (8009cb8 <_dtoa_r+0x618>)
 80099dc:	f003 030f 	and.w	r3, r3, #15
 80099e0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80099e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80099e8:	9b00      	ldr	r3, [sp, #0]
 80099ea:	05d8      	lsls	r0, r3, #23
 80099ec:	ea4f 1723 	mov.w	r7, r3, asr #4
 80099f0:	d516      	bpl.n	8009a20 <_dtoa_r+0x380>
 80099f2:	4bb2      	ldr	r3, [pc, #712]	; (8009cbc <_dtoa_r+0x61c>)
 80099f4:	ec51 0b19 	vmov	r0, r1, d9
 80099f8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80099fc:	f7f6 ff26 	bl	800084c <__aeabi_ddiv>
 8009a00:	f007 070f 	and.w	r7, r7, #15
 8009a04:	4682      	mov	sl, r0
 8009a06:	468b      	mov	fp, r1
 8009a08:	2503      	movs	r5, #3
 8009a0a:	4eac      	ldr	r6, [pc, #688]	; (8009cbc <_dtoa_r+0x61c>)
 8009a0c:	b957      	cbnz	r7, 8009a24 <_dtoa_r+0x384>
 8009a0e:	4642      	mov	r2, r8
 8009a10:	464b      	mov	r3, r9
 8009a12:	4650      	mov	r0, sl
 8009a14:	4659      	mov	r1, fp
 8009a16:	f7f6 ff19 	bl	800084c <__aeabi_ddiv>
 8009a1a:	4682      	mov	sl, r0
 8009a1c:	468b      	mov	fp, r1
 8009a1e:	e028      	b.n	8009a72 <_dtoa_r+0x3d2>
 8009a20:	2502      	movs	r5, #2
 8009a22:	e7f2      	b.n	8009a0a <_dtoa_r+0x36a>
 8009a24:	07f9      	lsls	r1, r7, #31
 8009a26:	d508      	bpl.n	8009a3a <_dtoa_r+0x39a>
 8009a28:	4640      	mov	r0, r8
 8009a2a:	4649      	mov	r1, r9
 8009a2c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009a30:	f7f6 fde2 	bl	80005f8 <__aeabi_dmul>
 8009a34:	3501      	adds	r5, #1
 8009a36:	4680      	mov	r8, r0
 8009a38:	4689      	mov	r9, r1
 8009a3a:	107f      	asrs	r7, r7, #1
 8009a3c:	3608      	adds	r6, #8
 8009a3e:	e7e5      	b.n	8009a0c <_dtoa_r+0x36c>
 8009a40:	f000 809b 	beq.w	8009b7a <_dtoa_r+0x4da>
 8009a44:	9b00      	ldr	r3, [sp, #0]
 8009a46:	4f9d      	ldr	r7, [pc, #628]	; (8009cbc <_dtoa_r+0x61c>)
 8009a48:	425e      	negs	r6, r3
 8009a4a:	4b9b      	ldr	r3, [pc, #620]	; (8009cb8 <_dtoa_r+0x618>)
 8009a4c:	f006 020f 	and.w	r2, r6, #15
 8009a50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a58:	ec51 0b19 	vmov	r0, r1, d9
 8009a5c:	f7f6 fdcc 	bl	80005f8 <__aeabi_dmul>
 8009a60:	1136      	asrs	r6, r6, #4
 8009a62:	4682      	mov	sl, r0
 8009a64:	468b      	mov	fp, r1
 8009a66:	2300      	movs	r3, #0
 8009a68:	2502      	movs	r5, #2
 8009a6a:	2e00      	cmp	r6, #0
 8009a6c:	d17a      	bne.n	8009b64 <_dtoa_r+0x4c4>
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d1d3      	bne.n	8009a1a <_dtoa_r+0x37a>
 8009a72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	f000 8082 	beq.w	8009b7e <_dtoa_r+0x4de>
 8009a7a:	4b91      	ldr	r3, [pc, #580]	; (8009cc0 <_dtoa_r+0x620>)
 8009a7c:	2200      	movs	r2, #0
 8009a7e:	4650      	mov	r0, sl
 8009a80:	4659      	mov	r1, fp
 8009a82:	f7f7 f82b 	bl	8000adc <__aeabi_dcmplt>
 8009a86:	2800      	cmp	r0, #0
 8009a88:	d079      	beq.n	8009b7e <_dtoa_r+0x4de>
 8009a8a:	9b03      	ldr	r3, [sp, #12]
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d076      	beq.n	8009b7e <_dtoa_r+0x4de>
 8009a90:	9b02      	ldr	r3, [sp, #8]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	dd36      	ble.n	8009b04 <_dtoa_r+0x464>
 8009a96:	9b00      	ldr	r3, [sp, #0]
 8009a98:	4650      	mov	r0, sl
 8009a9a:	4659      	mov	r1, fp
 8009a9c:	1e5f      	subs	r7, r3, #1
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	4b88      	ldr	r3, [pc, #544]	; (8009cc4 <_dtoa_r+0x624>)
 8009aa2:	f7f6 fda9 	bl	80005f8 <__aeabi_dmul>
 8009aa6:	9e02      	ldr	r6, [sp, #8]
 8009aa8:	4682      	mov	sl, r0
 8009aaa:	468b      	mov	fp, r1
 8009aac:	3501      	adds	r5, #1
 8009aae:	4628      	mov	r0, r5
 8009ab0:	f7f6 fd38 	bl	8000524 <__aeabi_i2d>
 8009ab4:	4652      	mov	r2, sl
 8009ab6:	465b      	mov	r3, fp
 8009ab8:	f7f6 fd9e 	bl	80005f8 <__aeabi_dmul>
 8009abc:	4b82      	ldr	r3, [pc, #520]	; (8009cc8 <_dtoa_r+0x628>)
 8009abe:	2200      	movs	r2, #0
 8009ac0:	f7f6 fbe4 	bl	800028c <__adddf3>
 8009ac4:	46d0      	mov	r8, sl
 8009ac6:	46d9      	mov	r9, fp
 8009ac8:	4682      	mov	sl, r0
 8009aca:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8009ace:	2e00      	cmp	r6, #0
 8009ad0:	d158      	bne.n	8009b84 <_dtoa_r+0x4e4>
 8009ad2:	4b7e      	ldr	r3, [pc, #504]	; (8009ccc <_dtoa_r+0x62c>)
 8009ad4:	2200      	movs	r2, #0
 8009ad6:	4640      	mov	r0, r8
 8009ad8:	4649      	mov	r1, r9
 8009ada:	f7f6 fbd5 	bl	8000288 <__aeabi_dsub>
 8009ade:	4652      	mov	r2, sl
 8009ae0:	465b      	mov	r3, fp
 8009ae2:	4680      	mov	r8, r0
 8009ae4:	4689      	mov	r9, r1
 8009ae6:	f7f7 f817 	bl	8000b18 <__aeabi_dcmpgt>
 8009aea:	2800      	cmp	r0, #0
 8009aec:	f040 8295 	bne.w	800a01a <_dtoa_r+0x97a>
 8009af0:	4652      	mov	r2, sl
 8009af2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009af6:	4640      	mov	r0, r8
 8009af8:	4649      	mov	r1, r9
 8009afa:	f7f6 ffef 	bl	8000adc <__aeabi_dcmplt>
 8009afe:	2800      	cmp	r0, #0
 8009b00:	f040 8289 	bne.w	800a016 <_dtoa_r+0x976>
 8009b04:	ec5b ab19 	vmov	sl, fp, d9
 8009b08:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	f2c0 8148 	blt.w	8009da0 <_dtoa_r+0x700>
 8009b10:	9a00      	ldr	r2, [sp, #0]
 8009b12:	2a0e      	cmp	r2, #14
 8009b14:	f300 8144 	bgt.w	8009da0 <_dtoa_r+0x700>
 8009b18:	4b67      	ldr	r3, [pc, #412]	; (8009cb8 <_dtoa_r+0x618>)
 8009b1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009b1e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009b22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	f280 80d5 	bge.w	8009cd4 <_dtoa_r+0x634>
 8009b2a:	9b03      	ldr	r3, [sp, #12]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	f300 80d1 	bgt.w	8009cd4 <_dtoa_r+0x634>
 8009b32:	f040 826f 	bne.w	800a014 <_dtoa_r+0x974>
 8009b36:	4b65      	ldr	r3, [pc, #404]	; (8009ccc <_dtoa_r+0x62c>)
 8009b38:	2200      	movs	r2, #0
 8009b3a:	4640      	mov	r0, r8
 8009b3c:	4649      	mov	r1, r9
 8009b3e:	f7f6 fd5b 	bl	80005f8 <__aeabi_dmul>
 8009b42:	4652      	mov	r2, sl
 8009b44:	465b      	mov	r3, fp
 8009b46:	f7f6 ffdd 	bl	8000b04 <__aeabi_dcmpge>
 8009b4a:	9e03      	ldr	r6, [sp, #12]
 8009b4c:	4637      	mov	r7, r6
 8009b4e:	2800      	cmp	r0, #0
 8009b50:	f040 8245 	bne.w	8009fde <_dtoa_r+0x93e>
 8009b54:	9d01      	ldr	r5, [sp, #4]
 8009b56:	2331      	movs	r3, #49	; 0x31
 8009b58:	f805 3b01 	strb.w	r3, [r5], #1
 8009b5c:	9b00      	ldr	r3, [sp, #0]
 8009b5e:	3301      	adds	r3, #1
 8009b60:	9300      	str	r3, [sp, #0]
 8009b62:	e240      	b.n	8009fe6 <_dtoa_r+0x946>
 8009b64:	07f2      	lsls	r2, r6, #31
 8009b66:	d505      	bpl.n	8009b74 <_dtoa_r+0x4d4>
 8009b68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009b6c:	f7f6 fd44 	bl	80005f8 <__aeabi_dmul>
 8009b70:	3501      	adds	r5, #1
 8009b72:	2301      	movs	r3, #1
 8009b74:	1076      	asrs	r6, r6, #1
 8009b76:	3708      	adds	r7, #8
 8009b78:	e777      	b.n	8009a6a <_dtoa_r+0x3ca>
 8009b7a:	2502      	movs	r5, #2
 8009b7c:	e779      	b.n	8009a72 <_dtoa_r+0x3d2>
 8009b7e:	9f00      	ldr	r7, [sp, #0]
 8009b80:	9e03      	ldr	r6, [sp, #12]
 8009b82:	e794      	b.n	8009aae <_dtoa_r+0x40e>
 8009b84:	9901      	ldr	r1, [sp, #4]
 8009b86:	4b4c      	ldr	r3, [pc, #304]	; (8009cb8 <_dtoa_r+0x618>)
 8009b88:	4431      	add	r1, r6
 8009b8a:	910d      	str	r1, [sp, #52]	; 0x34
 8009b8c:	9908      	ldr	r1, [sp, #32]
 8009b8e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009b92:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009b96:	2900      	cmp	r1, #0
 8009b98:	d043      	beq.n	8009c22 <_dtoa_r+0x582>
 8009b9a:	494d      	ldr	r1, [pc, #308]	; (8009cd0 <_dtoa_r+0x630>)
 8009b9c:	2000      	movs	r0, #0
 8009b9e:	f7f6 fe55 	bl	800084c <__aeabi_ddiv>
 8009ba2:	4652      	mov	r2, sl
 8009ba4:	465b      	mov	r3, fp
 8009ba6:	f7f6 fb6f 	bl	8000288 <__aeabi_dsub>
 8009baa:	9d01      	ldr	r5, [sp, #4]
 8009bac:	4682      	mov	sl, r0
 8009bae:	468b      	mov	fp, r1
 8009bb0:	4649      	mov	r1, r9
 8009bb2:	4640      	mov	r0, r8
 8009bb4:	f7f6 ffd0 	bl	8000b58 <__aeabi_d2iz>
 8009bb8:	4606      	mov	r6, r0
 8009bba:	f7f6 fcb3 	bl	8000524 <__aeabi_i2d>
 8009bbe:	4602      	mov	r2, r0
 8009bc0:	460b      	mov	r3, r1
 8009bc2:	4640      	mov	r0, r8
 8009bc4:	4649      	mov	r1, r9
 8009bc6:	f7f6 fb5f 	bl	8000288 <__aeabi_dsub>
 8009bca:	3630      	adds	r6, #48	; 0x30
 8009bcc:	f805 6b01 	strb.w	r6, [r5], #1
 8009bd0:	4652      	mov	r2, sl
 8009bd2:	465b      	mov	r3, fp
 8009bd4:	4680      	mov	r8, r0
 8009bd6:	4689      	mov	r9, r1
 8009bd8:	f7f6 ff80 	bl	8000adc <__aeabi_dcmplt>
 8009bdc:	2800      	cmp	r0, #0
 8009bde:	d163      	bne.n	8009ca8 <_dtoa_r+0x608>
 8009be0:	4642      	mov	r2, r8
 8009be2:	464b      	mov	r3, r9
 8009be4:	4936      	ldr	r1, [pc, #216]	; (8009cc0 <_dtoa_r+0x620>)
 8009be6:	2000      	movs	r0, #0
 8009be8:	f7f6 fb4e 	bl	8000288 <__aeabi_dsub>
 8009bec:	4652      	mov	r2, sl
 8009bee:	465b      	mov	r3, fp
 8009bf0:	f7f6 ff74 	bl	8000adc <__aeabi_dcmplt>
 8009bf4:	2800      	cmp	r0, #0
 8009bf6:	f040 80b5 	bne.w	8009d64 <_dtoa_r+0x6c4>
 8009bfa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009bfc:	429d      	cmp	r5, r3
 8009bfe:	d081      	beq.n	8009b04 <_dtoa_r+0x464>
 8009c00:	4b30      	ldr	r3, [pc, #192]	; (8009cc4 <_dtoa_r+0x624>)
 8009c02:	2200      	movs	r2, #0
 8009c04:	4650      	mov	r0, sl
 8009c06:	4659      	mov	r1, fp
 8009c08:	f7f6 fcf6 	bl	80005f8 <__aeabi_dmul>
 8009c0c:	4b2d      	ldr	r3, [pc, #180]	; (8009cc4 <_dtoa_r+0x624>)
 8009c0e:	4682      	mov	sl, r0
 8009c10:	468b      	mov	fp, r1
 8009c12:	4640      	mov	r0, r8
 8009c14:	4649      	mov	r1, r9
 8009c16:	2200      	movs	r2, #0
 8009c18:	f7f6 fcee 	bl	80005f8 <__aeabi_dmul>
 8009c1c:	4680      	mov	r8, r0
 8009c1e:	4689      	mov	r9, r1
 8009c20:	e7c6      	b.n	8009bb0 <_dtoa_r+0x510>
 8009c22:	4650      	mov	r0, sl
 8009c24:	4659      	mov	r1, fp
 8009c26:	f7f6 fce7 	bl	80005f8 <__aeabi_dmul>
 8009c2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c2c:	9d01      	ldr	r5, [sp, #4]
 8009c2e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009c30:	4682      	mov	sl, r0
 8009c32:	468b      	mov	fp, r1
 8009c34:	4649      	mov	r1, r9
 8009c36:	4640      	mov	r0, r8
 8009c38:	f7f6 ff8e 	bl	8000b58 <__aeabi_d2iz>
 8009c3c:	4606      	mov	r6, r0
 8009c3e:	f7f6 fc71 	bl	8000524 <__aeabi_i2d>
 8009c42:	3630      	adds	r6, #48	; 0x30
 8009c44:	4602      	mov	r2, r0
 8009c46:	460b      	mov	r3, r1
 8009c48:	4640      	mov	r0, r8
 8009c4a:	4649      	mov	r1, r9
 8009c4c:	f7f6 fb1c 	bl	8000288 <__aeabi_dsub>
 8009c50:	f805 6b01 	strb.w	r6, [r5], #1
 8009c54:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c56:	429d      	cmp	r5, r3
 8009c58:	4680      	mov	r8, r0
 8009c5a:	4689      	mov	r9, r1
 8009c5c:	f04f 0200 	mov.w	r2, #0
 8009c60:	d124      	bne.n	8009cac <_dtoa_r+0x60c>
 8009c62:	4b1b      	ldr	r3, [pc, #108]	; (8009cd0 <_dtoa_r+0x630>)
 8009c64:	4650      	mov	r0, sl
 8009c66:	4659      	mov	r1, fp
 8009c68:	f7f6 fb10 	bl	800028c <__adddf3>
 8009c6c:	4602      	mov	r2, r0
 8009c6e:	460b      	mov	r3, r1
 8009c70:	4640      	mov	r0, r8
 8009c72:	4649      	mov	r1, r9
 8009c74:	f7f6 ff50 	bl	8000b18 <__aeabi_dcmpgt>
 8009c78:	2800      	cmp	r0, #0
 8009c7a:	d173      	bne.n	8009d64 <_dtoa_r+0x6c4>
 8009c7c:	4652      	mov	r2, sl
 8009c7e:	465b      	mov	r3, fp
 8009c80:	4913      	ldr	r1, [pc, #76]	; (8009cd0 <_dtoa_r+0x630>)
 8009c82:	2000      	movs	r0, #0
 8009c84:	f7f6 fb00 	bl	8000288 <__aeabi_dsub>
 8009c88:	4602      	mov	r2, r0
 8009c8a:	460b      	mov	r3, r1
 8009c8c:	4640      	mov	r0, r8
 8009c8e:	4649      	mov	r1, r9
 8009c90:	f7f6 ff24 	bl	8000adc <__aeabi_dcmplt>
 8009c94:	2800      	cmp	r0, #0
 8009c96:	f43f af35 	beq.w	8009b04 <_dtoa_r+0x464>
 8009c9a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009c9c:	1e6b      	subs	r3, r5, #1
 8009c9e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009ca0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009ca4:	2b30      	cmp	r3, #48	; 0x30
 8009ca6:	d0f8      	beq.n	8009c9a <_dtoa_r+0x5fa>
 8009ca8:	9700      	str	r7, [sp, #0]
 8009caa:	e049      	b.n	8009d40 <_dtoa_r+0x6a0>
 8009cac:	4b05      	ldr	r3, [pc, #20]	; (8009cc4 <_dtoa_r+0x624>)
 8009cae:	f7f6 fca3 	bl	80005f8 <__aeabi_dmul>
 8009cb2:	4680      	mov	r8, r0
 8009cb4:	4689      	mov	r9, r1
 8009cb6:	e7bd      	b.n	8009c34 <_dtoa_r+0x594>
 8009cb8:	0800bc50 	.word	0x0800bc50
 8009cbc:	0800bc28 	.word	0x0800bc28
 8009cc0:	3ff00000 	.word	0x3ff00000
 8009cc4:	40240000 	.word	0x40240000
 8009cc8:	401c0000 	.word	0x401c0000
 8009ccc:	40140000 	.word	0x40140000
 8009cd0:	3fe00000 	.word	0x3fe00000
 8009cd4:	9d01      	ldr	r5, [sp, #4]
 8009cd6:	4656      	mov	r6, sl
 8009cd8:	465f      	mov	r7, fp
 8009cda:	4642      	mov	r2, r8
 8009cdc:	464b      	mov	r3, r9
 8009cde:	4630      	mov	r0, r6
 8009ce0:	4639      	mov	r1, r7
 8009ce2:	f7f6 fdb3 	bl	800084c <__aeabi_ddiv>
 8009ce6:	f7f6 ff37 	bl	8000b58 <__aeabi_d2iz>
 8009cea:	4682      	mov	sl, r0
 8009cec:	f7f6 fc1a 	bl	8000524 <__aeabi_i2d>
 8009cf0:	4642      	mov	r2, r8
 8009cf2:	464b      	mov	r3, r9
 8009cf4:	f7f6 fc80 	bl	80005f8 <__aeabi_dmul>
 8009cf8:	4602      	mov	r2, r0
 8009cfa:	460b      	mov	r3, r1
 8009cfc:	4630      	mov	r0, r6
 8009cfe:	4639      	mov	r1, r7
 8009d00:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8009d04:	f7f6 fac0 	bl	8000288 <__aeabi_dsub>
 8009d08:	f805 6b01 	strb.w	r6, [r5], #1
 8009d0c:	9e01      	ldr	r6, [sp, #4]
 8009d0e:	9f03      	ldr	r7, [sp, #12]
 8009d10:	1bae      	subs	r6, r5, r6
 8009d12:	42b7      	cmp	r7, r6
 8009d14:	4602      	mov	r2, r0
 8009d16:	460b      	mov	r3, r1
 8009d18:	d135      	bne.n	8009d86 <_dtoa_r+0x6e6>
 8009d1a:	f7f6 fab7 	bl	800028c <__adddf3>
 8009d1e:	4642      	mov	r2, r8
 8009d20:	464b      	mov	r3, r9
 8009d22:	4606      	mov	r6, r0
 8009d24:	460f      	mov	r7, r1
 8009d26:	f7f6 fef7 	bl	8000b18 <__aeabi_dcmpgt>
 8009d2a:	b9d0      	cbnz	r0, 8009d62 <_dtoa_r+0x6c2>
 8009d2c:	4642      	mov	r2, r8
 8009d2e:	464b      	mov	r3, r9
 8009d30:	4630      	mov	r0, r6
 8009d32:	4639      	mov	r1, r7
 8009d34:	f7f6 fec8 	bl	8000ac8 <__aeabi_dcmpeq>
 8009d38:	b110      	cbz	r0, 8009d40 <_dtoa_r+0x6a0>
 8009d3a:	f01a 0f01 	tst.w	sl, #1
 8009d3e:	d110      	bne.n	8009d62 <_dtoa_r+0x6c2>
 8009d40:	4620      	mov	r0, r4
 8009d42:	ee18 1a10 	vmov	r1, s16
 8009d46:	f000 fd05 	bl	800a754 <_Bfree>
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	9800      	ldr	r0, [sp, #0]
 8009d4e:	702b      	strb	r3, [r5, #0]
 8009d50:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d52:	3001      	adds	r0, #1
 8009d54:	6018      	str	r0, [r3, #0]
 8009d56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	f43f acf1 	beq.w	8009740 <_dtoa_r+0xa0>
 8009d5e:	601d      	str	r5, [r3, #0]
 8009d60:	e4ee      	b.n	8009740 <_dtoa_r+0xa0>
 8009d62:	9f00      	ldr	r7, [sp, #0]
 8009d64:	462b      	mov	r3, r5
 8009d66:	461d      	mov	r5, r3
 8009d68:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009d6c:	2a39      	cmp	r2, #57	; 0x39
 8009d6e:	d106      	bne.n	8009d7e <_dtoa_r+0x6de>
 8009d70:	9a01      	ldr	r2, [sp, #4]
 8009d72:	429a      	cmp	r2, r3
 8009d74:	d1f7      	bne.n	8009d66 <_dtoa_r+0x6c6>
 8009d76:	9901      	ldr	r1, [sp, #4]
 8009d78:	2230      	movs	r2, #48	; 0x30
 8009d7a:	3701      	adds	r7, #1
 8009d7c:	700a      	strb	r2, [r1, #0]
 8009d7e:	781a      	ldrb	r2, [r3, #0]
 8009d80:	3201      	adds	r2, #1
 8009d82:	701a      	strb	r2, [r3, #0]
 8009d84:	e790      	b.n	8009ca8 <_dtoa_r+0x608>
 8009d86:	4ba6      	ldr	r3, [pc, #664]	; (800a020 <_dtoa_r+0x980>)
 8009d88:	2200      	movs	r2, #0
 8009d8a:	f7f6 fc35 	bl	80005f8 <__aeabi_dmul>
 8009d8e:	2200      	movs	r2, #0
 8009d90:	2300      	movs	r3, #0
 8009d92:	4606      	mov	r6, r0
 8009d94:	460f      	mov	r7, r1
 8009d96:	f7f6 fe97 	bl	8000ac8 <__aeabi_dcmpeq>
 8009d9a:	2800      	cmp	r0, #0
 8009d9c:	d09d      	beq.n	8009cda <_dtoa_r+0x63a>
 8009d9e:	e7cf      	b.n	8009d40 <_dtoa_r+0x6a0>
 8009da0:	9a08      	ldr	r2, [sp, #32]
 8009da2:	2a00      	cmp	r2, #0
 8009da4:	f000 80d7 	beq.w	8009f56 <_dtoa_r+0x8b6>
 8009da8:	9a06      	ldr	r2, [sp, #24]
 8009daa:	2a01      	cmp	r2, #1
 8009dac:	f300 80ba 	bgt.w	8009f24 <_dtoa_r+0x884>
 8009db0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009db2:	2a00      	cmp	r2, #0
 8009db4:	f000 80b2 	beq.w	8009f1c <_dtoa_r+0x87c>
 8009db8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009dbc:	9e07      	ldr	r6, [sp, #28]
 8009dbe:	9d04      	ldr	r5, [sp, #16]
 8009dc0:	9a04      	ldr	r2, [sp, #16]
 8009dc2:	441a      	add	r2, r3
 8009dc4:	9204      	str	r2, [sp, #16]
 8009dc6:	9a05      	ldr	r2, [sp, #20]
 8009dc8:	2101      	movs	r1, #1
 8009dca:	441a      	add	r2, r3
 8009dcc:	4620      	mov	r0, r4
 8009dce:	9205      	str	r2, [sp, #20]
 8009dd0:	f000 fd78 	bl	800a8c4 <__i2b>
 8009dd4:	4607      	mov	r7, r0
 8009dd6:	2d00      	cmp	r5, #0
 8009dd8:	dd0c      	ble.n	8009df4 <_dtoa_r+0x754>
 8009dda:	9b05      	ldr	r3, [sp, #20]
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	dd09      	ble.n	8009df4 <_dtoa_r+0x754>
 8009de0:	42ab      	cmp	r3, r5
 8009de2:	9a04      	ldr	r2, [sp, #16]
 8009de4:	bfa8      	it	ge
 8009de6:	462b      	movge	r3, r5
 8009de8:	1ad2      	subs	r2, r2, r3
 8009dea:	9204      	str	r2, [sp, #16]
 8009dec:	9a05      	ldr	r2, [sp, #20]
 8009dee:	1aed      	subs	r5, r5, r3
 8009df0:	1ad3      	subs	r3, r2, r3
 8009df2:	9305      	str	r3, [sp, #20]
 8009df4:	9b07      	ldr	r3, [sp, #28]
 8009df6:	b31b      	cbz	r3, 8009e40 <_dtoa_r+0x7a0>
 8009df8:	9b08      	ldr	r3, [sp, #32]
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	f000 80af 	beq.w	8009f5e <_dtoa_r+0x8be>
 8009e00:	2e00      	cmp	r6, #0
 8009e02:	dd13      	ble.n	8009e2c <_dtoa_r+0x78c>
 8009e04:	4639      	mov	r1, r7
 8009e06:	4632      	mov	r2, r6
 8009e08:	4620      	mov	r0, r4
 8009e0a:	f000 fe1b 	bl	800aa44 <__pow5mult>
 8009e0e:	ee18 2a10 	vmov	r2, s16
 8009e12:	4601      	mov	r1, r0
 8009e14:	4607      	mov	r7, r0
 8009e16:	4620      	mov	r0, r4
 8009e18:	f000 fd6a 	bl	800a8f0 <__multiply>
 8009e1c:	ee18 1a10 	vmov	r1, s16
 8009e20:	4680      	mov	r8, r0
 8009e22:	4620      	mov	r0, r4
 8009e24:	f000 fc96 	bl	800a754 <_Bfree>
 8009e28:	ee08 8a10 	vmov	s16, r8
 8009e2c:	9b07      	ldr	r3, [sp, #28]
 8009e2e:	1b9a      	subs	r2, r3, r6
 8009e30:	d006      	beq.n	8009e40 <_dtoa_r+0x7a0>
 8009e32:	ee18 1a10 	vmov	r1, s16
 8009e36:	4620      	mov	r0, r4
 8009e38:	f000 fe04 	bl	800aa44 <__pow5mult>
 8009e3c:	ee08 0a10 	vmov	s16, r0
 8009e40:	2101      	movs	r1, #1
 8009e42:	4620      	mov	r0, r4
 8009e44:	f000 fd3e 	bl	800a8c4 <__i2b>
 8009e48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	4606      	mov	r6, r0
 8009e4e:	f340 8088 	ble.w	8009f62 <_dtoa_r+0x8c2>
 8009e52:	461a      	mov	r2, r3
 8009e54:	4601      	mov	r1, r0
 8009e56:	4620      	mov	r0, r4
 8009e58:	f000 fdf4 	bl	800aa44 <__pow5mult>
 8009e5c:	9b06      	ldr	r3, [sp, #24]
 8009e5e:	2b01      	cmp	r3, #1
 8009e60:	4606      	mov	r6, r0
 8009e62:	f340 8081 	ble.w	8009f68 <_dtoa_r+0x8c8>
 8009e66:	f04f 0800 	mov.w	r8, #0
 8009e6a:	6933      	ldr	r3, [r6, #16]
 8009e6c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009e70:	6918      	ldr	r0, [r3, #16]
 8009e72:	f000 fcd7 	bl	800a824 <__hi0bits>
 8009e76:	f1c0 0020 	rsb	r0, r0, #32
 8009e7a:	9b05      	ldr	r3, [sp, #20]
 8009e7c:	4418      	add	r0, r3
 8009e7e:	f010 001f 	ands.w	r0, r0, #31
 8009e82:	f000 8092 	beq.w	8009faa <_dtoa_r+0x90a>
 8009e86:	f1c0 0320 	rsb	r3, r0, #32
 8009e8a:	2b04      	cmp	r3, #4
 8009e8c:	f340 808a 	ble.w	8009fa4 <_dtoa_r+0x904>
 8009e90:	f1c0 001c 	rsb	r0, r0, #28
 8009e94:	9b04      	ldr	r3, [sp, #16]
 8009e96:	4403      	add	r3, r0
 8009e98:	9304      	str	r3, [sp, #16]
 8009e9a:	9b05      	ldr	r3, [sp, #20]
 8009e9c:	4403      	add	r3, r0
 8009e9e:	4405      	add	r5, r0
 8009ea0:	9305      	str	r3, [sp, #20]
 8009ea2:	9b04      	ldr	r3, [sp, #16]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	dd07      	ble.n	8009eb8 <_dtoa_r+0x818>
 8009ea8:	ee18 1a10 	vmov	r1, s16
 8009eac:	461a      	mov	r2, r3
 8009eae:	4620      	mov	r0, r4
 8009eb0:	f000 fe22 	bl	800aaf8 <__lshift>
 8009eb4:	ee08 0a10 	vmov	s16, r0
 8009eb8:	9b05      	ldr	r3, [sp, #20]
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	dd05      	ble.n	8009eca <_dtoa_r+0x82a>
 8009ebe:	4631      	mov	r1, r6
 8009ec0:	461a      	mov	r2, r3
 8009ec2:	4620      	mov	r0, r4
 8009ec4:	f000 fe18 	bl	800aaf8 <__lshift>
 8009ec8:	4606      	mov	r6, r0
 8009eca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d06e      	beq.n	8009fae <_dtoa_r+0x90e>
 8009ed0:	ee18 0a10 	vmov	r0, s16
 8009ed4:	4631      	mov	r1, r6
 8009ed6:	f000 fe7f 	bl	800abd8 <__mcmp>
 8009eda:	2800      	cmp	r0, #0
 8009edc:	da67      	bge.n	8009fae <_dtoa_r+0x90e>
 8009ede:	9b00      	ldr	r3, [sp, #0]
 8009ee0:	3b01      	subs	r3, #1
 8009ee2:	ee18 1a10 	vmov	r1, s16
 8009ee6:	9300      	str	r3, [sp, #0]
 8009ee8:	220a      	movs	r2, #10
 8009eea:	2300      	movs	r3, #0
 8009eec:	4620      	mov	r0, r4
 8009eee:	f000 fc53 	bl	800a798 <__multadd>
 8009ef2:	9b08      	ldr	r3, [sp, #32]
 8009ef4:	ee08 0a10 	vmov	s16, r0
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	f000 81b1 	beq.w	800a260 <_dtoa_r+0xbc0>
 8009efe:	2300      	movs	r3, #0
 8009f00:	4639      	mov	r1, r7
 8009f02:	220a      	movs	r2, #10
 8009f04:	4620      	mov	r0, r4
 8009f06:	f000 fc47 	bl	800a798 <__multadd>
 8009f0a:	9b02      	ldr	r3, [sp, #8]
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	4607      	mov	r7, r0
 8009f10:	f300 808e 	bgt.w	800a030 <_dtoa_r+0x990>
 8009f14:	9b06      	ldr	r3, [sp, #24]
 8009f16:	2b02      	cmp	r3, #2
 8009f18:	dc51      	bgt.n	8009fbe <_dtoa_r+0x91e>
 8009f1a:	e089      	b.n	800a030 <_dtoa_r+0x990>
 8009f1c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009f1e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009f22:	e74b      	b.n	8009dbc <_dtoa_r+0x71c>
 8009f24:	9b03      	ldr	r3, [sp, #12]
 8009f26:	1e5e      	subs	r6, r3, #1
 8009f28:	9b07      	ldr	r3, [sp, #28]
 8009f2a:	42b3      	cmp	r3, r6
 8009f2c:	bfbf      	itttt	lt
 8009f2e:	9b07      	ldrlt	r3, [sp, #28]
 8009f30:	9607      	strlt	r6, [sp, #28]
 8009f32:	1af2      	sublt	r2, r6, r3
 8009f34:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009f36:	bfb6      	itet	lt
 8009f38:	189b      	addlt	r3, r3, r2
 8009f3a:	1b9e      	subge	r6, r3, r6
 8009f3c:	930a      	strlt	r3, [sp, #40]	; 0x28
 8009f3e:	9b03      	ldr	r3, [sp, #12]
 8009f40:	bfb8      	it	lt
 8009f42:	2600      	movlt	r6, #0
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	bfb7      	itett	lt
 8009f48:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8009f4c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009f50:	1a9d      	sublt	r5, r3, r2
 8009f52:	2300      	movlt	r3, #0
 8009f54:	e734      	b.n	8009dc0 <_dtoa_r+0x720>
 8009f56:	9e07      	ldr	r6, [sp, #28]
 8009f58:	9d04      	ldr	r5, [sp, #16]
 8009f5a:	9f08      	ldr	r7, [sp, #32]
 8009f5c:	e73b      	b.n	8009dd6 <_dtoa_r+0x736>
 8009f5e:	9a07      	ldr	r2, [sp, #28]
 8009f60:	e767      	b.n	8009e32 <_dtoa_r+0x792>
 8009f62:	9b06      	ldr	r3, [sp, #24]
 8009f64:	2b01      	cmp	r3, #1
 8009f66:	dc18      	bgt.n	8009f9a <_dtoa_r+0x8fa>
 8009f68:	f1ba 0f00 	cmp.w	sl, #0
 8009f6c:	d115      	bne.n	8009f9a <_dtoa_r+0x8fa>
 8009f6e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009f72:	b993      	cbnz	r3, 8009f9a <_dtoa_r+0x8fa>
 8009f74:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009f78:	0d1b      	lsrs	r3, r3, #20
 8009f7a:	051b      	lsls	r3, r3, #20
 8009f7c:	b183      	cbz	r3, 8009fa0 <_dtoa_r+0x900>
 8009f7e:	9b04      	ldr	r3, [sp, #16]
 8009f80:	3301      	adds	r3, #1
 8009f82:	9304      	str	r3, [sp, #16]
 8009f84:	9b05      	ldr	r3, [sp, #20]
 8009f86:	3301      	adds	r3, #1
 8009f88:	9305      	str	r3, [sp, #20]
 8009f8a:	f04f 0801 	mov.w	r8, #1
 8009f8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	f47f af6a 	bne.w	8009e6a <_dtoa_r+0x7ca>
 8009f96:	2001      	movs	r0, #1
 8009f98:	e76f      	b.n	8009e7a <_dtoa_r+0x7da>
 8009f9a:	f04f 0800 	mov.w	r8, #0
 8009f9e:	e7f6      	b.n	8009f8e <_dtoa_r+0x8ee>
 8009fa0:	4698      	mov	r8, r3
 8009fa2:	e7f4      	b.n	8009f8e <_dtoa_r+0x8ee>
 8009fa4:	f43f af7d 	beq.w	8009ea2 <_dtoa_r+0x802>
 8009fa8:	4618      	mov	r0, r3
 8009faa:	301c      	adds	r0, #28
 8009fac:	e772      	b.n	8009e94 <_dtoa_r+0x7f4>
 8009fae:	9b03      	ldr	r3, [sp, #12]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	dc37      	bgt.n	800a024 <_dtoa_r+0x984>
 8009fb4:	9b06      	ldr	r3, [sp, #24]
 8009fb6:	2b02      	cmp	r3, #2
 8009fb8:	dd34      	ble.n	800a024 <_dtoa_r+0x984>
 8009fba:	9b03      	ldr	r3, [sp, #12]
 8009fbc:	9302      	str	r3, [sp, #8]
 8009fbe:	9b02      	ldr	r3, [sp, #8]
 8009fc0:	b96b      	cbnz	r3, 8009fde <_dtoa_r+0x93e>
 8009fc2:	4631      	mov	r1, r6
 8009fc4:	2205      	movs	r2, #5
 8009fc6:	4620      	mov	r0, r4
 8009fc8:	f000 fbe6 	bl	800a798 <__multadd>
 8009fcc:	4601      	mov	r1, r0
 8009fce:	4606      	mov	r6, r0
 8009fd0:	ee18 0a10 	vmov	r0, s16
 8009fd4:	f000 fe00 	bl	800abd8 <__mcmp>
 8009fd8:	2800      	cmp	r0, #0
 8009fda:	f73f adbb 	bgt.w	8009b54 <_dtoa_r+0x4b4>
 8009fde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fe0:	9d01      	ldr	r5, [sp, #4]
 8009fe2:	43db      	mvns	r3, r3
 8009fe4:	9300      	str	r3, [sp, #0]
 8009fe6:	f04f 0800 	mov.w	r8, #0
 8009fea:	4631      	mov	r1, r6
 8009fec:	4620      	mov	r0, r4
 8009fee:	f000 fbb1 	bl	800a754 <_Bfree>
 8009ff2:	2f00      	cmp	r7, #0
 8009ff4:	f43f aea4 	beq.w	8009d40 <_dtoa_r+0x6a0>
 8009ff8:	f1b8 0f00 	cmp.w	r8, #0
 8009ffc:	d005      	beq.n	800a00a <_dtoa_r+0x96a>
 8009ffe:	45b8      	cmp	r8, r7
 800a000:	d003      	beq.n	800a00a <_dtoa_r+0x96a>
 800a002:	4641      	mov	r1, r8
 800a004:	4620      	mov	r0, r4
 800a006:	f000 fba5 	bl	800a754 <_Bfree>
 800a00a:	4639      	mov	r1, r7
 800a00c:	4620      	mov	r0, r4
 800a00e:	f000 fba1 	bl	800a754 <_Bfree>
 800a012:	e695      	b.n	8009d40 <_dtoa_r+0x6a0>
 800a014:	2600      	movs	r6, #0
 800a016:	4637      	mov	r7, r6
 800a018:	e7e1      	b.n	8009fde <_dtoa_r+0x93e>
 800a01a:	9700      	str	r7, [sp, #0]
 800a01c:	4637      	mov	r7, r6
 800a01e:	e599      	b.n	8009b54 <_dtoa_r+0x4b4>
 800a020:	40240000 	.word	0x40240000
 800a024:	9b08      	ldr	r3, [sp, #32]
 800a026:	2b00      	cmp	r3, #0
 800a028:	f000 80ca 	beq.w	800a1c0 <_dtoa_r+0xb20>
 800a02c:	9b03      	ldr	r3, [sp, #12]
 800a02e:	9302      	str	r3, [sp, #8]
 800a030:	2d00      	cmp	r5, #0
 800a032:	dd05      	ble.n	800a040 <_dtoa_r+0x9a0>
 800a034:	4639      	mov	r1, r7
 800a036:	462a      	mov	r2, r5
 800a038:	4620      	mov	r0, r4
 800a03a:	f000 fd5d 	bl	800aaf8 <__lshift>
 800a03e:	4607      	mov	r7, r0
 800a040:	f1b8 0f00 	cmp.w	r8, #0
 800a044:	d05b      	beq.n	800a0fe <_dtoa_r+0xa5e>
 800a046:	6879      	ldr	r1, [r7, #4]
 800a048:	4620      	mov	r0, r4
 800a04a:	f000 fb43 	bl	800a6d4 <_Balloc>
 800a04e:	4605      	mov	r5, r0
 800a050:	b928      	cbnz	r0, 800a05e <_dtoa_r+0x9be>
 800a052:	4b87      	ldr	r3, [pc, #540]	; (800a270 <_dtoa_r+0xbd0>)
 800a054:	4602      	mov	r2, r0
 800a056:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a05a:	f7ff bb3b 	b.w	80096d4 <_dtoa_r+0x34>
 800a05e:	693a      	ldr	r2, [r7, #16]
 800a060:	3202      	adds	r2, #2
 800a062:	0092      	lsls	r2, r2, #2
 800a064:	f107 010c 	add.w	r1, r7, #12
 800a068:	300c      	adds	r0, #12
 800a06a:	f7fe fca9 	bl	80089c0 <memcpy>
 800a06e:	2201      	movs	r2, #1
 800a070:	4629      	mov	r1, r5
 800a072:	4620      	mov	r0, r4
 800a074:	f000 fd40 	bl	800aaf8 <__lshift>
 800a078:	9b01      	ldr	r3, [sp, #4]
 800a07a:	f103 0901 	add.w	r9, r3, #1
 800a07e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800a082:	4413      	add	r3, r2
 800a084:	9305      	str	r3, [sp, #20]
 800a086:	f00a 0301 	and.w	r3, sl, #1
 800a08a:	46b8      	mov	r8, r7
 800a08c:	9304      	str	r3, [sp, #16]
 800a08e:	4607      	mov	r7, r0
 800a090:	4631      	mov	r1, r6
 800a092:	ee18 0a10 	vmov	r0, s16
 800a096:	f7ff fa77 	bl	8009588 <quorem>
 800a09a:	4641      	mov	r1, r8
 800a09c:	9002      	str	r0, [sp, #8]
 800a09e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a0a2:	ee18 0a10 	vmov	r0, s16
 800a0a6:	f000 fd97 	bl	800abd8 <__mcmp>
 800a0aa:	463a      	mov	r2, r7
 800a0ac:	9003      	str	r0, [sp, #12]
 800a0ae:	4631      	mov	r1, r6
 800a0b0:	4620      	mov	r0, r4
 800a0b2:	f000 fdad 	bl	800ac10 <__mdiff>
 800a0b6:	68c2      	ldr	r2, [r0, #12]
 800a0b8:	f109 3bff 	add.w	fp, r9, #4294967295
 800a0bc:	4605      	mov	r5, r0
 800a0be:	bb02      	cbnz	r2, 800a102 <_dtoa_r+0xa62>
 800a0c0:	4601      	mov	r1, r0
 800a0c2:	ee18 0a10 	vmov	r0, s16
 800a0c6:	f000 fd87 	bl	800abd8 <__mcmp>
 800a0ca:	4602      	mov	r2, r0
 800a0cc:	4629      	mov	r1, r5
 800a0ce:	4620      	mov	r0, r4
 800a0d0:	9207      	str	r2, [sp, #28]
 800a0d2:	f000 fb3f 	bl	800a754 <_Bfree>
 800a0d6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800a0da:	ea43 0102 	orr.w	r1, r3, r2
 800a0de:	9b04      	ldr	r3, [sp, #16]
 800a0e0:	430b      	orrs	r3, r1
 800a0e2:	464d      	mov	r5, r9
 800a0e4:	d10f      	bne.n	800a106 <_dtoa_r+0xa66>
 800a0e6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a0ea:	d02a      	beq.n	800a142 <_dtoa_r+0xaa2>
 800a0ec:	9b03      	ldr	r3, [sp, #12]
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	dd02      	ble.n	800a0f8 <_dtoa_r+0xa58>
 800a0f2:	9b02      	ldr	r3, [sp, #8]
 800a0f4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800a0f8:	f88b a000 	strb.w	sl, [fp]
 800a0fc:	e775      	b.n	8009fea <_dtoa_r+0x94a>
 800a0fe:	4638      	mov	r0, r7
 800a100:	e7ba      	b.n	800a078 <_dtoa_r+0x9d8>
 800a102:	2201      	movs	r2, #1
 800a104:	e7e2      	b.n	800a0cc <_dtoa_r+0xa2c>
 800a106:	9b03      	ldr	r3, [sp, #12]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	db04      	blt.n	800a116 <_dtoa_r+0xa76>
 800a10c:	9906      	ldr	r1, [sp, #24]
 800a10e:	430b      	orrs	r3, r1
 800a110:	9904      	ldr	r1, [sp, #16]
 800a112:	430b      	orrs	r3, r1
 800a114:	d122      	bne.n	800a15c <_dtoa_r+0xabc>
 800a116:	2a00      	cmp	r2, #0
 800a118:	ddee      	ble.n	800a0f8 <_dtoa_r+0xa58>
 800a11a:	ee18 1a10 	vmov	r1, s16
 800a11e:	2201      	movs	r2, #1
 800a120:	4620      	mov	r0, r4
 800a122:	f000 fce9 	bl	800aaf8 <__lshift>
 800a126:	4631      	mov	r1, r6
 800a128:	ee08 0a10 	vmov	s16, r0
 800a12c:	f000 fd54 	bl	800abd8 <__mcmp>
 800a130:	2800      	cmp	r0, #0
 800a132:	dc03      	bgt.n	800a13c <_dtoa_r+0xa9c>
 800a134:	d1e0      	bne.n	800a0f8 <_dtoa_r+0xa58>
 800a136:	f01a 0f01 	tst.w	sl, #1
 800a13a:	d0dd      	beq.n	800a0f8 <_dtoa_r+0xa58>
 800a13c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a140:	d1d7      	bne.n	800a0f2 <_dtoa_r+0xa52>
 800a142:	2339      	movs	r3, #57	; 0x39
 800a144:	f88b 3000 	strb.w	r3, [fp]
 800a148:	462b      	mov	r3, r5
 800a14a:	461d      	mov	r5, r3
 800a14c:	3b01      	subs	r3, #1
 800a14e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a152:	2a39      	cmp	r2, #57	; 0x39
 800a154:	d071      	beq.n	800a23a <_dtoa_r+0xb9a>
 800a156:	3201      	adds	r2, #1
 800a158:	701a      	strb	r2, [r3, #0]
 800a15a:	e746      	b.n	8009fea <_dtoa_r+0x94a>
 800a15c:	2a00      	cmp	r2, #0
 800a15e:	dd07      	ble.n	800a170 <_dtoa_r+0xad0>
 800a160:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a164:	d0ed      	beq.n	800a142 <_dtoa_r+0xaa2>
 800a166:	f10a 0301 	add.w	r3, sl, #1
 800a16a:	f88b 3000 	strb.w	r3, [fp]
 800a16e:	e73c      	b.n	8009fea <_dtoa_r+0x94a>
 800a170:	9b05      	ldr	r3, [sp, #20]
 800a172:	f809 ac01 	strb.w	sl, [r9, #-1]
 800a176:	4599      	cmp	r9, r3
 800a178:	d047      	beq.n	800a20a <_dtoa_r+0xb6a>
 800a17a:	ee18 1a10 	vmov	r1, s16
 800a17e:	2300      	movs	r3, #0
 800a180:	220a      	movs	r2, #10
 800a182:	4620      	mov	r0, r4
 800a184:	f000 fb08 	bl	800a798 <__multadd>
 800a188:	45b8      	cmp	r8, r7
 800a18a:	ee08 0a10 	vmov	s16, r0
 800a18e:	f04f 0300 	mov.w	r3, #0
 800a192:	f04f 020a 	mov.w	r2, #10
 800a196:	4641      	mov	r1, r8
 800a198:	4620      	mov	r0, r4
 800a19a:	d106      	bne.n	800a1aa <_dtoa_r+0xb0a>
 800a19c:	f000 fafc 	bl	800a798 <__multadd>
 800a1a0:	4680      	mov	r8, r0
 800a1a2:	4607      	mov	r7, r0
 800a1a4:	f109 0901 	add.w	r9, r9, #1
 800a1a8:	e772      	b.n	800a090 <_dtoa_r+0x9f0>
 800a1aa:	f000 faf5 	bl	800a798 <__multadd>
 800a1ae:	4639      	mov	r1, r7
 800a1b0:	4680      	mov	r8, r0
 800a1b2:	2300      	movs	r3, #0
 800a1b4:	220a      	movs	r2, #10
 800a1b6:	4620      	mov	r0, r4
 800a1b8:	f000 faee 	bl	800a798 <__multadd>
 800a1bc:	4607      	mov	r7, r0
 800a1be:	e7f1      	b.n	800a1a4 <_dtoa_r+0xb04>
 800a1c0:	9b03      	ldr	r3, [sp, #12]
 800a1c2:	9302      	str	r3, [sp, #8]
 800a1c4:	9d01      	ldr	r5, [sp, #4]
 800a1c6:	ee18 0a10 	vmov	r0, s16
 800a1ca:	4631      	mov	r1, r6
 800a1cc:	f7ff f9dc 	bl	8009588 <quorem>
 800a1d0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a1d4:	9b01      	ldr	r3, [sp, #4]
 800a1d6:	f805 ab01 	strb.w	sl, [r5], #1
 800a1da:	1aea      	subs	r2, r5, r3
 800a1dc:	9b02      	ldr	r3, [sp, #8]
 800a1de:	4293      	cmp	r3, r2
 800a1e0:	dd09      	ble.n	800a1f6 <_dtoa_r+0xb56>
 800a1e2:	ee18 1a10 	vmov	r1, s16
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	220a      	movs	r2, #10
 800a1ea:	4620      	mov	r0, r4
 800a1ec:	f000 fad4 	bl	800a798 <__multadd>
 800a1f0:	ee08 0a10 	vmov	s16, r0
 800a1f4:	e7e7      	b.n	800a1c6 <_dtoa_r+0xb26>
 800a1f6:	9b02      	ldr	r3, [sp, #8]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	bfc8      	it	gt
 800a1fc:	461d      	movgt	r5, r3
 800a1fe:	9b01      	ldr	r3, [sp, #4]
 800a200:	bfd8      	it	le
 800a202:	2501      	movle	r5, #1
 800a204:	441d      	add	r5, r3
 800a206:	f04f 0800 	mov.w	r8, #0
 800a20a:	ee18 1a10 	vmov	r1, s16
 800a20e:	2201      	movs	r2, #1
 800a210:	4620      	mov	r0, r4
 800a212:	f000 fc71 	bl	800aaf8 <__lshift>
 800a216:	4631      	mov	r1, r6
 800a218:	ee08 0a10 	vmov	s16, r0
 800a21c:	f000 fcdc 	bl	800abd8 <__mcmp>
 800a220:	2800      	cmp	r0, #0
 800a222:	dc91      	bgt.n	800a148 <_dtoa_r+0xaa8>
 800a224:	d102      	bne.n	800a22c <_dtoa_r+0xb8c>
 800a226:	f01a 0f01 	tst.w	sl, #1
 800a22a:	d18d      	bne.n	800a148 <_dtoa_r+0xaa8>
 800a22c:	462b      	mov	r3, r5
 800a22e:	461d      	mov	r5, r3
 800a230:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a234:	2a30      	cmp	r2, #48	; 0x30
 800a236:	d0fa      	beq.n	800a22e <_dtoa_r+0xb8e>
 800a238:	e6d7      	b.n	8009fea <_dtoa_r+0x94a>
 800a23a:	9a01      	ldr	r2, [sp, #4]
 800a23c:	429a      	cmp	r2, r3
 800a23e:	d184      	bne.n	800a14a <_dtoa_r+0xaaa>
 800a240:	9b00      	ldr	r3, [sp, #0]
 800a242:	3301      	adds	r3, #1
 800a244:	9300      	str	r3, [sp, #0]
 800a246:	2331      	movs	r3, #49	; 0x31
 800a248:	7013      	strb	r3, [r2, #0]
 800a24a:	e6ce      	b.n	8009fea <_dtoa_r+0x94a>
 800a24c:	4b09      	ldr	r3, [pc, #36]	; (800a274 <_dtoa_r+0xbd4>)
 800a24e:	f7ff ba95 	b.w	800977c <_dtoa_r+0xdc>
 800a252:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a254:	2b00      	cmp	r3, #0
 800a256:	f47f aa6e 	bne.w	8009736 <_dtoa_r+0x96>
 800a25a:	4b07      	ldr	r3, [pc, #28]	; (800a278 <_dtoa_r+0xbd8>)
 800a25c:	f7ff ba8e 	b.w	800977c <_dtoa_r+0xdc>
 800a260:	9b02      	ldr	r3, [sp, #8]
 800a262:	2b00      	cmp	r3, #0
 800a264:	dcae      	bgt.n	800a1c4 <_dtoa_r+0xb24>
 800a266:	9b06      	ldr	r3, [sp, #24]
 800a268:	2b02      	cmp	r3, #2
 800a26a:	f73f aea8 	bgt.w	8009fbe <_dtoa_r+0x91e>
 800a26e:	e7a9      	b.n	800a1c4 <_dtoa_r+0xb24>
 800a270:	0800bb57 	.word	0x0800bb57
 800a274:	0800bab4 	.word	0x0800bab4
 800a278:	0800bad8 	.word	0x0800bad8

0800a27c <__sflush_r>:
 800a27c:	898a      	ldrh	r2, [r1, #12]
 800a27e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a282:	4605      	mov	r5, r0
 800a284:	0710      	lsls	r0, r2, #28
 800a286:	460c      	mov	r4, r1
 800a288:	d458      	bmi.n	800a33c <__sflush_r+0xc0>
 800a28a:	684b      	ldr	r3, [r1, #4]
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	dc05      	bgt.n	800a29c <__sflush_r+0x20>
 800a290:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a292:	2b00      	cmp	r3, #0
 800a294:	dc02      	bgt.n	800a29c <__sflush_r+0x20>
 800a296:	2000      	movs	r0, #0
 800a298:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a29c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a29e:	2e00      	cmp	r6, #0
 800a2a0:	d0f9      	beq.n	800a296 <__sflush_r+0x1a>
 800a2a2:	2300      	movs	r3, #0
 800a2a4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a2a8:	682f      	ldr	r7, [r5, #0]
 800a2aa:	602b      	str	r3, [r5, #0]
 800a2ac:	d032      	beq.n	800a314 <__sflush_r+0x98>
 800a2ae:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a2b0:	89a3      	ldrh	r3, [r4, #12]
 800a2b2:	075a      	lsls	r2, r3, #29
 800a2b4:	d505      	bpl.n	800a2c2 <__sflush_r+0x46>
 800a2b6:	6863      	ldr	r3, [r4, #4]
 800a2b8:	1ac0      	subs	r0, r0, r3
 800a2ba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a2bc:	b10b      	cbz	r3, 800a2c2 <__sflush_r+0x46>
 800a2be:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a2c0:	1ac0      	subs	r0, r0, r3
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	4602      	mov	r2, r0
 800a2c6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a2c8:	6a21      	ldr	r1, [r4, #32]
 800a2ca:	4628      	mov	r0, r5
 800a2cc:	47b0      	blx	r6
 800a2ce:	1c43      	adds	r3, r0, #1
 800a2d0:	89a3      	ldrh	r3, [r4, #12]
 800a2d2:	d106      	bne.n	800a2e2 <__sflush_r+0x66>
 800a2d4:	6829      	ldr	r1, [r5, #0]
 800a2d6:	291d      	cmp	r1, #29
 800a2d8:	d82c      	bhi.n	800a334 <__sflush_r+0xb8>
 800a2da:	4a2a      	ldr	r2, [pc, #168]	; (800a384 <__sflush_r+0x108>)
 800a2dc:	40ca      	lsrs	r2, r1
 800a2de:	07d6      	lsls	r6, r2, #31
 800a2e0:	d528      	bpl.n	800a334 <__sflush_r+0xb8>
 800a2e2:	2200      	movs	r2, #0
 800a2e4:	6062      	str	r2, [r4, #4]
 800a2e6:	04d9      	lsls	r1, r3, #19
 800a2e8:	6922      	ldr	r2, [r4, #16]
 800a2ea:	6022      	str	r2, [r4, #0]
 800a2ec:	d504      	bpl.n	800a2f8 <__sflush_r+0x7c>
 800a2ee:	1c42      	adds	r2, r0, #1
 800a2f0:	d101      	bne.n	800a2f6 <__sflush_r+0x7a>
 800a2f2:	682b      	ldr	r3, [r5, #0]
 800a2f4:	b903      	cbnz	r3, 800a2f8 <__sflush_r+0x7c>
 800a2f6:	6560      	str	r0, [r4, #84]	; 0x54
 800a2f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a2fa:	602f      	str	r7, [r5, #0]
 800a2fc:	2900      	cmp	r1, #0
 800a2fe:	d0ca      	beq.n	800a296 <__sflush_r+0x1a>
 800a300:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a304:	4299      	cmp	r1, r3
 800a306:	d002      	beq.n	800a30e <__sflush_r+0x92>
 800a308:	4628      	mov	r0, r5
 800a30a:	f000 fd7d 	bl	800ae08 <_free_r>
 800a30e:	2000      	movs	r0, #0
 800a310:	6360      	str	r0, [r4, #52]	; 0x34
 800a312:	e7c1      	b.n	800a298 <__sflush_r+0x1c>
 800a314:	6a21      	ldr	r1, [r4, #32]
 800a316:	2301      	movs	r3, #1
 800a318:	4628      	mov	r0, r5
 800a31a:	47b0      	blx	r6
 800a31c:	1c41      	adds	r1, r0, #1
 800a31e:	d1c7      	bne.n	800a2b0 <__sflush_r+0x34>
 800a320:	682b      	ldr	r3, [r5, #0]
 800a322:	2b00      	cmp	r3, #0
 800a324:	d0c4      	beq.n	800a2b0 <__sflush_r+0x34>
 800a326:	2b1d      	cmp	r3, #29
 800a328:	d001      	beq.n	800a32e <__sflush_r+0xb2>
 800a32a:	2b16      	cmp	r3, #22
 800a32c:	d101      	bne.n	800a332 <__sflush_r+0xb6>
 800a32e:	602f      	str	r7, [r5, #0]
 800a330:	e7b1      	b.n	800a296 <__sflush_r+0x1a>
 800a332:	89a3      	ldrh	r3, [r4, #12]
 800a334:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a338:	81a3      	strh	r3, [r4, #12]
 800a33a:	e7ad      	b.n	800a298 <__sflush_r+0x1c>
 800a33c:	690f      	ldr	r7, [r1, #16]
 800a33e:	2f00      	cmp	r7, #0
 800a340:	d0a9      	beq.n	800a296 <__sflush_r+0x1a>
 800a342:	0793      	lsls	r3, r2, #30
 800a344:	680e      	ldr	r6, [r1, #0]
 800a346:	bf08      	it	eq
 800a348:	694b      	ldreq	r3, [r1, #20]
 800a34a:	600f      	str	r7, [r1, #0]
 800a34c:	bf18      	it	ne
 800a34e:	2300      	movne	r3, #0
 800a350:	eba6 0807 	sub.w	r8, r6, r7
 800a354:	608b      	str	r3, [r1, #8]
 800a356:	f1b8 0f00 	cmp.w	r8, #0
 800a35a:	dd9c      	ble.n	800a296 <__sflush_r+0x1a>
 800a35c:	6a21      	ldr	r1, [r4, #32]
 800a35e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a360:	4643      	mov	r3, r8
 800a362:	463a      	mov	r2, r7
 800a364:	4628      	mov	r0, r5
 800a366:	47b0      	blx	r6
 800a368:	2800      	cmp	r0, #0
 800a36a:	dc06      	bgt.n	800a37a <__sflush_r+0xfe>
 800a36c:	89a3      	ldrh	r3, [r4, #12]
 800a36e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a372:	81a3      	strh	r3, [r4, #12]
 800a374:	f04f 30ff 	mov.w	r0, #4294967295
 800a378:	e78e      	b.n	800a298 <__sflush_r+0x1c>
 800a37a:	4407      	add	r7, r0
 800a37c:	eba8 0800 	sub.w	r8, r8, r0
 800a380:	e7e9      	b.n	800a356 <__sflush_r+0xda>
 800a382:	bf00      	nop
 800a384:	20400001 	.word	0x20400001

0800a388 <_fflush_r>:
 800a388:	b538      	push	{r3, r4, r5, lr}
 800a38a:	690b      	ldr	r3, [r1, #16]
 800a38c:	4605      	mov	r5, r0
 800a38e:	460c      	mov	r4, r1
 800a390:	b913      	cbnz	r3, 800a398 <_fflush_r+0x10>
 800a392:	2500      	movs	r5, #0
 800a394:	4628      	mov	r0, r5
 800a396:	bd38      	pop	{r3, r4, r5, pc}
 800a398:	b118      	cbz	r0, 800a3a2 <_fflush_r+0x1a>
 800a39a:	6983      	ldr	r3, [r0, #24]
 800a39c:	b90b      	cbnz	r3, 800a3a2 <_fflush_r+0x1a>
 800a39e:	f000 f887 	bl	800a4b0 <__sinit>
 800a3a2:	4b14      	ldr	r3, [pc, #80]	; (800a3f4 <_fflush_r+0x6c>)
 800a3a4:	429c      	cmp	r4, r3
 800a3a6:	d11b      	bne.n	800a3e0 <_fflush_r+0x58>
 800a3a8:	686c      	ldr	r4, [r5, #4]
 800a3aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d0ef      	beq.n	800a392 <_fflush_r+0xa>
 800a3b2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a3b4:	07d0      	lsls	r0, r2, #31
 800a3b6:	d404      	bmi.n	800a3c2 <_fflush_r+0x3a>
 800a3b8:	0599      	lsls	r1, r3, #22
 800a3ba:	d402      	bmi.n	800a3c2 <_fflush_r+0x3a>
 800a3bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a3be:	f000 f91a 	bl	800a5f6 <__retarget_lock_acquire_recursive>
 800a3c2:	4628      	mov	r0, r5
 800a3c4:	4621      	mov	r1, r4
 800a3c6:	f7ff ff59 	bl	800a27c <__sflush_r>
 800a3ca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a3cc:	07da      	lsls	r2, r3, #31
 800a3ce:	4605      	mov	r5, r0
 800a3d0:	d4e0      	bmi.n	800a394 <_fflush_r+0xc>
 800a3d2:	89a3      	ldrh	r3, [r4, #12]
 800a3d4:	059b      	lsls	r3, r3, #22
 800a3d6:	d4dd      	bmi.n	800a394 <_fflush_r+0xc>
 800a3d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a3da:	f000 f90d 	bl	800a5f8 <__retarget_lock_release_recursive>
 800a3de:	e7d9      	b.n	800a394 <_fflush_r+0xc>
 800a3e0:	4b05      	ldr	r3, [pc, #20]	; (800a3f8 <_fflush_r+0x70>)
 800a3e2:	429c      	cmp	r4, r3
 800a3e4:	d101      	bne.n	800a3ea <_fflush_r+0x62>
 800a3e6:	68ac      	ldr	r4, [r5, #8]
 800a3e8:	e7df      	b.n	800a3aa <_fflush_r+0x22>
 800a3ea:	4b04      	ldr	r3, [pc, #16]	; (800a3fc <_fflush_r+0x74>)
 800a3ec:	429c      	cmp	r4, r3
 800a3ee:	bf08      	it	eq
 800a3f0:	68ec      	ldreq	r4, [r5, #12]
 800a3f2:	e7da      	b.n	800a3aa <_fflush_r+0x22>
 800a3f4:	0800bb88 	.word	0x0800bb88
 800a3f8:	0800bba8 	.word	0x0800bba8
 800a3fc:	0800bb68 	.word	0x0800bb68

0800a400 <std>:
 800a400:	2300      	movs	r3, #0
 800a402:	b510      	push	{r4, lr}
 800a404:	4604      	mov	r4, r0
 800a406:	e9c0 3300 	strd	r3, r3, [r0]
 800a40a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a40e:	6083      	str	r3, [r0, #8]
 800a410:	8181      	strh	r1, [r0, #12]
 800a412:	6643      	str	r3, [r0, #100]	; 0x64
 800a414:	81c2      	strh	r2, [r0, #14]
 800a416:	6183      	str	r3, [r0, #24]
 800a418:	4619      	mov	r1, r3
 800a41a:	2208      	movs	r2, #8
 800a41c:	305c      	adds	r0, #92	; 0x5c
 800a41e:	f7fe fadd 	bl	80089dc <memset>
 800a422:	4b05      	ldr	r3, [pc, #20]	; (800a438 <std+0x38>)
 800a424:	6263      	str	r3, [r4, #36]	; 0x24
 800a426:	4b05      	ldr	r3, [pc, #20]	; (800a43c <std+0x3c>)
 800a428:	62a3      	str	r3, [r4, #40]	; 0x28
 800a42a:	4b05      	ldr	r3, [pc, #20]	; (800a440 <std+0x40>)
 800a42c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a42e:	4b05      	ldr	r3, [pc, #20]	; (800a444 <std+0x44>)
 800a430:	6224      	str	r4, [r4, #32]
 800a432:	6323      	str	r3, [r4, #48]	; 0x30
 800a434:	bd10      	pop	{r4, pc}
 800a436:	bf00      	nop
 800a438:	0800b32d 	.word	0x0800b32d
 800a43c:	0800b34f 	.word	0x0800b34f
 800a440:	0800b387 	.word	0x0800b387
 800a444:	0800b3ab 	.word	0x0800b3ab

0800a448 <_cleanup_r>:
 800a448:	4901      	ldr	r1, [pc, #4]	; (800a450 <_cleanup_r+0x8>)
 800a44a:	f000 b8af 	b.w	800a5ac <_fwalk_reent>
 800a44e:	bf00      	nop
 800a450:	0800a389 	.word	0x0800a389

0800a454 <__sfmoreglue>:
 800a454:	b570      	push	{r4, r5, r6, lr}
 800a456:	2268      	movs	r2, #104	; 0x68
 800a458:	1e4d      	subs	r5, r1, #1
 800a45a:	4355      	muls	r5, r2
 800a45c:	460e      	mov	r6, r1
 800a45e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a462:	f000 fd3d 	bl	800aee0 <_malloc_r>
 800a466:	4604      	mov	r4, r0
 800a468:	b140      	cbz	r0, 800a47c <__sfmoreglue+0x28>
 800a46a:	2100      	movs	r1, #0
 800a46c:	e9c0 1600 	strd	r1, r6, [r0]
 800a470:	300c      	adds	r0, #12
 800a472:	60a0      	str	r0, [r4, #8]
 800a474:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a478:	f7fe fab0 	bl	80089dc <memset>
 800a47c:	4620      	mov	r0, r4
 800a47e:	bd70      	pop	{r4, r5, r6, pc}

0800a480 <__sfp_lock_acquire>:
 800a480:	4801      	ldr	r0, [pc, #4]	; (800a488 <__sfp_lock_acquire+0x8>)
 800a482:	f000 b8b8 	b.w	800a5f6 <__retarget_lock_acquire_recursive>
 800a486:	bf00      	nop
 800a488:	20001821 	.word	0x20001821

0800a48c <__sfp_lock_release>:
 800a48c:	4801      	ldr	r0, [pc, #4]	; (800a494 <__sfp_lock_release+0x8>)
 800a48e:	f000 b8b3 	b.w	800a5f8 <__retarget_lock_release_recursive>
 800a492:	bf00      	nop
 800a494:	20001821 	.word	0x20001821

0800a498 <__sinit_lock_acquire>:
 800a498:	4801      	ldr	r0, [pc, #4]	; (800a4a0 <__sinit_lock_acquire+0x8>)
 800a49a:	f000 b8ac 	b.w	800a5f6 <__retarget_lock_acquire_recursive>
 800a49e:	bf00      	nop
 800a4a0:	20001822 	.word	0x20001822

0800a4a4 <__sinit_lock_release>:
 800a4a4:	4801      	ldr	r0, [pc, #4]	; (800a4ac <__sinit_lock_release+0x8>)
 800a4a6:	f000 b8a7 	b.w	800a5f8 <__retarget_lock_release_recursive>
 800a4aa:	bf00      	nop
 800a4ac:	20001822 	.word	0x20001822

0800a4b0 <__sinit>:
 800a4b0:	b510      	push	{r4, lr}
 800a4b2:	4604      	mov	r4, r0
 800a4b4:	f7ff fff0 	bl	800a498 <__sinit_lock_acquire>
 800a4b8:	69a3      	ldr	r3, [r4, #24]
 800a4ba:	b11b      	cbz	r3, 800a4c4 <__sinit+0x14>
 800a4bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a4c0:	f7ff bff0 	b.w	800a4a4 <__sinit_lock_release>
 800a4c4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a4c8:	6523      	str	r3, [r4, #80]	; 0x50
 800a4ca:	4b13      	ldr	r3, [pc, #76]	; (800a518 <__sinit+0x68>)
 800a4cc:	4a13      	ldr	r2, [pc, #76]	; (800a51c <__sinit+0x6c>)
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	62a2      	str	r2, [r4, #40]	; 0x28
 800a4d2:	42a3      	cmp	r3, r4
 800a4d4:	bf04      	itt	eq
 800a4d6:	2301      	moveq	r3, #1
 800a4d8:	61a3      	streq	r3, [r4, #24]
 800a4da:	4620      	mov	r0, r4
 800a4dc:	f000 f820 	bl	800a520 <__sfp>
 800a4e0:	6060      	str	r0, [r4, #4]
 800a4e2:	4620      	mov	r0, r4
 800a4e4:	f000 f81c 	bl	800a520 <__sfp>
 800a4e8:	60a0      	str	r0, [r4, #8]
 800a4ea:	4620      	mov	r0, r4
 800a4ec:	f000 f818 	bl	800a520 <__sfp>
 800a4f0:	2200      	movs	r2, #0
 800a4f2:	60e0      	str	r0, [r4, #12]
 800a4f4:	2104      	movs	r1, #4
 800a4f6:	6860      	ldr	r0, [r4, #4]
 800a4f8:	f7ff ff82 	bl	800a400 <std>
 800a4fc:	68a0      	ldr	r0, [r4, #8]
 800a4fe:	2201      	movs	r2, #1
 800a500:	2109      	movs	r1, #9
 800a502:	f7ff ff7d 	bl	800a400 <std>
 800a506:	68e0      	ldr	r0, [r4, #12]
 800a508:	2202      	movs	r2, #2
 800a50a:	2112      	movs	r1, #18
 800a50c:	f7ff ff78 	bl	800a400 <std>
 800a510:	2301      	movs	r3, #1
 800a512:	61a3      	str	r3, [r4, #24]
 800a514:	e7d2      	b.n	800a4bc <__sinit+0xc>
 800a516:	bf00      	nop
 800a518:	0800baa0 	.word	0x0800baa0
 800a51c:	0800a449 	.word	0x0800a449

0800a520 <__sfp>:
 800a520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a522:	4607      	mov	r7, r0
 800a524:	f7ff ffac 	bl	800a480 <__sfp_lock_acquire>
 800a528:	4b1e      	ldr	r3, [pc, #120]	; (800a5a4 <__sfp+0x84>)
 800a52a:	681e      	ldr	r6, [r3, #0]
 800a52c:	69b3      	ldr	r3, [r6, #24]
 800a52e:	b913      	cbnz	r3, 800a536 <__sfp+0x16>
 800a530:	4630      	mov	r0, r6
 800a532:	f7ff ffbd 	bl	800a4b0 <__sinit>
 800a536:	3648      	adds	r6, #72	; 0x48
 800a538:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a53c:	3b01      	subs	r3, #1
 800a53e:	d503      	bpl.n	800a548 <__sfp+0x28>
 800a540:	6833      	ldr	r3, [r6, #0]
 800a542:	b30b      	cbz	r3, 800a588 <__sfp+0x68>
 800a544:	6836      	ldr	r6, [r6, #0]
 800a546:	e7f7      	b.n	800a538 <__sfp+0x18>
 800a548:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a54c:	b9d5      	cbnz	r5, 800a584 <__sfp+0x64>
 800a54e:	4b16      	ldr	r3, [pc, #88]	; (800a5a8 <__sfp+0x88>)
 800a550:	60e3      	str	r3, [r4, #12]
 800a552:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a556:	6665      	str	r5, [r4, #100]	; 0x64
 800a558:	f000 f84c 	bl	800a5f4 <__retarget_lock_init_recursive>
 800a55c:	f7ff ff96 	bl	800a48c <__sfp_lock_release>
 800a560:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a564:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a568:	6025      	str	r5, [r4, #0]
 800a56a:	61a5      	str	r5, [r4, #24]
 800a56c:	2208      	movs	r2, #8
 800a56e:	4629      	mov	r1, r5
 800a570:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a574:	f7fe fa32 	bl	80089dc <memset>
 800a578:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a57c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a580:	4620      	mov	r0, r4
 800a582:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a584:	3468      	adds	r4, #104	; 0x68
 800a586:	e7d9      	b.n	800a53c <__sfp+0x1c>
 800a588:	2104      	movs	r1, #4
 800a58a:	4638      	mov	r0, r7
 800a58c:	f7ff ff62 	bl	800a454 <__sfmoreglue>
 800a590:	4604      	mov	r4, r0
 800a592:	6030      	str	r0, [r6, #0]
 800a594:	2800      	cmp	r0, #0
 800a596:	d1d5      	bne.n	800a544 <__sfp+0x24>
 800a598:	f7ff ff78 	bl	800a48c <__sfp_lock_release>
 800a59c:	230c      	movs	r3, #12
 800a59e:	603b      	str	r3, [r7, #0]
 800a5a0:	e7ee      	b.n	800a580 <__sfp+0x60>
 800a5a2:	bf00      	nop
 800a5a4:	0800baa0 	.word	0x0800baa0
 800a5a8:	ffff0001 	.word	0xffff0001

0800a5ac <_fwalk_reent>:
 800a5ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5b0:	4606      	mov	r6, r0
 800a5b2:	4688      	mov	r8, r1
 800a5b4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a5b8:	2700      	movs	r7, #0
 800a5ba:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a5be:	f1b9 0901 	subs.w	r9, r9, #1
 800a5c2:	d505      	bpl.n	800a5d0 <_fwalk_reent+0x24>
 800a5c4:	6824      	ldr	r4, [r4, #0]
 800a5c6:	2c00      	cmp	r4, #0
 800a5c8:	d1f7      	bne.n	800a5ba <_fwalk_reent+0xe>
 800a5ca:	4638      	mov	r0, r7
 800a5cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5d0:	89ab      	ldrh	r3, [r5, #12]
 800a5d2:	2b01      	cmp	r3, #1
 800a5d4:	d907      	bls.n	800a5e6 <_fwalk_reent+0x3a>
 800a5d6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a5da:	3301      	adds	r3, #1
 800a5dc:	d003      	beq.n	800a5e6 <_fwalk_reent+0x3a>
 800a5de:	4629      	mov	r1, r5
 800a5e0:	4630      	mov	r0, r6
 800a5e2:	47c0      	blx	r8
 800a5e4:	4307      	orrs	r7, r0
 800a5e6:	3568      	adds	r5, #104	; 0x68
 800a5e8:	e7e9      	b.n	800a5be <_fwalk_reent+0x12>
	...

0800a5ec <_localeconv_r>:
 800a5ec:	4800      	ldr	r0, [pc, #0]	; (800a5f0 <_localeconv_r+0x4>)
 800a5ee:	4770      	bx	lr
 800a5f0:	20000164 	.word	0x20000164

0800a5f4 <__retarget_lock_init_recursive>:
 800a5f4:	4770      	bx	lr

0800a5f6 <__retarget_lock_acquire_recursive>:
 800a5f6:	4770      	bx	lr

0800a5f8 <__retarget_lock_release_recursive>:
 800a5f8:	4770      	bx	lr

0800a5fa <__swhatbuf_r>:
 800a5fa:	b570      	push	{r4, r5, r6, lr}
 800a5fc:	460e      	mov	r6, r1
 800a5fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a602:	2900      	cmp	r1, #0
 800a604:	b096      	sub	sp, #88	; 0x58
 800a606:	4614      	mov	r4, r2
 800a608:	461d      	mov	r5, r3
 800a60a:	da08      	bge.n	800a61e <__swhatbuf_r+0x24>
 800a60c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a610:	2200      	movs	r2, #0
 800a612:	602a      	str	r2, [r5, #0]
 800a614:	061a      	lsls	r2, r3, #24
 800a616:	d410      	bmi.n	800a63a <__swhatbuf_r+0x40>
 800a618:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a61c:	e00e      	b.n	800a63c <__swhatbuf_r+0x42>
 800a61e:	466a      	mov	r2, sp
 800a620:	f000 ff1a 	bl	800b458 <_fstat_r>
 800a624:	2800      	cmp	r0, #0
 800a626:	dbf1      	blt.n	800a60c <__swhatbuf_r+0x12>
 800a628:	9a01      	ldr	r2, [sp, #4]
 800a62a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a62e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a632:	425a      	negs	r2, r3
 800a634:	415a      	adcs	r2, r3
 800a636:	602a      	str	r2, [r5, #0]
 800a638:	e7ee      	b.n	800a618 <__swhatbuf_r+0x1e>
 800a63a:	2340      	movs	r3, #64	; 0x40
 800a63c:	2000      	movs	r0, #0
 800a63e:	6023      	str	r3, [r4, #0]
 800a640:	b016      	add	sp, #88	; 0x58
 800a642:	bd70      	pop	{r4, r5, r6, pc}

0800a644 <__smakebuf_r>:
 800a644:	898b      	ldrh	r3, [r1, #12]
 800a646:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a648:	079d      	lsls	r5, r3, #30
 800a64a:	4606      	mov	r6, r0
 800a64c:	460c      	mov	r4, r1
 800a64e:	d507      	bpl.n	800a660 <__smakebuf_r+0x1c>
 800a650:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a654:	6023      	str	r3, [r4, #0]
 800a656:	6123      	str	r3, [r4, #16]
 800a658:	2301      	movs	r3, #1
 800a65a:	6163      	str	r3, [r4, #20]
 800a65c:	b002      	add	sp, #8
 800a65e:	bd70      	pop	{r4, r5, r6, pc}
 800a660:	ab01      	add	r3, sp, #4
 800a662:	466a      	mov	r2, sp
 800a664:	f7ff ffc9 	bl	800a5fa <__swhatbuf_r>
 800a668:	9900      	ldr	r1, [sp, #0]
 800a66a:	4605      	mov	r5, r0
 800a66c:	4630      	mov	r0, r6
 800a66e:	f000 fc37 	bl	800aee0 <_malloc_r>
 800a672:	b948      	cbnz	r0, 800a688 <__smakebuf_r+0x44>
 800a674:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a678:	059a      	lsls	r2, r3, #22
 800a67a:	d4ef      	bmi.n	800a65c <__smakebuf_r+0x18>
 800a67c:	f023 0303 	bic.w	r3, r3, #3
 800a680:	f043 0302 	orr.w	r3, r3, #2
 800a684:	81a3      	strh	r3, [r4, #12]
 800a686:	e7e3      	b.n	800a650 <__smakebuf_r+0xc>
 800a688:	4b0d      	ldr	r3, [pc, #52]	; (800a6c0 <__smakebuf_r+0x7c>)
 800a68a:	62b3      	str	r3, [r6, #40]	; 0x28
 800a68c:	89a3      	ldrh	r3, [r4, #12]
 800a68e:	6020      	str	r0, [r4, #0]
 800a690:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a694:	81a3      	strh	r3, [r4, #12]
 800a696:	9b00      	ldr	r3, [sp, #0]
 800a698:	6163      	str	r3, [r4, #20]
 800a69a:	9b01      	ldr	r3, [sp, #4]
 800a69c:	6120      	str	r0, [r4, #16]
 800a69e:	b15b      	cbz	r3, 800a6b8 <__smakebuf_r+0x74>
 800a6a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a6a4:	4630      	mov	r0, r6
 800a6a6:	f000 fee9 	bl	800b47c <_isatty_r>
 800a6aa:	b128      	cbz	r0, 800a6b8 <__smakebuf_r+0x74>
 800a6ac:	89a3      	ldrh	r3, [r4, #12]
 800a6ae:	f023 0303 	bic.w	r3, r3, #3
 800a6b2:	f043 0301 	orr.w	r3, r3, #1
 800a6b6:	81a3      	strh	r3, [r4, #12]
 800a6b8:	89a0      	ldrh	r0, [r4, #12]
 800a6ba:	4305      	orrs	r5, r0
 800a6bc:	81a5      	strh	r5, [r4, #12]
 800a6be:	e7cd      	b.n	800a65c <__smakebuf_r+0x18>
 800a6c0:	0800a449 	.word	0x0800a449

0800a6c4 <malloc>:
 800a6c4:	4b02      	ldr	r3, [pc, #8]	; (800a6d0 <malloc+0xc>)
 800a6c6:	4601      	mov	r1, r0
 800a6c8:	6818      	ldr	r0, [r3, #0]
 800a6ca:	f000 bc09 	b.w	800aee0 <_malloc_r>
 800a6ce:	bf00      	nop
 800a6d0:	20000010 	.word	0x20000010

0800a6d4 <_Balloc>:
 800a6d4:	b570      	push	{r4, r5, r6, lr}
 800a6d6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a6d8:	4604      	mov	r4, r0
 800a6da:	460d      	mov	r5, r1
 800a6dc:	b976      	cbnz	r6, 800a6fc <_Balloc+0x28>
 800a6de:	2010      	movs	r0, #16
 800a6e0:	f7ff fff0 	bl	800a6c4 <malloc>
 800a6e4:	4602      	mov	r2, r0
 800a6e6:	6260      	str	r0, [r4, #36]	; 0x24
 800a6e8:	b920      	cbnz	r0, 800a6f4 <_Balloc+0x20>
 800a6ea:	4b18      	ldr	r3, [pc, #96]	; (800a74c <_Balloc+0x78>)
 800a6ec:	4818      	ldr	r0, [pc, #96]	; (800a750 <_Balloc+0x7c>)
 800a6ee:	2166      	movs	r1, #102	; 0x66
 800a6f0:	f000 fe72 	bl	800b3d8 <__assert_func>
 800a6f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a6f8:	6006      	str	r6, [r0, #0]
 800a6fa:	60c6      	str	r6, [r0, #12]
 800a6fc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a6fe:	68f3      	ldr	r3, [r6, #12]
 800a700:	b183      	cbz	r3, 800a724 <_Balloc+0x50>
 800a702:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a704:	68db      	ldr	r3, [r3, #12]
 800a706:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a70a:	b9b8      	cbnz	r0, 800a73c <_Balloc+0x68>
 800a70c:	2101      	movs	r1, #1
 800a70e:	fa01 f605 	lsl.w	r6, r1, r5
 800a712:	1d72      	adds	r2, r6, #5
 800a714:	0092      	lsls	r2, r2, #2
 800a716:	4620      	mov	r0, r4
 800a718:	f000 fb60 	bl	800addc <_calloc_r>
 800a71c:	b160      	cbz	r0, 800a738 <_Balloc+0x64>
 800a71e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a722:	e00e      	b.n	800a742 <_Balloc+0x6e>
 800a724:	2221      	movs	r2, #33	; 0x21
 800a726:	2104      	movs	r1, #4
 800a728:	4620      	mov	r0, r4
 800a72a:	f000 fb57 	bl	800addc <_calloc_r>
 800a72e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a730:	60f0      	str	r0, [r6, #12]
 800a732:	68db      	ldr	r3, [r3, #12]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d1e4      	bne.n	800a702 <_Balloc+0x2e>
 800a738:	2000      	movs	r0, #0
 800a73a:	bd70      	pop	{r4, r5, r6, pc}
 800a73c:	6802      	ldr	r2, [r0, #0]
 800a73e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a742:	2300      	movs	r3, #0
 800a744:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a748:	e7f7      	b.n	800a73a <_Balloc+0x66>
 800a74a:	bf00      	nop
 800a74c:	0800bae5 	.word	0x0800bae5
 800a750:	0800bbc8 	.word	0x0800bbc8

0800a754 <_Bfree>:
 800a754:	b570      	push	{r4, r5, r6, lr}
 800a756:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a758:	4605      	mov	r5, r0
 800a75a:	460c      	mov	r4, r1
 800a75c:	b976      	cbnz	r6, 800a77c <_Bfree+0x28>
 800a75e:	2010      	movs	r0, #16
 800a760:	f7ff ffb0 	bl	800a6c4 <malloc>
 800a764:	4602      	mov	r2, r0
 800a766:	6268      	str	r0, [r5, #36]	; 0x24
 800a768:	b920      	cbnz	r0, 800a774 <_Bfree+0x20>
 800a76a:	4b09      	ldr	r3, [pc, #36]	; (800a790 <_Bfree+0x3c>)
 800a76c:	4809      	ldr	r0, [pc, #36]	; (800a794 <_Bfree+0x40>)
 800a76e:	218a      	movs	r1, #138	; 0x8a
 800a770:	f000 fe32 	bl	800b3d8 <__assert_func>
 800a774:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a778:	6006      	str	r6, [r0, #0]
 800a77a:	60c6      	str	r6, [r0, #12]
 800a77c:	b13c      	cbz	r4, 800a78e <_Bfree+0x3a>
 800a77e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a780:	6862      	ldr	r2, [r4, #4]
 800a782:	68db      	ldr	r3, [r3, #12]
 800a784:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a788:	6021      	str	r1, [r4, #0]
 800a78a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a78e:	bd70      	pop	{r4, r5, r6, pc}
 800a790:	0800bae5 	.word	0x0800bae5
 800a794:	0800bbc8 	.word	0x0800bbc8

0800a798 <__multadd>:
 800a798:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a79c:	690d      	ldr	r5, [r1, #16]
 800a79e:	4607      	mov	r7, r0
 800a7a0:	460c      	mov	r4, r1
 800a7a2:	461e      	mov	r6, r3
 800a7a4:	f101 0c14 	add.w	ip, r1, #20
 800a7a8:	2000      	movs	r0, #0
 800a7aa:	f8dc 3000 	ldr.w	r3, [ip]
 800a7ae:	b299      	uxth	r1, r3
 800a7b0:	fb02 6101 	mla	r1, r2, r1, r6
 800a7b4:	0c1e      	lsrs	r6, r3, #16
 800a7b6:	0c0b      	lsrs	r3, r1, #16
 800a7b8:	fb02 3306 	mla	r3, r2, r6, r3
 800a7bc:	b289      	uxth	r1, r1
 800a7be:	3001      	adds	r0, #1
 800a7c0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a7c4:	4285      	cmp	r5, r0
 800a7c6:	f84c 1b04 	str.w	r1, [ip], #4
 800a7ca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a7ce:	dcec      	bgt.n	800a7aa <__multadd+0x12>
 800a7d0:	b30e      	cbz	r6, 800a816 <__multadd+0x7e>
 800a7d2:	68a3      	ldr	r3, [r4, #8]
 800a7d4:	42ab      	cmp	r3, r5
 800a7d6:	dc19      	bgt.n	800a80c <__multadd+0x74>
 800a7d8:	6861      	ldr	r1, [r4, #4]
 800a7da:	4638      	mov	r0, r7
 800a7dc:	3101      	adds	r1, #1
 800a7de:	f7ff ff79 	bl	800a6d4 <_Balloc>
 800a7e2:	4680      	mov	r8, r0
 800a7e4:	b928      	cbnz	r0, 800a7f2 <__multadd+0x5a>
 800a7e6:	4602      	mov	r2, r0
 800a7e8:	4b0c      	ldr	r3, [pc, #48]	; (800a81c <__multadd+0x84>)
 800a7ea:	480d      	ldr	r0, [pc, #52]	; (800a820 <__multadd+0x88>)
 800a7ec:	21b5      	movs	r1, #181	; 0xb5
 800a7ee:	f000 fdf3 	bl	800b3d8 <__assert_func>
 800a7f2:	6922      	ldr	r2, [r4, #16]
 800a7f4:	3202      	adds	r2, #2
 800a7f6:	f104 010c 	add.w	r1, r4, #12
 800a7fa:	0092      	lsls	r2, r2, #2
 800a7fc:	300c      	adds	r0, #12
 800a7fe:	f7fe f8df 	bl	80089c0 <memcpy>
 800a802:	4621      	mov	r1, r4
 800a804:	4638      	mov	r0, r7
 800a806:	f7ff ffa5 	bl	800a754 <_Bfree>
 800a80a:	4644      	mov	r4, r8
 800a80c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a810:	3501      	adds	r5, #1
 800a812:	615e      	str	r6, [r3, #20]
 800a814:	6125      	str	r5, [r4, #16]
 800a816:	4620      	mov	r0, r4
 800a818:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a81c:	0800bb57 	.word	0x0800bb57
 800a820:	0800bbc8 	.word	0x0800bbc8

0800a824 <__hi0bits>:
 800a824:	0c03      	lsrs	r3, r0, #16
 800a826:	041b      	lsls	r3, r3, #16
 800a828:	b9d3      	cbnz	r3, 800a860 <__hi0bits+0x3c>
 800a82a:	0400      	lsls	r0, r0, #16
 800a82c:	2310      	movs	r3, #16
 800a82e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a832:	bf04      	itt	eq
 800a834:	0200      	lsleq	r0, r0, #8
 800a836:	3308      	addeq	r3, #8
 800a838:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a83c:	bf04      	itt	eq
 800a83e:	0100      	lsleq	r0, r0, #4
 800a840:	3304      	addeq	r3, #4
 800a842:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a846:	bf04      	itt	eq
 800a848:	0080      	lsleq	r0, r0, #2
 800a84a:	3302      	addeq	r3, #2
 800a84c:	2800      	cmp	r0, #0
 800a84e:	db05      	blt.n	800a85c <__hi0bits+0x38>
 800a850:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a854:	f103 0301 	add.w	r3, r3, #1
 800a858:	bf08      	it	eq
 800a85a:	2320      	moveq	r3, #32
 800a85c:	4618      	mov	r0, r3
 800a85e:	4770      	bx	lr
 800a860:	2300      	movs	r3, #0
 800a862:	e7e4      	b.n	800a82e <__hi0bits+0xa>

0800a864 <__lo0bits>:
 800a864:	6803      	ldr	r3, [r0, #0]
 800a866:	f013 0207 	ands.w	r2, r3, #7
 800a86a:	4601      	mov	r1, r0
 800a86c:	d00b      	beq.n	800a886 <__lo0bits+0x22>
 800a86e:	07da      	lsls	r2, r3, #31
 800a870:	d423      	bmi.n	800a8ba <__lo0bits+0x56>
 800a872:	0798      	lsls	r0, r3, #30
 800a874:	bf49      	itett	mi
 800a876:	085b      	lsrmi	r3, r3, #1
 800a878:	089b      	lsrpl	r3, r3, #2
 800a87a:	2001      	movmi	r0, #1
 800a87c:	600b      	strmi	r3, [r1, #0]
 800a87e:	bf5c      	itt	pl
 800a880:	600b      	strpl	r3, [r1, #0]
 800a882:	2002      	movpl	r0, #2
 800a884:	4770      	bx	lr
 800a886:	b298      	uxth	r0, r3
 800a888:	b9a8      	cbnz	r0, 800a8b6 <__lo0bits+0x52>
 800a88a:	0c1b      	lsrs	r3, r3, #16
 800a88c:	2010      	movs	r0, #16
 800a88e:	b2da      	uxtb	r2, r3
 800a890:	b90a      	cbnz	r2, 800a896 <__lo0bits+0x32>
 800a892:	3008      	adds	r0, #8
 800a894:	0a1b      	lsrs	r3, r3, #8
 800a896:	071a      	lsls	r2, r3, #28
 800a898:	bf04      	itt	eq
 800a89a:	091b      	lsreq	r3, r3, #4
 800a89c:	3004      	addeq	r0, #4
 800a89e:	079a      	lsls	r2, r3, #30
 800a8a0:	bf04      	itt	eq
 800a8a2:	089b      	lsreq	r3, r3, #2
 800a8a4:	3002      	addeq	r0, #2
 800a8a6:	07da      	lsls	r2, r3, #31
 800a8a8:	d403      	bmi.n	800a8b2 <__lo0bits+0x4e>
 800a8aa:	085b      	lsrs	r3, r3, #1
 800a8ac:	f100 0001 	add.w	r0, r0, #1
 800a8b0:	d005      	beq.n	800a8be <__lo0bits+0x5a>
 800a8b2:	600b      	str	r3, [r1, #0]
 800a8b4:	4770      	bx	lr
 800a8b6:	4610      	mov	r0, r2
 800a8b8:	e7e9      	b.n	800a88e <__lo0bits+0x2a>
 800a8ba:	2000      	movs	r0, #0
 800a8bc:	4770      	bx	lr
 800a8be:	2020      	movs	r0, #32
 800a8c0:	4770      	bx	lr
	...

0800a8c4 <__i2b>:
 800a8c4:	b510      	push	{r4, lr}
 800a8c6:	460c      	mov	r4, r1
 800a8c8:	2101      	movs	r1, #1
 800a8ca:	f7ff ff03 	bl	800a6d4 <_Balloc>
 800a8ce:	4602      	mov	r2, r0
 800a8d0:	b928      	cbnz	r0, 800a8de <__i2b+0x1a>
 800a8d2:	4b05      	ldr	r3, [pc, #20]	; (800a8e8 <__i2b+0x24>)
 800a8d4:	4805      	ldr	r0, [pc, #20]	; (800a8ec <__i2b+0x28>)
 800a8d6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a8da:	f000 fd7d 	bl	800b3d8 <__assert_func>
 800a8de:	2301      	movs	r3, #1
 800a8e0:	6144      	str	r4, [r0, #20]
 800a8e2:	6103      	str	r3, [r0, #16]
 800a8e4:	bd10      	pop	{r4, pc}
 800a8e6:	bf00      	nop
 800a8e8:	0800bb57 	.word	0x0800bb57
 800a8ec:	0800bbc8 	.word	0x0800bbc8

0800a8f0 <__multiply>:
 800a8f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8f4:	4691      	mov	r9, r2
 800a8f6:	690a      	ldr	r2, [r1, #16]
 800a8f8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a8fc:	429a      	cmp	r2, r3
 800a8fe:	bfb8      	it	lt
 800a900:	460b      	movlt	r3, r1
 800a902:	460c      	mov	r4, r1
 800a904:	bfbc      	itt	lt
 800a906:	464c      	movlt	r4, r9
 800a908:	4699      	movlt	r9, r3
 800a90a:	6927      	ldr	r7, [r4, #16]
 800a90c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a910:	68a3      	ldr	r3, [r4, #8]
 800a912:	6861      	ldr	r1, [r4, #4]
 800a914:	eb07 060a 	add.w	r6, r7, sl
 800a918:	42b3      	cmp	r3, r6
 800a91a:	b085      	sub	sp, #20
 800a91c:	bfb8      	it	lt
 800a91e:	3101      	addlt	r1, #1
 800a920:	f7ff fed8 	bl	800a6d4 <_Balloc>
 800a924:	b930      	cbnz	r0, 800a934 <__multiply+0x44>
 800a926:	4602      	mov	r2, r0
 800a928:	4b44      	ldr	r3, [pc, #272]	; (800aa3c <__multiply+0x14c>)
 800a92a:	4845      	ldr	r0, [pc, #276]	; (800aa40 <__multiply+0x150>)
 800a92c:	f240 115d 	movw	r1, #349	; 0x15d
 800a930:	f000 fd52 	bl	800b3d8 <__assert_func>
 800a934:	f100 0514 	add.w	r5, r0, #20
 800a938:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a93c:	462b      	mov	r3, r5
 800a93e:	2200      	movs	r2, #0
 800a940:	4543      	cmp	r3, r8
 800a942:	d321      	bcc.n	800a988 <__multiply+0x98>
 800a944:	f104 0314 	add.w	r3, r4, #20
 800a948:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a94c:	f109 0314 	add.w	r3, r9, #20
 800a950:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a954:	9202      	str	r2, [sp, #8]
 800a956:	1b3a      	subs	r2, r7, r4
 800a958:	3a15      	subs	r2, #21
 800a95a:	f022 0203 	bic.w	r2, r2, #3
 800a95e:	3204      	adds	r2, #4
 800a960:	f104 0115 	add.w	r1, r4, #21
 800a964:	428f      	cmp	r7, r1
 800a966:	bf38      	it	cc
 800a968:	2204      	movcc	r2, #4
 800a96a:	9201      	str	r2, [sp, #4]
 800a96c:	9a02      	ldr	r2, [sp, #8]
 800a96e:	9303      	str	r3, [sp, #12]
 800a970:	429a      	cmp	r2, r3
 800a972:	d80c      	bhi.n	800a98e <__multiply+0x9e>
 800a974:	2e00      	cmp	r6, #0
 800a976:	dd03      	ble.n	800a980 <__multiply+0x90>
 800a978:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d05a      	beq.n	800aa36 <__multiply+0x146>
 800a980:	6106      	str	r6, [r0, #16]
 800a982:	b005      	add	sp, #20
 800a984:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a988:	f843 2b04 	str.w	r2, [r3], #4
 800a98c:	e7d8      	b.n	800a940 <__multiply+0x50>
 800a98e:	f8b3 a000 	ldrh.w	sl, [r3]
 800a992:	f1ba 0f00 	cmp.w	sl, #0
 800a996:	d024      	beq.n	800a9e2 <__multiply+0xf2>
 800a998:	f104 0e14 	add.w	lr, r4, #20
 800a99c:	46a9      	mov	r9, r5
 800a99e:	f04f 0c00 	mov.w	ip, #0
 800a9a2:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a9a6:	f8d9 1000 	ldr.w	r1, [r9]
 800a9aa:	fa1f fb82 	uxth.w	fp, r2
 800a9ae:	b289      	uxth	r1, r1
 800a9b0:	fb0a 110b 	mla	r1, sl, fp, r1
 800a9b4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a9b8:	f8d9 2000 	ldr.w	r2, [r9]
 800a9bc:	4461      	add	r1, ip
 800a9be:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a9c2:	fb0a c20b 	mla	r2, sl, fp, ip
 800a9c6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a9ca:	b289      	uxth	r1, r1
 800a9cc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a9d0:	4577      	cmp	r7, lr
 800a9d2:	f849 1b04 	str.w	r1, [r9], #4
 800a9d6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a9da:	d8e2      	bhi.n	800a9a2 <__multiply+0xb2>
 800a9dc:	9a01      	ldr	r2, [sp, #4]
 800a9de:	f845 c002 	str.w	ip, [r5, r2]
 800a9e2:	9a03      	ldr	r2, [sp, #12]
 800a9e4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a9e8:	3304      	adds	r3, #4
 800a9ea:	f1b9 0f00 	cmp.w	r9, #0
 800a9ee:	d020      	beq.n	800aa32 <__multiply+0x142>
 800a9f0:	6829      	ldr	r1, [r5, #0]
 800a9f2:	f104 0c14 	add.w	ip, r4, #20
 800a9f6:	46ae      	mov	lr, r5
 800a9f8:	f04f 0a00 	mov.w	sl, #0
 800a9fc:	f8bc b000 	ldrh.w	fp, [ip]
 800aa00:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800aa04:	fb09 220b 	mla	r2, r9, fp, r2
 800aa08:	4492      	add	sl, r2
 800aa0a:	b289      	uxth	r1, r1
 800aa0c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800aa10:	f84e 1b04 	str.w	r1, [lr], #4
 800aa14:	f85c 2b04 	ldr.w	r2, [ip], #4
 800aa18:	f8be 1000 	ldrh.w	r1, [lr]
 800aa1c:	0c12      	lsrs	r2, r2, #16
 800aa1e:	fb09 1102 	mla	r1, r9, r2, r1
 800aa22:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800aa26:	4567      	cmp	r7, ip
 800aa28:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800aa2c:	d8e6      	bhi.n	800a9fc <__multiply+0x10c>
 800aa2e:	9a01      	ldr	r2, [sp, #4]
 800aa30:	50a9      	str	r1, [r5, r2]
 800aa32:	3504      	adds	r5, #4
 800aa34:	e79a      	b.n	800a96c <__multiply+0x7c>
 800aa36:	3e01      	subs	r6, #1
 800aa38:	e79c      	b.n	800a974 <__multiply+0x84>
 800aa3a:	bf00      	nop
 800aa3c:	0800bb57 	.word	0x0800bb57
 800aa40:	0800bbc8 	.word	0x0800bbc8

0800aa44 <__pow5mult>:
 800aa44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa48:	4615      	mov	r5, r2
 800aa4a:	f012 0203 	ands.w	r2, r2, #3
 800aa4e:	4606      	mov	r6, r0
 800aa50:	460f      	mov	r7, r1
 800aa52:	d007      	beq.n	800aa64 <__pow5mult+0x20>
 800aa54:	4c25      	ldr	r4, [pc, #148]	; (800aaec <__pow5mult+0xa8>)
 800aa56:	3a01      	subs	r2, #1
 800aa58:	2300      	movs	r3, #0
 800aa5a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800aa5e:	f7ff fe9b 	bl	800a798 <__multadd>
 800aa62:	4607      	mov	r7, r0
 800aa64:	10ad      	asrs	r5, r5, #2
 800aa66:	d03d      	beq.n	800aae4 <__pow5mult+0xa0>
 800aa68:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800aa6a:	b97c      	cbnz	r4, 800aa8c <__pow5mult+0x48>
 800aa6c:	2010      	movs	r0, #16
 800aa6e:	f7ff fe29 	bl	800a6c4 <malloc>
 800aa72:	4602      	mov	r2, r0
 800aa74:	6270      	str	r0, [r6, #36]	; 0x24
 800aa76:	b928      	cbnz	r0, 800aa84 <__pow5mult+0x40>
 800aa78:	4b1d      	ldr	r3, [pc, #116]	; (800aaf0 <__pow5mult+0xac>)
 800aa7a:	481e      	ldr	r0, [pc, #120]	; (800aaf4 <__pow5mult+0xb0>)
 800aa7c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800aa80:	f000 fcaa 	bl	800b3d8 <__assert_func>
 800aa84:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800aa88:	6004      	str	r4, [r0, #0]
 800aa8a:	60c4      	str	r4, [r0, #12]
 800aa8c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800aa90:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800aa94:	b94c      	cbnz	r4, 800aaaa <__pow5mult+0x66>
 800aa96:	f240 2171 	movw	r1, #625	; 0x271
 800aa9a:	4630      	mov	r0, r6
 800aa9c:	f7ff ff12 	bl	800a8c4 <__i2b>
 800aaa0:	2300      	movs	r3, #0
 800aaa2:	f8c8 0008 	str.w	r0, [r8, #8]
 800aaa6:	4604      	mov	r4, r0
 800aaa8:	6003      	str	r3, [r0, #0]
 800aaaa:	f04f 0900 	mov.w	r9, #0
 800aaae:	07eb      	lsls	r3, r5, #31
 800aab0:	d50a      	bpl.n	800aac8 <__pow5mult+0x84>
 800aab2:	4639      	mov	r1, r7
 800aab4:	4622      	mov	r2, r4
 800aab6:	4630      	mov	r0, r6
 800aab8:	f7ff ff1a 	bl	800a8f0 <__multiply>
 800aabc:	4639      	mov	r1, r7
 800aabe:	4680      	mov	r8, r0
 800aac0:	4630      	mov	r0, r6
 800aac2:	f7ff fe47 	bl	800a754 <_Bfree>
 800aac6:	4647      	mov	r7, r8
 800aac8:	106d      	asrs	r5, r5, #1
 800aaca:	d00b      	beq.n	800aae4 <__pow5mult+0xa0>
 800aacc:	6820      	ldr	r0, [r4, #0]
 800aace:	b938      	cbnz	r0, 800aae0 <__pow5mult+0x9c>
 800aad0:	4622      	mov	r2, r4
 800aad2:	4621      	mov	r1, r4
 800aad4:	4630      	mov	r0, r6
 800aad6:	f7ff ff0b 	bl	800a8f0 <__multiply>
 800aada:	6020      	str	r0, [r4, #0]
 800aadc:	f8c0 9000 	str.w	r9, [r0]
 800aae0:	4604      	mov	r4, r0
 800aae2:	e7e4      	b.n	800aaae <__pow5mult+0x6a>
 800aae4:	4638      	mov	r0, r7
 800aae6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aaea:	bf00      	nop
 800aaec:	0800bd18 	.word	0x0800bd18
 800aaf0:	0800bae5 	.word	0x0800bae5
 800aaf4:	0800bbc8 	.word	0x0800bbc8

0800aaf8 <__lshift>:
 800aaf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aafc:	460c      	mov	r4, r1
 800aafe:	6849      	ldr	r1, [r1, #4]
 800ab00:	6923      	ldr	r3, [r4, #16]
 800ab02:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ab06:	68a3      	ldr	r3, [r4, #8]
 800ab08:	4607      	mov	r7, r0
 800ab0a:	4691      	mov	r9, r2
 800ab0c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ab10:	f108 0601 	add.w	r6, r8, #1
 800ab14:	42b3      	cmp	r3, r6
 800ab16:	db0b      	blt.n	800ab30 <__lshift+0x38>
 800ab18:	4638      	mov	r0, r7
 800ab1a:	f7ff fddb 	bl	800a6d4 <_Balloc>
 800ab1e:	4605      	mov	r5, r0
 800ab20:	b948      	cbnz	r0, 800ab36 <__lshift+0x3e>
 800ab22:	4602      	mov	r2, r0
 800ab24:	4b2a      	ldr	r3, [pc, #168]	; (800abd0 <__lshift+0xd8>)
 800ab26:	482b      	ldr	r0, [pc, #172]	; (800abd4 <__lshift+0xdc>)
 800ab28:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ab2c:	f000 fc54 	bl	800b3d8 <__assert_func>
 800ab30:	3101      	adds	r1, #1
 800ab32:	005b      	lsls	r3, r3, #1
 800ab34:	e7ee      	b.n	800ab14 <__lshift+0x1c>
 800ab36:	2300      	movs	r3, #0
 800ab38:	f100 0114 	add.w	r1, r0, #20
 800ab3c:	f100 0210 	add.w	r2, r0, #16
 800ab40:	4618      	mov	r0, r3
 800ab42:	4553      	cmp	r3, sl
 800ab44:	db37      	blt.n	800abb6 <__lshift+0xbe>
 800ab46:	6920      	ldr	r0, [r4, #16]
 800ab48:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ab4c:	f104 0314 	add.w	r3, r4, #20
 800ab50:	f019 091f 	ands.w	r9, r9, #31
 800ab54:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ab58:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800ab5c:	d02f      	beq.n	800abbe <__lshift+0xc6>
 800ab5e:	f1c9 0e20 	rsb	lr, r9, #32
 800ab62:	468a      	mov	sl, r1
 800ab64:	f04f 0c00 	mov.w	ip, #0
 800ab68:	681a      	ldr	r2, [r3, #0]
 800ab6a:	fa02 f209 	lsl.w	r2, r2, r9
 800ab6e:	ea42 020c 	orr.w	r2, r2, ip
 800ab72:	f84a 2b04 	str.w	r2, [sl], #4
 800ab76:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab7a:	4298      	cmp	r0, r3
 800ab7c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800ab80:	d8f2      	bhi.n	800ab68 <__lshift+0x70>
 800ab82:	1b03      	subs	r3, r0, r4
 800ab84:	3b15      	subs	r3, #21
 800ab86:	f023 0303 	bic.w	r3, r3, #3
 800ab8a:	3304      	adds	r3, #4
 800ab8c:	f104 0215 	add.w	r2, r4, #21
 800ab90:	4290      	cmp	r0, r2
 800ab92:	bf38      	it	cc
 800ab94:	2304      	movcc	r3, #4
 800ab96:	f841 c003 	str.w	ip, [r1, r3]
 800ab9a:	f1bc 0f00 	cmp.w	ip, #0
 800ab9e:	d001      	beq.n	800aba4 <__lshift+0xac>
 800aba0:	f108 0602 	add.w	r6, r8, #2
 800aba4:	3e01      	subs	r6, #1
 800aba6:	4638      	mov	r0, r7
 800aba8:	612e      	str	r6, [r5, #16]
 800abaa:	4621      	mov	r1, r4
 800abac:	f7ff fdd2 	bl	800a754 <_Bfree>
 800abb0:	4628      	mov	r0, r5
 800abb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abb6:	f842 0f04 	str.w	r0, [r2, #4]!
 800abba:	3301      	adds	r3, #1
 800abbc:	e7c1      	b.n	800ab42 <__lshift+0x4a>
 800abbe:	3904      	subs	r1, #4
 800abc0:	f853 2b04 	ldr.w	r2, [r3], #4
 800abc4:	f841 2f04 	str.w	r2, [r1, #4]!
 800abc8:	4298      	cmp	r0, r3
 800abca:	d8f9      	bhi.n	800abc0 <__lshift+0xc8>
 800abcc:	e7ea      	b.n	800aba4 <__lshift+0xac>
 800abce:	bf00      	nop
 800abd0:	0800bb57 	.word	0x0800bb57
 800abd4:	0800bbc8 	.word	0x0800bbc8

0800abd8 <__mcmp>:
 800abd8:	b530      	push	{r4, r5, lr}
 800abda:	6902      	ldr	r2, [r0, #16]
 800abdc:	690c      	ldr	r4, [r1, #16]
 800abde:	1b12      	subs	r2, r2, r4
 800abe0:	d10e      	bne.n	800ac00 <__mcmp+0x28>
 800abe2:	f100 0314 	add.w	r3, r0, #20
 800abe6:	3114      	adds	r1, #20
 800abe8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800abec:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800abf0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800abf4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800abf8:	42a5      	cmp	r5, r4
 800abfa:	d003      	beq.n	800ac04 <__mcmp+0x2c>
 800abfc:	d305      	bcc.n	800ac0a <__mcmp+0x32>
 800abfe:	2201      	movs	r2, #1
 800ac00:	4610      	mov	r0, r2
 800ac02:	bd30      	pop	{r4, r5, pc}
 800ac04:	4283      	cmp	r3, r0
 800ac06:	d3f3      	bcc.n	800abf0 <__mcmp+0x18>
 800ac08:	e7fa      	b.n	800ac00 <__mcmp+0x28>
 800ac0a:	f04f 32ff 	mov.w	r2, #4294967295
 800ac0e:	e7f7      	b.n	800ac00 <__mcmp+0x28>

0800ac10 <__mdiff>:
 800ac10:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac14:	460c      	mov	r4, r1
 800ac16:	4606      	mov	r6, r0
 800ac18:	4611      	mov	r1, r2
 800ac1a:	4620      	mov	r0, r4
 800ac1c:	4690      	mov	r8, r2
 800ac1e:	f7ff ffdb 	bl	800abd8 <__mcmp>
 800ac22:	1e05      	subs	r5, r0, #0
 800ac24:	d110      	bne.n	800ac48 <__mdiff+0x38>
 800ac26:	4629      	mov	r1, r5
 800ac28:	4630      	mov	r0, r6
 800ac2a:	f7ff fd53 	bl	800a6d4 <_Balloc>
 800ac2e:	b930      	cbnz	r0, 800ac3e <__mdiff+0x2e>
 800ac30:	4b3a      	ldr	r3, [pc, #232]	; (800ad1c <__mdiff+0x10c>)
 800ac32:	4602      	mov	r2, r0
 800ac34:	f240 2132 	movw	r1, #562	; 0x232
 800ac38:	4839      	ldr	r0, [pc, #228]	; (800ad20 <__mdiff+0x110>)
 800ac3a:	f000 fbcd 	bl	800b3d8 <__assert_func>
 800ac3e:	2301      	movs	r3, #1
 800ac40:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ac44:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac48:	bfa4      	itt	ge
 800ac4a:	4643      	movge	r3, r8
 800ac4c:	46a0      	movge	r8, r4
 800ac4e:	4630      	mov	r0, r6
 800ac50:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ac54:	bfa6      	itte	ge
 800ac56:	461c      	movge	r4, r3
 800ac58:	2500      	movge	r5, #0
 800ac5a:	2501      	movlt	r5, #1
 800ac5c:	f7ff fd3a 	bl	800a6d4 <_Balloc>
 800ac60:	b920      	cbnz	r0, 800ac6c <__mdiff+0x5c>
 800ac62:	4b2e      	ldr	r3, [pc, #184]	; (800ad1c <__mdiff+0x10c>)
 800ac64:	4602      	mov	r2, r0
 800ac66:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ac6a:	e7e5      	b.n	800ac38 <__mdiff+0x28>
 800ac6c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ac70:	6926      	ldr	r6, [r4, #16]
 800ac72:	60c5      	str	r5, [r0, #12]
 800ac74:	f104 0914 	add.w	r9, r4, #20
 800ac78:	f108 0514 	add.w	r5, r8, #20
 800ac7c:	f100 0e14 	add.w	lr, r0, #20
 800ac80:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800ac84:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800ac88:	f108 0210 	add.w	r2, r8, #16
 800ac8c:	46f2      	mov	sl, lr
 800ac8e:	2100      	movs	r1, #0
 800ac90:	f859 3b04 	ldr.w	r3, [r9], #4
 800ac94:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800ac98:	fa1f f883 	uxth.w	r8, r3
 800ac9c:	fa11 f18b 	uxtah	r1, r1, fp
 800aca0:	0c1b      	lsrs	r3, r3, #16
 800aca2:	eba1 0808 	sub.w	r8, r1, r8
 800aca6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800acaa:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800acae:	fa1f f888 	uxth.w	r8, r8
 800acb2:	1419      	asrs	r1, r3, #16
 800acb4:	454e      	cmp	r6, r9
 800acb6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800acba:	f84a 3b04 	str.w	r3, [sl], #4
 800acbe:	d8e7      	bhi.n	800ac90 <__mdiff+0x80>
 800acc0:	1b33      	subs	r3, r6, r4
 800acc2:	3b15      	subs	r3, #21
 800acc4:	f023 0303 	bic.w	r3, r3, #3
 800acc8:	3304      	adds	r3, #4
 800acca:	3415      	adds	r4, #21
 800accc:	42a6      	cmp	r6, r4
 800acce:	bf38      	it	cc
 800acd0:	2304      	movcc	r3, #4
 800acd2:	441d      	add	r5, r3
 800acd4:	4473      	add	r3, lr
 800acd6:	469e      	mov	lr, r3
 800acd8:	462e      	mov	r6, r5
 800acda:	4566      	cmp	r6, ip
 800acdc:	d30e      	bcc.n	800acfc <__mdiff+0xec>
 800acde:	f10c 0203 	add.w	r2, ip, #3
 800ace2:	1b52      	subs	r2, r2, r5
 800ace4:	f022 0203 	bic.w	r2, r2, #3
 800ace8:	3d03      	subs	r5, #3
 800acea:	45ac      	cmp	ip, r5
 800acec:	bf38      	it	cc
 800acee:	2200      	movcc	r2, #0
 800acf0:	441a      	add	r2, r3
 800acf2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800acf6:	b17b      	cbz	r3, 800ad18 <__mdiff+0x108>
 800acf8:	6107      	str	r7, [r0, #16]
 800acfa:	e7a3      	b.n	800ac44 <__mdiff+0x34>
 800acfc:	f856 8b04 	ldr.w	r8, [r6], #4
 800ad00:	fa11 f288 	uxtah	r2, r1, r8
 800ad04:	1414      	asrs	r4, r2, #16
 800ad06:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ad0a:	b292      	uxth	r2, r2
 800ad0c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ad10:	f84e 2b04 	str.w	r2, [lr], #4
 800ad14:	1421      	asrs	r1, r4, #16
 800ad16:	e7e0      	b.n	800acda <__mdiff+0xca>
 800ad18:	3f01      	subs	r7, #1
 800ad1a:	e7ea      	b.n	800acf2 <__mdiff+0xe2>
 800ad1c:	0800bb57 	.word	0x0800bb57
 800ad20:	0800bbc8 	.word	0x0800bbc8

0800ad24 <__d2b>:
 800ad24:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ad28:	4689      	mov	r9, r1
 800ad2a:	2101      	movs	r1, #1
 800ad2c:	ec57 6b10 	vmov	r6, r7, d0
 800ad30:	4690      	mov	r8, r2
 800ad32:	f7ff fccf 	bl	800a6d4 <_Balloc>
 800ad36:	4604      	mov	r4, r0
 800ad38:	b930      	cbnz	r0, 800ad48 <__d2b+0x24>
 800ad3a:	4602      	mov	r2, r0
 800ad3c:	4b25      	ldr	r3, [pc, #148]	; (800add4 <__d2b+0xb0>)
 800ad3e:	4826      	ldr	r0, [pc, #152]	; (800add8 <__d2b+0xb4>)
 800ad40:	f240 310a 	movw	r1, #778	; 0x30a
 800ad44:	f000 fb48 	bl	800b3d8 <__assert_func>
 800ad48:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ad4c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ad50:	bb35      	cbnz	r5, 800ada0 <__d2b+0x7c>
 800ad52:	2e00      	cmp	r6, #0
 800ad54:	9301      	str	r3, [sp, #4]
 800ad56:	d028      	beq.n	800adaa <__d2b+0x86>
 800ad58:	4668      	mov	r0, sp
 800ad5a:	9600      	str	r6, [sp, #0]
 800ad5c:	f7ff fd82 	bl	800a864 <__lo0bits>
 800ad60:	9900      	ldr	r1, [sp, #0]
 800ad62:	b300      	cbz	r0, 800ada6 <__d2b+0x82>
 800ad64:	9a01      	ldr	r2, [sp, #4]
 800ad66:	f1c0 0320 	rsb	r3, r0, #32
 800ad6a:	fa02 f303 	lsl.w	r3, r2, r3
 800ad6e:	430b      	orrs	r3, r1
 800ad70:	40c2      	lsrs	r2, r0
 800ad72:	6163      	str	r3, [r4, #20]
 800ad74:	9201      	str	r2, [sp, #4]
 800ad76:	9b01      	ldr	r3, [sp, #4]
 800ad78:	61a3      	str	r3, [r4, #24]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	bf14      	ite	ne
 800ad7e:	2202      	movne	r2, #2
 800ad80:	2201      	moveq	r2, #1
 800ad82:	6122      	str	r2, [r4, #16]
 800ad84:	b1d5      	cbz	r5, 800adbc <__d2b+0x98>
 800ad86:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ad8a:	4405      	add	r5, r0
 800ad8c:	f8c9 5000 	str.w	r5, [r9]
 800ad90:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ad94:	f8c8 0000 	str.w	r0, [r8]
 800ad98:	4620      	mov	r0, r4
 800ad9a:	b003      	add	sp, #12
 800ad9c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ada0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ada4:	e7d5      	b.n	800ad52 <__d2b+0x2e>
 800ada6:	6161      	str	r1, [r4, #20]
 800ada8:	e7e5      	b.n	800ad76 <__d2b+0x52>
 800adaa:	a801      	add	r0, sp, #4
 800adac:	f7ff fd5a 	bl	800a864 <__lo0bits>
 800adb0:	9b01      	ldr	r3, [sp, #4]
 800adb2:	6163      	str	r3, [r4, #20]
 800adb4:	2201      	movs	r2, #1
 800adb6:	6122      	str	r2, [r4, #16]
 800adb8:	3020      	adds	r0, #32
 800adba:	e7e3      	b.n	800ad84 <__d2b+0x60>
 800adbc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800adc0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800adc4:	f8c9 0000 	str.w	r0, [r9]
 800adc8:	6918      	ldr	r0, [r3, #16]
 800adca:	f7ff fd2b 	bl	800a824 <__hi0bits>
 800adce:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800add2:	e7df      	b.n	800ad94 <__d2b+0x70>
 800add4:	0800bb57 	.word	0x0800bb57
 800add8:	0800bbc8 	.word	0x0800bbc8

0800addc <_calloc_r>:
 800addc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800adde:	fba1 2402 	umull	r2, r4, r1, r2
 800ade2:	b94c      	cbnz	r4, 800adf8 <_calloc_r+0x1c>
 800ade4:	4611      	mov	r1, r2
 800ade6:	9201      	str	r2, [sp, #4]
 800ade8:	f000 f87a 	bl	800aee0 <_malloc_r>
 800adec:	9a01      	ldr	r2, [sp, #4]
 800adee:	4605      	mov	r5, r0
 800adf0:	b930      	cbnz	r0, 800ae00 <_calloc_r+0x24>
 800adf2:	4628      	mov	r0, r5
 800adf4:	b003      	add	sp, #12
 800adf6:	bd30      	pop	{r4, r5, pc}
 800adf8:	220c      	movs	r2, #12
 800adfa:	6002      	str	r2, [r0, #0]
 800adfc:	2500      	movs	r5, #0
 800adfe:	e7f8      	b.n	800adf2 <_calloc_r+0x16>
 800ae00:	4621      	mov	r1, r4
 800ae02:	f7fd fdeb 	bl	80089dc <memset>
 800ae06:	e7f4      	b.n	800adf2 <_calloc_r+0x16>

0800ae08 <_free_r>:
 800ae08:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ae0a:	2900      	cmp	r1, #0
 800ae0c:	d044      	beq.n	800ae98 <_free_r+0x90>
 800ae0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae12:	9001      	str	r0, [sp, #4]
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	f1a1 0404 	sub.w	r4, r1, #4
 800ae1a:	bfb8      	it	lt
 800ae1c:	18e4      	addlt	r4, r4, r3
 800ae1e:	f000 fb61 	bl	800b4e4 <__malloc_lock>
 800ae22:	4a1e      	ldr	r2, [pc, #120]	; (800ae9c <_free_r+0x94>)
 800ae24:	9801      	ldr	r0, [sp, #4]
 800ae26:	6813      	ldr	r3, [r2, #0]
 800ae28:	b933      	cbnz	r3, 800ae38 <_free_r+0x30>
 800ae2a:	6063      	str	r3, [r4, #4]
 800ae2c:	6014      	str	r4, [r2, #0]
 800ae2e:	b003      	add	sp, #12
 800ae30:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ae34:	f000 bb5c 	b.w	800b4f0 <__malloc_unlock>
 800ae38:	42a3      	cmp	r3, r4
 800ae3a:	d908      	bls.n	800ae4e <_free_r+0x46>
 800ae3c:	6825      	ldr	r5, [r4, #0]
 800ae3e:	1961      	adds	r1, r4, r5
 800ae40:	428b      	cmp	r3, r1
 800ae42:	bf01      	itttt	eq
 800ae44:	6819      	ldreq	r1, [r3, #0]
 800ae46:	685b      	ldreq	r3, [r3, #4]
 800ae48:	1949      	addeq	r1, r1, r5
 800ae4a:	6021      	streq	r1, [r4, #0]
 800ae4c:	e7ed      	b.n	800ae2a <_free_r+0x22>
 800ae4e:	461a      	mov	r2, r3
 800ae50:	685b      	ldr	r3, [r3, #4]
 800ae52:	b10b      	cbz	r3, 800ae58 <_free_r+0x50>
 800ae54:	42a3      	cmp	r3, r4
 800ae56:	d9fa      	bls.n	800ae4e <_free_r+0x46>
 800ae58:	6811      	ldr	r1, [r2, #0]
 800ae5a:	1855      	adds	r5, r2, r1
 800ae5c:	42a5      	cmp	r5, r4
 800ae5e:	d10b      	bne.n	800ae78 <_free_r+0x70>
 800ae60:	6824      	ldr	r4, [r4, #0]
 800ae62:	4421      	add	r1, r4
 800ae64:	1854      	adds	r4, r2, r1
 800ae66:	42a3      	cmp	r3, r4
 800ae68:	6011      	str	r1, [r2, #0]
 800ae6a:	d1e0      	bne.n	800ae2e <_free_r+0x26>
 800ae6c:	681c      	ldr	r4, [r3, #0]
 800ae6e:	685b      	ldr	r3, [r3, #4]
 800ae70:	6053      	str	r3, [r2, #4]
 800ae72:	4421      	add	r1, r4
 800ae74:	6011      	str	r1, [r2, #0]
 800ae76:	e7da      	b.n	800ae2e <_free_r+0x26>
 800ae78:	d902      	bls.n	800ae80 <_free_r+0x78>
 800ae7a:	230c      	movs	r3, #12
 800ae7c:	6003      	str	r3, [r0, #0]
 800ae7e:	e7d6      	b.n	800ae2e <_free_r+0x26>
 800ae80:	6825      	ldr	r5, [r4, #0]
 800ae82:	1961      	adds	r1, r4, r5
 800ae84:	428b      	cmp	r3, r1
 800ae86:	bf04      	itt	eq
 800ae88:	6819      	ldreq	r1, [r3, #0]
 800ae8a:	685b      	ldreq	r3, [r3, #4]
 800ae8c:	6063      	str	r3, [r4, #4]
 800ae8e:	bf04      	itt	eq
 800ae90:	1949      	addeq	r1, r1, r5
 800ae92:	6021      	streq	r1, [r4, #0]
 800ae94:	6054      	str	r4, [r2, #4]
 800ae96:	e7ca      	b.n	800ae2e <_free_r+0x26>
 800ae98:	b003      	add	sp, #12
 800ae9a:	bd30      	pop	{r4, r5, pc}
 800ae9c:	20001824 	.word	0x20001824

0800aea0 <sbrk_aligned>:
 800aea0:	b570      	push	{r4, r5, r6, lr}
 800aea2:	4e0e      	ldr	r6, [pc, #56]	; (800aedc <sbrk_aligned+0x3c>)
 800aea4:	460c      	mov	r4, r1
 800aea6:	6831      	ldr	r1, [r6, #0]
 800aea8:	4605      	mov	r5, r0
 800aeaa:	b911      	cbnz	r1, 800aeb2 <sbrk_aligned+0x12>
 800aeac:	f000 fa2e 	bl	800b30c <_sbrk_r>
 800aeb0:	6030      	str	r0, [r6, #0]
 800aeb2:	4621      	mov	r1, r4
 800aeb4:	4628      	mov	r0, r5
 800aeb6:	f000 fa29 	bl	800b30c <_sbrk_r>
 800aeba:	1c43      	adds	r3, r0, #1
 800aebc:	d00a      	beq.n	800aed4 <sbrk_aligned+0x34>
 800aebe:	1cc4      	adds	r4, r0, #3
 800aec0:	f024 0403 	bic.w	r4, r4, #3
 800aec4:	42a0      	cmp	r0, r4
 800aec6:	d007      	beq.n	800aed8 <sbrk_aligned+0x38>
 800aec8:	1a21      	subs	r1, r4, r0
 800aeca:	4628      	mov	r0, r5
 800aecc:	f000 fa1e 	bl	800b30c <_sbrk_r>
 800aed0:	3001      	adds	r0, #1
 800aed2:	d101      	bne.n	800aed8 <sbrk_aligned+0x38>
 800aed4:	f04f 34ff 	mov.w	r4, #4294967295
 800aed8:	4620      	mov	r0, r4
 800aeda:	bd70      	pop	{r4, r5, r6, pc}
 800aedc:	20001828 	.word	0x20001828

0800aee0 <_malloc_r>:
 800aee0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aee4:	1ccd      	adds	r5, r1, #3
 800aee6:	f025 0503 	bic.w	r5, r5, #3
 800aeea:	3508      	adds	r5, #8
 800aeec:	2d0c      	cmp	r5, #12
 800aeee:	bf38      	it	cc
 800aef0:	250c      	movcc	r5, #12
 800aef2:	2d00      	cmp	r5, #0
 800aef4:	4607      	mov	r7, r0
 800aef6:	db01      	blt.n	800aefc <_malloc_r+0x1c>
 800aef8:	42a9      	cmp	r1, r5
 800aefa:	d905      	bls.n	800af08 <_malloc_r+0x28>
 800aefc:	230c      	movs	r3, #12
 800aefe:	603b      	str	r3, [r7, #0]
 800af00:	2600      	movs	r6, #0
 800af02:	4630      	mov	r0, r6
 800af04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af08:	4e2e      	ldr	r6, [pc, #184]	; (800afc4 <_malloc_r+0xe4>)
 800af0a:	f000 faeb 	bl	800b4e4 <__malloc_lock>
 800af0e:	6833      	ldr	r3, [r6, #0]
 800af10:	461c      	mov	r4, r3
 800af12:	bb34      	cbnz	r4, 800af62 <_malloc_r+0x82>
 800af14:	4629      	mov	r1, r5
 800af16:	4638      	mov	r0, r7
 800af18:	f7ff ffc2 	bl	800aea0 <sbrk_aligned>
 800af1c:	1c43      	adds	r3, r0, #1
 800af1e:	4604      	mov	r4, r0
 800af20:	d14d      	bne.n	800afbe <_malloc_r+0xde>
 800af22:	6834      	ldr	r4, [r6, #0]
 800af24:	4626      	mov	r6, r4
 800af26:	2e00      	cmp	r6, #0
 800af28:	d140      	bne.n	800afac <_malloc_r+0xcc>
 800af2a:	6823      	ldr	r3, [r4, #0]
 800af2c:	4631      	mov	r1, r6
 800af2e:	4638      	mov	r0, r7
 800af30:	eb04 0803 	add.w	r8, r4, r3
 800af34:	f000 f9ea 	bl	800b30c <_sbrk_r>
 800af38:	4580      	cmp	r8, r0
 800af3a:	d13a      	bne.n	800afb2 <_malloc_r+0xd2>
 800af3c:	6821      	ldr	r1, [r4, #0]
 800af3e:	3503      	adds	r5, #3
 800af40:	1a6d      	subs	r5, r5, r1
 800af42:	f025 0503 	bic.w	r5, r5, #3
 800af46:	3508      	adds	r5, #8
 800af48:	2d0c      	cmp	r5, #12
 800af4a:	bf38      	it	cc
 800af4c:	250c      	movcc	r5, #12
 800af4e:	4629      	mov	r1, r5
 800af50:	4638      	mov	r0, r7
 800af52:	f7ff ffa5 	bl	800aea0 <sbrk_aligned>
 800af56:	3001      	adds	r0, #1
 800af58:	d02b      	beq.n	800afb2 <_malloc_r+0xd2>
 800af5a:	6823      	ldr	r3, [r4, #0]
 800af5c:	442b      	add	r3, r5
 800af5e:	6023      	str	r3, [r4, #0]
 800af60:	e00e      	b.n	800af80 <_malloc_r+0xa0>
 800af62:	6822      	ldr	r2, [r4, #0]
 800af64:	1b52      	subs	r2, r2, r5
 800af66:	d41e      	bmi.n	800afa6 <_malloc_r+0xc6>
 800af68:	2a0b      	cmp	r2, #11
 800af6a:	d916      	bls.n	800af9a <_malloc_r+0xba>
 800af6c:	1961      	adds	r1, r4, r5
 800af6e:	42a3      	cmp	r3, r4
 800af70:	6025      	str	r5, [r4, #0]
 800af72:	bf18      	it	ne
 800af74:	6059      	strne	r1, [r3, #4]
 800af76:	6863      	ldr	r3, [r4, #4]
 800af78:	bf08      	it	eq
 800af7a:	6031      	streq	r1, [r6, #0]
 800af7c:	5162      	str	r2, [r4, r5]
 800af7e:	604b      	str	r3, [r1, #4]
 800af80:	4638      	mov	r0, r7
 800af82:	f104 060b 	add.w	r6, r4, #11
 800af86:	f000 fab3 	bl	800b4f0 <__malloc_unlock>
 800af8a:	f026 0607 	bic.w	r6, r6, #7
 800af8e:	1d23      	adds	r3, r4, #4
 800af90:	1af2      	subs	r2, r6, r3
 800af92:	d0b6      	beq.n	800af02 <_malloc_r+0x22>
 800af94:	1b9b      	subs	r3, r3, r6
 800af96:	50a3      	str	r3, [r4, r2]
 800af98:	e7b3      	b.n	800af02 <_malloc_r+0x22>
 800af9a:	6862      	ldr	r2, [r4, #4]
 800af9c:	42a3      	cmp	r3, r4
 800af9e:	bf0c      	ite	eq
 800afa0:	6032      	streq	r2, [r6, #0]
 800afa2:	605a      	strne	r2, [r3, #4]
 800afa4:	e7ec      	b.n	800af80 <_malloc_r+0xa0>
 800afa6:	4623      	mov	r3, r4
 800afa8:	6864      	ldr	r4, [r4, #4]
 800afaa:	e7b2      	b.n	800af12 <_malloc_r+0x32>
 800afac:	4634      	mov	r4, r6
 800afae:	6876      	ldr	r6, [r6, #4]
 800afb0:	e7b9      	b.n	800af26 <_malloc_r+0x46>
 800afb2:	230c      	movs	r3, #12
 800afb4:	603b      	str	r3, [r7, #0]
 800afb6:	4638      	mov	r0, r7
 800afb8:	f000 fa9a 	bl	800b4f0 <__malloc_unlock>
 800afbc:	e7a1      	b.n	800af02 <_malloc_r+0x22>
 800afbe:	6025      	str	r5, [r4, #0]
 800afc0:	e7de      	b.n	800af80 <_malloc_r+0xa0>
 800afc2:	bf00      	nop
 800afc4:	20001824 	.word	0x20001824

0800afc8 <__sfputc_r>:
 800afc8:	6893      	ldr	r3, [r2, #8]
 800afca:	3b01      	subs	r3, #1
 800afcc:	2b00      	cmp	r3, #0
 800afce:	b410      	push	{r4}
 800afd0:	6093      	str	r3, [r2, #8]
 800afd2:	da08      	bge.n	800afe6 <__sfputc_r+0x1e>
 800afd4:	6994      	ldr	r4, [r2, #24]
 800afd6:	42a3      	cmp	r3, r4
 800afd8:	db01      	blt.n	800afde <__sfputc_r+0x16>
 800afda:	290a      	cmp	r1, #10
 800afdc:	d103      	bne.n	800afe6 <__sfputc_r+0x1e>
 800afde:	f85d 4b04 	ldr.w	r4, [sp], #4
 800afe2:	f7fe ba11 	b.w	8009408 <__swbuf_r>
 800afe6:	6813      	ldr	r3, [r2, #0]
 800afe8:	1c58      	adds	r0, r3, #1
 800afea:	6010      	str	r0, [r2, #0]
 800afec:	7019      	strb	r1, [r3, #0]
 800afee:	4608      	mov	r0, r1
 800aff0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aff4:	4770      	bx	lr

0800aff6 <__sfputs_r>:
 800aff6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aff8:	4606      	mov	r6, r0
 800affa:	460f      	mov	r7, r1
 800affc:	4614      	mov	r4, r2
 800affe:	18d5      	adds	r5, r2, r3
 800b000:	42ac      	cmp	r4, r5
 800b002:	d101      	bne.n	800b008 <__sfputs_r+0x12>
 800b004:	2000      	movs	r0, #0
 800b006:	e007      	b.n	800b018 <__sfputs_r+0x22>
 800b008:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b00c:	463a      	mov	r2, r7
 800b00e:	4630      	mov	r0, r6
 800b010:	f7ff ffda 	bl	800afc8 <__sfputc_r>
 800b014:	1c43      	adds	r3, r0, #1
 800b016:	d1f3      	bne.n	800b000 <__sfputs_r+0xa>
 800b018:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b01c <_vfiprintf_r>:
 800b01c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b020:	460d      	mov	r5, r1
 800b022:	b09d      	sub	sp, #116	; 0x74
 800b024:	4614      	mov	r4, r2
 800b026:	4698      	mov	r8, r3
 800b028:	4606      	mov	r6, r0
 800b02a:	b118      	cbz	r0, 800b034 <_vfiprintf_r+0x18>
 800b02c:	6983      	ldr	r3, [r0, #24]
 800b02e:	b90b      	cbnz	r3, 800b034 <_vfiprintf_r+0x18>
 800b030:	f7ff fa3e 	bl	800a4b0 <__sinit>
 800b034:	4b89      	ldr	r3, [pc, #548]	; (800b25c <_vfiprintf_r+0x240>)
 800b036:	429d      	cmp	r5, r3
 800b038:	d11b      	bne.n	800b072 <_vfiprintf_r+0x56>
 800b03a:	6875      	ldr	r5, [r6, #4]
 800b03c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b03e:	07d9      	lsls	r1, r3, #31
 800b040:	d405      	bmi.n	800b04e <_vfiprintf_r+0x32>
 800b042:	89ab      	ldrh	r3, [r5, #12]
 800b044:	059a      	lsls	r2, r3, #22
 800b046:	d402      	bmi.n	800b04e <_vfiprintf_r+0x32>
 800b048:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b04a:	f7ff fad4 	bl	800a5f6 <__retarget_lock_acquire_recursive>
 800b04e:	89ab      	ldrh	r3, [r5, #12]
 800b050:	071b      	lsls	r3, r3, #28
 800b052:	d501      	bpl.n	800b058 <_vfiprintf_r+0x3c>
 800b054:	692b      	ldr	r3, [r5, #16]
 800b056:	b9eb      	cbnz	r3, 800b094 <_vfiprintf_r+0x78>
 800b058:	4629      	mov	r1, r5
 800b05a:	4630      	mov	r0, r6
 800b05c:	f7fe fa26 	bl	80094ac <__swsetup_r>
 800b060:	b1c0      	cbz	r0, 800b094 <_vfiprintf_r+0x78>
 800b062:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b064:	07dc      	lsls	r4, r3, #31
 800b066:	d50e      	bpl.n	800b086 <_vfiprintf_r+0x6a>
 800b068:	f04f 30ff 	mov.w	r0, #4294967295
 800b06c:	b01d      	add	sp, #116	; 0x74
 800b06e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b072:	4b7b      	ldr	r3, [pc, #492]	; (800b260 <_vfiprintf_r+0x244>)
 800b074:	429d      	cmp	r5, r3
 800b076:	d101      	bne.n	800b07c <_vfiprintf_r+0x60>
 800b078:	68b5      	ldr	r5, [r6, #8]
 800b07a:	e7df      	b.n	800b03c <_vfiprintf_r+0x20>
 800b07c:	4b79      	ldr	r3, [pc, #484]	; (800b264 <_vfiprintf_r+0x248>)
 800b07e:	429d      	cmp	r5, r3
 800b080:	bf08      	it	eq
 800b082:	68f5      	ldreq	r5, [r6, #12]
 800b084:	e7da      	b.n	800b03c <_vfiprintf_r+0x20>
 800b086:	89ab      	ldrh	r3, [r5, #12]
 800b088:	0598      	lsls	r0, r3, #22
 800b08a:	d4ed      	bmi.n	800b068 <_vfiprintf_r+0x4c>
 800b08c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b08e:	f7ff fab3 	bl	800a5f8 <__retarget_lock_release_recursive>
 800b092:	e7e9      	b.n	800b068 <_vfiprintf_r+0x4c>
 800b094:	2300      	movs	r3, #0
 800b096:	9309      	str	r3, [sp, #36]	; 0x24
 800b098:	2320      	movs	r3, #32
 800b09a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b09e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b0a2:	2330      	movs	r3, #48	; 0x30
 800b0a4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b268 <_vfiprintf_r+0x24c>
 800b0a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b0ac:	f04f 0901 	mov.w	r9, #1
 800b0b0:	4623      	mov	r3, r4
 800b0b2:	469a      	mov	sl, r3
 800b0b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b0b8:	b10a      	cbz	r2, 800b0be <_vfiprintf_r+0xa2>
 800b0ba:	2a25      	cmp	r2, #37	; 0x25
 800b0bc:	d1f9      	bne.n	800b0b2 <_vfiprintf_r+0x96>
 800b0be:	ebba 0b04 	subs.w	fp, sl, r4
 800b0c2:	d00b      	beq.n	800b0dc <_vfiprintf_r+0xc0>
 800b0c4:	465b      	mov	r3, fp
 800b0c6:	4622      	mov	r2, r4
 800b0c8:	4629      	mov	r1, r5
 800b0ca:	4630      	mov	r0, r6
 800b0cc:	f7ff ff93 	bl	800aff6 <__sfputs_r>
 800b0d0:	3001      	adds	r0, #1
 800b0d2:	f000 80aa 	beq.w	800b22a <_vfiprintf_r+0x20e>
 800b0d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b0d8:	445a      	add	r2, fp
 800b0da:	9209      	str	r2, [sp, #36]	; 0x24
 800b0dc:	f89a 3000 	ldrb.w	r3, [sl]
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	f000 80a2 	beq.w	800b22a <_vfiprintf_r+0x20e>
 800b0e6:	2300      	movs	r3, #0
 800b0e8:	f04f 32ff 	mov.w	r2, #4294967295
 800b0ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b0f0:	f10a 0a01 	add.w	sl, sl, #1
 800b0f4:	9304      	str	r3, [sp, #16]
 800b0f6:	9307      	str	r3, [sp, #28]
 800b0f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b0fc:	931a      	str	r3, [sp, #104]	; 0x68
 800b0fe:	4654      	mov	r4, sl
 800b100:	2205      	movs	r2, #5
 800b102:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b106:	4858      	ldr	r0, [pc, #352]	; (800b268 <_vfiprintf_r+0x24c>)
 800b108:	f7f5 f86a 	bl	80001e0 <memchr>
 800b10c:	9a04      	ldr	r2, [sp, #16]
 800b10e:	b9d8      	cbnz	r0, 800b148 <_vfiprintf_r+0x12c>
 800b110:	06d1      	lsls	r1, r2, #27
 800b112:	bf44      	itt	mi
 800b114:	2320      	movmi	r3, #32
 800b116:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b11a:	0713      	lsls	r3, r2, #28
 800b11c:	bf44      	itt	mi
 800b11e:	232b      	movmi	r3, #43	; 0x2b
 800b120:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b124:	f89a 3000 	ldrb.w	r3, [sl]
 800b128:	2b2a      	cmp	r3, #42	; 0x2a
 800b12a:	d015      	beq.n	800b158 <_vfiprintf_r+0x13c>
 800b12c:	9a07      	ldr	r2, [sp, #28]
 800b12e:	4654      	mov	r4, sl
 800b130:	2000      	movs	r0, #0
 800b132:	f04f 0c0a 	mov.w	ip, #10
 800b136:	4621      	mov	r1, r4
 800b138:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b13c:	3b30      	subs	r3, #48	; 0x30
 800b13e:	2b09      	cmp	r3, #9
 800b140:	d94e      	bls.n	800b1e0 <_vfiprintf_r+0x1c4>
 800b142:	b1b0      	cbz	r0, 800b172 <_vfiprintf_r+0x156>
 800b144:	9207      	str	r2, [sp, #28]
 800b146:	e014      	b.n	800b172 <_vfiprintf_r+0x156>
 800b148:	eba0 0308 	sub.w	r3, r0, r8
 800b14c:	fa09 f303 	lsl.w	r3, r9, r3
 800b150:	4313      	orrs	r3, r2
 800b152:	9304      	str	r3, [sp, #16]
 800b154:	46a2      	mov	sl, r4
 800b156:	e7d2      	b.n	800b0fe <_vfiprintf_r+0xe2>
 800b158:	9b03      	ldr	r3, [sp, #12]
 800b15a:	1d19      	adds	r1, r3, #4
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	9103      	str	r1, [sp, #12]
 800b160:	2b00      	cmp	r3, #0
 800b162:	bfbb      	ittet	lt
 800b164:	425b      	neglt	r3, r3
 800b166:	f042 0202 	orrlt.w	r2, r2, #2
 800b16a:	9307      	strge	r3, [sp, #28]
 800b16c:	9307      	strlt	r3, [sp, #28]
 800b16e:	bfb8      	it	lt
 800b170:	9204      	strlt	r2, [sp, #16]
 800b172:	7823      	ldrb	r3, [r4, #0]
 800b174:	2b2e      	cmp	r3, #46	; 0x2e
 800b176:	d10c      	bne.n	800b192 <_vfiprintf_r+0x176>
 800b178:	7863      	ldrb	r3, [r4, #1]
 800b17a:	2b2a      	cmp	r3, #42	; 0x2a
 800b17c:	d135      	bne.n	800b1ea <_vfiprintf_r+0x1ce>
 800b17e:	9b03      	ldr	r3, [sp, #12]
 800b180:	1d1a      	adds	r2, r3, #4
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	9203      	str	r2, [sp, #12]
 800b186:	2b00      	cmp	r3, #0
 800b188:	bfb8      	it	lt
 800b18a:	f04f 33ff 	movlt.w	r3, #4294967295
 800b18e:	3402      	adds	r4, #2
 800b190:	9305      	str	r3, [sp, #20]
 800b192:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b278 <_vfiprintf_r+0x25c>
 800b196:	7821      	ldrb	r1, [r4, #0]
 800b198:	2203      	movs	r2, #3
 800b19a:	4650      	mov	r0, sl
 800b19c:	f7f5 f820 	bl	80001e0 <memchr>
 800b1a0:	b140      	cbz	r0, 800b1b4 <_vfiprintf_r+0x198>
 800b1a2:	2340      	movs	r3, #64	; 0x40
 800b1a4:	eba0 000a 	sub.w	r0, r0, sl
 800b1a8:	fa03 f000 	lsl.w	r0, r3, r0
 800b1ac:	9b04      	ldr	r3, [sp, #16]
 800b1ae:	4303      	orrs	r3, r0
 800b1b0:	3401      	adds	r4, #1
 800b1b2:	9304      	str	r3, [sp, #16]
 800b1b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1b8:	482c      	ldr	r0, [pc, #176]	; (800b26c <_vfiprintf_r+0x250>)
 800b1ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b1be:	2206      	movs	r2, #6
 800b1c0:	f7f5 f80e 	bl	80001e0 <memchr>
 800b1c4:	2800      	cmp	r0, #0
 800b1c6:	d03f      	beq.n	800b248 <_vfiprintf_r+0x22c>
 800b1c8:	4b29      	ldr	r3, [pc, #164]	; (800b270 <_vfiprintf_r+0x254>)
 800b1ca:	bb1b      	cbnz	r3, 800b214 <_vfiprintf_r+0x1f8>
 800b1cc:	9b03      	ldr	r3, [sp, #12]
 800b1ce:	3307      	adds	r3, #7
 800b1d0:	f023 0307 	bic.w	r3, r3, #7
 800b1d4:	3308      	adds	r3, #8
 800b1d6:	9303      	str	r3, [sp, #12]
 800b1d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1da:	443b      	add	r3, r7
 800b1dc:	9309      	str	r3, [sp, #36]	; 0x24
 800b1de:	e767      	b.n	800b0b0 <_vfiprintf_r+0x94>
 800b1e0:	fb0c 3202 	mla	r2, ip, r2, r3
 800b1e4:	460c      	mov	r4, r1
 800b1e6:	2001      	movs	r0, #1
 800b1e8:	e7a5      	b.n	800b136 <_vfiprintf_r+0x11a>
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	3401      	adds	r4, #1
 800b1ee:	9305      	str	r3, [sp, #20]
 800b1f0:	4619      	mov	r1, r3
 800b1f2:	f04f 0c0a 	mov.w	ip, #10
 800b1f6:	4620      	mov	r0, r4
 800b1f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b1fc:	3a30      	subs	r2, #48	; 0x30
 800b1fe:	2a09      	cmp	r2, #9
 800b200:	d903      	bls.n	800b20a <_vfiprintf_r+0x1ee>
 800b202:	2b00      	cmp	r3, #0
 800b204:	d0c5      	beq.n	800b192 <_vfiprintf_r+0x176>
 800b206:	9105      	str	r1, [sp, #20]
 800b208:	e7c3      	b.n	800b192 <_vfiprintf_r+0x176>
 800b20a:	fb0c 2101 	mla	r1, ip, r1, r2
 800b20e:	4604      	mov	r4, r0
 800b210:	2301      	movs	r3, #1
 800b212:	e7f0      	b.n	800b1f6 <_vfiprintf_r+0x1da>
 800b214:	ab03      	add	r3, sp, #12
 800b216:	9300      	str	r3, [sp, #0]
 800b218:	462a      	mov	r2, r5
 800b21a:	4b16      	ldr	r3, [pc, #88]	; (800b274 <_vfiprintf_r+0x258>)
 800b21c:	a904      	add	r1, sp, #16
 800b21e:	4630      	mov	r0, r6
 800b220:	f7fd fc84 	bl	8008b2c <_printf_float>
 800b224:	4607      	mov	r7, r0
 800b226:	1c78      	adds	r0, r7, #1
 800b228:	d1d6      	bne.n	800b1d8 <_vfiprintf_r+0x1bc>
 800b22a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b22c:	07d9      	lsls	r1, r3, #31
 800b22e:	d405      	bmi.n	800b23c <_vfiprintf_r+0x220>
 800b230:	89ab      	ldrh	r3, [r5, #12]
 800b232:	059a      	lsls	r2, r3, #22
 800b234:	d402      	bmi.n	800b23c <_vfiprintf_r+0x220>
 800b236:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b238:	f7ff f9de 	bl	800a5f8 <__retarget_lock_release_recursive>
 800b23c:	89ab      	ldrh	r3, [r5, #12]
 800b23e:	065b      	lsls	r3, r3, #25
 800b240:	f53f af12 	bmi.w	800b068 <_vfiprintf_r+0x4c>
 800b244:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b246:	e711      	b.n	800b06c <_vfiprintf_r+0x50>
 800b248:	ab03      	add	r3, sp, #12
 800b24a:	9300      	str	r3, [sp, #0]
 800b24c:	462a      	mov	r2, r5
 800b24e:	4b09      	ldr	r3, [pc, #36]	; (800b274 <_vfiprintf_r+0x258>)
 800b250:	a904      	add	r1, sp, #16
 800b252:	4630      	mov	r0, r6
 800b254:	f7fd ff0e 	bl	8009074 <_printf_i>
 800b258:	e7e4      	b.n	800b224 <_vfiprintf_r+0x208>
 800b25a:	bf00      	nop
 800b25c:	0800bb88 	.word	0x0800bb88
 800b260:	0800bba8 	.word	0x0800bba8
 800b264:	0800bb68 	.word	0x0800bb68
 800b268:	0800bd24 	.word	0x0800bd24
 800b26c:	0800bd2e 	.word	0x0800bd2e
 800b270:	08008b2d 	.word	0x08008b2d
 800b274:	0800aff7 	.word	0x0800aff7
 800b278:	0800bd2a 	.word	0x0800bd2a

0800b27c <_putc_r>:
 800b27c:	b570      	push	{r4, r5, r6, lr}
 800b27e:	460d      	mov	r5, r1
 800b280:	4614      	mov	r4, r2
 800b282:	4606      	mov	r6, r0
 800b284:	b118      	cbz	r0, 800b28e <_putc_r+0x12>
 800b286:	6983      	ldr	r3, [r0, #24]
 800b288:	b90b      	cbnz	r3, 800b28e <_putc_r+0x12>
 800b28a:	f7ff f911 	bl	800a4b0 <__sinit>
 800b28e:	4b1c      	ldr	r3, [pc, #112]	; (800b300 <_putc_r+0x84>)
 800b290:	429c      	cmp	r4, r3
 800b292:	d124      	bne.n	800b2de <_putc_r+0x62>
 800b294:	6874      	ldr	r4, [r6, #4]
 800b296:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b298:	07d8      	lsls	r0, r3, #31
 800b29a:	d405      	bmi.n	800b2a8 <_putc_r+0x2c>
 800b29c:	89a3      	ldrh	r3, [r4, #12]
 800b29e:	0599      	lsls	r1, r3, #22
 800b2a0:	d402      	bmi.n	800b2a8 <_putc_r+0x2c>
 800b2a2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b2a4:	f7ff f9a7 	bl	800a5f6 <__retarget_lock_acquire_recursive>
 800b2a8:	68a3      	ldr	r3, [r4, #8]
 800b2aa:	3b01      	subs	r3, #1
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	60a3      	str	r3, [r4, #8]
 800b2b0:	da05      	bge.n	800b2be <_putc_r+0x42>
 800b2b2:	69a2      	ldr	r2, [r4, #24]
 800b2b4:	4293      	cmp	r3, r2
 800b2b6:	db1c      	blt.n	800b2f2 <_putc_r+0x76>
 800b2b8:	b2eb      	uxtb	r3, r5
 800b2ba:	2b0a      	cmp	r3, #10
 800b2bc:	d019      	beq.n	800b2f2 <_putc_r+0x76>
 800b2be:	6823      	ldr	r3, [r4, #0]
 800b2c0:	1c5a      	adds	r2, r3, #1
 800b2c2:	6022      	str	r2, [r4, #0]
 800b2c4:	701d      	strb	r5, [r3, #0]
 800b2c6:	b2ed      	uxtb	r5, r5
 800b2c8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b2ca:	07da      	lsls	r2, r3, #31
 800b2cc:	d405      	bmi.n	800b2da <_putc_r+0x5e>
 800b2ce:	89a3      	ldrh	r3, [r4, #12]
 800b2d0:	059b      	lsls	r3, r3, #22
 800b2d2:	d402      	bmi.n	800b2da <_putc_r+0x5e>
 800b2d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b2d6:	f7ff f98f 	bl	800a5f8 <__retarget_lock_release_recursive>
 800b2da:	4628      	mov	r0, r5
 800b2dc:	bd70      	pop	{r4, r5, r6, pc}
 800b2de:	4b09      	ldr	r3, [pc, #36]	; (800b304 <_putc_r+0x88>)
 800b2e0:	429c      	cmp	r4, r3
 800b2e2:	d101      	bne.n	800b2e8 <_putc_r+0x6c>
 800b2e4:	68b4      	ldr	r4, [r6, #8]
 800b2e6:	e7d6      	b.n	800b296 <_putc_r+0x1a>
 800b2e8:	4b07      	ldr	r3, [pc, #28]	; (800b308 <_putc_r+0x8c>)
 800b2ea:	429c      	cmp	r4, r3
 800b2ec:	bf08      	it	eq
 800b2ee:	68f4      	ldreq	r4, [r6, #12]
 800b2f0:	e7d1      	b.n	800b296 <_putc_r+0x1a>
 800b2f2:	4629      	mov	r1, r5
 800b2f4:	4622      	mov	r2, r4
 800b2f6:	4630      	mov	r0, r6
 800b2f8:	f7fe f886 	bl	8009408 <__swbuf_r>
 800b2fc:	4605      	mov	r5, r0
 800b2fe:	e7e3      	b.n	800b2c8 <_putc_r+0x4c>
 800b300:	0800bb88 	.word	0x0800bb88
 800b304:	0800bba8 	.word	0x0800bba8
 800b308:	0800bb68 	.word	0x0800bb68

0800b30c <_sbrk_r>:
 800b30c:	b538      	push	{r3, r4, r5, lr}
 800b30e:	4d06      	ldr	r5, [pc, #24]	; (800b328 <_sbrk_r+0x1c>)
 800b310:	2300      	movs	r3, #0
 800b312:	4604      	mov	r4, r0
 800b314:	4608      	mov	r0, r1
 800b316:	602b      	str	r3, [r5, #0]
 800b318:	f7f7 fda2 	bl	8002e60 <_sbrk>
 800b31c:	1c43      	adds	r3, r0, #1
 800b31e:	d102      	bne.n	800b326 <_sbrk_r+0x1a>
 800b320:	682b      	ldr	r3, [r5, #0]
 800b322:	b103      	cbz	r3, 800b326 <_sbrk_r+0x1a>
 800b324:	6023      	str	r3, [r4, #0]
 800b326:	bd38      	pop	{r3, r4, r5, pc}
 800b328:	2000182c 	.word	0x2000182c

0800b32c <__sread>:
 800b32c:	b510      	push	{r4, lr}
 800b32e:	460c      	mov	r4, r1
 800b330:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b334:	f000 f8e2 	bl	800b4fc <_read_r>
 800b338:	2800      	cmp	r0, #0
 800b33a:	bfab      	itete	ge
 800b33c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b33e:	89a3      	ldrhlt	r3, [r4, #12]
 800b340:	181b      	addge	r3, r3, r0
 800b342:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b346:	bfac      	ite	ge
 800b348:	6563      	strge	r3, [r4, #84]	; 0x54
 800b34a:	81a3      	strhlt	r3, [r4, #12]
 800b34c:	bd10      	pop	{r4, pc}

0800b34e <__swrite>:
 800b34e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b352:	461f      	mov	r7, r3
 800b354:	898b      	ldrh	r3, [r1, #12]
 800b356:	05db      	lsls	r3, r3, #23
 800b358:	4605      	mov	r5, r0
 800b35a:	460c      	mov	r4, r1
 800b35c:	4616      	mov	r6, r2
 800b35e:	d505      	bpl.n	800b36c <__swrite+0x1e>
 800b360:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b364:	2302      	movs	r3, #2
 800b366:	2200      	movs	r2, #0
 800b368:	f000 f898 	bl	800b49c <_lseek_r>
 800b36c:	89a3      	ldrh	r3, [r4, #12]
 800b36e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b372:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b376:	81a3      	strh	r3, [r4, #12]
 800b378:	4632      	mov	r2, r6
 800b37a:	463b      	mov	r3, r7
 800b37c:	4628      	mov	r0, r5
 800b37e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b382:	f000 b817 	b.w	800b3b4 <_write_r>

0800b386 <__sseek>:
 800b386:	b510      	push	{r4, lr}
 800b388:	460c      	mov	r4, r1
 800b38a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b38e:	f000 f885 	bl	800b49c <_lseek_r>
 800b392:	1c43      	adds	r3, r0, #1
 800b394:	89a3      	ldrh	r3, [r4, #12]
 800b396:	bf15      	itete	ne
 800b398:	6560      	strne	r0, [r4, #84]	; 0x54
 800b39a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b39e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b3a2:	81a3      	strheq	r3, [r4, #12]
 800b3a4:	bf18      	it	ne
 800b3a6:	81a3      	strhne	r3, [r4, #12]
 800b3a8:	bd10      	pop	{r4, pc}

0800b3aa <__sclose>:
 800b3aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b3ae:	f000 b831 	b.w	800b414 <_close_r>
	...

0800b3b4 <_write_r>:
 800b3b4:	b538      	push	{r3, r4, r5, lr}
 800b3b6:	4d07      	ldr	r5, [pc, #28]	; (800b3d4 <_write_r+0x20>)
 800b3b8:	4604      	mov	r4, r0
 800b3ba:	4608      	mov	r0, r1
 800b3bc:	4611      	mov	r1, r2
 800b3be:	2200      	movs	r2, #0
 800b3c0:	602a      	str	r2, [r5, #0]
 800b3c2:	461a      	mov	r2, r3
 800b3c4:	f7f6 f98e 	bl	80016e4 <_write>
 800b3c8:	1c43      	adds	r3, r0, #1
 800b3ca:	d102      	bne.n	800b3d2 <_write_r+0x1e>
 800b3cc:	682b      	ldr	r3, [r5, #0]
 800b3ce:	b103      	cbz	r3, 800b3d2 <_write_r+0x1e>
 800b3d0:	6023      	str	r3, [r4, #0]
 800b3d2:	bd38      	pop	{r3, r4, r5, pc}
 800b3d4:	2000182c 	.word	0x2000182c

0800b3d8 <__assert_func>:
 800b3d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b3da:	4614      	mov	r4, r2
 800b3dc:	461a      	mov	r2, r3
 800b3de:	4b09      	ldr	r3, [pc, #36]	; (800b404 <__assert_func+0x2c>)
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	4605      	mov	r5, r0
 800b3e4:	68d8      	ldr	r0, [r3, #12]
 800b3e6:	b14c      	cbz	r4, 800b3fc <__assert_func+0x24>
 800b3e8:	4b07      	ldr	r3, [pc, #28]	; (800b408 <__assert_func+0x30>)
 800b3ea:	9100      	str	r1, [sp, #0]
 800b3ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b3f0:	4906      	ldr	r1, [pc, #24]	; (800b40c <__assert_func+0x34>)
 800b3f2:	462b      	mov	r3, r5
 800b3f4:	f000 f81e 	bl	800b434 <fiprintf>
 800b3f8:	f000 f89f 	bl	800b53a <abort>
 800b3fc:	4b04      	ldr	r3, [pc, #16]	; (800b410 <__assert_func+0x38>)
 800b3fe:	461c      	mov	r4, r3
 800b400:	e7f3      	b.n	800b3ea <__assert_func+0x12>
 800b402:	bf00      	nop
 800b404:	20000010 	.word	0x20000010
 800b408:	0800bd35 	.word	0x0800bd35
 800b40c:	0800bd42 	.word	0x0800bd42
 800b410:	0800bd70 	.word	0x0800bd70

0800b414 <_close_r>:
 800b414:	b538      	push	{r3, r4, r5, lr}
 800b416:	4d06      	ldr	r5, [pc, #24]	; (800b430 <_close_r+0x1c>)
 800b418:	2300      	movs	r3, #0
 800b41a:	4604      	mov	r4, r0
 800b41c:	4608      	mov	r0, r1
 800b41e:	602b      	str	r3, [r5, #0]
 800b420:	f7f7 fd10 	bl	8002e44 <_close>
 800b424:	1c43      	adds	r3, r0, #1
 800b426:	d102      	bne.n	800b42e <_close_r+0x1a>
 800b428:	682b      	ldr	r3, [r5, #0]
 800b42a:	b103      	cbz	r3, 800b42e <_close_r+0x1a>
 800b42c:	6023      	str	r3, [r4, #0]
 800b42e:	bd38      	pop	{r3, r4, r5, pc}
 800b430:	2000182c 	.word	0x2000182c

0800b434 <fiprintf>:
 800b434:	b40e      	push	{r1, r2, r3}
 800b436:	b503      	push	{r0, r1, lr}
 800b438:	4601      	mov	r1, r0
 800b43a:	ab03      	add	r3, sp, #12
 800b43c:	4805      	ldr	r0, [pc, #20]	; (800b454 <fiprintf+0x20>)
 800b43e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b442:	6800      	ldr	r0, [r0, #0]
 800b444:	9301      	str	r3, [sp, #4]
 800b446:	f7ff fde9 	bl	800b01c <_vfiprintf_r>
 800b44a:	b002      	add	sp, #8
 800b44c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b450:	b003      	add	sp, #12
 800b452:	4770      	bx	lr
 800b454:	20000010 	.word	0x20000010

0800b458 <_fstat_r>:
 800b458:	b538      	push	{r3, r4, r5, lr}
 800b45a:	4d07      	ldr	r5, [pc, #28]	; (800b478 <_fstat_r+0x20>)
 800b45c:	2300      	movs	r3, #0
 800b45e:	4604      	mov	r4, r0
 800b460:	4608      	mov	r0, r1
 800b462:	4611      	mov	r1, r2
 800b464:	602b      	str	r3, [r5, #0]
 800b466:	f7f7 fcf1 	bl	8002e4c <_fstat>
 800b46a:	1c43      	adds	r3, r0, #1
 800b46c:	d102      	bne.n	800b474 <_fstat_r+0x1c>
 800b46e:	682b      	ldr	r3, [r5, #0]
 800b470:	b103      	cbz	r3, 800b474 <_fstat_r+0x1c>
 800b472:	6023      	str	r3, [r4, #0]
 800b474:	bd38      	pop	{r3, r4, r5, pc}
 800b476:	bf00      	nop
 800b478:	2000182c 	.word	0x2000182c

0800b47c <_isatty_r>:
 800b47c:	b538      	push	{r3, r4, r5, lr}
 800b47e:	4d06      	ldr	r5, [pc, #24]	; (800b498 <_isatty_r+0x1c>)
 800b480:	2300      	movs	r3, #0
 800b482:	4604      	mov	r4, r0
 800b484:	4608      	mov	r0, r1
 800b486:	602b      	str	r3, [r5, #0]
 800b488:	f7f7 fce6 	bl	8002e58 <_isatty>
 800b48c:	1c43      	adds	r3, r0, #1
 800b48e:	d102      	bne.n	800b496 <_isatty_r+0x1a>
 800b490:	682b      	ldr	r3, [r5, #0]
 800b492:	b103      	cbz	r3, 800b496 <_isatty_r+0x1a>
 800b494:	6023      	str	r3, [r4, #0]
 800b496:	bd38      	pop	{r3, r4, r5, pc}
 800b498:	2000182c 	.word	0x2000182c

0800b49c <_lseek_r>:
 800b49c:	b538      	push	{r3, r4, r5, lr}
 800b49e:	4d07      	ldr	r5, [pc, #28]	; (800b4bc <_lseek_r+0x20>)
 800b4a0:	4604      	mov	r4, r0
 800b4a2:	4608      	mov	r0, r1
 800b4a4:	4611      	mov	r1, r2
 800b4a6:	2200      	movs	r2, #0
 800b4a8:	602a      	str	r2, [r5, #0]
 800b4aa:	461a      	mov	r2, r3
 800b4ac:	f7f7 fcd6 	bl	8002e5c <_lseek>
 800b4b0:	1c43      	adds	r3, r0, #1
 800b4b2:	d102      	bne.n	800b4ba <_lseek_r+0x1e>
 800b4b4:	682b      	ldr	r3, [r5, #0]
 800b4b6:	b103      	cbz	r3, 800b4ba <_lseek_r+0x1e>
 800b4b8:	6023      	str	r3, [r4, #0]
 800b4ba:	bd38      	pop	{r3, r4, r5, pc}
 800b4bc:	2000182c 	.word	0x2000182c

0800b4c0 <__ascii_mbtowc>:
 800b4c0:	b082      	sub	sp, #8
 800b4c2:	b901      	cbnz	r1, 800b4c6 <__ascii_mbtowc+0x6>
 800b4c4:	a901      	add	r1, sp, #4
 800b4c6:	b142      	cbz	r2, 800b4da <__ascii_mbtowc+0x1a>
 800b4c8:	b14b      	cbz	r3, 800b4de <__ascii_mbtowc+0x1e>
 800b4ca:	7813      	ldrb	r3, [r2, #0]
 800b4cc:	600b      	str	r3, [r1, #0]
 800b4ce:	7812      	ldrb	r2, [r2, #0]
 800b4d0:	1e10      	subs	r0, r2, #0
 800b4d2:	bf18      	it	ne
 800b4d4:	2001      	movne	r0, #1
 800b4d6:	b002      	add	sp, #8
 800b4d8:	4770      	bx	lr
 800b4da:	4610      	mov	r0, r2
 800b4dc:	e7fb      	b.n	800b4d6 <__ascii_mbtowc+0x16>
 800b4de:	f06f 0001 	mvn.w	r0, #1
 800b4e2:	e7f8      	b.n	800b4d6 <__ascii_mbtowc+0x16>

0800b4e4 <__malloc_lock>:
 800b4e4:	4801      	ldr	r0, [pc, #4]	; (800b4ec <__malloc_lock+0x8>)
 800b4e6:	f7ff b886 	b.w	800a5f6 <__retarget_lock_acquire_recursive>
 800b4ea:	bf00      	nop
 800b4ec:	20001820 	.word	0x20001820

0800b4f0 <__malloc_unlock>:
 800b4f0:	4801      	ldr	r0, [pc, #4]	; (800b4f8 <__malloc_unlock+0x8>)
 800b4f2:	f7ff b881 	b.w	800a5f8 <__retarget_lock_release_recursive>
 800b4f6:	bf00      	nop
 800b4f8:	20001820 	.word	0x20001820

0800b4fc <_read_r>:
 800b4fc:	b538      	push	{r3, r4, r5, lr}
 800b4fe:	4d07      	ldr	r5, [pc, #28]	; (800b51c <_read_r+0x20>)
 800b500:	4604      	mov	r4, r0
 800b502:	4608      	mov	r0, r1
 800b504:	4611      	mov	r1, r2
 800b506:	2200      	movs	r2, #0
 800b508:	602a      	str	r2, [r5, #0]
 800b50a:	461a      	mov	r2, r3
 800b50c:	f7f7 fc8c 	bl	8002e28 <_read>
 800b510:	1c43      	adds	r3, r0, #1
 800b512:	d102      	bne.n	800b51a <_read_r+0x1e>
 800b514:	682b      	ldr	r3, [r5, #0]
 800b516:	b103      	cbz	r3, 800b51a <_read_r+0x1e>
 800b518:	6023      	str	r3, [r4, #0]
 800b51a:	bd38      	pop	{r3, r4, r5, pc}
 800b51c:	2000182c 	.word	0x2000182c

0800b520 <__ascii_wctomb>:
 800b520:	b149      	cbz	r1, 800b536 <__ascii_wctomb+0x16>
 800b522:	2aff      	cmp	r2, #255	; 0xff
 800b524:	bf85      	ittet	hi
 800b526:	238a      	movhi	r3, #138	; 0x8a
 800b528:	6003      	strhi	r3, [r0, #0]
 800b52a:	700a      	strbls	r2, [r1, #0]
 800b52c:	f04f 30ff 	movhi.w	r0, #4294967295
 800b530:	bf98      	it	ls
 800b532:	2001      	movls	r0, #1
 800b534:	4770      	bx	lr
 800b536:	4608      	mov	r0, r1
 800b538:	4770      	bx	lr

0800b53a <abort>:
 800b53a:	b508      	push	{r3, lr}
 800b53c:	2006      	movs	r0, #6
 800b53e:	f000 f82b 	bl	800b598 <raise>
 800b542:	2001      	movs	r0, #1
 800b544:	f7f7 fc6a 	bl	8002e1c <_exit>

0800b548 <_raise_r>:
 800b548:	291f      	cmp	r1, #31
 800b54a:	b538      	push	{r3, r4, r5, lr}
 800b54c:	4604      	mov	r4, r0
 800b54e:	460d      	mov	r5, r1
 800b550:	d904      	bls.n	800b55c <_raise_r+0x14>
 800b552:	2316      	movs	r3, #22
 800b554:	6003      	str	r3, [r0, #0]
 800b556:	f04f 30ff 	mov.w	r0, #4294967295
 800b55a:	bd38      	pop	{r3, r4, r5, pc}
 800b55c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b55e:	b112      	cbz	r2, 800b566 <_raise_r+0x1e>
 800b560:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b564:	b94b      	cbnz	r3, 800b57a <_raise_r+0x32>
 800b566:	4620      	mov	r0, r4
 800b568:	f000 f830 	bl	800b5cc <_getpid_r>
 800b56c:	462a      	mov	r2, r5
 800b56e:	4601      	mov	r1, r0
 800b570:	4620      	mov	r0, r4
 800b572:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b576:	f000 b817 	b.w	800b5a8 <_kill_r>
 800b57a:	2b01      	cmp	r3, #1
 800b57c:	d00a      	beq.n	800b594 <_raise_r+0x4c>
 800b57e:	1c59      	adds	r1, r3, #1
 800b580:	d103      	bne.n	800b58a <_raise_r+0x42>
 800b582:	2316      	movs	r3, #22
 800b584:	6003      	str	r3, [r0, #0]
 800b586:	2001      	movs	r0, #1
 800b588:	e7e7      	b.n	800b55a <_raise_r+0x12>
 800b58a:	2400      	movs	r4, #0
 800b58c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b590:	4628      	mov	r0, r5
 800b592:	4798      	blx	r3
 800b594:	2000      	movs	r0, #0
 800b596:	e7e0      	b.n	800b55a <_raise_r+0x12>

0800b598 <raise>:
 800b598:	4b02      	ldr	r3, [pc, #8]	; (800b5a4 <raise+0xc>)
 800b59a:	4601      	mov	r1, r0
 800b59c:	6818      	ldr	r0, [r3, #0]
 800b59e:	f7ff bfd3 	b.w	800b548 <_raise_r>
 800b5a2:	bf00      	nop
 800b5a4:	20000010 	.word	0x20000010

0800b5a8 <_kill_r>:
 800b5a8:	b538      	push	{r3, r4, r5, lr}
 800b5aa:	4d07      	ldr	r5, [pc, #28]	; (800b5c8 <_kill_r+0x20>)
 800b5ac:	2300      	movs	r3, #0
 800b5ae:	4604      	mov	r4, r0
 800b5b0:	4608      	mov	r0, r1
 800b5b2:	4611      	mov	r1, r2
 800b5b4:	602b      	str	r3, [r5, #0]
 800b5b6:	f7f7 fc29 	bl	8002e0c <_kill>
 800b5ba:	1c43      	adds	r3, r0, #1
 800b5bc:	d102      	bne.n	800b5c4 <_kill_r+0x1c>
 800b5be:	682b      	ldr	r3, [r5, #0]
 800b5c0:	b103      	cbz	r3, 800b5c4 <_kill_r+0x1c>
 800b5c2:	6023      	str	r3, [r4, #0]
 800b5c4:	bd38      	pop	{r3, r4, r5, pc}
 800b5c6:	bf00      	nop
 800b5c8:	2000182c 	.word	0x2000182c

0800b5cc <_getpid_r>:
 800b5cc:	f7f7 bc1c 	b.w	8002e08 <_getpid>

0800b5d0 <_init>:
 800b5d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5d2:	bf00      	nop
 800b5d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b5d6:	bc08      	pop	{r3}
 800b5d8:	469e      	mov	lr, r3
 800b5da:	4770      	bx	lr

0800b5dc <_fini>:
 800b5dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5de:	bf00      	nop
 800b5e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b5e2:	bc08      	pop	{r3}
 800b5e4:	469e      	mov	lr, r3
 800b5e6:	4770      	bx	lr
