Timing Summary
==============

   PLACER-ESTIMATED-TIMING TSMC 40nm ULP tt1p1v25c_Typical

         Group  No. Clocks  No. Clock Pairs  WNS(ps)  TNS(ps)  TNS Endpoints  WHS(ps)  THS(ps)  THS Endpoints
   -----------  ----------  ---------------  -------  -------  -------------  -------  -------  -------------
    <UDEF_clk>           1                1    -8232  -499463            133     2444        0              0




Clocks
======

            Clock    Clock net        Group  Constrained Period(ps)      Waveform(ps)   Achievable Period(ps)  Achievable Frequency(MHz)
   --------------  -----------  -----------  ----------------------  -----------------  ---------------------  -------------------------
              clk          clk   <UDEF_clk>           (auto) 2000            (0,1000)                  10231                     97.742 




Clock Relationships
===================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          133       -8232    -499463            133        2444          0              0




Timing Details for Clock Pair clk and clk
=========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          133       -8232    -499463            133        2444          0              0

Path 3:
   Slack (not met):                         -8232ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            977ps
   - Clock uncertainty:                       150ps
   = Required time:                          2827ps
   - Propagation time:                      10061ps (50.0% logic, 50.0% route, logic stage 5)
   - Delay of the launching clock:            998ps
   = Slack:                                 -8232ps

   Instance/Pin or Net Name                                                       Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                              
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                            CLOCK-PORT    -                      -     launch     r               0                                                                                                    
   clk                                                                            Clock net    93           (fanout=697)        998                     -                                                                                                    
   RBB_18/CLK                                                                     RBB_6L       18  [TILE 0 0, RBB 28 26]          -     r             998                                                                                                    
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_18/AQ                                                                      RBB_6L       18  [TILE 0 0, RBB 28 26]        800     r            1798     {inst139: $auto$ff.cc:266:slice$2547 (FD,site=aff)}                                            
   timer_counter[12]                                                              Net          65             (fanout=2)       1186                     -                                                                                                    
   RBB_18/D5                                                                      RBB_6L       18  [TILE 0 0, RBB 28 26]          -     r            2984                                                                                                    
   RBB_18/DMUX                                                                    RBB_6L       18  [TILE 0 0, RBB 28 26]        882     r            3866     {inst29: $abc$45442$lut$aiger45441$131 (LUT,site=dluto)}                                       
   $techmap45465$abc$45442$lut$aiger45441$134.A[3]                                Net         139             (fanout=1)        612                     -                                                                                                    
   RBB_18/C5                                                                      RBB_6L       18  [TILE 0 0, RBB 28 26]          -     r            4478                                                                                                    
   RBB_18/CMUX                                                                    RBB_6L       18  [TILE 0 0, RBB 28 26]        871     r            5349     {inst30: $abc$45442$lut$aiger45441$134 (LUT,site=cluto)}                                       
   $techmap45466$abc$45442$lut$auto$opt_dff.cc:219:make_patterns_logic$1445.A[4]  Net          97             (fanout=3)       1264                     -                                                                                                    
   RBB_29/B5                                                                      RBB_6L       29  [TILE 0 0, RBB 25 18]          -     r            6613                                                                                                    
   RBB_29/B                                                                       RBB_6L       29  [TILE 0 0, RBB 25 18]        731     r            7344     {inst80: $abc$45442$lut$auto$opt_dff.cc:219:make_patterns_logic$1445 (LUT,site=blut)}          
   $techmap45467$abc$45442$lut$0timer_counter[15:0][3].A[1]                       Net           8            (fanout=12)        562                     -                                                                                                    
   RBB_29/A3                                                                      RBB_6L       29  [TILE 0 0, RBB 25 18]          -     r            7906                                                                                                    
   RBB_29/AMUX                                                                    RBB_6L       29  [TILE 0 0, RBB 25 18]        825     r            8731     {inst78: $abc$45442$lut$auto$opt_dff.cc:219:make_patterns_logic$1399 (LUT,site=aluto)}         
   $abc$45442$auto$opt_dff.cc:219:make_patterns_logic$1399                        Net         203             (fanout=7)       1409                     -                                                                                                    
   RBB_3/CE                                                                       IOB           3   [TILE 0 0, RBB 31 8]          -     r           10140     {inst120: $auto$ff.cc:266:slice$2528 (FDE)} {(output_port) inst157: g_157_COL_Green_obuf (IO)} 
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_3/CLK                                                                      IOB           3   [TILE 0 0, RBB 31 8]        919     r           11059                                                                                                    
   clk                                                                            Clock net    93           (fanout=697)       -977                     -                                                                                                    
   clk                                                                            CLOCK-PORT    -                      -    capture     r           10082                                                                                                    
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 4:
   Slack (not met):                         -8231ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            977ps
   - Clock uncertainty:                       150ps
   = Required time:                          2827ps
   - Propagation time:                      10060ps (50.0% logic, 50.0% route, logic stage 5)
   - Delay of the launching clock:            998ps
   = Slack:                                 -8231ps

   Instance/Pin or Net Name                                                       Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                         
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                            CLOCK-PORT    -                      -     launch     r               0                                                                                               
   clk                                                                            Clock net    93           (fanout=697)        998                     -                                                                                               
   RBB_18/CLK                                                                     RBB_6L       18  [TILE 0 0, RBB 28 26]          -     r             998                                                                                               
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_18/AQ                                                                      RBB_6L       18  [TILE 0 0, RBB 28 26]        800     r            1798     {inst139: $auto$ff.cc:266:slice$2547 (FD,site=aff)}                                       
   timer_counter[12]                                                              Net          65             (fanout=2)       1186                     -                                                                                               
   RBB_18/D5                                                                      RBB_6L       18  [TILE 0 0, RBB 28 26]          -     r            2984                                                                                               
   RBB_18/DMUX                                                                    RBB_6L       18  [TILE 0 0, RBB 28 26]        882     r            3866     {inst29: $abc$45442$lut$aiger45441$131 (LUT,site=dluto)}                                  
   $techmap45465$abc$45442$lut$aiger45441$134.A[3]                                Net         139             (fanout=1)        612                     -                                                                                               
   RBB_18/C5                                                                      RBB_6L       18  [TILE 0 0, RBB 28 26]          -     r            4478                                                                                               
   RBB_18/CMUX                                                                    RBB_6L       18  [TILE 0 0, RBB 28 26]        871     r            5349     {inst30: $abc$45442$lut$aiger45441$134 (LUT,site=cluto)}                                  
   $techmap45466$abc$45442$lut$auto$opt_dff.cc:219:make_patterns_logic$1445.A[4]  Net          97             (fanout=3)       1264                     -                                                                                               
   RBB_29/B5                                                                      RBB_6L       29  [TILE 0 0, RBB 25 18]          -     r            6613                                                                                               
   RBB_29/B                                                                       RBB_6L       29  [TILE 0 0, RBB 25 18]        731     r            7344     {inst80: $abc$45442$lut$auto$opt_dff.cc:219:make_patterns_logic$1445 (LUT,site=blut)}     
   $techmap45467$abc$45442$lut$0timer_counter[15:0][3].A[1]                       Net           8            (fanout=12)        562                     -                                                                                               
   RBB_29/A3                                                                      RBB_6L       29  [TILE 0 0, RBB 25 18]          -     r            7906                                                                                               
   RBB_29/AMUX                                                                    RBB_6L       29  [TILE 0 0, RBB 25 18]        825     r            8731     {inst78: $abc$45442$lut$auto$opt_dff.cc:219:make_patterns_logic$1399 (LUT,site=aluto)}    
   $abc$45442$auto$opt_dff.cc:219:make_patterns_logic$1399                        Net         203             (fanout=7)       1408                     -                                                                                               
   RBB_4/CE                                                                       IOB           4   [TILE 0 0, RBB 31 9]          -     r           10139     {inst118: $auto$ff.cc:266:slice$2526 (FDRE)} {(output_port) inst161: g_161_ROW_obuf (IO)} 
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_4/CLK                                                                      IOB           4   [TILE 0 0, RBB 31 9]        919     r           11058                                                                                               
   clk                                                                            Clock net    93           (fanout=697)       -977                     -                                                                                               
   clk                                                                            CLOCK-PORT    -                      -    capture     r           10081                                                                                               
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 5:
   Slack (not met):                         -8175ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            985ps
   - Clock uncertainty:                       150ps
   = Required time:                          2835ps
   - Propagation time:                       9956ps (47.3% logic, 52.7% route, logic stage 5)
   - Delay of the launching clock:           1054ps
   = Slack:                                 -8175ps

   Instance/Pin or Net Name                         Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                              
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                              CLOCK-PORT    -                      -     launch     r               0                                                                                                                                                    
   clk                                              Clock net    93           (fanout=697)       1054                     -                                                                                                                                                    
   RBB_32/CLK                                       RBB_6L       32  [TILE 0 0, RBB 19 18]          -     r            1054                                                                                                                                                    
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_32/DQ                                        RBB_6L       32  [TILE 0 0, RBB 19 18]        800     r            1854     {inst108: $auto$ff.cc:266:slice$1928 (FD,site=dff)}                                                                                            
   address[7]                                       Net          46            (fanout=22)       1726                     -                                                                                                                                                    
   RBB_26/C5                                        RBB_6L       26  [TILE 0 0, RBB 19 20]          -     r            3580                                                                                                                                                    
   RBB_26/BMUX                                      RBB_6L       26  [TILE 0 0, RBB 19 20]       1204     r            4784     {inst62: $abc$45442$lut$aiger45441$596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mux8 (MUXF,site=muxf8)} 
   $techmap45460$abc$45442$lut$aiger45441$603.A[0]  Net         198             (fanout=2)       1185                     -                                                                                                                                                    
   RBB_28/D6                                        RBB_6L       28  [TILE 0 0, RBB 25 24]          -     r            5969                                                                                                                                                    
   RBB_28/D                                         RBB_6L       28  [TILE 0 0, RBB 25 24]        468     r            6437     {inst63: $abc$45442$lut$aiger45441$603 (LUT,site=dlut,dluto)}                                                                                  
   $techmap45461$abc$45442$lut$aiger45441$663.A[2]  Net          26             (fanout=1)        472                     -                                                                                                                                                    
   RBB_28/C2                                        RBB_6L       28  [TILE 0 0, RBB 25 24]          -     r            6909                                                                                                                                                    
   RBB_28/C                                         RBB_6L       28  [TILE 0 0, RBB 25 24]        711     r            7620     {inst65: $abc$45442$lut$aiger45441$663 (LUT,site=clut)}                                                                                        
   $techmap45501$abc$45442$lut$procmux$1298_Y.A[5]  Net         132             (fanout=1)        593                     -                                                                                                                                                    
   RBB_28/B5                                        RBB_6L       28  [TILE 0 0, RBB 25 24]          -     r            8213                                                                                                                                                    
   RBB_28/B                                         RBB_6L       28  [TILE 0 0, RBB 25 24]        731     r            8944     {inst89: $abc$45442$lut$procmux$1298_Y (LUT,site=blut,bluto)}                                                                                  
   $abc$45442$procmux$1298_Y                        Net         207             (fanout=1)       1274                     -                                                                                                                                                    
   RBB_6/O[0]                                       IOB           6  [TILE 0 0, RBB 31 23]          -     r           10218     {inst119: $auto$ff.cc:266:slice$2527 (FDE)} {(output_port) inst159: g_159_COL_Red_obuf (IO)}                                                   
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_6/CLK                                        IOB           6  [TILE 0 0, RBB 31 23]        792     r           11010                                                                                                                                                    
   clk                                              Clock net    93           (fanout=697)       -985                     -                                                                                                                                                    
   clk                                              CLOCK-PORT    -                      -    capture     r           10025                                                                                                                                                    
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 6:
   Slack (met):                              2444ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            952ps
   + Propagation time:                       2620ps (57.9% logic, 42.1% route, logic stage 1)
   - Delay of the capturing clock:            978ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2444ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                             
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                        CLOCK-PORT    -                      -     launch     r               0                                                                                                                                   
   clk                        Clock net    93           (fanout=697)        952                     -                                                                                                                                   
   RBB_30/CLK                 RBB_6L       30  [TILE 0 0, RBB 25 16]          -     r             952                                                                                                                                   
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_30/AQ                  RBB_6L       30  [TILE 0 0, RBB 25 16]        800     r            1752     {inst117: $auto$ff.cc:266:slice$2525 (FD,site=aff)}                                                                           
   mat_CLOCK                  Net          38             (fanout=6)       1104                     -                                                                                                                                   
   RBB_30/A6                  RBB_6L       30  [TILE 0 0, RBB 25 16]          -     r            2856     {inst150: $auto$xilinx_dffopt.cc:341:execute$45530 (LUT,site=alut,aluto)} {inst117: $auto$ff.cc:266:slice$2525 (FD,site=aff)} 
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_30/CLK                 RBB_6L       30  [TILE 0 0, RBB 25 16]        716     r            3572                                                                                                                                   
   clk                        Clock net    93           (fanout=697)       -978                     -                                                                                                                                   
   clk                        CLOCK-PORT    -                      -    capture     r            2594                                                                                                                                   
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 7:
   Slack (met):                              2446ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            976ps
   + Propagation time:                       2634ps (63.8% logic, 36.2% route, logic stage 1)
   - Delay of the capturing clock:           1014ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2446ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                             
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                        CLOCK-PORT    -                      -     launch     r               0                                                                                                                                   
   clk                        Clock net    93           (fanout=697)        976                     -                                                                                                                                   
   RBB_29/CLK                 RBB_6L       29  [TILE 0 0, RBB 25 18]          -     r             976                                                                                                                                   
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_29/CQ                  RBB_6L       29  [TILE 0 0, RBB 25 18]        800     r            1776     {inst106: $auto$ff.cc:266:slice$1926 (FD,site=cff)}                                                                           
   address[5]                 Net          44            (fanout=26)        953                     -                                                                                                                                   
   RBB_29/C1                  RBB_6L       29  [TILE 0 0, RBB 25 18]          -     r            2729     {inst147: $auto$xilinx_dffopt.cc:341:execute$45524 (LUT,site=clut,cluto)} {inst106: $auto$ff.cc:266:slice$1926 (FD,site=cff)} 
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_29/CLK                 RBB_6L       29  [TILE 0 0, RBB 25 18]        881     r            3610                                                                                                                                   
   clk                        Clock net    93           (fanout=697)      -1014                     -                                                                                                                                   
   clk                        CLOCK-PORT    -                      -    capture     r            2596                                                                                                                                   
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 8:
   Slack (met):                              2518ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            952ps
   + Propagation time:                       2694ps (59.0% logic, 41.0% route, logic stage 1)
   - Delay of the capturing clock:            978ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2518ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                             
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                        CLOCK-PORT    -                      -     launch     r               0                                                                                                                                   
   clk                        Clock net    93           (fanout=697)        952                     -                                                                                                                                   
   RBB_30/CLK                 RBB_6L       30  [TILE 0 0, RBB 25 16]          -     r             952                                                                                                                                   
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_30/AQ                  RBB_6L       30  [TILE 0 0, RBB 25 16]        800     r            1752     {inst117: $auto$ff.cc:266:slice$2525 (FD,site=aff)}                                                                           
   mat_CLOCK                  Net          38             (fanout=6)       1104                     -                                                                                                                                   
   RBB_30/A6                  RBB_6L       30  [TILE 0 0, RBB 25 16]          -     r            2856     {inst148: $auto$xilinx_dffopt.cc:341:execute$45526 (LUT,site=dlut,dluto)} {inst107: $auto$ff.cc:266:slice$1927 (FD,site=dff)} 
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_30/CLK                 RBB_6L       30  [TILE 0 0, RBB 25 16]        790     r            3646                                                                                                                                   
   clk                        Clock net    93           (fanout=697)       -978                     -                                                                                                                                   
   clk                        CLOCK-PORT    -                      -    capture     r            2668                                                                                                                                   
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------













