HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:leon3mp
Implementation;Synthesis|| CD433 ||@W:No design units in file||leon3mp.srr(20);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/20||util.vhd(77);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\util\util.vhd'/linenumber/77
Implementation;Synthesis|| CD433 ||@W:No design units in file||leon3mp.srr(21);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/21||sparc_disas.vhd(737);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\sparc\sparc_disas.vhd'/linenumber/737
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol rfo in a pure function. Change the function type to impure||leon3mp.srr(22);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/22||iu3.vhd(690);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/690
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol rfo in a pure function. Change the function type to impure||leon3mp.srr(23);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/23||iu3.vhd(691);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/691
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol fpo in a pure function. Change the function type to impure||leon3mp.srr(24);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/24||iu3.vhd(693);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/693
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol fpo in a pure function. Change the function type to impure||leon3mp.srr(25);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/25||iu3.vhd(719);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/719
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol holdn in a pure function. Change the function type to impure||leon3mp.srr(26);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/26||iu3.vhd(864);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/864
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol dsur in a pure function. Change the function type to impure||leon3mp.srr(27);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/27||iu3.vhd(1520);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1520
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol r in a pure function. Change the function type to impure||leon3mp.srr(28);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/28||iu3.vhd(1547);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1547
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol r in a pure function. Change the function type to impure||leon3mp.srr(29);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/29||iu3.vhd(1547);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1547
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(30);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/30||iu3.vhd(1553);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1553
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol r in a pure function. Change the function type to impure||leon3mp.srr(31);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/31||iu3.vhd(1553);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1553
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(32);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/32||iu3.vhd(1557);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1557
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol r in a pure function. Change the function type to impure||leon3mp.srr(33);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/33||iu3.vhd(1557);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1557
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol divo in a pure function. Change the function type to impure||leon3mp.srr(34);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/34||iu3.vhd(1561);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1561
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol r in a pure function. Change the function type to impure||leon3mp.srr(35);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/35||iu3.vhd(1561);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1561
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol rstn in a pure function. Change the function type to impure||leon3mp.srr(36);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/36||iu3.vhd(1577);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1577
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol rstn in a pure function. Change the function type to impure||leon3mp.srr(37);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/37||iu3.vhd(1584);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1584
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol rstn in a pure function. Change the function type to impure||leon3mp.srr(38);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/38||iu3.vhd(1593);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1593
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol rstn in a pure function. Change the function type to impure||leon3mp.srr(39);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/39||iu3.vhd(1602);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1602
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol bpred in a pure function. Change the function type to impure||leon3mp.srr(40);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/40||iu3.vhd(1740);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1740
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol bpred in a pure function. Change the function type to impure||leon3mp.srr(41);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/41||iu3.vhd(1745);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1745
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol bpred in a pure function. Change the function type to impure||leon3mp.srr(42);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/42||iu3.vhd(1751);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1751
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol bpred in a pure function. Change the function type to impure||leon3mp.srr(43);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/43||iu3.vhd(1761);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1761
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol bpred in a pure function. Change the function type to impure||leon3mp.srr(44);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/44||iu3.vhd(1762);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1762
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol bpred in a pure function. Change the function type to impure||leon3mp.srr(45);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/45||iu3.vhd(1784);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1784
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol bpred in a pure function. Change the function type to impure||leon3mp.srr(46);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/46||iu3.vhd(1792);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1792
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol bpred in a pure function. Change the function type to impure||leon3mp.srr(47);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/47||iu3.vhd(1815);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1815
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol bpred in a pure function. Change the function type to impure||leon3mp.srr(48);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/48||iu3.vhd(1817);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1817
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol bpred in a pure function. Change the function type to impure||leon3mp.srr(49);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/49||iu3.vhd(1818);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1818
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol bpred in a pure function. Change the function type to impure||leon3mp.srr(50);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/50||iu3.vhd(1882);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1882
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(51);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/51||iu3.vhd(1901);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1901
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol divo in a pure function. Change the function type to impure||leon3mp.srr(52);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/52||iu3.vhd(1915);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1915
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol blockbpmiss in a pure function. Change the function type to impure||leon3mp.srr(53);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/53||iu3.vhd(1926);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1926
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol blockbpmiss in a pure function. Change the function type to impure||leon3mp.srr(54);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/54||iu3.vhd(1994);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/1994
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol rstn in a pure function. Change the function type to impure||leon3mp.srr(55);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/55||iu3.vhd(2012);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2012
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol rstn in a pure function. Change the function type to impure||leon3mp.srr(56);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/56||iu3.vhd(2019);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2019
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(57);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/57||iu3.vhd(2051);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2051
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol divo in a pure function. Change the function type to impure||leon3mp.srr(58);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/58||iu3.vhd(2057);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2057
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(59);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/59||iu3.vhd(2362);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2362
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(60);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/60||iu3.vhd(2423);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2423
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(61);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/61||iu3.vhd(2427);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2427
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol dco in a pure function. Change the function type to impure||leon3mp.srr(62);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/62||iu3.vhd(2677);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2677
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol fpo in a pure function. Change the function type to impure||leon3mp.srr(63);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/63||iu3.vhd(2693);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2693
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol cpo in a pure function. Change the function type to impure||leon3mp.srr(64);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/64||iu3.vhd(2695);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2695
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol fpo in a pure function. Change the function type to impure||leon3mp.srr(65);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/65||iu3.vhd(2716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2716
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol cpo in a pure function. Change the function type to impure||leon3mp.srr(66);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/66||iu3.vhd(2718);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2718
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol fpo in a pure function. Change the function type to impure||leon3mp.srr(67);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/67||iu3.vhd(2728);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2728
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol cpo in a pure function. Change the function type to impure||leon3mp.srr(68);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/68||iu3.vhd(2735);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2735
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol fpo in a pure function. Change the function type to impure||leon3mp.srr(69);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/69||iu3.vhd(2745);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2745
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol cpo in a pure function. Change the function type to impure||leon3mp.srr(70);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/70||iu3.vhd(2750);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2750
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol rstn in a pure function. Change the function type to impure||leon3mp.srr(71);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/71||iu3.vhd(2771);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2771
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(72);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/72||iu3.vhd(2962);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2962
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(73);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/73||iu3.vhd(2963);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/2963
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(74);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/74||iu3.vhd(3007);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/3007
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(75);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/75||iu3.vhd(3008);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/3008
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(76);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/76||iu3.vhd(3012);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/3012
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(77);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/77||iu3.vhd(3012);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/3012
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(78);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/78||iu3.vhd(3013);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/3013
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(79);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/79||iu3.vhd(3017);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/3017
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(80);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/80||iu3.vhd(3018);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/3018
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol mulo in a pure function. Change the function type to impure||leon3mp.srr(81);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/81||iu3.vhd(3019);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/3019
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol divo in a pure function. Change the function type to impure||leon3mp.srr(82);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/82||iu3.vhd(3023);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/3023
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol divo in a pure function. Change the function type to impure||leon3mp.srr(83);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/83||iu3.vhd(3027);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/3027
Implementation;Synthesis|| CD908 ||@W:Cannot access external symbol divo in a pure function. Change the function type to impure||leon3mp.srr(84);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/84||iu3.vhd(3027);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/3027
Implementation;Synthesis|| CD638 ||@W:Signal memi.edac is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(88);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/88||leon3mp.vhd(117);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/117
Implementation;Synthesis|| CD638 ||@W:Signal memi.scb is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(89);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/89||leon3mp.vhd(117);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/117
Implementation;Synthesis|| CD638 ||@W:Signal memi.cb is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(90);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/90||leon3mp.vhd(117);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/117
Implementation;Synthesis|| CD638 ||@W:Signal memi.sd is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(91);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/91||leon3mp.vhd(117);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/117
Implementation;Synthesis|| CD638 ||@W:Signal memi.bwidth is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(92);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/92||leon3mp.vhd(117);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/117
Implementation;Synthesis|| CD638 ||@W:Signal memi.wrn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(93);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/93||leon3mp.vhd(117);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/117
Implementation;Synthesis|| CD638 ||@W:Signal memi.writen is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(94);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/94||leon3mp.vhd(117);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/117
Implementation;Synthesis|| CD638 ||@W:Signal memi.bexcn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(95);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/95||leon3mp.vhd(117);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/117
Implementation;Synthesis|| CD638 ||@W:Signal memi.brdyn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(96);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/96||leon3mp.vhd(117);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/117
Implementation;Synthesis|| CD638 ||@W:Signal memi.data is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/97||leon3mp.vhd(117);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/117
Implementation;Synthesis|| CD638 ||@W:Signal memo.rs_edac_en is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(98);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/98||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CD638 ||@W:Signal memo.sdram_en is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/99||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CD638 ||@W:Signal memo.ce is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(100);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/100||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CD638 ||@W:Signal memo.svcdrive is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(101);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/101||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CD638 ||@W:Signal memo.vcdrive is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(102);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/102||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CD638 ||@W:Signal memo.scb is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(103);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/103||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CD638 ||@W:Signal memo.cb is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(104);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/104||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CD638 ||@W:Signal memo.sa is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(105);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/105||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CD638 ||@W:Signal memo.read is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(106);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/106||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CD638 ||@W:Signal memo.svbdrive is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(107);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/107||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CD638 ||@W:Signal memo.vbdrive is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(108);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/108||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CD638 ||@W:Signal memo.bdrive is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(109);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/109||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CD638 ||@W:Signal memo.wrn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(110);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/110||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CD638 ||@W:Signal memo.writen is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(111);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/111||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CD638 ||@W:Signal memo.oen is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(112);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/112||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CD638 ||@W:Signal memo.romsn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(113);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/113||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CD638 ||@W:Signal memo.iosn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(114);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/114||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CD638 ||@W:Signal memo.mben is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(115);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/115||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CD638 ||@W:Signal memo.romn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(116);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/116||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CD638 ||@W:Signal memo.ramn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(117);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/117||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CD638 ||@W:Signal memo.ramoen is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/118||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CD638 ||@W:Signal memo.ramsn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(119);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/119||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CD638 ||@W:Signal memo.sddata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/120||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CD638 ||@W:Signal memo.data is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(121);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/121||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CD638 ||@W:Signal memo.address is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/122||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CD638 ||@W:Signal wpo.wprothit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(123);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/123||leon3mp.vhd(119);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/119
Implementation;Synthesis|| CD638 ||@W:Signal sdi.datavalid is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(124);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/124||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CD638 ||@W:Signal sdi.regrdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/125||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CD638 ||@W:Signal sdi.cb is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(126);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/126||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CD638 ||@W:Signal sdi.data is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/127||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CD638 ||@W:Signal sdi.wprot is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(128);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/128||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CD638 ||@W:Signal sdo.dqm is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/129||leon3mp.vhd(121);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/121
Implementation;Synthesis|| CD638 ||@W:Signal sdo.casn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(130);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/130||leon3mp.vhd(121);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/121
Implementation;Synthesis|| CD638 ||@W:Signal sdo.rasn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(131);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/131||leon3mp.vhd(121);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/121
Implementation;Synthesis|| CD638 ||@W:Signal sdo.sdwen is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(132);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/132||leon3mp.vhd(121);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/121
Implementation;Synthesis|| CD638 ||@W:Signal sdo.sdcsn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(133);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/133||leon3mp.vhd(121);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/121
Implementation;Synthesis|| CD638 ||@W:Signal sdo.sdcke is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(134);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/134||leon3mp.vhd(121);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/121
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.regwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/135||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.regwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(136);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/136||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.read_pend is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(137);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/137||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.cbcal_inc is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(138);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/138||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.cbcal_en is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(139);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/139||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.cbdqm is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(140);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/140||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.dqs_gate is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(141);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/141||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.vcbdrive is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(142);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/142||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.oct is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(143);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/143||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.conf is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(144);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/144||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.odt is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(145);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/145||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.cal_rst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/146||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.cal_pll is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/147||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.cal_inc is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(148);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/148||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.cal_en is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/149||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.moben is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(150);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/150||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.sdck is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/151||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.ba is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/152||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.ce is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(153);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/153||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.cb is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(154);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/154||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.data is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/155||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.address is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(156);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/156||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.vbdrive is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(157);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/157||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.nbdrive is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/158||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.qdrive is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(159);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/159||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.bdrive is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/160||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.dqm is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(161);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/161||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.casn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/162||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.rasn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(163);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/163||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.sdwen is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/164||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.xsdcsn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(165);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/165||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.sdcsn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(166);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/166||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo2.sdcke is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(167);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/167||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.regwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(168);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/168||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.regwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(169);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/169||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.read_pend is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(170);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/170||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.cbcal_inc is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(171);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/171||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.cbcal_en is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(172);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/172||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.cbdqm is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(173);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/173||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.dqs_gate is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(174);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/174||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.vcbdrive is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(175);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/175||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.oct is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(176);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/176||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.conf is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(177);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/177||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.odt is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(178);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/178||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.cal_rst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/179||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.cal_pll is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/180||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.cal_inc is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(181);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/181||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.cal_en is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(182);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/182||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.moben is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(183);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/183||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.sdck is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/184||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.ba is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/185||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.ce is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(186);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/186||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.cb is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(187);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/187||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.data is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(188);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/188||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.address is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(189);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/189||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.vbdrive is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/190||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.nbdrive is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(191);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/191||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.qdrive is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(192);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/192||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.bdrive is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(193);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/193||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.dqm is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(194);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/194||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.casn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(195);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/195||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.rasn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(196);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/196||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.sdwen is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(197);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/197||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.xsdcsn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(198);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/198||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.sdcsn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(199);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/199||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal sdo3.sdcke is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(200);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/200||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CD638 ||@W:Signal apbo_0.pindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(201);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/201||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_0.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(202);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/202||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_0.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(203);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/203||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_0.pirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(204);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/204||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_0.prdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(205);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/205||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_4.pindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(206);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/206||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_4.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(207);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/207||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_4.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(208);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/208||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_4.pirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(209);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/209||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_4.prdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(210);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/210||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_5.pindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(211);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/211||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_5.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(212);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/212||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_5.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(213);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/213||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_5.pirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(214);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/214||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_5.prdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(215);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/215||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_6.pindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(216);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/216||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_6.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(217);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/217||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_6.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(218);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/218||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_6.pirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(219);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/219||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_6.prdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(220);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/220||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_8.pindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(221);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/221||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_8.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(222);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/222||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_8.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(223);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/223||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_8.pirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(224);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/224||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_8.prdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(225);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/225||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_9.pindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(226);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/226||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_9.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(227);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/227||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_9.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(228);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/228||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_9.pirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(229);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/229||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_9.prdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(230);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/230||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_10.pindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(231);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/231||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_10.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(232);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/232||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_10.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(233);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/233||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_10.pirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(234);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/234||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_10.prdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(235);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/235||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_12.pindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(236);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/236||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_12.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(237);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/237||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_12.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(238);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/238||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_12.pirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(239);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/239||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_12.prdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(240);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/240||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_13.pindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(241);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/241||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_13.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(242);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/242||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_13.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(243);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/243||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_13.pirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(244);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/244||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_13.prdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(245);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/245||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_14.pindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(246);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/246||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_14.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(247);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/247||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_14.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(248);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/248||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_14.pirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(249);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/249||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_14.prdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(250);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/250||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_15.pindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(251);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/251||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_15.pconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(252);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/252||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_15.pconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(253);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/253||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_15.pirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(254);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/254||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal apbo_15.prdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(255);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/255||leon3mp.vhd(125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/125
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_15.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(256);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/256||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_15.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(257);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/257||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_15.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(258);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/258||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_15.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/259||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_15.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(260);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/260||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_15.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(261);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/261||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_15.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(262);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/262||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_15.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(263);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/263||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_15.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(264);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/264||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_15.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(265);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/265||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_15.hsplit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(266);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/266||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_15.hrdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(267);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/267||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_15.hresp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(268);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/268||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_15.hready is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(269);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/269||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_14.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(270);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/270||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_14.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(271);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/271||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_14.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(272);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/272||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_14.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(273);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/273||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_14.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(274);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/274||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_14.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(275);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/275||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_14.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(276);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/276||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_14.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(277);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/277||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_14.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(278);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/278||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_14.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(279);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/279||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_14.hsplit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(280);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/280||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_14.hrdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(281);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/281||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_14.hresp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(282);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/282||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_14.hready is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(283);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/283||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_13.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(284);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/284||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_13.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(285);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/285||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_13.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(286);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/286||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_13.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(287);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/287||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_13.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(288);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/288||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_13.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(289);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/289||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_13.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(290);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/290||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_13.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(291);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/291||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_13.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(292);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/292||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_13.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(293);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/293||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_13.hsplit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(294);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/294||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_13.hrdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(295);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/295||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_13.hresp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(296);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/296||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_13.hready is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(297);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/297||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_12.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(298);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/298||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_12.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(299);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/299||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_12.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(300);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/300||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_12.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(301);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/301||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_12.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(302);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/302||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_12.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(303);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/303||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_12.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(304);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/304||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_12.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(305);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/305||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_12.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(306);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/306||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_12.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(307);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/307||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_12.hsplit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(308);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/308||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_12.hrdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(309);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/309||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_12.hresp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(310);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/310||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_12.hready is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(311);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/311||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_11.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(312);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/312||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_11.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(313);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/313||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_11.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(314);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/314||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_11.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(315);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/315||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_11.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(316);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/316||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_11.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(317);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/317||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_11.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(318);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/318||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_11.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(319);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/319||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_11.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(320);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/320||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_11.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(321);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/321||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_11.hsplit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(322);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/322||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_11.hrdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(323);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/323||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_11.hresp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(324);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/324||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_11.hready is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(325);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/325||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_10.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(326);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/326||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_10.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(327);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/327||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_10.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(328);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/328||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_10.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(329);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/329||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_10.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(330);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/330||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_10.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(331);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/331||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_10.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(332);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/332||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_10.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(333);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/333||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_10.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(334);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/334||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_10.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(335);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/335||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_10.hsplit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(336);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/336||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_10.hrdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(337);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/337||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_10.hresp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(338);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/338||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_10.hready is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(339);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/339||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_9.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(340);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/340||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_9.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(341);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/341||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_9.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(342);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/342||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_9.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(343);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/343||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_9.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(344);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/344||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_9.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(345);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/345||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_9.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(346);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/346||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_9.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(347);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/347||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_9.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(348);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/348||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_9.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(349);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/349||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_9.hsplit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(350);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/350||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_9.hrdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(351);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/351||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_9.hresp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(352);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/352||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_9.hready is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(353);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/353||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_8.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(354);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/354||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_8.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(355);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/355||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_8.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(356);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/356||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_8.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(357);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/357||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_8.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(358);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/358||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_8.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(359);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/359||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_8.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(360);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/360||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_8.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(361);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/361||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_8.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(362);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/362||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_8.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(363);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/363||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_8.hsplit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(364);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/364||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_8.hrdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(365);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/365||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_8.hresp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(366);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/366||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_8.hready is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(367);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/367||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_5.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(368);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/368||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_5.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(369);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/369||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_5.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(370);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/370||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_5.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(371);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/371||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_5.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(372);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/372||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_5.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(373);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/373||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_5.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(374);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/374||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_5.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(375);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/375||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_5.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(376);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/376||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_5.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(377);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/377||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_5.hsplit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(378);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/378||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_5.hrdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(379);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/379||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_5.hresp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/380||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_5.hready is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/381||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_4.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(382);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/382||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_4.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(383);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/383||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_4.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(384);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/384||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_4.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(385);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/385||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_4.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(386);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/386||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_4.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(387);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/387||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_4.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(388);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/388||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_4.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(389);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/389||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_4.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(390);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/390||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_4.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(391);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/391||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_4.hsplit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(392);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/392||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_4.hrdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(393);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/393||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_4.hresp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(394);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/394||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_4.hready is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(395);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/395||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_3.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(396);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/396||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_3.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(397);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/397||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_3.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(398);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/398||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_3.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(399);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/399||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_3.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(400);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/400||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_3.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(401);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/401||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_3.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(402);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/402||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_3.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(403);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/403||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_3.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(404);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/404||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_3.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(405);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/405||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_3.hsplit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(406);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/406||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_3.hrdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(407);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/407||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_3.hresp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(408);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/408||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_3.hready is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(409);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/409||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_0.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(410);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/410||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_0.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(411);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/411||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_0.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/412||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_0.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(413);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/413||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_0.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(414);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/414||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_0.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(415);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/415||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_0.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(416);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/416||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_0.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(417);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/417||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_0.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(418);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/418||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_0.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(419);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/419||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_0.hsplit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(420);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/420||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_0.hrdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(421);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/421||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_0.hresp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(422);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/422||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbso_0.hready is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(423);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/423||leon3mp.vhd(127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(424);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/424||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(425);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/425||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(426);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/426||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(427);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/427||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(428);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/428||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(429);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/429||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(430);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/430||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(431);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/431||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(432);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/432||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(433);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/433||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(434);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/434||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hprot is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(435);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/435||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hburst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(436);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/436||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hsize is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(437);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/437||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(438);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/438||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.haddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(439);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/439||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.htrans is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(440);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/440||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hlock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(441);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/441||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_15.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(442);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/442||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(443);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/443||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(444);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/444||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/445||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(446);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/446||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(447);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/447||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(448);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/448||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(449);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/449||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(450);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/450||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(451);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/451||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(452);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/452||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(453);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/453||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hprot is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(454);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/454||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hburst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(455);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/455||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hsize is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(456);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/456||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(457);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/457||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.haddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(458);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/458||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.htrans is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(459);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/459||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hlock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(460);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/460||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_14.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(461);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/461||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(462);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/462||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(463);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/463||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(464);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/464||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(465);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/465||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(466);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/466||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(467);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/467||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(468);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/468||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(469);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/469||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(470);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/470||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(471);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/471||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(472);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/472||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hprot is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(473);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/473||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hburst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(474);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/474||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hsize is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(475);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/475||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(476);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/476||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.haddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(477);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/477||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.htrans is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(478);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/478||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hlock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(479);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/479||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_13.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(480);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/480||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(481);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/481||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(482);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/482||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(483);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/483||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(484);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/484||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(485);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/485||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(486);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/486||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(487);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/487||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(488);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/488||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(489);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/489||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(490);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/490||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(491);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/491||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hprot is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(492);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/492||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hburst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(493);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/493||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hsize is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(494);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/494||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(495);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/495||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.haddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(496);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/496||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.htrans is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(497);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/497||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hlock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(498);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/498||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_12.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(499);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/499||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(500);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/500||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(501);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/501||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(502);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/502||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(503);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/503||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(504);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/504||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(505);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/505||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(506);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/506||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(507);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/507||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(508);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/508||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(509);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/509||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(510);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/510||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hprot is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(511);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/511||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hburst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(512);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/512||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hsize is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(513);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/513||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(514);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/514||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.haddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(515);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/515||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.htrans is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(516);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/516||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hlock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(517);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/517||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_11.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(518);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/518||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(519);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/519||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(520);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/520||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(521);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/521||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(522);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/522||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(523);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/523||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(524);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/524||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(525);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/525||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(526);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/526||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(527);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/527||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(528);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/528||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(529);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/529||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hprot is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(530);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/530||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hburst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(531);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/531||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hsize is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(532);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/532||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(533);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/533||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.haddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(534);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/534||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.htrans is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(535);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/535||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hlock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(536);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/536||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_10.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(537);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/537||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(538);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/538||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(539);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/539||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(540);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/540||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(541);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/541||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(542);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/542||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(543);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/543||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(544);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/544||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(545);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/545||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(546);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/546||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(547);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/547||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(548);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/548||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hprot is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(549);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/549||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hburst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(550);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/550||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hsize is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(551);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/551||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(552);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/552||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.haddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(553);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/553||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.htrans is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(554);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/554||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hlock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(555);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/555||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_9.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(556);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/556||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(557);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/557||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(558);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/558||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(559);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/559||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(560);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/560||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(561);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/561||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(562);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/562||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(563);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/563||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(564);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/564||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(565);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/565||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(566);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/566||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(567);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/567||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hprot is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/568||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hburst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/569||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hsize is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(570);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/570||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(571);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/571||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.haddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(572);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/572||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.htrans is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(573);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/573||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hlock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(574);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/574||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_8.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(575);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/575||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(576);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/576||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(577);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/577||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(578);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/578||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(579);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/579||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(580);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/580||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(581);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/581||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(582);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/582||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/583||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(584);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/584||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(585);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/585||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(586);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/586||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hprot is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(587);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/587||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hburst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(588);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/588||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hsize is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(589);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/589||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(590);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/590||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.haddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(591);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/591||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.htrans is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(592);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/592||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hlock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(593);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/593||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_7.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(594);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/594||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(595);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/595||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(596);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/596||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(597);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/597||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(598);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/598||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(599);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/599||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(600);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/600||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(601);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/601||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(602);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/602||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(603);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/603||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(604);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/604||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(605);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/605||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hprot is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(606);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/606||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hburst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(607);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/607||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hsize is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(608);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/608||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(609);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/609||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.haddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(610);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/610||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.htrans is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(611);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/611||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hlock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(612);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/612||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_6.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(613);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/613||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(614);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/614||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(615);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/615||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(616);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/616||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(617);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/617||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(618);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/618||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(619);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/619||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(620);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/620||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(621);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/621||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(622);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/622||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(623);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/623||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(624);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/624||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hprot is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(625);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/625||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hburst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(626);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/626||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hsize is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(627);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/627||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(628);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/628||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.haddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(629);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/629||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.htrans is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(630);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/630||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hlock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(631);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/631||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_5.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(632);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/632||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(633);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/633||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(634);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/634||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(635);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/635||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(636);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/636||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(637);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/637||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(638);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/638||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(639);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/639||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(640);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/640||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(641);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/641||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(642);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/642||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(643);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/643||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hprot is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(644);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/644||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hburst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(645);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/645||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hsize is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(646);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/646||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(647);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/647||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.haddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(648);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/648||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.htrans is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(649);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/649||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hlock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(650);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/650||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_4.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(651);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/651||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(652);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/652||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(653);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/653||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(654);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/654||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(655);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/655||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(656);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/656||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(657);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/657||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(658);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/658||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(659);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/659||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(660);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/660||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(661);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/661||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(662);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/662||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hprot is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(663);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/663||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hburst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(664);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/664||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hsize is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(665);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/665||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(666);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/666||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.haddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(667);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/667||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.htrans is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(668);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/668||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hlock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(669);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/669||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_3.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(670);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/670||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hindex is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(671);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/671||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hconfig_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(672);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/672||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hconfig_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(673);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/673||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hconfig_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(674);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/674||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hconfig_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(675);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/675||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hconfig_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(676);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/676||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hconfig_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(677);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/677||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hconfig_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(678);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/678||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hconfig_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(679);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/679||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hirq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(680);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/680||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hwdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(681);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/681||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hprot is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(682);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/682||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hburst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(683);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/683||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hsize is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(684);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/684||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(685);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/685||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.haddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(686);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/686||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.htrans is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(687);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/687||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hlock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(688);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/688||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal ahbmo_2.hbusreq is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(689);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/689||leon3mp.vhd(129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/129
Implementation;Synthesis|| CD638 ||@W:Signal rstraw is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(690);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/690||leon3mp.vhd(131);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/131
Implementation;Synthesis|| CD638 ||@W:Signal pciclk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(691);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/691||leon3mp.vhd(131);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/131
Implementation;Synthesis|| CD638 ||@W:Signal sdclkl is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(692);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/692||leon3mp.vhd(131);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/131
Implementation;Synthesis|| CD638 ||@W:Signal cgi.clksel is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(693);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/693||leon3mp.vhd(132);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/132
Implementation;Synthesis|| CD638 ||@W:Signal cgi.pllctrl is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(694);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/694||leon3mp.vhd(132);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/132
Implementation;Synthesis|| CD638 ||@W:Signal cgi.pllrst is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(695);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/695||leon3mp.vhd(132);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/132
Implementation;Synthesis|| CD638 ||@W:Signal cgi.pllref is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(696);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/696||leon3mp.vhd(132);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/132
Implementation;Synthesis|| CD638 ||@W:Signal cgo.pcilock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(697);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/697||leon3mp.vhd(133);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/133
Implementation;Synthesis|| CD638 ||@W:Signal cgo.clklock is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(698);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/698||leon3mp.vhd(133);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/133
Implementation;Synthesis|| CD638 ||@W:Signal u2i.extclk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(699);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/699||leon3mp.vhd(134);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/134
Implementation;Synthesis|| CD638 ||@W:Signal u2i.ctsn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(700);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/700||leon3mp.vhd(134);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/134
Implementation;Synthesis|| CD638 ||@W:Signal u2i.rxd is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(701);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/701||leon3mp.vhd(134);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/134
Implementation;Synthesis|| CD638 ||@W:Signal dui.extclk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(702);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/702||leon3mp.vhd(134);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/134
Implementation;Synthesis|| CD638 ||@W:Signal dui.ctsn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(703);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/703||leon3mp.vhd(134);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/134
Implementation;Synthesis|| CD638 ||@W:Signal u2o.rxen is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(704);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/704||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CD638 ||@W:Signal u2o.flow is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(705);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/705||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CD638 ||@W:Signal u2o.txen is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(706);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/706||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CD638 ||@W:Signal u2o.scaler is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(707);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/707||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CD638 ||@W:Signal u2o.txd is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(708);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/708||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CD638 ||@W:Signal u2o.rtsn is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(709);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/709||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CD638 ||@W:Signal ethi.edcldisable is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(710);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/710||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi.edclsepahb is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(711);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/711||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi.edcladdr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(712);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/712||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi.phyrstaddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(713);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/713||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi.mdint is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(714);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/714||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi.mdio_i is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(715);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/715||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi.rx_en is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/716||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi.rx_crs is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(717);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/717||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi.rx_col is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(718);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/718||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi.rx_er is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(719);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/719||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi.rx_dv is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(720);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/720||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi.rxd is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(721);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/721||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi.rx_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(722);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/722||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi.tx_dv is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/723||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi.tx_clk_90 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(724);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/724||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi.tx_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(725);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/725||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi.rmii_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(726);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/726||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi.gtx_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(727);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/727||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.edcldisable is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(728);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/728||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.edclsepahb is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(729);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/729||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.edcladdr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(730);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/730||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.phyrstaddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(731);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/731||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.mdint is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(732);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/732||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.mdio_i is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(733);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/733||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.rx_en is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(734);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/734||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.rx_crs is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(735);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/735||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.rx_col is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(736);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/736||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.rx_er is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(737);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/737||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.rx_dv is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(738);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/738||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.rxd is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(739);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/739||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.rx_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(740);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/740||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.tx_dv is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(741);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/741||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.tx_clk_90 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(742);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/742||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.tx_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(743);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/743||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.rmii_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(744);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/744||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi1.gtx_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(745);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/745||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.edcldisable is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(746);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/746||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.edclsepahb is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(747);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/747||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.edcladdr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(748);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/748||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.phyrstaddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(749);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/749||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.mdint is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(750);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/750||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.mdio_i is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(751);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/751||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.rx_en is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(752);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/752||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.rx_crs is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(753);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/753||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.rx_col is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(754);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/754||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.rx_er is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(755);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/755||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.rx_dv is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(756);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/756||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.rxd is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(757);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/757||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.rx_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(758);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/758||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.tx_dv is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(759);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/759||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.tx_clk_90 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(760);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/760||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.tx_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(761);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/761||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.rmii_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(762);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/762||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal ethi2.gtx_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(763);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/763||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal etho.speed is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(764);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/764||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal etho.gbit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(765);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/765||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal etho.mdio_oe is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(766);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/766||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal etho.mdio_o is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(767);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/767||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal etho.mdc is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(768);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/768||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal etho.tx_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(769);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/769||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal etho.tx_er is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(770);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/770||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal etho.tx_en is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(771);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/771||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal etho.txd is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(772);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/772||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal etho.reset is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(773);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/773||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal etho1.speed is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(774);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/774||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal etho1.gbit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(775);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/775||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal etho1.mdio_oe is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(776);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/776||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal etho1.mdio_o is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(777);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/777||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal etho1.mdc is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(778);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/778||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal etho1.tx_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(779);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/779||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal etho1.tx_er is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(780);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/780||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal etho1.tx_en is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(781);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/781||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal etho1.txd is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(782);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/782||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal etho1.reset is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(783);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/783||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal etho2.speed is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(784);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/784||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal etho2.gbit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(785);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/785||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal etho2.mdio_oe is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(786);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/786||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal etho2.mdio_o is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(787);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/787||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal etho2.mdc is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(788);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/788||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal etho2.tx_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(789);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/789||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal etho2.tx_er is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(790);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/790||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal etho2.tx_en is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(791);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/791||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal etho2.txd is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(792);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/792||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal etho2.reset is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(793);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/793||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal gpti.latchd is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(794);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/794||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CD638 ||@W:Signal gpti.latchv is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(795);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/795||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CD638 ||@W:Signal gpti.wdogen is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(796);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/796||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CD638 ||@W:Signal gpioi.sig_en is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(797);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/797||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CD638 ||@W:Signal gpioi.sig_in is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(798);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/798||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CD796 ||@W:Bit 7 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(799);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/799||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CD796 ||@W:Bit 8 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(800);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/800||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CD796 ||@W:Bit 9 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(801);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/801||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CD796 ||@W:Bit 10 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(802);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/802||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CD796 ||@W:Bit 11 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(803);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/803||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CD796 ||@W:Bit 12 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/804||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CD796 ||@W:Bit 13 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(805);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/805||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CD796 ||@W:Bit 14 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(806);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/806||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CD796 ||@W:Bit 15 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(807);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/807||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CD796 ||@W:Bit 16 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(808);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/808||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CD796 ||@W:Bit 17 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(809);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/809||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CD796 ||@W:Bit 18 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(810);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/810||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CD796 ||@W:Bit 19 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(811);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/811||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CD796 ||@W:Bit 20 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(812);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/812||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CD796 ||@W:Bit 21 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(813);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/813||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CD796 ||@W:Bit 22 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(814);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/814||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CD796 ||@W:Bit 23 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(815);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/815||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CD796 ||@W:Bit 24 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(816);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/816||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CD796 ||@W:Bit 25 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(817);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/817||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CD796 ||@W:Bit 26 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(818);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/818||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CD796 ||@W:Bit 27 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(819);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/819||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CD796 ||@W:Bit 28 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(820);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/820||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CD796 ||@W:Bit 29 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(821);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/821||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CD796 ||@W:Bit 30 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(822);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/822||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CD796 ||@W:Bit 31 of signal gpioi.din is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||leon3mp.srr(823);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/823||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CD638 ||@W:Signal can_lrx is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(824);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/824||leon3mp.vhd(154);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/154
Implementation;Synthesis|| CD638 ||@W:Signal can_ltx is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(825);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/825||leon3mp.vhd(154);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/154
Implementation;Synthesis|| CD638 ||@W:Signal letx_clk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(826);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/826||leon3mp.vhd(156);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/156
Implementation;Synthesis|| CD638 ||@W:Signal clk2x is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(827);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/827||leon3mp.vhd(159);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/159
Implementation;Synthesis|| CD638 ||@W:Signal spw_clkl is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(828);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/828||leon3mp.vhd(159);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/159
Implementation;Synthesis|| CD638 ||@W:Signal databp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(831);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/831||syncrambw.vhd(55);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncrambw.vhd'/linenumber/55
Implementation;Synthesis|| CD638 ||@W:Signal testdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(832);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/832||syncrambw.vhd(55);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncrambw.vhd'/linenumber/55
Implementation;Synthesis|| CD638 ||@W:Signal rena is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(834);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/834||syncram.vhd(52);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd'/linenumber/52
Implementation;Synthesis|| CD638 ||@W:Signal wena is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(835);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/835||syncram.vhd(52);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd'/linenumber/52
Implementation;Synthesis|| CD638 ||@W:Signal databp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(836);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/836||syncram.vhd(53);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd'/linenumber/53
Implementation;Synthesis|| CD638 ||@W:Signal testdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(837);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/837||syncram.vhd(53);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd'/linenumber/53
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.pready_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(844);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/844||ahbram.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd'/linenumber/259
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.pwrite_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(845);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/845||ahbram.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd'/linenumber/259
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.prdata_3(0). Make sure that there are no unused intermediate registers.||leon3mp.srr(846);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/846||ahbram.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\ahbram.vhd'/linenumber/259
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.pulse_3(6 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(851);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/851||grgpio.vhd(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd'/linenumber/445
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.inpen_3(6 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(852);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/852||grgpio.vhd(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd'/linenumber/445
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.iflag_3(6 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(853);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/853||grgpio.vhd(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd'/linenumber/445
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.irqmap_6_3(0). Make sure that there are no unused intermediate registers.||leon3mp.srr(854);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/854||grgpio.vhd(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd'/linenumber/445
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.irqmap_5_3(0). Make sure that there are no unused intermediate registers.||leon3mp.srr(855);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/855||grgpio.vhd(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd'/linenumber/445
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.irqmap_4_3(0). Make sure that there are no unused intermediate registers.||leon3mp.srr(856);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/856||grgpio.vhd(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd'/linenumber/445
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.irqmap_3_3(0). Make sure that there are no unused intermediate registers.||leon3mp.srr(857);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/857||grgpio.vhd(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd'/linenumber/445
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.irqmap_2_3(0). Make sure that there are no unused intermediate registers.||leon3mp.srr(858);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/858||grgpio.vhd(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd'/linenumber/445
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.irqmap_1_3(0). Make sure that there are no unused intermediate registers.||leon3mp.srr(859);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/859||grgpio.vhd(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd'/linenumber/445
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.irqmap_0_3(0). Make sure that there are no unused intermediate registers.||leon3mp.srr(860);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/860||grgpio.vhd(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd'/linenumber/445
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.bypass_3(6 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(861);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/861||grgpio.vhd(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd'/linenumber/445
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.ilat_3(6 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(862);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/862||grgpio.vhd(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd'/linenumber/445
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.edge_3(6 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(863);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/863||grgpio.vhd(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd'/linenumber/445
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.level_3(6 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(864);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/864||grgpio.vhd(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd'/linenumber/445
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.imask_3(6 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(865);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/865||grgpio.vhd(445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\grgpio.vhd'/linenumber/445
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r2.setdel_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(868);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/868||gptimer.vhd(569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd'/linenumber/569
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r2.seten_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(869);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/869||gptimer.vhd(569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd'/linenumber/569
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r2.extclk_3(2 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(870);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/870||gptimer.vhd(569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd'/linenumber/569
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r2.extclken_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(871);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/871||gptimer.vhd(569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd'/linenumber/569
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r2.latchdel_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(872);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/872||gptimer.vhd(569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd'/linenumber/569
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r2.latchen_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(873);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/873||gptimer.vhd(569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd'/linenumber/569
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r2.latchsel_3(31 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(874);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/874||gptimer.vhd(569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd'/linenumber/569
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r2.elatchen_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(875);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/875||gptimer.vhd(569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd'/linenumber/569
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r2.latchdis_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(876);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/876||gptimer.vhd(569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd'/linenumber/569
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r2.setdis_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(877);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/877||gptimer.vhd(569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd'/linenumber/569
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.wdogwcr_3(15 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(878);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/878||gptimer.vhd(569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd'/linenumber/569
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.wdogwc_3(15 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(879);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/879||gptimer.vhd(569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd'/linenumber/569
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.wdognmi_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(880);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/880||gptimer.vhd(569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\misc\gptimer.vhd'/linenumber/569
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.imap_0_3(0). Make sure that there are no unused intermediate registers.||leon3mp.srr(884);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/884||irqmp.vhd(461);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd'/linenumber/461
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.ibroadcast_3(15 downto 1). Make sure that there are no unused intermediate registers.||leon3mp.srr(885);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/885||irqmp.vhd(461);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\irqmp\irqmp.vhd'/linenumber/461
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of r.tcnt(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||leon3mp.srr(893);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/893||apbuart.vhd(560);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd'/linenumber/560
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of r.rcnt(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||leon3mp.srr(894);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/894||apbuart.vhd(560);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\apbuart.vhd'/linenumber/560
Implementation;Synthesis|| CD434 ||@W:Signal wp in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||leon3mp.srr(897);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/897||apbctrlx.vhd(137);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd'/linenumber/137
Implementation;Synthesis|| CD434 ||@W:Signal wpv in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||leon3mp.srr(898);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/898||apbctrlx.vhd(137);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd'/linenumber/137
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.p_0.hmaster_3(3 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(900);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/900||apbctrlx.vhd(344);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\apbctrlx.vhd'/linenumber/344
Implementation;Synthesis|| CD638 ||@W:Signal hsel is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(905);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/905||ahbrom.vhd(52);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\ahbrom.vhd'/linenumber/52
Implementation;Synthesis|| CD638 ||@W:Signal hready is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(906);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/906||ahbrom.vhd(52);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\ahbrom.vhd'/linenumber/52
Implementation;Synthesis|| CD638 ||@W:Signal padx is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(909);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/909||outpad.vhd(41);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\outpad.vhd'/linenumber/41
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.hresp_3(1 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(918);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/918||dcom.vhd(157);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\uart\dcom.vhd'/linenumber/157
Implementation;Synthesis|| CD434 ||@W:Signal hrdata2x in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||leon3mp.srr(929);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/929||dsu3x.vhd(310);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd'/linenumber/310
Implementation;Synthesis|| CD638 ||@W:Signal dinp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(932);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/932||syncram64.vhd(101);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram64.vhd'/linenumber/101
Implementation;Synthesis|| CD638 ||@W:Signal doutp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(933);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/933||syncram64.vhd(101);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram64.vhd'/linenumber/101
Implementation;Synthesis|| CD638 ||@W:Signal rena is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(935);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/935||syncram.vhd(52);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd'/linenumber/52
Implementation;Synthesis|| CD638 ||@W:Signal wena is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(936);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/936||syncram.vhd(52);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd'/linenumber/52
Implementation;Synthesis|| CD638 ||@W:Signal databp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(937);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/937||syncram.vhd(53);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd'/linenumber/53
Implementation;Synthesis|| CD638 ||@W:Signal testdata is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(938);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/938||syncram.vhd(53);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\techmap\maps\syncram.vhd'/linenumber/53
Implementation;Synthesis|| CL240 ||@W:Signal rhin.irq is floating; a simulation mismatch is possible.||leon3mp.srr(946);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/946||dsu3x.vhd(304);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tr.bphit2_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(947);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/947||dsu3x.vhd(1051);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd'/linenumber/1051
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tr.hwdata_3(31 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(948);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/948||dsu3x.vhd(1051);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd'/linenumber/1051
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of r.slv.haddr(24 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||leon3mp.srr(949);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/949||dsu3x.vhd(1031);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\dsu3x.vhd'/linenumber/1031
Implementation;Synthesis|| CD434 ||@W:Signal clk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||leon3mp.srr(954);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/954||cachemem.vhd(214);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/214
Implementation;Synthesis|| CD638 ||@W:Signal itdatainx is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(955);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/955||cachemem.vhd(158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/158
Implementation;Synthesis|| CD638 ||@W:Signal itdatain_cmp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(956);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/956||cachemem.vhd(159);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/159
Implementation;Synthesis|| CD638 ||@W:Signal itdataout_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(957);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/957||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal itdataout_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(958);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/958||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal itdataout_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(959);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/959||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal iddatainx is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(960);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/960||cachemem.vhd(162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/162
Implementation;Synthesis|| CD638 ||@W:Signal iddatain_cmp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(961);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/961||cachemem.vhd(163);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/163
Implementation;Synthesis|| CD638 ||@W:Signal iddataout_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(962);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/962||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CD638 ||@W:Signal iddataout_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(963);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/963||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CD638 ||@W:Signal iddataout_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(964);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/964||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CD638 ||@W:Signal dtdatainx is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(965);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/965||cachemem.vhd(179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal dtdatain_cmp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(966);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/966||cachemem.vhd(180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal dtdataout_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(967);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/967||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CD638 ||@W:Signal dtdataout_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(968);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/968||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CD638 ||@W:Signal dtdataout_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(969);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/969||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CD638 ||@W:Signal dtdataout2_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(970);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/970||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal dtdataout2_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(971);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/971||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal dtdataout2_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(972);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/972||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal dtdataout3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(973);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/973||cachemem.vhd(186);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/186
Implementation;Synthesis|| CD638 ||@W:Signal dddatainx is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(974);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/974||cachemem.vhd(188);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/188
Implementation;Synthesis|| CD638 ||@W:Signal dddatain_cmp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(975);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/975||cachemem.vhd(189);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/189
Implementation;Synthesis|| CD638 ||@W:Signal dddataout_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(976);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/976||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CD638 ||@W:Signal dddataout_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(977);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/977||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CD638 ||@W:Signal dddataout_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(978);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/978||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(980);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/980||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(981);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/981||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(982);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/982||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(983);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/983||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(984);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/984||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(985);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/985||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(986);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/986||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(987);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/987||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(988);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/988||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(989);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/989||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(990);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/990||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(991);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/991||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(992);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/992||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(993);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/993||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(994);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/994||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(995);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/995||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(996);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/996||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(997);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/997||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(998);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/998||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(999);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/999||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1000);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1000||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1001);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1001||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1002);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1002||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1003);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1003||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1004);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1004||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1005);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1005||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1006);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1006||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1007);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1007||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1008);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1008||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1009);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1009||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1010);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1010||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal dddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1011);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1011||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1012);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1012||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1013);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1013||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1014);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1014||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1015);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1015||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1016);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1016||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1017);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1017||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1018);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1018||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1019);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1019||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1020);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1020||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1021);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1021||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1022);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1022||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1023);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1023||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1024);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1024||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1025);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1025||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1026);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1026||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1027);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1027||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1028);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1028||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1029);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1029||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1030);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1030||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1031);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1031||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1032);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1032||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1033);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1033||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1034);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1034||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1035);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1035||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1036);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1036||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1037);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1037||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1038);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1038||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1039);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1039||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1040);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1040||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1041);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1041||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1042);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1042||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal dddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1043);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1043||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1044);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1044||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1045);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1045||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1046);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1046||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1047);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1047||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1048);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1048||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1049);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1049||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1050);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1050||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1051);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1051||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1052);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1052||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1053);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1053||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1054);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1054||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1055);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1055||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1056);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1056||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1057);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1057||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1058);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1058||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1059);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1059||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1060);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1060||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1061);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1061||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1062);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1062||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1063);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1063||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1064);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1064||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1065);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1065||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1066);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1066||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1067);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1067||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1068);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1068||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1069);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1069||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1070);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1070||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1071);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1071||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1072);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1072||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1073);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1073||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1074);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1074||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal dddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1075);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1075||cachemem.vhd(190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/190
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1076);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1076||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1077);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1077||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1078);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1078||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1079);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1079||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1080);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1080||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1081);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1081||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1082);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1082||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1083);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1083||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1084);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1084||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1085);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1085||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1086);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1086||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1087);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1087||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1088);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1088||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1089);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1089||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1090);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1090||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1091);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1091||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1092);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1092||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1093);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1093||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1094);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1094||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1095);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1095||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1096);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1096||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1097);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1097||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1098);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1098||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1099);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1099||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1100);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1100||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1101);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1101||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1102);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1102||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1103);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1103||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1104);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1104||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1105);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1105||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal dtdataout2_1 is floating -- simulation mismatch possible.||leon3mp.srr(1106);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1106||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1107);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1107||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1108);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1108||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1109);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1109||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1110);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1110||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1111);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1111||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1112);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1112||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1113);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1113||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1114);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1114||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1115);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1115||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1116);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1116||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1117);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1117||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1118||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1119);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1119||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1120||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1121);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1121||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1122||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1123);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1123||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1124);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1124||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1125||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1126);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1126||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1127||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1128);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1128||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1129||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1130);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1130||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1131);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1131||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1132);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1132||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1133);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1133||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1134);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1134||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1135||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1136);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1136||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal dtdataout2_2 is floating -- simulation mismatch possible.||leon3mp.srr(1137);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1137||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1138);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1138||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1139);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1139||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1140);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1140||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1141);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1141||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1142);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1142||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1143);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1143||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1144);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1144||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1145);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1145||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1146||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1147||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1148);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1148||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1149||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1150);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1150||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1151||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1152||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1153);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1153||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1154);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1154||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1155||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1156);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1156||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1157);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1157||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1158||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1159);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1159||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1160||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1161);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1161||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1162||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1163);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1163||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1164||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1165);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1165||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1166);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1166||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1167);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1167||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal dtdataout2_3 is floating -- simulation mismatch possible.||leon3mp.srr(1168);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1168||cachemem.vhd(185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/185
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1169);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1169||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1170);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1170||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1171);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1171||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1172);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1172||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1173);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1173||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1174);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1174||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1175);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1175||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1176);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1176||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1177);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1177||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1178);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1178||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1179||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1180||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1181);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1181||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1182);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1182||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1183);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1183||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1184||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1185||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1186);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1186||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1187);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1187||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1188);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1188||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1189);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1189||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1190||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1191);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1191||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1192);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1192||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1193);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1193||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1194);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1194||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1195);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1195||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1196);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1196||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1197);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1197||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1198);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1198||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal dtdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1199);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1199||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1200);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1200||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1201);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1201||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1202);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1202||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1203);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1203||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1204);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1204||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1205);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1205||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1206);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1206||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1207);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1207||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1208);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1208||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1209);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1209||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1210);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1210||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1211);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1211||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1212);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1212||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1213);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1213||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1214);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1214||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1215);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1215||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1216);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1216||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1217);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1217||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1218);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1218||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1219);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1219||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1220);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1220||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1221);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1221||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1222);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1222||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1223);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1223||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1224);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1224||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1225);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1225||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1226);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1226||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1227);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1227||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1228);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1228||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1229);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1229||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal dtdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1230);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1230||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1231);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1231||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1232);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1232||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1233);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1233||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1234);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1234||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1235);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1235||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1236);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1236||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1237);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1237||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1238);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1238||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1239);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1239||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1240);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1240||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1241);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1241||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1242);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1242||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1243);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1243||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1244);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1244||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1245);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1245||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1246);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1246||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1247);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1247||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1248);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1248||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1249);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1249||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1250);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1250||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1251);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1251||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1252);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1252||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1253);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1253||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1254);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1254||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1255);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1255||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1256);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1256||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1257);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1257||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1258);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1258||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1259||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1260);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1260||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal dtdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1261);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1261||cachemem.vhd(184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/184
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1262);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1262||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1263);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1263||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1264);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1264||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1265);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1265||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1266);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1266||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1267);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1267||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1268);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1268||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1269);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1269||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1270);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1270||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1271);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1271||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1272);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1272||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1273);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1273||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1274);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1274||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1275);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1275||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1276);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1276||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1277);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1277||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1278);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1278||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1279);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1279||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1280);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1280||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1281);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1281||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1282);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1282||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1283);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1283||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1284);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1284||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1285);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1285||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1286);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1286||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1287);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1287||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1288);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1288||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1289);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1289||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1290);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1290||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1291);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1291||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1292);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1292||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal iddataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1293);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1293||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1294);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1294||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1295);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1295||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1296);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1296||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1297);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1297||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1298);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1298||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1299);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1299||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1300);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1300||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1301);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1301||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1302);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1302||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1303);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1303||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1304);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1304||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1305);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1305||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1306);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1306||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1307);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1307||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1308);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1308||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1309);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1309||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1310);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1310||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1311);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1311||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1312);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1312||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1313);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1313||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1314);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1314||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1315);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1315||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1316);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1316||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1317);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1317||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1318);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1318||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1319);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1319||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1320);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1320||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1321);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1321||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1322);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1322||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1323);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1323||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1324);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1324||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal iddataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1325);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1325||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1326);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1326||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1327);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1327||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1328);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1328||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1329);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1329||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1330);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1330||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1331);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1331||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1332);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1332||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1333);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1333||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1334);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1334||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1335);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1335||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1336);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1336||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1337);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1337||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1338);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1338||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1339);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1339||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1340);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1340||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1341);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1341||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1342);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1342||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1343);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1343||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1344);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1344||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1345);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1345||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1346);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1346||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1347);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1347||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1348);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1348||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1349);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1349||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1350);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1350||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1351);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1351||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1352);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1352||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1353);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1353||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1354);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1354||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1355);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1355||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1356);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1356||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal iddataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1357);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1357||cachemem.vhd(164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/164
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1358);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1358||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1359);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1359||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1360);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1360||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1361);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1361||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1362);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1362||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1363);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1363||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1364);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1364||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1365);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1365||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1366);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1366||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1367);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1367||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1368);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1368||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1369);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1369||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1370);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1370||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1371);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1371||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1372);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1372||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1373);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1373||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1374);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1374||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1375);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1375||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1376);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1376||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1377);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1377||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1378);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1378||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1379);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1379||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1380||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1381||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1382);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1382||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1383);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1383||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1384);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1384||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1385);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1385||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1386);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1386||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1387);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1387||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal itdataout_1 is floating -- simulation mismatch possible.||leon3mp.srr(1388);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1388||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1389);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1389||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1390);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1390||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1391);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1391||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1392);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1392||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1393);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1393||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1394);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1394||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1395);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1395||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1396);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1396||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1397);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1397||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1398);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1398||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1399);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1399||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1400);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1400||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1401);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1401||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1402);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1402||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1403);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1403||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1404);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1404||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1405);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1405||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1406);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1406||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1407);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1407||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1408);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1408||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1409);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1409||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1410);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1410||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1411);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1411||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1412||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1413);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1413||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1414);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1414||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1415);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1415||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1416);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1416||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1417);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1417||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1418);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1418||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal itdataout_2 is floating -- simulation mismatch possible.||leon3mp.srr(1419);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1419||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1420);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1420||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1421);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1421||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1422);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1422||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1423);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1423||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1424);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1424||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1425);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1425||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1426);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1426||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1427);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1427||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1428);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1428||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1429);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1429||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1430);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1430||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1431);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1431||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1432);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1432||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1433);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1433||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1434);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1434||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1435);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1435||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1436);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1436||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1437);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1437||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1438);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1438||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1439);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1439||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1440);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1440||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1441);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1441||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1442);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1442||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1443);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1443||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1444);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1444||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1445||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1446);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1446||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1447);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1447||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1448);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1448||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1449);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1449||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal itdataout_3 is floating -- simulation mismatch possible.||leon3mp.srr(1450);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1450||cachemem.vhd(160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\cachemem.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal wd1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1452);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1452||regfile_4p_l3.vhd(38);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p_l3.vhd'/linenumber/38
Implementation;Synthesis|| CD638 ||@W:Signal wd2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1453);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1453||regfile_4p_l3.vhd(38);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p_l3.vhd'/linenumber/38
Implementation;Synthesis|| CD638 ||@W:Signal e1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1454);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1454||regfile_4p_l3.vhd(39);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p_l3.vhd'/linenumber/39
Implementation;Synthesis|| CD638 ||@W:Signal e2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1455);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1455||regfile_4p_l3.vhd(39);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p_l3.vhd'/linenumber/39
Implementation;Synthesis|| CD638 ||@W:Signal write2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1456);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1456||regfile_4p_l3.vhd(44);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p_l3.vhd'/linenumber/44
Implementation;Synthesis|| CD638 ||@W:Signal renable2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1457);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1457||regfile_4p_l3.vhd(44);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p_l3.vhd'/linenumber/44
Implementation;Synthesis|| CD326 ||@W:Port prdata3 of entity techmap.generic_regfile_4p is unconnected. If a port needs to remain unconnected, use the keyword open.||leon3mp.srr(1459);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1459||regfile_4p.vhd(44);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p.vhd'/linenumber/44
Implementation;Synthesis|| CD326 ||@W:Port prdata2 of entity techmap.generic_regfile_4p is unconnected. If a port needs to remain unconnected, use the keyword open.||leon3mp.srr(1460);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1460||regfile_4p.vhd(44);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p.vhd'/linenumber/44
Implementation;Synthesis|| CD326 ||@W:Port prdata1 of entity techmap.generic_regfile_4p is unconnected. If a port needs to remain unconnected, use the keyword open.||leon3mp.srr(1461);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1461||regfile_4p.vhd(44);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p.vhd'/linenumber/44
Implementation;Synthesis|| CD326 ||@W:Port pre3 of entity techmap.generic_regfile_4p is unconnected. If a port needs to remain unconnected, use the keyword open.||leon3mp.srr(1462);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1462||regfile_4p.vhd(44);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p.vhd'/linenumber/44
Implementation;Synthesis|| CD326 ||@W:Port pre2 of entity techmap.generic_regfile_4p is unconnected. If a port needs to remain unconnected, use the keyword open.||leon3mp.srr(1463);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1463||regfile_4p.vhd(44);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p.vhd'/linenumber/44
Implementation;Synthesis|| CD326 ||@W:Port pre1 of entity techmap.generic_regfile_4p is unconnected. If a port needs to remain unconnected, use the keyword open.||leon3mp.srr(1464);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1464||regfile_4p.vhd(44);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\regfile_4p.vhd'/linenumber/44
Implementation;Synthesis|| CD434 ||@W:Signal rst in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||leon3mp.srr(1475);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1475||trctrl.vhd(35);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\hdl\trctrl.vhd'/linenumber/35
Implementation;Synthesis|| CD434 ||@W:Signal hclken in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||leon3mp.srr(1491);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1491||mmu_acache.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/147
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||leon3mp.srr(1492);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1492||mmu_acache.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/147
Implementation;Synthesis|| CG290 ||@W:Referenced variable chkp is not in sensitivity list.||leon3mp.srr(1493);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1493||mmu_acache.vhd(412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/412
Implementation;Synthesis|| CG290 ||@W:Referenced variable recovn is not in sensitivity list.||leon3mp.srr(1494);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1494||mmu_acache.vhd(416);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/416
Implementation;Synthesis|| CG290 ||@W:Referenced variable tro.hwdata is not in sensitivity list.||leon3mp.srr(1495);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1495||mmu_acache.vhd(366);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/366
Implementation;Synthesis|| CG290 ||@W:Referenced variable tro.wallow is not in sensitivity list.||leon3mp.srr(1496);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1496||mmu_acache.vhd(365);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/365
Implementation;Synthesis|| CG290 ||@W:Referenced variable tro.enabled is not in sensitivity list.||leon3mp.srr(1497);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1497||mmu_acache.vhd(364);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/364
Implementation;Synthesis|| CD638 ||@W:Signal r2.hclken2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1498);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1498||mmu_acache.vhd(130);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/130
Implementation;Synthesis|| CD638 ||@W:Signal r2_chkp.hclken2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1499);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1499||mmu_acache.vhd(134);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/134
Implementation;Synthesis|| CD638 ||@W:Signal r2_chkp.reqmsk is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1500);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1500||mmu_acache.vhd(134);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/134
Implementation;Synthesis|| CD638 ||@W:Signal ahbo_hwrite is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1501);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1501||mmu_acache.vhd(142);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/142
Implementation;Synthesis|| CL240 ||@W:Signal r2_chkp.hclken2 is floating; a simulation mismatch is possible.||leon3mp.srr(1503);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1503||mmu_acache.vhd(134);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/134
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal r2_chkp.reqmsk is floating -- simulation mismatch possible.||leon3mp.srr(1504);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1504||mmu_acache.vhd(134);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/134
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal r2_chkp.reqmsk is floating -- simulation mismatch possible.||leon3mp.srr(1505);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1505||mmu_acache.vhd(134);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/134
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal r2_chkp.reqmsk is floating -- simulation mismatch possible.||leon3mp.srr(1506);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1506||mmu_acache.vhd(134);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/134
Implementation;Synthesis|| CL240 ||@W:Signal r2.hclken2 is floating; a simulation mismatch is possible.||leon3mp.srr(1507);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1507||mmu_acache.vhd(130);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/130
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.hcache; possible missing assignment in an if or case statement.||leon3mp.srr(1508);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1508||mmu_acache.vhd(412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/412
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.bo(1 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(1509);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1509||mmu_acache.vhd(412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/412
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.nba; possible missing assignment in an if or case statement.||leon3mp.srr(1510);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1510||mmu_acache.vhd(412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/412
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.ba; possible missing assignment in an if or case statement.||leon3mp.srr(1511);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1511||mmu_acache.vhd(412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/412
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.nbo(1 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(1512);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1512||mmu_acache.vhd(412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/412
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.hlocken; possible missing assignment in an if or case statement.||leon3mp.srr(1513);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1513||mmu_acache.vhd(412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/412
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.lb; possible missing assignment in an if or case statement.||leon3mp.srr(1514);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1514||mmu_acache.vhd(412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/412
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.werr; possible missing assignment in an if or case statement.||leon3mp.srr(1515);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1515||mmu_acache.vhd(412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/412
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.retry; possible missing assignment in an if or case statement.||leon3mp.srr(1516);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1516||mmu_acache.vhd(412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/412
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.retry2; possible missing assignment in an if or case statement.||leon3mp.srr(1517);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1517||mmu_acache.vhd(412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/412
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.bg; possible missing assignment in an if or case statement.||leon3mp.srr(1518);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1518||mmu_acache.vhd(412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_acache.vhd'/linenumber/412
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||leon3mp.srr(1524);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1524||mmu_dcache.vhd(389);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/389
Implementation;Synthesis|| CG290 ||@W:Referenced variable chkp is not in sensitivity list.||leon3mp.srr(1525);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1525||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CG290 ||@W:Referenced variable recovn is not in sensitivity list.||leon3mp.srr(1526);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1526||mmu_dcache.vhd(1675);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1675
Implementation;Synthesis|| CD638 ||@W:Signal rs_chkp.snhit is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1527);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1527||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CD638 ||@W:Signal rs_chkp.mask is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1528);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1528||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CD638 ||@W:Signal rs_chkp.addr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1529);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1529||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CD638 ||@W:Signal rs_chkp.snoop is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1530);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1530||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1531);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1531||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1532);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1532||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1533);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1533||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1534);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1534||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1535);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1535||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1536);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1536||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1537);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1537||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1538);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1538||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_8 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1539);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1539||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_9 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1540);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1540||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_10 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1541);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1541||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_11 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1542);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1542||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_12 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1543);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1543||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_13 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1544);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1544||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_14 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1545);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1545||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_15 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1546);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1546||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_16 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1547);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1547||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_17 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1548);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1548||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_18 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1549);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1549||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_19 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1550);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1550||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_20 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1551);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1551||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_21 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1552);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1552||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_22 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1553);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1553||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_23 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1554);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1554||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_24 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1555);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1555||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_25 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1556);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1556||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_26 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1557);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1557||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_27 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1558);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1558||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_28 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1559);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1559||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_29 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1560);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1560||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_30 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1561);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1561||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_31 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1562);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1562||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.set is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1563);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1563||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.waddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1564);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1564||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.write is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1565);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1565||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_0 is floating; a simulation mismatch is possible.||leon3mp.srr(1567);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1567||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_1 is floating; a simulation mismatch is possible.||leon3mp.srr(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1568||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_2 is floating; a simulation mismatch is possible.||leon3mp.srr(1569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1569||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_3 is floating; a simulation mismatch is possible.||leon3mp.srr(1570);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1570||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_4 is floating; a simulation mismatch is possible.||leon3mp.srr(1571);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1571||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_5 is floating; a simulation mismatch is possible.||leon3mp.srr(1572);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1572||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_6 is floating; a simulation mismatch is possible.||leon3mp.srr(1573);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1573||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_7 is floating; a simulation mismatch is possible.||leon3mp.srr(1574);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1574||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_8 is floating; a simulation mismatch is possible.||leon3mp.srr(1575);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1575||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_9 is floating; a simulation mismatch is possible.||leon3mp.srr(1576);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1576||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_10 is floating; a simulation mismatch is possible.||leon3mp.srr(1577);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1577||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_11 is floating; a simulation mismatch is possible.||leon3mp.srr(1578);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1578||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_12 is floating; a simulation mismatch is possible.||leon3mp.srr(1579);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1579||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_13 is floating; a simulation mismatch is possible.||leon3mp.srr(1580);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1580||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_14 is floating; a simulation mismatch is possible.||leon3mp.srr(1581);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1581||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_15 is floating; a simulation mismatch is possible.||leon3mp.srr(1582);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1582||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_16 is floating; a simulation mismatch is possible.||leon3mp.srr(1583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1583||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_17 is floating; a simulation mismatch is possible.||leon3mp.srr(1584);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1584||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_18 is floating; a simulation mismatch is possible.||leon3mp.srr(1585);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1585||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_19 is floating; a simulation mismatch is possible.||leon3mp.srr(1586);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1586||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_20 is floating; a simulation mismatch is possible.||leon3mp.srr(1587);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1587||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_21 is floating; a simulation mismatch is possible.||leon3mp.srr(1588);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1588||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_22 is floating; a simulation mismatch is possible.||leon3mp.srr(1589);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1589||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_23 is floating; a simulation mismatch is possible.||leon3mp.srr(1590);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1590||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_24 is floating; a simulation mismatch is possible.||leon3mp.srr(1591);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1591||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_25 is floating; a simulation mismatch is possible.||leon3mp.srr(1592);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1592||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_26 is floating; a simulation mismatch is possible.||leon3mp.srr(1593);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1593||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_27 is floating; a simulation mismatch is possible.||leon3mp.srr(1594);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1594||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_28 is floating; a simulation mismatch is possible.||leon3mp.srr(1595);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1595||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_29 is floating; a simulation mismatch is possible.||leon3mp.srr(1596);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1596||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_30 is floating; a simulation mismatch is possible.||leon3mp.srr(1597);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1597||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_31 is floating; a simulation mismatch is possible.||leon3mp.srr(1598);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1598||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.set is floating; a simulation mismatch is possible.||leon3mp.srr(1599);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1599||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal rl_chkp.waddr is floating -- simulation mismatch possible.||leon3mp.srr(1600);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1600||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal rl_chkp.waddr is floating -- simulation mismatch possible.||leon3mp.srr(1601);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1601||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal rl_chkp.waddr is floating -- simulation mismatch possible.||leon3mp.srr(1602);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1602||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal rl_chkp.waddr is floating -- simulation mismatch possible.||leon3mp.srr(1603);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1603||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal rl_chkp.waddr is floating -- simulation mismatch possible.||leon3mp.srr(1604);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1604||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.write is floating; a simulation mismatch is possible.||leon3mp.srr(1605);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1605||mmu_dcache.vhd(381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/381
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal rs_chkp.snhit is floating -- simulation mismatch possible.||leon3mp.srr(1606);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1606||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal rs_chkp.snhit is floating -- simulation mismatch possible.||leon3mp.srr(1607);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1607||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal rs_chkp.snhit is floating -- simulation mismatch possible.||leon3mp.srr(1608);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1608||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal rs_chkp.snhit is floating -- simulation mismatch possible.||leon3mp.srr(1609);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1609||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL240 ||@W:Signal rs_chkp.mask is floating; a simulation mismatch is possible.||leon3mp.srr(1610);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1610||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1611);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1611||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1612);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1612||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1613);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1613||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1614);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1614||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1615);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1615||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1616);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1616||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1617);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1617||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1618);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1618||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1619);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1619||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1620);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1620||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1621);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1621||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1622);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1622||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1623);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1623||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1624);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1624||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1625);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1625||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1626);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1626||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1627);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1627||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1628);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1628||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1629);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1629||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1630);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1630||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1631);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1631||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1632);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1632||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1633);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1633||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1634);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1634||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1635);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1635||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1636);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1636||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal rs_chkp.addr is floating -- simulation mismatch possible.||leon3mp.srr(1637);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1637||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL240 ||@W:Signal rs_chkp.snoop is floating; a simulation mismatch is possible.||leon3mp.srr(1638);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1638||mmu_dcache.vhd(380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/380
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.mmctrl1wr_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(1639);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1639||mmu_dcache.vhd(1687);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1687
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.mmctrl1wr_4. Make sure that there are no unused intermediate registers.||leon3mp.srr(1640);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1640||mmu_dcache.vhd(1687);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1687
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.req; possible missing assignment in an if or case statement.||leon3mp.srr(1641);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1641||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.holdn; possible missing assignment in an if or case statement.||leon3mp.srr(1642);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1642||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.burst; possible missing assignment in an if or case statement.||leon3mp.srr(1643);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1643||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.dstate(0 to 8); possible missing assignment in an if or case statement.||leon3mp.srr(1644);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1644||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.cmiss; possible missing assignment in an if or case statement.||leon3mp.srr(1645);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1645||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.cache; possible missing assignment in an if or case statement.||leon3mp.srr(1646);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1646||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.ready; possible missing assignment in an if or case statement.||leon3mp.srr(1647);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1647||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.wb.addr(31 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(1648);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1648||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.rburst; possible missing assignment in an if or case statement.||leon3mp.srr(1649);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1649||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.valid; possible missing assignment in an if or case statement.||leon3mp.srr(1650);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1650||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.stpend; possible missing assignment in an if or case statement.||leon3mp.srr(1651);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1651||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.hit; possible missing assignment in an if or case statement.||leon3mp.srr(1652);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1652||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.xaddress(31 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(1653);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1653||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.wb.read; possible missing assignment in an if or case statement.||leon3mp.srr(1654);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1654||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.wb.lock; possible missing assignment in an if or case statement.||leon3mp.srr(1655);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1655||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.cctrlwr; possible missing assignment in an if or case statement.||leon3mp.srr(1656);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1656||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.wb.data1(31 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(1657);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1657||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.nomds; possible missing assignment in an if or case statement.||leon3mp.srr(1658);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1658||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.wb.data2(31 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(1659);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1659||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.cctrl.burst; possible missing assignment in an if or case statement.||leon3mp.srr(1660);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1660||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.diag_op; possible missing assignment in an if or case statement.||leon3mp.srr(1661);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1661||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.wb.asi(3 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(1662);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1662||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.wb.size(1 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(1663);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1663||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.noflush; possible missing assignment in an if or case statement.||leon3mp.srr(1664);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1664||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.vaddr(31 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(1665);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1665||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.icenable; possible missing assignment in an if or case statement.||leon3mp.srr(1666);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1666||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.bmexc; possible missing assignment in an if or case statement.||leon3mp.srr(1667);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1667||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.mexc; possible missing assignment in an if or case statement.||leon3mp.srr(1668);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1668||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.cctrl.ifrz; possible missing assignment in an if or case statement.||leon3mp.srr(1669);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1669||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.cctrl.dfrz; possible missing assignment in an if or case statement.||leon3mp.srr(1670);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1670||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.read; possible missing assignment in an if or case statement.||leon3mp.srr(1671);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1671||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.ilramen; possible missing assignment in an if or case statement.||leon3mp.srr(1672);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1672||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.wb.lock2; possible missing assignment in an if or case statement.||leon3mp.srr(1673);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1673||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.asi(4 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(1674);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1674||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.size(1 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(1675);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1675||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.su; possible missing assignment in an if or case statement.||leon3mp.srr(1676);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1676||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.dlock; possible missing assignment in an if or case statement.||leon3mp.srr(1677);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1677||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.dsuset(0); possible missing assignment in an if or case statement.||leon3mp.srr(1678);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1678||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.trans_op; possible missing assignment in an if or case statement.||leon3mp.srr(1679);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1679||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.flush_op; possible missing assignment in an if or case statement.||leon3mp.srr(1680);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1680||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.tadj(1 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(1681);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1681||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.sadj(1 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(1682);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1682||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.dadj(1 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(1683);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1683||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.lrr; possible missing assignment in an if or case statement.||leon3mp.srr(1684);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1684||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.lock; possible missing assignment in an if or case statement.||leon3mp.srr(1685);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1685||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.flush2; possible missing assignment in an if or case statement.||leon3mp.srr(1686);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1686||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.flush; possible missing assignment in an if or case statement.||leon3mp.srr(1687);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1687||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.flushl2; possible missing assignment in an if or case statement.||leon3mp.srr(1688);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1688||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1689);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1689||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1690);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1690||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1691);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1691||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1692);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1692||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1693);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1693||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1694);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1694||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1695);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1695||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1696);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1696||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1697);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1697||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1698);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1698||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1699);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1699||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1700);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1700||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1701);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1701||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1702);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1702||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1703);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1703||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1704);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1704||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(16) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1705);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1705||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(17) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1706);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1706||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(18) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1707);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1707||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(19) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1708);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1708||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(20) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1709);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1709||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(21) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1710);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1710||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(22) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1711);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1711||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(23) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1712);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1712||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(24) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1713);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1713||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(25) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1714);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1714||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(26) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1715);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1715||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1716||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1717);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1717||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctxp(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1718);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1718||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctx(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1719);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1719||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctx(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1720);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1720||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctx(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1721);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1721||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctx(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1722);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1722||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctx(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1723||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctx(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1724);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1724||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctx(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1725);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1725||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.ctx(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1726);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1726||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.pagesize(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1727);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1727||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.pagesize(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1728);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1728||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.bar(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1729);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1729||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.bar(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1730);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1730||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.cctrl.ics(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1731);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1731||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.cctrl.ics(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1732);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1732||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.cctrl.dcs(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1733);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1733||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.cctrl.dcs(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1734);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1734||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.reqst are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1735);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1735||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.tlbdis are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1736);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1736||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.pso are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1737);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1737||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.nf are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1738);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1738||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.mmctrl1.e are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1739);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1739||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to c_chkp.cctrl.dsnoop are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(1740);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1740||mmu_dcache.vhd(1568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_dcache.vhd'/linenumber/1568
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||leon3mp.srr(1747);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1747||mmu_icache.vhd(274);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/274
Implementation;Synthesis|| CG290 ||@W:Referenced variable chkp is not in sensitivity list.||leon3mp.srr(1748);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1748||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CG290 ||@W:Referenced variable recovn is not in sensitivity list.||leon3mp.srr(1749);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1749||mmu_icache.vhd(792);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/792
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_0 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1750);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1750||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_1 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1751);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1751||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_2 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1752);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1752||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_3 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1753);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1753||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_4 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1754);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1754||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_5 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1755);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1755||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_6 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1756);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1756||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_7 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1757);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1757||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_8 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1758);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1758||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_9 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1759);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1759||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_10 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1760);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1760||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_11 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1761);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1761||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_12 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1762);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1762||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_13 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1763);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1763||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_14 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1764);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1764||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_15 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1765);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1765||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_16 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1766);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1766||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_17 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1767);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1767||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_18 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1768);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1768||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_19 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1769);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1769||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_20 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1770);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1770||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_21 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1771);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1771||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_22 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1772);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1772||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_23 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1773);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1773||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_24 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1774);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1774||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_25 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1775);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1775||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_26 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1776);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1776||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_27 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1777);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1777||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_28 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1778);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1778||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_29 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1779);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1779||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_30 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1780);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1780||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.lru_31 is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1781);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1781||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.set is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1782);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1782||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.waddr is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1783);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1783||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CD638 ||@W:Signal rl_chkp.write is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1784);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1784||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_0 is floating; a simulation mismatch is possible.||leon3mp.srr(1786);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1786||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_1 is floating; a simulation mismatch is possible.||leon3mp.srr(1787);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1787||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_2 is floating; a simulation mismatch is possible.||leon3mp.srr(1788);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1788||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_3 is floating; a simulation mismatch is possible.||leon3mp.srr(1789);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1789||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_4 is floating; a simulation mismatch is possible.||leon3mp.srr(1790);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1790||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_5 is floating; a simulation mismatch is possible.||leon3mp.srr(1791);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1791||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_6 is floating; a simulation mismatch is possible.||leon3mp.srr(1792);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1792||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_7 is floating; a simulation mismatch is possible.||leon3mp.srr(1793);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1793||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_8 is floating; a simulation mismatch is possible.||leon3mp.srr(1794);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1794||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_9 is floating; a simulation mismatch is possible.||leon3mp.srr(1795);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1795||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_10 is floating; a simulation mismatch is possible.||leon3mp.srr(1796);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1796||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_11 is floating; a simulation mismatch is possible.||leon3mp.srr(1797);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1797||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_12 is floating; a simulation mismatch is possible.||leon3mp.srr(1798);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1798||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_13 is floating; a simulation mismatch is possible.||leon3mp.srr(1799);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1799||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_14 is floating; a simulation mismatch is possible.||leon3mp.srr(1800);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1800||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_15 is floating; a simulation mismatch is possible.||leon3mp.srr(1801);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1801||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_16 is floating; a simulation mismatch is possible.||leon3mp.srr(1802);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1802||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_17 is floating; a simulation mismatch is possible.||leon3mp.srr(1803);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1803||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_18 is floating; a simulation mismatch is possible.||leon3mp.srr(1804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1804||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_19 is floating; a simulation mismatch is possible.||leon3mp.srr(1805);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1805||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_20 is floating; a simulation mismatch is possible.||leon3mp.srr(1806);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1806||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_21 is floating; a simulation mismatch is possible.||leon3mp.srr(1807);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1807||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_22 is floating; a simulation mismatch is possible.||leon3mp.srr(1808);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1808||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_23 is floating; a simulation mismatch is possible.||leon3mp.srr(1809);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1809||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_24 is floating; a simulation mismatch is possible.||leon3mp.srr(1810);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1810||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_25 is floating; a simulation mismatch is possible.||leon3mp.srr(1811);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1811||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_26 is floating; a simulation mismatch is possible.||leon3mp.srr(1812);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1812||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_27 is floating; a simulation mismatch is possible.||leon3mp.srr(1813);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1813||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_28 is floating; a simulation mismatch is possible.||leon3mp.srr(1814);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1814||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_29 is floating; a simulation mismatch is possible.||leon3mp.srr(1815);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1815||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_30 is floating; a simulation mismatch is possible.||leon3mp.srr(1816);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1816||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.lru_31 is floating; a simulation mismatch is possible.||leon3mp.srr(1817);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1817||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.set is floating; a simulation mismatch is possible.||leon3mp.srr(1818);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1818||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal rl_chkp.waddr is floating -- simulation mismatch possible.||leon3mp.srr(1819);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1819||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal rl_chkp.waddr is floating -- simulation mismatch possible.||leon3mp.srr(1820);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1820||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal rl_chkp.waddr is floating -- simulation mismatch possible.||leon3mp.srr(1821);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1821||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal rl_chkp.waddr is floating -- simulation mismatch possible.||leon3mp.srr(1822);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1822||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal rl_chkp.waddr is floating -- simulation mismatch possible.||leon3mp.srr(1823);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1823||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL240 ||@W:Signal rl_chkp.write is floating; a simulation mismatch is possible.||leon3mp.srr(1824);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1824||mmu_icache.vhd(259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/259
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.cache_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(1825);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1825||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.pflushtyp_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(1826);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1826||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.pflushaddr_3(31 downto 12). Make sure that there are no unused intermediate registers.||leon3mp.srr(1827);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1827||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.pflushr_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(1828);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1828||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.pflush_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(1829);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1829||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.diagset_3(0). Make sure that there are no unused intermediate registers.||leon3mp.srr(1830);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1830||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.setrepl_3(0). Make sure that there are no unused intermediate registers.||leon3mp.srr(1831);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1831||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.rndcnt_3(0). Make sure that there are no unused intermediate registers.||leon3mp.srr(1832);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1832||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.faddr_3(4 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(1833);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1833||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.hit_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(1834);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1834||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.valid_0_3(7 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(1835);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1835||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.cache_4. Make sure that there are no unused intermediate registers.||leon3mp.srr(1836);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1836||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.pflushtyp_4. Make sure that there are no unused intermediate registers.||leon3mp.srr(1837);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1837||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.pflushaddr_4(31 downto 12). Make sure that there are no unused intermediate registers.||leon3mp.srr(1838);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1838||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.pflushr_4. Make sure that there are no unused intermediate registers.||leon3mp.srr(1839);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1839||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.pflush_4. Make sure that there are no unused intermediate registers.||leon3mp.srr(1840);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1840||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.diagset_4(0). Make sure that there are no unused intermediate registers.||leon3mp.srr(1841);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1841||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.setrepl_4(0). Make sure that there are no unused intermediate registers.||leon3mp.srr(1842);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1842||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.rndcnt_4(0). Make sure that there are no unused intermediate registers.||leon3mp.srr(1843);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1843||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.faddr_4(4 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(1844);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1844||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.hit_4. Make sure that there are no unused intermediate registers.||leon3mp.srr(1845);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1845||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.valid_0_4(7 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(1846);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1846||mmu_icache.vhd(804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/804
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.req; possible missing assignment in an if or case statement.||leon3mp.srr(1847);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1847||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.holdn; possible missing assignment in an if or case statement.||leon3mp.srr(1848);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1848||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.burst; possible missing assignment in an if or case statement.||leon3mp.srr(1849);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1849||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.underrun; possible missing assignment in an if or case statement.||leon3mp.srr(1850);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1850||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.waddress(31 downto 2); possible missing assignment in an if or case statement.||leon3mp.srr(1851);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1851||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.vaddress(31 downto 2); possible missing assignment in an if or case statement.||leon3mp.srr(1852);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1852||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.overrun; possible missing assignment in an if or case statement.||leon3mp.srr(1853);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1853||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.istate(1 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(1854);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1854||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.bpmiss; possible missing assignment in an if or case statement.||leon3mp.srr(1855);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1855||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.eocl; possible missing assignment in an if or case statement.||leon3mp.srr(1856);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1856||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.diagrdy; possible missing assignment in an if or case statement.||leon3mp.srr(1857);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1857||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.cmiss; possible missing assignment in an if or case statement.||leon3mp.srr(1858);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1858||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.flush; possible missing assignment in an if or case statement.||leon3mp.srr(1859);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1859||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.su; possible missing assignment in an if or case statement.||leon3mp.srr(1860);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1860||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.trans_op; possible missing assignment in an if or case statement.||leon3mp.srr(1861);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1861||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.lrr; possible missing assignment in an if or case statement.||leon3mp.srr(1862);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1862||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.lock; possible missing assignment in an if or case statement.||leon3mp.srr(1863);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1863||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal c_chkp.flush2; possible missing assignment in an if or case statement.||leon3mp.srr(1864);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1864||mmu_icache.vhd(723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\mmu_icache.vhd'/linenumber/723
Implementation;Synthesis|| CD603 ||@W:Variable bpmiss read before being assigned? This may cause a simulation mismatch ||leon3mp.srr(1868);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1868||iu3.vhd(4482);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4482
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||leon3mp.srr(1869);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1869||iu3.vhd(3801);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/3801
Implementation;Synthesis|| CG290 ||@W:Referenced variable bpmiss is not in sensitivity list.||leon3mp.srr(1870);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1870||iu3.vhd(4482);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4482
Implementation;Synthesis|| CG290 ||@W:Referenced variable checkpoint_enable is not in sensitivity list.||leon3mp.srr(1871);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1871||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CG290 ||@W:Referenced variable xc_dcperr is not in sensitivity list.||leon3mp.srr(1872);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1872||iu3.vhd(4085);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4085
Implementation;Synthesis|| CG290 ||@W:Referenced variable recovn is not in sensitivity list.||leon3mp.srr(1873);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1873||iu3.vhd(4675);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4675
Implementation;Synthesis|| CD638 ||@W:Signal cpu_index is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1874);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1874||iu3.vhd(3760);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/3760
Implementation;Synthesis|| CD638 ||@W:Signal disasen is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1875);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1875||iu3.vhd(3761);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/3761
Implementation;Synthesis|| CD638 ||@W:Signal wpr_chkp is undriven. Either assign the signal a value or remove the signal declaration.||leon3mp.srr(1876);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1876||iu3.vhd(3767);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/3767
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1878);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1878||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1879);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1879||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1880);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1880||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1881);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1881||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1882);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1882||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1883);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1883||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1884);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1884||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1885);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1885||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1886);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1886||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1887);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1887||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1888);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1888||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1889);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1889||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1890);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1890||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1891);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1891||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1892);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1892||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1893);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1893||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1894);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1894||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1895);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1895||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1896);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1896||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1897);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1897||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1898);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1898||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1899);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1899||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1900);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1900||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1901);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1901||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1902);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1902||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1903);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1903||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1904);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1904||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1905);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1905||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1906);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1906||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1907);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1907||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1908);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1908||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal cpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(1909);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1909||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.dbg.addr is floating -- simulation mismatch possible.||leon3mp.srr(1910);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1910||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.dbg.addr is floating -- simulation mismatch possible.||leon3mp.srr(1911);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1911||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal cpi.dbg.addr is floating -- simulation mismatch possible.||leon3mp.srr(1912);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1912||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal cpi.dbg.addr is floating -- simulation mismatch possible.||leon3mp.srr(1913);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1913||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal cpi.dbg.addr is floating -- simulation mismatch possible.||leon3mp.srr(1914);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1914||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.dbg.fsr is floating; a simulation mismatch is possible.||leon3mp.srr(1915);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1915||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.dbg.write is floating; a simulation mismatch is possible.||leon3mp.srr(1916);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1916||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.dbg.enable is floating; a simulation mismatch is possible.||leon3mp.srr(1917);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1917||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1918);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1918||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1919);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1919||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1920);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1920||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1921);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1921||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1922);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1922||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1923);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1923||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1924);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1924||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1925);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1925||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1926);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1926||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1927);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1927||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1928);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1928||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1929);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1929||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1930);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1930||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1931);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1931||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1932);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1932||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1933);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1933||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1934);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1934||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1935);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1935||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1936);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1936||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1937);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1937||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1938);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1938||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1939);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1939||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1940);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1940||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1941);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1941||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1942);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1942||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1943);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1943||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1944);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1944||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1945);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1945||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1946);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1946||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1947);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1947||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1948);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1948||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal cpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(1949);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1949||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.x.pv is floating; a simulation mismatch is possible.||leon3mp.srr(1950);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1950||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.x.annul is floating; a simulation mismatch is possible.||leon3mp.srr(1951);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1951||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.x.trap is floating; a simulation mismatch is possible.||leon3mp.srr(1952);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1952||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.x.cnt is floating -- simulation mismatch possible.||leon3mp.srr(1953);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1953||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.x.cnt is floating -- simulation mismatch possible.||leon3mp.srr(1954);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1954||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1955);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1955||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1956);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1956||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1957);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1957||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1958);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1958||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1959);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1959||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1960);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1960||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1961);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1961||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1962);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1962||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1963);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1963||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1964);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1964||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1965);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1965||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1966);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1966||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1967);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1967||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1968);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1968||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1969);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1969||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1970);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1970||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1971);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1971||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1972);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1972||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1973);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1973||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1974);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1974||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1975);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1975||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1976);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1976||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1977);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1977||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1978);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1978||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1979);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1979||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1980);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1980||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1981);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1981||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1982);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1982||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1983);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1983||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1984);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1984||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1985);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1985||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal cpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(1986);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1986||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(1987);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1987||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(1988);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1988||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(1989);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1989||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(1990);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1990||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(1991);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1991||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(1992);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1992||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(1993);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1993||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(1994);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1994||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(1995);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1995||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(1996);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1996||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(1997);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1997||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(1998);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1998||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(1999);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/1999||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2000);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2000||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2001);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2001||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2002);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2002||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2003);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2003||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2004);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2004||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2005);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2005||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2006);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2006||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2007);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2007||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2008);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2008||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2009);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2009||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2010);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2010||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2011);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2011||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2012);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2012||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2013);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2013||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2014);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2014||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2015);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2015||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2016);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2016||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2017);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2017||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal cpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2018);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2018||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.m.pv is floating; a simulation mismatch is possible.||leon3mp.srr(2019);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2019||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.m.annul is floating; a simulation mismatch is possible.||leon3mp.srr(2020);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2020||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.m.trap is floating; a simulation mismatch is possible.||leon3mp.srr(2021);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2021||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.m.cnt is floating -- simulation mismatch possible.||leon3mp.srr(2022);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2022||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.m.cnt is floating -- simulation mismatch possible.||leon3mp.srr(2023);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2023||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2024);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2024||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2025);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2025||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2026);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2026||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2027);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2027||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2028);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2028||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2029);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2029||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2030);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2030||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2031);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2031||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2032);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2032||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2033);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2033||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2034);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2034||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2035);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2035||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2036);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2036||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2037);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2037||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2038);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2038||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2039);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2039||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2040);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2040||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2041);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2041||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2042);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2042||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2043);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2043||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2044);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2044||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2045);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2045||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2046);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2046||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2047);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2047||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2048);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2048||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2049);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2049||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2050);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2050||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2051);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2051||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2052);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2052||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2053);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2053||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2054);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2054||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal cpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2055);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2055||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2056);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2056||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2057);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2057||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2058);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2058||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2059);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2059||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2060);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2060||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2061);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2061||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2062);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2062||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2063);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2063||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2064);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2064||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2065);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2065||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2066);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2066||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2067);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2067||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2068);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2068||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2069);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2069||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2070);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2070||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2071);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2071||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2072);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2072||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2073);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2073||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2074);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2074||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2075);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2075||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2076);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2076||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2077);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2077||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2078);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2078||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2079);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2079||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2080);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2080||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2081);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2081||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2082);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2082||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2083);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2083||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2084);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2084||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2085);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2085||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2086);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2086||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal cpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2087);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2087||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.e.pv is floating; a simulation mismatch is possible.||leon3mp.srr(2088);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2088||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.e.annul is floating; a simulation mismatch is possible.||leon3mp.srr(2089);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2089||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.e.trap is floating; a simulation mismatch is possible.||leon3mp.srr(2090);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2090||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.e.cnt is floating -- simulation mismatch possible.||leon3mp.srr(2091);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2091||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.e.cnt is floating -- simulation mismatch possible.||leon3mp.srr(2092);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2092||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2093);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2093||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2094);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2094||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2095);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2095||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2096);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2096||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2097);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2097||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2098);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2098||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2099);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2099||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2100);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2100||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2101);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2101||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2102);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2102||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2103);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2103||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2104);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2104||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2105);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2105||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2106);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2106||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2107);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2107||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2108);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2108||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2109);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2109||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2110);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2110||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2111);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2111||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2112);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2112||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2113);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2113||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2114);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2114||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2115);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2115||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2116);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2116||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2117);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2117||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2118||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2119);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2119||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2120||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2121);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2121||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2122||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2123);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2123||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal cpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2124);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2124||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2125||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2126);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2126||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2127||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2128);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2128||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2129||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2130);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2130||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2131);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2131||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2132);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2132||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2133);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2133||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2134);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2134||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2135||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2136);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2136||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2137);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2137||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2138);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2138||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2139);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2139||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2140);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2140||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2141);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2141||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2142);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2142||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2143);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2143||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2144);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2144||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2145);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2145||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2146||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2147||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2148);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2148||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2149||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2150);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2150||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2151||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2152||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2153);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2153||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2154);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2154||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2155||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal cpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2156);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2156||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.a.pv is floating; a simulation mismatch is possible.||leon3mp.srr(2157);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2157||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.a.annul is floating; a simulation mismatch is possible.||leon3mp.srr(2158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2158||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.a.trap is floating; a simulation mismatch is possible.||leon3mp.srr(2159);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2159||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.a.cnt is floating -- simulation mismatch possible.||leon3mp.srr(2160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2160||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.a.cnt is floating -- simulation mismatch possible.||leon3mp.srr(2161);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2161||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2162||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2163);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2163||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2164||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2165);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2165||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2166);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2166||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2167);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2167||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2168);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2168||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2169);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2169||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2170);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2170||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2171);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2171||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2172);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2172||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2173);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2173||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2174);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2174||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2175);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2175||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2176);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2176||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2177);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2177||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2178);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2178||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2179||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2180||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2181);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2181||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2182);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2182||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2183);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2183||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2184||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2185||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2186);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2186||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2187);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2187||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2188);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2188||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2189);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2189||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2190||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2191);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2191||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2192);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2192||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal cpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2193);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2193||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2194);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2194||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2195);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2195||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2196);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2196||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2197);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2197||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2198);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2198||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2199);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2199||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2200);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2200||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2201);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2201||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2202);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2202||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2203);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2203||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2204);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2204||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2205);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2205||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2206);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2206||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2207);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2207||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2208);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2208||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2209);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2209||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2210);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2210||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2211);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2211||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2212);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2212||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2213);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2213||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2214);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2214||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2215);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2215||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2216);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2216||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2217);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2217||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2218);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2218||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2219);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2219||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2220);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2220||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2221);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2221||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2222);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2222||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2223);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2223||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2224);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2224||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal cpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2225);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2225||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.d.pv is floating; a simulation mismatch is possible.||leon3mp.srr(2226);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2226||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.d.annul is floating; a simulation mismatch is possible.||leon3mp.srr(2227);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2227||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.d.trap is floating; a simulation mismatch is possible.||leon3mp.srr(2228);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2228||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.d.cnt is floating -- simulation mismatch possible.||leon3mp.srr(2229);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2229||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.d.cnt is floating -- simulation mismatch possible.||leon3mp.srr(2230);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2230||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2231);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2231||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2232);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2232||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2233);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2233||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2234);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2234||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2235);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2235||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2236);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2236||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2237);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2237||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2238);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2238||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2239);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2239||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2240);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2240||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2241);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2241||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2242);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2242||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2243);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2243||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2244);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2244||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2245);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2245||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2246);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2246||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2247);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2247||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2248);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2248||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2249);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2249||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2250);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2250||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2251);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2251||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2252);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2252||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2253);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2253||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2254);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2254||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2255);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2255||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2256);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2256||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2257);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2257||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2258);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2258||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2259||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2260);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2260||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2261);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2261||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal cpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2262);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2262||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2263);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2263||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2264);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2264||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2265);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2265||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2266);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2266||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2267);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2267||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2268);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2268||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2269);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2269||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2270);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2270||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2271);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2271||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2272);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2272||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2273);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2273||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2274);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2274||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2275);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2275||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2276);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2276||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2277);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2277||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2278);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2278||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2279);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2279||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2280);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2280||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2281);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2281||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2282);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2282||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2283);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2283||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2284);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2284||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2285);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2285||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2286);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2286||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2287);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2287||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2288);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2288||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2289);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2289||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2290);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2290||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2291);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2291||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2292);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2292||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2293);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2293||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal cpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2294);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2294||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cpi.a_rs1 is floating -- simulation mismatch possible.||leon3mp.srr(2295);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2295||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cpi.a_rs1 is floating -- simulation mismatch possible.||leon3mp.srr(2296);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2296||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal cpi.a_rs1 is floating -- simulation mismatch possible.||leon3mp.srr(2297);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2297||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal cpi.a_rs1 is floating -- simulation mismatch possible.||leon3mp.srr(2298);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2298||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal cpi.a_rs1 is floating -- simulation mismatch possible.||leon3mp.srr(2299);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2299||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.exack is floating; a simulation mismatch is possible.||leon3mp.srr(2300);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2300||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL240 ||@W:Signal cpi.flush is floating; a simulation mismatch is possible.||leon3mp.srr(2301);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2301||iu3.vhd(99);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/99
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2302);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2302||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2303);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2303||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2304);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2304||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2305);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2305||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2306);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2306||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2307);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2307||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2308);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2308||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2309);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2309||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2310);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2310||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2311);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2311||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2312);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2312||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2313);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2313||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2314);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2314||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2315);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2315||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2316);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2316||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2317);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2317||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2318);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2318||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2319);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2319||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2320);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2320||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2321);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2321||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2322);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2322||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2323);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2323||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2324);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2324||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2325);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2325||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2326);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2326||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2327);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2327||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2328);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2328||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2329);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2329||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2330);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2330||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2331);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2331||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2332);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2332||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal fpi.dbg.data is floating -- simulation mismatch possible.||leon3mp.srr(2333);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2333||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal fpi.dbg.addr is floating -- simulation mismatch possible.||leon3mp.srr(2334);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2334||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal fpi.dbg.addr is floating -- simulation mismatch possible.||leon3mp.srr(2335);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2335||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal fpi.dbg.addr is floating -- simulation mismatch possible.||leon3mp.srr(2336);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2336||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal fpi.dbg.addr is floating -- simulation mismatch possible.||leon3mp.srr(2337);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2337||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal fpi.dbg.addr is floating -- simulation mismatch possible.||leon3mp.srr(2338);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2338||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL240 ||@W:Signal fpi.dbg.fsr is floating; a simulation mismatch is possible.||leon3mp.srr(2339);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2339||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL240 ||@W:Signal fpi.dbg.write is floating; a simulation mismatch is possible.||leon3mp.srr(2340);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2340||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL240 ||@W:Signal fpi.dbg.enable is floating; a simulation mismatch is possible.||leon3mp.srr(2341);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2341||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2342);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2342||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2343);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2343||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2344);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2344||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2345);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2345||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2346);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2346||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2347);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2347||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2348);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2348||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2349);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2349||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2350);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2350||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2351);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2351||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2352);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2352||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2353);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2353||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2354);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2354||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2355);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2355||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2356);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2356||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2357);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2357||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2358);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2358||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2359);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2359||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2360);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2360||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2361);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2361||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2362);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2362||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2363);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2363||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2364);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2364||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2365);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2365||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2366);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2366||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2367);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2367||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2368);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2368||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2369);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2369||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2370);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2370||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2371);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2371||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2372);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2372||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal fpi.lddata is floating -- simulation mismatch possible.||leon3mp.srr(2373);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2373||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL240 ||@W:Signal fpi.x.pv is floating; a simulation mismatch is possible.||leon3mp.srr(2374);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2374||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL240 ||@W:Signal fpi.x.annul is floating; a simulation mismatch is possible.||leon3mp.srr(2375);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2375||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL240 ||@W:Signal fpi.x.trap is floating; a simulation mismatch is possible.||leon3mp.srr(2376);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2376||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal fpi.x.cnt is floating -- simulation mismatch possible.||leon3mp.srr(2377);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2377||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal fpi.x.cnt is floating -- simulation mismatch possible.||leon3mp.srr(2378);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2378||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2379);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2379||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2380||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2381||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2382);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2382||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2383);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2383||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2384);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2384||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2385);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2385||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2386);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2386||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2387);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2387||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2388);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2388||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2389);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2389||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2390);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2390||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2391);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2391||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2392);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2392||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2393);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2393||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2394);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2394||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2395);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2395||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2396);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2396||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2397);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2397||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2398);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2398||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2399);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2399||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2400);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2400||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2401);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2401||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2402);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2402||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2403);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2403||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2404);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2404||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2405);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2405||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2406);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2406||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2407);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2407||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2408);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2408||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2409);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2409||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal fpi.x.inst is floating -- simulation mismatch possible.||leon3mp.srr(2410);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2410||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2411);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2411||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2412||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2413);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2413||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2414);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2414||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2415);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2415||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2416);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2416||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2417);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2417||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2418);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2418||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2419);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2419||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2420);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2420||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2421);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2421||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2422);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2422||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2423);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2423||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2424);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2424||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2425);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2425||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2426);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2426||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2427);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2427||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2428);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2428||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2429);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2429||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2430);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2430||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2431);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2431||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2432);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2432||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2433);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2433||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2434);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2434||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2435);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2435||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2436);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2436||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2437);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2437||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2438);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2438||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2439);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2439||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2440);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2440||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2441);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2441||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal fpi.x.pc is floating -- simulation mismatch possible.||leon3mp.srr(2442);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2442||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL240 ||@W:Signal fpi.m.pv is floating; a simulation mismatch is possible.||leon3mp.srr(2443);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2443||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL240 ||@W:Signal fpi.m.annul is floating; a simulation mismatch is possible.||leon3mp.srr(2444);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2444||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL240 ||@W:Signal fpi.m.trap is floating; a simulation mismatch is possible.||leon3mp.srr(2445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2445||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal fpi.m.cnt is floating -- simulation mismatch possible.||leon3mp.srr(2446);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2446||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal fpi.m.cnt is floating -- simulation mismatch possible.||leon3mp.srr(2447);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2447||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2448);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2448||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2449);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2449||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2450);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2450||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2451);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2451||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2452);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2452||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2453);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2453||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2454);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2454||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2455);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2455||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2456);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2456||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2457);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2457||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2458);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2458||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2459);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2459||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2460);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2460||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2461);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2461||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2462);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2462||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2463);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2463||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2464);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2464||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2465);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2465||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2466);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2466||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2467);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2467||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2468);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2468||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2469);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2469||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2470);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2470||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2471);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2471||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2472);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2472||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2473);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2473||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2474);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2474||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2475);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2475||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2476);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2476||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2477);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2477||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2478);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2478||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal fpi.m.inst is floating -- simulation mismatch possible.||leon3mp.srr(2479);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2479||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2480);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2480||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2481);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2481||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2482);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2482||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2483);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2483||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2484);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2484||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2485);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2485||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2486);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2486||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2487);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2487||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2488);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2488||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2489);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2489||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2490);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2490||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2491);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2491||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2492);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2492||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2493);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2493||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2494);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2494||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2495);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2495||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2496);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2496||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2497);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2497||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2498);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2498||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2499);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2499||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2500);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2500||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2501);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2501||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2502);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2502||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2503);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2503||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2504);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2504||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2505);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2505||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2506);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2506||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2507);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2507||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2508);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2508||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2509);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2509||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2510);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2510||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal fpi.m.pc is floating -- simulation mismatch possible.||leon3mp.srr(2511);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2511||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL240 ||@W:Signal fpi.e.pv is floating; a simulation mismatch is possible.||leon3mp.srr(2512);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2512||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL240 ||@W:Signal fpi.e.annul is floating; a simulation mismatch is possible.||leon3mp.srr(2513);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2513||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL240 ||@W:Signal fpi.e.trap is floating; a simulation mismatch is possible.||leon3mp.srr(2514);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2514||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal fpi.e.cnt is floating -- simulation mismatch possible.||leon3mp.srr(2515);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2515||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal fpi.e.cnt is floating -- simulation mismatch possible.||leon3mp.srr(2516);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2516||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2517);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2517||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2518);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2518||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2519);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2519||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2520);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2520||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2521);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2521||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2522);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2522||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2523);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2523||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2524);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2524||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2525);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2525||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2526);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2526||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2527);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2527||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2528);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2528||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2529);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2529||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2530);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2530||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2531);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2531||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2532);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2532||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2533);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2533||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2534);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2534||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2535);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2535||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2536);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2536||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2537);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2537||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2538);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2538||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2539);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2539||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2540);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2540||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2541);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2541||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2542);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2542||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2543);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2543||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2544);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2544||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2545);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2545||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2546);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2546||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2547);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2547||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal fpi.e.inst is floating -- simulation mismatch possible.||leon3mp.srr(2548);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2548||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2549);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2549||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2550);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2550||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2551);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2551||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2552);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2552||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2553);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2553||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2554);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2554||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2555);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2555||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2556);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2556||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2557);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2557||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2558);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2558||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2559);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2559||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2560);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2560||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2561);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2561||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2562);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2562||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2563);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2563||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2564);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2564||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2565);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2565||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2566);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2566||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2567);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2567||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2568||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2569||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2570);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2570||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2571);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2571||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2572);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2572||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2573);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2573||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2574);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2574||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2575);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2575||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2576);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2576||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2577);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2577||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2578);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2578||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2579);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2579||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal fpi.e.pc is floating -- simulation mismatch possible.||leon3mp.srr(2580);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2580||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL240 ||@W:Signal fpi.a.pv is floating; a simulation mismatch is possible.||leon3mp.srr(2581);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2581||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL240 ||@W:Signal fpi.a.annul is floating; a simulation mismatch is possible.||leon3mp.srr(2582);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2582||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL240 ||@W:Signal fpi.a.trap is floating; a simulation mismatch is possible.||leon3mp.srr(2583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2583||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal fpi.a.cnt is floating -- simulation mismatch possible.||leon3mp.srr(2584);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2584||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal fpi.a.cnt is floating -- simulation mismatch possible.||leon3mp.srr(2585);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2585||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2586);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2586||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2587);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2587||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2588);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2588||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2589);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2589||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2590);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2590||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2591);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2591||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2592);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2592||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2593);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2593||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2594);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2594||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2595);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2595||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2596);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2596||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2597);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2597||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2598);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2598||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2599);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2599||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2600);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2600||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2601);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2601||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2602);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2602||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2603);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2603||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2604);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2604||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2605);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2605||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2606);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2606||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2607);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2607||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2608);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2608||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2609);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2609||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2610);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2610||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2611);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2611||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2612);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2612||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2613);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2613||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2614);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2614||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2615);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2615||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2616);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2616||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal fpi.a.inst is floating -- simulation mismatch possible.||leon3mp.srr(2617);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2617||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2618);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2618||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2619);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2619||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2620);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2620||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2621);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2621||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2622);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2622||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2623);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2623||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2624);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2624||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2625);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2625||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2626);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2626||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2627);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2627||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2628);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2628||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2629);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2629||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2630);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2630||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2631);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2631||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2632);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2632||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2633);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2633||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2634);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2634||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2635);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2635||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2636);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2636||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2637);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2637||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2638);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2638||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2639);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2639||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2640);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2640||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2641);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2641||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2642);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2642||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2643);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2643||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2644);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2644||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2645);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2645||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2646);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2646||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2647);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2647||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2648);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2648||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal fpi.a.pc is floating -- simulation mismatch possible.||leon3mp.srr(2649);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2649||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL240 ||@W:Signal fpi.d.pv is floating; a simulation mismatch is possible.||leon3mp.srr(2650);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2650||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL240 ||@W:Signal fpi.d.annul is floating; a simulation mismatch is possible.||leon3mp.srr(2651);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2651||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL240 ||@W:Signal fpi.d.trap is floating; a simulation mismatch is possible.||leon3mp.srr(2652);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2652||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal fpi.d.cnt is floating -- simulation mismatch possible.||leon3mp.srr(2653);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2653||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal fpi.d.cnt is floating -- simulation mismatch possible.||leon3mp.srr(2654);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2654||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2655);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2655||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2656);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2656||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2657);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2657||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2658);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2658||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2659);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2659||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2660);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2660||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2661);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2661||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2662);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2662||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2663);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2663||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2664);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2664||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2665);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2665||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2666);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2666||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2667);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2667||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2668);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2668||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2669);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2669||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2670);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2670||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2671);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2671||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2672);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2672||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2673);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2673||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2674);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2674||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2675);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2675||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2676);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2676||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2677);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2677||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2678);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2678||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2679);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2679||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2680);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2680||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2681);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2681||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2682);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2682||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2683);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2683||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2684);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2684||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2685);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2685||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal fpi.d.inst is floating -- simulation mismatch possible.||leon3mp.srr(2686);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2686||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2687);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2687||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2688);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2688||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2689);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2689||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2690);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2690||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2691);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2691||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2692);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2692||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2693);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2693||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2694);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2694||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2695);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2695||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2696);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2696||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2697);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2697||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2698);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2698||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2699);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2699||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2700);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2700||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2701);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2701||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2702);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2702||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2703);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2703||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2704);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2704||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2705);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2705||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2706);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2706||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2707);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2707||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2708);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2708||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2709);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2709||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2710);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2710||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2711);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2711||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2712);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2712||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2713);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2713||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2714);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2714||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2715);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2715||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2716||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2717);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2717||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal fpi.d.pc is floating -- simulation mismatch possible.||leon3mp.srr(2718);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2718||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal fpi.a_rs1 is floating -- simulation mismatch possible.||leon3mp.srr(2719);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2719||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal fpi.a_rs1 is floating -- simulation mismatch possible.||leon3mp.srr(2720);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2720||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal fpi.a_rs1 is floating -- simulation mismatch possible.||leon3mp.srr(2721);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2721||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal fpi.a_rs1 is floating -- simulation mismatch possible.||leon3mp.srr(2722);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2722||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal fpi.a_rs1 is floating -- simulation mismatch possible.||leon3mp.srr(2723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2723||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL240 ||@W:Signal fpi.exack is floating; a simulation mismatch is possible.||leon3mp.srr(2724);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2724||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL240 ||@W:Signal fpi.flush is floating; a simulation mismatch is possible.||leon3mp.srr(2725);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2725||iu3.vhd(97);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/97
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.w.except_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(2726);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2726||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.w.wreg_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(2727);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2727||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.w.wa_3(7 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(2728);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2728||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.x.mac_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(2729);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2729||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.x.dci.asi_3(7 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(2730);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2730||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.x.dci.dsuen_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(2731);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2731||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.x.dci.lock_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(2732);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2732||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.x.dci.write_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(2733);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2733||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.x.dci.read_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(2734);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2734||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.x.dci.enaddr_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(2735);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2735||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.x.ctrl.cnt_3(1 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(2736);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2736||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.m.casaz_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(2737);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2737||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.m.mul_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(2738);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2738||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.m.divz_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(2739);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2739||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.m.wawp_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(2740);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2740||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.e.rfe2_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(2741);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2741||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.e.rfe1_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(2742);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2742||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.e.mul_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(2743);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2743||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.a.ldchkex_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(2744);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2744||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.a.ldchkra_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(2745);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2745||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.a.ldcheck2_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(2746);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2746||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.a.ldcheck1_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(2747);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2747||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.a.rs1_3(4 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(2748);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2748||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r_chkp.d.divrdy_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(2749);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2749||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.w.except_5. Make sure that there are no unused intermediate registers.||leon3mp.srr(2750);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2750||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.w.wreg_5. Make sure that there are no unused intermediate registers.||leon3mp.srr(2751);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2751||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.w.wa_5(7 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(2752);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2752||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.x.mac_5. Make sure that there are no unused intermediate registers.||leon3mp.srr(2753);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2753||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.x.dci.asi_5(7 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(2754);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2754||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.x.dci.dsuen_5. Make sure that there are no unused intermediate registers.||leon3mp.srr(2755);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2755||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.x.dci.lock_5. Make sure that there are no unused intermediate registers.||leon3mp.srr(2756);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2756||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.x.dci.write_5. Make sure that there are no unused intermediate registers.||leon3mp.srr(2757);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2757||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.x.dci.read_5. Make sure that there are no unused intermediate registers.||leon3mp.srr(2758);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2758||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.x.dci.enaddr_5. Make sure that there are no unused intermediate registers.||leon3mp.srr(2759);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2759||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.x.ctrl.cnt_5(1 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(2760);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2760||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.m.casaz_5. Make sure that there are no unused intermediate registers.||leon3mp.srr(2761);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2761||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.m.mul_5. Make sure that there are no unused intermediate registers.||leon3mp.srr(2762);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2762||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.m.divz_5. Make sure that there are no unused intermediate registers.||leon3mp.srr(2763);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2763||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.m.wawp_5. Make sure that there are no unused intermediate registers.||leon3mp.srr(2764);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2764||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.e.rfe2_5. Make sure that there are no unused intermediate registers.||leon3mp.srr(2765);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2765||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.e.rfe1_5. Make sure that there are no unused intermediate registers.||leon3mp.srr(2766);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2766||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.e.mul_5. Make sure that there are no unused intermediate registers.||leon3mp.srr(2767);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2767||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.a.ldchkex_5. Make sure that there are no unused intermediate registers.||leon3mp.srr(2768);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2768||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.a.ldchkra_5. Make sure that there are no unused intermediate registers.||leon3mp.srr(2769);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2769||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.a.ldcheck2_5. Make sure that there are no unused intermediate registers.||leon3mp.srr(2770);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2770||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.a.ldcheck1_5. Make sure that there are no unused intermediate registers.||leon3mp.srr(2771);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2771||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.a.rs1_5(4 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(2772);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2772||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.d.divrdy_5. Make sure that there are no unused intermediate registers.||leon3mp.srr(2773);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2773||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.m.dci.enaddr; possible missing assignment in an if or case statement.||leon3mp.srr(2774);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2774||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.d.cnt(1 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2775);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2775||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.x.ctrl.trap; possible missing assignment in an if or case statement.||leon3mp.srr(2776);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2776||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.d.annul; possible missing assignment in an if or case statement.||leon3mp.srr(2777);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2777||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.x.ctrl.tt(5 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2778);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2778||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.d.pv; possible missing assignment in an if or case statement.||leon3mp.srr(2779);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2779||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.m.irqen; possible missing assignment in an if or case statement.||leon3mp.srr(2780);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2780||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.f.pc(31 downto 2); possible missing assignment in an if or case statement.||leon3mp.srr(2781);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2781||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.f.branch; possible missing assignment in an if or case statement.||leon3mp.srr(2782);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2782||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.a.bpimiss; possible missing assignment in an if or case statement.||leon3mp.srr(2783);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2783||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.d.cwp(2 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2784);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2784||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.d.inull; possible missing assignment in an if or case statement.||leon3mp.srr(2785);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2785||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.m.werr; possible missing assignment in an if or case statement.||leon3mp.srr(2786);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2786||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.d.inst_0(31 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2787);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2787||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.d.mexc; possible missing assignment in an if or case statement.||leon3mp.srr(2788);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2788||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.d.pc(31 downto 2); possible missing assignment in an if or case statement.||leon3mp.srr(2789);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2789||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.a.nobp; possible missing assignment in an if or case statement.||leon3mp.srr(2790);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2790||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.a.ctrl.wy; possible missing assignment in an if or case statement.||leon3mp.srr(2791);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2791||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.a.ctrl.wreg; possible missing assignment in an if or case statement.||leon3mp.srr(2792);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2792||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.a.ctrl.wicc; possible missing assignment in an if or case statement.||leon3mp.srr(2793);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2793||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.a.ctrl.rett; possible missing assignment in an if or case statement.||leon3mp.srr(2794);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2794||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.a.bp; possible missing assignment in an if or case statement.||leon3mp.srr(2795);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2795||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.a.wunf; possible missing assignment in an if or case statement.||leon3mp.srr(2796);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2796||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.a.wovf; possible missing assignment in an if or case statement.||leon3mp.srr(2797);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2797||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.a.jmpl; possible missing assignment in an if or case statement.||leon3mp.srr(2798);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2798||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.a.ctrl.pv; possible missing assignment in an if or case statement.||leon3mp.srr(2799);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2799||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.a.ctrl.annul; possible missing assignment in an if or case statement.||leon3mp.srr(2800);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2800||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.d.pcheld; possible missing assignment in an if or case statement.||leon3mp.srr(2801);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2801||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.op1(31 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2802);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2802||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.x.ctrl.annul; possible missing assignment in an if or case statement.||leon3mp.srr(2803);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2803||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.ctrl.wreg; possible missing assignment in an if or case statement.||leon3mp.srr(2804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2804||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.ctrl.wicc; possible missing assignment in an if or case statement.||leon3mp.srr(2805);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2805||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.alucin; possible missing assignment in an if or case statement.||leon3mp.srr(2806);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2806||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.x.ctrl.wicc; possible missing assignment in an if or case statement.||leon3mp.srr(2807);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2807||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.m.ctrl.wreg; possible missing assignment in an if or case statement.||leon3mp.srr(2808);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2808||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.m.ctrl.wicc; possible missing assignment in an if or case statement.||leon3mp.srr(2809);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2809||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.a.su; possible missing assignment in an if or case statement.||leon3mp.srr(2810);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2810||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.x.rstate(1 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2811);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2811||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.m.ctrl.annul; possible missing assignment in an if or case statement.||leon3mp.srr(2812);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2812||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.ctrl.annul; possible missing assignment in an if or case statement.||leon3mp.srr(2813);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2813||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.op2(31 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2814);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2814||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.x.npc(2 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2815);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2815||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.sari; possible missing assignment in an if or case statement.||leon3mp.srr(2816);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2816||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.a.et; possible missing assignment in an if or case statement.||leon3mp.srr(2817);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2817||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.x.annul_all; possible missing assignment in an if or case statement.||leon3mp.srr(2818);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2818||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.w.s.tt(7 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2819);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2819||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.w.s.s; possible missing assignment in an if or case statement.||leon3mp.srr(2820);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2820||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.w.s.ps; possible missing assignment in an if or case statement.||leon3mp.srr(2821);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2821||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.w.s.tba(19 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2822);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2822||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.w.s.svt; possible missing assignment in an if or case statement.||leon3mp.srr(2823);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2823||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.w.s.et; possible missing assignment in an if or case statement.||leon3mp.srr(2824);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2824||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.w.s.dwt; possible missing assignment in an if or case statement.||leon3mp.srr(2825);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2825||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal irin_chkp.pwd; possible missing assignment in an if or case statement.||leon3mp.srr(2826);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2826||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.shcnt(4 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2827);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2827||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.w.result(31 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2828);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2828||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rpin_chkp.pwd; possible missing assignment in an if or case statement.||leon3mp.srr(2829);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2829||iu3.vhd(4613);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4613
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.w.s.y(31 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2830);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2830||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.w.s.wim(7 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2831);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2831||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.w.s.pil(3 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2832);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2832||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.w.s.icc(3 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2833);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2833||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.w.s.cwp(2 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2834);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2834||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.x.debug; possible missing assignment in an if or case statement.||leon3mp.srr(2835);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2835||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal irin_chkp.addr(31 downto 2); possible missing assignment in an if or case statement.||leon3mp.srr(2836);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2836||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.m.icc(3 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2837);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2837||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.ctrl.tt(5 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2838);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2838||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.ctrl.trap; possible missing assignment in an if or case statement.||leon3mp.srr(2839);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2839||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.ymsb; possible missing assignment in an if or case statement.||leon3mp.srr(2840);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2840||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal dsuin_chkp.tt(7 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2841);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2841||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal dsuin_chkp.err; possible missing assignment in an if or case statement.||leon3mp.srr(2842);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2842||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.m.result(31 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2843);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2843||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.a.rsel2(2 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2844);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2844||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.a.rfe2; possible missing assignment in an if or case statement.||leon3mp.srr(2845);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2845||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.a.rsel1(2 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2846);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2846||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.a.rfe1; possible missing assignment in an if or case statement.||leon3mp.srr(2847);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2847||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal dsuin_chkp.tbufcnt(5 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2848);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2848||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.ldbp2; possible missing assignment in an if or case statement.||leon3mp.srr(2849);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2849||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.a.ctrl.rd(7 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2850);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2850||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.m.nalign; possible missing assignment in an if or case statement.||leon3mp.srr(2851);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2851||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.a.ticc; possible missing assignment in an if or case statement.||leon3mp.srr(2852);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2852||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.m.dci.size(1 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2853);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2853||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.aluop(2 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2854);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2854||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.m.dci.write; possible missing assignment in an if or case statement.||leon3mp.srr(2855);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2855||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.alusel(1 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2856);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2856||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.x.data_0(31 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2857);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2857||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.m.dci.signed; possible missing assignment in an if or case statement.||leon3mp.srr(2858);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2858||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.m.dci.lock; possible missing assignment in an if or case statement.||leon3mp.srr(2859);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2859||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal dsuin_chkp.tov; possible missing assignment in an if or case statement.||leon3mp.srr(2860);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2860||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.a.rfa2(7 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2861);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2861||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal dsuin_chkp.asi(7 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2862);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2862||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.a.rfa1(7 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2863);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2863||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal dsuin_chkp.tfilt(3 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2864);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2864||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.m.dci.read; possible missing assignment in an if or case statement.||leon3mp.srr(2865);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2865||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.shleft; possible missing assignment in an if or case statement.||leon3mp.srr(2866);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2866||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.mulstep; possible missing assignment in an if or case statement.||leon3mp.srr(2867);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2867||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.invop2; possible missing assignment in an if or case statement.||leon3mp.srr(2868);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2868||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.aluadd; possible missing assignment in an if or case statement.||leon3mp.srr(2869);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2869||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.m.y(31 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2870);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2870||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal dsuin_chkp.tovb; possible missing assignment in an if or case statement.||leon3mp.srr(2871);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2871||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.m.dci.asi(7 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2872);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2872||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal dsuin_chkp.crdy(2 downto 1); possible missing assignment in an if or case statement.||leon3mp.srr(2873);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2873||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.a.imm(31 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2874);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2874||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.bp; possible missing assignment in an if or case statement.||leon3mp.srr(2875);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2875||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.a.ctrl.pc(31 downto 2); possible missing assignment in an if or case statement.||leon3mp.srr(2876);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2876||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal dsuin_chkp.tlim(2 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2877);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2877||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.a.ctrl.ld; possible missing assignment in an if or case statement.||leon3mp.srr(2878);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2878||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rpin_chkp.error; possible missing assignment in an if or case statement.||leon3mp.srr(2879);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2879||iu3.vhd(4613);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4613
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.m.casa; possible missing assignment in an if or case statement.||leon3mp.srr(2880);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2880||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.a.ctrl.inst(31 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2881);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2881||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.m.dci.dsuen; possible missing assignment in an if or case statement.||leon3mp.srr(2882);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2882||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.ldbp1; possible missing assignment in an if or case statement.||leon3mp.srr(2883);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2883||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.x.intack; possible missing assignment in an if or case statement.||leon3mp.srr(2884);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2884||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.x.ipend; possible missing assignment in an if or case statement.||leon3mp.srr(2885);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2885||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.x.ctrl.inst(31 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2886);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2886||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.m.wcwp; possible missing assignment in an if or case statement.||leon3mp.srr(2887);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2887||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.x.nerror; possible missing assignment in an if or case statement.||leon3mp.srr(2888);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2888||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.m.ctrl.ld; possible missing assignment in an if or case statement.||leon3mp.srr(2889);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2889||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.a.ctrl.tt(5 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2890);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2890||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.ctrl.rett; possible missing assignment in an if or case statement.||leon3mp.srr(2891);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2891||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.x.ctrl.rett; possible missing assignment in an if or case statement.||leon3mp.srr(2892);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2892||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.m.ctrl.rett; possible missing assignment in an if or case statement.||leon3mp.srr(2893);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2893||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.jmpl; possible missing assignment in an if or case statement.||leon3mp.srr(2894);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2894||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.d.step; possible missing assignment in an if or case statement.||leon3mp.srr(2895);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2895||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.x.y(31 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2896);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2896||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.x.result(31 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2897);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2897||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.x.ctrl.pc(31 downto 2); possible missing assignment in an if or case statement.||leon3mp.srr(2898);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2898||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.w.s.asr18(31 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2899);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2899||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.m.ctrl.pc(31 downto 2); possible missing assignment in an if or case statement.||leon3mp.srr(2900);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2900||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.m.ctrl.inst(31 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2901);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2901||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.ctrl.pc(31 downto 2); possible missing assignment in an if or case statement.||leon3mp.srr(2902);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2902||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.ctrl.inst(31 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2903);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2903||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.x.ctrl.rd(7 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2904);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2904||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.m.ctrl.rd(7 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2905);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2905||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.ctrl.rd(7 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2906);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2906||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.m.ctrl.tt(5 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2907);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2907||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal dsuin_chkp.cfc(4 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2908);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2908||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.x.icc(3 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2909);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2909||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.cwp(2 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2910);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2910||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.a.cwp(2 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2911);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2911||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.x.laddr(1 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2912);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2912||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.x.dci.size(1 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2913);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2913||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.m.ctrl.cnt(1 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2914);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2914||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.ctrl.cnt(1 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2915);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2915||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.a.ctrl.cnt(1 downto 0); possible missing assignment in an if or case statement.||leon3mp.srr(2916);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2916||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.x.mexc; possible missing assignment in an if or case statement.||leon3mp.srr(2917);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2917||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.x.dci.signed; possible missing assignment in an if or case statement.||leon3mp.srr(2918);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2918||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.x.ctrl.wy; possible missing assignment in an if or case statement.||leon3mp.srr(2919);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2919||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.x.ctrl.wreg; possible missing assignment in an if or case statement.||leon3mp.srr(2920);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2920||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.x.ctrl.pv; possible missing assignment in an if or case statement.||leon3mp.srr(2921);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2921||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.x.ctrl.ld; possible missing assignment in an if or case statement.||leon3mp.srr(2922);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2922||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rin_chkp.w.s.ef are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(2923);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2923||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rin_chkp.w.s.ec are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(2924);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2924||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.m.su; possible missing assignment in an if or case statement.||leon3mp.srr(2925);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2925||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.m.irqen2; possible missing assignment in an if or case statement.||leon3mp.srr(2926);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2926||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.m.ctrl.wy; possible missing assignment in an if or case statement.||leon3mp.srr(2927);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2927||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.m.ctrl.trap; possible missing assignment in an if or case statement.||leon3mp.srr(2928);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2928||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.m.ctrl.pv; possible missing assignment in an if or case statement.||leon3mp.srr(2929);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2929||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.su; possible missing assignment in an if or case statement.||leon3mp.srr(2930);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2930||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.et; possible missing assignment in an if or case statement.||leon3mp.srr(2931);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2931||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.ctrl.wy; possible missing assignment in an if or case statement.||leon3mp.srr(2932);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2932||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.ctrl.pv; possible missing assignment in an if or case statement.||leon3mp.srr(2933);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2933||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.e.ctrl.ld; possible missing assignment in an if or case statement.||leon3mp.srr(2934);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2934||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.a.step; possible missing assignment in an if or case statement.||leon3mp.srr(2935);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2935||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rin_chkp.a.mulstart are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(2936);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2936||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rin_chkp.a.divstart are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||leon3mp.srr(2937);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2937||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rin_chkp.a.ctrl.trap; possible missing assignment in an if or case statement.||leon3mp.srr(2938);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2938||iu3.vhd(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4583
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of r.d.rexpos(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||leon3mp.srr(2939);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2939||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of r_chkp.d.rexpos(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||leon3mp.srr(2940);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2940||iu3.vhd(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\gaisler\leon3v3\iu3.vhd'/linenumber/4716
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.lsplmst_3(0). Make sure that there are no unused intermediate registers.||leon3mp.srr(2946);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2946||ahbctrl.vhd(698);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd'/linenumber/698
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.defmst_3. Make sure that there are no unused intermediate registers.||leon3mp.srr(2947);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2947||ahbctrl.vhd(698);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd'/linenumber/698
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.beat_3(3 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(2948);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2948||ahbctrl.vhd(698);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd'/linenumber/698
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.hsize_3(2 downto 0). Make sure that there are no unused intermediate registers.||leon3mp.srr(2949);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2949||ahbctrl.vhd(698);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd'/linenumber/698
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of r.htrans(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||leon3mp.srr(2951);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2951||ahbctrl.vhd(698);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd'/linenumber/698
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 11 of r.haddr(15 downto 2). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||leon3mp.srr(2952);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2952||ahbctrl.vhd(698);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\..\..\lib\grlib\amba\ahbctrl.vhd'/linenumber/698
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2954);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2954||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2955);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2955||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2956);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2956||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2957);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2957||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2958);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2958||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2959);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2959||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2960);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2960||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2961);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2961||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2962);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2962||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2963);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2963||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2964);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2964||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2965);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2965||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2966);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2966||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2967);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2967||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2968);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2968||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2969);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2969||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2970);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2970||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2971);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2971||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2972);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2972||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2973);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2973||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2974);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2974||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2975);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2975||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2976);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2976||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2977);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2977||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2978);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2978||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2979);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2979||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2980);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2980||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2981);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2981||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2982);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2982||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2983);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2983||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2984);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2984||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal gpioi.sig_en is floating -- simulation mismatch possible.||leon3mp.srr(2985);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2985||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(2986);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2986||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(2987);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2987||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(2988);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2988||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(2989);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2989||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(2990);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2990||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(2991);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2991||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(2992);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2992||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(2993);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2993||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(2994);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2994||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(2995);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2995||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(2996);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2996||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(2997);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2997||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(2998);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2998||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(2999);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/2999||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(3000);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3000||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(3001);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3001||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(3002);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3002||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(3003);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3003||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(3004);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3004||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(3005);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3005||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(3006);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3006||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(3007);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3007||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(3008);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3008||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(3009);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3009||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(3010);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3010||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(3011);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3011||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(3012);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3012||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(3013);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3013||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(3014);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3014||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(3015);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3015||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(3016);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3016||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal gpioi.sig_in is floating -- simulation mismatch possible.||leon3mp.srr(3017);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3017||leon3mp.vhd(152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/152
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3018);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3018||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3019);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3019||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3020);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3020||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3021);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3021||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3022);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3022||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3023);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3023||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3024);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3024||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3025);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3025||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3026);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3026||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3027);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3027||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3028);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3028||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3029);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3029||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3030);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3030||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3031);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3031||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3032);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3032||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3033);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3033||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3034);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3034||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3035);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3035||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3036);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3036||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3037);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3037||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3038);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3038||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3039);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3039||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3040);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3040||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3041);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3041||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3042);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3042||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3043);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3043||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3044);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3044||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3045);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3045||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3046);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3046||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3047);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3047||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3048);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3048||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal gpti.latchd is floating -- simulation mismatch possible.||leon3mp.srr(3049);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3049||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3050);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3050||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3051);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3051||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3052);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3052||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3053);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3053||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3054);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3054||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3055);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3055||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3056);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3056||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3057);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3057||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3058);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3058||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3059);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3059||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3060);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3060||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3061);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3061||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3062);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3062||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3063);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3063||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3064);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3064||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3065);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3065||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3066);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3066||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3067);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3067||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3068);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3068||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3069);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3069||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3070);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3070||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3071);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3071||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3072);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3072||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3073);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3073||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3074);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3074||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3075);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3075||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3076);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3076||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3077);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3077||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3078);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3078||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3079);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3079||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3080);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3080||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal gpti.latchv is floating -- simulation mismatch possible.||leon3mp.srr(3081);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3081||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL240 ||@W:Signal gpti.wdogen is floating; a simulation mismatch is possible.||leon3mp.srr(3082);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3082||leon3mp.vhd(149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/149
Implementation;Synthesis|| CL240 ||@W:Signal etho2.speed is floating; a simulation mismatch is possible.||leon3mp.srr(3083);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3083||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL240 ||@W:Signal etho2.gbit is floating; a simulation mismatch is possible.||leon3mp.srr(3084);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3084||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL240 ||@W:Signal etho2.mdio_oe is floating; a simulation mismatch is possible.||leon3mp.srr(3085);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3085||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL240 ||@W:Signal etho2.mdio_o is floating; a simulation mismatch is possible.||leon3mp.srr(3086);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3086||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL240 ||@W:Signal etho2.mdc is floating; a simulation mismatch is possible.||leon3mp.srr(3087);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3087||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL240 ||@W:Signal etho2.tx_clk is floating; a simulation mismatch is possible.||leon3mp.srr(3088);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3088||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL240 ||@W:Signal etho2.tx_er is floating; a simulation mismatch is possible.||leon3mp.srr(3089);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3089||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL240 ||@W:Signal etho2.tx_en is floating; a simulation mismatch is possible.||leon3mp.srr(3090);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3090||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal etho2.txd is floating -- simulation mismatch possible.||leon3mp.srr(3091);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3091||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal etho2.txd is floating -- simulation mismatch possible.||leon3mp.srr(3092);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3092||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal etho2.txd is floating -- simulation mismatch possible.||leon3mp.srr(3093);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3093||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal etho2.txd is floating -- simulation mismatch possible.||leon3mp.srr(3094);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3094||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal etho2.txd is floating -- simulation mismatch possible.||leon3mp.srr(3095);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3095||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal etho2.txd is floating -- simulation mismatch possible.||leon3mp.srr(3096);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3096||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal etho2.txd is floating -- simulation mismatch possible.||leon3mp.srr(3097);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3097||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal etho2.txd is floating -- simulation mismatch possible.||leon3mp.srr(3098);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3098||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL240 ||@W:Signal etho2.reset is floating; a simulation mismatch is possible.||leon3mp.srr(3099);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3099||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL240 ||@W:Signal etho1.speed is floating; a simulation mismatch is possible.||leon3mp.srr(3100);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3100||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL240 ||@W:Signal etho1.gbit is floating; a simulation mismatch is possible.||leon3mp.srr(3101);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3101||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL240 ||@W:Signal etho1.mdio_oe is floating; a simulation mismatch is possible.||leon3mp.srr(3102);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3102||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL240 ||@W:Signal etho1.mdio_o is floating; a simulation mismatch is possible.||leon3mp.srr(3103);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3103||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL240 ||@W:Signal etho1.mdc is floating; a simulation mismatch is possible.||leon3mp.srr(3104);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3104||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL240 ||@W:Signal etho1.tx_clk is floating; a simulation mismatch is possible.||leon3mp.srr(3105);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3105||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL240 ||@W:Signal etho1.tx_er is floating; a simulation mismatch is possible.||leon3mp.srr(3106);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3106||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL240 ||@W:Signal etho1.tx_en is floating; a simulation mismatch is possible.||leon3mp.srr(3107);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3107||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal etho1.txd is floating -- simulation mismatch possible.||leon3mp.srr(3108);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3108||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal etho1.txd is floating -- simulation mismatch possible.||leon3mp.srr(3109);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3109||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal etho1.txd is floating -- simulation mismatch possible.||leon3mp.srr(3110);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3110||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal etho1.txd is floating -- simulation mismatch possible.||leon3mp.srr(3111);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3111||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal etho1.txd is floating -- simulation mismatch possible.||leon3mp.srr(3112);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3112||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal etho1.txd is floating -- simulation mismatch possible.||leon3mp.srr(3113);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3113||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal etho1.txd is floating -- simulation mismatch possible.||leon3mp.srr(3114);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3114||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal etho1.txd is floating -- simulation mismatch possible.||leon3mp.srr(3115);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3115||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL240 ||@W:Signal etho1.reset is floating; a simulation mismatch is possible.||leon3mp.srr(3116);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3116||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL240 ||@W:Signal etho.speed is floating; a simulation mismatch is possible.||leon3mp.srr(3117);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3117||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL240 ||@W:Signal etho.gbit is floating; a simulation mismatch is possible.||leon3mp.srr(3118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3118||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL240 ||@W:Signal etho.mdio_oe is floating; a simulation mismatch is possible.||leon3mp.srr(3119);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3119||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL240 ||@W:Signal etho.mdio_o is floating; a simulation mismatch is possible.||leon3mp.srr(3120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3120||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL240 ||@W:Signal etho.mdc is floating; a simulation mismatch is possible.||leon3mp.srr(3121);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3121||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL240 ||@W:Signal etho.tx_clk is floating; a simulation mismatch is possible.||leon3mp.srr(3122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3122||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL240 ||@W:Signal etho.tx_er is floating; a simulation mismatch is possible.||leon3mp.srr(3123);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3123||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL240 ||@W:Signal etho.tx_en is floating; a simulation mismatch is possible.||leon3mp.srr(3124);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3124||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal etho.txd is floating -- simulation mismatch possible.||leon3mp.srr(3125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3125||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal etho.txd is floating -- simulation mismatch possible.||leon3mp.srr(3126);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3126||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal etho.txd is floating -- simulation mismatch possible.||leon3mp.srr(3127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3127||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal etho.txd is floating -- simulation mismatch possible.||leon3mp.srr(3128);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3128||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal etho.txd is floating -- simulation mismatch possible.||leon3mp.srr(3129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3129||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal etho.txd is floating -- simulation mismatch possible.||leon3mp.srr(3130);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3130||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal etho.txd is floating -- simulation mismatch possible.||leon3mp.srr(3131);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3131||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal etho.txd is floating -- simulation mismatch possible.||leon3mp.srr(3132);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3132||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL240 ||@W:Signal etho.reset is floating; a simulation mismatch is possible.||leon3mp.srr(3133);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3133||leon3mp.vhd(147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/147
Implementation;Synthesis|| CL240 ||@W:Signal ethi2.edcldisable is floating; a simulation mismatch is possible.||leon3mp.srr(3134);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3134||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi2.edclsepahb is floating; a simulation mismatch is possible.||leon3mp.srr(3135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3135||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal ethi2.edcladdr is floating -- simulation mismatch possible.||leon3mp.srr(3136);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3136||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal ethi2.edcladdr is floating -- simulation mismatch possible.||leon3mp.srr(3137);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3137||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal ethi2.edcladdr is floating -- simulation mismatch possible.||leon3mp.srr(3138);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3138||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal ethi2.edcladdr is floating -- simulation mismatch possible.||leon3mp.srr(3139);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3139||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal ethi2.phyrstaddr is floating -- simulation mismatch possible.||leon3mp.srr(3140);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3140||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal ethi2.phyrstaddr is floating -- simulation mismatch possible.||leon3mp.srr(3141);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3141||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal ethi2.phyrstaddr is floating -- simulation mismatch possible.||leon3mp.srr(3142);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3142||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal ethi2.phyrstaddr is floating -- simulation mismatch possible.||leon3mp.srr(3143);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3143||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal ethi2.phyrstaddr is floating -- simulation mismatch possible.||leon3mp.srr(3144);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3144||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi2.mdint is floating; a simulation mismatch is possible.||leon3mp.srr(3145);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3145||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi2.mdio_i is floating; a simulation mismatch is possible.||leon3mp.srr(3146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3146||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi2.rx_en is floating; a simulation mismatch is possible.||leon3mp.srr(3147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3147||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi2.rx_crs is floating; a simulation mismatch is possible.||leon3mp.srr(3148);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3148||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi2.rx_col is floating; a simulation mismatch is possible.||leon3mp.srr(3149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3149||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi2.rx_er is floating; a simulation mismatch is possible.||leon3mp.srr(3150);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3150||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi2.rx_dv is floating; a simulation mismatch is possible.||leon3mp.srr(3151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3151||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal ethi2.rxd is floating -- simulation mismatch possible.||leon3mp.srr(3152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3152||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal ethi2.rxd is floating -- simulation mismatch possible.||leon3mp.srr(3153);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3153||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal ethi2.rxd is floating -- simulation mismatch possible.||leon3mp.srr(3154);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3154||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal ethi2.rxd is floating -- simulation mismatch possible.||leon3mp.srr(3155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3155||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal ethi2.rxd is floating -- simulation mismatch possible.||leon3mp.srr(3156);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3156||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal ethi2.rxd is floating -- simulation mismatch possible.||leon3mp.srr(3157);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3157||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal ethi2.rxd is floating -- simulation mismatch possible.||leon3mp.srr(3158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3158||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal ethi2.rxd is floating -- simulation mismatch possible.||leon3mp.srr(3159);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3159||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi2.rx_clk is floating; a simulation mismatch is possible.||leon3mp.srr(3160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3160||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi2.tx_dv is floating; a simulation mismatch is possible.||leon3mp.srr(3161);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3161||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi2.tx_clk_90 is floating; a simulation mismatch is possible.||leon3mp.srr(3162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3162||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi2.tx_clk is floating; a simulation mismatch is possible.||leon3mp.srr(3163);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3163||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi2.rmii_clk is floating; a simulation mismatch is possible.||leon3mp.srr(3164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3164||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi2.gtx_clk is floating; a simulation mismatch is possible.||leon3mp.srr(3165);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3165||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi1.edcldisable is floating; a simulation mismatch is possible.||leon3mp.srr(3166);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3166||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi1.edclsepahb is floating; a simulation mismatch is possible.||leon3mp.srr(3167);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3167||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal ethi1.edcladdr is floating -- simulation mismatch possible.||leon3mp.srr(3168);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3168||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal ethi1.edcladdr is floating -- simulation mismatch possible.||leon3mp.srr(3169);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3169||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal ethi1.edcladdr is floating -- simulation mismatch possible.||leon3mp.srr(3170);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3170||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal ethi1.edcladdr is floating -- simulation mismatch possible.||leon3mp.srr(3171);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3171||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal ethi1.phyrstaddr is floating -- simulation mismatch possible.||leon3mp.srr(3172);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3172||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal ethi1.phyrstaddr is floating -- simulation mismatch possible.||leon3mp.srr(3173);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3173||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal ethi1.phyrstaddr is floating -- simulation mismatch possible.||leon3mp.srr(3174);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3174||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal ethi1.phyrstaddr is floating -- simulation mismatch possible.||leon3mp.srr(3175);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3175||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal ethi1.phyrstaddr is floating -- simulation mismatch possible.||leon3mp.srr(3176);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3176||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi1.mdint is floating; a simulation mismatch is possible.||leon3mp.srr(3177);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3177||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi1.mdio_i is floating; a simulation mismatch is possible.||leon3mp.srr(3178);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3178||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi1.rx_en is floating; a simulation mismatch is possible.||leon3mp.srr(3179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3179||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi1.rx_crs is floating; a simulation mismatch is possible.||leon3mp.srr(3180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3180||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi1.rx_col is floating; a simulation mismatch is possible.||leon3mp.srr(3181);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3181||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi1.rx_er is floating; a simulation mismatch is possible.||leon3mp.srr(3182);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3182||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi1.rx_dv is floating; a simulation mismatch is possible.||leon3mp.srr(3183);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3183||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal ethi1.rxd is floating -- simulation mismatch possible.||leon3mp.srr(3184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3184||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal ethi1.rxd is floating -- simulation mismatch possible.||leon3mp.srr(3185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3185||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal ethi1.rxd is floating -- simulation mismatch possible.||leon3mp.srr(3186);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3186||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal ethi1.rxd is floating -- simulation mismatch possible.||leon3mp.srr(3187);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3187||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal ethi1.rxd is floating -- simulation mismatch possible.||leon3mp.srr(3188);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3188||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal ethi1.rxd is floating -- simulation mismatch possible.||leon3mp.srr(3189);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3189||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal ethi1.rxd is floating -- simulation mismatch possible.||leon3mp.srr(3190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3190||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal ethi1.rxd is floating -- simulation mismatch possible.||leon3mp.srr(3191);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3191||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi1.rx_clk is floating; a simulation mismatch is possible.||leon3mp.srr(3192);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3192||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi1.tx_dv is floating; a simulation mismatch is possible.||leon3mp.srr(3193);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3193||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi1.tx_clk_90 is floating; a simulation mismatch is possible.||leon3mp.srr(3194);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3194||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi1.tx_clk is floating; a simulation mismatch is possible.||leon3mp.srr(3195);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3195||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi1.rmii_clk is floating; a simulation mismatch is possible.||leon3mp.srr(3196);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3196||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi1.gtx_clk is floating; a simulation mismatch is possible.||leon3mp.srr(3197);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3197||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi.edcldisable is floating; a simulation mismatch is possible.||leon3mp.srr(3198);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3198||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi.edclsepahb is floating; a simulation mismatch is possible.||leon3mp.srr(3199);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3199||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal ethi.edcladdr is floating -- simulation mismatch possible.||leon3mp.srr(3200);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3200||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal ethi.edcladdr is floating -- simulation mismatch possible.||leon3mp.srr(3201);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3201||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal ethi.edcladdr is floating -- simulation mismatch possible.||leon3mp.srr(3202);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3202||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal ethi.edcladdr is floating -- simulation mismatch possible.||leon3mp.srr(3203);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3203||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal ethi.phyrstaddr is floating -- simulation mismatch possible.||leon3mp.srr(3204);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3204||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal ethi.phyrstaddr is floating -- simulation mismatch possible.||leon3mp.srr(3205);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3205||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal ethi.phyrstaddr is floating -- simulation mismatch possible.||leon3mp.srr(3206);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3206||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal ethi.phyrstaddr is floating -- simulation mismatch possible.||leon3mp.srr(3207);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3207||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal ethi.phyrstaddr is floating -- simulation mismatch possible.||leon3mp.srr(3208);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3208||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi.mdint is floating; a simulation mismatch is possible.||leon3mp.srr(3209);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3209||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi.mdio_i is floating; a simulation mismatch is possible.||leon3mp.srr(3210);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3210||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi.rx_en is floating; a simulation mismatch is possible.||leon3mp.srr(3211);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3211||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi.rx_crs is floating; a simulation mismatch is possible.||leon3mp.srr(3212);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3212||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi.rx_col is floating; a simulation mismatch is possible.||leon3mp.srr(3213);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3213||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi.rx_er is floating; a simulation mismatch is possible.||leon3mp.srr(3214);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3214||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi.rx_dv is floating; a simulation mismatch is possible.||leon3mp.srr(3215);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3215||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal ethi.rxd is floating -- simulation mismatch possible.||leon3mp.srr(3216);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3216||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal ethi.rxd is floating -- simulation mismatch possible.||leon3mp.srr(3217);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3217||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal ethi.rxd is floating -- simulation mismatch possible.||leon3mp.srr(3218);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3218||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal ethi.rxd is floating -- simulation mismatch possible.||leon3mp.srr(3219);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3219||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal ethi.rxd is floating -- simulation mismatch possible.||leon3mp.srr(3220);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3220||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal ethi.rxd is floating -- simulation mismatch possible.||leon3mp.srr(3221);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3221||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal ethi.rxd is floating -- simulation mismatch possible.||leon3mp.srr(3222);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3222||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal ethi.rxd is floating -- simulation mismatch possible.||leon3mp.srr(3223);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3223||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi.rx_clk is floating; a simulation mismatch is possible.||leon3mp.srr(3224);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3224||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi.tx_dv is floating; a simulation mismatch is possible.||leon3mp.srr(3225);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3225||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi.tx_clk_90 is floating; a simulation mismatch is possible.||leon3mp.srr(3226);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3226||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi.tx_clk is floating; a simulation mismatch is possible.||leon3mp.srr(3227);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3227||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi.rmii_clk is floating; a simulation mismatch is possible.||leon3mp.srr(3228);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3228||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal ethi.gtx_clk is floating; a simulation mismatch is possible.||leon3mp.srr(3229);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3229||leon3mp.vhd(146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/146
Implementation;Synthesis|| CL240 ||@W:Signal u2o.rxen is floating; a simulation mismatch is possible.||leon3mp.srr(3230);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3230||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL240 ||@W:Signal u2o.flow is floating; a simulation mismatch is possible.||leon3mp.srr(3231);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3231||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL240 ||@W:Signal u2o.txen is floating; a simulation mismatch is possible.||leon3mp.srr(3232);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3232||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3233);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3233||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3234);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3234||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3235);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3235||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3236);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3236||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3237);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3237||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3238);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3238||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3239);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3239||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3240);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3240||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3241);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3241||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3242);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3242||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3243);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3243||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3244);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3244||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3245);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3245||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3246);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3246||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3247);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3247||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3248);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3248||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3249);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3249||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3250);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3250||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3251);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3251||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3252);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3252||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3253);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3253||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3254);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3254||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3255);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3255||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3256);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3256||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3257);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3257||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3258);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3258||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3259||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3260);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3260||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3261);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3261||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3262);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3262||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3263);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3263||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal u2o.scaler is floating -- simulation mismatch possible.||leon3mp.srr(3264);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3264||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL240 ||@W:Signal u2o.txd is floating; a simulation mismatch is possible.||leon3mp.srr(3265);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3265||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL240 ||@W:Signal u2o.rtsn is floating; a simulation mismatch is possible.||leon3mp.srr(3266);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3266||leon3mp.vhd(135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/135
Implementation;Synthesis|| CL240 ||@W:Signal dui.extclk is floating; a simulation mismatch is possible.||leon3mp.srr(3267);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3267||leon3mp.vhd(134);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/134
Implementation;Synthesis|| CL240 ||@W:Signal dui.ctsn is floating; a simulation mismatch is possible.||leon3mp.srr(3268);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3268||leon3mp.vhd(134);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/134
Implementation;Synthesis|| CL240 ||@W:Signal u2i.extclk is floating; a simulation mismatch is possible.||leon3mp.srr(3269);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3269||leon3mp.vhd(134);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/134
Implementation;Synthesis|| CL240 ||@W:Signal u2i.ctsn is floating; a simulation mismatch is possible.||leon3mp.srr(3270);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3270||leon3mp.vhd(134);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/134
Implementation;Synthesis|| CL240 ||@W:Signal u2i.rxd is floating; a simulation mismatch is possible.||leon3mp.srr(3271);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3271||leon3mp.vhd(134);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/134
Implementation;Synthesis|| CL240 ||@W:Signal cgo.pcilock is floating; a simulation mismatch is possible.||leon3mp.srr(3272);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3272||leon3mp.vhd(133);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/133
Implementation;Synthesis|| CL240 ||@W:Signal cgo.clklock is floating; a simulation mismatch is possible.||leon3mp.srr(3273);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3273||leon3mp.vhd(133);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/133
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cgi.clksel is floating -- simulation mismatch possible.||leon3mp.srr(3274);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3274||leon3mp.vhd(132);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/132
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cgi.clksel is floating -- simulation mismatch possible.||leon3mp.srr(3275);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3275||leon3mp.vhd(132);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/132
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal cgi.pllctrl is floating -- simulation mismatch possible.||leon3mp.srr(3276);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3276||leon3mp.vhd(132);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/132
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal cgi.pllctrl is floating -- simulation mismatch possible.||leon3mp.srr(3277);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3277||leon3mp.vhd(132);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/132
Implementation;Synthesis|| CL240 ||@W:Signal cgi.pllrst is floating; a simulation mismatch is possible.||leon3mp.srr(3278);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3278||leon3mp.vhd(132);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/132
Implementation;Synthesis|| CL240 ||@W:Signal cgi.pllref is floating; a simulation mismatch is possible.||leon3mp.srr(3279);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3279||leon3mp.vhd(132);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/132
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo3.regwrite is floating -- simulation mismatch possible.||leon3mp.srr(3280);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3280||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo3.regwrite is floating -- simulation mismatch possible.||leon3mp.srr(3281);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3281||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3282);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3282||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3283);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3283||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3284);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3284||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3285);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3285||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3286);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3286||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3287);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3287||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3288);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3288||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3289);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3289||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3290);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3290||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3291);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3291||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3292);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3292||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3293);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3293||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3294);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3294||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3295);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3295||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3296);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3296||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3297);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3297||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3298);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3298||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3299);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3299||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3300);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3300||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3301);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3301||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3302);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3302||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3303);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3303||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3304);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3304||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3305);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3305||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3306);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3306||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3307);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3307||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3308);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3308||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3309);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3309||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3310);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3310||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3311);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3311||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3312);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3312||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3313);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3313||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 32 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3314);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3314||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 33 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3315);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3315||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 34 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3316);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3316||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 35 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3317);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3317||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 36 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3318);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3318||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 37 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3319);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3319||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 38 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3320);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3320||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 39 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3321);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3321||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 40 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3322);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3322||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 41 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3323);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3323||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 42 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3324);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3324||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 43 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3325);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3325||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 44 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3326);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3326||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 45 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3327);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3327||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 46 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3328);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3328||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 47 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3329);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3329||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 48 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3330);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3330||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 49 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3331);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3331||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 50 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3332);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3332||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 51 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3333);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3333||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 52 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3334);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3334||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 53 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3335);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3335||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 54 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3336);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3336||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 55 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3337);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3337||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 56 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3338);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3338||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 57 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3339);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3339||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 58 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3340);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3340||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 59 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3341);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3341||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 60 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3342);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3342||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 61 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3343);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3343||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 62 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3344);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3344||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 63 of signal sdo3.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3345);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3345||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo3.read_pend is floating -- simulation mismatch possible.||leon3mp.srr(3346);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3346||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo3.read_pend is floating -- simulation mismatch possible.||leon3mp.srr(3347);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3347||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo3.read_pend is floating -- simulation mismatch possible.||leon3mp.srr(3348);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3348||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdo3.read_pend is floating -- simulation mismatch possible.||leon3mp.srr(3349);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3349||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal sdo3.read_pend is floating -- simulation mismatch possible.||leon3mp.srr(3350);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3350||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal sdo3.read_pend is floating -- simulation mismatch possible.||leon3mp.srr(3351);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3351||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal sdo3.read_pend is floating -- simulation mismatch possible.||leon3mp.srr(3352);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3352||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal sdo3.read_pend is floating -- simulation mismatch possible.||leon3mp.srr(3353);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3353||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo3.cbcal_inc is floating -- simulation mismatch possible.||leon3mp.srr(3354);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3354||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo3.cbcal_inc is floating -- simulation mismatch possible.||leon3mp.srr(3355);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3355||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo3.cbcal_inc is floating -- simulation mismatch possible.||leon3mp.srr(3356);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3356||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdo3.cbcal_inc is floating -- simulation mismatch possible.||leon3mp.srr(3357);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3357||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo3.cbcal_en is floating -- simulation mismatch possible.||leon3mp.srr(3358);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3358||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo3.cbcal_en is floating -- simulation mismatch possible.||leon3mp.srr(3359);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3359||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo3.cbcal_en is floating -- simulation mismatch possible.||leon3mp.srr(3360);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3360||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdo3.cbcal_en is floating -- simulation mismatch possible.||leon3mp.srr(3361);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3361||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo3.cbdqm is floating -- simulation mismatch possible.||leon3mp.srr(3362);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3362||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo3.cbdqm is floating -- simulation mismatch possible.||leon3mp.srr(3363);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3363||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo3.cbdqm is floating -- simulation mismatch possible.||leon3mp.srr(3364);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3364||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdo3.cbdqm is floating -- simulation mismatch possible.||leon3mp.srr(3365);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3365||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal sdo3.cbdqm is floating -- simulation mismatch possible.||leon3mp.srr(3366);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3366||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal sdo3.cbdqm is floating -- simulation mismatch possible.||leon3mp.srr(3367);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3367||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal sdo3.cbdqm is floating -- simulation mismatch possible.||leon3mp.srr(3368);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3368||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal sdo3.cbdqm is floating -- simulation mismatch possible.||leon3mp.srr(3369);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3369||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL240 ||@W:Signal sdo3.dqs_gate is floating; a simulation mismatch is possible.||leon3mp.srr(3370);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3370||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3371);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3371||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3372);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3372||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3373);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3373||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3374);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3374||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3375);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3375||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3376);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3376||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3377);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3377||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3378);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3378||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3379);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3379||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3380||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3381||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3382);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3382||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3383);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3383||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3384);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3384||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3385);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3385||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3386);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3386||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3387);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3387||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3388);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3388||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3389);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3389||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3390);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3390||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3391);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3391||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3392);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3392||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3393);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3393||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3394);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3394||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3395);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3395||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3396);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3396||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3397);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3397||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3398);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3398||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3399);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3399||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3400);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3400||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3401);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3401||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal sdo3.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3402);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3402||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL240 ||@W:Signal sdo3.oct is floating; a simulation mismatch is possible.||leon3mp.srr(3403);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3403||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3404);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3404||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3405);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3405||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3406);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3406||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3407);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3407||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3408);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3408||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3409);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3409||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3410);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3410||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3411);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3411||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3412||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3413);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3413||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3414);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3414||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3415);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3415||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3416);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3416||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3417);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3417||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3418);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3418||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3419);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3419||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3420);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3420||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3421);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3421||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3422);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3422||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3423);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3423||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3424);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3424||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3425);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3425||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3426);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3426||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3427);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3427||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3428);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3428||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3429);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3429||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3430);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3430||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3431);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3431||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3432);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3432||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3433);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3433||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3434);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3434||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3435);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3435||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 32 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3436);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3436||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 33 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3437);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3437||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 34 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3438);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3438||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 35 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3439);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3439||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 36 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3440);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3440||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 37 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3441);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3441||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 38 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3442);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3442||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 39 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3443);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3443||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 40 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3444);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3444||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 41 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3445||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 42 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3446);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3446||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 43 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3447);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3447||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 44 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3448);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3448||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 45 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3449);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3449||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 46 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3450);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3450||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 47 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3451);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3451||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 48 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3452);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3452||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 49 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3453);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3453||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 50 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3454);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3454||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 51 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3455);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3455||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 52 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3456);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3456||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 53 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3457);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3457||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 54 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3458);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3458||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 55 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3459);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3459||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 56 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3460);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3460||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 57 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3461);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3461||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 58 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3462);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3462||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 59 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3463);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3463||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 60 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3464);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3464||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 61 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3465);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3465||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 62 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3466);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3466||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 63 of signal sdo3.conf is floating -- simulation mismatch possible.||leon3mp.srr(3467);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3467||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo3.odt is floating -- simulation mismatch possible.||leon3mp.srr(3468);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3468||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo3.odt is floating -- simulation mismatch possible.||leon3mp.srr(3469);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3469||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL240 ||@W:Signal sdo3.cal_rst is floating; a simulation mismatch is possible.||leon3mp.srr(3470);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3470||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo3.cal_pll is floating -- simulation mismatch possible.||leon3mp.srr(3471);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3471||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo3.cal_pll is floating -- simulation mismatch possible.||leon3mp.srr(3472);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3472||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo3.cal_inc is floating -- simulation mismatch possible.||leon3mp.srr(3473);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3473||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo3.cal_inc is floating -- simulation mismatch possible.||leon3mp.srr(3474);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3474||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo3.cal_inc is floating -- simulation mismatch possible.||leon3mp.srr(3475);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3475||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdo3.cal_inc is floating -- simulation mismatch possible.||leon3mp.srr(3476);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3476||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal sdo3.cal_inc is floating -- simulation mismatch possible.||leon3mp.srr(3477);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3477||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal sdo3.cal_inc is floating -- simulation mismatch possible.||leon3mp.srr(3478);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3478||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal sdo3.cal_inc is floating -- simulation mismatch possible.||leon3mp.srr(3479);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3479||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal sdo3.cal_inc is floating -- simulation mismatch possible.||leon3mp.srr(3480);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3480||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo3.cal_en is floating -- simulation mismatch possible.||leon3mp.srr(3481);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3481||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo3.cal_en is floating -- simulation mismatch possible.||leon3mp.srr(3482);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3482||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo3.cal_en is floating -- simulation mismatch possible.||leon3mp.srr(3483);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3483||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdo3.cal_en is floating -- simulation mismatch possible.||leon3mp.srr(3484);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3484||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal sdo3.cal_en is floating -- simulation mismatch possible.||leon3mp.srr(3485);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3485||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal sdo3.cal_en is floating -- simulation mismatch possible.||leon3mp.srr(3486);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3486||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal sdo3.cal_en is floating -- simulation mismatch possible.||leon3mp.srr(3487);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3487||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal sdo3.cal_en is floating -- simulation mismatch possible.||leon3mp.srr(3488);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3488||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL240 ||@W:Signal sdo3.moben is floating; a simulation mismatch is possible.||leon3mp.srr(3489);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3489||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo3.sdck is floating -- simulation mismatch possible.||leon3mp.srr(3490);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3490||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo3.sdck is floating -- simulation mismatch possible.||leon3mp.srr(3491);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3491||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo3.sdck is floating -- simulation mismatch possible.||leon3mp.srr(3492);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3492||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo3.ba is floating -- simulation mismatch possible.||leon3mp.srr(3493);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3493||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo3.ba is floating -- simulation mismatch possible.||leon3mp.srr(3494);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3494||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo3.ba is floating -- simulation mismatch possible.||leon3mp.srr(3495);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3495||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL240 ||@W:Signal sdo3.ce is floating; a simulation mismatch is possible.||leon3mp.srr(3496);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3496||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3497);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3497||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3498);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3498||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3499);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3499||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3500);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3500||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3501);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3501||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3502);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3502||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3503);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3503||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3504);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3504||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3505);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3505||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3506);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3506||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3507);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3507||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3508);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3508||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3509);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3509||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3510);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3510||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3511);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3511||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3512);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3512||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3513);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3513||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3514);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3514||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3515);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3515||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3516);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3516||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3517);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3517||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3518);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3518||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3519);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3519||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3520);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3520||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3521);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3521||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3522);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3522||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3523);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3523||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3524);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3524||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3525);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3525||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3526);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3526||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3527);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3527||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3528);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3528||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 32 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3529);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3529||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 33 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3530);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3530||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 34 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3531);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3531||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 35 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3532);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3532||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 36 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3533);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3533||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 37 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3534);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3534||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 38 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3535);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3535||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 39 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3536);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3536||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 40 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3537);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3537||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 41 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3538);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3538||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 42 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3539);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3539||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 43 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3540);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3540||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 44 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3541);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3541||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 45 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3542);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3542||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 46 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3543);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3543||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 47 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3544);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3544||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 48 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3545);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3545||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 49 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3546);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3546||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 50 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3547);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3547||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 51 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3548);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3548||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 52 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3549);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3549||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 53 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3550);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3550||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 54 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3551);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3551||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 55 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3552);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3552||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 56 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3553);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3553||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 57 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3554);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3554||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 58 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3555);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3555||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 59 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3556);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3556||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 60 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3557);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3557||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 61 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3558);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3558||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 62 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3559);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3559||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 63 of signal sdo3.cb is floating -- simulation mismatch possible.||leon3mp.srr(3560);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3560||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3561);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3561||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3562);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3562||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3563);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3563||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3564);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3564||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3565);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3565||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3566);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3566||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3567);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3567||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3568||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3569||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3570);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3570||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3571);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3571||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3572);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3572||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3573);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3573||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3574);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3574||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3575);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3575||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3576);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3576||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3577);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3577||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3578);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3578||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3579);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3579||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3580);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3580||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3581);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3581||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3582);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3582||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3583||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3584);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3584||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3585);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3585||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3586);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3586||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3587);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3587||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3588);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3588||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3589);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3589||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3590);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3590||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3591);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3591||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3592);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3592||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 32 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3593);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3593||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 33 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3594);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3594||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 34 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3595);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3595||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 35 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3596);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3596||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 36 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3597);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3597||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 37 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3598);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3598||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 38 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3599);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3599||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 39 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3600);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3600||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 40 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3601);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3601||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 41 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3602);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3602||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 42 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3603);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3603||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 43 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3604);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3604||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 44 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3605);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3605||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 45 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3606);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3606||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 46 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3607);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3607||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 47 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3608);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3608||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 48 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3609);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3609||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 49 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3610);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3610||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 50 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3611);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3611||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 51 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3612);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3612||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 52 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3613);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3613||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 53 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3614);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3614||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 54 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3615);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3615||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 55 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3616);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3616||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 56 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3617);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3617||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 57 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3618);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3618||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 58 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3619);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3619||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 59 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3620);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3620||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 60 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3621);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3621||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 61 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3622);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3622||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 62 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3623);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3623||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 63 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3624);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3624||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 64 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3625);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3625||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 65 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3626);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3626||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 66 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3627);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3627||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 67 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3628);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3628||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 68 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3629);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3629||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 69 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3630);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3630||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 70 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3631);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3631||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 71 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3632);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3632||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 72 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3633);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3633||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 73 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3634);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3634||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 74 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3635);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3635||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 75 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3636);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3636||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 76 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3637);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3637||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 77 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3638);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3638||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 78 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3639);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3639||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 79 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3640);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3640||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 80 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3641);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3641||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 81 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3642);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3642||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 82 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3643);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3643||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 83 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3644);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3644||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 84 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3645);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3645||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 85 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3646);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3646||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 86 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3647);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3647||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 87 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3648);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3648||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 88 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3649);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3649||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 89 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3650);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3650||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 90 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3651);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3651||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 91 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3652);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3652||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 92 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3653);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3653||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 93 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3654);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3654||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 94 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3655);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3655||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 95 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3656);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3656||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 96 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3657);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3657||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 97 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3658);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3658||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 98 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3659);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3659||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 99 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3660);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3660||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 100 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3661);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3661||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 101 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3662);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3662||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 102 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3663);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3663||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 103 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3664);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3664||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 104 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3665);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3665||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 105 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3666);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3666||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 106 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3667);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3667||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 107 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3668);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3668||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 108 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3669);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3669||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 109 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3670);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3670||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 110 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3671);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3671||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 111 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3672);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3672||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 112 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3673);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3673||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 113 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3674);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3674||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 114 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3675);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3675||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 115 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3676);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3676||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 116 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3677);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3677||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 117 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3678);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3678||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 118 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3679);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3679||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 119 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3680);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3680||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 120 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3681);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3681||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 121 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3682);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3682||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 122 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3683);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3683||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 123 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3684);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3684||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 124 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3685);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3685||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 125 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3686);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3686||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 126 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3687);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3687||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 127 of signal sdo3.data is floating -- simulation mismatch possible.||leon3mp.srr(3688);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3688||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo3.address is floating -- simulation mismatch possible.||leon3mp.srr(3689);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3689||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo3.address is floating -- simulation mismatch possible.||leon3mp.srr(3690);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3690||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo3.address is floating -- simulation mismatch possible.||leon3mp.srr(3691);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3691||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdo3.address is floating -- simulation mismatch possible.||leon3mp.srr(3692);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3692||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal sdo3.address is floating -- simulation mismatch possible.||leon3mp.srr(3693);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3693||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal sdo3.address is floating -- simulation mismatch possible.||leon3mp.srr(3694);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3694||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal sdo3.address is floating -- simulation mismatch possible.||leon3mp.srr(3695);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3695||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal sdo3.address is floating -- simulation mismatch possible.||leon3mp.srr(3696);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3696||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal sdo3.address is floating -- simulation mismatch possible.||leon3mp.srr(3697);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3697||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal sdo3.address is floating -- simulation mismatch possible.||leon3mp.srr(3698);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3698||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal sdo3.address is floating -- simulation mismatch possible.||leon3mp.srr(3699);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3699||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal sdo3.address is floating -- simulation mismatch possible.||leon3mp.srr(3700);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3700||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal sdo3.address is floating -- simulation mismatch possible.||leon3mp.srr(3701);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3701||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal sdo3.address is floating -- simulation mismatch possible.||leon3mp.srr(3702);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3702||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal sdo3.address is floating -- simulation mismatch possible.||leon3mp.srr(3703);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3703||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3704);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3704||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3705);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3705||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3706);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3706||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3707);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3707||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3708);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3708||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3709);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3709||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3710);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3710||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3711);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3711||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3712);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3712||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3713);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3713||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3714);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3714||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3715);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3715||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3716||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3717);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3717||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3718);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3718||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3719);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3719||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3720);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3720||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3721);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3721||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3722);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3722||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3723||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3724);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3724||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3725);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3725||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3726);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3726||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3727);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3727||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3728);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3728||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3729);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3729||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3730);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3730||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3731);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3731||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3732);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3732||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3733);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3733||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3734);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3734||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3735);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3735||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 32 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3736);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3736||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 33 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3737);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3737||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 34 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3738);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3738||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 35 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3739);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3739||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 36 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3740);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3740||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 37 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3741);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3741||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 38 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3742);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3742||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 39 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3743);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3743||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 40 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3744);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3744||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 41 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3745);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3745||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 42 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3746);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3746||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 43 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3747);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3747||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 44 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3748);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3748||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 45 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3749);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3749||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 46 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3750);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3750||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 47 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3751);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3751||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 48 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3752);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3752||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 49 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3753);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3753||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 50 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3754);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3754||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 51 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3755);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3755||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 52 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3756);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3756||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 53 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3757);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3757||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 54 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3758);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3758||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 55 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3759);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3759||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 56 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3760);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3760||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 57 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3761);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3761||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 58 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3762);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3762||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 59 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3763);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3763||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 60 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3764);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3764||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 61 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3765);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3765||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 62 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3766);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3766||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 63 of signal sdo3.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3767);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3767||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL240 ||@W:Signal sdo3.nbdrive is floating; a simulation mismatch is possible.||leon3mp.srr(3768);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3768||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL240 ||@W:Signal sdo3.qdrive is floating; a simulation mismatch is possible.||leon3mp.srr(3769);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3769||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL240 ||@W:Signal sdo3.bdrive is floating; a simulation mismatch is possible.||leon3mp.srr(3770);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3770||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo3.dqm is floating -- simulation mismatch possible.||leon3mp.srr(3771);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3771||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo3.dqm is floating -- simulation mismatch possible.||leon3mp.srr(3772);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3772||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo3.dqm is floating -- simulation mismatch possible.||leon3mp.srr(3773);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3773||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdo3.dqm is floating -- simulation mismatch possible.||leon3mp.srr(3774);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3774||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal sdo3.dqm is floating -- simulation mismatch possible.||leon3mp.srr(3775);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3775||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal sdo3.dqm is floating -- simulation mismatch possible.||leon3mp.srr(3776);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3776||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal sdo3.dqm is floating -- simulation mismatch possible.||leon3mp.srr(3777);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3777||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal sdo3.dqm is floating -- simulation mismatch possible.||leon3mp.srr(3778);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3778||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal sdo3.dqm is floating -- simulation mismatch possible.||leon3mp.srr(3779);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3779||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal sdo3.dqm is floating -- simulation mismatch possible.||leon3mp.srr(3780);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3780||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal sdo3.dqm is floating -- simulation mismatch possible.||leon3mp.srr(3781);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3781||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal sdo3.dqm is floating -- simulation mismatch possible.||leon3mp.srr(3782);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3782||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal sdo3.dqm is floating -- simulation mismatch possible.||leon3mp.srr(3783);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3783||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal sdo3.dqm is floating -- simulation mismatch possible.||leon3mp.srr(3784);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3784||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal sdo3.dqm is floating -- simulation mismatch possible.||leon3mp.srr(3785);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3785||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal sdo3.dqm is floating -- simulation mismatch possible.||leon3mp.srr(3786);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3786||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL240 ||@W:Signal sdo3.casn is floating; a simulation mismatch is possible.||leon3mp.srr(3787);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3787||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL240 ||@W:Signal sdo3.rasn is floating; a simulation mismatch is possible.||leon3mp.srr(3788);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3788||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL240 ||@W:Signal sdo3.sdwen is floating; a simulation mismatch is possible.||leon3mp.srr(3789);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3789||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.||leon3mp.srr(3790);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3790||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.||leon3mp.srr(3791);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3791||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.||leon3mp.srr(3792);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3792||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.||leon3mp.srr(3793);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3793||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.||leon3mp.srr(3794);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3794||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.||leon3mp.srr(3795);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3795||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.||leon3mp.srr(3796);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3796||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal sdo3.xsdcsn is floating -- simulation mismatch possible.||leon3mp.srr(3797);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3797||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo3.sdcsn is floating -- simulation mismatch possible.||leon3mp.srr(3798);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3798||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo3.sdcsn is floating -- simulation mismatch possible.||leon3mp.srr(3799);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3799||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo3.sdcke is floating -- simulation mismatch possible.||leon3mp.srr(3800);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3800||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo3.sdcke is floating -- simulation mismatch possible.||leon3mp.srr(3801);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3801||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo2.regwrite is floating -- simulation mismatch possible.||leon3mp.srr(3802);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3802||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo2.regwrite is floating -- simulation mismatch possible.||leon3mp.srr(3803);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3803||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3804);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3804||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3805);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3805||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3806);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3806||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3807);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3807||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3808);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3808||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3809);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3809||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3810);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3810||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3811);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3811||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3812);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3812||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3813);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3813||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3814);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3814||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3815);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3815||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3816);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3816||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3817);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3817||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3818);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3818||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3819);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3819||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3820);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3820||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3821);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3821||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3822);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3822||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3823);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3823||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3824);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3824||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3825);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3825||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3826);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3826||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3827);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3827||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3828);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3828||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3829);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3829||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3830);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3830||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3831);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3831||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3832);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3832||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3833);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3833||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3834);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3834||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3835);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3835||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 32 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3836);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3836||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 33 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3837);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3837||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 34 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3838);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3838||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 35 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3839);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3839||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 36 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3840);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3840||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 37 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3841);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3841||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 38 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3842);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3842||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 39 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3843);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3843||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 40 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3844);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3844||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 41 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3845);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3845||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 42 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3846);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3846||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 43 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3847);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3847||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 44 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3848);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3848||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 45 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3849);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3849||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 46 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3850);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3850||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 47 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3851);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3851||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 48 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3852);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3852||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 49 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3853);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3853||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 50 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3854);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3854||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 51 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3855);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3855||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 52 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3856);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3856||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 53 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3857);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3857||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 54 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3858);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3858||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 55 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3859);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3859||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 56 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3860);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3860||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 57 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3861);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3861||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 58 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3862);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3862||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 59 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3863);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3863||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 60 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3864);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3864||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 61 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3865);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3865||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 62 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3866);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3866||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 63 of signal sdo2.regwdata is floating -- simulation mismatch possible.||leon3mp.srr(3867);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3867||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo2.read_pend is floating -- simulation mismatch possible.||leon3mp.srr(3868);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3868||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo2.read_pend is floating -- simulation mismatch possible.||leon3mp.srr(3869);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3869||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo2.read_pend is floating -- simulation mismatch possible.||leon3mp.srr(3870);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3870||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdo2.read_pend is floating -- simulation mismatch possible.||leon3mp.srr(3871);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3871||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal sdo2.read_pend is floating -- simulation mismatch possible.||leon3mp.srr(3872);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3872||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal sdo2.read_pend is floating -- simulation mismatch possible.||leon3mp.srr(3873);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3873||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal sdo2.read_pend is floating -- simulation mismatch possible.||leon3mp.srr(3874);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3874||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal sdo2.read_pend is floating -- simulation mismatch possible.||leon3mp.srr(3875);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3875||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo2.cbcal_inc is floating -- simulation mismatch possible.||leon3mp.srr(3876);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3876||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo2.cbcal_inc is floating -- simulation mismatch possible.||leon3mp.srr(3877);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3877||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo2.cbcal_inc is floating -- simulation mismatch possible.||leon3mp.srr(3878);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3878||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdo2.cbcal_inc is floating -- simulation mismatch possible.||leon3mp.srr(3879);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3879||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo2.cbcal_en is floating -- simulation mismatch possible.||leon3mp.srr(3880);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3880||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo2.cbcal_en is floating -- simulation mismatch possible.||leon3mp.srr(3881);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3881||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo2.cbcal_en is floating -- simulation mismatch possible.||leon3mp.srr(3882);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3882||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdo2.cbcal_en is floating -- simulation mismatch possible.||leon3mp.srr(3883);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3883||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo2.cbdqm is floating -- simulation mismatch possible.||leon3mp.srr(3884);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3884||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo2.cbdqm is floating -- simulation mismatch possible.||leon3mp.srr(3885);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3885||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo2.cbdqm is floating -- simulation mismatch possible.||leon3mp.srr(3886);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3886||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdo2.cbdqm is floating -- simulation mismatch possible.||leon3mp.srr(3887);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3887||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal sdo2.cbdqm is floating -- simulation mismatch possible.||leon3mp.srr(3888);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3888||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal sdo2.cbdqm is floating -- simulation mismatch possible.||leon3mp.srr(3889);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3889||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal sdo2.cbdqm is floating -- simulation mismatch possible.||leon3mp.srr(3890);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3890||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal sdo2.cbdqm is floating -- simulation mismatch possible.||leon3mp.srr(3891);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3891||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL240 ||@W:Signal sdo2.dqs_gate is floating; a simulation mismatch is possible.||leon3mp.srr(3892);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3892||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3893);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3893||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3894);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3894||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3895);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3895||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3896);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3896||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3897);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3897||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3898);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3898||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3899);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3899||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3900);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3900||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3901);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3901||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3902);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3902||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3903);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3903||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3904);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3904||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3905);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3905||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3906);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3906||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3907);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3907||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3908);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3908||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3909);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3909||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3910);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3910||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3911);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3911||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3912);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3912||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3913);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3913||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3914);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3914||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3915);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3915||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3916);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3916||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3917);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3917||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3918);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3918||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3919);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3919||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3920);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3920||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3921);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3921||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3922);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3922||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3923);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3923||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal sdo2.vcbdrive is floating -- simulation mismatch possible.||leon3mp.srr(3924);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3924||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL240 ||@W:Signal sdo2.oct is floating; a simulation mismatch is possible.||leon3mp.srr(3925);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3925||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3926);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3926||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3927);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3927||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3928);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3928||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3929);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3929||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3930);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3930||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3931);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3931||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3932);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3932||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3933);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3933||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3934);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3934||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3935);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3935||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3936);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3936||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3937);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3937||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3938);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3938||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3939);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3939||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3940);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3940||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3941);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3941||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3942);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3942||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3943);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3943||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3944);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3944||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3945);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3945||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3946);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3946||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3947);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3947||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3948);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3948||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3949);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3949||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3950);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3950||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3951);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3951||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3952);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3952||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3953);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3953||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3954);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3954||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3955);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3955||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3956);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3956||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3957);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3957||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 32 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3958);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3958||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 33 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3959);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3959||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 34 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3960);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3960||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 35 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3961);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3961||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 36 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3962);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3962||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 37 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3963);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3963||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 38 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3964);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3964||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 39 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3965);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3965||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 40 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3966);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3966||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 41 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3967);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3967||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 42 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3968);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3968||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 43 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3969);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3969||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 44 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3970);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3970||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 45 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3971);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3971||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 46 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3972);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3972||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 47 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3973);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3973||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 48 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3974);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3974||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 49 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3975);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3975||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 50 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3976);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3976||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 51 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3977);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3977||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 52 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3978);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3978||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 53 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3979);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3979||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 54 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3980);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3980||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 55 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3981);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3981||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 56 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3982);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3982||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 57 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3983);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3983||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 58 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3984);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3984||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 59 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3985);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3985||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 60 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3986);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3986||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 61 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3987);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3987||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 62 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3988);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3988||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 63 of signal sdo2.conf is floating -- simulation mismatch possible.||leon3mp.srr(3989);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3989||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo2.odt is floating -- simulation mismatch possible.||leon3mp.srr(3990);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3990||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo2.odt is floating -- simulation mismatch possible.||leon3mp.srr(3991);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3991||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL240 ||@W:Signal sdo2.cal_rst is floating; a simulation mismatch is possible.||leon3mp.srr(3992);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3992||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo2.cal_pll is floating -- simulation mismatch possible.||leon3mp.srr(3993);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3993||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo2.cal_pll is floating -- simulation mismatch possible.||leon3mp.srr(3994);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3994||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo2.cal_inc is floating -- simulation mismatch possible.||leon3mp.srr(3995);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3995||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo2.cal_inc is floating -- simulation mismatch possible.||leon3mp.srr(3996);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3996||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo2.cal_inc is floating -- simulation mismatch possible.||leon3mp.srr(3997);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3997||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdo2.cal_inc is floating -- simulation mismatch possible.||leon3mp.srr(3998);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3998||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal sdo2.cal_inc is floating -- simulation mismatch possible.||leon3mp.srr(3999);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/3999||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal sdo2.cal_inc is floating -- simulation mismatch possible.||leon3mp.srr(4000);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4000||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal sdo2.cal_inc is floating -- simulation mismatch possible.||leon3mp.srr(4001);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4001||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal sdo2.cal_inc is floating -- simulation mismatch possible.||leon3mp.srr(4002);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4002||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo2.cal_en is floating -- simulation mismatch possible.||leon3mp.srr(4003);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4003||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo2.cal_en is floating -- simulation mismatch possible.||leon3mp.srr(4004);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4004||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo2.cal_en is floating -- simulation mismatch possible.||leon3mp.srr(4005);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4005||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdo2.cal_en is floating -- simulation mismatch possible.||leon3mp.srr(4006);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4006||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal sdo2.cal_en is floating -- simulation mismatch possible.||leon3mp.srr(4007);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4007||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal sdo2.cal_en is floating -- simulation mismatch possible.||leon3mp.srr(4008);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4008||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal sdo2.cal_en is floating -- simulation mismatch possible.||leon3mp.srr(4009);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4009||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal sdo2.cal_en is floating -- simulation mismatch possible.||leon3mp.srr(4010);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4010||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL240 ||@W:Signal sdo2.moben is floating; a simulation mismatch is possible.||leon3mp.srr(4011);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4011||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo2.sdck is floating -- simulation mismatch possible.||leon3mp.srr(4012);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4012||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo2.sdck is floating -- simulation mismatch possible.||leon3mp.srr(4013);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4013||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo2.sdck is floating -- simulation mismatch possible.||leon3mp.srr(4014);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4014||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo2.ba is floating -- simulation mismatch possible.||leon3mp.srr(4015);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4015||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo2.ba is floating -- simulation mismatch possible.||leon3mp.srr(4016);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4016||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo2.ba is floating -- simulation mismatch possible.||leon3mp.srr(4017);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4017||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL240 ||@W:Signal sdo2.ce is floating; a simulation mismatch is possible.||leon3mp.srr(4018);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4018||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4019);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4019||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4020);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4020||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4021);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4021||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4022);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4022||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4023);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4023||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4024);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4024||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4025);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4025||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4026);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4026||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4027);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4027||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4028);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4028||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4029);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4029||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4030);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4030||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4031);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4031||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4032);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4032||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4033);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4033||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4034);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4034||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4035);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4035||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4036);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4036||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4037);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4037||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4038);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4038||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4039);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4039||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4040);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4040||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4041);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4041||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4042);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4042||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4043);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4043||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4044);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4044||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4045);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4045||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4046);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4046||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4047);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4047||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4048);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4048||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4049);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4049||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4050);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4050||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 32 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4051);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4051||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 33 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4052);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4052||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 34 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4053);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4053||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 35 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4054);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4054||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 36 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4055);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4055||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 37 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4056);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4056||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 38 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4057);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4057||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 39 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4058);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4058||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 40 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4059);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4059||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 41 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4060);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4060||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 42 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4061);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4061||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 43 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4062);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4062||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 44 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4063);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4063||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 45 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4064);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4064||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 46 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4065);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4065||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 47 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4066);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4066||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 48 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4067);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4067||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 49 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4068);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4068||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 50 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4069);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4069||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 51 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4070);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4070||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 52 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4071);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4071||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 53 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4072);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4072||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 54 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4073);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4073||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 55 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4074);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4074||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 56 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4075);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4075||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 57 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4076);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4076||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 58 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4077);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4077||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 59 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4078);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4078||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 60 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4079);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4079||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 61 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4080);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4080||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 62 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4081);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4081||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 63 of signal sdo2.cb is floating -- simulation mismatch possible.||leon3mp.srr(4082);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4082||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4083);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4083||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4084);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4084||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4085);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4085||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4086);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4086||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4087);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4087||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4088);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4088||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4089);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4089||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4090);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4090||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4091);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4091||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4092);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4092||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4093);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4093||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4094);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4094||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4095);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4095||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4096);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4096||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4097);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4097||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4098);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4098||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4099);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4099||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4100);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4100||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4101);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4101||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4102);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4102||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4103);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4103||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4104);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4104||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4105);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4105||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4106);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4106||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4107);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4107||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4108);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4108||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4109);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4109||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4110);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4110||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4111);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4111||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4112);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4112||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4113);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4113||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4114);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4114||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 32 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4115);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4115||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 33 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4116);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4116||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 34 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4117);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4117||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 35 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4118||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 36 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4119);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4119||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 37 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4120||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 38 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4121);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4121||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 39 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4122||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 40 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4123);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4123||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 41 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4124);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4124||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 42 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4125);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4125||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 43 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4126);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4126||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 44 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4127);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4127||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 45 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4128);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4128||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 46 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4129);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4129||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 47 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4130);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4130||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 48 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4131);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4131||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 49 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4132);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4132||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 50 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4133);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4133||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 51 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4134);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4134||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 52 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4135);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4135||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 53 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4136);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4136||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 54 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4137);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4137||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 55 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4138);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4138||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 56 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4139);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4139||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 57 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4140);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4140||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 58 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4141);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4141||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 59 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4142);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4142||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 60 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4143);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4143||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 61 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4144);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4144||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 62 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4145);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4145||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 63 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4146);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4146||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 64 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4147);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4147||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 65 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4148);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4148||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 66 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4149);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4149||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 67 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4150);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4150||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 68 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4151);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4151||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 69 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4152);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4152||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 70 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4153);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4153||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 71 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4154);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4154||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 72 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4155);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4155||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 73 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4156);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4156||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 74 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4157);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4157||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 75 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4158);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4158||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 76 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4159);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4159||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 77 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4160);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4160||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 78 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4161);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4161||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 79 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4162);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4162||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 80 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4163);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4163||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 81 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4164);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4164||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 82 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4165);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4165||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 83 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4166);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4166||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 84 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4167);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4167||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 85 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4168);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4168||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 86 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4169);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4169||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 87 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4170);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4170||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 88 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4171);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4171||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 89 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4172);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4172||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 90 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4173);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4173||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 91 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4174);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4174||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 92 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4175);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4175||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 93 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4176);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4176||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 94 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4177);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4177||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 95 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4178);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4178||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 96 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4179);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4179||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 97 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4180);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4180||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 98 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4181);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4181||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 99 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4182);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4182||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 100 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4183);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4183||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 101 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4184);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4184||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 102 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4185);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4185||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 103 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4186);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4186||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 104 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4187);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4187||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 105 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4188);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4188||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 106 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4189);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4189||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 107 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4190);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4190||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 108 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4191);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4191||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 109 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4192);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4192||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 110 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4193);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4193||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 111 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4194);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4194||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 112 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4195);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4195||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 113 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4196);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4196||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 114 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4197);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4197||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 115 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4198);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4198||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 116 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4199);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4199||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 117 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4200);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4200||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 118 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4201);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4201||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 119 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4202);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4202||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 120 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4203);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4203||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 121 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4204);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4204||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 122 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4205);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4205||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 123 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4206);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4206||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 124 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4207);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4207||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 125 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4208);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4208||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 126 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4209);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4209||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 127 of signal sdo2.data is floating -- simulation mismatch possible.||leon3mp.srr(4210);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4210||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo2.address is floating -- simulation mismatch possible.||leon3mp.srr(4211);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4211||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo2.address is floating -- simulation mismatch possible.||leon3mp.srr(4212);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4212||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo2.address is floating -- simulation mismatch possible.||leon3mp.srr(4213);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4213||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdo2.address is floating -- simulation mismatch possible.||leon3mp.srr(4214);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4214||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal sdo2.address is floating -- simulation mismatch possible.||leon3mp.srr(4215);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4215||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal sdo2.address is floating -- simulation mismatch possible.||leon3mp.srr(4216);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4216||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal sdo2.address is floating -- simulation mismatch possible.||leon3mp.srr(4217);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4217||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal sdo2.address is floating -- simulation mismatch possible.||leon3mp.srr(4218);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4218||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal sdo2.address is floating -- simulation mismatch possible.||leon3mp.srr(4219);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4219||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal sdo2.address is floating -- simulation mismatch possible.||leon3mp.srr(4220);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4220||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal sdo2.address is floating -- simulation mismatch possible.||leon3mp.srr(4221);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4221||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal sdo2.address is floating -- simulation mismatch possible.||leon3mp.srr(4222);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4222||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal sdo2.address is floating -- simulation mismatch possible.||leon3mp.srr(4223);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4223||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal sdo2.address is floating -- simulation mismatch possible.||leon3mp.srr(4224);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4224||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal sdo2.address is floating -- simulation mismatch possible.||leon3mp.srr(4225);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4225||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4226);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4226||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4227);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4227||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4228);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4228||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4229);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4229||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4230);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4230||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4231);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4231||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4232);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4232||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4233);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4233||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4234);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4234||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4235);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4235||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4236);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4236||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4237);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4237||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4238);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4238||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4239);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4239||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4240);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4240||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4241);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4241||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4242);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4242||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4243);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4243||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4244);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4244||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4245);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4245||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4246);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4246||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4247);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4247||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4248);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4248||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4249);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4249||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4250);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4250||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4251);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4251||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4252);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4252||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4253);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4253||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4254);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4254||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4255);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4255||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4256);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4256||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4257);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4257||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 32 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4258);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4258||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 33 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4259);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4259||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 34 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4260);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4260||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 35 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4261);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4261||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 36 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4262);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4262||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 37 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4263);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4263||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 38 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4264);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4264||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 39 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4265);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4265||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 40 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4266);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4266||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 41 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4267);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4267||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 42 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4268);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4268||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 43 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4269);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4269||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 44 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4270);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4270||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 45 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4271);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4271||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 46 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4272);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4272||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 47 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4273);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4273||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 48 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4274);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4274||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 49 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4275);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4275||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 50 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4276);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4276||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 51 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4277);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4277||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 52 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4278);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4278||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 53 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4279);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4279||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 54 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4280);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4280||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 55 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4281);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4281||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 56 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4282);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4282||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 57 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4283);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4283||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 58 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4284);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4284||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 59 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4285);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4285||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 60 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4286);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4286||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 61 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4287);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4287||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 62 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4288);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4288||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 63 of signal sdo2.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4289);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4289||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL240 ||@W:Signal sdo2.nbdrive is floating; a simulation mismatch is possible.||leon3mp.srr(4290);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4290||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL240 ||@W:Signal sdo2.qdrive is floating; a simulation mismatch is possible.||leon3mp.srr(4291);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4291||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL240 ||@W:Signal sdo2.bdrive is floating; a simulation mismatch is possible.||leon3mp.srr(4292);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4292||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo2.dqm is floating -- simulation mismatch possible.||leon3mp.srr(4293);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4293||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo2.dqm is floating -- simulation mismatch possible.||leon3mp.srr(4294);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4294||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo2.dqm is floating -- simulation mismatch possible.||leon3mp.srr(4295);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4295||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdo2.dqm is floating -- simulation mismatch possible.||leon3mp.srr(4296);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4296||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal sdo2.dqm is floating -- simulation mismatch possible.||leon3mp.srr(4297);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4297||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal sdo2.dqm is floating -- simulation mismatch possible.||leon3mp.srr(4298);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4298||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal sdo2.dqm is floating -- simulation mismatch possible.||leon3mp.srr(4299);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4299||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal sdo2.dqm is floating -- simulation mismatch possible.||leon3mp.srr(4300);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4300||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal sdo2.dqm is floating -- simulation mismatch possible.||leon3mp.srr(4301);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4301||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal sdo2.dqm is floating -- simulation mismatch possible.||leon3mp.srr(4302);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4302||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal sdo2.dqm is floating -- simulation mismatch possible.||leon3mp.srr(4303);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4303||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal sdo2.dqm is floating -- simulation mismatch possible.||leon3mp.srr(4304);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4304||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal sdo2.dqm is floating -- simulation mismatch possible.||leon3mp.srr(4305);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4305||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal sdo2.dqm is floating -- simulation mismatch possible.||leon3mp.srr(4306);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4306||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal sdo2.dqm is floating -- simulation mismatch possible.||leon3mp.srr(4307);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4307||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal sdo2.dqm is floating -- simulation mismatch possible.||leon3mp.srr(4308);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4308||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL240 ||@W:Signal sdo2.casn is floating; a simulation mismatch is possible.||leon3mp.srr(4309);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4309||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL240 ||@W:Signal sdo2.rasn is floating; a simulation mismatch is possible.||leon3mp.srr(4310);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4310||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL240 ||@W:Signal sdo2.sdwen is floating; a simulation mismatch is possible.||leon3mp.srr(4311);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4311||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.||leon3mp.srr(4312);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4312||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.||leon3mp.srr(4313);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4313||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.||leon3mp.srr(4314);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4314||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.||leon3mp.srr(4315);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4315||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.||leon3mp.srr(4316);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4316||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.||leon3mp.srr(4317);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4317||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.||leon3mp.srr(4318);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4318||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal sdo2.xsdcsn is floating -- simulation mismatch possible.||leon3mp.srr(4319);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4319||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo2.sdcsn is floating -- simulation mismatch possible.||leon3mp.srr(4320);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4320||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo2.sdcsn is floating -- simulation mismatch possible.||leon3mp.srr(4321);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4321||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo2.sdcke is floating -- simulation mismatch possible.||leon3mp.srr(4322);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4322||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo2.sdcke is floating -- simulation mismatch possible.||leon3mp.srr(4323);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4323||leon3mp.vhd(122);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/122
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo.dqm is floating -- simulation mismatch possible.||leon3mp.srr(4324);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4324||leon3mp.vhd(121);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/121
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo.dqm is floating -- simulation mismatch possible.||leon3mp.srr(4325);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4325||leon3mp.vhd(121);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/121
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdo.dqm is floating -- simulation mismatch possible.||leon3mp.srr(4326);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4326||leon3mp.vhd(121);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/121
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdo.dqm is floating -- simulation mismatch possible.||leon3mp.srr(4327);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4327||leon3mp.vhd(121);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/121
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal sdo.dqm is floating -- simulation mismatch possible.||leon3mp.srr(4328);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4328||leon3mp.vhd(121);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/121
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal sdo.dqm is floating -- simulation mismatch possible.||leon3mp.srr(4329);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4329||leon3mp.vhd(121);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/121
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal sdo.dqm is floating -- simulation mismatch possible.||leon3mp.srr(4330);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4330||leon3mp.vhd(121);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/121
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal sdo.dqm is floating -- simulation mismatch possible.||leon3mp.srr(4331);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4331||leon3mp.vhd(121);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/121
Implementation;Synthesis|| CL240 ||@W:Signal sdo.casn is floating; a simulation mismatch is possible.||leon3mp.srr(4332);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4332||leon3mp.vhd(121);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/121
Implementation;Synthesis|| CL240 ||@W:Signal sdo.rasn is floating; a simulation mismatch is possible.||leon3mp.srr(4333);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4333||leon3mp.vhd(121);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/121
Implementation;Synthesis|| CL240 ||@W:Signal sdo.sdwen is floating; a simulation mismatch is possible.||leon3mp.srr(4334);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4334||leon3mp.vhd(121);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/121
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo.sdcsn is floating -- simulation mismatch possible.||leon3mp.srr(4335);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4335||leon3mp.vhd(121);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/121
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo.sdcsn is floating -- simulation mismatch possible.||leon3mp.srr(4336);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4336||leon3mp.vhd(121);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/121
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdo.sdcke is floating -- simulation mismatch possible.||leon3mp.srr(4337);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4337||leon3mp.vhd(121);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/121
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdo.sdcke is floating -- simulation mismatch possible.||leon3mp.srr(4338);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4338||leon3mp.vhd(121);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/121
Implementation;Synthesis|| CL240 ||@W:Signal sdi.datavalid is floating; a simulation mismatch is possible.||leon3mp.srr(4339);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4339||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4340);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4340||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4341);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4341||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4342);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4342||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4343);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4343||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4344);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4344||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4345);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4345||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4346);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4346||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4347);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4347||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4348);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4348||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4349);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4349||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4350);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4350||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4351);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4351||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4352);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4352||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4353);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4353||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4354);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4354||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4355);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4355||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4356);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4356||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4357);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4357||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4358);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4358||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4359);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4359||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4360);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4360||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4361);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4361||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4362);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4362||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4363);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4363||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4364);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4364||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4365);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4365||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4366);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4366||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4367);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4367||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4368);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4368||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4369);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4369||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4370);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4370||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4371);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4371||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 32 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4372);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4372||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 33 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4373);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4373||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 34 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4374);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4374||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 35 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4375);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4375||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 36 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4376);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4376||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 37 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4377);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4377||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 38 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4378);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4378||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 39 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4379);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4379||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 40 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4380);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4380||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 41 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4381);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4381||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 42 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4382);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4382||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 43 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4383);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4383||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 44 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4384);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4384||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 45 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4385);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4385||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 46 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4386);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4386||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 47 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4387);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4387||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 48 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4388);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4388||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 49 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4389);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4389||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 50 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4390);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4390||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 51 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4391);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4391||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 52 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4392);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4392||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 53 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4393);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4393||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 54 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4394);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4394||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 55 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4395);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4395||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 56 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4396);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4396||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 57 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4397);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4397||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 58 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4398);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4398||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 59 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4399);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4399||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 60 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4400);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4400||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 61 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4401);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4401||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 62 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4402);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4402||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 63 of signal sdi.regrdata is floating -- simulation mismatch possible.||leon3mp.srr(4403);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4403||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4404);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4404||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4405);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4405||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4406);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4406||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4407);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4407||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4408);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4408||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4409);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4409||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4410);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4410||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4411);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4411||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4412);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4412||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4413);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4413||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4414);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4414||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4415);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4415||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4416);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4416||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4417);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4417||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4418);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4418||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4419);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4419||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4420);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4420||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4421);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4421||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4422);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4422||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4423);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4423||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4424);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4424||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4425);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4425||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4426);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4426||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4427);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4427||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4428);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4428||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4429);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4429||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4430);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4430||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4431);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4431||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4432);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4432||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4433);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4433||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4434);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4434||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4435);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4435||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 32 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4436);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4436||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 33 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4437);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4437||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 34 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4438);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4438||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 35 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4439);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4439||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 36 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4440);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4440||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 37 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4441);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4441||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 38 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4442);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4442||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 39 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4443);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4443||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 40 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4444);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4444||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 41 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4445);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4445||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 42 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4446);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4446||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 43 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4447);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4447||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 44 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4448);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4448||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 45 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4449);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4449||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 46 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4450);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4450||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 47 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4451);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4451||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 48 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4452);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4452||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 49 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4453);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4453||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 50 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4454);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4454||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 51 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4455);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4455||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 52 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4456);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4456||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 53 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4457);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4457||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 54 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4458);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4458||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 55 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4459);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4459||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 56 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4460);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4460||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 57 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4461);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4461||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 58 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4462);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4462||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 59 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4463);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4463||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 60 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4464);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4464||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 61 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4465);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4465||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 62 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4466);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4466||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 63 of signal sdi.cb is floating -- simulation mismatch possible.||leon3mp.srr(4467);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4467||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4468);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4468||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4469);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4469||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4470);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4470||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4471);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4471||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4472);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4472||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4473);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4473||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4474);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4474||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4475);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4475||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4476);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4476||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4477);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4477||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4478);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4478||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4479);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4479||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4480);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4480||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4481);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4481||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4482);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4482||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4483);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4483||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4484);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4484||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4485);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4485||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4486);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4486||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4487);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4487||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4488);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4488||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4489);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4489||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4490);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4490||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4491);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4491||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4492);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4492||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4493);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4493||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4494);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4494||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4495);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4495||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4496);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4496||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4497);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4497||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4498);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4498||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4499);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4499||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 32 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4500);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4500||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 33 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4501);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4501||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 34 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4502);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4502||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 35 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4503);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4503||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 36 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4504);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4504||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 37 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4505);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4505||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 38 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4506);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4506||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 39 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4507);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4507||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 40 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4508);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4508||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 41 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4509);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4509||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 42 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4510);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4510||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 43 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4511);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4511||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 44 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4512);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4512||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 45 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4513);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4513||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 46 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4514);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4514||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 47 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4515);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4515||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 48 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4516);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4516||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 49 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4517);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4517||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 50 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4518);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4518||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 51 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4519);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4519||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 52 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4520);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4520||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 53 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4521);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4521||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 54 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4522);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4522||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 55 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4523);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4523||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 56 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4524);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4524||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 57 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4525);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4525||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 58 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4526);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4526||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 59 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4527);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4527||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 60 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4528);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4528||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 61 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4529);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4529||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 62 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4530);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4530||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 63 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4531);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4531||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 64 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4532);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4532||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 65 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4533);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4533||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 66 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4534);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4534||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 67 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4535);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4535||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 68 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4536);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4536||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 69 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4537);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4537||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 70 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4538);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4538||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 71 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4539);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4539||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 72 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4540);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4540||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 73 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4541);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4541||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 74 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4542);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4542||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 75 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4543);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4543||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 76 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4544);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4544||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 77 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4545);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4545||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 78 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4546);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4546||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 79 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4547);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4547||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 80 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4548);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4548||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 81 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4549);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4549||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 82 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4550);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4550||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 83 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4551);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4551||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 84 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4552);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4552||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 85 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4553);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4553||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 86 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4554);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4554||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 87 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4555);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4555||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 88 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4556);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4556||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 89 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4557);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4557||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 90 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4558);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4558||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 91 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4559);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4559||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 92 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4560);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4560||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 93 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4561);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4561||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 94 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4562);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4562||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 95 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4563);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4563||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 96 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4564);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4564||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 97 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4565);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4565||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 98 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4566);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4566||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 99 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4567);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4567||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 100 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4568);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4568||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 101 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4569);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4569||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 102 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4570);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4570||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 103 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4571);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4571||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 104 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4572);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4572||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 105 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4573);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4573||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 106 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4574);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4574||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 107 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4575);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4575||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 108 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4576);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4576||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 109 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4577);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4577||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 110 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4578);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4578||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 111 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4579);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4579||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 112 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4580);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4580||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 113 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4581);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4581||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 114 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4582);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4582||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 115 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4583);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4583||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 116 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4584);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4584||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 117 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4585);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4585||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 118 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4586);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4586||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 119 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4587);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4587||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 120 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4588);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4588||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 121 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4589);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4589||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 122 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4590);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4590||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 123 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4591);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4591||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 124 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4592);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4592||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 125 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4593);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4593||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 126 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4594);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4594||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL252 ||@W:Bit 127 of signal sdi.data is floating -- simulation mismatch possible.||leon3mp.srr(4595);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4595||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL240 ||@W:Signal sdi.wprot is floating; a simulation mismatch is possible.||leon3mp.srr(4596);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4596||leon3mp.vhd(120);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/120
Implementation;Synthesis|| CL240 ||@W:Signal wpo.wprothit is floating; a simulation mismatch is possible.||leon3mp.srr(4597);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4597||leon3mp.vhd(119);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/119
Implementation;Synthesis|| CL240 ||@W:Signal memo.rs_edac_en is floating; a simulation mismatch is possible.||leon3mp.srr(4598);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4598||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL240 ||@W:Signal memo.sdram_en is floating; a simulation mismatch is possible.||leon3mp.srr(4599);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4599||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL240 ||@W:Signal memo.ce is floating; a simulation mismatch is possible.||leon3mp.srr(4600);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4600||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal memo.svcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4601);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4601||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal memo.svcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4602);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4602||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal memo.svcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4603);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4603||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal memo.svcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4604);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4604||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal memo.svcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4605);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4605||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal memo.svcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4606);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4606||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal memo.svcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4607);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4607||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal memo.svcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4608);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4608||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal memo.svcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4609);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4609||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal memo.svcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4610);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4610||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal memo.svcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4611);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4611||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal memo.svcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4612);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4612||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal memo.svcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4613);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4613||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal memo.svcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4614);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4614||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal memo.svcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4615);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4615||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal memo.svcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4616);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4616||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal memo.vcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4617);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4617||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal memo.vcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4618);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4618||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal memo.vcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4619);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4619||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal memo.vcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4620);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4620||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal memo.vcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4621);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4621||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal memo.vcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4622);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4622||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal memo.vcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4623);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4623||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal memo.vcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4624);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4624||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal memo.vcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4625);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4625||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal memo.vcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4626);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4626||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal memo.vcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4627);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4627||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal memo.vcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4628);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4628||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal memo.vcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4629);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4629||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal memo.vcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4630);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4630||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal memo.vcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4631);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4631||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal memo.vcdrive is floating -- simulation mismatch possible.||leon3mp.srr(4632);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4632||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal memo.scb is floating -- simulation mismatch possible.||leon3mp.srr(4633);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4633||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal memo.scb is floating -- simulation mismatch possible.||leon3mp.srr(4634);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4634||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal memo.scb is floating -- simulation mismatch possible.||leon3mp.srr(4635);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4635||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal memo.scb is floating -- simulation mismatch possible.||leon3mp.srr(4636);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4636||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal memo.scb is floating -- simulation mismatch possible.||leon3mp.srr(4637);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4637||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal memo.scb is floating -- simulation mismatch possible.||leon3mp.srr(4638);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4638||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal memo.scb is floating -- simulation mismatch possible.||leon3mp.srr(4639);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4639||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal memo.scb is floating -- simulation mismatch possible.||leon3mp.srr(4640);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4640||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal memo.scb is floating -- simulation mismatch possible.||leon3mp.srr(4641);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4641||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal memo.scb is floating -- simulation mismatch possible.||leon3mp.srr(4642);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4642||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal memo.scb is floating -- simulation mismatch possible.||leon3mp.srr(4643);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4643||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal memo.scb is floating -- simulation mismatch possible.||leon3mp.srr(4644);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4644||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal memo.scb is floating -- simulation mismatch possible.||leon3mp.srr(4645);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4645||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal memo.scb is floating -- simulation mismatch possible.||leon3mp.srr(4646);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4646||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal memo.scb is floating -- simulation mismatch possible.||leon3mp.srr(4647);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4647||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal memo.scb is floating -- simulation mismatch possible.||leon3mp.srr(4648);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4648||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal memo.cb is floating -- simulation mismatch possible.||leon3mp.srr(4649);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4649||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal memo.cb is floating -- simulation mismatch possible.||leon3mp.srr(4650);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4650||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal memo.cb is floating -- simulation mismatch possible.||leon3mp.srr(4651);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4651||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal memo.cb is floating -- simulation mismatch possible.||leon3mp.srr(4652);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4652||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal memo.cb is floating -- simulation mismatch possible.||leon3mp.srr(4653);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4653||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal memo.cb is floating -- simulation mismatch possible.||leon3mp.srr(4654);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4654||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal memo.cb is floating -- simulation mismatch possible.||leon3mp.srr(4655);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4655||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal memo.cb is floating -- simulation mismatch possible.||leon3mp.srr(4656);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4656||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal memo.cb is floating -- simulation mismatch possible.||leon3mp.srr(4657);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4657||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal memo.cb is floating -- simulation mismatch possible.||leon3mp.srr(4658);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4658||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal memo.cb is floating -- simulation mismatch possible.||leon3mp.srr(4659);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4659||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal memo.cb is floating -- simulation mismatch possible.||leon3mp.srr(4660);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4660||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal memo.cb is floating -- simulation mismatch possible.||leon3mp.srr(4661);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4661||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal memo.cb is floating -- simulation mismatch possible.||leon3mp.srr(4662);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4662||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal memo.cb is floating -- simulation mismatch possible.||leon3mp.srr(4663);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4663||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal memo.cb is floating -- simulation mismatch possible.||leon3mp.srr(4664);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4664||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal memo.sa is floating -- simulation mismatch possible.||leon3mp.srr(4665);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4665||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal memo.sa is floating -- simulation mismatch possible.||leon3mp.srr(4666);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4666||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal memo.sa is floating -- simulation mismatch possible.||leon3mp.srr(4667);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4667||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal memo.sa is floating -- simulation mismatch possible.||leon3mp.srr(4668);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4668||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal memo.sa is floating -- simulation mismatch possible.||leon3mp.srr(4669);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4669||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal memo.sa is floating -- simulation mismatch possible.||leon3mp.srr(4670);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4670||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal memo.sa is floating -- simulation mismatch possible.||leon3mp.srr(4671);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4671||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal memo.sa is floating -- simulation mismatch possible.||leon3mp.srr(4672);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4672||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal memo.sa is floating -- simulation mismatch possible.||leon3mp.srr(4673);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4673||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal memo.sa is floating -- simulation mismatch possible.||leon3mp.srr(4674);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4674||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal memo.sa is floating -- simulation mismatch possible.||leon3mp.srr(4675);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4675||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal memo.sa is floating -- simulation mismatch possible.||leon3mp.srr(4676);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4676||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal memo.sa is floating -- simulation mismatch possible.||leon3mp.srr(4677);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4677||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal memo.sa is floating -- simulation mismatch possible.||leon3mp.srr(4678);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4678||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal memo.sa is floating -- simulation mismatch possible.||leon3mp.srr(4679);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4679||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL240 ||@W:Signal memo.read is floating; a simulation mismatch is possible.||leon3mp.srr(4680);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4680||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4681);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4681||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4682);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4682||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4683);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4683||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4684);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4684||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4685);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4685||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4686);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4686||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4687);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4687||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4688);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4688||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4689);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4689||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4690);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4690||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4691);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4691||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 11 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4692);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4692||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 12 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4693);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4693||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 13 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4694);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4694||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 14 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4695);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4695||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 15 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4696);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4696||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 16 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4697);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4697||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 17 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4698);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4698||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 18 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4699);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4699||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 19 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4700);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4700||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 20 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4701);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4701||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 21 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4702);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4702||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 22 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4703);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4703||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 23 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4704);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4704||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 24 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4705);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4705||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 25 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4706);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4706||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 26 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4707);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4707||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 27 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4708);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4708||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 28 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4709);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4709||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 29 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4710);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4710||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 30 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4711);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4711||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 31 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4712);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4712||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 32 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4713);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4713||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 33 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4714);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4714||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 34 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4715);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4715||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 35 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4716);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4716||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 36 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4717);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4717||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 37 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4718);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4718||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 38 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4719);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4719||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 39 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4720);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4720||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 40 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4721);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4721||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 41 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4722);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4722||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 42 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4723);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4723||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 43 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4724);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4724||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 44 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4725);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4725||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 45 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4726);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4726||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 46 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4727);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4727||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 47 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4728);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4728||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 48 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4729);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4729||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 49 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4730);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4730||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 50 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4731);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4731||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 51 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4732);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4732||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 52 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4733);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4733||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 53 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4734);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4734||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 54 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4735);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4735||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 55 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4736);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4736||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 56 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4737);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4737||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 57 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4738);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4738||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 58 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4739);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4739||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 59 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4740);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4740||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 60 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4741);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4741||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 61 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4742);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4742||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 62 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4743);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4743||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 63 of signal memo.svbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4744);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4744||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal memo.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4745);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4745||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal memo.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4746);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4746||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal memo.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4747);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4747||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal memo.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4748);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4748||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal memo.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4749);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4749||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal memo.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4750);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4750||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal memo.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4751);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4751||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal memo.vbdrive is floating -- simulation mismatch possible.||leon3mp.srr(4752);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\synthesis\leon3mp.srr'/linenumber/4752||leon3mp.vhd(118);liberoaction://cross_probe/hdl/file/'C:\git\leon3creft_tr_synth\designs\leon3-actel-proasic3-eval-brd1\leon3mp.vhd'/linenumber/118
Implementation;Compile;RootName:leon3mp
Implementation;Compile||(null)||Please refer to the log file for details about 365 Warning(s) , 1 Info(s)||leon3mp_compile_log.rpt;liberoaction://open_report/file/leon3mp_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:leon3mp
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||leon3mp_placeroute_log.rpt;liberoaction://open_report/file/leon3mp_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:leon3mp
