#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar  9 11:09:54 2021
# Process ID: 23220
# Current directory: C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_Digilent/vivado_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7496 C:\Users\George\Desktop\Github\Bronco Pong\Testing stuff out\HDMI_Digilent\vivado_proj\Zybo-Z7-20-HDMI.xpr
# Log file: C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_Digilent/vivado_proj/vivado.log
# Journal file: C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_Digilent/vivado_proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_Digilent/vivado_proj/Zybo-Z7-20-HDMI.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_Digilent/vivado_proj'
INFO: [Project 1-313] Project file moved from 'C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21456-WK142/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_Digilent/vivado_proj/Zybo-Z7-20-HDMI.ipdefs/repo_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_axi_vdma_0_0
design_1_axi_gpio_video_0
design_1_dvi2rgb_1_0
design_1_auto_pc_1
design_1_axi_mem_intercon_HP0_0
design_1_ps7_0_axi_periph_GP0_0
design_1_axis_subset_converter_in_0
design_1_rst_ps7_0_133M_0
design_1_rst_ps7_0_100M_0
design_1_axis_subset_converter_out_0
design_1_proc_sys_reset_0_0
design_1_xbar_1
design_1_v_axi4s_vid_out_0_0
design_1_v_tc_out_0
design_1_v_tc_in_0
design_1_v_vid_in_axi4s_0_0
design_1_xlconcat_0_0
design_1_xlconstant_0_0
design_1_xbar_0
design_1_auto_pc_0

open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1070.094 ; gain = 356.898
update_compile_order -fileset sources_1
open_bd_design {C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_Digilent/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_video
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_in
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_out
Adding component instance block -- digilentinc.com:ip:dvi2rgb:2.0 - dvi2rgb_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_133M
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_out
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_in
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2dvi_0/aRst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_1/pLocked(undef) and /proc_sys_reset_0/aux_reset_in(rst)
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_Digilent/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2021.867 ; gain = 8.215
regenerate_bd_layout -routing
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-3432] UI File c:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_Digilent/vivado_proj/Zybo-Z7-20-HDMI.ipdefs/repo_0/vivado-library/ip/dvi2rgb/xgui/dvi2rgb_v2_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
WARNING: [IP_Flow 19-2991] No XGUI Files found 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
close_project
create_project HDMI_rev1 {C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_rev1} -part xc7z020clg400-3
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project {C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_Digilent/vivado_proj/Zybo-Z7-20-HDMI.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_Digilent/vivado_proj'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_Digilent/vivado_proj/Zybo-Z7-20-HDMI.ipdefs/repo_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_axi_vdma_0_0
design_1_axi_gpio_video_0
design_1_dvi2rgb_1_0
design_1_auto_pc_1
design_1_axi_mem_intercon_HP0_0
design_1_ps7_0_axi_periph_GP0_0
design_1_axis_subset_converter_in_0
design_1_rst_ps7_0_133M_0
design_1_rst_ps7_0_100M_0
design_1_axis_subset_converter_out_0
design_1_proc_sys_reset_0_0
design_1_xbar_1
design_1_v_axi4s_vid_out_0_0
design_1_v_tc_out_0
design_1_v_tc_in_0
design_1_v_vid_in_axi4s_0_0
design_1_xlconcat_0_0
design_1_xlconstant_0_0
design_1_xbar_0
design_1_auto_pc_0

open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2021.867 ; gain = 0.000
update_compile_order -fileset sources_1
current_project HDMI_rev1
create_bd_design "design_1"
Wrote  : <C:\Users\George\Desktop\Github\Bronco Pong\Testing stuff out\HDMI_rev1\HDMI_rev1.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
current_project Zybo-Z7-20-HDMI
open_bd_design {C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_Digilent/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_video
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_in
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_out
Adding component instance block -- digilentinc.com:ip:dvi2rgb:2.0 - dvi2rgb_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_133M
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_out
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_in
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2dvi_0/aRst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_1/pLocked(undef) and /proc_sys_reset_0/aux_reset_in(rst)
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_Digilent/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2031.992 ; gain = 0.000
startgroup
current_project HDMI_rev1
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.2 v_tc_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tpg:8.0 v_tpg_0
endgroup
set_property location {2.5 796 -24} [get_bd_cells v_tc_0]
set_property location {1.5 351 -21} [get_bd_cells v_tpg_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_0
endgroup
set_property location {2 473 -323} [get_bd_cells axi_vdma_0]
set_property location {2 804 305} [get_bd_cells v_tc_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_0
endgroup
set_property location {3.5 1217 -1} [get_bd_cells v_axi4s_vid_out_0]
set_property location {2 860 228} [get_bd_cells v_tc_0]
set_property location {3 1156 -15} [get_bd_cells v_axi4s_vid_out_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property location {1 52 -153} [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.VIDEO_MODE {480p} CONFIG.GEN_F0_VSYNC_VSTART {489} CONFIG.GEN_F1_VSYNC_VSTART {489} CONFIG.GEN_HACTIVE_SIZE {640} CONFIG.GEN_HSYNC_END {752} CONFIG.GEN_HFRAME_SIZE {800} CONFIG.GEN_F0_VSYNC_HSTART {695} CONFIG.GEN_F0_VFRAME_SIZE {525} CONFIG.GEN_F1_VFRAME_SIZE {525} CONFIG.GEN_F0_VSYNC_VEND {491} CONFIG.GEN_F1_VSYNC_VEND {491} CONFIG.GEN_HSYNC_START {656} CONFIG.GEN_VACTIVE_SIZE {480}] [get_bd_cells v_tc_0]
connect_bd_intf_net [get_bd_intf_pins v_tc_0/vtiming_out] [get_bd_intf_pins v_axi4s_vid_out_0/vtiming_in]
startgroup
set_property -dict [list CONFIG.enable_detection {false} CONFIG.enable_generation {true}] [get_bd_cells v_tc_0]
endgroup
startgroup
set_property -dict [list CONFIG.HAS_AXI4_LITE {false}] [get_bd_cells v_tc_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins v_tpg_0/m_axis_video] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
set_property location {3.5 955 13} [get_bd_cells v_axi4s_vid_out_0]
set_property location {2 430 184} [get_bd_cells v_tc_0]
set_property location {2 395 143} [get_bd_cells v_tc_0]
set_property location {3 860 27} [get_bd_cells v_axi4s_vid_out_0]
set_property location {3 948 18} [get_bd_cells v_axi4s_vid_out_0]
set_property location {2.5 820 -293} [get_bd_cells axi_vdma_0]
save_bd_design
Wrote  : <C:\Users\George\Desktop\Github\Bronco Pong\Testing stuff out\HDMI_rev1\HDMI_rev1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_rev1/HDMI_rev1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
