[{"DBLP title": "Fast and Efficient FPGA-Based Feature Detection Employing the SURF Algorithm.", "DBLP authors": ["Dimitris Bouris", "Antonis Nikitakis", "Ioannis Papaefstathiou"], "year": 2010, "MAG papers": [{"PaperId": 2158059210, "PaperTitle": "fast and efficient fpga based feature detection employing the surf algorithm", "Year": 2010, "CitationCount": 64, "EstimatedCitation": 118, "Affiliations": {"university of crete": 3.0}}], "source": "ES"}, {"DBLP title": "Accelerating Viola-Jones Face Detection to FPGA-Level Using GPUs.", "DBLP authors": ["Daniel Hefenbrock", "Jason Oberg", "Nhat Thanh", "Ryan Kastner", "Scott B. Baden"], "year": 2010, "MAG papers": [{"PaperId": 2105827278, "PaperTitle": "accelerating viola jones face detection to fpga level using gpus", "Year": 2010, "CitationCount": 94, "EstimatedCitation": 148, "Affiliations": {"university of california san diego": 5.0}}], "source": "ES"}, {"DBLP title": "Accelerating the Nonuniform Fast Fourier Transform Using FPGAs.", "DBLP authors": ["Srinidhi Kestur", "Sungho Park", "Kevin M. Irick", "Vijaykrishnan Narayanan"], "year": 2010, "MAG papers": [{"PaperId": 2118282456, "PaperTitle": "accelerating the nonuniform fast fourier transform using fpgas", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"pennsylvania state university": 4.0}}], "source": "ES"}, {"DBLP title": "Increased Performace of FPGA-Based Color Classification System.", "DBLP authors": ["Junguk Cho", "Bridget Benson", "Sunsern Cheamanunkul", "Ryan Kastner"], "year": 2010, "MAG papers": [{"PaperId": 2142570584, "PaperTitle": "increased performace of fpga based color classification system", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of california los angeles": 4.0}}], "source": "ES"}, {"DBLP title": "Pipelined Hardware Architecture for High-Speed Optical Flow Estimation Using FPGA.", "DBLP authors": ["Seunghun Jin", "Dongkyun Kim", "Duc Dung Nguyen", "Jae Wook Jeon"], "year": 2010, "MAG papers": [{"PaperId": 2107052811, "PaperTitle": "pipelined hardware architecture for high speed optical flow estimation using fpga", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"sungkyunkwan university": 4.0}}], "source": "ES"}, {"DBLP title": "Distributed Hardware-Based Microkernels: Making Heterogeneous OS Functionality a System Primitive.", "DBLP authors": ["Jason Agron", "David L. Andrews"], "year": 2010, "MAG papers": [{"PaperId": 2135511733, "PaperTitle": "distributed hardware based microkernels making heterogeneous os functionality a system primitive", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of arkansas": 2.0}}], "source": "ES"}, {"DBLP title": "Improving the Robustness of a Softcore Processor against SEUs by Using TMR and Partial Reconfiguration.", "DBLP authors": ["Yoshihiro Ichinomiya", "Shiro Tanoue", "Motoki Amagasaki", "Masahiro Iida", "Morihiro Kuga", "Toshinori Sueyoshi"], "year": 2010, "MAG papers": [{"PaperId": 2153224608, "PaperTitle": "improving the robustness of a softcore processor against seus by using tmr and partial reconfiguration", "Year": 2010, "CitationCount": 45, "EstimatedCitation": 84, "Affiliations": {"kumamoto university": 6.0}}], "source": "ES"}, {"DBLP title": "Energy-Aware Optimisation for Run-Time Reconfiguration.", "DBLP authors": ["Tobias Becker", "Wayne Luk", "Peter Y. K. Cheung"], "year": 2010, "MAG papers": [{"PaperId": 2171385931, "PaperTitle": "energy aware optimisation for run time reconfiguration", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"imperial college london": 3.0}}], "source": "ES"}, {"DBLP title": "A Communication Aware Online Task Scheduling Algorithm for FPGA-Based Partially Reconfigurable Systems.", "DBLP authors": ["Yi Lu", "Thomas Marconi", "Koen Bertels", "Georgi Gaydadjiev"], "year": 2010, "MAG papers": [{"PaperId": 2156193917, "PaperTitle": "a communication aware online task scheduling algorithm for fpga based partially reconfigurable systems", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Fine-Grained Partial Runtime Reconfiguration on Virtex-5 FPGAs.", "DBLP authors": ["Dirk Koch", "Christian Beckhoff", "Jim T\u00f8rresen"], "year": 2010, "MAG papers": [{"PaperId": 2142315955, "PaperTitle": "fine grained partial runtime reconfiguration on virtex 5 fpgas", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of oslo": 3.0}}], "source": "ES"}, {"DBLP title": "Combining Duplication, Partial Reconfiguration and Software for On-line Error Diagnosis and Recovery in SRAM-Based FPGAs.", "DBLP authors": ["Anargyros Ilias", "Kyprianos Papadimitriou", "Apostolos Dollas"], "year": 2010, "MAG papers": [{"PaperId": 2164487717, "PaperTitle": "combining duplication partial reconfiguration and software for on line error diagnosis and recovery in sram based fpgas", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of crete": 3.0}}], "source": "ES"}, {"DBLP title": "Hardware Acceleration of Approximate Tandem Repeat Detection.", "DBLP authors": ["Tom\u00e1s Mart\u00ednek", "Matej Lexa"], "year": 2010, "MAG papers": [{"PaperId": 2142616818, "PaperTitle": "hardware acceleration of approximate tandem repeat detection", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"brno university of technology": 1.0, "masaryk university": 1.0}}], "source": "ES"}, {"DBLP title": "Rapid RNA Folding: Analysis and Acceleration of the Zuker Recurrence.", "DBLP authors": ["Arpith C. Jacob", "Jeremy D. Buhler", "Roger D. Chamberlain"], "year": 2010, "MAG papers": [{"PaperId": 2097335492, "PaperTitle": "rapid rna folding analysis and acceleration of the zuker recurrence", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"washington university in st louis": 3.0}}], "source": "ES"}, {"DBLP title": "Reaping the Processing Potential of FPGA on Double-Precision Floating-Point Operations: An Eigenvalue Solver Case Study.", "DBLP authors": ["Miaoqing Huang", "\u00d6zlem Kilic"], "year": 2010, "MAG papers": [{"PaperId": 2131646007, "PaperTitle": "reaping the processing potential of fpga on double precision floating point operations an eigenvalue solver case study", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"the catholic university of america": 1.0, "university of arkansas": 1.0}}], "source": "ES"}, {"DBLP title": "Performing Floating-Point Accumulation on a Modern FPGA in Single and Double Precision.", "DBLP authors": ["Tarek Ould Bachir", "Jean-Pierre David"], "year": 2010, "MAG papers": [{"PaperId": 2104266867, "PaperTitle": "performing floating point accumulation on a modern fpga in single and double precision", "Year": 2010, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"ecole normale superieure": 2.0}}], "source": "ES"}, {"DBLP title": "Blocking LU Decomposition for FPGAs.", "DBLP authors": ["Guiming Wu", "Yong Dou", "Gregory D. Peterson"], "year": 2010, "MAG papers": [{"PaperId": 2144934857, "PaperTitle": "blocking lu decomposition for fpgas", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of tennessee": 1.0, "national university of defense technology": 2.0}}], "source": "ES"}, {"DBLP title": "Acceleration of a DWT-Based Algorithm for Short Exposure Stellar Images Processing on a HPRC Platform.", "DBLP authors": ["F. Javier Garrig\u00f3s", "J. Javier Mart\u00ednez", "Isidro Vill\u00f3-P\u00e9rez", "F. Javier Toledo", "Jos\u00e9 Manuel Ferr\u00e1ndez"], "year": 2010, "MAG papers": [{"PaperId": 2134688426, "PaperTitle": "acceleration of a dwt based algorithm for short exposure stellar images processing on a hprc platform", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A TDMA Ethernet Switch for Dynamic Real-Time Communication.", "DBLP authors": ["Gonzalo Carvajal", "Sebastian Fischmeister"], "year": 2010, "MAG papers": [{"PaperId": 2160690473, "PaperTitle": "a tdma ethernet switch for dynamic real time communication", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of waterloo": 1.0, "university of concepcion": 1.0}}], "source": "ES"}, {"DBLP title": "Designing Modular Hardware Accelerators in C with ROCCC 2.0.", "DBLP authors": ["Jason R. Villarreal", "Adrian Park", "Walid A. Najjar", "Robert J. Halstead"], "year": 2010, "MAG papers": [{"PaperId": 2127699991, "PaperTitle": "designing modular hardware accelerators in c with roccc 2 0", "Year": 2010, "CitationCount": 167, "EstimatedCitation": 258, "Affiliations": {"university of california riverside": 2.0}}], "source": "ES"}, {"DBLP title": "SIRC: An Extensible Reconfigurable Computing Communication API.", "DBLP authors": ["Ken Eguro"], "year": 2010, "MAG papers": [{"PaperId": 2123495558, "PaperTitle": "sirc an extensible reconfigurable computing communication api", "Year": 2010, "CitationCount": 35, "EstimatedCitation": 54, "Affiliations": {"microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "ShapeUp: A High-Level Design Approach to Simplify Module Interconnection on FPGAs.", "DBLP authors": ["Christopher E. Neely", "Gordon J. Brebner", "Weijia Shang"], "year": 2010, "MAG papers": [{"PaperId": 2155264103, "PaperTitle": "shapeup a high level design approach to simplify module interconnection on fpgas", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"xilinx": 2.0, "santa clara university": 1.0}}], "source": "ES"}, {"DBLP title": "Odin II - An Open-Source Verilog HDL Synthesis Tool for CAD Research.", "DBLP authors": ["Peter Jamieson", "Kenneth B. Kent", "Farnaz Gharibian", "Lesley Shannon"], "year": 2010, "MAG papers": [{"PaperId": 2168493238, "PaperTitle": "odin ii an open source verilog hdl synthesis tool for cad research", "Year": 2010, "CitationCount": 118, "EstimatedCitation": 189, "Affiliations": {"university of miami": 1.0, "university of new brunswick": 1.0, "simon fraser university": 2.0}}], "source": "ES"}, {"DBLP title": "Automated Precision Analysis: A Polynomial Algebraic Approach.", "DBLP authors": ["David Boland", "George A. Constantinides"], "year": 2010, "MAG papers": [{"PaperId": 2101571719, "PaperTitle": "automated precision analysis a polynomial algebraic approach", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"imperial college london": 2.0}}], "source": "ES"}, {"DBLP title": "FPGA Circuit Synthesis of Accelerator Data-Parallel Programs.", "DBLP authors": ["Barry Bond", "Kerry Hammil", "Lubomir Litchev", "Satnam Singh"], "year": 2010, "MAG papers": [{"PaperId": 2118124464, "PaperTitle": "fpga circuit synthesis of accelerator data parallel programs", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"microsoft": 4.0}}], "source": "ES"}, {"DBLP title": "Impulse C vs. VHDL for Accelerating Tomographic Reconstruction.", "DBLP authors": ["Jimmy Xu", "Nikhil Subramanian", "Adam M. Alessio", "Scott Hauck"], "year": 2010, "MAG papers": [{"PaperId": 2102849959, "PaperTitle": "impulse c vs vhdl for accelerating tomographic reconstruction", "Year": 2010, "CitationCount": 33, "EstimatedCitation": 64, "Affiliations": {"university of washington": 4.0}}], "source": "ES"}, {"DBLP title": "Integrating High-Level Synthesis into MPI.", "DBLP authors": ["Andrew W. H. House", "Manuel Salda\u00f1a", "Paul Chow"], "year": 2010, "MAG papers": [{"PaperId": 2167664807, "PaperTitle": "integrating high level synthesis into mpi", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "Interprocedural Placement-Aware Configuration Prefetching for FPGA-Based Systems.", "DBLP authors": ["Joon Edward Sim", "Weng-Fai Wong", "Gregor Walla", "Tobias Ziermann", "J\u00fcrgen Teich"], "year": 2010, "MAG papers": [{"PaperId": 2139079886, "PaperTitle": "interprocedural placement aware configuration prefetching for fpga based systems", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"national university of singapore": 2.0, "university of erlangen nuremberg": 3.0}}], "source": "ES"}, {"DBLP title": "BURAQ: A Dynamically Reconfigurable System for Stateful Measurement of Network Traffic.", "DBLP authors": ["Faisal Khan", "Nicholas Hosein", "Scott Vernon", "Soheil Ghiasi"], "year": 2010, "MAG papers": [{"PaperId": 2167999795, "PaperTitle": "buraq a dynamically reconfigurable system for stateful measurement of network traffic", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california davis": 4.0}}], "source": "ES"}, {"DBLP title": "A Memory-Efficient and Modular Approach for String Matching on FPGAs.", "DBLP authors": ["Hoang Le", "Viktor K. Prasanna"], "year": 2010, "MAG papers": [{"PaperId": 2156356414, "PaperTitle": "a memory efficient and modular approach for string matching on fpgas", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "A Large-Scale Architecture for Restricted Boltzmann Machines.", "DBLP authors": ["Sang Kyun Kim", "Peter Leonard McMahon", "Kunle Olukotun"], "year": 2010, "MAG papers": [{"PaperId": 2126838646, "PaperTitle": "a large scale architecture for restricted boltzmann machines", "Year": 2010, "CitationCount": 45, "EstimatedCitation": 66, "Affiliations": {"stanford university": 3.0}}], "source": "ES"}, {"DBLP title": "A Heterogeneous FPGA Architecture for Support Vector Machine Training.", "DBLP authors": ["Markos Papadonikolakis", "Christos-Savvas Bouganis"], "year": 2010, "MAG papers": [{"PaperId": 2126760474, "PaperTitle": "a heterogeneous fpga architecture for support vector machine training", "Year": 2010, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"imperial college london": 2.0}}], "source": "ES"}, {"DBLP title": "A High-Speed and Memory Efficient Pipeline Architecture for Packet Classification.", "DBLP authors": ["Yeim-Kuan Chang", "Yi-Shang Lin", "Cheng-Chien Su"], "year": 2010, "MAG papers": [{"PaperId": 2121436293, "PaperTitle": "a high speed and memory efficient pipeline architecture for packet classification", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"national cheng kung university": 3.0}}], "source": "ES"}, {"DBLP title": "FARM: A Prototyping Environment for Tightly-Coupled, Heterogeneous Architectures.", "DBLP authors": ["Tayo Oguntebi", "Sungpack Hong", "Jared Casper", "Nathan Grasso Bronson", "Christos Kozyrakis", "Kunle Olukotun"], "year": 2010, "MAG papers": [{"PaperId": 2142543548, "PaperTitle": "farm a prototyping environment for tightly coupled heterogeneous architectures", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"stanford university": 6.0}}], "source": "ES"}, {"DBLP title": "Highly Versatile DSP Blocks for Improved FPGA Arithmetic Performance.", "DBLP authors": ["Hadi Parandeh-Afshar", "Paolo Ienne"], "year": 2010, "MAG papers": [{"PaperId": 2108351048, "PaperTitle": "highly versatile dsp blocks for improved fpga arithmetic performance", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"ecole normale superieure": 2.0}}], "source": "ES"}, {"DBLP title": "Using the Power Side Channel of FPGAs for Communication.", "DBLP authors": ["Daniel Ziener", "Florian Baueregger", "J\u00fcrgen Teich"], "year": 2010, "MAG papers": [{"PaperId": 2098222062, "PaperTitle": "using the power side channel of fpgas for communication", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of erlangen nuremberg": 3.0}}], "source": "ES"}, {"DBLP title": "Design of a Reconfigurable Hybrid Database System.", "DBLP authors": ["Bernd Scheuermann"], "year": 2010, "MAG papers": [{"PaperId": 2122422797, "PaperTitle": "design of a reconfigurable hybrid database system", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Comparative Study on the Architecture Templates for Dynamic Nested Loops.", "DBLP authors": ["Jason Cong", "Yi Zou"], "year": 2010, "MAG papers": [{"PaperId": 2105430723, "PaperTitle": "a comparative study on the architecture templates for dynamic nested loops", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "A Scripting Engine for Combining Design Transformations.", "DBLP authors": ["Tim Todman", "Qiang Liu", "Wayne Luk", "George A. Constantinides"], "year": 2010, "MAG papers": [{"PaperId": 2104966432, "PaperTitle": "a scripting engine for combining design transformations", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"imperial college london": 4.0}}], "source": "ES"}, {"DBLP title": "A Design Methodology for Application Partitioning and Architecture Development of Reconfigurable Multiprocessor Systems-on-Chip.", "DBLP authors": ["Diana G\u00f6hringer", "Michael H\u00fcbner", "Michael Benz", "J\u00fcrgen Becker"], "year": 2010, "MAG papers": [{"PaperId": 2154531151, "PaperTitle": "a design methodology for application partitioning and architecture development of reconfigurable multiprocessor systems on chip", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"fraunhofer society": 2.0, "karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Enumeration of Bent Boolean Functions by Reconfigurable Computer.", "DBLP authors": ["J. L. Shafer", "S. W. Schneider", "Jon T. Butler", "Pantelimon Stanica"], "year": 2010, "MAG papers": [{"PaperId": 2171179708, "PaperTitle": "enumeration of bent boolean functions by reconfigurable computer", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"united states naval academy": 1.0, "naval postgraduate school": 1.0}}], "source": "ES"}, {"DBLP title": "DPA Resistant AES on FPGA Using Partial DDL.", "DBLP authors": ["Jens-Peter Kaps", "Rajesh Velegalati"], "year": 2010, "MAG papers": [{"PaperId": 2144696114, "PaperTitle": "dpa resistant aes on fpga using partial ddl", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"george mason university": 2.0}}], "source": "ES"}]