# Final Project

The Pipelined RISC-V CPU from my ECE-473 course in Fall 2023. Written in Verilog using Quartus.
