<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>SYS -- A64</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">SYS</h2><p class="aml">System instruction. For more information, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Op0 equals 0b01, cache maintenance, TLB maintenance, and address translation instructions</a> for the encodings of System instructions.</p><p class="desc">This instruction is used by the aliases <a href="at_sys.html" title="Address translate">AT</a>, <a href="brb_sys.html" title="Branch record buffer">BRB</a>, <a href="cfp_sys.html" title="CFP">CFP</a>, <a href="cosp_sys.html" title="COSP">COSP</a>, <a href="cpp_sys.html" title="CPP">CPP</a>, <a href="dc_sys.html" title="Data cache operation">DC</a>, <a href="dvp_sys.html" title="DVP">DVP</a>, <a href="gcspopcx_sys.html" title="GCSPOPCX">GCSPOPCX</a>, <a href="gcspopx_sys.html" title="GCSPOPX">GCSPOPX</a>, <a href="gcspushm_sys.html" title="GCSPUSHM">GCSPUSHM</a>, <a href="gcspushx_sys.html" title="GCSPUSHX">GCSPUSHX</a>, <a href="gcsss1_sys.html" title="GCSSS1">GCSSS1</a>, <a href="ic_sys.html" title="Instruction cache operation">IC</a>, <a href="tlbi_sys.html" title="TLB invalidate operation">TLBI</a>, and <a href="trcit_sys.html" title="TRCIT">TRCIT</a>.</p><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">CRn</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5">Rt</td></tr><tr class="secondrow"><td colspan="10"/><td class="droppedname">L</td><td colspan="2"/><td colspan="3"/><td colspan="4"/><td colspan="4"/><td colspan="3"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding"/><a id="SYS_CR_systeminstrs"/><p class="asm-code">SYS  #<a href="#sa_op1" title="3-bit unsigned immediate [0-7] (field &quot;op1&quot;)">&lt;op1></a>, <a href="#sa_cn" title="Name 'Cn', with 'n' [0-15] (field &quot;CRn&quot;)">&lt;Cn></a>, <a href="#sa_cm" title="Name 'Cm', with 'm' [0-15] (field &quot;CRm&quot;)">&lt;Cm></a>, #<a href="#sa_op2" title="3-bit unsigned immediate [0-7] (field &quot;op2&quot;)">&lt;op2></a>{, <a href="#sa_xt" title="64-bit optional general-purpose source register, default '11111' (field &quot;Rt&quot;)">&lt;Xt></a>}</p></div><p class="pseudocode"><a href="shared_pseudocode.html#AArch64.CheckSystemAccess.7" title="function: AArch64.CheckSystemAccess(bits(2) op0, bits(3) op1, bits(4) crn, bits(4) crm, bits(3) op2, bits(5) rt, bit read)">AArch64.CheckSystemAccess</a>('01', op1, CRn, CRm, op2, Rt, L);

integer t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt);

<del>integer sys_op0 = 1;
</del>integer sys_op1 = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(op1);
integer sys_op2 = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(op2);
integer sys_crn = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(CRn);
integer sys_crm = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a><ins>(CRm);</ins><del>(CRm);
boolean has_result = (L == '1');</del></p><div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;op1></td><td><a id="sa_op1"/><p class="aml">Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op1" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Cn></td><td><a id="sa_cn"/><p class="aml">Is a name 'Cn', with 'n' in the range 0 to 15, encoded in the "CRn" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Cm></td><td><a id="sa_cm"/><p class="aml">Is a name 'Cm', with 'm' in the range 0 to 15, encoded in the "CRm" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;op2></td><td><a id="sa_op2"/><p class="aml">Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op2" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xt></td><td><a id="sa_xt"/><p class="aml">Is the 64-bit name of the optional general-purpose source register, defaulting to '11111', encoded in the "Rt" field.</p></td></tr></table></div><div class="syntax-notes"/><h3 class="aliastable" id="">Alias Conditions</h3><table class="aliastable"><thead><tr><th>Alias</th><th>Is preferred when</th></tr></thead><tbody><tr><td><a href="at_sys.html" title="Address translate">AT</a></td><td class="notfirst"><span class="pseudocode">CRn == '0111' &amp;&amp; CRm == '100x' &amp;&amp; <a href="shared_pseudocode.html#impl-aarch64.SysOp.4" title="function: SystemOp SysOp(bits(3) op1, bits(4) CRn, bits(4) CRm, bits(3) op2)">SysOp</a>(op1,'0111',CRm,op2) == <a href="shared_pseudocode.html#Sys_AT" title="enumeration SystemOp {Sys_AT, Sys_BRB, Sys_DC, Sys_IC, Sys_TLBI, Sys_SYS}">Sys_AT</a></span></td></tr><tr><td><a href="brb_sys.html" title="Branch record buffer">BRB</a></td><td class="notfirst"><span class="pseudocode">op1 == '001' &amp;&amp; CRn == '0111' &amp;&amp; CRm == '0010' &amp;&amp; <a href="shared_pseudocode.html#impl-aarch64.SysOp.4" title="function: SystemOp SysOp(bits(3) op1, bits(4) CRn, bits(4) CRm, bits(3) op2)">SysOp</a>('001','0111','0010',op2) == <a href="shared_pseudocode.html#Sys_BRB" title="enumeration SystemOp {Sys_AT, Sys_BRB, Sys_DC, Sys_IC, Sys_TLBI, Sys_SYS}">Sys_BRB</a></span></td></tr><tr><td><a href="cfp_sys.html" title="CFP">CFP</a></td><td class="notfirst"><span class="pseudocode">op1 == '011' &amp;&amp; CRn == '0111' &amp;&amp; CRm == '0011' &amp;&amp; op2 == '100'</span></td></tr><tr><td><a href="cosp_sys.html" title="COSP">COSP</a></td><td class="notfirst"><span class="pseudocode">op1 == '011' &amp;&amp; CRn == '0111' &amp;&amp; CRm == '0011' &amp;&amp; op2 == '110'</span></td></tr><tr><td><a href="cpp_sys.html" title="CPP">CPP</a></td><td class="notfirst"><span class="pseudocode">op1 == '011' &amp;&amp; CRn == '0111' &amp;&amp; CRm == '0011' &amp;&amp; op2 == '111'</span></td></tr><tr><td><a href="dc_sys.html" title="Data cache operation">DC</a></td><td class="notfirst"><span class="pseudocode">CRn == '0111' &amp;&amp; <a href="shared_pseudocode.html#impl-aarch64.SysOp.4" title="function: SystemOp SysOp(bits(3) op1, bits(4) CRn, bits(4) CRm, bits(3) op2)">SysOp</a>(op1,'0111',CRm,op2) == <a href="shared_pseudocode.html#Sys_DC" title="enumeration SystemOp {Sys_AT, Sys_BRB, Sys_DC, Sys_IC, Sys_TLBI, Sys_SYS}">Sys_DC</a></span></td></tr><tr><td><a href="dvp_sys.html" title="DVP">DVP</a></td><td class="notfirst"><span class="pseudocode">op1 == '011' &amp;&amp; CRn == '0111' &amp;&amp; CRm == '0011' &amp;&amp; op2 == '101'</span></td></tr><tr><td><a href="gcspopcx_sys.html" title="GCSPOPCX">GCSPOPCX</a></td><td class="notfirst"><span class="pseudocode">op1 == '000' &amp;&amp; CRn == '0111' &amp;&amp; CRm == '0111' &amp;&amp; op2 == '101'</span></td></tr><tr><td><a href="gcspopx_sys.html" title="GCSPOPX">GCSPOPX</a></td><td class="notfirst"><span class="pseudocode">op1 == '000' &amp;&amp; CRn == '0111' &amp;&amp; CRm == '0111' &amp;&amp; op2 == '110'</span></td></tr><tr><td><a href="gcspushm_sys.html" title="GCSPUSHM">GCSPUSHM</a></td><td class="notfirst"><span class="pseudocode">op1 == '011' &amp;&amp; CRn == '0111' &amp;&amp; CRm == '0111' &amp;&amp; op2 == '000'</span></td></tr><tr><td><a href="gcspushx_sys.html" title="GCSPUSHX">GCSPUSHX</a></td><td class="notfirst"><span class="pseudocode">op1 == '000' &amp;&amp; CRn == '0111' &amp;&amp; CRm == '0111' &amp;&amp; op2 == '100'</span></td></tr><tr><td><a href="gcsss1_sys.html" title="GCSSS1">GCSSS1</a></td><td class="notfirst"><span class="pseudocode">op1 == '011' &amp;&amp; CRn == '0111' &amp;&amp; CRm == '0111' &amp;&amp; op2 == '010'</span></td></tr><tr><td><a href="ic_sys.html" title="Instruction cache operation">IC</a></td><td class="notfirst"><span class="pseudocode">CRn == '0111' &amp;&amp; <a href="shared_pseudocode.html#impl-aarch64.SysOp.4" title="function: SystemOp SysOp(bits(3) op1, bits(4) CRn, bits(4) CRm, bits(3) op2)">SysOp</a>(op1,'0111',CRm,op2) == <a href="shared_pseudocode.html#Sys_IC" title="enumeration SystemOp {Sys_AT, Sys_BRB, Sys_DC, Sys_IC, Sys_TLBI, Sys_SYS}">Sys_IC</a></span></td></tr><tr><td><a href="tlbi_sys.html" title="TLB invalidate operation">TLBI</a></td><td class="notfirst"><span class="pseudocode">CRn == '100x' &amp;&amp; <a href="shared_pseudocode.html#impl-aarch64.SysOp.4" title="function: SystemOp SysOp(bits(3) op1, bits(4) CRn, bits(4) CRm, bits(3) op2)">SysOp</a>(op1,CRn,CRm,op2) == <a href="shared_pseudocode.html#Sys_TLBI" title="enumeration SystemOp {Sys_AT, Sys_BRB, Sys_DC, Sys_IC, Sys_TLBI, Sys_SYS}">Sys_TLBI</a></span></td></tr><tr><td><a href="trcit_sys.html" title="TRCIT">TRCIT</a></td><td class="notfirst"><span class="pseudocode">op1 == '011' &amp;&amp; CRn == '0111' &amp;&amp; CRm == '0010' &amp;&amp; op2 == '111'</span></td></tr></tbody></table><div class="ps"><a id="execute"/><h3 class="pseudocode">Operation</h3><p class="pseudocode"><del>if has_result then
    // No architecturally defined instructions here.
    </del><a href="shared_pseudocode.html#AArch64.SysInstrWithResult.6" title="function: AArch64.SysInstrWithResult(integer op0, integer op1, integer crn, integer crm, integer op2, integer t)"><del>AArch64.SysInstrWithResult</del></a><del>(sys_op0, sys_op1, sys_crn, sys_crm, sys_op2, t);
else
    </del><a href="shared_pseudocode.html#AArch64.SysInstr.6" title="function: AArch64.SysInstr(integer op0, integer op1, integer crn, integer crm, integer op2, integer t)">AArch64.SysInstr</a><ins>(1, sys_op1, sys_crn, sys_crm, sys_op2, t);</ins><del>(sys_op0, sys_op1, sys_crn, sys_crm, sys_op2, t);</del></p></div><hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v33.62, AdvSIMD v29.12, pseudocode v2023-03_rel, sve v2023-03_rc3b
      ; Build timestamp: <ins>2023-03-31T11</ins><del>2023-03-31T10</del>:<ins>36</ins><del>41</del>
    </p><p class="copyconf">
      Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>