<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw_emu/src/krnl_s2mm.cpp:66:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" OldID="bb2.store.10," ID="outseq" BundleName="gmem" VarName="out" LoopLoc="/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw_emu/src/krnl_s2mm.cpp:66:20" LoopName="VITIS_LOOP_66_1" ParentFunc="krnl_s2mm" Length="variable" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw_emu/src/krnl_s2mm.cpp:66:20" msg_id="214-120" msg_severity="INFO" msg_body="Could not widen since the size of type 'i512' is greater than or equal to the max_widen_bitwidth threshold of '512'." ID="outseq" BundleName="gmem" VarName="out" ParentFunc="krnl_s2mm"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw_emu/src/krnl_s2mm.cpp:66:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 512 in loop 'VITIS_LOOP_66_1' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw_emu/src/krnl_s2mm.cpp:66:20" LoopName="VITIS_LOOP_66_1" Length="variable" Width="512" Direction="write"/>
</VitisHLS:BurstInfo>

