name: PWR
description: Power control
groupName: PWR
source: STM32H7S SVD v1.3
registers:
  - name: CR1
    displayName: CR1
    description: Control register 1
    addressOffset: 0
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: SVOS
        description: System Stop mode voltage scaling selection.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SVOS Low
            value: 0
          - name: B_0x1
            description: SVOS High (default)
            value: 1
      - name: PVDE
        description: Programmable voltage detector enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Programmable voltage detector disabled.
            value: 0
          - name: B_0x1
            description: Programmable voltage detector enabled
            value: 1
      - name: PLS
        description: "Programmable voltage detector level selection\nThese bits select the voltage threshold detected by the PVD.\nNote: Refer to Section Electrical characteristics of the product datasheet for more details."
        bitOffset: 5
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PVD level 1
            value: 0
          - name: B_0x1
            description: PVD level 2
            value: 1
          - name: B_0x2
            description: PVD level 3
            value: 2
          - name: B_0x3
            description: PVD level 4
            value: 3
          - name: B_0x4
            description: PVD level 5
            value: 4
          - name: B_0x5
            description: PVD level 6
            value: 5
          - name: B_0x6
            description: PVD level 7
            value: 6
          - name: B_0x7
            description: External voltage level on PVD_IN pin, compared to internal VREFINT level.
            value: 7
      - name: DBP
        description: "Disable backup domain write protection \nIn reset state, the RCC_BDCR register, the RTC registers (including the backup registers),\nBREN and MOEN bits in the PWR_CSR1 register, are protected against parasitic write access.\nThis bit must be set to enable write access to these registers."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Access to RTC, RTC backup registers and backup SRAM disabled
            value: 0
          - name: B_0x1
            description: Access to RTC, RTC backup registers and backup SRAM enabled
            value: 1
      - name: FLPS
        description: "Flash low-power mode in Stop mode\nThis bit allows to obtain the best trade-off between low-power consumption and restart time\nwhen exiting from Stop mode.\nWhen it is set, the Flash memory enters low-power mode when device is in Stop\nmode.\nconsumption)."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Flash memory remains in normal mode when device enters Stop (quick restart time).
            value: 0
          - name: B_0x1
            description: Flash memory enters low-power mode when device enters Stop mode (low-power
            value: 1
      - name: RLPSN
        description: "RAM low power mode disable in STOP.\nWhen set the RAMs will not enter to low power mode when the system enters to STOP."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RAM enters to low power mode when system enters to STOP.
            value: 0
          - name: B_0x1
            description: RAM remains in normal mode when system enters to STOP.
            value: 1
      - name: BOOSTE
        description: "analog switch VBoost control\nThis bit enables the booster to guarantee the analog switch AC performance when the VDD \nsupply voltage is below 2.7 V (reduction of the total harmonic distortion to have the same \nswitch performance over the full supply voltage range)\nThe VDD supply voltage can be monitored through the PVD and the PLS bits."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: booster disabled (default)
            value: 0
          - name: B_0x1
            description: booster enabled if analog voltage ready (AVD_READY = 1)
            value: 1
      - name: AVDREADY
        description: "analog voltage ready\nThis bit is only used when the analog switch boost needs to be enabled (see BOOSTE bit).\nIt must be set by software when the expected VDDA analog supply level is available.\nThe correct analog supply level is indicated by the AVDO bit (PWR_CSR1 register) after \nsetting the AVDEN bit and selecting the supply level to be monitored (ALS bits)."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: peripheral analog voltage VDDA not ready (default)
            value: 0
          - name: B_0x1
            description: peripheral analog voltage VDDA ready
            value: 1
      - name: AVDEN
        description: Peripheral voltage monitor on VDDA enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Peripheral voltage monitor on VDDA disabled
            value: 0
          - name: B_0x1
            description: Peripheral voltage monitor on VDDA enabled
            value: 1
      - name: ALS
        description: "Analog voltage detector level selection\nThese bits select the voltage threshold detected by the AVD.\nNote: Refer to Section Electrical characteristics of the product datasheet for more details."
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AVD level 1
            value: 0
          - name: B_0x1
            description: AVD level 2
            value: 1
          - name: B_0x2
            description: AVD level 3
            value: 2
          - name: B_0x3
            description: AVD level 4
            value: 3
  - name: SR1
    displayName: SR1
    description: Control status register 1
    addressOffset: 4
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ACTVOS
        description: "VOS currently applied for V<sub>CORE</sub> voltage scaling selection.\nThese bit reflect the last VOS value applied to the PMU."
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: ACTVOSRDY
        description: "Voltage levels ready bit for currently used ACTVOS and SDHILEVEL\nThis bit is set to 1 by hardware when the voltage regulator and the SMPS step-down\nconverter are both disabled and Bypass mode is selected in PWR control register 2\n(PWR_CSR2)."
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Voltage level invalid, above or below current ACTVOS and SDHILEVEL selected levels.
            value: 0
          - name: B_0x1
            description: Voltage level valid, at current ACTVOS and SDHILEVEL selected levels.
            value: 1
      - name: PVDO
        description: "Programmable voltage detect output\nThis bit is set and cleared by hardware. It is valid only if the PVD has been enabled by the\nPVDE bit.\nPLS[2:0] bits.\nbits.\nNote: Since the PVD is disabled in Standby mode, this bit is equal to 0 after Standby or reset until the PVDE bit is set."
        bitOffset: 4
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: VDD or PVD_IN voltage is equal or higher than the PVD threshold selected through the
            value: 0
          - name: B_0x1
            description: VDD or PVD_IN voltage is lower than the PVD threshold selected through the PLS[2:0]
            value: 1
      - name: AVDO
        description: "Analog voltage detector output on VDDA\nThis bit is set and cleared by hardware. It is valid only if AVD on VDDA is enabled by the\nAVDEN bit.\nNote: Since the AVD is disabled in Standby mode, this bit is equal to 0 after Standby or reset until the AVDEN bit is set"
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: VDDA is equal or higher than the AVD threshold selected with the ALS[1:0] bits.
            value: 0
          - name: B_0x1
            description: VDDA is lower than the AVD threshold selected with the ALS[1:0] bits
            value: 1
  - name: CSR1
    displayName: CSR1
    description: Control status register 1
    addressOffset: 8
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BREN
        description: "Backup regulator enable\nWhen set, the backup regulator (used to maintain the backup RAM content in Standby and V<sub>BAT</sub> modes) is enabled. \nIf BREN is reset, the backup regulator is switched off. The backup RAM can still be used in Run and Stop modes. However, its content will be lost in Standby and V<sub>BAT</sub> modes. \nIf BREN is set, the application must wait till the backup regulator ready flag (BRRDY) is set to indicate that the data written into the SRAM will be maintained in Standby and V<sub>BAT</sub> modes."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Backup regulator disabled.
            value: 0
          - name: B_0x1
            description: Backup regulator enabled.
            value: 1
      - name: MONEN
        description: "V<sub>BAT</sub> and temperature monitoring enable\nWhen set, the V<sub>BAT</sub> supply and temperature monitoring is enabled.\nNote: V<sub>BAT</sub> and temperature monitoring are only available when the backup regulator is enabled (BREN bit set to 1)."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: V<sub>BAT</sub> and temperature monitoring disabled.
            value: 0
          - name: B_0x1
            description: V<sub>BAT</sub> and temperature monitoring enabled.
            value: 1
      - name: BRRDY
        description: "Backup regulator ready\nThis bit is set by hardware to indicate that the backup regulator is ready."
        bitOffset: 16
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Backup regulator not ready.
            value: 0
          - name: B_0x1
            description: Backup regulator ready.
            value: 1
      - name: VBATL
        description: V<sub>BAT</sub> level monitoring versus low threshold
        bitOffset: 20
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: V<sub>BAT</sub> level above low threshold level.
            value: 0
          - name: B_0x1
            description: V<sub>BAT</sub> level equal or below low threshold level.
            value: 1
      - name: VBATH
        description: V<sub>BAT</sub> level monitoring versus high threshold
        bitOffset: 21
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: V<sub>BAT</sub> level below high threshold level.
            value: 0
          - name: B_0x1
            description: V<sub>BAT</sub> level equal or above high threshold level.
            value: 1
      - name: TEMPL
        description: Temperature level monitoring versus low threshold
        bitOffset: 22
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Temperature above low threshold level.
            value: 0
          - name: B_0x1
            description: Temperature equal or below low threshold level.
            value: 1
      - name: TEMPH
        description: Temperature level monitoring versus high threshold
        bitOffset: 23
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Temperature below high threshold level.
            value: 0
          - name: B_0x1
            description: Temperature equal or above high threshold level.
            value: 1
  - name: CSR2
    displayName: CSR2
    description: Control register 2
    addressOffset: 12
    size: 32
    resetValue: 6
    resetMask: 4294967295
    fields:
      - name: BYPASS
        description: "Power management unit bypass\nNote: Illegal combinations of SDHILEVEL, SMPSEXTHP, SDEN, LDOEN and BYPASS are described in Table 41."
        bitOffset: 0
        bitWidth: 1
        access: read-writeOnce
        enumeratedValues:
          - name: B_0x0
            description: Power management unit normal operation.
            value: 0
          - name: B_0x1
            description: Power management unit bypassed, voltage monitoring still active.
            value: 1
      - name: LDOEN
        description: "Low drop-out regulator enable\nNote: Illegal combinations of SDHILEVEL, SMPSEXTHP, SDEN, LDOEN and BYPASS are described in Table 41."
        bitOffset: 1
        bitWidth: 1
        access: read-writeOnce
        enumeratedValues:
          - name: B_0x0
            description: Low drop-out regulator disabled.
            value: 0
          - name: B_0x1
            description: Low drop-out regulator enabled (default)
            value: 1
      - name: SDEN
        description: "SMPS step-down converter enable\nNote: Illegal combinations of SDHILEVEL, SMPSEXTHP, SDEN, LDOEN and BYPASS are described in Table 41."
        bitOffset: 2
        bitWidth: 1
        access: read-writeOnce
        enumeratedValues:
          - name: B_0x0
            description: SMPS step-down converter disabled
            value: 0
      - name: SMPSEXTHP
        description: "SMPS external power delivery selection\nNote: Illegal combinations of SDHILEVEL, SMPSEXTHP, SDEN, LDOEN and BYPASS are described in Table 41."
        bitOffset: 3
        bitWidth: 1
        access: read-writeOnce
        enumeratedValues:
          - name: B_0x0
            description: SMPS normal operating mode, no power delivery to external circuits
            value: 0
          - name: B_0x1
            description: SMPS external operating mode, power delivery to external circuits
            value: 1
      - name: SDHILEVEL
        description: "SMPS step-down converter voltage output for LDO or external supply\n This bit is used when both the LDO and SMPS step-down converter are enabled with SDEN and LDOEN enabled or when SMPSEXTHP is enabled. In this case SDHILEVEL has to be set to 1 to confirm the regulator settings"
        bitOffset: 4
        bitWidth: 1
        access: read-writeOnce
        enumeratedValues:
          - name: B_0x0
            description: Reset value
            value: 0
          - name: B_0x1
            description: 1.8V
            value: 1
      - name: VBE
        description: VBAT charging enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VBAT battery charging disabled.
            value: 0
          - name: B_0x1
            description: VBAT battery charging enabled.
            value: 1
      - name: VBRS
        description: VBAT charging resistor selection
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Charge VBAT through a 5 k   resistor.
            value: 0
          - name: B_0x1
            description: Charge VBAT through a 1.5 k   resistor.
            value: 1
      - name: XSPICAP1
        description: "XSPI port 1 capacitor control bits \n see the product datasheet for more details"
        bitOffset: 10
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'XSPI Capacitor OFF (default)     note: to confirm with analog design'
            value: 0
          - name: B_0x1
            description: XSPI Capacitor set to 1/3
            value: 1
          - name: B_0x2
            description: XSPI Capacitor set to 2/3
            value: 2
          - name: B_0x3
            description: XSPI Capacitor set to full capacitance
            value: 3
      - name: XSPICAP2
        description: "XSPI port 2 capacitor control bits \n see the product datasheet for more details"
        bitOffset: 12
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'XSPI Capacitor OFF (default)     note: to confirm with analog design'
            value: 0
          - name: B_0x1
            description: XSPI Capacitor set to 1/3
            value: 1
          - name: B_0x2
            description: XSPI Capacitor set to 2/3
            value: 2
          - name: B_0x3
            description: XSPI Capacitor set to full capacitance
            value: 3
      - name: EN_XSPIM1
        description: "EN_XSPIM1: this bit allow the SW to enable the XSPI interface. The XSPIM_P1 \nsupply must be stable prior to setting this bit."
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: EN_XSPIM2
        description: "EN_XSPIM2: this bit allows the SW to enable the XSPI interface, when \navailable. The XSPIM_P2 supply must be stable prior to setting this bit. It should also be set \nwhen FMC is used."
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: SDEXTRDY
        description: "SMPS step-down converter external supply ready\n This bit is set by hardware to indicate that the external supply from the SMPS step-down converter \n is ready."
        bitOffset: 16
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: External supply not ready.
            value: 0
          - name: B_0x1
            description: External supply ready.
            value: 1
      - name: USB33DEN
        description: VDD33_USB voltage level detector enable
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VDD33_USB voltage level detector disabled
            value: 0
          - name: B_0x1
            description: VDD33_USB voltage level detector enabled.
            value: 1
      - name: USBREGEN
        description: USB regulator enable.
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USB regulator disabled
            value: 0
          - name: B_0x1
            description: USB regulator enabled.
            value: 1
      - name: USB33RDY
        description: USB supply ready.
        bitOffset: 26
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: USB33 supply not ready
            value: 0
          - name: B_0x1
            description: USB33 supply ready.
            value: 1
      - name: USBHSREGEN
        description: USB HS regulator enable.
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USB HS PHY regulator disabled (default)
            value: 0
          - name: B_0x1
            description: USB HS PHY regulator enabled
            value: 1
  - name: CSR3
    displayName: CSR3
    description: CPU control register 3
    addressOffset: 16
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PDDS
        description: "Power Down Deepsleep.\nThis bit allows CPU to define the Deepsleep mode"
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Stop mode when device enters Deepsleep.
            value: 0
          - name: B_0x1
            description: Standby mode when device enters Deepsleep.
            value: 1
      - name: CSSF
        description: "Clear Standby and Stop flags (always read as 0)\nThis bit is cleared to 0 by hardware."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect.
            value: 0
          - name: B_0x1
            description: flags (STOPF, SBF) are cleared.
            value: 1
      - name: STOPF
        description: "STOP flag \nThis bit is set by hardware and cleared only by any reset or by setting the CPU CSSF bit."
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: System has not been in Stop mode
            value: 0
          - name: B_0x1
            description: System has been in Stop mode
            value: 1
      - name: SBF
        description: "System Standby flag \nThis bit is set by hardware and cleared only by a POR (Power-on Reset) or by setting the \nCPU CSSF bit"
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: System has not been in Standby mode
            value: 0
          - name: B_0x1
            description: System has been in Standby mode
            value: 1
  - name: CSR4
    displayName: CSR4
    description: Control status register 4
    addressOffset: 20
    size: 32
    resetValue: 2
    resetMask: 4294967295
    fields:
      - name: VOS
        description: "Voltage scaling selection according to performance\nThese bits control the V<sub>CORE</sub> voltage level and allow to obtains the best trade-off between\npower consumption and performance:\n  When increasing the performance, the voltage scaling must be changed before increasing\nthe system frequency.\n  When decreasing performance, the system frequency must first be decreased before\nchanging the voltage scaling.\nNote: Refer to Section Electrical characteristics of the product datasheet for more details."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VOS Low level (default)
            value: 0
          - name: B_0x1
            description: VOS High level
            value: 1
      - name: VOSRDY
        description: VOS Ready bit
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Not ready, voltage level below VOS selected level.
            value: 0
          - name: B_0x1
            description: Ready, voltage level at or above VOS selected level.
            value: 1
  - name: WKUPCR
    displayName: WKUPCR
    description: Wakeup clear register
    addressOffset: 32
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: WKUPC1
        description: "Clear Wakeup pin flag for WKUP1\nThese bits are always read as 0."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Writing 1 clears the WKUPF1 Wakeup pin flag (bit is cleared to 0 by hardware)
            value: 1
      - name: WKUPC2
        description: "Clear Wakeup pin flag for WKUP2\nThese bits are always read as 0."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Writing 1 clears the WKUPF2 Wakeup pin flag (bit is cleared to 0 by hardware)
            value: 1
      - name: WKUPC3
        description: "Clear Wakeup pin flag for WKUP3\nThese bits are always read as 0."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Writing 1 clears the WKUPF3 Wakeup pin flag (bit is cleared to 0 by hardware)
            value: 1
      - name: WKUPC4
        description: "Clear Wakeup pin flag for WKUP4\nThese bits are always read as 0."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Writing 1 clears the WKUPF4 Wakeup pin flag (bit is cleared to 0 by hardware)
            value: 1
  - name: WKUPFR
    displayName: WKUPFR
    description: Wakeup flag register
    addressOffset: 36
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: WKUPF1
        description: "Wakeup pin WKUP1 flag.\nThis bit is set by hardware and cleared only by a Reset pin or by setting the WKUPC1 bit in the         \nPWR wakeup clear register (PWR_WKUPCR)."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No wakeup event occurred
            value: 0
          - name: B_0x1
            description: A wakeup event was received from WKUP1 pin
            value: 1
      - name: WKUPF2
        description: "Wakeup pin WKUP2 flag.\nThis bit is set by hardware and cleared only by a Reset pin or by setting the WKUPC2 bit in the         \nPWR wakeup clear register (PWR_WKUPCR)."
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No wakeup event occurred
            value: 0
          - name: B_0x1
            description: A wakeup event was received from WKUP2 pin
            value: 1
      - name: WKUPF3
        description: "Wakeup pin WKUP3 flag.\nThis bit is set by hardware and cleared only by a Reset pin or by setting the WKUPC3 bit in the         \nPWR wakeup clear register (PWR_WKUPCR)."
        bitOffset: 2
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No wakeup event occurred
            value: 0
          - name: B_0x1
            description: A wakeup event was received from WKUP3 pin
            value: 1
      - name: WKUPF4
        description: "Wakeup pin WKUP4 flag.\nThis bit is set by hardware and cleared only by a Reset pin or by setting the WKUPC4 bit in the         \nPWR wakeup clear register (PWR_WKUPCR)."
        bitOffset: 3
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No wakeup event occurred
            value: 0
          - name: B_0x1
            description: A wakeup event was received from WKUP4 pin
            value: 1
  - name: WKUPEPR
    displayName: WKUPEPR
    description: Wakeup enable and polarity register
    addressOffset: 40
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: WKUPEN1
        description: "Enable Wakeup Pin WKUPn, (n = 4, 3, 2, 1)\nEach bit is set and cleared by software.\nNote: An additional wakeup event is detected if WKUPn+1 pin is enabled (by setting the WKUPENn         \nbit) when WKUPn pin level is already high when WKUPPn+1 selects rising edge, or low when         \nWKUPPn selects falling edge."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: An event on WKUPn pin does not wakeup the system from Standby mode.
            value: 0
          - name: B_0x1
            description: A rising or falling edge on WKUPn pin wakes-up the system from Standby mode.
            value: 1
      - name: WKUPEN2
        description: "Enable Wakeup Pin WKUPn, (n = 4, 3, 2, 1)\nEach bit is set and cleared by software.\nNote: An additional wakeup event is detected if WKUPn+1 pin is enabled (by setting the WKUPENn         \nbit) when WKUPn pin level is already high when WKUPPn+1 selects rising edge, or low when         \nWKUPPn selects falling edge."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: An event on WKUPn pin does not wakeup the system from Standby mode.
            value: 0
          - name: B_0x1
            description: A rising or falling edge on WKUPn pin wakes-up the system from Standby mode.
            value: 1
      - name: WKUPEN3
        description: "Enable Wakeup Pin WKUPn, (n = 4, 3, 2, 1)\nEach bit is set and cleared by software.\nNote: An additional wakeup event is detected if WKUPn+1 pin is enabled (by setting the WKUPENn         \nbit) when WKUPn pin level is already high when WKUPPn+1 selects rising edge, or low when         \nWKUPPn selects falling edge."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: An event on WKUPn pin does not wakeup the system from Standby mode.
            value: 0
          - name: B_0x1
            description: A rising or falling edge on WKUPn pin wakes-up the system from Standby mode.
            value: 1
      - name: WKUPEN4
        description: "Enable Wakeup Pin WKUPn, (n = 4, 3, 2, 1)\nEach bit is set and cleared by software.\nNote: An additional wakeup event is detected if WKUPn+1 pin is enabled (by setting the WKUPENn         \nbit) when WKUPn pin level is already high when WKUPPn+1 selects rising edge, or low when         \nWKUPPn selects falling edge."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: An event on WKUPn pin does not wakeup the system from Standby mode.
            value: 0
          - name: B_0x1
            description: A rising or falling edge on WKUPn pin wakes-up the system from Standby mode.
            value: 1
      - name: WKUPP1
        description: "Wakeup pin polarity bit for WKUPn, (n = 4, 3, 2, 1)\nThese bits define the polarity used for event detection on WKUPn external wakeup pin."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Detection on high level (rising edge)
            value: 0
          - name: B_0x1
            description: Detection on low level (falling edge)
            value: 1
      - name: WKUPP2
        description: "Wakeup pin polarity bit for WKUPn, (n = 4, 3, 2, 1)\nThese bits define the polarity used for event detection on WKUPn external wakeup pin."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Detection on high level (rising edge)
            value: 0
          - name: B_0x1
            description: Detection on low level (falling edge)
            value: 1
      - name: WKUPP3
        description: "Wakeup pin polarity bit for WKUPn, (n = 4, 3, 2, 1)\nThese bits define the polarity used for event detection on WKUPn external wakeup pin."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Detection on high level (rising edge)
            value: 0
          - name: B_0x1
            description: Detection on low level (falling edge)
            value: 1
      - name: WKUPP4
        description: "Wakeup pin polarity bit for WKUPn, (n = 4, 3, 2, 1)\nThese bits define the polarity used for event detection on WKUPn external wakeup pin."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Detection on high level (rising edge)
            value: 0
          - name: B_0x1
            description: Detection on low level (falling edge)
            value: 1
      - name: WKUPPUPD1
        description: "Wakeup pin pull configuration for WKUPn,\nThese bits define the I/O pad pull configuration used when WKUPENn = 1. The associated GPIO         \nport pull configuration must be set to the same value or to 00.\nThe Wakeup pin pull configuration is kept in Standby mode."
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No pull-up
            value: 0
          - name: B_0x1
            description: Pull-up
            value: 1
          - name: B_0x2
            description: Pull-down
            value: 2
          - name: B_0x3
            description: FIELD Reserved
            value: 3
      - name: WKUPPUPD2
        description: "Wakeup pin pull configuration for WKUPn,\nThese bits define the I/O pad pull configuration used when WKUPENn = 1. The associated GPIO         \nport pull configuration must be set to the same value or to 00.\nThe Wakeup pin pull configuration is kept in Standby mode."
        bitOffset: 18
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No pull-up
            value: 0
          - name: B_0x1
            description: Pull-up
            value: 1
          - name: B_0x2
            description: Pull-down
            value: 2
          - name: B_0x3
            description: FIELD Reserved
            value: 3
      - name: WKUPPUPD3
        description: "Wakeup pin pull configuration for WKUPn,\nThese bits define the I/O pad pull configuration used when WKUPENn = 1. The associated GPIO         \nport pull configuration must be set to the same value or to 00.\nThe Wakeup pin pull configuration is kept in Standby mode."
        bitOffset: 20
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No pull-up
            value: 0
          - name: B_0x1
            description: Pull-up
            value: 1
          - name: B_0x2
            description: Pull-down
            value: 2
          - name: B_0x3
            description: FIELD Reserved
            value: 3
      - name: WKUPPUPD4
        description: "Wakeup pin pull configuration for WKUPn,\nThese bits define the I/O pad pull configuration used when WKUPENn = 1. The associated GPIO         \nport pull configuration must be set to the same value or to 00.\nThe Wakeup pin pull configuration is kept in Standby mode."
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No pull-up
            value: 0
          - name: B_0x1
            description: Pull-up
            value: 1
          - name: B_0x2
            description: Pull-down
            value: 2
          - name: B_0x3
            description: FIELD Reserved
            value: 3
  - name: UCPDR
    displayName: UCPDR
    description: USB Type-C and Power Delivery register
    addressOffset: 44
    size: 32
    resetValue: 2
    resetMask: 4294967295
    fields:
      - name: UCPD_DBDIS
        description: UCPD dead battery disable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UCPD dead battery pull-down behavior enabled on UCPDx_CC1 and UCPDx_CC2 pins
            value: 0
          - name: B_0x1
            description: UCPD dead battery pull-down behavior disabled on UCPDx_CC1 and UCPDx_CC2 pins
            value: 1
      - name: UCPD_STBY
        description: "UCPD Standby mode\nWhen set, this bit is used to memorize the UCPD configuration in Standby mode. \nThis bit must be written to 1 just before entering Standby mode when using UCPD.\nIt must be written to 0 after exiting the Standby mode and before writing any UCPD registers."
        bitOffset: 1
        bitWidth: 1
        access: read-write
  - name: APCR
    displayName: APCR
    description: Apply pull configuration register
    addressOffset: 48
    size: 32
    resetValue: 196608
    resetMask: 4294967295
    fields:
      - name: APC
        description: "Apply pull-up and pull-down configuration\nWhen this bit is set, the I/O pull-up and pull-down configurations defined in PO5_PUPD, PN7_PUPD bits and PUCRx, PDCRx registers are applied in Standby mode even after wakeup until APC bit is reset to 0.\nWhen this bit is cleared,  the I/O pull-up or pull-down configurations defined in PO5_PUPD, PN7_PUPD bits and PUCRx and PDCRx registers are not applied in Standby mode and IO becomes Hi-Z."
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PN7_PUPD
        description: "Port N bit 7 pull-up/down configuration\nWhen this bit is set, a weak pull-up or pull-down resistor is applied on PN7 following inverse logic applied on PN6.\nIf the PUN6 bit in PWR_PUCRN register is set and APC bit is set the week pull-down is applied on PN7.\nIf the PDN6 bit in PWR_PDCRN register is set and APC bit is set the week pull-up is applied on PN7."
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: PO5_PUPD
        description: "Port O bit 5 pull-up/down configuration\nWhen this bit is set, a weak pull-up or pull down resistor is applied on PO5 following inverse logic applied on PO4.\nIf the PUO4 bit in PWR_PUCRO register is set and APC bit is set the week pull-down is applied on PO5.\nIf the PDO4 bit in PWR_PDCRO register is set and APC bit is set the week pull-up is applied on PO5.."
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: I3CPB6_PU
        description: "Port PB6 I3C pull-up bit \nWhen I3C is used on PB6, when set, this bit activates the pull-up on I3C1_SCL (PB6) in standby mode."
        bitOffset: 28
        bitWidth: 1
        access: read-write
      - name: I3CPB7_PU
        description: "Port PB7 I3C pull-up bit \nWhen I3C is used on PB7, when set, this bit activates the pull-up on I3C1_SDA (PB7) in standby mode."
        bitOffset: 29
        bitWidth: 1
        access: read-write
      - name: I3CPB8_PU
        description: "Port PB8 I3C pull-up bit \nWhen I3C is used on PB8, when set, this bit activates the pull-up on I3C1_SCL (PB8) in standby mode."
        bitOffset: 30
        bitWidth: 1
        access: read-write
      - name: I3CPB9_PU
        description: "Port PB9 I3C pull-up bit \nWhen I3C is used on PB9, when set, this bit activates the pull-up on I3C1_SDA (PB9) in standby mode."
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: PUCRN
    displayName: PUCRN
    description: Port N pull-up control register
    addressOffset: 52
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PUN1
        description: "Port N pull-up bit 1\nWhen set, each bit activates the pull-up on PN1 when the APC bit is set in PWR_APCR. The pull-up is not activated if the corresponding PD1 bit is also set."
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PUN6
        description: "Port N pull-up bit 6 \nWhen set activates the pull-up on PN6 when the APC bit is set in PWR_APCR. The pull-up is not activated if the corresponding PDN6 bit is also set."
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: PUN12
        description: "Port N pull-up bit 12 \nWhen set, each bit activates the pull-up on PN12 when the APC bit is set in PWR_APCR. The pull-up is not activated if the corresponding PD12 bit is also set."
        bitOffset: 12
        bitWidth: 1
        access: read-write
  - name: PDCRN
    displayName: PDCRN
    description: Port N pull-down control register
    addressOffset: 56
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PDN0
        description: "Port N pull-down bit 0\nWhen set activates the pull-down on PN0 when the APC bit is set in PWR_APCR."
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PDN1
        description: "Port N pull-down bit 1\nWhen set activates the pull-down on PN1 when the APC bit is set in PWR_APCR."
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PDN2N5
        description: "Port N PN2 to PN5 pull-down activation\nWhen set, four pull-down resistors are activated on PN2 to PN5 when the APC bit is set in PWR_APCR."
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: PDN6
        description: "Port N pull-down bit 6\nWhen set activates the pull-down on PN6 when the APC bit is set in PWR_APCR."
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: PDN8N11
        description: "Port N - PN8 to PN11 pull-down activation\nWhen set, four pull-down resistors are activated on PN8 to PN11 when the APC bit is set in PWR_APCR."
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: PDN12
        description: "Port N pull-down bit 12\nWhen set activates the pull-down on PN12 when the APC bit is set in PWR_APCR."
        bitOffset: 12
        bitWidth: 1
        access: read-write
  - name: PUCRO
    displayName: PUCRO
    description: Port O pull-up control register
    addressOffset: 60
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PUO0
        description: "(n = 1 to 0) Port O pull-up bits \nWhen set, each bit activates the pull-up on POy when the APC bit is set in PWR_APCR. The pull-up is not activated if the corresponding bits in PWR_PDCRO is also set."
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PUO1
        description: "(n = 1 to 0) Port O pull-up bits \nWhen set, each bit activates the pull-up on POy when the APC bit is set in PWR_APCR. The pull-up is not activated if the corresponding bits in PWR_PDCRO is also set."
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PUO4
        description: "Port O pull-up bit 4\nWhen set activates the pull-up on PO4 when the APC bit is set in PWR_APCR. The pull-up is not activated if the corresponding bits PDO4 in PWR_PDCRO is also set."
        bitOffset: 4
        bitWidth: 1
        access: read-write
  - name: PDCRO
    displayName: PDCRO
    description: Port O pull-down control register
    addressOffset: 64
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PDO0
        description: "Port O pull-down bit y \nWhen set, each bit activates the pull-down on POy when the APC bit is set in PWR_APCR."
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PDO1
        description: "Port O pull-down bit y \nWhen set, each bit activates the pull-down on POy when the APC bit is set in PWR_APCR."
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PDO2
        description: "Port O pull-down bit y \nWhen set, each bit activates the pull-down on POy when the APC bit is set in PWR_APCR."
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: PDO3
        description: "Port O pull-down bit y \nWhen set, each bit activates the pull-down on POy when the APC bit is set in PWR_APCR."
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: PDO4
        description: "Port O pull-down bit y \nWhen set, each bit activates the pull-down on POy when the APC bit is set in PWR_APCR."
        bitOffset: 4
        bitWidth: 1
        access: read-write
  - name: PDCRP
    displayName: PDCRP
    description: Port P pull-down control register
    addressOffset: 68
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PDP0P3
        description: "Port P0-P3 pull-down activation\nWhen set, four pull-down resistors are activated on P0 to P3 when the APC bit is set in PWR_APCR."
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PDP4P7
        description: "Port P4-P7 pull-down activation\nWhen set, four pull-down resitors are activated on P4 to P7 when the APC bit is set in PWR_APCR."
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: PDP8P11
        description: "Port P8-P11 pull-down activation\nWhen set, four pull-down resistors are activated on P8 to P11 when the APC bit is set in PWR_APCR."
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: PDP12P15
        description: "Port P12-P15 pull-down activation\n When set, four pull-down resistors are activated on P8 to P11 when the APC bit is set in PWR_APCR."
        bitOffset: 12
        bitWidth: 1
        access: read-write
  - name: PDR1
    displayName: PDR1
    description: Debug register 1
    addressOffset: 80
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: UNLOCKED
        description: Debug Register Unlocked.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'accessed locked: key was not written and after each register write access.'
            value: 0
          - name: B_0x1
            description: after key 0xCAFECAFE was written in this register
            value: 1
      - name: SDFPWMEN
        description: Step down converter force PWM mode
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SD_Converter Normal mode
            value: 0
          - name: B_0x1
            description: SD_Converter forced PWM mode
            value: 1
      - name: SYNC_ADC
        description: (Non-User bit)
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SD_Converter clock free running
            value: 0
          - name: B_0x1
            description: SD_Converter clock synchronised to ADC.
            value: 1
addressBlocks:
  - offset: 0
    size: 84
    usage: registers
