

================================================================
== Vivado HLS Report for 'predict'
================================================================
* Date:           Fri Jun 21 01:54:24 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        prediction
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.684|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- LOOP_1     |      ?|      ?|      1570|          -|          -|     ?|    no    |
        | + LOOP_2    |   1568|   1568|         2|          -|          -|   784|    no    |
        |- LOOP_3     |      ?|      ?|      1570|          -|          -|     ?|    no    |
        | + LOOP_4    |   1568|   1568|         2|          -|          -|   784|    no    |
        |- LOOP_5     |      ?|      ?|         2|          -|          -|     ?|    no    |
        |- LOOP_6     |      ?|      ?|         ?|          -|          -|     ?|    no    |
        | + LOOP_7    |      ?|      ?|     12568|          -|          -|     ?|    no    |
        |  ++ LOOP_9  |  12544|  12544|        16|          -|          -|   784|    no    |
        |- LOOP_8     |      ?|      ?|         2|          -|          -|     ?|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_8)
	5  / (!tmp_8)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	3  / true
5 --> 
	6  / (tmp_1)
	8  / (!tmp_1)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	6  / true
8 --> 
	9  / (!exitcond3)
	10  / (exitcond3)
9 --> 
	8  / true
10 --> 
	11  / (!exitcond4)
	50  / (exitcond4)
11 --> 
	12  / (!exitcond5)
	10  / (exitcond5)
12 --> 
	13  / true
13 --> 
	14  / (!tmp_i)
	29  / (tmp_i)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	13  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	11  / true
50 --> 
	51  / (!exitcond2)
51 --> 
	50  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_stream_data_V), !map !55"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_keep_V), !map !59"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_strb_V), !map !63"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_user_V), !map !67"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_last_V), !map !71"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %in_stream_id_V), !map !75"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %in_stream_dest_V), !map !79"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %supp_vec_stream_data_V), !map !83"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %supp_vec_stream_keep_V), !map !87"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %supp_vec_stream_strb_V), !map !91"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %supp_vec_stream_user_V), !map !95"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %supp_vec_stream_last_V), !map !99"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %supp_vec_stream_id_V), !map !103"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %supp_vec_stream_dest_V), !map !107"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %dual_coef_stream_data_V), !map !111"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %dual_coef_stream_keep_V), !map !115"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %dual_coef_stream_strb_V), !map !119"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %dual_coef_stream_user_V), !map !123"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dual_coef_stream_last_V), !map !127"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %dual_coef_stream_id_V), !map !131"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %dual_coef_stream_dest_V), !map !135"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_stream_data_V), !map !139"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_stream_keep_V), !map !143"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_stream_strb_V), !map !147"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_stream_user_V), !map !151"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_last_V), !map !155"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_stream_id_V), !map !159"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_stream_dest_V), !map !163"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %length_x), !map !167"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %length_dc), !map !171"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @predict_str) nounwind"   --->   Operation 82 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%input_buf_0 = alloca [784 x float], align 16" [prediction/top.cpp:23]   --->   Operation 83 'alloca' 'input_buf_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%supp_vecs_buf = alloca [7840 x float], align 4" [prediction/top.cpp:24]   --->   Operation 84 'alloca' 'supp_vecs_buf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%dual_coef_buf = alloca [10 x float], align 16" [prediction/top.cpp:25]   --->   Operation 85 'alloca' 'dual_coef_buf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [prediction/top.cpp:8]   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %length_x, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [prediction/top.cpp:9]   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %length_dc, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [prediction/top.cpp:10]   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [prediction/top.cpp:11]   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %supp_vec_stream_data_V, i4* %supp_vec_stream_keep_V, i4* %supp_vec_stream_strb_V, i4* %supp_vec_stream_user_V, i1* %supp_vec_stream_last_V, i5* %supp_vec_stream_id_V, i5* %supp_vec_stream_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [prediction/top.cpp:12]   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dual_coef_stream_data_V, i4* %dual_coef_stream_keep_V, i4* %dual_coef_stream_strb_V, i4* %dual_coef_stream_user_V, i1* %dual_coef_stream_last_V, i5* %dual_coef_stream_id_V, i5* %dual_coef_stream_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [prediction/top.cpp:13]   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_data_V, i4* %out_stream_keep_V, i4* %out_stream_strb_V, i4* %out_stream_user_V, i1* %out_stream_last_V, i5* %out_stream_id_V, i5* %out_stream_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [prediction/top.cpp:14]   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.76ns)   --->   "br label %1" [prediction/top.cpp:35]   --->   Operation 93 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%i = phi i32 [ 0, %0 ], [ %i_1, %5 ]"   --->   Operation 94 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.00ns)   --->   "%length_x_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %length_x)" [prediction/top.cpp:35]   --->   Operation 95 'read' 'length_x_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 96 [1/1] (2.47ns)   --->   "%tmp_8 = icmp ult i32 %i, %length_x_read" [prediction/top.cpp:35]   --->   Operation 96 'icmp' 'tmp_8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (2.55ns)   --->   "%i_1 = add nsw i32 %i, 1" [prediction/top.cpp:35]   --->   Operation 97 'add' 'i_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %2, label %.preheader4.preheader" [prediction/top.cpp:35]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str5) nounwind" [prediction/top.cpp:35]   --->   Operation 99 'specloopname' <Predicate = (tmp_8)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str5)" [prediction/top.cpp:35]   --->   Operation 100 'specregionbegin' 'tmp_6' <Predicate = (tmp_8)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (1.76ns)   --->   "br label %3" [prediction/top.cpp:36]   --->   Operation 101 'br' <Predicate = (tmp_8)> <Delay = 1.76>
ST_2 : Operation 102 [1/1] (1.76ns)   --->   "br label %.preheader4"   --->   Operation 102 'br' <Predicate = (!tmp_8)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.77>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%j = phi i10 [ 0, %2 ], [ %j_1, %4 ]"   --->   Operation 103 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.77ns)   --->   "%exitcond1 = icmp eq i10 %j, -240" [prediction/top.cpp:36]   --->   Operation 104 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 105 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (1.73ns)   --->   "%j_1 = add i10 %j, 1" [prediction/top.cpp:36]   --->   Operation 106 'add' 'j_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %5, label %4" [prediction/top.cpp:36]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [2/2] (0.00ns)   --->   "%empty_3 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 108 'read' 'empty_3' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str5, i32 %tmp_6)" [prediction/top.cpp:40]   --->   Operation 109 'specregionend' 'empty_4' <Predicate = (exitcond1)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "br label %1" [prediction/top.cpp:35]   --->   Operation 110 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str6) nounwind" [prediction/top.cpp:36]   --->   Operation 111 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/2] (0.00ns)   --->   "%empty_3 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 112 'read' 'empty_3' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%in_stream_data_V_tmp = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_3, 0"   --->   Operation 113 'extractvalue' 'in_stream_data_V_tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast = bitcast i32 %in_stream_data_V_tmp to float"   --->   Operation 114 'bitcast' 'bitcast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_4 = zext i10 %j to i64" [prediction/top.cpp:38]   --->   Operation 115 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%input_buf_0_addr = getelementptr [784 x float]* %input_buf_0, i64 0, i64 %tmp_4" [prediction/top.cpp:38]   --->   Operation 116 'getelementptr' 'input_buf_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (3.25ns)   --->   "store float %bitcast, float* %input_buf_0_addr, align 4" [prediction/top.cpp:38]   --->   Operation 117 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "br label %3" [prediction/top.cpp:36]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 3.52>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%indvars_iv = phi i32 [ %indvars_iv_next, %9 ], [ 784, %.preheader4.preheader ]" [prediction/top.cpp:43]   --->   Operation 119 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%i1 = phi i32 [ %i_2, %9 ], [ 0, %.preheader4.preheader ]"   --->   Operation 120 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%is_idx2 = phi i32 [ %is_idx2_2, %9 ], [ 0, %.preheader4.preheader ]"   --->   Operation 121 'phi' 'is_idx2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%phi_mul = phi i64 [ %next_mul, %9 ], [ 0, %.preheader4.preheader ]"   --->   Operation 122 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i64 %phi_mul to i14"   --->   Operation 123 'trunc' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (3.52ns)   --->   "%next_mul = add i64 784, %phi_mul"   --->   Operation 124 'add' 'next_mul' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (1.00ns)   --->   "%length_dc_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %length_dc)" [prediction/top.cpp:43]   --->   Operation 125 'read' 'length_dc_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 126 [1/1] (2.47ns)   --->   "%tmp_1 = icmp ult i32 %i1, %length_dc_read" [prediction/top.cpp:43]   --->   Operation 126 'icmp' 'tmp_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (2.55ns)   --->   "%i_2 = add nsw i32 1, %i1" [prediction/top.cpp:43]   --->   Operation 127 'add' 'i_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %6, label %.preheader3.preheader" [prediction/top.cpp:43]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str7) nounwind" [prediction/top.cpp:43]   --->   Operation 129 'specloopname' <Predicate = (tmp_1)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [prediction/top.cpp:43]   --->   Operation 130 'specregionbegin' 'tmp_s' <Predicate = (tmp_1)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (2.55ns)   --->   "%is_idx2_2 = add i32 %is_idx2, 784" [prediction/top.cpp:45]   --->   Operation 131 'add' 'is_idx2_2' <Predicate = (tmp_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (1.76ns)   --->   "br label %7" [prediction/top.cpp:44]   --->   Operation 132 'br' <Predicate = (tmp_1)> <Delay = 1.76>
ST_5 : Operation 133 [1/1] (1.76ns)   --->   "br label %.preheader3" [prediction/top.cpp:51]   --->   Operation 133 'br' <Predicate = (!tmp_1)> <Delay = 1.76>

State 6 <SV = 3> <Delay = 2.55>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%is_idx2_1 = phi i32 [ %is_idx2, %6 ], [ %tmp_7, %8 ]" [prediction/top.cpp:45]   --->   Operation 134 'phi' 'is_idx2_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%j2 = phi i10 [ 0, %6 ], [ %j_2, %8 ]"   --->   Operation 135 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i32 %is_idx2_1, %indvars_iv" [prediction/top.cpp:44]   --->   Operation 136 'icmp' 'exitcond' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 137 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (1.73ns)   --->   "%j_2 = add i10 %j2, 1" [prediction/top.cpp:44]   --->   Operation 138 'add' 'j_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %9, label %8" [prediction/top.cpp:44]   --->   Operation 139 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (2.55ns)   --->   "%tmp_7 = add nsw i32 %is_idx2_1, 1" [prediction/top.cpp:45]   --->   Operation 140 'add' 'tmp_7' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [2/2] (0.00ns)   --->   "%empty_6 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %supp_vec_stream_data_V, i4* %supp_vec_stream_keep_V, i4* %supp_vec_stream_strb_V, i4* %supp_vec_stream_user_V, i1* %supp_vec_stream_last_V, i5* %supp_vec_stream_id_V, i5* %supp_vec_stream_dest_V)"   --->   Operation 141 'read' 'empty_6' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i10 %j2 to i14" [prediction/top.cpp:46]   --->   Operation 142 'zext' 'tmp_3_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (1.81ns)   --->   "%tmp_5 = add i14 %tmp_3, %tmp_3_cast" [prediction/top.cpp:46]   --->   Operation 143 'add' 'tmp_5' <Predicate = (!exitcond)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_s)" [prediction/top.cpp:48]   --->   Operation 144 'specregionend' 'empty_7' <Predicate = (exitcond)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (2.55ns)   --->   "%indvars_iv_next = add i32 %indvars_iv, 784" [prediction/top.cpp:43]   --->   Operation 145 'add' 'indvars_iv_next' <Predicate = (exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "br label %.preheader4" [prediction/top.cpp:43]   --->   Operation 146 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 3.25>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [prediction/top.cpp:44]   --->   Operation 147 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/2] (0.00ns)   --->   "%empty_6 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %supp_vec_stream_data_V, i4* %supp_vec_stream_keep_V, i4* %supp_vec_stream_strb_V, i4* %supp_vec_stream_user_V, i1* %supp_vec_stream_last_V, i5* %supp_vec_stream_id_V, i5* %supp_vec_stream_dest_V)"   --->   Operation 148 'read' 'empty_6' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%supp_vec_stream_data = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_6, 0"   --->   Operation 149 'extractvalue' 'supp_vec_stream_data' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%bitcast6 = bitcast i32 %supp_vec_stream_data to float"   --->   Operation 150 'bitcast' 'bitcast6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i14 %tmp_5 to i64" [prediction/top.cpp:46]   --->   Operation 151 'zext' 'tmp_13_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%supp_vecs_buf_addr = getelementptr [7840 x float]* %supp_vecs_buf, i64 0, i64 %tmp_13_cast" [prediction/top.cpp:46]   --->   Operation 152 'getelementptr' 'supp_vecs_buf_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (3.25ns)   --->   "store float %bitcast6, float* %supp_vecs_buf_addr, align 4" [prediction/top.cpp:46]   --->   Operation 153 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "br label %7" [prediction/top.cpp:44]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 2.55>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%is_idx3 = phi i32 [ %is_idx3_2, %10 ], [ 0, %.preheader3.preheader ]"   --->   Operation 155 'phi' 'is_idx3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (2.47ns)   --->   "%exitcond3 = icmp eq i32 %is_idx3, %length_dc_read" [prediction/top.cpp:51]   --->   Operation 156 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (2.55ns)   --->   "%is_idx3_2 = add nsw i32 %is_idx3, 1" [prediction/top.cpp:52]   --->   Operation 157 'add' 'is_idx3_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader2.preheader, label %10" [prediction/top.cpp:51]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [2/2] (0.00ns)   --->   "%empty_8 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %dual_coef_stream_data_V, i4* %dual_coef_stream_keep_V, i4* %dual_coef_stream_strb_V, i4* %dual_coef_stream_user_V, i1* %dual_coef_stream_last_V, i5* %dual_coef_stream_id_V, i5* %dual_coef_stream_dest_V)"   --->   Operation 159 'read' 'empty_8' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%result_buf_0_1 = alloca float"   --->   Operation 160 'alloca' 'result_buf_0_1' <Predicate = (exitcond3)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (1.76ns)   --->   "br label %.preheader2" [prediction/top.cpp:56]   --->   Operation 161 'br' <Predicate = (exitcond3)> <Delay = 1.76>

State 9 <SV = 4> <Delay = 2.32>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [prediction/top.cpp:51]   --->   Operation 162 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_9 = sext i32 %is_idx3 to i64" [prediction/top.cpp:52]   --->   Operation 163 'sext' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/2] (0.00ns)   --->   "%empty_8 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %dual_coef_stream_data_V, i4* %dual_coef_stream_keep_V, i4* %dual_coef_stream_strb_V, i4* %dual_coef_stream_user_V, i1* %dual_coef_stream_last_V, i5* %dual_coef_stream_id_V, i5* %dual_coef_stream_dest_V)"   --->   Operation 164 'read' 'empty_8' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%dual_coef_stream_dat = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_8, 0"   --->   Operation 165 'extractvalue' 'dual_coef_stream_dat' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%bitcast8 = bitcast i32 %dual_coef_stream_dat to float"   --->   Operation 166 'bitcast' 'bitcast8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%dual_coef_buf_addr = getelementptr inbounds [10 x float]* %dual_coef_buf, i64 0, i64 %tmp_9" [prediction/top.cpp:53]   --->   Operation 167 'getelementptr' 'dual_coef_buf_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (2.32ns)   --->   "store float %bitcast8, float* %dual_coef_buf_addr, align 4" [prediction/top.cpp:53]   --->   Operation 168 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "br label %.preheader3" [prediction/top.cpp:51]   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 4> <Delay = 2.55>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%i4 = phi i32 [ %i_4, %16 ], [ 0, %.preheader2.preheader ]"   --->   Operation 170 'phi' 'i4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (2.47ns)   --->   "%exitcond4 = icmp eq i32 %i4, %length_x_read" [prediction/top.cpp:56]   --->   Operation 171 'icmp' 'exitcond4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/1] (2.55ns)   --->   "%i_4 = add nsw i32 %i4, 1" [prediction/top.cpp:56]   --->   Operation 172 'add' 'i_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader.preheader, label %11" [prediction/top.cpp:56]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str10) nounwind" [prediction/top.cpp:56]   --->   Operation 174 'specloopname' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str10)" [prediction/top.cpp:56]   --->   Operation 175 'specregionbegin' 'tmp_2' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (1.76ns)   --->   "br label %12" [prediction/top.cpp:58]   --->   Operation 176 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%result_buf_0_1_load = load float* %result_buf_0_1" [prediction/top.cpp:66]   --->   Operation 177 'load' 'result_buf_0_1_load' <Predicate = (exitcond4)> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%tmp = bitcast float %result_buf_0_1_load to i32" [prediction/top.cpp:66]   --->   Operation 178 'bitcast' 'tmp' <Predicate = (exitcond4)> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (1.76ns)   --->   "br label %.preheader" [prediction/top.cpp:65]   --->   Operation 179 'br' <Predicate = (exitcond4)> <Delay = 1.76>

State 11 <SV = 5> <Delay = 2.93>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%result_buf_0 = phi float [ 0.000000e+00, %11 ], [ %result, %rbf_kernel.exit ]"   --->   Operation 180 'phi' 'result_buf_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%j5 = phi i32 [ 0, %11 ], [ %j_4, %rbf_kernel.exit ]"   --->   Operation 181 'phi' 'j5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i42 [ 0, %11 ], [ %next_mul2, %rbf_kernel.exit ]"   --->   Operation 182 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i42 %phi_mul1 to i14"   --->   Operation 183 'trunc' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (2.93ns)   --->   "%next_mul2 = add i42 784, %phi_mul1"   --->   Operation 184 'add' 'next_mul2' <Predicate = true> <Delay = 2.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 185 [1/1] (2.47ns)   --->   "%exitcond5 = icmp eq i32 %j5, %length_dc_read" [prediction/top.cpp:58]   --->   Operation 185 'icmp' 'exitcond5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 186 [1/1] (2.55ns)   --->   "%j_4 = add nsw i32 1, %j5" [prediction/top.cpp:58]   --->   Operation 186 'add' 'j_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "store float %result_buf_0, float* %result_buf_0_1" [prediction/top.cpp:59]   --->   Operation 187 'store' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %16, label %13" [prediction/top.cpp:58]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_10 = sext i32 %j5 to i64" [prediction/top.cpp:59]   --->   Operation 189 'sext' 'tmp_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%dual_coef_buf_addr_1 = getelementptr inbounds [10 x float]* %dual_coef_buf, i64 0, i64 %tmp_10" [prediction/top.cpp:59]   --->   Operation 190 'getelementptr' 'dual_coef_buf_addr_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_11 : Operation 191 [2/2] (2.32ns)   --->   "%dual_coef_buf_load = load float* %dual_coef_buf_addr_1, align 4" [prediction/top.cpp:59]   --->   Operation 191 'load' 'dual_coef_buf_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str10, i32 %tmp_2)" [prediction/top.cpp:62]   --->   Operation 192 'specregionend' 'empty_10' <Predicate = (exitcond5)> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "br label %.preheader2" [prediction/top.cpp:56]   --->   Operation 193 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 12 <SV = 6> <Delay = 2.32>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str11) nounwind" [prediction/top.cpp:58]   --->   Operation 194 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 195 [1/2] (2.32ns)   --->   "%dual_coef_buf_load = load float* %dual_coef_buf_addr_1, align 4" [prediction/top.cpp:59]   --->   Operation 195 'load' 'dual_coef_buf_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_12 : Operation 196 [1/1] (1.76ns)   --->   "br label %14" [prediction/top.cpp:76->prediction/top.cpp:59]   --->   Operation 196 'br' <Predicate = true> <Delay = 1.76>

State 13 <SV = 7> <Delay = 5.70>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%sum_i = phi float [ 0.000000e+00, %13 ], [ %sum, %15 ]"   --->   Operation 197 'phi' 'sum_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%i_i = phi i10 [ 0, %13 ], [ %i_5, %15 ]"   --->   Operation 198 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (1.77ns)   --->   "%tmp_i = icmp eq i10 %i_i, -240" [prediction/top.cpp:76->prediction/top.cpp:59]   --->   Operation 199 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 200 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (1.73ns)   --->   "%i_5 = add i10 %i_i, 1" [prediction/top.cpp:76->prediction/top.cpp:59]   --->   Operation 201 'add' 'i_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %rbf_kernel.exit, label %15" [prediction/top.cpp:76->prediction/top.cpp:59]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_3_i = zext i10 %i_i to i64" [prediction/top.cpp:77->prediction/top.cpp:59]   --->   Operation 203 'zext' 'tmp_3_i' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_3_i_cast = zext i10 %i_i to i14" [prediction/top.cpp:77->prediction/top.cpp:59]   --->   Operation 204 'zext' 'tmp_3_i_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_13 : Operation 205 [1/1] (1.81ns)   --->   "%tmp_13 = add i14 %tmp_12, %tmp_3_i_cast" [prediction/top.cpp:77->prediction/top.cpp:59]   --->   Operation 205 'add' 'tmp_13' <Predicate = (!tmp_i)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i14 %tmp_13 to i64" [prediction/top.cpp:77->prediction/top.cpp:59]   --->   Operation 206 'zext' 'tmp_15_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%supp_vecs_buf_addr_1 = getelementptr [7840 x float]* %supp_vecs_buf, i64 0, i64 %tmp_15_cast" [prediction/top.cpp:77->prediction/top.cpp:59]   --->   Operation 207 'getelementptr' 'supp_vecs_buf_addr_1' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_13 : Operation 208 [2/2] (3.25ns)   --->   "%supp_vecs_buf_load = load float* %supp_vecs_buf_addr_1, align 4" [prediction/top.cpp:77->prediction/top.cpp:59]   --->   Operation 208 'load' 'supp_vecs_buf_load' <Predicate = (!tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%input_buf_0_addr_1 = getelementptr [784 x float]* %input_buf_0, i64 0, i64 %tmp_3_i" [prediction/top.cpp:77->prediction/top.cpp:59]   --->   Operation 209 'getelementptr' 'input_buf_0_addr_1' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_13 : Operation 210 [2/2] (3.25ns)   --->   "%input_buf_0_load = load float* %input_buf_0_addr_1, align 4" [prediction/top.cpp:77->prediction/top.cpp:59]   --->   Operation 210 'load' 'input_buf_0_load' <Predicate = (!tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_13 : Operation 211 [4/4] (5.70ns)   --->   "%tmp_1_i = fmul float %sum_i, 0xBFA99999A0000000" [prediction/top.cpp:80->prediction/top.cpp:59]   --->   Operation 211 'fmul' 'tmp_1_i' <Predicate = (tmp_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 8> <Delay = 3.25>
ST_14 : Operation 212 [1/2] (3.25ns)   --->   "%supp_vecs_buf_load = load float* %supp_vecs_buf_addr_1, align 4" [prediction/top.cpp:77->prediction/top.cpp:59]   --->   Operation 212 'load' 'supp_vecs_buf_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_14 : Operation 213 [1/2] (3.25ns)   --->   "%input_buf_0_load = load float* %input_buf_0_addr_1, align 4" [prediction/top.cpp:77->prediction/top.cpp:59]   --->   Operation 213 'load' 'input_buf_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>

State 15 <SV = 9> <Delay = 7.25>
ST_15 : Operation 214 [5/5] (7.25ns)   --->   "%tmp_4_i = fsub float %supp_vecs_buf_load, %input_buf_0_load" [prediction/top.cpp:77->prediction/top.cpp:59]   --->   Operation 214 'fsub' 'tmp_4_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 10> <Delay = 7.25>
ST_16 : Operation 215 [4/5] (7.25ns)   --->   "%tmp_4_i = fsub float %supp_vecs_buf_load, %input_buf_0_load" [prediction/top.cpp:77->prediction/top.cpp:59]   --->   Operation 215 'fsub' 'tmp_4_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 11> <Delay = 7.25>
ST_17 : Operation 216 [3/5] (7.25ns)   --->   "%tmp_4_i = fsub float %supp_vecs_buf_load, %input_buf_0_load" [prediction/top.cpp:77->prediction/top.cpp:59]   --->   Operation 216 'fsub' 'tmp_4_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 12> <Delay = 7.25>
ST_18 : Operation 217 [2/5] (7.25ns)   --->   "%tmp_4_i = fsub float %supp_vecs_buf_load, %input_buf_0_load" [prediction/top.cpp:77->prediction/top.cpp:59]   --->   Operation 217 'fsub' 'tmp_4_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 13> <Delay = 7.25>
ST_19 : Operation 218 [1/5] (7.25ns)   --->   "%tmp_4_i = fsub float %supp_vecs_buf_load, %input_buf_0_load" [prediction/top.cpp:77->prediction/top.cpp:59]   --->   Operation 218 'fsub' 'tmp_4_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 14> <Delay = 5.70>
ST_20 : Operation 219 [4/4] (5.70ns)   --->   "%tmp_5_i = fmul float %tmp_4_i, %tmp_4_i" [prediction/top.cpp:78->prediction/top.cpp:59]   --->   Operation 219 'fmul' 'tmp_5_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 15> <Delay = 5.70>
ST_21 : Operation 220 [3/4] (5.70ns)   --->   "%tmp_5_i = fmul float %tmp_4_i, %tmp_4_i" [prediction/top.cpp:78->prediction/top.cpp:59]   --->   Operation 220 'fmul' 'tmp_5_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 16> <Delay = 5.70>
ST_22 : Operation 221 [2/4] (5.70ns)   --->   "%tmp_5_i = fmul float %tmp_4_i, %tmp_4_i" [prediction/top.cpp:78->prediction/top.cpp:59]   --->   Operation 221 'fmul' 'tmp_5_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 17> <Delay = 5.70>
ST_23 : Operation 222 [1/4] (5.70ns)   --->   "%tmp_5_i = fmul float %tmp_4_i, %tmp_4_i" [prediction/top.cpp:78->prediction/top.cpp:59]   --->   Operation 222 'fmul' 'tmp_5_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 18> <Delay = 7.25>
ST_24 : Operation 223 [5/5] (7.25ns)   --->   "%sum = fadd float %sum_i, %tmp_5_i" [prediction/top.cpp:78->prediction/top.cpp:59]   --->   Operation 223 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 19> <Delay = 7.25>
ST_25 : Operation 224 [4/5] (7.25ns)   --->   "%sum = fadd float %sum_i, %tmp_5_i" [prediction/top.cpp:78->prediction/top.cpp:59]   --->   Operation 224 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 20> <Delay = 7.25>
ST_26 : Operation 225 [3/5] (7.25ns)   --->   "%sum = fadd float %sum_i, %tmp_5_i" [prediction/top.cpp:78->prediction/top.cpp:59]   --->   Operation 225 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 21> <Delay = 7.25>
ST_27 : Operation 226 [2/5] (7.25ns)   --->   "%sum = fadd float %sum_i, %tmp_5_i" [prediction/top.cpp:78->prediction/top.cpp:59]   --->   Operation 226 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 22> <Delay = 7.25>
ST_28 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str13) nounwind" [prediction/top.cpp:76->prediction/top.cpp:59]   --->   Operation 227 'specloopname' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 228 [1/5] (7.25ns)   --->   "%sum = fadd float %sum_i, %tmp_5_i" [prediction/top.cpp:78->prediction/top.cpp:59]   --->   Operation 228 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 229 [1/1] (0.00ns)   --->   "br label %14" [prediction/top.cpp:76->prediction/top.cpp:59]   --->   Operation 229 'br' <Predicate = true> <Delay = 0.00>

State 29 <SV = 8> <Delay = 5.70>
ST_29 : Operation 230 [3/4] (5.70ns)   --->   "%tmp_1_i = fmul float %sum_i, 0xBFA99999A0000000" [prediction/top.cpp:80->prediction/top.cpp:59]   --->   Operation 230 'fmul' 'tmp_1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 9> <Delay = 5.70>
ST_30 : Operation 231 [2/4] (5.70ns)   --->   "%tmp_1_i = fmul float %sum_i, 0xBFA99999A0000000" [prediction/top.cpp:80->prediction/top.cpp:59]   --->   Operation 231 'fmul' 'tmp_1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 10> <Delay = 5.70>
ST_31 : Operation 232 [1/4] (5.70ns)   --->   "%tmp_1_i = fmul float %sum_i, 0xBFA99999A0000000" [prediction/top.cpp:80->prediction/top.cpp:59]   --->   Operation 232 'fmul' 'tmp_1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 11> <Delay = 7.68>
ST_32 : Operation 233 [9/9] (7.68ns)   --->   "%tmp_2_i = call float @llvm.exp.f32(float %tmp_1_i)" [prediction/top.cpp:80->prediction/top.cpp:59]   --->   Operation 233 'fexp' 'tmp_2_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 12> <Delay = 7.68>
ST_33 : Operation 234 [8/9] (7.68ns)   --->   "%tmp_2_i = call float @llvm.exp.f32(float %tmp_1_i)" [prediction/top.cpp:80->prediction/top.cpp:59]   --->   Operation 234 'fexp' 'tmp_2_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 13> <Delay = 7.68>
ST_34 : Operation 235 [7/9] (7.68ns)   --->   "%tmp_2_i = call float @llvm.exp.f32(float %tmp_1_i)" [prediction/top.cpp:80->prediction/top.cpp:59]   --->   Operation 235 'fexp' 'tmp_2_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 14> <Delay = 7.68>
ST_35 : Operation 236 [6/9] (7.68ns)   --->   "%tmp_2_i = call float @llvm.exp.f32(float %tmp_1_i)" [prediction/top.cpp:80->prediction/top.cpp:59]   --->   Operation 236 'fexp' 'tmp_2_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 15> <Delay = 7.68>
ST_36 : Operation 237 [5/9] (7.68ns)   --->   "%tmp_2_i = call float @llvm.exp.f32(float %tmp_1_i)" [prediction/top.cpp:80->prediction/top.cpp:59]   --->   Operation 237 'fexp' 'tmp_2_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 16> <Delay = 7.68>
ST_37 : Operation 238 [4/9] (7.68ns)   --->   "%tmp_2_i = call float @llvm.exp.f32(float %tmp_1_i)" [prediction/top.cpp:80->prediction/top.cpp:59]   --->   Operation 238 'fexp' 'tmp_2_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 17> <Delay = 7.68>
ST_38 : Operation 239 [3/9] (7.68ns)   --->   "%tmp_2_i = call float @llvm.exp.f32(float %tmp_1_i)" [prediction/top.cpp:80->prediction/top.cpp:59]   --->   Operation 239 'fexp' 'tmp_2_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 18> <Delay = 7.68>
ST_39 : Operation 240 [2/9] (7.68ns)   --->   "%tmp_2_i = call float @llvm.exp.f32(float %tmp_1_i)" [prediction/top.cpp:80->prediction/top.cpp:59]   --->   Operation 240 'fexp' 'tmp_2_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 19> <Delay = 7.68>
ST_40 : Operation 241 [1/9] (7.68ns)   --->   "%tmp_2_i = call float @llvm.exp.f32(float %tmp_1_i)" [prediction/top.cpp:80->prediction/top.cpp:59]   --->   Operation 241 'fexp' 'tmp_2_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 20> <Delay = 5.70>
ST_41 : Operation 242 [4/4] (5.70ns)   --->   "%tmp_11 = fmul float %dual_coef_buf_load, %tmp_2_i" [prediction/top.cpp:59]   --->   Operation 242 'fmul' 'tmp_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 21> <Delay = 5.70>
ST_42 : Operation 243 [3/4] (5.70ns)   --->   "%tmp_11 = fmul float %dual_coef_buf_load, %tmp_2_i" [prediction/top.cpp:59]   --->   Operation 243 'fmul' 'tmp_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 22> <Delay = 5.70>
ST_43 : Operation 244 [2/4] (5.70ns)   --->   "%tmp_11 = fmul float %dual_coef_buf_load, %tmp_2_i" [prediction/top.cpp:59]   --->   Operation 244 'fmul' 'tmp_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 23> <Delay = 5.70>
ST_44 : Operation 245 [1/4] (5.70ns)   --->   "%tmp_11 = fmul float %dual_coef_buf_load, %tmp_2_i" [prediction/top.cpp:59]   --->   Operation 245 'fmul' 'tmp_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 24> <Delay = 7.25>
ST_45 : Operation 246 [5/5] (7.25ns)   --->   "%result = fadd float %result_buf_0, %tmp_11" [prediction/top.cpp:59]   --->   Operation 246 'fadd' 'result' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 25> <Delay = 7.25>
ST_46 : Operation 247 [4/5] (7.25ns)   --->   "%result = fadd float %result_buf_0, %tmp_11" [prediction/top.cpp:59]   --->   Operation 247 'fadd' 'result' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 26> <Delay = 7.25>
ST_47 : Operation 248 [3/5] (7.25ns)   --->   "%result = fadd float %result_buf_0, %tmp_11" [prediction/top.cpp:59]   --->   Operation 248 'fadd' 'result' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 27> <Delay = 7.25>
ST_48 : Operation 249 [2/5] (7.25ns)   --->   "%result = fadd float %result_buf_0, %tmp_11" [prediction/top.cpp:59]   --->   Operation 249 'fadd' 'result' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 28> <Delay = 7.25>
ST_49 : Operation 250 [1/5] (7.25ns)   --->   "%result = fadd float %result_buf_0, %tmp_11" [prediction/top.cpp:59]   --->   Operation 250 'fadd' 'result' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 251 [1/1] (0.00ns)   --->   "br label %12" [prediction/top.cpp:58]   --->   Operation 251 'br' <Predicate = true> <Delay = 0.00>

State 50 <SV = 5> <Delay = 5.02>
ST_50 : Operation 252 [1/1] (0.00ns)   --->   "%os_idx = phi i32 [ %os_idx_2, %17 ], [ 0, %.preheader.preheader ]"   --->   Operation 252 'phi' 'os_idx' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 253 [1/1] (2.47ns)   --->   "%exitcond2 = icmp eq i32 %os_idx, %length_x_read" [prediction/top.cpp:65]   --->   Operation 253 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 254 [1/1] (2.55ns)   --->   "%os_idx_2 = add nsw i32 %os_idx, 1" [prediction/top.cpp:67]   --->   Operation 254 'add' 'os_idx_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 255 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %18, label %17" [prediction/top.cpp:65]   --->   Operation 255 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 256 [1/1] (2.47ns)   --->   "%last_assign = icmp eq i32 %os_idx_2, %length_x_read" [prediction/top.cpp:67]   --->   Operation 256 'icmp' 'last_assign' <Predicate = (!exitcond2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 257 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %out_stream_data_V, i4* %out_stream_keep_V, i4* %out_stream_strb_V, i4* %out_stream_user_V, i1* %out_stream_last_V, i5* %out_stream_id_V, i5* %out_stream_dest_V, i32 %tmp, i4 -1, i4 -1, i4 0, i1 %last_assign, i5 0, i5 0)" [prediction/top.cpp:66]   --->   Operation 257 'write' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_50 : Operation 258 [1/1] (0.00ns)   --->   "ret void" [prediction/top.cpp:69]   --->   Operation 258 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 51 <SV = 6> <Delay = 0.00>
ST_51 : Operation 259 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str12) nounwind" [prediction/top.cpp:65]   --->   Operation 259 'specloopname' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 260 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %out_stream_data_V, i4* %out_stream_keep_V, i4* %out_stream_strb_V, i4* %out_stream_user_V, i1* %out_stream_last_V, i5* %out_stream_id_V, i5* %out_stream_dest_V, i32 %tmp, i4 -1, i4 -1, i4 0, i1 %last_assign, i5 0, i5 0)" [prediction/top.cpp:66]   --->   Operation 260 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_51 : Operation 261 [1/1] (0.00ns)   --->   "br label %.preheader" [prediction/top.cpp:65]   --->   Operation 261 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', prediction/top.cpp:35) [74]  (1.77 ns)

 <State 2>: 3.47ns
The critical path consists of the following:
	s_axi read on port 'length_x' (prediction/top.cpp:35) [75]  (1 ns)
	'icmp' operation ('tmp_8', prediction/top.cpp:35) [76]  (2.47 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', prediction/top.cpp:36) [84]  (0 ns)
	'icmp' operation ('exitcond1', prediction/top.cpp:36) [85]  (1.77 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [91]  (0 ns)
	'store' operation (prediction/top.cpp:38) of variable 'bitcast' on array 'input_buf[0]', prediction/top.cpp:23 [96]  (3.25 ns)

 <State 5>: 3.52ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('next_mul') [107]  (0 ns)
	'add' operation ('next_mul') [109]  (3.52 ns)

 <State 6>: 2.55ns
The critical path consists of the following:
	'phi' operation ('is_idx2_1', prediction/top.cpp:45) with incoming values : ('is_idx2', prediction/top.cpp:45) ('tmp_7', prediction/top.cpp:45) [120]  (0 ns)
	'add' operation ('tmp_7', prediction/top.cpp:45) [128]  (2.55 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	axis read on port 'supp_vec_stream_data_V' [129]  (0 ns)
	'store' operation (prediction/top.cpp:46) of variable 'bitcast6' on array 'supp_vecs_buf', prediction/top.cpp:24 [136]  (3.25 ns)

 <State 8>: 2.55ns
The critical path consists of the following:
	'phi' operation ('is_idx3') with incoming values : ('is_idx3', prediction/top.cpp:52) [145]  (0 ns)
	'add' operation ('is_idx3', prediction/top.cpp:52) [147]  (2.55 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('dual_coef_buf_addr', prediction/top.cpp:53) [155]  (0 ns)
	'store' operation (prediction/top.cpp:53) of variable 'bitcast8' on array 'dual_coef_buf', prediction/top.cpp:25 [156]  (2.32 ns)

 <State 10>: 2.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', prediction/top.cpp:56) [162]  (0 ns)
	'add' operation ('i', prediction/top.cpp:56) [164]  (2.55 ns)

 <State 11>: 2.93ns
The critical path consists of the following:
	'phi' operation ('phi_mul1') with incoming values : ('next_mul2') [173]  (0 ns)
	'add' operation ('next_mul2') [175]  (2.93 ns)

 <State 12>: 2.32ns
The critical path consists of the following:
	'load' operation ('dual_coef_buf_load', prediction/top.cpp:59) on array 'dual_coef_buf', prediction/top.cpp:25 [184]  (2.32 ns)

 <State 13>: 5.7ns
The critical path consists of the following:
	'phi' operation ('sum') with incoming values : ('sum', prediction/top.cpp:78->prediction/top.cpp:59) [187]  (0 ns)
	'fmul' operation ('tmp_1_i', prediction/top.cpp:80->prediction/top.cpp:59) [208]  (5.7 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'load' operation ('supp_vecs_buf_load', prediction/top.cpp:77->prediction/top.cpp:59) on array 'supp_vecs_buf', prediction/top.cpp:24 [200]  (3.25 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i', prediction/top.cpp:77->prediction/top.cpp:59) [203]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i', prediction/top.cpp:77->prediction/top.cpp:59) [203]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i', prediction/top.cpp:77->prediction/top.cpp:59) [203]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i', prediction/top.cpp:77->prediction/top.cpp:59) [203]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i', prediction/top.cpp:77->prediction/top.cpp:59) [203]  (7.26 ns)

 <State 20>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_i', prediction/top.cpp:78->prediction/top.cpp:59) [204]  (5.7 ns)

 <State 21>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_i', prediction/top.cpp:78->prediction/top.cpp:59) [204]  (5.7 ns)

 <State 22>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_i', prediction/top.cpp:78->prediction/top.cpp:59) [204]  (5.7 ns)

 <State 23>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_5_i', prediction/top.cpp:78->prediction/top.cpp:59) [204]  (5.7 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', prediction/top.cpp:78->prediction/top.cpp:59) [205]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', prediction/top.cpp:78->prediction/top.cpp:59) [205]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', prediction/top.cpp:78->prediction/top.cpp:59) [205]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', prediction/top.cpp:78->prediction/top.cpp:59) [205]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', prediction/top.cpp:78->prediction/top.cpp:59) [205]  (7.26 ns)

 <State 29>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_i', prediction/top.cpp:80->prediction/top.cpp:59) [208]  (5.7 ns)

 <State 30>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_i', prediction/top.cpp:80->prediction/top.cpp:59) [208]  (5.7 ns)

 <State 31>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_i', prediction/top.cpp:80->prediction/top.cpp:59) [208]  (5.7 ns)

 <State 32>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_2_i', prediction/top.cpp:80->prediction/top.cpp:59) [209]  (7.68 ns)

 <State 33>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_2_i', prediction/top.cpp:80->prediction/top.cpp:59) [209]  (7.68 ns)

 <State 34>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_2_i', prediction/top.cpp:80->prediction/top.cpp:59) [209]  (7.68 ns)

 <State 35>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_2_i', prediction/top.cpp:80->prediction/top.cpp:59) [209]  (7.68 ns)

 <State 36>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_2_i', prediction/top.cpp:80->prediction/top.cpp:59) [209]  (7.68 ns)

 <State 37>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_2_i', prediction/top.cpp:80->prediction/top.cpp:59) [209]  (7.68 ns)

 <State 38>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_2_i', prediction/top.cpp:80->prediction/top.cpp:59) [209]  (7.68 ns)

 <State 39>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_2_i', prediction/top.cpp:80->prediction/top.cpp:59) [209]  (7.68 ns)

 <State 40>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_2_i', prediction/top.cpp:80->prediction/top.cpp:59) [209]  (7.68 ns)

 <State 41>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_11', prediction/top.cpp:59) [210]  (5.7 ns)

 <State 42>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_11', prediction/top.cpp:59) [210]  (5.7 ns)

 <State 43>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_11', prediction/top.cpp:59) [210]  (5.7 ns)

 <State 44>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_11', prediction/top.cpp:59) [210]  (5.7 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', prediction/top.cpp:59) [211]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', prediction/top.cpp:59) [211]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', prediction/top.cpp:59) [211]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', prediction/top.cpp:59) [211]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', prediction/top.cpp:59) [211]  (7.26 ns)

 <State 50>: 5.03ns
The critical path consists of the following:
	'phi' operation ('os_idx') with incoming values : ('os_idx', prediction/top.cpp:67) [221]  (0 ns)
	'add' operation ('os_idx', prediction/top.cpp:67) [223]  (2.55 ns)
	'icmp' operation ('last', prediction/top.cpp:67) [227]  (2.47 ns)

 <State 51>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
