Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: RF.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RF.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RF"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : RF
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Nick-PC/Documents/VHDL/HRY302-Phase01/Array_Variable.vhd" in Library work.
Compiling vhdl file "C:/Users/Nick-PC/Documents/VHDL/HRY302-Phase01/Decoder5to32.vhd" in Library work.
Entity <decoder5to32> compiled.
Entity <decoder5to32> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Nick-PC/Documents/VHDL/HRY302-Phase01/Register32Bit.vhd" in Library work.
Entity <register32bit> compiled.
Entity <register32bit> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Nick-PC/Documents/VHDL/HRY302-Phase01/Mux32to1.vhd" in Library work.
Entity <mux32to1> compiled.
Entity <mux32to1> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Nick-PC/Documents/VHDL/HRY302-Phase01/RF.vhd" in Library work.
Entity <rf> compiled.
Entity <rf> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <RF> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Decoder5to32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Register32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux32to1> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <RF> in library <work> (Architecture <behavioral>).
Entity <RF> analyzed. Unit <RF> generated.

Analyzing Entity <Decoder5to32> in library <work> (Architecture <behavioral>).
Entity <Decoder5to32> analyzed. Unit <Decoder5to32> generated.

Analyzing Entity <Register32Bit> in library <work> (Architecture <behavioral>).
Entity <Register32Bit> analyzed. Unit <Register32Bit> generated.

Analyzing Entity <Mux32to1> in library <work> (Architecture <behavioral>).
Entity <Mux32to1> analyzed. Unit <Mux32to1> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Decoder5to32>.
    Related source file is "C:/Users/Nick-PC/Documents/VHDL/HRY302-Phase01/Decoder5to32.vhd".
    Found 1-of-32 decoder for signal <early_output>.
    Summary:
	inferred   1 Decoder(s).
Unit <Decoder5to32> synthesized.


Synthesizing Unit <Register32Bit>.
    Related source file is "C:/Users/Nick-PC/Documents/VHDL/HRY302-Phase01/Register32Bit.vhd".
    Found 32-bit register for signal <Dataout>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Register32Bit> synthesized.


Synthesizing Unit <Mux32to1>.
    Related source file is "C:/Users/Nick-PC/Documents/VHDL/HRY302-Phase01/Mux32to1.vhd".
    Found 32-bit 32-to-1 multiplexer for signal <mux_early_output>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <Mux32to1> synthesized.


Synthesizing Unit <RF>.
    Related source file is "C:/Users/Nick-PC/Documents/VHDL/HRY302-Phase01/RF.vhd".
WARNING:Xst:646 - Signal <decoder_output<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <and_gate_result<0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <RF> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 32
 32-bit register                                       : 32
# Multiplexers                                         : 2
 32-bit 32-to-1 multiplexer                            : 2
# Decoders                                             : 1
 1-of-32 decoder                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <Dataout_31> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_30> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_29> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_28> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_27> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_26> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_25> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_24> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_23> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_22> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_21> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_20> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_19> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_18> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_17> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_16> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_15> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_14> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_13> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_12> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_11> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_10> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_9> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_8> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_7> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_6> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_5> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_4> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_3> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_2> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_1> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_0> (without init value) has a constant value of 0 in block <Register_R0>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 1024
 Flip-Flops                                            : 1024
# Multiplexers                                         : 2
 32-bit 32-to-1 multiplexer                            : 2
# Decoders                                             : 1
 1-of-32 decoder                                       : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Register_R0/Dataout_0> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_R0/Dataout_1> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_R0/Dataout_2> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_R0/Dataout_3> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_R0/Dataout_4> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_R0/Dataout_5> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_R0/Dataout_6> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_R0/Dataout_7> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_R0/Dataout_8> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_R0/Dataout_9> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_R0/Dataout_10> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_R0/Dataout_11> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_R0/Dataout_12> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_R0/Dataout_13> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_R0/Dataout_14> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_R0/Dataout_15> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_R0/Dataout_16> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_R0/Dataout_17> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_R0/Dataout_18> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_R0/Dataout_19> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_R0/Dataout_20> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_R0/Dataout_21> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_R0/Dataout_22> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_R0/Dataout_23> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_R0/Dataout_24> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_R0/Dataout_25> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_R0/Dataout_26> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_R0/Dataout_27> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_R0/Dataout_28> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_R0/Dataout_29> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_R0/Dataout_30> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_R0/Dataout_31> (without init value) has a constant value of 0 in block <RF>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <RF> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RF, actual ratio is 113.
Optimizing block <RF> to meet ratio 100 (+ 5) of 960 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <RF>, final ratio is 113.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 992
 Flip-Flops                                            : 992

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : RF.ngr
Top Level Output File Name         : RF
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 114

Cell Usage :
# BELS                             : 2023
#      LUT2                        : 64
#      LUT3                        : 991
#      LUT4                        : 8
#      MUXF5                       : 512
#      MUXF6                       : 256
#      MUXF7                       : 128
#      MUXF8                       : 64
# FlipFlops/Latches                : 992
#      FDRE                        : 992
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 113
#      IBUF                        : 49
#      OBUF                        : 64
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                     1085  out of    960   113% (*) 
 Number of Slice Flip Flops:            992  out of   1920    51%  
 Number of 4 input LUTs:               1063  out of   1920    55%  
 Number of IOs:                         114
 Number of bonded IOBs:                 114  out of     83   137% (*) 
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 992   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 5.332ns
   Maximum output required time after clock: 6.815ns
   Maximum combinational path delay: 8.226ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 7936 / 2976
-------------------------------------------------------------------------
Offset:              5.332ns (Levels of Logic = 3)
  Source:            Awr<4> (PAD)
  Destination:       Register_Generation[15].Register_Ri/Dataout_31 (FF)
  Destination Clock: Clk rising

  Data Path: Awr<4> to Register_Generation[15].Register_Ri/Dataout_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.106   0.795  Awr_4_IBUF (Awr_4_IBUF)
     LUT4:I0->O            4   0.612   0.651  and_gate_result_11_and000011 (N10)
     LUT3:I0->O           32   0.612   1.073  and_gate_result_15_and00001 (and_gate_result<15>)
     FDRE:CE                   0.483          Register_Generation[15].Register_Ri/Dataout_0
    ----------------------------------------
    Total                      5.332ns (2.813ns logic, 2.519ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 1984 / 64
-------------------------------------------------------------------------
Offset:              6.815ns (Levels of Logic = 6)
  Source:            Register_Generation[1].Register_Ri/Dataout_31 (FF)
  Destination:       Dout1<31> (PAD)
  Source Clock:      Clk rising

  Data Path: Register_Generation[1].Register_Ri/Dataout_31 to Dout1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.514   0.532  Register_Generation[1].Register_Ri/Dataout_31 (Register_Generation[1].Register_Ri/Dataout_31)
     LUT2:I0->O            1   0.612   0.000  Mux_No1/Mmux_mux_early_output_1024 (Mux_No1/Mmux_mux_early_output_1024)
     MUXF5:I0->O           1   0.278   0.000  Mux_No1/Mmux_mux_early_output_8_f5_23 (Mux_No1/Mmux_mux_early_output_8_f524)
     MUXF6:I0->O           1   0.451   0.000  Mux_No1/Mmux_mux_early_output_6_f6_23 (Mux_No1/Mmux_mux_early_output_6_f624)
     MUXF7:I0->O           1   0.451   0.000  Mux_No1/Mmux_mux_early_output_4_f7_23 (Mux_No1/Mmux_mux_early_output_4_f724)
     MUXF8:I0->O           1   0.451   0.357  Mux_No1/Mmux_mux_early_output_2_f8_23 (Dout1_31_OBUF)
     OBUF:I->O                 3.169          Dout1_31_OBUF (Dout1<31>)
    ----------------------------------------
    Total                      6.815ns (5.926ns logic, 0.889ns route)
                                       (87.0% logic, 13.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1984 / 64
-------------------------------------------------------------------------
Delay:               8.226ns (Levels of Logic = 7)
  Source:            Ard1<0> (PAD)
  Destination:       Dout1<31> (PAD)

  Data Path: Ard1<0> to Dout1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           512   1.106   1.351  Ard1_0_IBUF (Ard1_0_IBUF)
     LUT3:I0->O            1   0.612   0.000  Mux_No1/Mmux_mux_early_output_6 (Mux_No1/Mmux_mux_early_output_6)
     MUXF5:I1->O           1   0.278   0.000  Mux_No1/Mmux_mux_early_output_5_f5 (Mux_No1/Mmux_mux_early_output_5_f5)
     MUXF6:I1->O           1   0.451   0.000  Mux_No1/Mmux_mux_early_output_4_f6 (Mux_No1/Mmux_mux_early_output_4_f6)
     MUXF7:I1->O           1   0.451   0.000  Mux_No1/Mmux_mux_early_output_3_f7 (Mux_No1/Mmux_mux_early_output_3_f7)
     MUXF8:I1->O           1   0.451   0.357  Mux_No1/Mmux_mux_early_output_2_f8 (Dout1_0_OBUF)
     OBUF:I->O                 3.169          Dout1_0_OBUF (Dout1<0>)
    ----------------------------------------
    Total                      8.226ns (6.518ns logic, 1.708ns route)
                                       (79.2% logic, 20.8% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.93 secs
 
--> 

Total memory usage is 4546716 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   68 (   0 filtered)
Number of infos    :    0 (   0 filtered)

