// Seed: 797664882
`default_nettype id_0 `timescale 1 ps / 1ps
`define pp_3 0
module module_0 (
    output id_0,
    input id_1,
    input logic id_2
);
  assign id_0 = id_2 ? id_2 == 1 : 1;
  initial begin
    id_0 <= 1 ? id_1 : ~id_1;
  end
endmodule
