{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 00:20:35 2024 " "Info: Processing started: Tue May 14 00:20:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sisau -c sisau " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sisau -c sisau" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divizor_10.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file divizor_10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divizor_10 " "Info: Found entity 1: divizor_10" {  } { { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/divizor_10.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "divizor_10_test.bdf " "Warning: Can't analyze file -- file divizor_10_test.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divizor_1000.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file divizor_1000.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divizor_1000 " "Info: Found entity 1: divizor_1000" {  } { { "divizor_1000.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/divizor_1000.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divizor_frecventa.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file divizor_frecventa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divizor_frecventa " "Info: Found entity 1: divizor_frecventa" {  } { { "divizor_frecventa.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/divizor_frecventa.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncing.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file debouncing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 debouncing " "Info: Found entity 1: debouncing" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/debouncing.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numarator_10.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file numarator_10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 numarator_10 " "Info: Found entity 1: numarator_10" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numarator_1000.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file numarator_1000.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 numarator_1000 " "Info: Found entity 1: numarator_1000" {  } { { "numarator_1000.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_1000.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_1bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file comparator_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_1BIT " "Info: Found entity 1: comparator_1BIT" {  } { { "comparator_1BIT.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/comparator_1BIT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_4bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file comparator_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_4BIT " "Info: Found entity 1: comparator_4BIT" {  } { { "comparator_4BIT.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/comparator_4BIT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_12bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file comparator_12bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_12BIT " "Info: Found entity 1: comparator_12BIT" {  } { { "comparator_12BIT.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/comparator_12BIT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generator_semnalpwm.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file generator_semnalpwm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 generator_semnalPWM " "Info: Found entity 1: generator_semnalPWM" {  } { { "generator_semnalPWM.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/generator_semnalPWM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divizor_5.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file divizor_5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divizor_5 " "Info: Found entity 1: divizor_5" {  } { { "divizor_5.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/divizor_5.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start_stop.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file start_stop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 START_STOP " "Info: Found entity 1: START_STOP" {  } { { "START_STOP.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/START_STOP.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generator_pwm.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file generator_pwm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 generator_PWM " "Info: Found entity 1: generator_PWM" {  } { { "generator_PWM.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/generator_PWM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_miscare.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file logica_miscare.v" { { "Info" "ISGN_ENTITY_NAME" "1 Logica_miscare " "Info: Found entity 1: Logica_miscare" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectie_proba.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file selectie_proba.v" { { "Info" "ISGN_ENTITY_NAME" "1 Selectie_proba " "Info: Found entity 1: Selectie_proba" {  } { { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Selectie_proba.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generator_pwm_v2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file generator_pwm_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 generator_PWM_v2 " "Info: Found entity 1: generator_PWM_v2" {  } { { "generator_PWM_v2.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/generator_PWM_v2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generator_PWM_v2 generator_PWM_v2:inst " "Info: Elaborating entity \"generator_PWM_v2\" for hierarchy \"generator_PWM_v2:inst\"" {  } { { "main.bdf" "inst" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 264 664 928 392 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 generator_PWM_v2.v(31) " "Warning (10230): Verilog HDL assignment warning at generator_PWM_v2.v(31): truncated value with size 32 to match size of target (4)" {  } { { "generator_PWM_v2.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/generator_PWM_v2.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 generator_PWM_v2.v(34) " "Warning (10230): Verilog HDL assignment warning at generator_PWM_v2.v(34): truncated value with size 32 to match size of target (4)" {  } { { "generator_PWM_v2.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/generator_PWM_v2.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 generator_PWM_v2.v(37) " "Warning (10230): Verilog HDL assignment warning at generator_PWM_v2.v(37): truncated value with size 32 to match size of target (4)" {  } { { "generator_PWM_v2.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/generator_PWM_v2.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stare_numarator generator_PWM_v2.v(49) " "Warning (10235): Verilog HDL Always Construct warning at generator_PWM_v2.v(49): variable \"stare_numarator\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "generator_PWM_v2.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/generator_PWM_v2.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stare_numarator generator_PWM_v2.v(57) " "Warning (10235): Verilog HDL Always Construct warning at generator_PWM_v2.v(57): variable \"stare_numarator\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "generator_PWM_v2.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/generator_PWM_v2.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divizor_frecventa divizor_frecventa:inst2 " "Info: Elaborating entity \"divizor_frecventa\" for hierarchy \"divizor_frecventa:inst2\"" {  } { { "main.bdf" "inst2" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 264 184 320 360 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divizor_10 divizor_frecventa:inst2\|divizor_10:inst " "Info: Elaborating entity \"divizor_10\" for hierarchy \"divizor_frecventa:inst2\|divizor_10:inst\"" {  } { { "divizor_frecventa.bdf" "inst" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/divizor_frecventa.bdf" { { 224 376 512 320 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divizor_5 divizor_frecventa:inst2\|divizor_5:inst3 " "Info: Elaborating entity \"divizor_5\" for hierarchy \"divizor_frecventa:inst2\|divizor_5:inst3\"" {  } { { "divizor_frecventa.bdf" "inst3" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/divizor_frecventa.bdf" { { 368 648 768 464 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divizor_1000 divizor_frecventa:inst2\|divizor_1000:inst2 " "Info: Elaborating entity \"divizor_1000\" for hierarchy \"divizor_frecventa:inst2\|divizor_1000:inst2\"" {  } { { "divizor_frecventa.bdf" "inst2" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/divizor_frecventa.bdf" { { 368 512 632 464 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numarator_10 divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst2 " "Info: Elaborating entity \"numarator_10\" for hierarchy \"divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst2\"" {  } { { "divizor_1000.bdf" "inst2" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/divizor_1000.bdf" { { 184 528 624 312 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "START_STOP START_STOP:inst15 " "Info: Elaborating entity \"START_STOP\" for hierarchy \"START_STOP:inst15\"" {  } { { "main.bdf" "inst15" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 376 344 472 472 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncing debouncing:inst16 " "Info: Elaborating entity \"debouncing\" for hierarchy \"debouncing:inst16\"" {  } { { "main.bdf" "inst16" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 376 184 344 472 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logica_miscare Logica_miscare:inst6 " "Info: Elaborating entity \"Logica_miscare\" for hierarchy \"Logica_miscare:inst6\"" {  } { { "main.bdf" "inst6" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 664 184 416 856 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "factor_dc_driverA Logica_miscare.v(77) " "Warning (10855): Verilog HDL warning at Logica_miscare.v(77): initial value for variable factor_dc_driverA should be constant" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 77 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "factor_dc_driverB Logica_miscare.v(77) " "Warning (10855): Verilog HDL warning at Logica_miscare.v(77): initial value for variable factor_dc_driverB should be constant" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 77 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Logica_miscare.v(114) " "Warning (10230): Verilog HDL assignment warning at Logica_miscare.v(114): truncated value with size 32 to match size of target (1)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Logica_miscare.v(115) " "Warning (10230): Verilog HDL assignment warning at Logica_miscare.v(115): truncated value with size 32 to match size of target (1)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Logica_miscare.v(152) " "Warning (10230): Verilog HDL assignment warning at Logica_miscare.v(152): truncated value with size 32 to match size of target (8)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "factor_dc_driverA Logica_miscare.v(103) " "Warning (10240): Verilog HDL Always Construct warning at Logica_miscare.v(103): inferring latch(es) for variable \"factor_dc_driverA\", which holds its previous value in one or more paths through the always construct" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "factor_dc_driverB Logica_miscare.v(103) " "Warning (10240): Verilog HDL Always Construct warning at Logica_miscare.v(103): inferring latch(es) for variable \"factor_dc_driverB\", which holds its previous value in one or more paths through the always construct" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dreapta Logica_miscare.v(103) " "Warning (10240): Verilog HDL Always Construct warning at Logica_miscare.v(103): inferring latch(es) for variable \"dreapta\", which holds its previous value in one or more paths through the always construct" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stanga Logica_miscare.v(103) " "Warning (10240): Verilog HDL Always Construct warning at Logica_miscare.v(103): inferring latch(es) for variable \"stanga\", which holds its previous value in one or more paths through the always construct" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count_ture Logica_miscare.v(103) " "Warning (10240): Verilog HDL Always Construct warning at Logica_miscare.v(103): inferring latch(es) for variable \"count_ture\", which holds its previous value in one or more paths through the always construct" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_ture\[0\] Logica_miscare.v(151) " "Info (10041): Inferred latch for \"count_ture\[0\]\" at Logica_miscare.v(151)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_ture\[1\] Logica_miscare.v(151) " "Info (10041): Inferred latch for \"count_ture\[1\]\" at Logica_miscare.v(151)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_ture\[2\] Logica_miscare.v(151) " "Info (10041): Inferred latch for \"count_ture\[2\]\" at Logica_miscare.v(151)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_ture\[3\] Logica_miscare.v(151) " "Info (10041): Inferred latch for \"count_ture\[3\]\" at Logica_miscare.v(151)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_ture\[4\] Logica_miscare.v(151) " "Info (10041): Inferred latch for \"count_ture\[4\]\" at Logica_miscare.v(151)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_ture\[5\] Logica_miscare.v(151) " "Info (10041): Inferred latch for \"count_ture\[5\]\" at Logica_miscare.v(151)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_ture\[6\] Logica_miscare.v(151) " "Info (10041): Inferred latch for \"count_ture\[6\]\" at Logica_miscare.v(151)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_ture\[7\] Logica_miscare.v(151) " "Info (10041): Inferred latch for \"count_ture\[7\]\" at Logica_miscare.v(151)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stanga Logica_miscare.v(124) " "Info (10041): Inferred latch for \"stanga\" at Logica_miscare.v(124)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dreapta Logica_miscare.v(124) " "Info (10041): Inferred latch for \"dreapta\" at Logica_miscare.v(124)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "factor_dc_driverB\[0\] Logica_miscare.v(124) " "Info (10041): Inferred latch for \"factor_dc_driverB\[0\]\" at Logica_miscare.v(124)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "factor_dc_driverB\[1\] Logica_miscare.v(124) " "Info (10041): Inferred latch for \"factor_dc_driverB\[1\]\" at Logica_miscare.v(124)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "factor_dc_driverB\[2\] Logica_miscare.v(124) " "Info (10041): Inferred latch for \"factor_dc_driverB\[2\]\" at Logica_miscare.v(124)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "factor_dc_driverB\[3\] Logica_miscare.v(124) " "Info (10041): Inferred latch for \"factor_dc_driverB\[3\]\" at Logica_miscare.v(124)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "factor_dc_driverB\[4\] Logica_miscare.v(124) " "Info (10041): Inferred latch for \"factor_dc_driverB\[4\]\" at Logica_miscare.v(124)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "factor_dc_driverB\[5\] Logica_miscare.v(124) " "Info (10041): Inferred latch for \"factor_dc_driverB\[5\]\" at Logica_miscare.v(124)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "factor_dc_driverB\[6\] Logica_miscare.v(124) " "Info (10041): Inferred latch for \"factor_dc_driverB\[6\]\" at Logica_miscare.v(124)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "factor_dc_driverB\[7\] Logica_miscare.v(124) " "Info (10041): Inferred latch for \"factor_dc_driverB\[7\]\" at Logica_miscare.v(124)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "factor_dc_driverB\[8\] Logica_miscare.v(124) " "Info (10041): Inferred latch for \"factor_dc_driverB\[8\]\" at Logica_miscare.v(124)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "factor_dc_driverB\[9\] Logica_miscare.v(124) " "Info (10041): Inferred latch for \"factor_dc_driverB\[9\]\" at Logica_miscare.v(124)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "factor_dc_driverB\[10\] Logica_miscare.v(124) " "Info (10041): Inferred latch for \"factor_dc_driverB\[10\]\" at Logica_miscare.v(124)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "factor_dc_driverB\[11\] Logica_miscare.v(124) " "Info (10041): Inferred latch for \"factor_dc_driverB\[11\]\" at Logica_miscare.v(124)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "factor_dc_driverA\[0\] Logica_miscare.v(124) " "Info (10041): Inferred latch for \"factor_dc_driverA\[0\]\" at Logica_miscare.v(124)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "factor_dc_driverA\[1\] Logica_miscare.v(124) " "Info (10041): Inferred latch for \"factor_dc_driverA\[1\]\" at Logica_miscare.v(124)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "factor_dc_driverA\[2\] Logica_miscare.v(124) " "Info (10041): Inferred latch for \"factor_dc_driverA\[2\]\" at Logica_miscare.v(124)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "factor_dc_driverA\[3\] Logica_miscare.v(124) " "Info (10041): Inferred latch for \"factor_dc_driverA\[3\]\" at Logica_miscare.v(124)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "factor_dc_driverA\[4\] Logica_miscare.v(124) " "Info (10041): Inferred latch for \"factor_dc_driverA\[4\]\" at Logica_miscare.v(124)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "factor_dc_driverA\[5\] Logica_miscare.v(124) " "Info (10041): Inferred latch for \"factor_dc_driverA\[5\]\" at Logica_miscare.v(124)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "factor_dc_driverA\[6\] Logica_miscare.v(124) " "Info (10041): Inferred latch for \"factor_dc_driverA\[6\]\" at Logica_miscare.v(124)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "factor_dc_driverA\[7\] Logica_miscare.v(124) " "Info (10041): Inferred latch for \"factor_dc_driverA\[7\]\" at Logica_miscare.v(124)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "factor_dc_driverA\[8\] Logica_miscare.v(124) " "Info (10041): Inferred latch for \"factor_dc_driverA\[8\]\" at Logica_miscare.v(124)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "factor_dc_driverA\[9\] Logica_miscare.v(124) " "Info (10041): Inferred latch for \"factor_dc_driverA\[9\]\" at Logica_miscare.v(124)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "factor_dc_driverA\[10\] Logica_miscare.v(124) " "Info (10041): Inferred latch for \"factor_dc_driverA\[10\]\" at Logica_miscare.v(124)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "factor_dc_driverA\[11\] Logica_miscare.v(124) " "Info (10041): Inferred latch for \"factor_dc_driverA\[11\]\" at Logica_miscare.v(124)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selectie_proba Selectie_proba:inst1 " "Info: Elaborating entity \"Selectie_proba\" for hierarchy \"Selectie_proba:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 496 344 480 624 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Logica_miscare:inst6\|factor_dc_driverA\[8\] Logica_miscare:inst6\|factor_dc_driverA\[11\] " "Info: Duplicate LATCH primitive \"Logica_miscare:inst6\|factor_dc_driverA\[8\]\" merged with LATCH primitive \"Logica_miscare:inst6\|factor_dc_driverA\[11\]\"" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Logica_miscare:inst6\|factor_dc_driverA\[7\] Logica_miscare:inst6\|factor_dc_driverA\[11\] " "Info: Duplicate LATCH primitive \"Logica_miscare:inst6\|factor_dc_driverA\[7\]\" merged with LATCH primitive \"Logica_miscare:inst6\|factor_dc_driverA\[11\]\"" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Logica_miscare:inst6\|factor_dc_driverA\[3\] Logica_miscare:inst6\|factor_dc_driverA\[11\] " "Info: Duplicate LATCH primitive \"Logica_miscare:inst6\|factor_dc_driverA\[3\]\" merged with LATCH primitive \"Logica_miscare:inst6\|factor_dc_driverA\[11\]\"" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Logica_miscare:inst6\|factor_dc_driverA\[0\] Logica_miscare:inst6\|factor_dc_driverA\[11\] " "Info: Duplicate LATCH primitive \"Logica_miscare:inst6\|factor_dc_driverA\[0\]\" merged with LATCH primitive \"Logica_miscare:inst6\|factor_dc_driverA\[11\]\"" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Logica_miscare:inst6\|factor_dc_driverA\[9\] Logica_miscare:inst6\|factor_dc_driverA\[10\] " "Info: Duplicate LATCH primitive \"Logica_miscare:inst6\|factor_dc_driverA\[9\]\" merged with LATCH primitive \"Logica_miscare:inst6\|factor_dc_driverA\[10\]\"" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Logica_miscare:inst6\|factor_dc_driverA\[6\] Logica_miscare:inst6\|factor_dc_driverA\[10\] " "Info: Duplicate LATCH primitive \"Logica_miscare:inst6\|factor_dc_driverA\[6\]\" merged with LATCH primitive \"Logica_miscare:inst6\|factor_dc_driverA\[10\]\"" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Logica_miscare:inst6\|factor_dc_driverB\[8\] Logica_miscare:inst6\|factor_dc_driverB\[11\] " "Info: Duplicate LATCH primitive \"Logica_miscare:inst6\|factor_dc_driverB\[8\]\" merged with LATCH primitive \"Logica_miscare:inst6\|factor_dc_driverB\[11\]\"" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Logica_miscare:inst6\|factor_dc_driverB\[7\] Logica_miscare:inst6\|factor_dc_driverB\[11\] " "Info: Duplicate LATCH primitive \"Logica_miscare:inst6\|factor_dc_driverB\[7\]\" merged with LATCH primitive \"Logica_miscare:inst6\|factor_dc_driverB\[11\]\"" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Logica_miscare:inst6\|factor_dc_driverB\[3\] Logica_miscare:inst6\|factor_dc_driverB\[11\] " "Info: Duplicate LATCH primitive \"Logica_miscare:inst6\|factor_dc_driverB\[3\]\" merged with LATCH primitive \"Logica_miscare:inst6\|factor_dc_driverB\[11\]\"" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Logica_miscare:inst6\|factor_dc_driverB\[0\] Logica_miscare:inst6\|factor_dc_driverB\[11\] " "Info: Duplicate LATCH primitive \"Logica_miscare:inst6\|factor_dc_driverB\[0\]\" merged with LATCH primitive \"Logica_miscare:inst6\|factor_dc_driverB\[11\]\"" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Logica_miscare:inst6\|factor_dc_driverB\[9\] Logica_miscare:inst6\|factor_dc_driverB\[10\] " "Info: Duplicate LATCH primitive \"Logica_miscare:inst6\|factor_dc_driverB\[9\]\" merged with LATCH primitive \"Logica_miscare:inst6\|factor_dc_driverB\[10\]\"" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Logica_miscare:inst6\|factor_dc_driverB\[6\] Logica_miscare:inst6\|factor_dc_driverB\[10\] " "Info: Duplicate LATCH primitive \"Logica_miscare:inst6\|factor_dc_driverB\[6\]\" merged with LATCH primitive \"Logica_miscare:inst6\|factor_dc_driverB\[10\]\"" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Logica_miscare:inst6\|factor_dc_driverA\[11\] " "Warning: Latch Logica_miscare:inst6\|factor_dc_driverA\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA senzor_2 " "Warning: Ports D and ENA on the latch are fed by the same signal senzor_2" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 736 -80 88 752 "senzor_2" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Logica_miscare:inst6\|factor_dc_driverA\[10\] " "Warning: Latch Logica_miscare:inst6\|factor_dc_driverA\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA senzor_2 " "Warning: Ports D and ENA on the latch are fed by the same signal senzor_2" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 736 -80 88 752 "senzor_2" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Logica_miscare:inst6\|factor_dc_driverB\[11\] " "Warning: Latch Logica_miscare:inst6\|factor_dc_driverB\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA senzor_4 " "Warning: Ports D and ENA on the latch are fed by the same signal senzor_4" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 768 -80 88 784 "senzor_4" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Logica_miscare:inst6\|factor_dc_driverB\[10\] " "Warning: Latch Logica_miscare:inst6\|factor_dc_driverB\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA senzor_4 " "Warning: Ports D and ENA on the latch are fed by the same signal senzor_4" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 768 -80 88 784 "senzor_4" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Logica_miscare:inst6\|stanga " "Warning: Latch Logica_miscare:inst6\|stanga has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA senzor_4 " "Warning: Ports D and ENA on the latch are fed by the same signal senzor_4" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 768 -80 88 784 "senzor_4" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 73 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Logica_miscare:inst6\|dreapta " "Warning: Latch Logica_miscare:inst6\|dreapta has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA senzor_2 " "Warning: Ports D and ENA on the latch are fed by the same signal senzor_2" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 736 -80 88 752 "senzor_2" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 72 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "test_factorDCA\[5\] GND " "Warning (13410): Pin \"test_factorDCA\[5\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 904 472 676 920 "test_factorDCA\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "test_factorDCA\[4\] VCC " "Warning (13410): Pin \"test_factorDCA\[4\]\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 904 472 676 920 "test_factorDCA\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "test_factorDCA\[2\] GND " "Warning (13410): Pin \"test_factorDCA\[2\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 904 472 676 920 "test_factorDCA\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "test_factorDCA\[1\] GND " "Warning (13410): Pin \"test_factorDCA\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 904 472 676 920 "test_factorDCA\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "test_factorDCB\[5\] GND " "Warning (13410): Pin \"test_factorDCB\[5\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 920 472 676 936 "test_factorDCB\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "test_factorDCB\[4\] VCC " "Warning (13410): Pin \"test_factorDCB\[4\]\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 920 472 676 936 "test_factorDCB\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "test_factorDCB\[2\] GND " "Warning (13410): Pin \"test_factorDCB\[2\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 920 472 676 936 "test_factorDCB\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "test_factorDCB\[1\] GND " "Warning (13410): Pin \"test_factorDCB\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 920 472 676 936 "test_factorDCB\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sisau " "Warning: Ignored assignments for entity \"sisau\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity sisau -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity sisau -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity sisau -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity sisau -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "194 " "Info: Implemented 194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "130 " "Info: Implemented 130 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 00:20:40 2024 " "Info: Processing ended: Tue May 14 00:20:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 00:20:42 2024 " "Info: Processing started: Tue May 14 00:20:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sisau -c sisau " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off sisau -c sisau" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "sisau EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"sisau\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 318 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 319 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 320 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 64 " "Critical Warning: No exact pin location assignment(s) for 38 pins of 64 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "circuit\[1\] " "Info: Pin circuit\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { circuit[1] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 584 600 776 600 "circuit\[1..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { circuit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 99 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "circuit\[0\] " "Info: Pin circuit\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { circuit[0] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 584 600 776 600 "circuit\[1..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { circuit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 100 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stare_pwm_test\[11\] " "Info: Pin stare_pwm_test\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { stare_pwm_test[11] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 288 952 1156 304 "stare_pwm_test\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stare_pwm_test[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 101 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stare_pwm_test\[10\] " "Info: Pin stare_pwm_test\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { stare_pwm_test[10] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 288 952 1156 304 "stare_pwm_test\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stare_pwm_test[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 102 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stare_pwm_test\[9\] " "Info: Pin stare_pwm_test\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { stare_pwm_test[9] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 288 952 1156 304 "stare_pwm_test\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stare_pwm_test[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 103 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stare_pwm_test\[8\] " "Info: Pin stare_pwm_test\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { stare_pwm_test[8] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 288 952 1156 304 "stare_pwm_test\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stare_pwm_test[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 104 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stare_pwm_test\[7\] " "Info: Pin stare_pwm_test\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { stare_pwm_test[7] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 288 952 1156 304 "stare_pwm_test\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stare_pwm_test[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 105 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stare_pwm_test\[6\] " "Info: Pin stare_pwm_test\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { stare_pwm_test[6] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 288 952 1156 304 "stare_pwm_test\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stare_pwm_test[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 106 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stare_pwm_test\[5\] " "Info: Pin stare_pwm_test\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { stare_pwm_test[5] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 288 952 1156 304 "stare_pwm_test\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stare_pwm_test[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 107 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stare_pwm_test\[4\] " "Info: Pin stare_pwm_test\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { stare_pwm_test[4] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 288 952 1156 304 "stare_pwm_test\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stare_pwm_test[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 108 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stare_pwm_test\[3\] " "Info: Pin stare_pwm_test\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { stare_pwm_test[3] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 288 952 1156 304 "stare_pwm_test\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stare_pwm_test[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 109 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stare_pwm_test\[2\] " "Info: Pin stare_pwm_test\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { stare_pwm_test[2] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 288 952 1156 304 "stare_pwm_test\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stare_pwm_test[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 110 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stare_pwm_test\[1\] " "Info: Pin stare_pwm_test\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { stare_pwm_test[1] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 288 952 1156 304 "stare_pwm_test\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stare_pwm_test[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 111 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stare_pwm_test\[0\] " "Info: Pin stare_pwm_test\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { stare_pwm_test[0] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 288 952 1156 304 "stare_pwm_test\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stare_pwm_test[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 112 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_factorDCA\[11\] " "Info: Pin test_factorDCA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_factorDCA[11] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 904 472 676 920 "test_factorDCA\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_factorDCA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 113 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_factorDCA\[10\] " "Info: Pin test_factorDCA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_factorDCA[10] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 904 472 676 920 "test_factorDCA\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_factorDCA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 114 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_factorDCA\[9\] " "Info: Pin test_factorDCA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_factorDCA[9] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 904 472 676 920 "test_factorDCA\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_factorDCA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 115 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_factorDCA\[8\] " "Info: Pin test_factorDCA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_factorDCA[8] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 904 472 676 920 "test_factorDCA\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_factorDCA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 116 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_factorDCA\[7\] " "Info: Pin test_factorDCA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_factorDCA[7] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 904 472 676 920 "test_factorDCA\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_factorDCA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 117 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_factorDCA\[6\] " "Info: Pin test_factorDCA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_factorDCA[6] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 904 472 676 920 "test_factorDCA\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_factorDCA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 118 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_factorDCA\[5\] " "Info: Pin test_factorDCA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_factorDCA[5] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 904 472 676 920 "test_factorDCA\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_factorDCA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 119 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_factorDCA\[4\] " "Info: Pin test_factorDCA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_factorDCA[4] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 904 472 676 920 "test_factorDCA\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_factorDCA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 120 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_factorDCA\[3\] " "Info: Pin test_factorDCA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_factorDCA[3] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 904 472 676 920 "test_factorDCA\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_factorDCA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 121 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_factorDCA\[2\] " "Info: Pin test_factorDCA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_factorDCA[2] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 904 472 676 920 "test_factorDCA\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_factorDCA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 122 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_factorDCA\[1\] " "Info: Pin test_factorDCA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_factorDCA[1] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 904 472 676 920 "test_factorDCA\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_factorDCA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 123 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_factorDCA\[0\] " "Info: Pin test_factorDCA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_factorDCA[0] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 904 472 676 920 "test_factorDCA\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_factorDCA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 124 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_factorDCB\[11\] " "Info: Pin test_factorDCB\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_factorDCB[11] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 920 472 676 936 "test_factorDCB\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_factorDCB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 125 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_factorDCB\[10\] " "Info: Pin test_factorDCB\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_factorDCB[10] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 920 472 676 936 "test_factorDCB\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_factorDCB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 126 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_factorDCB\[9\] " "Info: Pin test_factorDCB\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_factorDCB[9] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 920 472 676 936 "test_factorDCB\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_factorDCB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 127 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_factorDCB\[8\] " "Info: Pin test_factorDCB\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_factorDCB[8] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 920 472 676 936 "test_factorDCB\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_factorDCB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 128 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_factorDCB\[7\] " "Info: Pin test_factorDCB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_factorDCB[7] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 920 472 676 936 "test_factorDCB\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_factorDCB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 129 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_factorDCB\[6\] " "Info: Pin test_factorDCB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_factorDCB[6] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 920 472 676 936 "test_factorDCB\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_factorDCB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 130 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_factorDCB\[5\] " "Info: Pin test_factorDCB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_factorDCB[5] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 920 472 676 936 "test_factorDCB\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_factorDCB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 131 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_factorDCB\[4\] " "Info: Pin test_factorDCB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_factorDCB[4] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 920 472 676 936 "test_factorDCB\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_factorDCB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 132 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_factorDCB\[3\] " "Info: Pin test_factorDCB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_factorDCB[3] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 920 472 676 936 "test_factorDCB\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_factorDCB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 133 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_factorDCB\[2\] " "Info: Pin test_factorDCB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_factorDCB[2] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 920 472 676 936 "test_factorDCB\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_factorDCB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 134 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_factorDCB\[1\] " "Info: Pin test_factorDCB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_factorDCB[1] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 920 472 676 936 "test_factorDCB\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_factorDCB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 135 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_factorDCB\[0\] " "Info: Pin test_factorDCB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { test_factorDCB[0] } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 920 472 676 936 "test_factorDCB\[11..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_factorDCB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 136 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_10:inst\|inst12 " "Info: Destination node divizor_frecventa:inst2\|divizor_10:inst\|inst12" {  } { { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/divizor_10.bdf" { { 264 880 944 344 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_10:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 65 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 288 -24 144 304 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 138 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divizor_frecventa:inst2\|divizor_10:inst\|inst12  " "Info: Automatically promoted node divizor_frecventa:inst2\|divizor_10:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_10:inst\|inst12 " "Info: Destination node divizor_frecventa:inst2\|divizor_10:inst\|inst12" {  } { { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/divizor_10.bdf" { { 264 880 944 344 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_10:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 65 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_10:inst\|inst10~0 " "Info: Destination node divizor_frecventa:inst2\|divizor_10:inst\|inst10~0" {  } { { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/divizor_10.bdf" { { 256 536 600 336 "inst10" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_10:inst|inst10~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 275 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst\|inst12 " "Info: Destination node divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst\|inst12" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 168 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/divizor_10.bdf" { { 264 880 944 344 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_10:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 65 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Logica_miscare:inst6\|always0~1  " "Info: Automatically promoted node Logica_miscare:inst6\|always0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Logica_miscare:inst6|always0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 272 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncing:inst5\|inst3  " "Info: Automatically promoted node debouncing:inst5\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/debouncing.bdf" { { 176 672 736 224 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debouncing:inst5|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 163 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Logica_miscare:inst6\|factor_dc_driverA\[11\]~1  " "Info: Automatically promoted node Logica_miscare:inst6\|factor_dc_driverA\[11\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Logica_miscare:inst6|factor_dc_driverA[11]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 253 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst1\|inst12  " "Info: Automatically promoted node divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst1\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst2\|inst12 " "Info: Destination node divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst2\|inst12" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 176 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst1\|inst12~0 " "Info: Destination node divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst1\|inst12~0" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 291 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst1\|inst10~0 " "Info: Destination node divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst1\|inst10~0" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 224 440 504 304 "inst10" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 292 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 172 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst2\|inst12  " "Info: Automatically promoted node divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst2\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst\|inst12 " "Info: Destination node divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst\|inst12" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 180 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst2\|inst12~0 " "Info: Destination node divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst2\|inst12~0" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 288 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst2\|inst10~0 " "Info: Destination node divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst2\|inst10~0" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 224 440 504 304 "inst10" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 289 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 176 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst\|inst12  " "Info: Automatically promoted node divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst1\|inst12 " "Info: Destination node divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst1\|inst12" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 172 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst\|inst12~0 " "Info: Destination node divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst\|inst12~0" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 294 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst\|inst10~0 " "Info: Destination node divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst\|inst10~0" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 224 440 504 304 "inst10" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 295 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 168 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "38 unused 3.3V 0 38 0 " "Info: Number of I/O pins in group: 38 (unused VREF, 3.3V VCCIO, 0 input, 38 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 6 13 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 15 8 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 8 15 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.027 ns register register " "Info: Estimated most critical path is register to register delay of 4.027 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Logica_miscare:inst6\|count_ture\[0\] 1 REG LAB_X25_Y9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X25_Y9; Fanout = 2; REG Node = 'Logica_miscare:inst6\|count_ture\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Logica_miscare:inst6|count_ture[0] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.621 ns) 1.199 ns Logica_miscare:inst6\|Add0~1 2 COMB LAB_X25_Y9 2 " "Info: 2: + IC(0.578 ns) + CELL(0.621 ns) = 1.199 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { Logica_miscare:inst6|count_ture[0] Logica_miscare:inst6|Add0~1 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.285 ns Logica_miscare:inst6\|Add0~3 3 COMB LAB_X25_Y9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.285 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Logica_miscare:inst6|Add0~1 Logica_miscare:inst6|Add0~3 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 1.791 ns Logica_miscare:inst6\|Add0~4 4 COMB LAB_X25_Y9 2 " "Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 1.791 ns; Loc. = LAB_X25_Y9; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|Add0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Logica_miscare:inst6|Add0~3 Logica_miscare:inst6|Add0~4 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.370 ns) 2.909 ns Logica_miscare:inst6\|count_ture~21 5 COMB LAB_X26_Y9 1 " "Info: 5: + IC(0.748 ns) + CELL(0.370 ns) = 2.909 ns; Loc. = LAB_X26_Y9; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|count_ture~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { Logica_miscare:inst6|Add0~4 Logica_miscare:inst6|count_ture~21 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.624 ns) 4.027 ns Logica_miscare:inst6\|count_ture\[2\] 6 REG LAB_X25_Y9 2 " "Info: 6: + IC(0.494 ns) + CELL(0.624 ns) = 4.027 ns; Loc. = LAB_X25_Y9; Fanout = 2; REG Node = 'Logica_miscare:inst6\|count_ture\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { Logica_miscare:inst6|count_ture~21 Logica_miscare:inst6|count_ture[2] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.207 ns ( 54.81 % ) " "Info: Total cell delay = 2.207 ns ( 54.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.820 ns ( 45.19 % ) " "Info: Total interconnect delay = 1.820 ns ( 45.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.027 ns" { Logica_miscare:inst6|count_ture[0] Logica_miscare:inst6|Add0~1 Logica_miscare:inst6|Add0~3 Logica_miscare:inst6|Add0~4 Logica_miscare:inst6|count_ture~21 Logica_miscare:inst6|count_ture[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "56 " "Warning: Found 56 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PWM_B 0 " "Info: Pin \"PWM_B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PWM_A 0 " "Info: Pin \"PWM_A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PWM_C 0 " "Info: Pin \"PWM_C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_IN1_D2 0 " "Info: Pin \"C_IN1_D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_IN2_D2 0 " "Info: Pin \"C_IN2_D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_IN3_D2 0 " "Info: Pin \"D_IN3_D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_IN4_D2 0 " "Info: Pin \"D_IN4_D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_IN1_D1 0 " "Info: Pin \"A_IN1_D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_IN2_D1 0 " "Info: Pin \"A_IN2_D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_IN3_D1 0 " "Info: Pin \"B_IN3_D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_IN4_D1 0 " "Info: Pin \"B_IN4_D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PWM_D 0 " "Info: Pin \"PWM_D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "info_circuit1 0 " "Info: Pin \"info_circuit1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "info_circuit2 0 " "Info: Pin \"info_circuit2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "info_circuit3 0 " "Info: Pin \"info_circuit3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "info_circuit1_board 0 " "Info: Pin \"info_circuit1_board\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "info_circuit2_board 0 " "Info: Pin \"info_circuit2_board\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "info_circuit3_board 0 " "Info: Pin \"info_circuit3_board\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "circuit\[1\] 0 " "Info: Pin \"circuit\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "circuit\[0\] 0 " "Info: Pin \"circuit\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stare_pwm_test\[11\] 0 " "Info: Pin \"stare_pwm_test\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stare_pwm_test\[10\] 0 " "Info: Pin \"stare_pwm_test\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stare_pwm_test\[9\] 0 " "Info: Pin \"stare_pwm_test\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stare_pwm_test\[8\] 0 " "Info: Pin \"stare_pwm_test\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stare_pwm_test\[7\] 0 " "Info: Pin \"stare_pwm_test\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stare_pwm_test\[6\] 0 " "Info: Pin \"stare_pwm_test\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stare_pwm_test\[5\] 0 " "Info: Pin \"stare_pwm_test\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stare_pwm_test\[4\] 0 " "Info: Pin \"stare_pwm_test\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stare_pwm_test\[3\] 0 " "Info: Pin \"stare_pwm_test\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stare_pwm_test\[2\] 0 " "Info: Pin \"stare_pwm_test\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stare_pwm_test\[1\] 0 " "Info: Pin \"stare_pwm_test\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stare_pwm_test\[0\] 0 " "Info: Pin \"stare_pwm_test\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_factorDCA\[11\] 0 " "Info: Pin \"test_factorDCA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_factorDCA\[10\] 0 " "Info: Pin \"test_factorDCA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_factorDCA\[9\] 0 " "Info: Pin \"test_factorDCA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_factorDCA\[8\] 0 " "Info: Pin \"test_factorDCA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_factorDCA\[7\] 0 " "Info: Pin \"test_factorDCA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_factorDCA\[6\] 0 " "Info: Pin \"test_factorDCA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_factorDCA\[5\] 0 " "Info: Pin \"test_factorDCA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_factorDCA\[4\] 0 " "Info: Pin \"test_factorDCA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_factorDCA\[3\] 0 " "Info: Pin \"test_factorDCA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_factorDCA\[2\] 0 " "Info: Pin \"test_factorDCA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_factorDCA\[1\] 0 " "Info: Pin \"test_factorDCA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_factorDCA\[0\] 0 " "Info: Pin \"test_factorDCA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_factorDCB\[11\] 0 " "Info: Pin \"test_factorDCB\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_factorDCB\[10\] 0 " "Info: Pin \"test_factorDCB\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_factorDCB\[9\] 0 " "Info: Pin \"test_factorDCB\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_factorDCB\[8\] 0 " "Info: Pin \"test_factorDCB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_factorDCB\[7\] 0 " "Info: Pin \"test_factorDCB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_factorDCB\[6\] 0 " "Info: Pin \"test_factorDCB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_factorDCB\[5\] 0 " "Info: Pin \"test_factorDCB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_factorDCB\[4\] 0 " "Info: Pin \"test_factorDCB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_factorDCB\[3\] 0 " "Info: Pin \"test_factorDCB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_factorDCB\[2\] 0 " "Info: Pin \"test_factorDCB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_factorDCB\[1\] 0 " "Info: Pin \"test_factorDCB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_factorDCB\[0\] 0 " "Info: Pin \"test_factorDCB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 00:20:46 2024 " "Info: Processing ended: Tue May 14 00:20:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 00:20:47 2024 " "Info: Processing started: Tue May 14 00:20:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sisau -c sisau " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off sisau -c sisau" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 00:20:49 2024 " "Info: Processing ended: Tue May 14 00:20:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 00:20:50 2024 " "Info: Processing started: Tue May 14 00:20:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Logica_miscare:inst6\|factor_dc_driverA\[11\] " "Warning: Node \"Logica_miscare:inst6\|factor_dc_driverA\[11\]\" is a latch" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Logica_miscare:inst6\|dreapta " "Warning: Node \"Logica_miscare:inst6\|dreapta\" is a latch" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Logica_miscare:inst6\|stanga " "Warning: Node \"Logica_miscare:inst6\|stanga\" is a latch" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Logica_miscare:inst6\|factor_dc_driverA\[10\] " "Warning: Node \"Logica_miscare:inst6\|factor_dc_driverA\[10\]\" is a latch" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Logica_miscare:inst6\|factor_dc_driverB\[11\] " "Warning: Node \"Logica_miscare:inst6\|factor_dc_driverB\[11\]\" is a latch" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Logica_miscare:inst6\|factor_dc_driverB\[10\] " "Warning: Node \"Logica_miscare:inst6\|factor_dc_driverB\[10\]\" is a latch" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Logica_miscare:inst6\|count_ture\[0\] " "Warning: Node \"Logica_miscare:inst6\|count_ture\[0\]\" is a latch" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 151 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Logica_miscare:inst6\|count_ture\[1\] " "Warning: Node \"Logica_miscare:inst6\|count_ture\[1\]\" is a latch" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 151 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Logica_miscare:inst6\|count_ture\[2\] " "Warning: Node \"Logica_miscare:inst6\|count_ture\[2\]\" is a latch" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 151 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Logica_miscare:inst6\|count_ture\[3\] " "Warning: Node \"Logica_miscare:inst6\|count_ture\[3\]\" is a latch" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 151 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Logica_miscare:inst6\|count_ture\[4\] " "Warning: Node \"Logica_miscare:inst6\|count_ture\[4\]\" is a latch" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 151 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Logica_miscare:inst6\|count_ture\[5\] " "Warning: Node \"Logica_miscare:inst6\|count_ture\[5\]\" is a latch" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 151 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Logica_miscare:inst6\|count_ture\[6\] " "Warning: Node \"Logica_miscare:inst6\|count_ture\[6\]\" is a latch" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 151 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Logica_miscare:inst6\|count_ture\[7\] " "Warning: Node \"Logica_miscare:inst6\|count_ture\[7\]\" is a latch" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 151 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 288 -24 144 304 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "senzor_2 " "Info: Assuming node \"senzor_2\" is a latch enable. Will not compute fmax for this pin." {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 736 -80 88 752 "senzor_2" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "senzor_4 " "Info: Assuming node \"senzor_4\" is a latch enable. Will not compute fmax for this pin." {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 768 -80 88 784 "senzor_4" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "senzor_3 " "Info: Assuming node \"senzor_3\" is a latch enable. Will not compute fmax for this pin." {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 752 -80 88 768 "senzor_3" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "senzon_1 " "Info: Assuming node \"senzon_1\" is a latch enable. Will not compute fmax for this pin." {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 704 -80 88 720 "senzon_1" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "senzor_5 " "Info: Assuming node \"senzor_5\" is a latch enable. Will not compute fmax for this pin." {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 800 -80 88 816 "senzor_5" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "17 " "Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "debouncing:inst16\|inst " "Info: Detected ripple clock \"debouncing:inst16\|inst\" as buffer" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/debouncing.bdf" { { 200 352 416 280 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncing:inst16\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncing:inst16\|inst1 " "Info: Detected ripple clock \"debouncing:inst16\|inst1\" as buffer" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/debouncing.bdf" { { 200 512 576 280 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncing:inst16\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "debouncing:inst16\|inst3 " "Info: Detected gated clock \"debouncing:inst16\|inst3\" as buffer" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/debouncing.bdf" { { 176 672 736 224 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncing:inst16\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst\|inst12 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst\|inst12\" as buffer" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst1\|inst12 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst1\|inst12\" as buffer" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst1\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst2\|inst12 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst2\|inst12\" as buffer" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst2\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst\|inst12 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst\|inst12\" as buffer" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst1\|inst12 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst1\|inst12\" as buffer" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst1\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst2\|inst12 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst2\|inst12\" as buffer" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst2\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_5:inst3\|inst2 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_5:inst3\|inst2\" as buffer" {  } { { "divizor_5.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/divizor_5.bdf" { { 272 696 760 352 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_5:inst3\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncing:inst5\|inst1 " "Info: Detected ripple clock \"debouncing:inst5\|inst1\" as buffer" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/debouncing.bdf" { { 200 512 576 280 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncing:inst5\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncing:inst5\|inst " "Info: Detected ripple clock \"debouncing:inst5\|inst\" as buffer" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/debouncing.bdf" { { 200 352 416 280 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncing:inst5\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "debouncing:inst5\|inst3 " "Info: Detected gated clock \"debouncing:inst5\|inst3\" as buffer" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/debouncing.bdf" { { 176 672 736 224 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncing:inst5\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Logica_miscare:inst6\|always0~1 " "Info: Detected gated clock \"Logica_miscare:inst6\|always0~1\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Logica_miscare:inst6\|always0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Logica_miscare:inst6\|dreapta~0 " "Info: Detected gated clock \"Logica_miscare:inst6\|dreapta~0\" as buffer" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 72 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Logica_miscare:inst6\|dreapta~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Logica_miscare:inst6\|factor_dc_driverA\[11\]~1 " "Info: Detected gated clock \"Logica_miscare:inst6\|factor_dc_driverA\[11\]~1\" as buffer" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Logica_miscare:inst6\|factor_dc_driverA\[11\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_10:inst\|inst12 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_10:inst\|inst12\" as buffer" {  } { { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/divizor_10.bdf" { { 264 880 944 344 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_10:inst\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register generator_PWM_v2:inst\|stare_numarator\[5\] register generator_PWM_v2:inst\|sute\[0\] 287.36 MHz 3.48 ns Internal " "Info: Clock \"clk\" has Internal fmax of 287.36 MHz between source register \"generator_PWM_v2:inst\|stare_numarator\[5\]\" and destination register \"generator_PWM_v2:inst\|sute\[0\]\" (period= 3.48 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.215 ns + Longest register register " "Info: + Longest register to register delay is 3.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns generator_PWM_v2:inst\|stare_numarator\[5\] 1 REG LCFF_X22_Y4_N27 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y4_N27; Fanout = 8; REG Node = 'generator_PWM_v2:inst\|stare_numarator\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { generator_PWM_v2:inst|stare_numarator[5] } "NODE_NAME" } } { "generator_PWM_v2.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/generator_PWM_v2.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.651 ns) 1.451 ns generator_PWM_v2:inst\|Equal1~0 2 COMB LCCOMB_X21_Y4_N10 1 " "Info: 2: + IC(0.800 ns) + CELL(0.651 ns) = 1.451 ns; Loc. = LCCOMB_X21_Y4_N10; Fanout = 1; COMB Node = 'generator_PWM_v2:inst\|Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { generator_PWM_v2:inst|stare_numarator[5] generator_PWM_v2:inst|Equal1~0 } "NODE_NAME" } } { "generator_PWM_v2.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/generator_PWM_v2.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.202 ns) 2.029 ns generator_PWM_v2:inst\|sute\[0\]~1 3 COMB LCCOMB_X21_Y4_N22 4 " "Info: 3: + IC(0.376 ns) + CELL(0.202 ns) = 2.029 ns; Loc. = LCCOMB_X21_Y4_N22; Fanout = 4; COMB Node = 'generator_PWM_v2:inst\|sute\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { generator_PWM_v2:inst|Equal1~0 generator_PWM_v2:inst|sute[0]~1 } "NODE_NAME" } } { "generator_PWM_v2.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/generator_PWM_v2.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.855 ns) 3.215 ns generator_PWM_v2:inst\|sute\[0\] 4 REG LCFF_X21_Y4_N7 7 " "Info: 4: + IC(0.331 ns) + CELL(0.855 ns) = 3.215 ns; Loc. = LCFF_X21_Y4_N7; Fanout = 7; REG Node = 'generator_PWM_v2:inst\|sute\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { generator_PWM_v2:inst|sute[0]~1 generator_PWM_v2:inst|sute[0] } "NODE_NAME" } } { "generator_PWM_v2.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/generator_PWM_v2.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.708 ns ( 53.13 % ) " "Info: Total cell delay = 1.708 ns ( 53.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.507 ns ( 46.87 % ) " "Info: Total interconnect delay = 1.507 ns ( 46.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.215 ns" { generator_PWM_v2:inst|stare_numarator[5] generator_PWM_v2:inst|Equal1~0 generator_PWM_v2:inst|sute[0]~1 generator_PWM_v2:inst|sute[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.215 ns" { generator_PWM_v2:inst|stare_numarator[5] {} generator_PWM_v2:inst|Equal1~0 {} generator_PWM_v2:inst|sute[0]~1 {} generator_PWM_v2:inst|sute[0] {} } { 0.000ns 0.800ns 0.376ns 0.331ns } { 0.000ns 0.651ns 0.202ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.934 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 4.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 288 -24 144 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns divizor_frecventa:inst2\|divizor_10:inst\|inst12 2 REG LCFF_X1_Y6_N31 4 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 4; REG Node = 'divizor_frecventa:inst2\|divizor_10:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 } "NODE_NAME" } } { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/divizor_10.bdf" { { 264 880 944 344 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.000 ns) 3.429 ns divizor_frecventa:inst2\|divizor_10:inst\|inst12~clkctrl 3 COMB CLKCTRL_G3 15 " "Info: 3: + IC(0.835 ns) + CELL(0.000 ns) = 3.429 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'divizor_frecventa:inst2\|divizor_10:inst\|inst12~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { divizor_frecventa:inst2|divizor_10:inst|inst12 divizor_frecventa:inst2|divizor_10:inst|inst12~clkctrl } "NODE_NAME" } } { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/divizor_10.bdf" { { 264 880 944 344 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 4.934 ns generator_PWM_v2:inst\|sute\[0\] 4 REG LCFF_X21_Y4_N7 7 " "Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 4.934 ns; Loc. = LCFF_X21_Y4_N7; Fanout = 7; REG Node = 'generator_PWM_v2:inst\|sute\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { divizor_frecventa:inst2|divizor_10:inst|inst12~clkctrl generator_PWM_v2:inst|sute[0] } "NODE_NAME" } } { "generator_PWM_v2.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/generator_PWM_v2.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 55.45 % ) " "Info: Total cell delay = 2.736 ns ( 55.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.198 ns ( 44.55 % ) " "Info: Total interconnect delay = 2.198 ns ( 44.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.934 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 divizor_frecventa:inst2|divizor_10:inst|inst12~clkctrl generator_PWM_v2:inst|sute[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.934 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} divizor_frecventa:inst2|divizor_10:inst|inst12~clkctrl {} generator_PWM_v2:inst|sute[0] {} } { 0.000ns 0.000ns 0.524ns 0.835ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.935 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 4.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 288 -24 144 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns divizor_frecventa:inst2\|divizor_10:inst\|inst12 2 REG LCFF_X1_Y6_N31 4 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 4; REG Node = 'divizor_frecventa:inst2\|divizor_10:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 } "NODE_NAME" } } { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/divizor_10.bdf" { { 264 880 944 344 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.000 ns) 3.429 ns divizor_frecventa:inst2\|divizor_10:inst\|inst12~clkctrl 3 COMB CLKCTRL_G3 15 " "Info: 3: + IC(0.835 ns) + CELL(0.000 ns) = 3.429 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'divizor_frecventa:inst2\|divizor_10:inst\|inst12~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { divizor_frecventa:inst2|divizor_10:inst|inst12 divizor_frecventa:inst2|divizor_10:inst|inst12~clkctrl } "NODE_NAME" } } { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/divizor_10.bdf" { { 264 880 944 344 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 4.935 ns generator_PWM_v2:inst\|stare_numarator\[5\] 4 REG LCFF_X22_Y4_N27 8 " "Info: 4: + IC(0.840 ns) + CELL(0.666 ns) = 4.935 ns; Loc. = LCFF_X22_Y4_N27; Fanout = 8; REG Node = 'generator_PWM_v2:inst\|stare_numarator\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { divizor_frecventa:inst2|divizor_10:inst|inst12~clkctrl generator_PWM_v2:inst|stare_numarator[5] } "NODE_NAME" } } { "generator_PWM_v2.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/generator_PWM_v2.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 55.44 % ) " "Info: Total cell delay = 2.736 ns ( 55.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.199 ns ( 44.56 % ) " "Info: Total interconnect delay = 2.199 ns ( 44.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.935 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 divizor_frecventa:inst2|divizor_10:inst|inst12~clkctrl generator_PWM_v2:inst|stare_numarator[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.935 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} divizor_frecventa:inst2|divizor_10:inst|inst12~clkctrl {} generator_PWM_v2:inst|stare_numarator[5] {} } { 0.000ns 0.000ns 0.524ns 0.835ns 0.840ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.934 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 divizor_frecventa:inst2|divizor_10:inst|inst12~clkctrl generator_PWM_v2:inst|sute[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.934 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} divizor_frecventa:inst2|divizor_10:inst|inst12~clkctrl {} generator_PWM_v2:inst|sute[0] {} } { 0.000ns 0.000ns 0.524ns 0.835ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.935 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 divizor_frecventa:inst2|divizor_10:inst|inst12~clkctrl generator_PWM_v2:inst|stare_numarator[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.935 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} divizor_frecventa:inst2|divizor_10:inst|inst12~clkctrl {} generator_PWM_v2:inst|stare_numarator[5] {} } { 0.000ns 0.000ns 0.524ns 0.835ns 0.840ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "generator_PWM_v2.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/generator_PWM_v2.v" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "generator_PWM_v2.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/generator_PWM_v2.v" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.215 ns" { generator_PWM_v2:inst|stare_numarator[5] generator_PWM_v2:inst|Equal1~0 generator_PWM_v2:inst|sute[0]~1 generator_PWM_v2:inst|sute[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.215 ns" { generator_PWM_v2:inst|stare_numarator[5] {} generator_PWM_v2:inst|Equal1~0 {} generator_PWM_v2:inst|sute[0]~1 {} generator_PWM_v2:inst|sute[0] {} } { 0.000ns 0.800ns 0.376ns 0.331ns } { 0.000ns 0.651ns 0.202ns 0.855ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.934 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 divizor_frecventa:inst2|divizor_10:inst|inst12~clkctrl generator_PWM_v2:inst|sute[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.934 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} divizor_frecventa:inst2|divizor_10:inst|inst12~clkctrl {} generator_PWM_v2:inst|sute[0] {} } { 0.000ns 0.000ns 0.524ns 0.835ns 0.839ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.935 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 divizor_frecventa:inst2|divizor_10:inst|inst12~clkctrl generator_PWM_v2:inst|stare_numarator[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.935 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} divizor_frecventa:inst2|divizor_10:inst|inst12~clkctrl {} generator_PWM_v2:inst|stare_numarator[5] {} } { 0.000ns 0.000ns 0.524ns 0.835ns 0.840ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "senzor_2 register register Logica_miscare:inst6\|dreapta Logica_miscare:inst6\|factor_dc_driverA\[10\] 360.1 MHz Internal " "Info: Clock \"senzor_2\" Internal fmax is restricted to 360.1 MHz between source register \"Logica_miscare:inst6\|dreapta\" and destination register \"Logica_miscare:inst6\|factor_dc_driverA\[10\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.942 ns + Longest register register " "Info: + Longest register to register delay is 1.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Logica_miscare:inst6\|dreapta 1 REG LCCOMB_X27_Y8_N4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y8_N4; Fanout = 4; REG Node = 'Logica_miscare:inst6\|dreapta'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Logica_miscare:inst6|dreapta } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.370 ns) 0.764 ns Logica_miscare:inst6\|always0~0 2 COMB LCCOMB_X27_Y8_N18 4 " "Info: 2: + IC(0.394 ns) + CELL(0.370 ns) = 0.764 ns; Loc. = LCCOMB_X27_Y8_N18; Fanout = 4; COMB Node = 'Logica_miscare:inst6\|always0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { Logica_miscare:inst6|dreapta Logica_miscare:inst6|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 1.355 ns Logica_miscare:inst6\|factor_dc_driverA\[11\]~0 3 COMB LCCOMB_X27_Y8_N10 2 " "Info: 3: + IC(0.385 ns) + CELL(0.206 ns) = 1.355 ns; Loc. = LCCOMB_X27_Y8_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|factor_dc_driverA\[11\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Logica_miscare:inst6|always0~0 Logica_miscare:inst6|factor_dc_driverA[11]~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 1.942 ns Logica_miscare:inst6\|factor_dc_driverA\[10\] 4 REG LCCOMB_X27_Y8_N24 6 " "Info: 4: + IC(0.381 ns) + CELL(0.206 ns) = 1.942 ns; Loc. = LCCOMB_X27_Y8_N24; Fanout = 6; REG Node = 'Logica_miscare:inst6\|factor_dc_driverA\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { Logica_miscare:inst6|factor_dc_driverA[11]~0 Logica_miscare:inst6|factor_dc_driverA[10] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.782 ns ( 40.27 % ) " "Info: Total cell delay = 0.782 ns ( 40.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 59.73 % ) " "Info: Total interconnect delay = 1.160 ns ( 59.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.942 ns" { Logica_miscare:inst6|dreapta Logica_miscare:inst6|always0~0 Logica_miscare:inst6|factor_dc_driverA[11]~0 Logica_miscare:inst6|factor_dc_driverA[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.942 ns" { Logica_miscare:inst6|dreapta {} Logica_miscare:inst6|always0~0 {} Logica_miscare:inst6|factor_dc_driverA[11]~0 {} Logica_miscare:inst6|factor_dc_driverA[10] {} } { 0.000ns 0.394ns 0.385ns 0.381ns } { 0.000ns 0.370ns 0.206ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.151 ns - Smallest " "Info: - Smallest clock skew is 2.151 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzor_2 destination 5.634 ns + Shortest register " "Info: + Shortest clock path from clock \"senzor_2\" to destination register is 5.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzor_2 1 CLK PIN_103 9 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 9; CLK Node = 'senzor_2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_2 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 736 -80 88 752 "senzor_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.206 ns) 2.904 ns Logica_miscare:inst6\|factor_dc_driverA\[11\]~1 2 COMB LCCOMB_X27_Y8_N16 1 " "Info: 2: + IC(1.753 ns) + CELL(0.206 ns) = 2.904 ns; Loc. = LCCOMB_X27_Y8_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|factor_dc_driverA\[11\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.959 ns" { senzor_2 Logica_miscare:inst6|factor_dc_driverA[11]~1 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.000 ns) 3.882 ns Logica_miscare:inst6\|factor_dc_driverA\[11\]~1clkctrl 3 COMB CLKCTRL_G4 4 " "Info: 3: + IC(0.978 ns) + CELL(0.000 ns) = 3.882 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6\|factor_dc_driverA\[11\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Logica_miscare:inst6|factor_dc_driverA[11]~1 Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.370 ns) 5.634 ns Logica_miscare:inst6\|factor_dc_driverA\[10\] 4 REG LCCOMB_X27_Y8_N24 6 " "Info: 4: + IC(1.382 ns) + CELL(0.370 ns) = 5.634 ns; Loc. = LCCOMB_X27_Y8_N24; Fanout = 6; REG Node = 'Logica_miscare:inst6\|factor_dc_driverA\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl Logica_miscare:inst6|factor_dc_driverA[10] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 27.00 % ) " "Info: Total cell delay = 1.521 ns ( 27.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.113 ns ( 73.00 % ) " "Info: Total interconnect delay = 4.113 ns ( 73.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.634 ns" { senzor_2 Logica_miscare:inst6|factor_dc_driverA[11]~1 Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl Logica_miscare:inst6|factor_dc_driverA[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.634 ns" { senzor_2 {} senzor_2~combout {} Logica_miscare:inst6|factor_dc_driverA[11]~1 {} Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl {} Logica_miscare:inst6|factor_dc_driverA[10] {} } { 0.000ns 0.000ns 1.753ns 0.978ns 1.382ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.370ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzor_2 source 3.483 ns - Longest register " "Info: - Longest clock path from clock \"senzor_2\" to source register is 3.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzor_2 1 CLK PIN_103 9 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 9; CLK Node = 'senzor_2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_2 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 736 -80 88 752 "senzor_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.749 ns) + CELL(0.206 ns) 2.900 ns Logica_miscare:inst6\|dreapta~0 2 COMB LCCOMB_X27_Y8_N6 2 " "Info: 2: + IC(1.749 ns) + CELL(0.206 ns) = 2.900 ns; Loc. = LCCOMB_X27_Y8_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|dreapta~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.955 ns" { senzor_2 Logica_miscare:inst6|dreapta~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 3.483 ns Logica_miscare:inst6\|dreapta 3 REG LCCOMB_X27_Y8_N4 4 " "Info: 3: + IC(0.377 ns) + CELL(0.206 ns) = 3.483 ns; Loc. = LCCOMB_X27_Y8_N4; Fanout = 4; REG Node = 'Logica_miscare:inst6\|dreapta'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { Logica_miscare:inst6|dreapta~0 Logica_miscare:inst6|dreapta } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.357 ns ( 38.96 % ) " "Info: Total cell delay = 1.357 ns ( 38.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.126 ns ( 61.04 % ) " "Info: Total interconnect delay = 2.126 ns ( 61.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.483 ns" { senzor_2 Logica_miscare:inst6|dreapta~0 Logica_miscare:inst6|dreapta } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.483 ns" { senzor_2 {} senzor_2~combout {} Logica_miscare:inst6|dreapta~0 {} Logica_miscare:inst6|dreapta {} } { 0.000ns 0.000ns 1.749ns 0.377ns } { 0.000ns 0.945ns 0.206ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.634 ns" { senzor_2 Logica_miscare:inst6|factor_dc_driverA[11]~1 Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl Logica_miscare:inst6|factor_dc_driverA[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.634 ns" { senzor_2 {} senzor_2~combout {} Logica_miscare:inst6|factor_dc_driverA[11]~1 {} Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl {} Logica_miscare:inst6|factor_dc_driverA[10] {} } { 0.000ns 0.000ns 1.753ns 0.978ns 1.382ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.370ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.483 ns" { senzor_2 Logica_miscare:inst6|dreapta~0 Logica_miscare:inst6|dreapta } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.483 ns" { senzor_2 {} senzor_2~combout {} Logica_miscare:inst6|dreapta~0 {} Logica_miscare:inst6|dreapta {} } { 0.000ns 0.000ns 1.749ns 0.377ns } { 0.000ns 0.945ns 0.206ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 72 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.419 ns + " "Info: + Micro setup delay of destination is 1.419 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.942 ns" { Logica_miscare:inst6|dreapta Logica_miscare:inst6|always0~0 Logica_miscare:inst6|factor_dc_driverA[11]~0 Logica_miscare:inst6|factor_dc_driverA[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.942 ns" { Logica_miscare:inst6|dreapta {} Logica_miscare:inst6|always0~0 {} Logica_miscare:inst6|factor_dc_driverA[11]~0 {} Logica_miscare:inst6|factor_dc_driverA[10] {} } { 0.000ns 0.394ns 0.385ns 0.381ns } { 0.000ns 0.370ns 0.206ns 0.206ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.634 ns" { senzor_2 Logica_miscare:inst6|factor_dc_driverA[11]~1 Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl Logica_miscare:inst6|factor_dc_driverA[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.634 ns" { senzor_2 {} senzor_2~combout {} Logica_miscare:inst6|factor_dc_driverA[11]~1 {} Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl {} Logica_miscare:inst6|factor_dc_driverA[10] {} } { 0.000ns 0.000ns 1.753ns 0.978ns 1.382ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.370ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.483 ns" { senzor_2 Logica_miscare:inst6|dreapta~0 Logica_miscare:inst6|dreapta } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.483 ns" { senzor_2 {} senzor_2~combout {} Logica_miscare:inst6|dreapta~0 {} Logica_miscare:inst6|dreapta {} } { 0.000ns 0.000ns 1.749ns 0.377ns } { 0.000ns 0.945ns 0.206ns 0.206ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Logica_miscare:inst6|factor_dc_driverA[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { Logica_miscare:inst6|factor_dc_driverA[10] {} } {  } {  } "" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "senzor_4 register register Logica_miscare:inst6\|dreapta Logica_miscare:inst6\|factor_dc_driverA\[10\] 360.1 MHz Internal " "Info: Clock \"senzor_4\" Internal fmax is restricted to 360.1 MHz between source register \"Logica_miscare:inst6\|dreapta\" and destination register \"Logica_miscare:inst6\|factor_dc_driverA\[10\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.942 ns + Longest register register " "Info: + Longest register to register delay is 1.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Logica_miscare:inst6\|dreapta 1 REG LCCOMB_X27_Y8_N4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y8_N4; Fanout = 4; REG Node = 'Logica_miscare:inst6\|dreapta'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Logica_miscare:inst6|dreapta } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.370 ns) 0.764 ns Logica_miscare:inst6\|always0~0 2 COMB LCCOMB_X27_Y8_N18 4 " "Info: 2: + IC(0.394 ns) + CELL(0.370 ns) = 0.764 ns; Loc. = LCCOMB_X27_Y8_N18; Fanout = 4; COMB Node = 'Logica_miscare:inst6\|always0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { Logica_miscare:inst6|dreapta Logica_miscare:inst6|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 1.355 ns Logica_miscare:inst6\|factor_dc_driverA\[11\]~0 3 COMB LCCOMB_X27_Y8_N10 2 " "Info: 3: + IC(0.385 ns) + CELL(0.206 ns) = 1.355 ns; Loc. = LCCOMB_X27_Y8_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|factor_dc_driverA\[11\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Logica_miscare:inst6|always0~0 Logica_miscare:inst6|factor_dc_driverA[11]~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 1.942 ns Logica_miscare:inst6\|factor_dc_driverA\[10\] 4 REG LCCOMB_X27_Y8_N24 6 " "Info: 4: + IC(0.381 ns) + CELL(0.206 ns) = 1.942 ns; Loc. = LCCOMB_X27_Y8_N24; Fanout = 6; REG Node = 'Logica_miscare:inst6\|factor_dc_driverA\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { Logica_miscare:inst6|factor_dc_driverA[11]~0 Logica_miscare:inst6|factor_dc_driverA[10] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.782 ns ( 40.27 % ) " "Info: Total cell delay = 0.782 ns ( 40.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 59.73 % ) " "Info: Total interconnect delay = 1.160 ns ( 59.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.942 ns" { Logica_miscare:inst6|dreapta Logica_miscare:inst6|always0~0 Logica_miscare:inst6|factor_dc_driverA[11]~0 Logica_miscare:inst6|factor_dc_driverA[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.942 ns" { Logica_miscare:inst6|dreapta {} Logica_miscare:inst6|always0~0 {} Logica_miscare:inst6|factor_dc_driverA[11]~0 {} Logica_miscare:inst6|factor_dc_driverA[10] {} } { 0.000ns 0.394ns 0.385ns 0.381ns } { 0.000ns 0.370ns 0.206ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.148 ns - Smallest " "Info: - Smallest clock skew is 2.148 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzor_4 destination 5.483 ns + Shortest register " "Info: + Shortest clock path from clock \"senzor_4\" to destination register is 5.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzor_4 1 CLK PIN_100 9 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 9; CLK Node = 'senzor_4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_4 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 768 -80 88 784 "senzor_4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.438 ns) + CELL(0.370 ns) 2.753 ns Logica_miscare:inst6\|factor_dc_driverA\[11\]~1 2 COMB LCCOMB_X27_Y8_N16 1 " "Info: 2: + IC(1.438 ns) + CELL(0.370 ns) = 2.753 ns; Loc. = LCCOMB_X27_Y8_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|factor_dc_driverA\[11\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.808 ns" { senzor_4 Logica_miscare:inst6|factor_dc_driverA[11]~1 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.000 ns) 3.731 ns Logica_miscare:inst6\|factor_dc_driverA\[11\]~1clkctrl 3 COMB CLKCTRL_G4 4 " "Info: 3: + IC(0.978 ns) + CELL(0.000 ns) = 3.731 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6\|factor_dc_driverA\[11\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Logica_miscare:inst6|factor_dc_driverA[11]~1 Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.370 ns) 5.483 ns Logica_miscare:inst6\|factor_dc_driverA\[10\] 4 REG LCCOMB_X27_Y8_N24 6 " "Info: 4: + IC(1.382 ns) + CELL(0.370 ns) = 5.483 ns; Loc. = LCCOMB_X27_Y8_N24; Fanout = 6; REG Node = 'Logica_miscare:inst6\|factor_dc_driverA\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl Logica_miscare:inst6|factor_dc_driverA[10] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.685 ns ( 30.73 % ) " "Info: Total cell delay = 1.685 ns ( 30.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.798 ns ( 69.27 % ) " "Info: Total interconnect delay = 3.798 ns ( 69.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.483 ns" { senzor_4 Logica_miscare:inst6|factor_dc_driverA[11]~1 Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl Logica_miscare:inst6|factor_dc_driverA[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.483 ns" { senzor_4 {} senzor_4~combout {} Logica_miscare:inst6|factor_dc_driverA[11]~1 {} Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl {} Logica_miscare:inst6|factor_dc_driverA[10] {} } { 0.000ns 0.000ns 1.438ns 0.978ns 1.382ns } { 0.000ns 0.945ns 0.370ns 0.000ns 0.370ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzor_4 source 3.335 ns - Longest register " "Info: - Longest clock path from clock \"senzor_4\" to source register is 3.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzor_4 1 CLK PIN_100 9 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 9; CLK Node = 'senzor_4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_4 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 768 -80 88 784 "senzor_4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.370 ns) 2.752 ns Logica_miscare:inst6\|dreapta~0 2 COMB LCCOMB_X27_Y8_N6 2 " "Info: 2: + IC(1.437 ns) + CELL(0.370 ns) = 2.752 ns; Loc. = LCCOMB_X27_Y8_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|dreapta~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.807 ns" { senzor_4 Logica_miscare:inst6|dreapta~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 3.335 ns Logica_miscare:inst6\|dreapta 3 REG LCCOMB_X27_Y8_N4 4 " "Info: 3: + IC(0.377 ns) + CELL(0.206 ns) = 3.335 ns; Loc. = LCCOMB_X27_Y8_N4; Fanout = 4; REG Node = 'Logica_miscare:inst6\|dreapta'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { Logica_miscare:inst6|dreapta~0 Logica_miscare:inst6|dreapta } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 45.61 % ) " "Info: Total cell delay = 1.521 ns ( 45.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.814 ns ( 54.39 % ) " "Info: Total interconnect delay = 1.814 ns ( 54.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { senzor_4 Logica_miscare:inst6|dreapta~0 Logica_miscare:inst6|dreapta } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { senzor_4 {} senzor_4~combout {} Logica_miscare:inst6|dreapta~0 {} Logica_miscare:inst6|dreapta {} } { 0.000ns 0.000ns 1.437ns 0.377ns } { 0.000ns 0.945ns 0.370ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.483 ns" { senzor_4 Logica_miscare:inst6|factor_dc_driverA[11]~1 Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl Logica_miscare:inst6|factor_dc_driverA[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.483 ns" { senzor_4 {} senzor_4~combout {} Logica_miscare:inst6|factor_dc_driverA[11]~1 {} Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl {} Logica_miscare:inst6|factor_dc_driverA[10] {} } { 0.000ns 0.000ns 1.438ns 0.978ns 1.382ns } { 0.000ns 0.945ns 0.370ns 0.000ns 0.370ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { senzor_4 Logica_miscare:inst6|dreapta~0 Logica_miscare:inst6|dreapta } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { senzor_4 {} senzor_4~combout {} Logica_miscare:inst6|dreapta~0 {} Logica_miscare:inst6|dreapta {} } { 0.000ns 0.000ns 1.437ns 0.377ns } { 0.000ns 0.945ns 0.370ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 72 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.419 ns + " "Info: + Micro setup delay of destination is 1.419 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.942 ns" { Logica_miscare:inst6|dreapta Logica_miscare:inst6|always0~0 Logica_miscare:inst6|factor_dc_driverA[11]~0 Logica_miscare:inst6|factor_dc_driverA[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.942 ns" { Logica_miscare:inst6|dreapta {} Logica_miscare:inst6|always0~0 {} Logica_miscare:inst6|factor_dc_driverA[11]~0 {} Logica_miscare:inst6|factor_dc_driverA[10] {} } { 0.000ns 0.394ns 0.385ns 0.381ns } { 0.000ns 0.370ns 0.206ns 0.206ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.483 ns" { senzor_4 Logica_miscare:inst6|factor_dc_driverA[11]~1 Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl Logica_miscare:inst6|factor_dc_driverA[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.483 ns" { senzor_4 {} senzor_4~combout {} Logica_miscare:inst6|factor_dc_driverA[11]~1 {} Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl {} Logica_miscare:inst6|factor_dc_driverA[10] {} } { 0.000ns 0.000ns 1.438ns 0.978ns 1.382ns } { 0.000ns 0.945ns 0.370ns 0.000ns 0.370ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { senzor_4 Logica_miscare:inst6|dreapta~0 Logica_miscare:inst6|dreapta } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { senzor_4 {} senzor_4~combout {} Logica_miscare:inst6|dreapta~0 {} Logica_miscare:inst6|dreapta {} } { 0.000ns 0.000ns 1.437ns 0.377ns } { 0.000ns 0.945ns 0.370ns 0.206ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Logica_miscare:inst6|factor_dc_driverA[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { Logica_miscare:inst6|factor_dc_driverA[10] {} } {  } {  } "" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "senzor_3 register register Logica_miscare:inst6\|dreapta Logica_miscare:inst6\|factor_dc_driverA\[10\] 360.1 MHz Internal " "Info: Clock \"senzor_3\" Internal fmax is restricted to 360.1 MHz between source register \"Logica_miscare:inst6\|dreapta\" and destination register \"Logica_miscare:inst6\|factor_dc_driverA\[10\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.942 ns + Longest register register " "Info: + Longest register to register delay is 1.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Logica_miscare:inst6\|dreapta 1 REG LCCOMB_X27_Y8_N4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y8_N4; Fanout = 4; REG Node = 'Logica_miscare:inst6\|dreapta'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Logica_miscare:inst6|dreapta } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.370 ns) 0.764 ns Logica_miscare:inst6\|always0~0 2 COMB LCCOMB_X27_Y8_N18 4 " "Info: 2: + IC(0.394 ns) + CELL(0.370 ns) = 0.764 ns; Loc. = LCCOMB_X27_Y8_N18; Fanout = 4; COMB Node = 'Logica_miscare:inst6\|always0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { Logica_miscare:inst6|dreapta Logica_miscare:inst6|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 1.355 ns Logica_miscare:inst6\|factor_dc_driverA\[11\]~0 3 COMB LCCOMB_X27_Y8_N10 2 " "Info: 3: + IC(0.385 ns) + CELL(0.206 ns) = 1.355 ns; Loc. = LCCOMB_X27_Y8_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|factor_dc_driverA\[11\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Logica_miscare:inst6|always0~0 Logica_miscare:inst6|factor_dc_driverA[11]~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 1.942 ns Logica_miscare:inst6\|factor_dc_driverA\[10\] 4 REG LCCOMB_X27_Y8_N24 6 " "Info: 4: + IC(0.381 ns) + CELL(0.206 ns) = 1.942 ns; Loc. = LCCOMB_X27_Y8_N24; Fanout = 6; REG Node = 'Logica_miscare:inst6\|factor_dc_driverA\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { Logica_miscare:inst6|factor_dc_driverA[11]~0 Logica_miscare:inst6|factor_dc_driverA[10] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.782 ns ( 40.27 % ) " "Info: Total cell delay = 0.782 ns ( 40.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 59.73 % ) " "Info: Total interconnect delay = 1.160 ns ( 59.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.942 ns" { Logica_miscare:inst6|dreapta Logica_miscare:inst6|always0~0 Logica_miscare:inst6|factor_dc_driverA[11]~0 Logica_miscare:inst6|factor_dc_driverA[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.942 ns" { Logica_miscare:inst6|dreapta {} Logica_miscare:inst6|always0~0 {} Logica_miscare:inst6|factor_dc_driverA[11]~0 {} Logica_miscare:inst6|factor_dc_driverA[10] {} } { 0.000ns 0.394ns 0.385ns 0.381ns } { 0.000ns 0.370ns 0.206ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.149 ns - Smallest " "Info: - Smallest clock skew is 2.149 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzor_3 destination 5.754 ns + Shortest register " "Info: + Shortest clock path from clock \"senzor_3\" to destination register is 5.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzor_3 1 CLK PIN_101 12 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 12; CLK Node = 'senzor_3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_3 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 752 -80 88 768 "senzor_3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.624 ns) 3.024 ns Logica_miscare:inst6\|factor_dc_driverA\[11\]~1 2 COMB LCCOMB_X27_Y8_N16 1 " "Info: 2: + IC(1.455 ns) + CELL(0.624 ns) = 3.024 ns; Loc. = LCCOMB_X27_Y8_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|factor_dc_driverA\[11\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.079 ns" { senzor_3 Logica_miscare:inst6|factor_dc_driverA[11]~1 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.000 ns) 4.002 ns Logica_miscare:inst6\|factor_dc_driverA\[11\]~1clkctrl 3 COMB CLKCTRL_G4 4 " "Info: 3: + IC(0.978 ns) + CELL(0.000 ns) = 4.002 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6\|factor_dc_driverA\[11\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Logica_miscare:inst6|factor_dc_driverA[11]~1 Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.370 ns) 5.754 ns Logica_miscare:inst6\|factor_dc_driverA\[10\] 4 REG LCCOMB_X27_Y8_N24 6 " "Info: 4: + IC(1.382 ns) + CELL(0.370 ns) = 5.754 ns; Loc. = LCCOMB_X27_Y8_N24; Fanout = 6; REG Node = 'Logica_miscare:inst6\|factor_dc_driverA\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl Logica_miscare:inst6|factor_dc_driverA[10] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.939 ns ( 33.70 % ) " "Info: Total cell delay = 1.939 ns ( 33.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.815 ns ( 66.30 % ) " "Info: Total interconnect delay = 3.815 ns ( 66.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.754 ns" { senzor_3 Logica_miscare:inst6|factor_dc_driverA[11]~1 Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl Logica_miscare:inst6|factor_dc_driverA[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.754 ns" { senzor_3 {} senzor_3~combout {} Logica_miscare:inst6|factor_dc_driverA[11]~1 {} Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl {} Logica_miscare:inst6|factor_dc_driverA[10] {} } { 0.000ns 0.000ns 1.455ns 0.978ns 1.382ns } { 0.000ns 0.945ns 0.624ns 0.000ns 0.370ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzor_3 source 3.605 ns - Longest register " "Info: - Longest clock path from clock \"senzor_3\" to source register is 3.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzor_3 1 CLK PIN_101 12 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 12; CLK Node = 'senzor_3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_3 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 752 -80 88 768 "senzor_3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.624 ns) 3.022 ns Logica_miscare:inst6\|dreapta~0 2 COMB LCCOMB_X27_Y8_N6 2 " "Info: 2: + IC(1.453 ns) + CELL(0.624 ns) = 3.022 ns; Loc. = LCCOMB_X27_Y8_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|dreapta~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.077 ns" { senzor_3 Logica_miscare:inst6|dreapta~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 3.605 ns Logica_miscare:inst6\|dreapta 3 REG LCCOMB_X27_Y8_N4 4 " "Info: 3: + IC(0.377 ns) + CELL(0.206 ns) = 3.605 ns; Loc. = LCCOMB_X27_Y8_N4; Fanout = 4; REG Node = 'Logica_miscare:inst6\|dreapta'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { Logica_miscare:inst6|dreapta~0 Logica_miscare:inst6|dreapta } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.775 ns ( 49.24 % ) " "Info: Total cell delay = 1.775 ns ( 49.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.830 ns ( 50.76 % ) " "Info: Total interconnect delay = 1.830 ns ( 50.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.605 ns" { senzor_3 Logica_miscare:inst6|dreapta~0 Logica_miscare:inst6|dreapta } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.605 ns" { senzor_3 {} senzor_3~combout {} Logica_miscare:inst6|dreapta~0 {} Logica_miscare:inst6|dreapta {} } { 0.000ns 0.000ns 1.453ns 0.377ns } { 0.000ns 0.945ns 0.624ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.754 ns" { senzor_3 Logica_miscare:inst6|factor_dc_driverA[11]~1 Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl Logica_miscare:inst6|factor_dc_driverA[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.754 ns" { senzor_3 {} senzor_3~combout {} Logica_miscare:inst6|factor_dc_driverA[11]~1 {} Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl {} Logica_miscare:inst6|factor_dc_driverA[10] {} } { 0.000ns 0.000ns 1.455ns 0.978ns 1.382ns } { 0.000ns 0.945ns 0.624ns 0.000ns 0.370ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.605 ns" { senzor_3 Logica_miscare:inst6|dreapta~0 Logica_miscare:inst6|dreapta } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.605 ns" { senzor_3 {} senzor_3~combout {} Logica_miscare:inst6|dreapta~0 {} Logica_miscare:inst6|dreapta {} } { 0.000ns 0.000ns 1.453ns 0.377ns } { 0.000ns 0.945ns 0.624ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 72 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.419 ns + " "Info: + Micro setup delay of destination is 1.419 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.942 ns" { Logica_miscare:inst6|dreapta Logica_miscare:inst6|always0~0 Logica_miscare:inst6|factor_dc_driverA[11]~0 Logica_miscare:inst6|factor_dc_driverA[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.942 ns" { Logica_miscare:inst6|dreapta {} Logica_miscare:inst6|always0~0 {} Logica_miscare:inst6|factor_dc_driverA[11]~0 {} Logica_miscare:inst6|factor_dc_driverA[10] {} } { 0.000ns 0.394ns 0.385ns 0.381ns } { 0.000ns 0.370ns 0.206ns 0.206ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.754 ns" { senzor_3 Logica_miscare:inst6|factor_dc_driverA[11]~1 Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl Logica_miscare:inst6|factor_dc_driverA[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.754 ns" { senzor_3 {} senzor_3~combout {} Logica_miscare:inst6|factor_dc_driverA[11]~1 {} Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl {} Logica_miscare:inst6|factor_dc_driverA[10] {} } { 0.000ns 0.000ns 1.455ns 0.978ns 1.382ns } { 0.000ns 0.945ns 0.624ns 0.000ns 0.370ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.605 ns" { senzor_3 Logica_miscare:inst6|dreapta~0 Logica_miscare:inst6|dreapta } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.605 ns" { senzor_3 {} senzor_3~combout {} Logica_miscare:inst6|dreapta~0 {} Logica_miscare:inst6|dreapta {} } { 0.000ns 0.000ns 1.453ns 0.377ns } { 0.000ns 0.945ns 0.624ns 0.206ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Logica_miscare:inst6|factor_dc_driverA[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { Logica_miscare:inst6|factor_dc_driverA[10] {} } {  } {  } "" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "senzon_1 register Logica_miscare:inst6\|count_ture\[1\] register Logica_miscare:inst6\|count_ture\[5\] 206.87 MHz 4.834 ns Internal " "Info: Clock \"senzon_1\" has Internal fmax of 206.87 MHz between source register \"Logica_miscare:inst6\|count_ture\[1\]\" and destination register \"Logica_miscare:inst6\|count_ture\[5\]\" (period= 4.834 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.391 ns + Longest register register " "Info: + Longest register to register delay is 3.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Logica_miscare:inst6\|count_ture\[1\] 1 REG LCCOMB_X25_Y9_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y9_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6\|count_ture\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Logica_miscare:inst6|count_ture[1] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.621 ns) 1.028 ns Logica_miscare:inst6\|Add0~3 2 COMB LCCOMB_X25_Y9_N6 2 " "Info: 2: + IC(0.407 ns) + CELL(0.621 ns) = 1.028 ns; Loc. = LCCOMB_X25_Y9_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.028 ns" { Logica_miscare:inst6|count_ture[1] Logica_miscare:inst6|Add0~3 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.114 ns Logica_miscare:inst6\|Add0~5 3 COMB LCCOMB_X25_Y9_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.114 ns; Loc. = LCCOMB_X25_Y9_N8; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Logica_miscare:inst6|Add0~3 Logica_miscare:inst6|Add0~5 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.200 ns Logica_miscare:inst6\|Add0~7 4 COMB LCCOMB_X25_Y9_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.200 ns; Loc. = LCCOMB_X25_Y9_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Logica_miscare:inst6|Add0~5 Logica_miscare:inst6|Add0~7 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.286 ns Logica_miscare:inst6\|Add0~9 5 COMB LCCOMB_X25_Y9_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.286 ns; Loc. = LCCOMB_X25_Y9_N12; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Logica_miscare:inst6|Add0~7 Logica_miscare:inst6|Add0~9 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 1.792 ns Logica_miscare:inst6\|Add0~10 6 COMB LCCOMB_X25_Y9_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 1.792 ns; Loc. = LCCOMB_X25_Y9_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Logica_miscare:inst6|Add0~9 Logica_miscare:inst6|Add0~10 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.366 ns) 2.530 ns Logica_miscare:inst6\|count_ture~18 7 COMB LCCOMB_X25_Y9_N28 1 " "Info: 7: + IC(0.372 ns) + CELL(0.366 ns) = 2.530 ns; Loc. = LCCOMB_X25_Y9_N28; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|count_ture~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { Logica_miscare:inst6|Add0~10 Logica_miscare:inst6|count_ture~18 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.206 ns) 3.391 ns Logica_miscare:inst6\|count_ture\[5\] 8 REG LCCOMB_X24_Y9_N16 2 " "Info: 8: + IC(0.655 ns) + CELL(0.206 ns) = 3.391 ns; Loc. = LCCOMB_X24_Y9_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6\|count_ture\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { Logica_miscare:inst6|count_ture~18 Logica_miscare:inst6|count_ture[5] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.957 ns ( 57.71 % ) " "Info: Total cell delay = 1.957 ns ( 57.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.434 ns ( 42.29 % ) " "Info: Total interconnect delay = 1.434 ns ( 42.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.391 ns" { Logica_miscare:inst6|count_ture[1] Logica_miscare:inst6|Add0~3 Logica_miscare:inst6|Add0~5 Logica_miscare:inst6|Add0~7 Logica_miscare:inst6|Add0~9 Logica_miscare:inst6|Add0~10 Logica_miscare:inst6|count_ture~18 Logica_miscare:inst6|count_ture[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.391 ns" { Logica_miscare:inst6|count_ture[1] {} Logica_miscare:inst6|Add0~3 {} Logica_miscare:inst6|Add0~5 {} Logica_miscare:inst6|Add0~7 {} Logica_miscare:inst6|Add0~9 {} Logica_miscare:inst6|Add0~10 {} Logica_miscare:inst6|count_ture~18 {} Logica_miscare:inst6|count_ture[5] {} } { 0.000ns 0.407ns 0.000ns 0.000ns 0.000ns 0.000ns 0.372ns 0.655ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.366ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.041 ns - Smallest " "Info: - Smallest clock skew is -0.041 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzon_1 destination 5.388 ns + Shortest register " "Info: + Shortest clock path from clock \"senzon_1\" to destination register is 5.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzon_1 1 CLK PIN_104 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'senzon_1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzon_1 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 704 -80 88 720 "senzon_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.206 ns) 2.513 ns Logica_miscare:inst6\|always0~1 2 COMB LCCOMB_X27_Y11_N16 1 " "Info: 2: + IC(1.362 ns) + CELL(0.206 ns) = 2.513 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|always0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { senzon_1 Logica_miscare:inst6|always0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.000 ns) 3.678 ns Logica_miscare:inst6\|always0~1clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.165 ns) + CELL(0.000 ns) = 3.678 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6\|always0~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { Logica_miscare:inst6|always0~1 Logica_miscare:inst6|always0~1clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.366 ns) 5.388 ns Logica_miscare:inst6\|count_ture\[5\] 4 REG LCCOMB_X24_Y9_N16 2 " "Info: 4: + IC(1.344 ns) + CELL(0.366 ns) = 5.388 ns; Loc. = LCCOMB_X24_Y9_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6\|count_ture\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { Logica_miscare:inst6|always0~1clkctrl Logica_miscare:inst6|count_ture[5] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 28.16 % ) " "Info: Total cell delay = 1.517 ns ( 28.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.871 ns ( 71.84 % ) " "Info: Total interconnect delay = 3.871 ns ( 71.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.388 ns" { senzon_1 Logica_miscare:inst6|always0~1 Logica_miscare:inst6|always0~1clkctrl Logica_miscare:inst6|count_ture[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.388 ns" { senzon_1 {} senzon_1~combout {} Logica_miscare:inst6|always0~1 {} Logica_miscare:inst6|always0~1clkctrl {} Logica_miscare:inst6|count_ture[5] {} } { 0.000ns 0.000ns 1.362ns 1.165ns 1.344ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzon_1 source 5.429 ns - Longest register " "Info: - Longest clock path from clock \"senzon_1\" to source register is 5.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzon_1 1 CLK PIN_104 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'senzon_1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzon_1 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 704 -80 88 720 "senzon_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.206 ns) 2.513 ns Logica_miscare:inst6\|always0~1 2 COMB LCCOMB_X27_Y11_N16 1 " "Info: 2: + IC(1.362 ns) + CELL(0.206 ns) = 2.513 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|always0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { senzon_1 Logica_miscare:inst6|always0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.000 ns) 3.678 ns Logica_miscare:inst6\|always0~1clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.165 ns) + CELL(0.000 ns) = 3.678 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6\|always0~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { Logica_miscare:inst6|always0~1 Logica_miscare:inst6|always0~1clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.366 ns) 5.429 ns Logica_miscare:inst6\|count_ture\[1\] 4 REG LCCOMB_X25_Y9_N20 2 " "Info: 4: + IC(1.385 ns) + CELL(0.366 ns) = 5.429 ns; Loc. = LCCOMB_X25_Y9_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6\|count_ture\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { Logica_miscare:inst6|always0~1clkctrl Logica_miscare:inst6|count_ture[1] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 27.94 % ) " "Info: Total cell delay = 1.517 ns ( 27.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.912 ns ( 72.06 % ) " "Info: Total interconnect delay = 3.912 ns ( 72.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.429 ns" { senzon_1 Logica_miscare:inst6|always0~1 Logica_miscare:inst6|always0~1clkctrl Logica_miscare:inst6|count_ture[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.429 ns" { senzon_1 {} senzon_1~combout {} Logica_miscare:inst6|always0~1 {} Logica_miscare:inst6|always0~1clkctrl {} Logica_miscare:inst6|count_ture[1] {} } { 0.000ns 0.000ns 1.362ns 1.165ns 1.385ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.388 ns" { senzon_1 Logica_miscare:inst6|always0~1 Logica_miscare:inst6|always0~1clkctrl Logica_miscare:inst6|count_ture[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.388 ns" { senzon_1 {} senzon_1~combout {} Logica_miscare:inst6|always0~1 {} Logica_miscare:inst6|always0~1clkctrl {} Logica_miscare:inst6|count_ture[5] {} } { 0.000ns 0.000ns 1.362ns 1.165ns 1.344ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.429 ns" { senzon_1 Logica_miscare:inst6|always0~1 Logica_miscare:inst6|always0~1clkctrl Logica_miscare:inst6|count_ture[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.429 ns" { senzon_1 {} senzon_1~combout {} Logica_miscare:inst6|always0~1 {} Logica_miscare:inst6|always0~1clkctrl {} Logica_miscare:inst6|count_ture[1] {} } { 0.000ns 0.000ns 1.362ns 1.165ns 1.385ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 151 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.402 ns + " "Info: + Micro setup delay of destination is 1.402 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 151 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.391 ns" { Logica_miscare:inst6|count_ture[1] Logica_miscare:inst6|Add0~3 Logica_miscare:inst6|Add0~5 Logica_miscare:inst6|Add0~7 Logica_miscare:inst6|Add0~9 Logica_miscare:inst6|Add0~10 Logica_miscare:inst6|count_ture~18 Logica_miscare:inst6|count_ture[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.391 ns" { Logica_miscare:inst6|count_ture[1] {} Logica_miscare:inst6|Add0~3 {} Logica_miscare:inst6|Add0~5 {} Logica_miscare:inst6|Add0~7 {} Logica_miscare:inst6|Add0~9 {} Logica_miscare:inst6|Add0~10 {} Logica_miscare:inst6|count_ture~18 {} Logica_miscare:inst6|count_ture[5] {} } { 0.000ns 0.407ns 0.000ns 0.000ns 0.000ns 0.000ns 0.372ns 0.655ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.366ns 0.206ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.388 ns" { senzon_1 Logica_miscare:inst6|always0~1 Logica_miscare:inst6|always0~1clkctrl Logica_miscare:inst6|count_ture[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.388 ns" { senzon_1 {} senzon_1~combout {} Logica_miscare:inst6|always0~1 {} Logica_miscare:inst6|always0~1clkctrl {} Logica_miscare:inst6|count_ture[5] {} } { 0.000ns 0.000ns 1.362ns 1.165ns 1.344ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.429 ns" { senzon_1 Logica_miscare:inst6|always0~1 Logica_miscare:inst6|always0~1clkctrl Logica_miscare:inst6|count_ture[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.429 ns" { senzon_1 {} senzon_1~combout {} Logica_miscare:inst6|always0~1 {} Logica_miscare:inst6|always0~1clkctrl {} Logica_miscare:inst6|count_ture[1] {} } { 0.000ns 0.000ns 1.362ns 1.165ns 1.385ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.366ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "senzor_5 register Logica_miscare:inst6\|count_ture\[1\] register Logica_miscare:inst6\|count_ture\[5\] 206.87 MHz 4.834 ns Internal " "Info: Clock \"senzor_5\" has Internal fmax of 206.87 MHz between source register \"Logica_miscare:inst6\|count_ture\[1\]\" and destination register \"Logica_miscare:inst6\|count_ture\[5\]\" (period= 4.834 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.391 ns + Longest register register " "Info: + Longest register to register delay is 3.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Logica_miscare:inst6\|count_ture\[1\] 1 REG LCCOMB_X25_Y9_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y9_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6\|count_ture\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Logica_miscare:inst6|count_ture[1] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.621 ns) 1.028 ns Logica_miscare:inst6\|Add0~3 2 COMB LCCOMB_X25_Y9_N6 2 " "Info: 2: + IC(0.407 ns) + CELL(0.621 ns) = 1.028 ns; Loc. = LCCOMB_X25_Y9_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.028 ns" { Logica_miscare:inst6|count_ture[1] Logica_miscare:inst6|Add0~3 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.114 ns Logica_miscare:inst6\|Add0~5 3 COMB LCCOMB_X25_Y9_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.114 ns; Loc. = LCCOMB_X25_Y9_N8; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Logica_miscare:inst6|Add0~3 Logica_miscare:inst6|Add0~5 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.200 ns Logica_miscare:inst6\|Add0~7 4 COMB LCCOMB_X25_Y9_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.200 ns; Loc. = LCCOMB_X25_Y9_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Logica_miscare:inst6|Add0~5 Logica_miscare:inst6|Add0~7 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.286 ns Logica_miscare:inst6\|Add0~9 5 COMB LCCOMB_X25_Y9_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.286 ns; Loc. = LCCOMB_X25_Y9_N12; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Logica_miscare:inst6|Add0~7 Logica_miscare:inst6|Add0~9 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 1.792 ns Logica_miscare:inst6\|Add0~10 6 COMB LCCOMB_X25_Y9_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 1.792 ns; Loc. = LCCOMB_X25_Y9_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Logica_miscare:inst6|Add0~9 Logica_miscare:inst6|Add0~10 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.366 ns) 2.530 ns Logica_miscare:inst6\|count_ture~18 7 COMB LCCOMB_X25_Y9_N28 1 " "Info: 7: + IC(0.372 ns) + CELL(0.366 ns) = 2.530 ns; Loc. = LCCOMB_X25_Y9_N28; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|count_ture~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { Logica_miscare:inst6|Add0~10 Logica_miscare:inst6|count_ture~18 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.206 ns) 3.391 ns Logica_miscare:inst6\|count_ture\[5\] 8 REG LCCOMB_X24_Y9_N16 2 " "Info: 8: + IC(0.655 ns) + CELL(0.206 ns) = 3.391 ns; Loc. = LCCOMB_X24_Y9_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6\|count_ture\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { Logica_miscare:inst6|count_ture~18 Logica_miscare:inst6|count_ture[5] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.957 ns ( 57.71 % ) " "Info: Total cell delay = 1.957 ns ( 57.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.434 ns ( 42.29 % ) " "Info: Total interconnect delay = 1.434 ns ( 42.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.391 ns" { Logica_miscare:inst6|count_ture[1] Logica_miscare:inst6|Add0~3 Logica_miscare:inst6|Add0~5 Logica_miscare:inst6|Add0~7 Logica_miscare:inst6|Add0~9 Logica_miscare:inst6|Add0~10 Logica_miscare:inst6|count_ture~18 Logica_miscare:inst6|count_ture[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.391 ns" { Logica_miscare:inst6|count_ture[1] {} Logica_miscare:inst6|Add0~3 {} Logica_miscare:inst6|Add0~5 {} Logica_miscare:inst6|Add0~7 {} Logica_miscare:inst6|Add0~9 {} Logica_miscare:inst6|Add0~10 {} Logica_miscare:inst6|count_ture~18 {} Logica_miscare:inst6|count_ture[5] {} } { 0.000ns 0.407ns 0.000ns 0.000ns 0.000ns 0.000ns 0.372ns 0.655ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.366ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.041 ns - Smallest " "Info: - Smallest clock skew is -0.041 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzor_5 destination 5.065 ns + Shortest register " "Info: + Shortest clock path from clock \"senzor_5\" to destination register is 5.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns senzor_5 1 CLK PIN_99 2 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_5 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 800 -80 88 816 "senzor_5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.366 ns) 2.190 ns Logica_miscare:inst6\|always0~1 2 COMB LCCOMB_X27_Y11_N16 1 " "Info: 2: + IC(0.889 ns) + CELL(0.366 ns) = 2.190 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|always0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { senzor_5 Logica_miscare:inst6|always0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.000 ns) 3.355 ns Logica_miscare:inst6\|always0~1clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.165 ns) + CELL(0.000 ns) = 3.355 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6\|always0~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { Logica_miscare:inst6|always0~1 Logica_miscare:inst6|always0~1clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.366 ns) 5.065 ns Logica_miscare:inst6\|count_ture\[5\] 4 REG LCCOMB_X24_Y9_N16 2 " "Info: 4: + IC(1.344 ns) + CELL(0.366 ns) = 5.065 ns; Loc. = LCCOMB_X24_Y9_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6\|count_ture\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { Logica_miscare:inst6|always0~1clkctrl Logica_miscare:inst6|count_ture[5] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.667 ns ( 32.91 % ) " "Info: Total cell delay = 1.667 ns ( 32.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.398 ns ( 67.09 % ) " "Info: Total interconnect delay = 3.398 ns ( 67.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.065 ns" { senzor_5 Logica_miscare:inst6|always0~1 Logica_miscare:inst6|always0~1clkctrl Logica_miscare:inst6|count_ture[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.065 ns" { senzor_5 {} senzor_5~combout {} Logica_miscare:inst6|always0~1 {} Logica_miscare:inst6|always0~1clkctrl {} Logica_miscare:inst6|count_ture[5] {} } { 0.000ns 0.000ns 0.889ns 1.165ns 1.344ns } { 0.000ns 0.935ns 0.366ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzor_5 source 5.106 ns - Longest register " "Info: - Longest clock path from clock \"senzor_5\" to source register is 5.106 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns senzor_5 1 CLK PIN_99 2 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_5 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 800 -80 88 816 "senzor_5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.366 ns) 2.190 ns Logica_miscare:inst6\|always0~1 2 COMB LCCOMB_X27_Y11_N16 1 " "Info: 2: + IC(0.889 ns) + CELL(0.366 ns) = 2.190 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|always0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { senzor_5 Logica_miscare:inst6|always0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.000 ns) 3.355 ns Logica_miscare:inst6\|always0~1clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.165 ns) + CELL(0.000 ns) = 3.355 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6\|always0~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { Logica_miscare:inst6|always0~1 Logica_miscare:inst6|always0~1clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.366 ns) 5.106 ns Logica_miscare:inst6\|count_ture\[1\] 4 REG LCCOMB_X25_Y9_N20 2 " "Info: 4: + IC(1.385 ns) + CELL(0.366 ns) = 5.106 ns; Loc. = LCCOMB_X25_Y9_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6\|count_ture\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { Logica_miscare:inst6|always0~1clkctrl Logica_miscare:inst6|count_ture[1] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.667 ns ( 32.65 % ) " "Info: Total cell delay = 1.667 ns ( 32.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.439 ns ( 67.35 % ) " "Info: Total interconnect delay = 3.439 ns ( 67.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.106 ns" { senzor_5 Logica_miscare:inst6|always0~1 Logica_miscare:inst6|always0~1clkctrl Logica_miscare:inst6|count_ture[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.106 ns" { senzor_5 {} senzor_5~combout {} Logica_miscare:inst6|always0~1 {} Logica_miscare:inst6|always0~1clkctrl {} Logica_miscare:inst6|count_ture[1] {} } { 0.000ns 0.000ns 0.889ns 1.165ns 1.385ns } { 0.000ns 0.935ns 0.366ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.065 ns" { senzor_5 Logica_miscare:inst6|always0~1 Logica_miscare:inst6|always0~1clkctrl Logica_miscare:inst6|count_ture[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.065 ns" { senzor_5 {} senzor_5~combout {} Logica_miscare:inst6|always0~1 {} Logica_miscare:inst6|always0~1clkctrl {} Logica_miscare:inst6|count_ture[5] {} } { 0.000ns 0.000ns 0.889ns 1.165ns 1.344ns } { 0.000ns 0.935ns 0.366ns 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.106 ns" { senzor_5 Logica_miscare:inst6|always0~1 Logica_miscare:inst6|always0~1clkctrl Logica_miscare:inst6|count_ture[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.106 ns" { senzor_5 {} senzor_5~combout {} Logica_miscare:inst6|always0~1 {} Logica_miscare:inst6|always0~1clkctrl {} Logica_miscare:inst6|count_ture[1] {} } { 0.000ns 0.000ns 0.889ns 1.165ns 1.385ns } { 0.000ns 0.935ns 0.366ns 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 151 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.402 ns + " "Info: + Micro setup delay of destination is 1.402 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 151 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.391 ns" { Logica_miscare:inst6|count_ture[1] Logica_miscare:inst6|Add0~3 Logica_miscare:inst6|Add0~5 Logica_miscare:inst6|Add0~7 Logica_miscare:inst6|Add0~9 Logica_miscare:inst6|Add0~10 Logica_miscare:inst6|count_ture~18 Logica_miscare:inst6|count_ture[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.391 ns" { Logica_miscare:inst6|count_ture[1] {} Logica_miscare:inst6|Add0~3 {} Logica_miscare:inst6|Add0~5 {} Logica_miscare:inst6|Add0~7 {} Logica_miscare:inst6|Add0~9 {} Logica_miscare:inst6|Add0~10 {} Logica_miscare:inst6|count_ture~18 {} Logica_miscare:inst6|count_ture[5] {} } { 0.000ns 0.407ns 0.000ns 0.000ns 0.000ns 0.000ns 0.372ns 0.655ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.366ns 0.206ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.065 ns" { senzor_5 Logica_miscare:inst6|always0~1 Logica_miscare:inst6|always0~1clkctrl Logica_miscare:inst6|count_ture[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.065 ns" { senzor_5 {} senzor_5~combout {} Logica_miscare:inst6|always0~1 {} Logica_miscare:inst6|always0~1clkctrl {} Logica_miscare:inst6|count_ture[5] {} } { 0.000ns 0.000ns 0.889ns 1.165ns 1.344ns } { 0.000ns 0.935ns 0.366ns 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.106 ns" { senzor_5 Logica_miscare:inst6|always0~1 Logica_miscare:inst6|always0~1clkctrl Logica_miscare:inst6|count_ture[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.106 ns" { senzor_5 {} senzor_5~combout {} Logica_miscare:inst6|always0~1 {} Logica_miscare:inst6|always0~1clkctrl {} Logica_miscare:inst6|count_ture[1] {} } { 0.000ns 0.000ns 0.889ns 1.165ns 1.385ns } { 0.000ns 0.935ns 0.366ns 0.000ns 0.366ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Selectie_proba:inst1\|circuit\[0\] Selectie_proba:inst1\|circuit\[0\] clk 174 ps " "Info: Found hold time violation between source  pin or register \"Selectie_proba:inst1\|circuit\[0\]\" and destination pin or register \"Selectie_proba:inst1\|circuit\[0\]\" for clock \"clk\" (Hold time is 174 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.673 ns + Largest " "Info: + Largest clock skew is 0.673 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 21.410 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 21.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 288 -24 144 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns divizor_frecventa:inst2\|divizor_10:inst\|inst12 2 REG LCFF_X1_Y6_N31 4 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 4; REG Node = 'divizor_frecventa:inst2\|divizor_10:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 } "NODE_NAME" } } { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/divizor_10.bdf" { { 264 880 944 344 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.970 ns) 4.179 ns divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst\|inst12 3 REG LCFF_X2_Y6_N23 4 " "Info: 3: + IC(0.615 ns) + CELL(0.970 ns) = 4.179 ns; Loc. = LCFF_X2_Y6_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { divizor_frecventa:inst2|divizor_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.970 ns) 5.850 ns divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst1\|inst12 4 REG LCFF_X3_Y6_N5 4 " "Info: 4: + IC(0.701 ns) + CELL(0.970 ns) = 5.850 ns; Loc. = LCFF_X3_Y6_N5; Fanout = 4; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst1\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.147 ns) + CELL(0.970 ns) 8.967 ns divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst2\|inst12 5 REG LCFF_X27_Y7_N23 4 " "Info: 5: + IC(2.147 ns) + CELL(0.970 ns) = 8.967 ns; Loc. = LCFF_X27_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst2\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.970 ns) 11.346 ns divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst\|inst12 6 REG LCFF_X22_Y7_N5 6 " "Info: 6: + IC(1.409 ns) + CELL(0.970 ns) = 11.346 ns; Loc. = LCFF_X22_Y7_N5; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.970 ns) 12.711 ns divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst1\|inst12 7 REG LCFF_X22_Y7_N7 6 " "Info: 7: + IC(0.395 ns) + CELL(0.970 ns) = 12.711 ns; Loc. = LCFF_X22_Y7_N7; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst1\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.970 ns) 14.748 ns divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst2\|inst12 8 REG LCFF_X24_Y7_N23 5 " "Info: 8: + IC(1.067 ns) + CELL(0.970 ns) = 14.748 ns; Loc. = LCFF_X24_Y7_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst2\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.970 ns) 16.118 ns divizor_frecventa:inst2\|divizor_5:inst3\|inst2 9 REG LCFF_X24_Y7_N15 6 " "Info: 9: + IC(0.400 ns) + CELL(0.970 ns) = 16.118 ns; Loc. = LCFF_X24_Y7_N15; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_5:inst3\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_5:inst3|inst2 } "NODE_NAME" } } { "divizor_5.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/divizor_5.bdf" { { 272 696 760 352 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.970 ns) 17.811 ns debouncing:inst5\|inst 10 REG LCFF_X25_Y7_N5 2 " "Info: 10: + IC(0.723 ns) + CELL(0.970 ns) = 17.811 ns; Loc. = LCFF_X25_Y7_N5; Fanout = 2; REG Node = 'debouncing:inst5\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { divizor_frecventa:inst2|divizor_5:inst3|inst2 debouncing:inst5|inst } "NODE_NAME" } } { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/debouncing.bdf" { { 200 352 416 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.623 ns) 18.877 ns debouncing:inst5\|inst3 11 COMB LCCOMB_X25_Y7_N24 1 " "Info: 11: + IC(0.443 ns) + CELL(0.623 ns) = 18.877 ns; Loc. = LCCOMB_X25_Y7_N24; Fanout = 1; COMB Node = 'debouncing:inst5\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { debouncing:inst5|inst debouncing:inst5|inst3 } "NODE_NAME" } } { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/debouncing.bdf" { { 176 672 736 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.000 ns) 19.892 ns debouncing:inst5\|inst3~clkctrl 12 COMB CLKCTRL_G6 5 " "Info: 12: + IC(1.015 ns) + CELL(0.000 ns) = 19.892 ns; Loc. = CLKCTRL_G6; Fanout = 5; COMB Node = 'debouncing:inst5\|inst3~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { debouncing:inst5|inst3 debouncing:inst5|inst3~clkctrl } "NODE_NAME" } } { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/debouncing.bdf" { { 176 672 736 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.666 ns) 21.410 ns Selectie_proba:inst1\|circuit\[0\] 13 REG LCFF_X26_Y9_N3 14 " "Info: 13: + IC(0.852 ns) + CELL(0.666 ns) = 21.410 ns; Loc. = LCFF_X26_Y9_N3; Fanout = 14; REG Node = 'Selectie_proba:inst1\|circuit\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { debouncing:inst5|inst3~clkctrl Selectie_proba:inst1|circuit[0] } "NODE_NAME" } } { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Selectie_proba.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.119 ns ( 51.93 % ) " "Info: Total cell delay = 11.119 ns ( 51.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.291 ns ( 48.07 % ) " "Info: Total interconnect delay = 10.291 ns ( 48.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.410 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_5:inst3|inst2 debouncing:inst5|inst debouncing:inst5|inst3 debouncing:inst5|inst3~clkctrl Selectie_proba:inst1|circuit[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "21.410 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 {} divizor_frecventa:inst2|divizor_5:inst3|inst2 {} debouncing:inst5|inst {} debouncing:inst5|inst3 {} debouncing:inst5|inst3~clkctrl {} Selectie_proba:inst1|circuit[0] {} } { 0.000ns 0.000ns 0.524ns 0.615ns 0.701ns 2.147ns 1.409ns 0.395ns 1.067ns 0.400ns 0.723ns 0.443ns 1.015ns 0.852ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.623ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 20.737 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 20.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 288 -24 144 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns divizor_frecventa:inst2\|divizor_10:inst\|inst12 2 REG LCFF_X1_Y6_N31 4 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 4; REG Node = 'divizor_frecventa:inst2\|divizor_10:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 } "NODE_NAME" } } { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/divizor_10.bdf" { { 264 880 944 344 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.970 ns) 4.179 ns divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst\|inst12 3 REG LCFF_X2_Y6_N23 4 " "Info: 3: + IC(0.615 ns) + CELL(0.970 ns) = 4.179 ns; Loc. = LCFF_X2_Y6_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { divizor_frecventa:inst2|divizor_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.970 ns) 5.850 ns divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst1\|inst12 4 REG LCFF_X3_Y6_N5 4 " "Info: 4: + IC(0.701 ns) + CELL(0.970 ns) = 5.850 ns; Loc. = LCFF_X3_Y6_N5; Fanout = 4; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst1\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.147 ns) + CELL(0.970 ns) 8.967 ns divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst2\|inst12 5 REG LCFF_X27_Y7_N23 4 " "Info: 5: + IC(2.147 ns) + CELL(0.970 ns) = 8.967 ns; Loc. = LCFF_X27_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst2\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.970 ns) 11.346 ns divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst\|inst12 6 REG LCFF_X22_Y7_N5 6 " "Info: 6: + IC(1.409 ns) + CELL(0.970 ns) = 11.346 ns; Loc. = LCFF_X22_Y7_N5; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.970 ns) 12.711 ns divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst1\|inst12 7 REG LCFF_X22_Y7_N7 6 " "Info: 7: + IC(0.395 ns) + CELL(0.970 ns) = 12.711 ns; Loc. = LCFF_X22_Y7_N7; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst1\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.970 ns) 14.748 ns divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst2\|inst12 8 REG LCFF_X24_Y7_N23 5 " "Info: 8: + IC(1.067 ns) + CELL(0.970 ns) = 14.748 ns; Loc. = LCFF_X24_Y7_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst2\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.970 ns) 16.118 ns divizor_frecventa:inst2\|divizor_5:inst3\|inst2 9 REG LCFF_X24_Y7_N15 6 " "Info: 9: + IC(0.400 ns) + CELL(0.970 ns) = 16.118 ns; Loc. = LCFF_X24_Y7_N15; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_5:inst3\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_5:inst3|inst2 } "NODE_NAME" } } { "divizor_5.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/divizor_5.bdf" { { 272 696 760 352 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.970 ns) 17.811 ns debouncing:inst5\|inst1 10 REG LCFF_X25_Y7_N25 1 " "Info: 10: + IC(0.723 ns) + CELL(0.970 ns) = 17.811 ns; Loc. = LCFF_X25_Y7_N25; Fanout = 1; REG Node = 'debouncing:inst5\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { divizor_frecventa:inst2|divizor_5:inst3|inst2 debouncing:inst5|inst1 } "NODE_NAME" } } { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/debouncing.bdf" { { 200 512 576 280 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 18.204 ns debouncing:inst5\|inst3 11 COMB LCCOMB_X25_Y7_N24 1 " "Info: 11: + IC(0.000 ns) + CELL(0.393 ns) = 18.204 ns; Loc. = LCCOMB_X25_Y7_N24; Fanout = 1; COMB Node = 'debouncing:inst5\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { debouncing:inst5|inst1 debouncing:inst5|inst3 } "NODE_NAME" } } { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/debouncing.bdf" { { 176 672 736 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.000 ns) 19.219 ns debouncing:inst5\|inst3~clkctrl 12 COMB CLKCTRL_G6 5 " "Info: 12: + IC(1.015 ns) + CELL(0.000 ns) = 19.219 ns; Loc. = CLKCTRL_G6; Fanout = 5; COMB Node = 'debouncing:inst5\|inst3~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { debouncing:inst5|inst3 debouncing:inst5|inst3~clkctrl } "NODE_NAME" } } { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/debouncing.bdf" { { 176 672 736 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.666 ns) 20.737 ns Selectie_proba:inst1\|circuit\[0\] 13 REG LCFF_X26_Y9_N3 14 " "Info: 13: + IC(0.852 ns) + CELL(0.666 ns) = 20.737 ns; Loc. = LCFF_X26_Y9_N3; Fanout = 14; REG Node = 'Selectie_proba:inst1\|circuit\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { debouncing:inst5|inst3~clkctrl Selectie_proba:inst1|circuit[0] } "NODE_NAME" } } { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Selectie_proba.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.889 ns ( 52.51 % ) " "Info: Total cell delay = 10.889 ns ( 52.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.848 ns ( 47.49 % ) " "Info: Total interconnect delay = 9.848 ns ( 47.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.737 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_5:inst3|inst2 debouncing:inst5|inst1 debouncing:inst5|inst3 debouncing:inst5|inst3~clkctrl Selectie_proba:inst1|circuit[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.737 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 {} divizor_frecventa:inst2|divizor_5:inst3|inst2 {} debouncing:inst5|inst1 {} debouncing:inst5|inst3 {} debouncing:inst5|inst3~clkctrl {} Selectie_proba:inst1|circuit[0] {} } { 0.000ns 0.000ns 0.524ns 0.615ns 0.701ns 2.147ns 1.409ns 0.395ns 1.067ns 0.400ns 0.723ns 0.000ns 1.015ns 0.852ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.393ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.410 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_5:inst3|inst2 debouncing:inst5|inst debouncing:inst5|inst3 debouncing:inst5|inst3~clkctrl Selectie_proba:inst1|circuit[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "21.410 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 {} divizor_frecventa:inst2|divizor_5:inst3|inst2 {} debouncing:inst5|inst {} debouncing:inst5|inst3 {} debouncing:inst5|inst3~clkctrl {} Selectie_proba:inst1|circuit[0] {} } { 0.000ns 0.000ns 0.524ns 0.615ns 0.701ns 2.147ns 1.409ns 0.395ns 1.067ns 0.400ns 0.723ns 0.443ns 1.015ns 0.852ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.623ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.737 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_5:inst3|inst2 debouncing:inst5|inst1 debouncing:inst5|inst3 debouncing:inst5|inst3~clkctrl Selectie_proba:inst1|circuit[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.737 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 {} divizor_frecventa:inst2|divizor_5:inst3|inst2 {} debouncing:inst5|inst1 {} debouncing:inst5|inst3 {} debouncing:inst5|inst3~clkctrl {} Selectie_proba:inst1|circuit[0] {} } { 0.000ns 0.000ns 0.524ns 0.615ns 0.701ns 2.147ns 1.409ns 0.395ns 1.067ns 0.400ns 0.723ns 0.000ns 1.015ns 0.852ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.393ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Selectie_proba.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns - Shortest register register " "Info: - Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Selectie_proba:inst1\|circuit\[0\] 1 REG LCFF_X26_Y9_N3 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y9_N3; Fanout = 14; REG Node = 'Selectie_proba:inst1\|circuit\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selectie_proba:inst1|circuit[0] } "NODE_NAME" } } { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Selectie_proba.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns Selectie_proba:inst1\|circuit\[0\]~1 2 COMB LCCOMB_X26_Y9_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X26_Y9_N2; Fanout = 1; COMB Node = 'Selectie_proba:inst1\|circuit\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Selectie_proba:inst1|circuit[0] Selectie_proba:inst1|circuit[0]~1 } "NODE_NAME" } } { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Selectie_proba.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns Selectie_proba:inst1\|circuit\[0\] 3 REG LCFF_X26_Y9_N3 14 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X26_Y9_N3; Fanout = 14; REG Node = 'Selectie_proba:inst1\|circuit\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Selectie_proba:inst1|circuit[0]~1 Selectie_proba:inst1|circuit[0] } "NODE_NAME" } } { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Selectie_proba.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { Selectie_proba:inst1|circuit[0] Selectie_proba:inst1|circuit[0]~1 Selectie_proba:inst1|circuit[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { Selectie_proba:inst1|circuit[0] {} Selectie_proba:inst1|circuit[0]~1 {} Selectie_proba:inst1|circuit[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Selectie_proba.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.410 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_5:inst3|inst2 debouncing:inst5|inst debouncing:inst5|inst3 debouncing:inst5|inst3~clkctrl Selectie_proba:inst1|circuit[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "21.410 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 {} divizor_frecventa:inst2|divizor_5:inst3|inst2 {} debouncing:inst5|inst {} debouncing:inst5|inst3 {} debouncing:inst5|inst3~clkctrl {} Selectie_proba:inst1|circuit[0] {} } { 0.000ns 0.000ns 0.524ns 0.615ns 0.701ns 2.147ns 1.409ns 0.395ns 1.067ns 0.400ns 0.723ns 0.443ns 1.015ns 0.852ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.623ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.737 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_5:inst3|inst2 debouncing:inst5|inst1 debouncing:inst5|inst3 debouncing:inst5|inst3~clkctrl Selectie_proba:inst1|circuit[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.737 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 {} divizor_frecventa:inst2|divizor_5:inst3|inst2 {} debouncing:inst5|inst1 {} debouncing:inst5|inst3 {} debouncing:inst5|inst3~clkctrl {} Selectie_proba:inst1|circuit[0] {} } { 0.000ns 0.000ns 0.524ns 0.615ns 0.701ns 2.147ns 1.409ns 0.395ns 1.067ns 0.400ns 0.723ns 0.000ns 1.015ns 0.852ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.393ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { Selectie_proba:inst1|circuit[0] Selectie_proba:inst1|circuit[0]~1 Selectie_proba:inst1|circuit[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { Selectie_proba:inst1|circuit[0] {} Selectie_proba:inst1|circuit[0]~1 {} Selectie_proba:inst1|circuit[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "senzor_2 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"senzor_2\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Logica_miscare:inst6\|stanga Logica_miscare:inst6\|factor_dc_driverB\[10\] senzor_2 386 ps " "Info: Found hold time violation between source  pin or register \"Logica_miscare:inst6\|stanga\" and destination pin or register \"Logica_miscare:inst6\|factor_dc_driverB\[10\]\" for clock \"senzor_2\" (Hold time is 386 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.148 ns + Largest " "Info: + Largest clock skew is 2.148 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzor_2 destination 5.633 ns + Longest register " "Info: + Longest clock path from clock \"senzor_2\" to destination register is 5.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzor_2 1 CLK PIN_103 9 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 9; CLK Node = 'senzor_2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_2 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 736 -80 88 752 "senzor_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.206 ns) 2.904 ns Logica_miscare:inst6\|factor_dc_driverA\[11\]~1 2 COMB LCCOMB_X27_Y8_N16 1 " "Info: 2: + IC(1.753 ns) + CELL(0.206 ns) = 2.904 ns; Loc. = LCCOMB_X27_Y8_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|factor_dc_driverA\[11\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.959 ns" { senzor_2 Logica_miscare:inst6|factor_dc_driverA[11]~1 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.000 ns) 3.882 ns Logica_miscare:inst6\|factor_dc_driverA\[11\]~1clkctrl 3 COMB CLKCTRL_G4 4 " "Info: 3: + IC(0.978 ns) + CELL(0.000 ns) = 3.882 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6\|factor_dc_driverA\[11\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Logica_miscare:inst6|factor_dc_driverA[11]~1 Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.370 ns) 5.633 ns Logica_miscare:inst6\|factor_dc_driverB\[10\] 4 REG LCCOMB_X27_Y8_N26 6 " "Info: 4: + IC(1.381 ns) + CELL(0.370 ns) = 5.633 ns; Loc. = LCCOMB_X27_Y8_N26; Fanout = 6; REG Node = 'Logica_miscare:inst6\|factor_dc_driverB\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl Logica_miscare:inst6|factor_dc_driverB[10] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 27.00 % ) " "Info: Total cell delay = 1.521 ns ( 27.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.112 ns ( 73.00 % ) " "Info: Total interconnect delay = 4.112 ns ( 73.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.633 ns" { senzor_2 Logica_miscare:inst6|factor_dc_driverA[11]~1 Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl Logica_miscare:inst6|factor_dc_driverB[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.633 ns" { senzor_2 {} senzor_2~combout {} Logica_miscare:inst6|factor_dc_driverA[11]~1 {} Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl {} Logica_miscare:inst6|factor_dc_driverB[10] {} } { 0.000ns 0.000ns 1.753ns 0.978ns 1.381ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.370ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzor_2 source 3.485 ns - Shortest register " "Info: - Shortest clock path from clock \"senzor_2\" to source register is 3.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzor_2 1 CLK PIN_103 9 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 9; CLK Node = 'senzor_2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_2 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 736 -80 88 752 "senzor_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.749 ns) + CELL(0.206 ns) 2.900 ns Logica_miscare:inst6\|dreapta~0 2 COMB LCCOMB_X27_Y8_N6 2 " "Info: 2: + IC(1.749 ns) + CELL(0.206 ns) = 2.900 ns; Loc. = LCCOMB_X27_Y8_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|dreapta~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.955 ns" { senzor_2 Logica_miscare:inst6|dreapta~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 3.485 ns Logica_miscare:inst6\|stanga 3 REG LCCOMB_X27_Y8_N12 4 " "Info: 3: + IC(0.379 ns) + CELL(0.206 ns) = 3.485 ns; Loc. = LCCOMB_X27_Y8_N12; Fanout = 4; REG Node = 'Logica_miscare:inst6\|stanga'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { Logica_miscare:inst6|dreapta~0 Logica_miscare:inst6|stanga } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.357 ns ( 38.94 % ) " "Info: Total cell delay = 1.357 ns ( 38.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.128 ns ( 61.06 % ) " "Info: Total interconnect delay = 2.128 ns ( 61.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.485 ns" { senzor_2 Logica_miscare:inst6|dreapta~0 Logica_miscare:inst6|stanga } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.485 ns" { senzor_2 {} senzor_2~combout {} Logica_miscare:inst6|dreapta~0 {} Logica_miscare:inst6|stanga {} } { 0.000ns 0.000ns 1.749ns 0.379ns } { 0.000ns 0.945ns 0.206ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.633 ns" { senzor_2 Logica_miscare:inst6|factor_dc_driverA[11]~1 Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl Logica_miscare:inst6|factor_dc_driverB[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.633 ns" { senzor_2 {} senzor_2~combout {} Logica_miscare:inst6|factor_dc_driverA[11]~1 {} Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl {} Logica_miscare:inst6|factor_dc_driverB[10] {} } { 0.000ns 0.000ns 1.753ns 0.978ns 1.381ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.370ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.485 ns" { senzor_2 Logica_miscare:inst6|dreapta~0 Logica_miscare:inst6|stanga } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.485 ns" { senzor_2 {} senzor_2~combout {} Logica_miscare:inst6|dreapta~0 {} Logica_miscare:inst6|stanga {} } { 0.000ns 0.000ns 1.749ns 0.379ns } { 0.000ns 0.945ns 0.206ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 73 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.762 ns - Shortest register register " "Info: - Shortest register to register delay is 1.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Logica_miscare:inst6\|stanga 1 REG LCCOMB_X27_Y8_N12 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y8_N12; Fanout = 4; REG Node = 'Logica_miscare:inst6\|stanga'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Logica_miscare:inst6|stanga } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.202 ns) 0.587 ns Logica_miscare:inst6\|always0~0 2 COMB LCCOMB_X27_Y8_N18 4 " "Info: 2: + IC(0.385 ns) + CELL(0.202 ns) = 0.587 ns; Loc. = LCCOMB_X27_Y8_N18; Fanout = 4; COMB Node = 'Logica_miscare:inst6\|always0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { Logica_miscare:inst6|stanga Logica_miscare:inst6|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 1.179 ns Logica_miscare:inst6\|factor_dc_driverB\[11\]~0 3 COMB LCCOMB_X27_Y8_N2 2 " "Info: 3: + IC(0.386 ns) + CELL(0.206 ns) = 1.179 ns; Loc. = LCCOMB_X27_Y8_N2; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|factor_dc_driverB\[11\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { Logica_miscare:inst6|always0~0 Logica_miscare:inst6|factor_dc_driverB[11]~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 1.762 ns Logica_miscare:inst6\|factor_dc_driverB\[10\] 4 REG LCCOMB_X27_Y8_N26 6 " "Info: 4: + IC(0.377 ns) + CELL(0.206 ns) = 1.762 ns; Loc. = LCCOMB_X27_Y8_N26; Fanout = 6; REG Node = 'Logica_miscare:inst6\|factor_dc_driverB\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { Logica_miscare:inst6|factor_dc_driverB[11]~0 Logica_miscare:inst6|factor_dc_driverB[10] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.614 ns ( 34.85 % ) " "Info: Total cell delay = 0.614 ns ( 34.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 65.15 % ) " "Info: Total interconnect delay = 1.148 ns ( 65.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.762 ns" { Logica_miscare:inst6|stanga Logica_miscare:inst6|always0~0 Logica_miscare:inst6|factor_dc_driverB[11]~0 Logica_miscare:inst6|factor_dc_driverB[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.762 ns" { Logica_miscare:inst6|stanga {} Logica_miscare:inst6|always0~0 {} Logica_miscare:inst6|factor_dc_driverB[11]~0 {} Logica_miscare:inst6|factor_dc_driverB[10] {} } { 0.000ns 0.385ns 0.386ns 0.377ns } { 0.000ns 0.202ns 0.206ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.633 ns" { senzor_2 Logica_miscare:inst6|factor_dc_driverA[11]~1 Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl Logica_miscare:inst6|factor_dc_driverB[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.633 ns" { senzor_2 {} senzor_2~combout {} Logica_miscare:inst6|factor_dc_driverA[11]~1 {} Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl {} Logica_miscare:inst6|factor_dc_driverB[10] {} } { 0.000ns 0.000ns 1.753ns 0.978ns 1.381ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.370ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.485 ns" { senzor_2 Logica_miscare:inst6|dreapta~0 Logica_miscare:inst6|stanga } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.485 ns" { senzor_2 {} senzor_2~combout {} Logica_miscare:inst6|dreapta~0 {} Logica_miscare:inst6|stanga {} } { 0.000ns 0.000ns 1.749ns 0.379ns } { 0.000ns 0.945ns 0.206ns 0.206ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.762 ns" { Logica_miscare:inst6|stanga Logica_miscare:inst6|always0~0 Logica_miscare:inst6|factor_dc_driverB[11]~0 Logica_miscare:inst6|factor_dc_driverB[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.762 ns" { Logica_miscare:inst6|stanga {} Logica_miscare:inst6|always0~0 {} Logica_miscare:inst6|factor_dc_driverB[11]~0 {} Logica_miscare:inst6|factor_dc_driverB[10] {} } { 0.000ns 0.385ns 0.386ns 0.377ns } { 0.000ns 0.202ns 0.206ns 0.206ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "senzor_4 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"senzor_4\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Logica_miscare:inst6\|stanga Logica_miscare:inst6\|factor_dc_driverB\[10\] senzor_4 383 ps " "Info: Found hold time violation between source  pin or register \"Logica_miscare:inst6\|stanga\" and destination pin or register \"Logica_miscare:inst6\|factor_dc_driverB\[10\]\" for clock \"senzor_4\" (Hold time is 383 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.145 ns + Largest " "Info: + Largest clock skew is 2.145 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzor_4 destination 5.482 ns + Longest register " "Info: + Longest clock path from clock \"senzor_4\" to destination register is 5.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzor_4 1 CLK PIN_100 9 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 9; CLK Node = 'senzor_4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_4 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 768 -80 88 784 "senzor_4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.438 ns) + CELL(0.370 ns) 2.753 ns Logica_miscare:inst6\|factor_dc_driverA\[11\]~1 2 COMB LCCOMB_X27_Y8_N16 1 " "Info: 2: + IC(1.438 ns) + CELL(0.370 ns) = 2.753 ns; Loc. = LCCOMB_X27_Y8_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|factor_dc_driverA\[11\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.808 ns" { senzor_4 Logica_miscare:inst6|factor_dc_driverA[11]~1 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.000 ns) 3.731 ns Logica_miscare:inst6\|factor_dc_driverA\[11\]~1clkctrl 3 COMB CLKCTRL_G4 4 " "Info: 3: + IC(0.978 ns) + CELL(0.000 ns) = 3.731 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6\|factor_dc_driverA\[11\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Logica_miscare:inst6|factor_dc_driverA[11]~1 Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.370 ns) 5.482 ns Logica_miscare:inst6\|factor_dc_driverB\[10\] 4 REG LCCOMB_X27_Y8_N26 6 " "Info: 4: + IC(1.381 ns) + CELL(0.370 ns) = 5.482 ns; Loc. = LCCOMB_X27_Y8_N26; Fanout = 6; REG Node = 'Logica_miscare:inst6\|factor_dc_driverB\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl Logica_miscare:inst6|factor_dc_driverB[10] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.685 ns ( 30.74 % ) " "Info: Total cell delay = 1.685 ns ( 30.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.797 ns ( 69.26 % ) " "Info: Total interconnect delay = 3.797 ns ( 69.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.482 ns" { senzor_4 Logica_miscare:inst6|factor_dc_driverA[11]~1 Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl Logica_miscare:inst6|factor_dc_driverB[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.482 ns" { senzor_4 {} senzor_4~combout {} Logica_miscare:inst6|factor_dc_driverA[11]~1 {} Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl {} Logica_miscare:inst6|factor_dc_driverB[10] {} } { 0.000ns 0.000ns 1.438ns 0.978ns 1.381ns } { 0.000ns 0.945ns 0.370ns 0.000ns 0.370ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzor_4 source 3.337 ns - Shortest register " "Info: - Shortest clock path from clock \"senzor_4\" to source register is 3.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzor_4 1 CLK PIN_100 9 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 9; CLK Node = 'senzor_4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_4 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 768 -80 88 784 "senzor_4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.370 ns) 2.752 ns Logica_miscare:inst6\|dreapta~0 2 COMB LCCOMB_X27_Y8_N6 2 " "Info: 2: + IC(1.437 ns) + CELL(0.370 ns) = 2.752 ns; Loc. = LCCOMB_X27_Y8_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|dreapta~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.807 ns" { senzor_4 Logica_miscare:inst6|dreapta~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 3.337 ns Logica_miscare:inst6\|stanga 3 REG LCCOMB_X27_Y8_N12 4 " "Info: 3: + IC(0.379 ns) + CELL(0.206 ns) = 3.337 ns; Loc. = LCCOMB_X27_Y8_N12; Fanout = 4; REG Node = 'Logica_miscare:inst6\|stanga'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { Logica_miscare:inst6|dreapta~0 Logica_miscare:inst6|stanga } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 45.58 % ) " "Info: Total cell delay = 1.521 ns ( 45.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.816 ns ( 54.42 % ) " "Info: Total interconnect delay = 1.816 ns ( 54.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.337 ns" { senzor_4 Logica_miscare:inst6|dreapta~0 Logica_miscare:inst6|stanga } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.337 ns" { senzor_4 {} senzor_4~combout {} Logica_miscare:inst6|dreapta~0 {} Logica_miscare:inst6|stanga {} } { 0.000ns 0.000ns 1.437ns 0.379ns } { 0.000ns 0.945ns 0.370ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.482 ns" { senzor_4 Logica_miscare:inst6|factor_dc_driverA[11]~1 Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl Logica_miscare:inst6|factor_dc_driverB[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.482 ns" { senzor_4 {} senzor_4~combout {} Logica_miscare:inst6|factor_dc_driverA[11]~1 {} Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl {} Logica_miscare:inst6|factor_dc_driverB[10] {} } { 0.000ns 0.000ns 1.438ns 0.978ns 1.381ns } { 0.000ns 0.945ns 0.370ns 0.000ns 0.370ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.337 ns" { senzor_4 Logica_miscare:inst6|dreapta~0 Logica_miscare:inst6|stanga } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.337 ns" { senzor_4 {} senzor_4~combout {} Logica_miscare:inst6|dreapta~0 {} Logica_miscare:inst6|stanga {} } { 0.000ns 0.000ns 1.437ns 0.379ns } { 0.000ns 0.945ns 0.370ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 73 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.762 ns - Shortest register register " "Info: - Shortest register to register delay is 1.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Logica_miscare:inst6\|stanga 1 REG LCCOMB_X27_Y8_N12 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y8_N12; Fanout = 4; REG Node = 'Logica_miscare:inst6\|stanga'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Logica_miscare:inst6|stanga } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.202 ns) 0.587 ns Logica_miscare:inst6\|always0~0 2 COMB LCCOMB_X27_Y8_N18 4 " "Info: 2: + IC(0.385 ns) + CELL(0.202 ns) = 0.587 ns; Loc. = LCCOMB_X27_Y8_N18; Fanout = 4; COMB Node = 'Logica_miscare:inst6\|always0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { Logica_miscare:inst6|stanga Logica_miscare:inst6|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 1.179 ns Logica_miscare:inst6\|factor_dc_driverB\[11\]~0 3 COMB LCCOMB_X27_Y8_N2 2 " "Info: 3: + IC(0.386 ns) + CELL(0.206 ns) = 1.179 ns; Loc. = LCCOMB_X27_Y8_N2; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|factor_dc_driverB\[11\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { Logica_miscare:inst6|always0~0 Logica_miscare:inst6|factor_dc_driverB[11]~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 1.762 ns Logica_miscare:inst6\|factor_dc_driverB\[10\] 4 REG LCCOMB_X27_Y8_N26 6 " "Info: 4: + IC(0.377 ns) + CELL(0.206 ns) = 1.762 ns; Loc. = LCCOMB_X27_Y8_N26; Fanout = 6; REG Node = 'Logica_miscare:inst6\|factor_dc_driverB\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { Logica_miscare:inst6|factor_dc_driverB[11]~0 Logica_miscare:inst6|factor_dc_driverB[10] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.614 ns ( 34.85 % ) " "Info: Total cell delay = 0.614 ns ( 34.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 65.15 % ) " "Info: Total interconnect delay = 1.148 ns ( 65.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.762 ns" { Logica_miscare:inst6|stanga Logica_miscare:inst6|always0~0 Logica_miscare:inst6|factor_dc_driverB[11]~0 Logica_miscare:inst6|factor_dc_driverB[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.762 ns" { Logica_miscare:inst6|stanga {} Logica_miscare:inst6|always0~0 {} Logica_miscare:inst6|factor_dc_driverB[11]~0 {} Logica_miscare:inst6|factor_dc_driverB[10] {} } { 0.000ns 0.385ns 0.386ns 0.377ns } { 0.000ns 0.202ns 0.206ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.482 ns" { senzor_4 Logica_miscare:inst6|factor_dc_driverA[11]~1 Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl Logica_miscare:inst6|factor_dc_driverB[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.482 ns" { senzor_4 {} senzor_4~combout {} Logica_miscare:inst6|factor_dc_driverA[11]~1 {} Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl {} Logica_miscare:inst6|factor_dc_driverB[10] {} } { 0.000ns 0.000ns 1.438ns 0.978ns 1.381ns } { 0.000ns 0.945ns 0.370ns 0.000ns 0.370ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.337 ns" { senzor_4 Logica_miscare:inst6|dreapta~0 Logica_miscare:inst6|stanga } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.337 ns" { senzor_4 {} senzor_4~combout {} Logica_miscare:inst6|dreapta~0 {} Logica_miscare:inst6|stanga {} } { 0.000ns 0.000ns 1.437ns 0.379ns } { 0.000ns 0.945ns 0.370ns 0.206ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.762 ns" { Logica_miscare:inst6|stanga Logica_miscare:inst6|always0~0 Logica_miscare:inst6|factor_dc_driverB[11]~0 Logica_miscare:inst6|factor_dc_driverB[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.762 ns" { Logica_miscare:inst6|stanga {} Logica_miscare:inst6|always0~0 {} Logica_miscare:inst6|factor_dc_driverB[11]~0 {} Logica_miscare:inst6|factor_dc_driverB[10] {} } { 0.000ns 0.385ns 0.386ns 0.377ns } { 0.000ns 0.202ns 0.206ns 0.206ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "senzor_3 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"senzor_3\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Logica_miscare:inst6\|stanga Logica_miscare:inst6\|factor_dc_driverB\[10\] senzor_3 384 ps " "Info: Found hold time violation between source  pin or register \"Logica_miscare:inst6\|stanga\" and destination pin or register \"Logica_miscare:inst6\|factor_dc_driverB\[10\]\" for clock \"senzor_3\" (Hold time is 384 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.146 ns + Largest " "Info: + Largest clock skew is 2.146 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzor_3 destination 5.753 ns + Longest register " "Info: + Longest clock path from clock \"senzor_3\" to destination register is 5.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzor_3 1 CLK PIN_101 12 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 12; CLK Node = 'senzor_3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_3 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 752 -80 88 768 "senzor_3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.624 ns) 3.024 ns Logica_miscare:inst6\|factor_dc_driverA\[11\]~1 2 COMB LCCOMB_X27_Y8_N16 1 " "Info: 2: + IC(1.455 ns) + CELL(0.624 ns) = 3.024 ns; Loc. = LCCOMB_X27_Y8_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|factor_dc_driverA\[11\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.079 ns" { senzor_3 Logica_miscare:inst6|factor_dc_driverA[11]~1 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.000 ns) 4.002 ns Logica_miscare:inst6\|factor_dc_driverA\[11\]~1clkctrl 3 COMB CLKCTRL_G4 4 " "Info: 3: + IC(0.978 ns) + CELL(0.000 ns) = 4.002 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6\|factor_dc_driverA\[11\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Logica_miscare:inst6|factor_dc_driverA[11]~1 Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.370 ns) 5.753 ns Logica_miscare:inst6\|factor_dc_driverB\[10\] 4 REG LCCOMB_X27_Y8_N26 6 " "Info: 4: + IC(1.381 ns) + CELL(0.370 ns) = 5.753 ns; Loc. = LCCOMB_X27_Y8_N26; Fanout = 6; REG Node = 'Logica_miscare:inst6\|factor_dc_driverB\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl Logica_miscare:inst6|factor_dc_driverB[10] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.939 ns ( 33.70 % ) " "Info: Total cell delay = 1.939 ns ( 33.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.814 ns ( 66.30 % ) " "Info: Total interconnect delay = 3.814 ns ( 66.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.753 ns" { senzor_3 Logica_miscare:inst6|factor_dc_driverA[11]~1 Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl Logica_miscare:inst6|factor_dc_driverB[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.753 ns" { senzor_3 {} senzor_3~combout {} Logica_miscare:inst6|factor_dc_driverA[11]~1 {} Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl {} Logica_miscare:inst6|factor_dc_driverB[10] {} } { 0.000ns 0.000ns 1.455ns 0.978ns 1.381ns } { 0.000ns 0.945ns 0.624ns 0.000ns 0.370ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzor_3 source 3.607 ns - Shortest register " "Info: - Shortest clock path from clock \"senzor_3\" to source register is 3.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzor_3 1 CLK PIN_101 12 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 12; CLK Node = 'senzor_3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_3 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 752 -80 88 768 "senzor_3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.624 ns) 3.022 ns Logica_miscare:inst6\|dreapta~0 2 COMB LCCOMB_X27_Y8_N6 2 " "Info: 2: + IC(1.453 ns) + CELL(0.624 ns) = 3.022 ns; Loc. = LCCOMB_X27_Y8_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|dreapta~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.077 ns" { senzor_3 Logica_miscare:inst6|dreapta~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 3.607 ns Logica_miscare:inst6\|stanga 3 REG LCCOMB_X27_Y8_N12 4 " "Info: 3: + IC(0.379 ns) + CELL(0.206 ns) = 3.607 ns; Loc. = LCCOMB_X27_Y8_N12; Fanout = 4; REG Node = 'Logica_miscare:inst6\|stanga'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { Logica_miscare:inst6|dreapta~0 Logica_miscare:inst6|stanga } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.775 ns ( 49.21 % ) " "Info: Total cell delay = 1.775 ns ( 49.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.832 ns ( 50.79 % ) " "Info: Total interconnect delay = 1.832 ns ( 50.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.607 ns" { senzor_3 Logica_miscare:inst6|dreapta~0 Logica_miscare:inst6|stanga } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.607 ns" { senzor_3 {} senzor_3~combout {} Logica_miscare:inst6|dreapta~0 {} Logica_miscare:inst6|stanga {} } { 0.000ns 0.000ns 1.453ns 0.379ns } { 0.000ns 0.945ns 0.624ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.753 ns" { senzor_3 Logica_miscare:inst6|factor_dc_driverA[11]~1 Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl Logica_miscare:inst6|factor_dc_driverB[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.753 ns" { senzor_3 {} senzor_3~combout {} Logica_miscare:inst6|factor_dc_driverA[11]~1 {} Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl {} Logica_miscare:inst6|factor_dc_driverB[10] {} } { 0.000ns 0.000ns 1.455ns 0.978ns 1.381ns } { 0.000ns 0.945ns 0.624ns 0.000ns 0.370ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.607 ns" { senzor_3 Logica_miscare:inst6|dreapta~0 Logica_miscare:inst6|stanga } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.607 ns" { senzor_3 {} senzor_3~combout {} Logica_miscare:inst6|dreapta~0 {} Logica_miscare:inst6|stanga {} } { 0.000ns 0.000ns 1.453ns 0.379ns } { 0.000ns 0.945ns 0.624ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 73 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.762 ns - Shortest register register " "Info: - Shortest register to register delay is 1.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Logica_miscare:inst6\|stanga 1 REG LCCOMB_X27_Y8_N12 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y8_N12; Fanout = 4; REG Node = 'Logica_miscare:inst6\|stanga'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Logica_miscare:inst6|stanga } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.202 ns) 0.587 ns Logica_miscare:inst6\|always0~0 2 COMB LCCOMB_X27_Y8_N18 4 " "Info: 2: + IC(0.385 ns) + CELL(0.202 ns) = 0.587 ns; Loc. = LCCOMB_X27_Y8_N18; Fanout = 4; COMB Node = 'Logica_miscare:inst6\|always0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { Logica_miscare:inst6|stanga Logica_miscare:inst6|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 1.179 ns Logica_miscare:inst6\|factor_dc_driverB\[11\]~0 3 COMB LCCOMB_X27_Y8_N2 2 " "Info: 3: + IC(0.386 ns) + CELL(0.206 ns) = 1.179 ns; Loc. = LCCOMB_X27_Y8_N2; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|factor_dc_driverB\[11\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { Logica_miscare:inst6|always0~0 Logica_miscare:inst6|factor_dc_driverB[11]~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 1.762 ns Logica_miscare:inst6\|factor_dc_driverB\[10\] 4 REG LCCOMB_X27_Y8_N26 6 " "Info: 4: + IC(0.377 ns) + CELL(0.206 ns) = 1.762 ns; Loc. = LCCOMB_X27_Y8_N26; Fanout = 6; REG Node = 'Logica_miscare:inst6\|factor_dc_driverB\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { Logica_miscare:inst6|factor_dc_driverB[11]~0 Logica_miscare:inst6|factor_dc_driverB[10] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.614 ns ( 34.85 % ) " "Info: Total cell delay = 0.614 ns ( 34.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 65.15 % ) " "Info: Total interconnect delay = 1.148 ns ( 65.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.762 ns" { Logica_miscare:inst6|stanga Logica_miscare:inst6|always0~0 Logica_miscare:inst6|factor_dc_driverB[11]~0 Logica_miscare:inst6|factor_dc_driverB[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.762 ns" { Logica_miscare:inst6|stanga {} Logica_miscare:inst6|always0~0 {} Logica_miscare:inst6|factor_dc_driverB[11]~0 {} Logica_miscare:inst6|factor_dc_driverB[10] {} } { 0.000ns 0.385ns 0.386ns 0.377ns } { 0.000ns 0.202ns 0.206ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 124 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.753 ns" { senzor_3 Logica_miscare:inst6|factor_dc_driverA[11]~1 Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl Logica_miscare:inst6|factor_dc_driverB[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.753 ns" { senzor_3 {} senzor_3~combout {} Logica_miscare:inst6|factor_dc_driverA[11]~1 {} Logica_miscare:inst6|factor_dc_driverA[11]~1clkctrl {} Logica_miscare:inst6|factor_dc_driverB[10] {} } { 0.000ns 0.000ns 1.455ns 0.978ns 1.381ns } { 0.000ns 0.945ns 0.624ns 0.000ns 0.370ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.607 ns" { senzor_3 Logica_miscare:inst6|dreapta~0 Logica_miscare:inst6|stanga } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.607 ns" { senzor_3 {} senzor_3~combout {} Logica_miscare:inst6|dreapta~0 {} Logica_miscare:inst6|stanga {} } { 0.000ns 0.000ns 1.453ns 0.379ns } { 0.000ns 0.945ns 0.624ns 0.206ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.762 ns" { Logica_miscare:inst6|stanga Logica_miscare:inst6|always0~0 Logica_miscare:inst6|factor_dc_driverB[11]~0 Logica_miscare:inst6|factor_dc_driverB[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.762 ns" { Logica_miscare:inst6|stanga {} Logica_miscare:inst6|always0~0 {} Logica_miscare:inst6|factor_dc_driverB[11]~0 {} Logica_miscare:inst6|factor_dc_driverB[10] {} } { 0.000ns 0.385ns 0.386ns 0.377ns } { 0.000ns 0.202ns 0.206ns 0.206ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Logica_miscare:inst6\|stanga senzor_4 senzor_4 5.957 ns register " "Info: tsu for register \"Logica_miscare:inst6\|stanga\" (data pin = \"senzor_4\", clock pin = \"senzor_4\") is 5.957 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.706 ns + Longest pin register " "Info: + Longest pin to register delay is 7.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzor_4 1 CLK PIN_100 9 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 9; CLK Node = 'senzor_4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_4 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 768 -80 88 784 "senzor_4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.110 ns) + CELL(0.651 ns) 7.706 ns Logica_miscare:inst6\|stanga 2 REG LCCOMB_X27_Y8_N12 4 " "Info: 2: + IC(6.110 ns) + CELL(0.651 ns) = 7.706 ns; Loc. = LCCOMB_X27_Y8_N12; Fanout = 4; REG Node = 'Logica_miscare:inst6\|stanga'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.761 ns" { senzor_4 Logica_miscare:inst6|stanga } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.596 ns ( 20.71 % ) " "Info: Total cell delay = 1.596 ns ( 20.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.110 ns ( 79.29 % ) " "Info: Total interconnect delay = 6.110 ns ( 79.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.706 ns" { senzor_4 Logica_miscare:inst6|stanga } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.706 ns" { senzor_4 {} senzor_4~combout {} Logica_miscare:inst6|stanga {} } { 0.000ns 0.000ns 6.110ns } { 0.000ns 0.945ns 0.651ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.588 ns + " "Info: + Micro setup delay of destination is 1.588 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 73 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzor_4 destination 3.337 ns - Shortest register " "Info: - Shortest clock path from clock \"senzor_4\" to destination register is 3.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzor_4 1 CLK PIN_100 9 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 9; CLK Node = 'senzor_4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_4 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 768 -80 88 784 "senzor_4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.370 ns) 2.752 ns Logica_miscare:inst6\|dreapta~0 2 COMB LCCOMB_X27_Y8_N6 2 " "Info: 2: + IC(1.437 ns) + CELL(0.370 ns) = 2.752 ns; Loc. = LCCOMB_X27_Y8_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|dreapta~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.807 ns" { senzor_4 Logica_miscare:inst6|dreapta~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 3.337 ns Logica_miscare:inst6\|stanga 3 REG LCCOMB_X27_Y8_N12 4 " "Info: 3: + IC(0.379 ns) + CELL(0.206 ns) = 3.337 ns; Loc. = LCCOMB_X27_Y8_N12; Fanout = 4; REG Node = 'Logica_miscare:inst6\|stanga'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { Logica_miscare:inst6|dreapta~0 Logica_miscare:inst6|stanga } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 45.58 % ) " "Info: Total cell delay = 1.521 ns ( 45.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.816 ns ( 54.42 % ) " "Info: Total interconnect delay = 1.816 ns ( 54.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.337 ns" { senzor_4 Logica_miscare:inst6|dreapta~0 Logica_miscare:inst6|stanga } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.337 ns" { senzor_4 {} senzor_4~combout {} Logica_miscare:inst6|dreapta~0 {} Logica_miscare:inst6|stanga {} } { 0.000ns 0.000ns 1.437ns 0.379ns } { 0.000ns 0.945ns 0.370ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.706 ns" { senzor_4 Logica_miscare:inst6|stanga } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.706 ns" { senzor_4 {} senzor_4~combout {} Logica_miscare:inst6|stanga {} } { 0.000ns 0.000ns 6.110ns } { 0.000ns 0.945ns 0.651ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.337 ns" { senzor_4 Logica_miscare:inst6|dreapta~0 Logica_miscare:inst6|stanga } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.337 ns" { senzor_4 {} senzor_4~combout {} Logica_miscare:inst6|dreapta~0 {} Logica_miscare:inst6|stanga {} } { 0.000ns 0.000ns 1.437ns 0.379ns } { 0.000ns 0.945ns 0.370ns 0.206ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk B_IN4_D1 Selectie_proba:inst1\|circuit\[1\] 34.345 ns register " "Info: tco from clock \"clk\" to destination pin \"B_IN4_D1\" through register \"Selectie_proba:inst1\|circuit\[1\]\" is 34.345 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 21.410 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 21.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 288 -24 144 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns divizor_frecventa:inst2\|divizor_10:inst\|inst12 2 REG LCFF_X1_Y6_N31 4 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 4; REG Node = 'divizor_frecventa:inst2\|divizor_10:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 } "NODE_NAME" } } { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/divizor_10.bdf" { { 264 880 944 344 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.970 ns) 4.179 ns divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst\|inst12 3 REG LCFF_X2_Y6_N23 4 " "Info: 3: + IC(0.615 ns) + CELL(0.970 ns) = 4.179 ns; Loc. = LCFF_X2_Y6_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { divizor_frecventa:inst2|divizor_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.970 ns) 5.850 ns divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst1\|inst12 4 REG LCFF_X3_Y6_N5 4 " "Info: 4: + IC(0.701 ns) + CELL(0.970 ns) = 5.850 ns; Loc. = LCFF_X3_Y6_N5; Fanout = 4; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst1\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.147 ns) + CELL(0.970 ns) 8.967 ns divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst2\|inst12 5 REG LCFF_X27_Y7_N23 4 " "Info: 5: + IC(2.147 ns) + CELL(0.970 ns) = 8.967 ns; Loc. = LCFF_X27_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst2\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.970 ns) 11.346 ns divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst\|inst12 6 REG LCFF_X22_Y7_N5 6 " "Info: 6: + IC(1.409 ns) + CELL(0.970 ns) = 11.346 ns; Loc. = LCFF_X22_Y7_N5; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.970 ns) 12.711 ns divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst1\|inst12 7 REG LCFF_X22_Y7_N7 6 " "Info: 7: + IC(0.395 ns) + CELL(0.970 ns) = 12.711 ns; Loc. = LCFF_X22_Y7_N7; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst1\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.970 ns) 14.748 ns divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst2\|inst12 8 REG LCFF_X24_Y7_N23 5 " "Info: 8: + IC(1.067 ns) + CELL(0.970 ns) = 14.748 ns; Loc. = LCFF_X24_Y7_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst2\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.970 ns) 16.118 ns divizor_frecventa:inst2\|divizor_5:inst3\|inst2 9 REG LCFF_X24_Y7_N15 6 " "Info: 9: + IC(0.400 ns) + CELL(0.970 ns) = 16.118 ns; Loc. = LCFF_X24_Y7_N15; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_5:inst3\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_5:inst3|inst2 } "NODE_NAME" } } { "divizor_5.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/divizor_5.bdf" { { 272 696 760 352 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.970 ns) 17.811 ns debouncing:inst5\|inst 10 REG LCFF_X25_Y7_N5 2 " "Info: 10: + IC(0.723 ns) + CELL(0.970 ns) = 17.811 ns; Loc. = LCFF_X25_Y7_N5; Fanout = 2; REG Node = 'debouncing:inst5\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { divizor_frecventa:inst2|divizor_5:inst3|inst2 debouncing:inst5|inst } "NODE_NAME" } } { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/debouncing.bdf" { { 200 352 416 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.623 ns) 18.877 ns debouncing:inst5\|inst3 11 COMB LCCOMB_X25_Y7_N24 1 " "Info: 11: + IC(0.443 ns) + CELL(0.623 ns) = 18.877 ns; Loc. = LCCOMB_X25_Y7_N24; Fanout = 1; COMB Node = 'debouncing:inst5\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { debouncing:inst5|inst debouncing:inst5|inst3 } "NODE_NAME" } } { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/debouncing.bdf" { { 176 672 736 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.000 ns) 19.892 ns debouncing:inst5\|inst3~clkctrl 12 COMB CLKCTRL_G6 5 " "Info: 12: + IC(1.015 ns) + CELL(0.000 ns) = 19.892 ns; Loc. = CLKCTRL_G6; Fanout = 5; COMB Node = 'debouncing:inst5\|inst3~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { debouncing:inst5|inst3 debouncing:inst5|inst3~clkctrl } "NODE_NAME" } } { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/debouncing.bdf" { { 176 672 736 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.666 ns) 21.410 ns Selectie_proba:inst1\|circuit\[1\] 13 REG LCFF_X26_Y9_N9 13 " "Info: 13: + IC(0.852 ns) + CELL(0.666 ns) = 21.410 ns; Loc. = LCFF_X26_Y9_N9; Fanout = 13; REG Node = 'Selectie_proba:inst1\|circuit\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { debouncing:inst5|inst3~clkctrl Selectie_proba:inst1|circuit[1] } "NODE_NAME" } } { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Selectie_proba.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.119 ns ( 51.93 % ) " "Info: Total cell delay = 11.119 ns ( 51.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.291 ns ( 48.07 % ) " "Info: Total interconnect delay = 10.291 ns ( 48.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.410 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_5:inst3|inst2 debouncing:inst5|inst debouncing:inst5|inst3 debouncing:inst5|inst3~clkctrl Selectie_proba:inst1|circuit[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "21.410 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 {} divizor_frecventa:inst2|divizor_5:inst3|inst2 {} debouncing:inst5|inst {} debouncing:inst5|inst3 {} debouncing:inst5|inst3~clkctrl {} Selectie_proba:inst1|circuit[1] {} } { 0.000ns 0.000ns 0.524ns 0.615ns 0.701ns 2.147ns 1.409ns 0.395ns 1.067ns 0.400ns 0.723ns 0.443ns 1.015ns 0.852ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.623ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Selectie_proba.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.631 ns + Longest register pin " "Info: + Longest register to pin delay is 12.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Selectie_proba:inst1\|circuit\[1\] 1 REG LCFF_X26_Y9_N9 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y9_N9; Fanout = 13; REG Node = 'Selectie_proba:inst1\|circuit\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selectie_proba:inst1|circuit[1] } "NODE_NAME" } } { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Selectie_proba.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.507 ns) + CELL(0.370 ns) 0.877 ns Selectie_proba:inst1\|Decoder0~1 2 COMB LCCOMB_X26_Y9_N16 2 " "Info: 2: + IC(0.507 ns) + CELL(0.370 ns) = 0.877 ns; Loc. = LCCOMB_X26_Y9_N16; Fanout = 2; COMB Node = 'Selectie_proba:inst1\|Decoder0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { Selectie_proba:inst1|circuit[1] Selectie_proba:inst1|Decoder0~1 } "NODE_NAME" } } { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Selectie_proba.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.370 ns) 1.616 ns Logica_miscare:inst6\|directie_driverB\[0\]~2 3 COMB LCCOMB_X26_Y9_N18 1 " "Info: 3: + IC(0.369 ns) + CELL(0.370 ns) = 1.616 ns; Loc. = LCCOMB_X26_Y9_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|directie_driverB\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { Selectie_proba:inst1|Decoder0~1 Logica_miscare:inst6|directie_driverB[0]~2 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.604 ns) 3.782 ns Logica_miscare:inst6\|directie_driverB\[0\]~4 4 COMB LCCOMB_X26_Y9_N6 4 " "Info: 4: + IC(1.562 ns) + CELL(0.604 ns) = 3.782 ns; Loc. = LCCOMB_X26_Y9_N6; Fanout = 4; COMB Node = 'Logica_miscare:inst6\|directie_driverB\[0\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.166 ns" { Logica_miscare:inst6|directie_driverB[0]~2 Logica_miscare:inst6|directie_driverB[0]~4 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.446 ns) + CELL(0.651 ns) 5.879 ns Logica_miscare:inst6\|directie_driverA\[1\]~3 5 COMB LCCOMB_X27_Y8_N0 2 " "Info: 5: + IC(1.446 ns) + CELL(0.651 ns) = 5.879 ns; Loc. = LCCOMB_X27_Y8_N0; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|directie_driverA\[1\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { Logica_miscare:inst6|directie_driverB[0]~4 Logica_miscare:inst6|directie_driverA[1]~3 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.516 ns) + CELL(3.236 ns) 12.631 ns B_IN4_D1 6 PIN PIN_135 0 " "Info: 6: + IC(3.516 ns) + CELL(3.236 ns) = 12.631 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.752 ns" { Logica_miscare:inst6|directie_driverA[1]~3 B_IN4_D1 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 736 848 1024 752 "B_IN4_D1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.231 ns ( 41.41 % ) " "Info: Total cell delay = 5.231 ns ( 41.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.400 ns ( 58.59 % ) " "Info: Total interconnect delay = 7.400 ns ( 58.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.631 ns" { Selectie_proba:inst1|circuit[1] Selectie_proba:inst1|Decoder0~1 Logica_miscare:inst6|directie_driverB[0]~2 Logica_miscare:inst6|directie_driverB[0]~4 Logica_miscare:inst6|directie_driverA[1]~3 B_IN4_D1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.631 ns" { Selectie_proba:inst1|circuit[1] {} Selectie_proba:inst1|Decoder0~1 {} Logica_miscare:inst6|directie_driverB[0]~2 {} Logica_miscare:inst6|directie_driverB[0]~4 {} Logica_miscare:inst6|directie_driverA[1]~3 {} B_IN4_D1 {} } { 0.000ns 0.507ns 0.369ns 1.562ns 1.446ns 3.516ns } { 0.000ns 0.370ns 0.370ns 0.604ns 0.651ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.410 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_5:inst3|inst2 debouncing:inst5|inst debouncing:inst5|inst3 debouncing:inst5|inst3~clkctrl Selectie_proba:inst1|circuit[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "21.410 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 {} divizor_frecventa:inst2|divizor_5:inst3|inst2 {} debouncing:inst5|inst {} debouncing:inst5|inst3 {} debouncing:inst5|inst3~clkctrl {} Selectie_proba:inst1|circuit[1] {} } { 0.000ns 0.000ns 0.524ns 0.615ns 0.701ns 2.147ns 1.409ns 0.395ns 1.067ns 0.400ns 0.723ns 0.443ns 1.015ns 0.852ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.623ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.631 ns" { Selectie_proba:inst1|circuit[1] Selectie_proba:inst1|Decoder0~1 Logica_miscare:inst6|directie_driverB[0]~2 Logica_miscare:inst6|directie_driverB[0]~4 Logica_miscare:inst6|directie_driverA[1]~3 B_IN4_D1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.631 ns" { Selectie_proba:inst1|circuit[1] {} Selectie_proba:inst1|Decoder0~1 {} Logica_miscare:inst6|directie_driverB[0]~2 {} Logica_miscare:inst6|directie_driverB[0]~4 {} Logica_miscare:inst6|directie_driverA[1]~3 {} B_IN4_D1 {} } { 0.000ns 0.507ns 0.369ns 1.562ns 1.446ns 3.516ns } { 0.000ns 0.370ns 0.370ns 0.604ns 0.651ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "senzor_5 B_IN4_D1 18.646 ns Longest " "Info: Longest tpd from source pin \"senzor_5\" to destination pin \"B_IN4_D1\" is 18.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns senzor_5 1 CLK PIN_99 2 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_5 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 800 -80 88 816 "senzor_5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.046 ns) + CELL(0.650 ns) 7.631 ns Logica_miscare:inst6\|directie_driverB\[0\]~2 2 COMB LCCOMB_X26_Y9_N18 1 " "Info: 2: + IC(6.046 ns) + CELL(0.650 ns) = 7.631 ns; Loc. = LCCOMB_X26_Y9_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|directie_driverB\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.696 ns" { senzor_5 Logica_miscare:inst6|directie_driverB[0]~2 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.604 ns) 9.797 ns Logica_miscare:inst6\|directie_driverB\[0\]~4 3 COMB LCCOMB_X26_Y9_N6 4 " "Info: 3: + IC(1.562 ns) + CELL(0.604 ns) = 9.797 ns; Loc. = LCCOMB_X26_Y9_N6; Fanout = 4; COMB Node = 'Logica_miscare:inst6\|directie_driverB\[0\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.166 ns" { Logica_miscare:inst6|directie_driverB[0]~2 Logica_miscare:inst6|directie_driverB[0]~4 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.446 ns) + CELL(0.651 ns) 11.894 ns Logica_miscare:inst6\|directie_driverA\[1\]~3 4 COMB LCCOMB_X27_Y8_N0 2 " "Info: 4: + IC(1.446 ns) + CELL(0.651 ns) = 11.894 ns; Loc. = LCCOMB_X27_Y8_N0; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|directie_driverA\[1\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { Logica_miscare:inst6|directie_driverB[0]~4 Logica_miscare:inst6|directie_driverA[1]~3 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/Logica_miscare.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.516 ns) + CELL(3.236 ns) 18.646 ns B_IN4_D1 5 PIN PIN_135 0 " "Info: 5: + IC(3.516 ns) + CELL(3.236 ns) = 18.646 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.752 ns" { Logica_miscare:inst6|directie_driverA[1]~3 B_IN4_D1 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 736 848 1024 752 "B_IN4_D1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.076 ns ( 32.59 % ) " "Info: Total cell delay = 6.076 ns ( 32.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.570 ns ( 67.41 % ) " "Info: Total interconnect delay = 12.570 ns ( 67.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.646 ns" { senzor_5 Logica_miscare:inst6|directie_driverB[0]~2 Logica_miscare:inst6|directie_driverB[0]~4 Logica_miscare:inst6|directie_driverA[1]~3 B_IN4_D1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.646 ns" { senzor_5 {} senzor_5~combout {} Logica_miscare:inst6|directie_driverB[0]~2 {} Logica_miscare:inst6|directie_driverB[0]~4 {} Logica_miscare:inst6|directie_driverA[1]~3 {} B_IN4_D1 {} } { 0.000ns 0.000ns 6.046ns 1.562ns 1.446ns 3.516ns } { 0.000ns 0.935ns 0.650ns 0.604ns 0.651ns 3.236ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "debouncing:inst16\|inst buton_START_STOP clk 10.555 ns register " "Info: th for register \"debouncing:inst16\|inst\" (data pin = \"buton_START_STOP\", clock pin = \"clk\") is 10.555 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 17.507 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 17.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 288 -24 144 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns divizor_frecventa:inst2\|divizor_10:inst\|inst12 2 REG LCFF_X1_Y6_N31 4 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y6_N31; Fanout = 4; REG Node = 'divizor_frecventa:inst2\|divizor_10:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 } "NODE_NAME" } } { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/divizor_10.bdf" { { 264 880 944 344 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.970 ns) 4.179 ns divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst\|inst12 3 REG LCFF_X2_Y6_N23 4 " "Info: 3: + IC(0.615 ns) + CELL(0.970 ns) = 4.179 ns; Loc. = LCFF_X2_Y6_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { divizor_frecventa:inst2|divizor_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.970 ns) 5.850 ns divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst1\|inst12 4 REG LCFF_X3_Y6_N5 4 " "Info: 4: + IC(0.701 ns) + CELL(0.970 ns) = 5.850 ns; Loc. = LCFF_X3_Y6_N5; Fanout = 4; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst1\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.147 ns) + CELL(0.970 ns) 8.967 ns divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst2\|inst12 5 REG LCFF_X27_Y7_N23 4 " "Info: 5: + IC(2.147 ns) + CELL(0.970 ns) = 8.967 ns; Loc. = LCFF_X27_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst1\|numarator_10:inst2\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.970 ns) 11.346 ns divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst\|inst12 6 REG LCFF_X22_Y7_N5 6 " "Info: 6: + IC(1.409 ns) + CELL(0.970 ns) = 11.346 ns; Loc. = LCFF_X22_Y7_N5; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.970 ns) 12.711 ns divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst1\|inst12 7 REG LCFF_X22_Y7_N7 6 " "Info: 7: + IC(0.395 ns) + CELL(0.970 ns) = 12.711 ns; Loc. = LCFF_X22_Y7_N7; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst1\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.970 ns) 14.748 ns divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst2\|inst12 8 REG LCFF_X24_Y7_N23 5 " "Info: 8: + IC(1.067 ns) + CELL(0.970 ns) = 14.748 ns; Loc. = LCFF_X24_Y7_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst2\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.970 ns) 16.118 ns divizor_frecventa:inst2\|divizor_5:inst3\|inst2 9 REG LCFF_X24_Y7_N15 6 " "Info: 9: + IC(0.400 ns) + CELL(0.970 ns) = 16.118 ns; Loc. = LCFF_X24_Y7_N15; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_5:inst3\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_5:inst3|inst2 } "NODE_NAME" } } { "divizor_5.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/divizor_5.bdf" { { 272 696 760 352 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.666 ns) 17.507 ns debouncing:inst16\|inst 10 REG LCFF_X25_Y7_N3 2 " "Info: 10: + IC(0.723 ns) + CELL(0.666 ns) = 17.507 ns; Loc. = LCFF_X25_Y7_N3; Fanout = 2; REG Node = 'debouncing:inst16\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.389 ns" { divizor_frecventa:inst2|divizor_5:inst3|inst2 debouncing:inst16|inst } "NODE_NAME" } } { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/debouncing.bdf" { { 200 352 416 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.526 ns ( 54.41 % ) " "Info: Total cell delay = 9.526 ns ( 54.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.981 ns ( 45.59 % ) " "Info: Total interconnect delay = 7.981 ns ( 45.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.507 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_5:inst3|inst2 debouncing:inst16|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.507 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 {} divizor_frecventa:inst2|divizor_5:inst3|inst2 {} debouncing:inst16|inst {} } { 0.000ns 0.000ns 0.524ns 0.615ns 0.701ns 2.147ns 1.409ns 0.395ns 1.067ns 0.400ns 0.723ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/debouncing.bdf" { { 200 352 416 280 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.258 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.258 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns buton_START_STOP 1 PIN PIN_96 1 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_96; Fanout = 1; PIN Node = 'buton_START_STOP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buton_START_STOP } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/main.bdf" { { 400 -104 88 416 "buton_START_STOP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.009 ns) + CELL(0.206 ns) 7.150 ns debouncing:inst16\|inst~feeder 2 COMB LCCOMB_X25_Y7_N2 1 " "Info: 2: + IC(6.009 ns) + CELL(0.206 ns) = 7.150 ns; Loc. = LCCOMB_X25_Y7_N2; Fanout = 1; COMB Node = 'debouncing:inst16\|inst~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.215 ns" { buton_START_STOP debouncing:inst16|inst~feeder } "NODE_NAME" } } { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/debouncing.bdf" { { 200 352 416 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.258 ns debouncing:inst16\|inst 3 REG LCFF_X25_Y7_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.258 ns; Loc. = LCFF_X25_Y7_N3; Fanout = 2; REG Node = 'debouncing:inst16\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { debouncing:inst16|inst~feeder debouncing:inst16|inst } "NODE_NAME" } } { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST-PWM-V2/Proiect-GoDigital/debouncing.bdf" { { 200 352 416 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.249 ns ( 17.21 % ) " "Info: Total cell delay = 1.249 ns ( 17.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.009 ns ( 82.79 % ) " "Info: Total interconnect delay = 6.009 ns ( 82.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.258 ns" { buton_START_STOP debouncing:inst16|inst~feeder debouncing:inst16|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.258 ns" { buton_START_STOP {} buton_START_STOP~combout {} debouncing:inst16|inst~feeder {} debouncing:inst16|inst {} } { 0.000ns 0.000ns 6.009ns 0.000ns } { 0.000ns 0.935ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.507 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_5:inst3|inst2 debouncing:inst16|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.507 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 {} divizor_frecventa:inst2|divizor_5:inst3|inst2 {} debouncing:inst16|inst {} } { 0.000ns 0.000ns 0.524ns 0.615ns 0.701ns 2.147ns 1.409ns 0.395ns 1.067ns 0.400ns 0.723ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.258 ns" { buton_START_STOP debouncing:inst16|inst~feeder debouncing:inst16|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.258 ns" { buton_START_STOP {} buton_START_STOP~combout {} debouncing:inst16|inst~feeder {} debouncing:inst16|inst {} } { 0.000ns 0.000ns 6.009ns 0.000ns } { 0.000ns 0.935ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 21 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 00:20:51 2024 " "Info: Processing ended: Tue May 14 00:20:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 65 s " "Info: Quartus II Full Compilation was successful. 0 errors, 65 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
