<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvf1517-3-e</Part>
        <TopModelName>lenet_predict</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>472233</Best-caseLatency>
            <Average-caseLatency>472233</Average-caseLatency>
            <Worst-caseLatency>472233</Worst-caseLatency>
            <Best-caseRealTimeLatency>4.722 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>4.722 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>4.722 ms</Worst-caseRealTimeLatency>
            <Interval-min>472234</Interval-min>
            <Interval-max>472234</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>67</BRAM_18K>
            <DSP>17</DSP>
            <FF>19415</FF>
            <LUT>20575</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWADDR</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WDATA</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WSTRB</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARADDR</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RDATA</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RRESP</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BRESP</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>lenet_predict</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>lenet_predict</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>lenet_predict</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>lenet_predict</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_conv2d_fu_232</InstName>
                    <ModuleName>conv2d</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>232</ID>
                    <BindInstances>mul_3ns_8ns_10_1_1_U3 empty_51_fu_994_p2 empty_52_fu_2254_p2 add_ln12_fu_913_p2 add_ln12201_fu_928_p2 mul_3ns_8ns_10_1_1_U4 p_mid116_fu_1022_p2 mac_muladd_3ns_10ns_5ns_12_4_1_U5 add_ln12_3_fu_946_p2 add_ln13_fu_1084_p2 p_mid1_fu_2289_p2 empty_53_fu_1125_p2 add_ln18_fu_1169_p2 add_ln18_49_fu_1188_p2 add_ln18_50_fu_1204_p2 add_ln18_51_fu_1219_p2 add_ln18_52_fu_1234_p2 add_ln18_53_fu_1264_p2 add_ln18_54_fu_1249_p2 add_ln18_55_fu_1279_p2 tmp2_114_fu_1294_p2 empty_54_fu_1312_p2 add_ln18_56_fu_1345_p2 add_ln18_57_fu_1363_p2 add_ln18_58_fu_1387_p2 add_ln18_59_fu_1406_p2 add_ln18_60_fu_1429_p2 add_ln18_61_fu_1444_p2 add_ln18_62_fu_1482_p2 add_ln18_63_fu_1459_p2 add_ln18_64_fu_1505_p2 tmp2_212_fu_1520_p2 empty_55_fu_1538_p2 add_ln18_65_fu_1571_p2 add_ln18_66_fu_1589_p2 add_ln18_67_fu_1613_p2 add_ln18_68_fu_1628_p2 add_ln18_69_fu_1651_p2 add_ln18_70_fu_1666_p2 add_ln18_71_fu_1704_p2 add_ln18_72_fu_1681_p2 add_ln18_73_fu_1727_p2 tmp2_310_fu_1742_p2 empty_56_fu_1760_p2 add_ln18_74_fu_1793_p2 add_ln18_75_fu_1811_p2 add_ln18_76_fu_1835_p2 add_ln18_77_fu_1850_p2 add_ln18_78_fu_1873_p2 add_ln18_79_fu_1888_p2 add_ln18_80_fu_1926_p2 add_ln18_81_fu_1903_p2 add_ln18_82_fu_1949_p2 tmp2_48_fu_1964_p2 empty_57_fu_1982_p2 add_ln18_83_fu_2015_p2 add_ln18_84_fu_2033_p2 add_ln18_85_fu_2057_p2 add_ln18_86_fu_2072_p2 add_ln18_87_fu_2095_p2 add_ln18_88_fu_2110_p2 add_ln18_89_fu_2148_p2 add_ln18_90_fu_2125_p2 add_ln18_91_fu_2163_p2 mac_muladd_3ns_10ns_5ns_12_4_1_U5 add_ln21_fu_2309_p2 add_ln14_fu_1140_p2 add_ln13_2_fu_962_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_relu_fu_246</InstName>
                    <ModuleName>relu</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>246</ID>
                    <BindInstances>add_ln87_fu_81_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_maxpool2d_fu_251</InstName>
                    <ModuleName>maxpool2d</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>251</ID>
                    <BindInstances>empty_fu_384_p2 add_ln32_fu_228_p2 add_ln32_2_fu_246_p2 mac_muladd_3ns_10ns_5ns_12_4_1_U19 mac_muladd_3ns_8ns_4ns_10_4_1_U20 add_ln33_fu_411_p2 p_mid13_fu_448_p2 empty_37_fu_496_p2 mac_muladd_3ns_10ns_5ns_12_4_1_U19 add_ln38_fu_509_p2 empty_40_fu_561_p2 add_ln38_2_fu_571_p2 mac_muladd_3ns_8ns_4ns_10_4_1_U20 add_ln44_fu_596_p2 add_ln34_fu_346_p2 add_ln33_2_fu_268_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2d_5_fu_257</InstName>
                    <ModuleName>conv2d_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>257</ID>
                    <BindInstances>mul_5ns_8ns_12_1_1_U26 empty_41_fu_1104_p2 add_ln12_fu_836_p2 add_ln12_2_fu_862_p2 mul_5ns_8ns_12_1_1_U27 p_mid112_fu_1146_p2 add_ln12_1_fu_880_p2 add_ln13_fu_938_p2 add_ln18_1_fu_1039_p2 add_ln18_2_fu_1219_p2 add_ln18_3_fu_1171_p2 add_ln18_4_fu_1290_p2 add_ln18_5_fu_1181_p2 add_ln18_6_fu_1325_p2 add_ln18_7_fu_1235_p2 add_ln18_8_fu_1363_p2 empty_43_fu_1245_p2 add_ln18_10_fu_1431_p2 add_ln18_11_fu_1305_p2 add_ln18_12_fu_1466_p2 add_ln18_13_fu_1315_p2 add_ln18_14_fu_1568_p2 add_ln18_15_fu_1340_p2 add_ln18_16_fu_1603_p2 add_ln18_17_fu_1350_p2 add_ln18_18_fu_1638_p2 empty_45_fu_1378_p2 add_ln18_20_fu_1671_p2 add_ln18_21_fu_1420_p2 add_ln18_22_fu_1710_p2 add_ln18_23_fu_1446_p2 add_ln18_24_fu_1739_p2 add_ln18_25_fu_1456_p2 add_ln18_26_fu_1762_p2 add_ln18_27_fu_1481_p2 add_ln18_28_fu_1781_p2 empty_47_fu_1491_p2 add_ln18_30_fu_1800_p2 add_ln18_31_fu_1583_p2 add_ln18_32_fu_1819_p2 add_ln18_33_fu_1593_p2 add_ln18_34_fu_1838_p2 add_ln18_35_fu_1618_p2 add_ln18_36_fu_1857_p2 add_ln18_37_fu_1628_p2 add_ln18_38_fu_1876_p2 empty_49_fu_1532_p2 add_ln18_40_fu_1895_p2 add_ln18_41_fu_1657_p2 add_ln18_42_fu_1914_p2 add_ln18_43_fu_1686_p2 add_ln18_44_fu_1933_p2 add_ln18_45_fu_1696_p2 add_ln18_46_fu_1952_p2 add_ln18_47_fu_1725_p2 add_ln18_48_fu_1967_p2 add_ln21_1_fu_1050_p2 add_ln14_fu_1056_p2 add_ln13_1_fu_1062_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_relu_1_fu_267</InstName>
                    <ModuleName>relu_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>267</ID>
                    <BindInstances>add_ln87_fu_81_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_maxpool2d_2_fu_272</InstName>
                    <ModuleName>maxpool2d_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>272</ID>
                    <BindInstances>add_ln32_fu_220_p2 add_ln32_1_fu_238_p2 mac_muladd_3ns_7ns_4ns_9_4_1_U40 mac_muladd_3ns_5ns_3ns_8_4_1_U41 add_ln33_fu_389_p2 mac_muladd_3ns_7ns_4ns_9_4_1_U40 add_ln44_1_fu_541_p2 mac_muladd_3ns_5ns_3ns_8_4_1_U41 add_ln44_fu_551_p2 add_ln34_fu_338_p2 add_ln33_1_fu_260_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fully_connected_fu_278</InstName>
                    <ModuleName>fully_connected</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>278</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92</InstName>
                            <ModuleName>fully_connected_Pipeline_VITIS_LOOP_58_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>92</ID>
                            <BindInstances>add_ln58_fu_175_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln56_2_fu_146_p2 add_ln56_fu_158_p2 add_ln57_fu_168_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_relu_3_fu_288</InstName>
                    <ModuleName>relu_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>288</ID>
                    <BindInstances>add_ln87_fu_81_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fully_connected_6_fu_293</InstName>
                    <ModuleName>fully_connected_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>293</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_fully_connected_6_Pipeline_VITIS_LOOP_58_2_fu_90</InstName>
                            <ModuleName>fully_connected_6_Pipeline_VITIS_LOOP_58_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>90</ID>
                            <BindInstances>add_ln58_fu_175_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln56_fu_142_p2 sub_ln57_fu_194_p2 add_ln57_fu_152_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_relu_4_fu_303</InstName>
                    <ModuleName>relu_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>303</ID>
                    <BindInstances>add_ln87_fu_81_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fully_connected_7_fu_308</InstName>
                    <ModuleName>fully_connected_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>308</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_fully_connected_7_Pipeline_VITIS_LOOP_58_2_fu_92</InstName>
                            <ModuleName>fully_connected_7_Pipeline_VITIS_LOOP_58_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>92</ID>
                            <BindInstances>add_ln58_fu_175_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln56_1_fu_146_p2 add_ln56_fu_158_p2 add_ln57_fu_168_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_softmax_fu_318</InstName>
                    <ModuleName>softmax</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>318</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_softmax_Pipeline_VITIS_LOOP_68_1_fu_18</InstName>
                            <ModuleName>softmax_Pipeline_VITIS_LOOP_68_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>18</ID>
                            <BindInstances>add_ln68_fu_96_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_softmax_Pipeline_VITIS_LOOP_75_2_fu_25</InstName>
                            <ModuleName>softmax_Pipeline_VITIS_LOOP_75_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>25</ID>
                            <BindInstances>add_ln75_fu_103_p2 fexp_32ns_32ns_32_6_full_dsp_1_U102</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_softmax_Pipeline_VITIS_LOOP_80_3_fu_33</InstName>
                            <ModuleName>softmax_Pipeline_VITIS_LOOP_80_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>33</ID>
                            <BindInstances>add_ln80_fu_77_p2 fdiv_32ns_32ns_32_8_no_dsp_1_U107</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_lenet_predict_Pipeline_VITIS_LOOP_67_1_fu_323</InstName>
                    <ModuleName>lenet_predict_Pipeline_VITIS_LOOP_67_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>323</ID>
                    <BindInstances>add_ln67_fu_116_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>conv1_output_U pool1_output_U conv2_output_U pool2_output_U fc1_output_U fc2_output_U fc3_output_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>conv2d</Name>
            <Loops>
                <VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>240016</Best-caseLatency>
                    <Average-caseLatency>240016</Average-caseLatency>
                    <Worst-caseLatency>240016</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.400 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.400 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.400 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>240016</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3>
                        <Name>VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4704</TripCount>
                        <Latency>240014</Latency>
                        <AbsoluteTimeLatency>2.400 ms</AbsoluteTimeLatency>
                        <PipelineII>51</PipelineII>
                        <PipelineDepth>115</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6527</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>5460</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_8ns_10_1_1_U3" SOURCE="lenet_proj/lenet_support_1.cpp:12" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_51_fu_994_p2" SOURCE="lenet_proj/lenet_support_1.cpp:12" URAM="0" VARIABLE="empty_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_52_fu_2254_p2" SOURCE="" URAM="0" VARIABLE="empty_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_913_p2" SOURCE="lenet_proj/lenet_support_1.cpp:12" URAM="0" VARIABLE="add_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12201_fu_928_p2" SOURCE="lenet_proj/lenet_support_1.cpp:12" URAM="0" VARIABLE="add_ln12201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_8ns_10_1_1_U4" SOURCE="lenet_proj/lenet_support_1.cpp:12" URAM="0" VARIABLE="p_mid114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid116_fu_1022_p2" SOURCE="lenet_proj/lenet_support_1.cpp:12" URAM="0" VARIABLE="p_mid116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_10ns_5ns_12_4_1_U5" SOURCE="lenet_proj/lenet_support_1.cpp:12" URAM="0" VARIABLE="mul_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_3_fu_946_p2" SOURCE="lenet_proj/lenet_support_1.cpp:12" URAM="0" VARIABLE="add_ln12_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_1084_p2" SOURCE="lenet_proj/lenet_support_1.cpp:13" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1_fu_2289_p2" SOURCE="lenet_proj/lenet_support_1.cpp:13" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_53_fu_1125_p2" SOURCE="lenet_proj/lenet_support_1.cpp:13" URAM="0" VARIABLE="empty_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_1169_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_49_fu_1188_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_50_fu_1204_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_51_fu_1219_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_52_fu_1234_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_53_fu_1264_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_54_fu_1249_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_55_fu_1279_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_114_fu_1294_p2" SOURCE="lenet_proj/lenet_support_1.cpp:13" URAM="0" VARIABLE="tmp2_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_54_fu_1312_p2" SOURCE="lenet_proj/lenet_support_1.cpp:13" URAM="0" VARIABLE="empty_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_56_fu_1345_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_57_fu_1363_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_58_fu_1387_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_59_fu_1406_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_60_fu_1429_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_61_fu_1444_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_62_fu_1482_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_63_fu_1459_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_64_fu_1505_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_212_fu_1520_p2" SOURCE="lenet_proj/lenet_support_1.cpp:13" URAM="0" VARIABLE="tmp2_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_55_fu_1538_p2" SOURCE="lenet_proj/lenet_support_1.cpp:13" URAM="0" VARIABLE="empty_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_65_fu_1571_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_66_fu_1589_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_67_fu_1613_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_68_fu_1628_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_69_fu_1651_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_70_fu_1666_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_71_fu_1704_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_72_fu_1681_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_73_fu_1727_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_310_fu_1742_p2" SOURCE="lenet_proj/lenet_support_1.cpp:13" URAM="0" VARIABLE="tmp2_310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_56_fu_1760_p2" SOURCE="lenet_proj/lenet_support_1.cpp:13" URAM="0" VARIABLE="empty_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_74_fu_1793_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_75_fu_1811_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_76_fu_1835_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_77_fu_1850_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_78_fu_1873_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_79_fu_1888_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_80_fu_1926_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_81_fu_1903_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_82_fu_1949_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_48_fu_1964_p2" SOURCE="lenet_proj/lenet_support_1.cpp:13" URAM="0" VARIABLE="tmp2_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_57_fu_1982_p2" SOURCE="lenet_proj/lenet_support_1.cpp:13" URAM="0" VARIABLE="empty_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_83_fu_2015_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_84_fu_2033_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_85_fu_2057_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_86_fu_2072_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_87_fu_2095_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_88_fu_2110_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_89_fu_2148_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_90_fu_2125_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_91_fu_2163_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_10ns_5ns_12_4_1_U5" SOURCE="lenet_proj/lenet_support_1.cpp:21" URAM="0" VARIABLE="add_ln21_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_2309_p2" SOURCE="lenet_proj/lenet_support_1.cpp:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_1140_p2" SOURCE="lenet_proj/lenet_support_1.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_2_fu_962_p2" SOURCE="lenet_proj/lenet_support_1.cpp:13" URAM="0" VARIABLE="add_ln13_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>relu</Name>
            <Loops>
                <VITIS_LOOP_87_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.085</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4707</Best-caseLatency>
                    <Average-caseLatency>4707</Average-caseLatency>
                    <Worst-caseLatency>4707</Worst-caseLatency>
                    <Best-caseRealTimeLatency>47.070 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>47.070 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>47.070 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4707</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_87_1>
                        <Name>VITIS_LOOP_87_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4704</TripCount>
                        <Latency>4705</Latency>
                        <AbsoluteTimeLatency>47.050 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_87_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>76</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>159</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_81_p2" SOURCE="lenet_proj/lenet_support_1.cpp:87" URAM="0" VARIABLE="add_ln87"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>maxpool2d</Name>
            <Loops>
                <VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.816</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1185</Best-caseLatency>
                    <Average-caseLatency>1185</Average-caseLatency>
                    <Worst-caseLatency>1185</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.850 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.850 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.850 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1185</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3>
                        <Name>VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1176</TripCount>
                        <Latency>1183</Latency>
                        <AbsoluteTimeLatency>11.830 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>637</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1047</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_384_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_228_p2" SOURCE="lenet_proj/lenet_support_1.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_2_fu_246_p2" SOURCE="lenet_proj/lenet_support_1.cpp:32" URAM="0" VARIABLE="add_ln32_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_10ns_5ns_12_4_1_U19" SOURCE="lenet_proj/lenet_support_1.cpp:33" URAM="0" VARIABLE="mul_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_4ns_10_4_1_U20" SOURCE="lenet_proj/lenet_support_1.cpp:33" URAM="0" VARIABLE="mul_ln33_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_411_p2" SOURCE="lenet_proj/lenet_support_1.cpp:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid13_fu_448_p2" SOURCE="lenet_proj/lenet_support_1.cpp:33" URAM="0" VARIABLE="p_mid13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_37_fu_496_p2" SOURCE="lenet_proj/lenet_support_1.cpp:33" URAM="0" VARIABLE="empty_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_10ns_5ns_12_4_1_U19" SOURCE="lenet_proj/lenet_support_1.cpp:33" URAM="0" VARIABLE="empty_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_509_p2" SOURCE="lenet_proj/lenet_support_1.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_40_fu_561_p2" SOURCE="lenet_proj/lenet_support_1.cpp:33" URAM="0" VARIABLE="empty_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_2_fu_571_p2" SOURCE="lenet_proj/lenet_support_1.cpp:38" URAM="0" VARIABLE="add_ln38_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_4ns_10_4_1_U20" SOURCE="lenet_proj/lenet_support_1.cpp:44" URAM="0" VARIABLE="add_ln44_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_596_p2" SOURCE="lenet_proj/lenet_support_1.cpp:44" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_346_p2" SOURCE="lenet_proj/lenet_support_1.cpp:34" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_2_fu_268_p2" SOURCE="lenet_proj/lenet_support_1.cpp:33" URAM="0" VARIABLE="add_ln33_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2d_5</Name>
            <Loops>
                <VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>41690</Best-caseLatency>
                    <Average-caseLatency>41690</Average-caseLatency>
                    <Worst-caseLatency>41690</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.417 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.417 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.417 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>41690</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3>
                        <Name>VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1600</TripCount>
                        <Latency>41688</Latency>
                        <AbsoluteTimeLatency>0.417 ms</AbsoluteTimeLatency>
                        <PipelineII>26</PipelineII>
                        <PipelineDepth>115</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>5342</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>4180</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_8ns_12_1_1_U26" SOURCE="lenet_proj/lenet_support_1.cpp:12" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_41_fu_1104_p2" SOURCE="lenet_proj/lenet_support_1.cpp:12" URAM="0" VARIABLE="empty_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_836_p2" SOURCE="lenet_proj/lenet_support_1.cpp:12" URAM="0" VARIABLE="add_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_2_fu_862_p2" SOURCE="lenet_proj/lenet_support_1.cpp:12" URAM="0" VARIABLE="add_ln12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_8ns_12_1_1_U27" SOURCE="lenet_proj/lenet_support_1.cpp:12" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid112_fu_1146_p2" SOURCE="lenet_proj/lenet_support_1.cpp:12" URAM="0" VARIABLE="p_mid112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_1_fu_880_p2" SOURCE="lenet_proj/lenet_support_1.cpp:12" URAM="0" VARIABLE="add_ln12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_938_p2" SOURCE="lenet_proj/lenet_support_1.cpp:13" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_1_fu_1039_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_2_fu_1219_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_3_fu_1171_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_4_fu_1290_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_5_fu_1181_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_6_fu_1325_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_7_fu_1235_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_8_fu_1363_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_43_fu_1245_p2" SOURCE="lenet_proj/lenet_support_1.cpp:13" URAM="0" VARIABLE="empty_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_10_fu_1431_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_11_fu_1305_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_12_fu_1466_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_13_fu_1315_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_14_fu_1568_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_15_fu_1340_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_16_fu_1603_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_17_fu_1350_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_18_fu_1638_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_45_fu_1378_p2" SOURCE="lenet_proj/lenet_support_1.cpp:13" URAM="0" VARIABLE="empty_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_20_fu_1671_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_21_fu_1420_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_22_fu_1710_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_23_fu_1446_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_24_fu_1739_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_25_fu_1456_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_26_fu_1762_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_27_fu_1481_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_28_fu_1781_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_47_fu_1491_p2" SOURCE="lenet_proj/lenet_support_1.cpp:13" URAM="0" VARIABLE="empty_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_30_fu_1800_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_31_fu_1583_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_32_fu_1819_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_33_fu_1593_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_34_fu_1838_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_35_fu_1618_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_36_fu_1857_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_37_fu_1628_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_38_fu_1876_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_49_fu_1532_p2" SOURCE="lenet_proj/lenet_support_1.cpp:13" URAM="0" VARIABLE="empty_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_40_fu_1895_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_41_fu_1657_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_42_fu_1914_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_43_fu_1686_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_44_fu_1933_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_45_fu_1696_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_46_fu_1952_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_47_fu_1725_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_48_fu_1967_p2" SOURCE="lenet_proj/lenet_support_1.cpp:18" URAM="0" VARIABLE="add_ln18_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_1_fu_1050_p2" SOURCE="lenet_proj/lenet_support_1.cpp:21" URAM="0" VARIABLE="add_ln21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_1056_p2" SOURCE="lenet_proj/lenet_support_1.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_1_fu_1062_p2" SOURCE="lenet_proj/lenet_support_1.cpp:13" URAM="0" VARIABLE="add_ln13_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>relu_1</Name>
            <Loops>
                <VITIS_LOOP_87_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.085</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1603</Best-caseLatency>
                    <Average-caseLatency>1603</Average-caseLatency>
                    <Worst-caseLatency>1603</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1603</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_87_1>
                        <Name>VITIS_LOOP_87_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1600</TripCount>
                        <Latency>1601</Latency>
                        <AbsoluteTimeLatency>16.010 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_87_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>70</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>155</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_81_p2" SOURCE="lenet_proj/lenet_support_1.cpp:87" URAM="0" VARIABLE="add_ln87"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>maxpool2d_2</Name>
            <Loops>
                <VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.816</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>159</Best-caseLatency>
                    <Average-caseLatency>159</Average-caseLatency>
                    <Worst-caseLatency>159</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.590 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.590 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.590 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>159</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3>
                        <Name>VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>150</TripCount>
                        <Latency>157</Latency>
                        <AbsoluteTimeLatency>1.570 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>627</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>984</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_220_p2" SOURCE="lenet_proj/lenet_support_1.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_1_fu_238_p2" SOURCE="lenet_proj/lenet_support_1.cpp:32" URAM="0" VARIABLE="add_ln32_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_4ns_9_4_1_U40" SOURCE="lenet_proj/lenet_support_1.cpp:32" URAM="0" VARIABLE="mul_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_5ns_3ns_8_4_1_U41" SOURCE="lenet_proj/lenet_support_1.cpp:32" URAM="0" VARIABLE="mul_ln32_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_389_p2" SOURCE="lenet_proj/lenet_support_1.cpp:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_4ns_9_4_1_U40" SOURCE="lenet_proj/lenet_support_1.cpp:33" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_1_fu_541_p2" SOURCE="lenet_proj/lenet_support_1.cpp:44" URAM="0" VARIABLE="add_ln44_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_5ns_3ns_8_4_1_U41" SOURCE="lenet_proj/lenet_support_1.cpp:44" URAM="0" VARIABLE="add_ln44_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_551_p2" SOURCE="lenet_proj/lenet_support_1.cpp:44" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_338_p2" SOURCE="lenet_proj/lenet_support_1.cpp:34" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_1_fu_260_p2" SOURCE="lenet_proj/lenet_support_1.cpp:33" URAM="0" VARIABLE="add_ln33_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fully_connected_Pipeline_VITIS_LOOP_58_2</Name>
            <Loops>
                <VITIS_LOOP_58_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1215</Best-caseLatency>
                    <Average-caseLatency>1215</Average-caseLatency>
                    <Worst-caseLatency>1215</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1215</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_58_2>
                        <Name>VITIS_LOOP_58_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>400</TripCount>
                        <Latency>1213</Latency>
                        <AbsoluteTimeLatency>12.130 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_58_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>457</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>456</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_175_p2" SOURCE="lenet_proj/lenet_support_1.cpp:58" URAM="0" VARIABLE="add_ln58"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fully_connected</Name>
            <Loops>
                <VITIS_LOOP_56_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>147241</Best-caseLatency>
                    <Average-caseLatency>147241</Average-caseLatency>
                    <Worst-caseLatency>147241</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.472 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.472 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.472 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>147241</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_56_1>
                        <Name>VITIS_LOOP_56_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>120</TripCount>
                        <Latency>147240</Latency>
                        <AbsoluteTimeLatency>1.472 ms</AbsoluteTimeLatency>
                        <IterationLatency>1227</IterationLatency>
                        <PipelineDepth>1227</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92</Instance>
                        </InstanceList>
                    </VITIS_LOOP_56_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>770</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>833</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_2_fu_146_p2" SOURCE="lenet_proj/lenet_support_1.cpp:56" URAM="0" VARIABLE="add_ln56_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_158_p2" SOURCE="lenet_proj/lenet_support_1.cpp:56" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_168_p2" SOURCE="lenet_proj/lenet_support_1.cpp:57" URAM="0" VARIABLE="add_ln57"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>relu_3</Name>
            <Loops>
                <VITIS_LOOP_87_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.085</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>123</Best-caseLatency>
                    <Average-caseLatency>123</Average-caseLatency>
                    <Worst-caseLatency>123</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.230 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.230 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.230 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>123</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_87_1>
                        <Name>VITIS_LOOP_87_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>120</TripCount>
                        <Latency>121</Latency>
                        <AbsoluteTimeLatency>1.210 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_87_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>58</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>147</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_81_p2" SOURCE="lenet_proj/lenet_support_1.cpp:87" URAM="0" VARIABLE="add_ln87"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fully_connected_6_Pipeline_VITIS_LOOP_58_2</Name>
            <Loops>
                <VITIS_LOOP_58_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>375</Best-caseLatency>
                    <Average-caseLatency>375</Average-caseLatency>
                    <Worst-caseLatency>375</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.750 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.750 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.750 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>375</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_58_2>
                        <Name>VITIS_LOOP_58_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>120</TripCount>
                        <Latency>373</Latency>
                        <AbsoluteTimeLatency>3.730 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_58_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>453</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>450</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_175_p2" SOURCE="lenet_proj/lenet_support_1.cpp:58" URAM="0" VARIABLE="add_ln58"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fully_connected_6</Name>
            <Loops>
                <VITIS_LOOP_56_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32509</Best-caseLatency>
                    <Average-caseLatency>32509</Average-caseLatency>
                    <Worst-caseLatency>32509</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.325 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.325 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.325 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32509</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_56_1>
                        <Name>VITIS_LOOP_56_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>84</TripCount>
                        <Latency>32508</Latency>
                        <AbsoluteTimeLatency>0.325 ms</AbsoluteTimeLatency>
                        <IterationLatency>387</IterationLatency>
                        <PipelineDepth>387</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_fully_connected_6_Pipeline_VITIS_LOOP_58_2_fu_90</Instance>
                        </InstanceList>
                    </VITIS_LOOP_56_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>746</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>817</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_142_p2" SOURCE="lenet_proj/lenet_support_1.cpp:56" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_fu_194_p2" SOURCE="lenet_proj/lenet_support_1.cpp:57" URAM="0" VARIABLE="sub_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_152_p2" SOURCE="lenet_proj/lenet_support_1.cpp:57" URAM="0" VARIABLE="add_ln57"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>relu_4</Name>
            <Loops>
                <VITIS_LOOP_87_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.085</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>87</Best-caseLatency>
                    <Average-caseLatency>87</Average-caseLatency>
                    <Worst-caseLatency>87</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.870 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.870 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.870 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>87</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_87_1>
                        <Name>VITIS_LOOP_87_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>84</TripCount>
                        <Latency>85</Latency>
                        <AbsoluteTimeLatency>0.850 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_87_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>58</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>147</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_81_p2" SOURCE="lenet_proj/lenet_support_1.cpp:87" URAM="0" VARIABLE="add_ln87"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fully_connected_7_Pipeline_VITIS_LOOP_58_2</Name>
            <Loops>
                <VITIS_LOOP_58_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>267</Best-caseLatency>
                    <Average-caseLatency>267</Average-caseLatency>
                    <Worst-caseLatency>267</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.670 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.670 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.670 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>267</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_58_2>
                        <Name>VITIS_LOOP_58_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>84</TripCount>
                        <Latency>265</Latency>
                        <AbsoluteTimeLatency>2.650 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_58_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>450</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>450</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_175_p2" SOURCE="lenet_proj/lenet_support_1.cpp:58" URAM="0" VARIABLE="add_ln58"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fully_connected_7</Name>
            <Loops>
                <VITIS_LOOP_56_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2791</Best-caseLatency>
                    <Average-caseLatency>2791</Average-caseLatency>
                    <Worst-caseLatency>2791</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.910 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>27.910 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.910 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2791</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_56_1>
                        <Name>VITIS_LOOP_56_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>2790</Latency>
                        <AbsoluteTimeLatency>27.900 us</AbsoluteTimeLatency>
                        <IterationLatency>279</IterationLatency>
                        <PipelineDepth>279</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_fully_connected_7_Pipeline_VITIS_LOOP_58_2_fu_92</Instance>
                        </InstanceList>
                    </VITIS_LOOP_56_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>745</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>817</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_1_fu_146_p2" SOURCE="lenet_proj/lenet_support_1.cpp:56" URAM="0" VARIABLE="add_ln56_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_158_p2" SOURCE="lenet_proj/lenet_support_1.cpp:56" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_168_p2" SOURCE="lenet_proj/lenet_support_1.cpp:57" URAM="0" VARIABLE="add_ln57"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>softmax_Pipeline_VITIS_LOOP_68_1</Name>
            <Loops>
                <VITIS_LOOP_68_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13</Best-caseLatency>
                    <Average-caseLatency>13</Average-caseLatency>
                    <Worst-caseLatency>13</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.130 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.130 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_68_1>
                        <Name>VITIS_LOOP_68_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>11</Latency>
                        <AbsoluteTimeLatency>0.110 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_68_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>106</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>210</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_96_p2" SOURCE="lenet_proj/lenet_support_1.cpp:68" URAM="0" VARIABLE="add_ln68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>softmax_Pipeline_VITIS_LOOP_75_2</Name>
            <Loops>
                <VITIS_LOOP_75_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>43</Best-caseLatency>
                    <Average-caseLatency>43</Average-caseLatency>
                    <Worst-caseLatency>43</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>43</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_75_2>
                        <Name>VITIS_LOOP_75_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>41</Latency>
                        <AbsoluteTimeLatency>0.410 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>15</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_75_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>7</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>440</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1112</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_103_p2" SOURCE="lenet_proj/lenet_support_1.cpp:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="5" LOOP="VITIS_LOOP_75_2" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_6_full_dsp_1_U102" SOURCE="C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>softmax_Pipeline_VITIS_LOOP_80_3</Name>
            <Loops>
                <VITIS_LOOP_80_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.246</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21</Best-caseLatency>
                    <Average-caseLatency>21</Average-caseLatency>
                    <Worst-caseLatency>21</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.210 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.210 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.210 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>21</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_80_3>
                        <Name>VITIS_LOOP_80_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>19</Latency>
                        <AbsoluteTimeLatency>0.190 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_80_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>157</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>94</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_77_p2" SOURCE="lenet_proj/lenet_support_1.cpp:80" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="VITIS_LOOP_80_3" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_8_no_dsp_1_U107" SOURCE="lenet_proj/lenet_support_1.cpp:81" URAM="0" VARIABLE="div"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>softmax</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.246</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>82</Best-caseLatency>
                    <Average-caseLatency>82</Average-caseLatency>
                    <Worst-caseLatency>82</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.820 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.820 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.820 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>82</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>7</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>712</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1548</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>lenet_predict_Pipeline_VITIS_LOOP_67_1</Name>
            <Loops>
                <VITIS_LOOP_67_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_67_1>
                        <Name>VITIS_LOOP_67_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_67_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>146</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>251</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_67_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_116_p2" SOURCE="lenet_proj/lenet_main_1.cpp:67" URAM="0" VARIABLE="add_ln67"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lenet_predict</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>472233</Best-caseLatency>
                    <Average-caseLatency>472233</Average-caseLatency>
                    <Worst-caseLatency>472233</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.722 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.722 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.722 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>472234</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>67</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>10</UTIL_BRAM>
                    <DSP>17</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>19415</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>20575</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="14" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="conv1_output_U" SOURCE="lenet_proj/lenet_main_1.cpp:36" URAM="0" VARIABLE="conv1_output"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="pool1_output_U" SOURCE="lenet_proj/lenet_main_1.cpp:37" URAM="0" VARIABLE="pool1_output"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="conv2_output_U" SOURCE="lenet_proj/lenet_main_1.cpp:38" URAM="0" VARIABLE="conv2_output"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pool2_output_U" SOURCE="lenet_proj/lenet_main_1.cpp:39" URAM="0" VARIABLE="pool2_output"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fc1_output_U" SOURCE="lenet_proj/lenet_main_1.cpp:40" URAM="0" VARIABLE="fc1_output"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fc2_output_U" SOURCE="lenet_proj/lenet_main_1.cpp:41" URAM="0" VARIABLE="fc2_output"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fc3_output_U" SOURCE="lenet_proj/lenet_main_1.cpp:42" URAM="0" VARIABLE="fc3_output"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control_r" name="" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="predicted_class" index="1" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="predicted_class" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="predicted_class_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_filters" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="conv1_filters_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="conv1_filters_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_bias" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="conv1_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="conv1_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_filters" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="conv2_filters_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="conv2_filters_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_bias" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="conv2_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="conv2_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fc1_weights" index="6" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="fc1_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="fc1_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fc1_bias" index="7" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="fc1_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="fc1_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fc2_weights" index="8" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="fc2_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="fc2_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fc2_bias" index="9" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="fc2_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="fc2_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fc3_weights" index="10" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="fc3_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="fc3_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fc3_bias" index="11" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="fc3_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="fc3_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="5" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="predicted_class" access="R" description="Data signal of predicted_class" range="32">
                    <fields>
                        <field offset="0" width="32" name="predicted_class" access="R" description="Bit 31 to 0 of predicted_class"/>
                    </fields>
                </register>
                <register offset="0x14" name="predicted_class_ctrl" access="R" description="Control signal of predicted_class" range="32">
                    <fields>
                        <field offset="0" width="1" name="predicted_class_ap_vld" access="R" description="Control signal predicted_class_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="predicted_class"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_axi_control_r" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_control_r_" paramPrefix="C_S_AXI_CONTROL_R_">
            <ports>
                <port>s_axi_control_r_ARADDR</port>
                <port>s_axi_control_r_ARREADY</port>
                <port>s_axi_control_r_ARVALID</port>
                <port>s_axi_control_r_AWADDR</port>
                <port>s_axi_control_r_AWREADY</port>
                <port>s_axi_control_r_AWVALID</port>
                <port>s_axi_control_r_BREADY</port>
                <port>s_axi_control_r_BRESP</port>
                <port>s_axi_control_r_BVALID</port>
                <port>s_axi_control_r_RDATA</port>
                <port>s_axi_control_r_RREADY</port>
                <port>s_axi_control_r_RRESP</port>
                <port>s_axi_control_r_RVALID</port>
                <port>s_axi_control_r_WDATA</port>
                <port>s_axi_control_r_WREADY</port>
                <port>s_axi_control_r_WSTRB</port>
                <port>s_axi_control_r_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="input_r_1" access="W" description="Data signal of input_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_r" access="W" description="Bit 31 to 0 of input_r"/>
                    </fields>
                </register>
                <register offset="0x14" name="input_r_2" access="W" description="Data signal of input_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_r" access="W" description="Bit 63 to 32 of input_r"/>
                    </fields>
                </register>
                <register offset="0x1c" name="conv1_filters_1" access="W" description="Data signal of conv1_filters" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_filters" access="W" description="Bit 31 to 0 of conv1_filters"/>
                    </fields>
                </register>
                <register offset="0x20" name="conv1_filters_2" access="W" description="Data signal of conv1_filters" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_filters" access="W" description="Bit 63 to 32 of conv1_filters"/>
                    </fields>
                </register>
                <register offset="0x28" name="conv1_bias_1" access="W" description="Data signal of conv1_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_bias" access="W" description="Bit 31 to 0 of conv1_bias"/>
                    </fields>
                </register>
                <register offset="0x2c" name="conv1_bias_2" access="W" description="Data signal of conv1_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_bias" access="W" description="Bit 63 to 32 of conv1_bias"/>
                    </fields>
                </register>
                <register offset="0x34" name="conv2_filters_1" access="W" description="Data signal of conv2_filters" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_filters" access="W" description="Bit 31 to 0 of conv2_filters"/>
                    </fields>
                </register>
                <register offset="0x38" name="conv2_filters_2" access="W" description="Data signal of conv2_filters" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_filters" access="W" description="Bit 63 to 32 of conv2_filters"/>
                    </fields>
                </register>
                <register offset="0x40" name="conv2_bias_1" access="W" description="Data signal of conv2_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_bias" access="W" description="Bit 31 to 0 of conv2_bias"/>
                    </fields>
                </register>
                <register offset="0x44" name="conv2_bias_2" access="W" description="Data signal of conv2_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_bias" access="W" description="Bit 63 to 32 of conv2_bias"/>
                    </fields>
                </register>
                <register offset="0x4c" name="fc1_weights_1" access="W" description="Data signal of fc1_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="fc1_weights" access="W" description="Bit 31 to 0 of fc1_weights"/>
                    </fields>
                </register>
                <register offset="0x50" name="fc1_weights_2" access="W" description="Data signal of fc1_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="fc1_weights" access="W" description="Bit 63 to 32 of fc1_weights"/>
                    </fields>
                </register>
                <register offset="0x58" name="fc1_bias_1" access="W" description="Data signal of fc1_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="fc1_bias" access="W" description="Bit 31 to 0 of fc1_bias"/>
                    </fields>
                </register>
                <register offset="0x5c" name="fc1_bias_2" access="W" description="Data signal of fc1_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="fc1_bias" access="W" description="Bit 63 to 32 of fc1_bias"/>
                    </fields>
                </register>
                <register offset="0x64" name="fc2_weights_1" access="W" description="Data signal of fc2_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="fc2_weights" access="W" description="Bit 31 to 0 of fc2_weights"/>
                    </fields>
                </register>
                <register offset="0x68" name="fc2_weights_2" access="W" description="Data signal of fc2_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="fc2_weights" access="W" description="Bit 63 to 32 of fc2_weights"/>
                    </fields>
                </register>
                <register offset="0x70" name="fc2_bias_1" access="W" description="Data signal of fc2_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="fc2_bias" access="W" description="Bit 31 to 0 of fc2_bias"/>
                    </fields>
                </register>
                <register offset="0x74" name="fc2_bias_2" access="W" description="Data signal of fc2_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="fc2_bias" access="W" description="Bit 63 to 32 of fc2_bias"/>
                    </fields>
                </register>
                <register offset="0x7c" name="fc3_weights_1" access="W" description="Data signal of fc3_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="fc3_weights" access="W" description="Bit 31 to 0 of fc3_weights"/>
                    </fields>
                </register>
                <register offset="0x80" name="fc3_weights_2" access="W" description="Data signal of fc3_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="fc3_weights" access="W" description="Bit 63 to 32 of fc3_weights"/>
                    </fields>
                </register>
                <register offset="0x88" name="fc3_bias_1" access="W" description="Data signal of fc3_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="fc3_bias" access="W" description="Bit 31 to 0 of fc3_bias"/>
                    </fields>
                </register>
                <register offset="0x8c" name="fc3_bias_2" access="W" description="Data signal of fc3_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="fc3_bias" access="W" description="Bit 63 to 32 of fc3_bias"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="conv1_filters"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="conv1_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="conv2_filters"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="conv2_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="fc1_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="fc1_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="fc2_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="fc2_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="124" argName="fc3_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="136" argName="fc3_bias"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:s_axi_control_r:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="input"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="input"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv1_filters"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv1_filters"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv1_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv1_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv2_filters"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv2_filters"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="conv2_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv2_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="fc1_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="fc1_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="fc1_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="fc1_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="fc2_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="fc2_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="fc2_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="fc2_bias"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="fc3_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="fc3_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="fc3_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="fc3_bias"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 5, 16, 0</column>
                    <column name="s_axi_control_r">32, 8, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">predicted_class, 0x10, 32, R, Data signal of predicted_class, </column>
                    <column name="s_axi_control">predicted_class_ctrl, 0x14, 32, R, Control signal of predicted_class, 0=predicted_class_ap_vld</column>
                    <column name="s_axi_control_r">input_r_1, 0x10, 32, W, Data signal of input_r, </column>
                    <column name="s_axi_control_r">input_r_2, 0x14, 32, W, Data signal of input_r, </column>
                    <column name="s_axi_control_r">conv1_filters_1, 0x1c, 32, W, Data signal of conv1_filters, </column>
                    <column name="s_axi_control_r">conv1_filters_2, 0x20, 32, W, Data signal of conv1_filters, </column>
                    <column name="s_axi_control_r">conv1_bias_1, 0x28, 32, W, Data signal of conv1_bias, </column>
                    <column name="s_axi_control_r">conv1_bias_2, 0x2c, 32, W, Data signal of conv1_bias, </column>
                    <column name="s_axi_control_r">conv2_filters_1, 0x34, 32, W, Data signal of conv2_filters, </column>
                    <column name="s_axi_control_r">conv2_filters_2, 0x38, 32, W, Data signal of conv2_filters, </column>
                    <column name="s_axi_control_r">conv2_bias_1, 0x40, 32, W, Data signal of conv2_bias, </column>
                    <column name="s_axi_control_r">conv2_bias_2, 0x44, 32, W, Data signal of conv2_bias, </column>
                    <column name="s_axi_control_r">fc1_weights_1, 0x4c, 32, W, Data signal of fc1_weights, </column>
                    <column name="s_axi_control_r">fc1_weights_2, 0x50, 32, W, Data signal of fc1_weights, </column>
                    <column name="s_axi_control_r">fc1_bias_1, 0x58, 32, W, Data signal of fc1_bias, </column>
                    <column name="s_axi_control_r">fc1_bias_2, 0x5c, 32, W, Data signal of fc1_bias, </column>
                    <column name="s_axi_control_r">fc2_weights_1, 0x64, 32, W, Data signal of fc2_weights, </column>
                    <column name="s_axi_control_r">fc2_weights_2, 0x68, 32, W, Data signal of fc2_weights, </column>
                    <column name="s_axi_control_r">fc2_bias_1, 0x70, 32, W, Data signal of fc2_bias, </column>
                    <column name="s_axi_control_r">fc2_bias_2, 0x74, 32, W, Data signal of fc2_bias, </column>
                    <column name="s_axi_control_r">fc3_weights_1, 0x7c, 32, W, Data signal of fc3_weights, </column>
                    <column name="s_axi_control_r">fc3_weights_2, 0x80, 32, W, Data signal of fc3_weights, </column>
                    <column name="s_axi_control_r">fc3_bias_1, 0x88, 32, W, Data signal of fc3_bias, </column>
                    <column name="s_axi_control_r">fc3_bias_2, 0x8c, 32, W, Data signal of fc3_bias, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, float*</column>
                    <column name="predicted_class">out, int*</column>
                    <column name="conv1_filters">in, float*</column>
                    <column name="conv1_bias">in, float*</column>
                    <column name="conv2_filters">in, float*</column>
                    <column name="conv2_bias">in, float*</column>
                    <column name="fc1_weights">in, float*</column>
                    <column name="fc1_bias">in, float*</column>
                    <column name="fc2_weights">in, float*</column>
                    <column name="fc2_bias">in, float*</column>
                    <column name="fc3_weights">in, float*</column>
                    <column name="fc3_bias">in, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input">m_axi_gmem, interface, , </column>
                    <column name="input">s_axi_control_r, interface, offset, </column>
                    <column name="predicted_class">s_axi_control, register, , name=predicted_class offset=0x10 range=32</column>
                    <column name="predicted_class">s_axi_control, register, , name=predicted_class_ctrl offset=0x14 range=32</column>
                    <column name="conv1_filters">m_axi_gmem, interface, , </column>
                    <column name="conv1_filters">s_axi_control_r, register, offset, name=conv1_filters_1 offset=0x1c range=32</column>
                    <column name="conv1_filters">s_axi_control_r, register, offset, name=conv1_filters_2 offset=0x20 range=32</column>
                    <column name="conv1_bias">m_axi_gmem, interface, , </column>
                    <column name="conv1_bias">s_axi_control_r, register, offset, name=conv1_bias_1 offset=0x28 range=32</column>
                    <column name="conv1_bias">s_axi_control_r, register, offset, name=conv1_bias_2 offset=0x2c range=32</column>
                    <column name="conv2_filters">m_axi_gmem, interface, , </column>
                    <column name="conv2_filters">s_axi_control_r, register, offset, name=conv2_filters_1 offset=0x34 range=32</column>
                    <column name="conv2_filters">s_axi_control_r, register, offset, name=conv2_filters_2 offset=0x38 range=32</column>
                    <column name="conv2_bias">m_axi_gmem, interface, , </column>
                    <column name="conv2_bias">s_axi_control_r, register, offset, name=conv2_bias_1 offset=0x40 range=32</column>
                    <column name="conv2_bias">s_axi_control_r, register, offset, name=conv2_bias_2 offset=0x44 range=32</column>
                    <column name="fc1_weights">m_axi_gmem, interface, , </column>
                    <column name="fc1_weights">s_axi_control_r, register, offset, name=fc1_weights_1 offset=0x4c range=32</column>
                    <column name="fc1_weights">s_axi_control_r, register, offset, name=fc1_weights_2 offset=0x50 range=32</column>
                    <column name="fc1_bias">m_axi_gmem, interface, , </column>
                    <column name="fc1_bias">s_axi_control_r, register, offset, name=fc1_bias_1 offset=0x58 range=32</column>
                    <column name="fc1_bias">s_axi_control_r, register, offset, name=fc1_bias_2 offset=0x5c range=32</column>
                    <column name="fc2_weights">m_axi_gmem, interface, , </column>
                    <column name="fc2_weights">s_axi_control_r, register, offset, name=fc2_weights_1 offset=0x64 range=32</column>
                    <column name="fc2_weights">s_axi_control_r, register, offset, name=fc2_weights_2 offset=0x68 range=32</column>
                    <column name="fc2_bias">m_axi_gmem, interface, , </column>
                    <column name="fc2_bias">s_axi_control_r, register, offset, name=fc2_bias_1 offset=0x70 range=32</column>
                    <column name="fc2_bias">s_axi_control_r, register, offset, name=fc2_bias_2 offset=0x74 range=32</column>
                    <column name="fc3_weights">m_axi_gmem, interface, , </column>
                    <column name="fc3_weights">s_axi_control_r, register, offset, name=fc3_weights_1 offset=0x7c range=32</column>
                    <column name="fc3_weights">s_axi_control_r, register, offset, name=fc3_weights_2 offset=0x80 range=32</column>
                    <column name="fc3_bias">m_axi_gmem, interface, , </column>
                    <column name="fc3_bias">s_axi_control_r, register, offset, name=fc3_bias_1 offset=0x88 range=32</column>
                    <column name="fc3_bias">s_axi_control_r, register, offset, name=fc3_bias_2 offset=0x8c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">, lenet_proj/lenet_support_1.cpp:12:19, read, Fail, , , , 214-224, Could not burst due to multiple potential reads to the same bundle in the same region.</column>
                    <column name="m_axi_gmem">bias, lenet_proj/lenet_support_1.cpp:12:19, read, Widen Fail, , VITIS_LOOP_12_1, lenet_proj/lenet_support_1.cpp:12:19, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">bias, lenet_proj/lenet_support_1.cpp:12:19, read, Inferred, 16, VITIS_LOOP_12_1, lenet_proj/lenet_support_1.cpp:12:19, , </column>
                    <column name="m_axi_gmem">, lenet_proj/lenet_support_1.cpp:16:34, read, Fail, , , , 214-224, Could not burst due to multiple potential reads to the same bundle in the same region.</column>
                    <column name="m_axi_gmem">filters, lenet_proj/lenet_support_1.cpp:18:32, read, Widen Fail, , VITIS_LOOP_17_5, lenet_proj/lenet_support_1.cpp:17:38, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">filters, lenet_proj/lenet_support_1.cpp:18:70, read, Widen Fail, , VITIS_LOOP_17_5, lenet_proj/lenet_support_1.cpp:17:38, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">input, lenet_proj/lenet_support_1.cpp:18:32, read, Widen Fail, , VITIS_LOOP_17_5, lenet_proj/lenet_support_1.cpp:17:38, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">filters, lenet_proj/lenet_support_1.cpp:18:32, read, Fail, , VITIS_LOOP_14_3, lenet_proj/lenet_support_1.cpp:14:30, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">filters, lenet_proj/lenet_support_1.cpp:18:70, read, Inferred, 25, VITIS_LOOP_16_4, lenet_proj/lenet_support_1.cpp:16:34, , </column>
                    <column name="m_axi_gmem">filters, lenet_proj/lenet_support_1.cpp:18:70, read, Fail, , VITIS_LOOP_14_3, lenet_proj/lenet_support_1.cpp:14:30, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">input, lenet_proj/lenet_support_1.cpp:18:32, read, Fail, , VITIS_LOOP_16_4, lenet_proj/lenet_support_1.cpp:16:34, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">input, lenet_proj/lenet_support_1.cpp:18:32, read, Inferred, 5, VITIS_LOOP_17_5, lenet_proj/lenet_support_1.cpp:17:38, , </column>
                    <column name="m_axi_gmem">bias, lenet_proj/lenet_support_1.cpp:57:21, read, Widen Fail, , VITIS_LOOP_56_1, lenet_proj/lenet_support_1.cpp:56:19, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">bias, lenet_proj/lenet_support_1.cpp:57:21, read, Widen Fail, , VITIS_LOOP_12_1, lenet_proj/lenet_support_1.cpp:12:19, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">bias, lenet_proj/lenet_support_1.cpp:57:21, read, Inferred, 10, VITIS_LOOP_56_1, lenet_proj/lenet_support_1.cpp:56:19, , </column>
                    <column name="m_axi_gmem">bias, lenet_proj/lenet_support_1.cpp:57:21, read, Inferred, 84, VITIS_LOOP_56_1, lenet_proj/lenet_support_1.cpp:56:19, , </column>
                    <column name="m_axi_gmem">bias, lenet_proj/lenet_support_1.cpp:57:21, read, Inferred, 120, VITIS_LOOP_56_1, lenet_proj/lenet_support_1.cpp:56:19, , </column>
                    <column name="m_axi_gmem">bias, lenet_proj/lenet_support_1.cpp:57:21, read, Inferred, 6, VITIS_LOOP_12_1, lenet_proj/lenet_support_1.cpp:12:19, , </column>
                    <column name="m_axi_gmem">weights, lenet_proj/lenet_support_1.cpp:59:31, read, Widen Fail, , VITIS_LOOP_58_2, lenet_proj/lenet_support_1.cpp:58:26, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">weights, lenet_proj/lenet_support_1.cpp:59:31, read, Inferred, 840, VITIS_LOOP_56_1, lenet_proj/lenet_support_1.cpp:56:19, , </column>
                    <column name="m_axi_gmem">weights, lenet_proj/lenet_support_1.cpp:59:31, read, Inferred, 10080, VITIS_LOOP_56_1, lenet_proj/lenet_support_1.cpp:56:19, , </column>
                    <column name="m_axi_gmem">weights, lenet_proj/lenet_support_1.cpp:59:31, read, Inferred, 48000, VITIS_LOOP_56_1, lenet_proj/lenet_support_1.cpp:56:19, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="lenet_proj/lenet_main_1.cpp:21" status="valid" parentFunction="lenet_predict" variable="input" isDirective="0" options="m_axi port=input offset=slave bundle=gmem"/>
        <Pragma type="interface" location="lenet_proj/lenet_main_1.cpp:22" status="valid" parentFunction="lenet_predict" variable="conv1_filters" isDirective="0" options="m_axi port=conv1_filters offset=slave bundle=gmem"/>
        <Pragma type="interface" location="lenet_proj/lenet_main_1.cpp:23" status="valid" parentFunction="lenet_predict" variable="conv1_bias" isDirective="0" options="m_axi port=conv1_bias offset=slave bundle=gmem"/>
        <Pragma type="interface" location="lenet_proj/lenet_main_1.cpp:24" status="valid" parentFunction="lenet_predict" variable="conv2_filters" isDirective="0" options="m_axi port=conv2_filters offset=slave bundle=gmem"/>
        <Pragma type="interface" location="lenet_proj/lenet_main_1.cpp:25" status="valid" parentFunction="lenet_predict" variable="conv2_bias" isDirective="0" options="m_axi port=conv2_bias offset=slave bundle=gmem"/>
        <Pragma type="interface" location="lenet_proj/lenet_main_1.cpp:26" status="valid" parentFunction="lenet_predict" variable="fc1_weights" isDirective="0" options="m_axi port=fc1_weights offset=slave bundle=gmem"/>
        <Pragma type="interface" location="lenet_proj/lenet_main_1.cpp:27" status="valid" parentFunction="lenet_predict" variable="fc1_bias" isDirective="0" options="m_axi port=fc1_bias offset=slave bundle=gmem"/>
        <Pragma type="interface" location="lenet_proj/lenet_main_1.cpp:28" status="valid" parentFunction="lenet_predict" variable="fc2_weights" isDirective="0" options="m_axi port=fc2_weights offset=slave bundle=gmem"/>
        <Pragma type="interface" location="lenet_proj/lenet_main_1.cpp:29" status="valid" parentFunction="lenet_predict" variable="fc2_bias" isDirective="0" options="m_axi port=fc2_bias offset=slave bundle=gmem"/>
        <Pragma type="interface" location="lenet_proj/lenet_main_1.cpp:30" status="valid" parentFunction="lenet_predict" variable="fc3_weights" isDirective="0" options="m_axi port=fc3_weights offset=slave bundle=gmem"/>
        <Pragma type="interface" location="lenet_proj/lenet_main_1.cpp:31" status="valid" parentFunction="lenet_predict" variable="fc3_bias" isDirective="0" options="m_axi port=fc3_bias offset=slave bundle=gmem"/>
        <Pragma type="interface" location="lenet_proj/lenet_main_1.cpp:32" status="valid" parentFunction="lenet_predict" variable="predicted_class" isDirective="0" options="s_axilite port=predicted_class bundle=control"/>
        <Pragma type="interface" location="lenet_proj/lenet_main_1.cpp:33" status="valid" parentFunction="lenet_predict" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="inline" location="lenet_proj/lenet_support_1.cpp:11" status="valid" parentFunction="conv2d" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="lenet_proj/lenet_support_1.cpp:30" status="valid" parentFunction="maxpool2d" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="lenet_proj/lenet_support_1.cpp:55" status="valid" parentFunction="fully_connected" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="lenet_proj/lenet_support_1.cpp:66" status="valid" parentFunction="softmax" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="lenet_proj/lenet_support_1.cpp:86" status="valid" parentFunction="relu" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="lenet_proj/lenet_support_1.cpp:88" status="valid" parentFunction="relu" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

