// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright (c) 2019 MediaTek Inc.
 * Author: Mars.C <mars.cheng@mediatek.com>
 *
 */

#include <dt-bindings/clock/mt6779-clk.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/memory/mt6779-larb-port.h>
#include <dt-bindings/gce/mt6779-gce.h>
#include <dt-bindings/phy/phy.h>
#include <dt-bindings/pinctrl/mt6779-pinfunc.h>

/ {
	compatible = "mediatek,mt6779";
	interrupt-parent = <&sysirq>;
	#address-cells = <2>;
	#size-cells = <2>;

	/* chosen */
	chosen: chosen {
		bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram \
			vmalloc=496M slub_debug=OFZPU page_owner=on \
			swiotlb=noforce \
			firmware_class.path=/vendor/firmware loop.max_part=7";
	};

	psci {
		compatible = "arm,psci-0.2";
		method = "smc";
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0000>;
			enable-method = "psci";
			clock-frequency = <1701000000>;
		};

		cpu1: cpu@001 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0100>;
			enable-method = "psci";
			clock-frequency = <1701000000>;
		};

		cpu2: cpu@002 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0200>;
			enable-method = "psci";
			clock-frequency = <1701000000>;
		};

		cpu3: cpu@003 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0300>;
			enable-method = "psci";
			clock-frequency = <1701000000>;
		};

		cpu4: cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0400>;
			enable-method = "psci";
			clock-frequency = <1701000000>;
		};

		cpu5: cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0500>;
			enable-method = "psci";
			clock-frequency = <1701000000>;
		};

		cpu6: cpu@102 {
			device_type = "cpu";
			compatible = "arm,cortex-a75";
			reg = <0x0600>;
			enable-method = "psci";
			clock-frequency = <2171000000>;
		};

		cpu7: cpu@103 {
			device_type = "cpu";
			compatible = "arm,cortex-a75";
			reg = <0x0700>;
			enable-method = "psci";
			clock-frequency = <2171000000>;
		};

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&cpu0>;
				};

				core1 {
					cpu = <&cpu1>;
				};
				core2 {
					cpu = <&cpu2>;
				};
				core3 {
					cpu = <&cpu3>;
				};
				core4 {
					cpu = <&cpu4>;
				};
				core5 {
					cpu = <&cpu5>;
				};
				core6 {
					cpu = <&cpu6>;
				};
				core7 {
					cpu = <&cpu7>;
				};
			};
		};
	};

	reserved_memory: reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
	};

	clk26m: oscillator@0 {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <26000000>;
		clock-output-names = "clk26m";
	};

	clk32k: oscillator@1 {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <32000>;
		clock-output-names = "clk32k";
	};

	uart_clk: dummy26m {
		compatible = "fixed-clock";
		clock-frequency = <26000000>;
		#clock-cells = <0>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 13
			      (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 14
			      (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 11
			      (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 10
			      (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>;
	};

	soc {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "simple-bus";
		ranges;

		gic: interrupt-controller@0c000000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <3>;
			#address-cells = <2>;
			#size-cells = <2>;
			#redistributor-regions = <1>;
			interrupt-parent = <&gic>;
			interrupt-controller;
			reg = <0 0x0c000000 0 0x40000>, // distributor
			      <0 0x0c040000 0 0x200000>; // redistributor
			interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
		};

		sysirq: intpol-controller@0c53a650 {
			compatible = "mediatek,mt6779-sysirq",
				     "mediatek,mt6577-sysirq";
			interrupt-controller;
			#interrupt-cells = <3>;
			interrupt-parent = <&gic>;
			reg = <0 0x0c53a650 0 0x50>;
		};

		topckgen: clock-controller@10000000 {
			compatible = "mediatek,mt6779-topckgen", "syscon";
			reg = <0 0x10000000 0 0x1000>;
			#clock-cells = <1>;
		};

		infracfg_ao: clock-controller@10001000 {
			compatible = "mediatek,mt6779-infracfg_ao", "syscon";
			reg = <0 0x10001000 0 0x1000>;
			#clock-cells = <1>;
		};

		scpsys: scpsys@10001000 {
			compatible = "mediatek,mt6779-scpsys";
			reg = <0 0x10001000 0 0x1000>,
			      <0 0x10006000 0 0x1000>,
			      <0 0x1020e000 0 0x1000>,
			      <0 0x10000000 0 0x1000>,
			      <0 0x14019000 0 0x1000>;
			#clock-cells = <1>;
		};

		pio: pinctrl@10005000 {
			compatible = "mediatek,mt6779-pinctrl";
			reg = <0 0x10005000 0 0x1000>,
			      <0 0x11c20000 0 0x1000>,
			      <0 0x11d10000 0 0x1000>,
			      <0 0x11e20000 0 0x1000>,
			      <0 0x11e70000 0 0x1000>,
			      <0 0x11ea0000 0 0x1000>,
			      <0 0x11f20000 0 0x1000>,
			      <0 0x11f30000 0 0x1000>,
			      <0 0x1000b000 0 0x1000>;
			reg-names = "gpio", "iocfg_rm",
				"iocfg_br", "iocfg_lm",
				"iocfg_lb", "iocfg_rt",
				"iocfg_lt", "iocfg_tl",
				"eint";
			gpio-controller;
			#gpio-cells = <2>;
			gpio-ranges = <&pio 0 0 209>;
			interrupt-controller;
			#interrupt-cells = <2>;
			interrupts = <GIC_SPI 204 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-parent = <&gic>;
		};

		toprgu: toprgu@10007000 {
			compatible = "mediatek,mt6779-wdt",
				     "mediatek,mt6589-wdt",
				     "mediatek,toprgu";
			reg = <0 0x10007000 0 0x1000>;
			interrupts = <GIC_SPI 139 IRQ_TYPE_LEVEL_LOW>;
		};

		apmixed: clock-controller@1000c000 {
			compatible = "mediatek,mt6779-apmixed", "syscon";
			reg = <0 0x1000c000 0 0xe00>;
			#clock-cells = <1>;
		};

		pwrap: pwrap@1000d000 {
			compatible = "mediatek,mt6779-pwrap",
				     "mediatek,pwrap_mpu";
			reg = <0 0x1000d000 0 0x1000>;
			reg-names = "pwrap";
			interrupts = <GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&clk26m>, <&infracfg_ao CLK_INFRA_PMIC_AP>;
			clock-names = "spi", "wrap";
		};

		keypad: kp@10010000 {
			compatible = "mediatek,kp";
			reg = <0 0x10010000 0 0x1000>;
			interrupts = <GIC_SPI 75 IRQ_TYPE_EDGE_FALLING>;
			clocks = <&clk26m>;
			clock-names = "kpd";
		};

		devapc: devapc@10207000 {
			compatible = "mediatek,mt6779-devapc";
			reg = <0 0x10207000 0 0x1000>,
			      <0 0x1001c000 0 0x1000>;
			interrupts = <GIC_SPI 168 IRQ_TYPE_LEVEL_LOW>;
			clocks = <&infracfg_ao CLK_INFRA_DEVICE_APC>;
			clock-names = "devapc-infra-clock";
		};

		iommu0: iommu@10220000 {
			compatible = "mediatek,mt6779-m4u-mm";
			reg = <0 0x10220000 0 0x1000>;
			interrupts = <GIC_SPI 187 IRQ_TYPE_LEVEL_LOW>;
			#iommu-cells = <1>;
		};

		gce: gce@10228000 {
			compatible = "mediatek,mt6779-gce";
			reg = <0 0x10228000 0 0x4000>;
			interrupts = <GIC_SPI 185 IRQ_TYPE_LEVEL_LOW>;
			#mbox-cells = <3>;
			#event-cells = <1>;
			#subsys-cells = <3>;
			clocks = <&infracfg_ao CLK_INFRA_GCE>,
				<&infracfg_ao CLK_INFRA_GCE_26M>;
			clock-names = "gce", "GCE_TIMER";
		};

		cmdq-ext@10228000 {
			compatible = "mediatek,cmdq-ext";
			reg = <0 0x10228000 0 0x4000>;
			interrupts = <GIC_SPI 185 IRQ_TYPE_LEVEL_LOW>,
				<GIC_SPI 186 IRQ_TYPE_LEVEL_LOW>;
			disp_mutex_reg = <0x14016000 0x1000>;
			g3d_config_base = <0x13000000 0 0xffff0000>;
			mmsys_config_base = <0x14000000 1 0xffff0000>;
			disp_dither_base = <0x14010000 2 0xffff0000>;
			mm_na_base = <0x14020000 3 0xffff0000>;
			imgsys_base = <0x15020000 4 0xffff0000>;
			vdec_gcon_base = <0x18800000 5 0xffff0000>;
			venc_gcon_base = <0x18810000 6 0xffff0000>;
			conn_peri_base = <0x18820000 7 0xffff0000>;
			topckgen_base = <0x18830000 8 0xffff0000>;
			kp_base = <0x18840000 9 0xffff0000>;
			scp_sram_base = <0x10000000 10 0xffff0000>;
			infra_na3_base = <0x10010000 11 0xffff0000>;
			infra_na4_base = <0x10020000 12 0xffff0000>;
			scp_base = <0x10030000 13 0xffff0000>;
			mcucfg_base = <0x10040000 14 0xffff0000>;
			gcpu_base = <0x10050000 15 0xffff0000>;
			usb0_base = <0x10200000 16 0xffff0000>;
			usb_sif_base = <0x10280000 17 0xffff0000>;
			audio_base = <0x17000000 18 0xffff0000>;
			vdec_base = <0x17010000 19 0xffff0000>;
			msdc2_base = <0x17020000 20 0xffff0000>;
			vdec1_base = <0x17030000 21 0xffff0000>;
			msdc3_base = <0x18000000 22 0xffff0000>;
			ap_dma_base = <0x18010000 23 0xffff0000>;
			gce_base = <0x18020000 24 0xffff0000>;
			vdec2_base = <0x18040000 25 0xffff0000>;
			vdec3_base = <0x18050000 26 0xffff0000>;
			camsys_base = <0x18080000 27 0xffff0000>;
			camsys1_base = <0x180a0000 28 0xffff0000>;
			camsys2_base = <0x180b0000 29 0xffff0000>;
			pwm_sw_base = <0x11000000 99 0xffff0000>;
			imgsys2_base = <0x15010000 99 0xffff0000>;
			ipesys_base = <0x1b000000 99 0xffff0000>;
			dpe_base = <0x1b100000 99 0xffff0000>;
			mipitx0_base = <0x11e50000 99 0xffff0000>;
			disp_rdma0_sof = <0>;
			disp_rdma1_sof = <1>;
			mdp_rdma0_sof = <2>;
			mdp_rdma1_sof = <3>;
			mdp_rsz0_sof = <4>;
			mdp_rsz1_sof = <5>;
			mdp_tdshp_sof = <6>;
			mdp_wrot0_sof = <7>;
			mdp_wrot1_sof = <8>;
			disp_ovl0_sof = <9>;
			disp_2l_ovl0_sof = <10>;
			disp_2l_ovl1_sof = <11>;
			disp_wdma0_sof = <12>;
			disp_color0_sof = <13>;
			disp_ccorr0_sof = <14>;
			disp_aal0_sof = <15>;
			disp_gamma0_sof = <16>;
			disp_dither0_sof = <17>;
			disp_pwm0_sof = <18>;
			disp_dsi0_sof = <19>;
			disp_dpi0_sof = <20>;
			disp_postmask0_sof = <21>;
			disp_rsz0_sof = <22>;
			mdp_aal_sof = <23>;
			mdp_ccorr_sof = <24>;
			disp_dbi0_sof = <25>;
			isp_relay_sof = <26>;
			ipu_relay_sof = <27>;
			disp_rdma0_frame_done = <28>;
			disp_rdma1_frame_done = <29>;
			mdp_rdma0_frame_done = <30>;
			mdp_rdma1_frame_done = <31>;
			mdp_rsz0_frame_done = <32>;
			mdp_rsz1_frame_done = <33>;
			mdp_tdshp_frame_done = <34>;
			mdp_wrot0_write_frame_done = <35>;
			mdp_wrot1_write_frame_done = <36>;
			disp_ovl0_frame_done = <37>;
			disp_2l_ovl0_frame_done = <38>;
			disp_2l_ovl1_frame_done = <39>;
			disp_wdma0_frame_done = <40>;
			disp_color0_frame_done = <41>;
			disp_ccorr0_frame_done = <42>;
			disp_aal0_frame_done = <43>;
			disp_gamma0_frame_done = <44>;
			disp_dither0_frame_done = <45>;
			disp_dsi0_frame_done = <46>;
			disp_dpi0_frame_done = <47>;
			disp_rsz0_frame_done = <49>;
			mdp_aal_frame_done = <50>;
			mdp_ccorr_frame_done = <51>;
			disp_postmask0_frame_done = <52>;
			stream_done_0 = <130>;
			stream_done_1 = <131>;
			stream_done_2 = <132>;
			stream_done_3 = <133>;
			stream_done_4 = <134>;
			stream_done_5 = <135>;
			stream_done_6 = <136>;
			stream_done_7 = <137>;
			stream_done_8 = <138>;
			stream_done_9 = <139>;
			stream_done_10 = <140>;
			stream_done_11 = <141>;
			buf_underrun_event_0 = <142>;
			buf_underrun_event_1 = <143>;
			buf_underrun_event_2 = <144>;
			buf_underrun_event_3 = <145>;
			dsi0_te_event = <146>;
			dsi0_irq_event = <147>;
			dsi0_done_event = <148>;
			disp_postmask0_frame_rst_done_pulse = <150>;
			disp_wdma0_rst_done = <151>;
			mdp_wrot0_rst_done = <153>;
			mdp_rdma0_rst_done = <154>;
			disp_ovl0_frame_rst_done_pusle = <155>;
			disp_ovl0_2l_frame_rst_done_pusle = <156>;
			disp_ovl1_2l_frame_rst_done_pusle = <157>;
			dip_cq_thread0_frame_done = <257>;
			dip_cq_thread1_frame_done = <258>;
			dip_cq_thread2_frame_done = <259>;
			dip_cq_thread3_frame_done = <260>;
			dip_cq_thread4_frame_done = <261>;
			dip_cq_thread5_frame_done = <262>;
			dip_cq_thread6_frame_done = <263>;
			dip_cq_thread7_frame_done = <264>;
			dip_cq_thread8_frame_done = <265>;
			dip_cq_thread9_frame_done = <266>;
			dip_cq_thread10_frame_done = <267>;
			dip_cq_thread11_frame_done = <268>;
			dip_cq_thread12_frame_done = <269>;
			dip_cq_thread13_frame_done = <270>;
			dip_cq_thread14_frame_done = <271>;
			dip_cq_thread15_frame_done = <272>;
			dip_cq_thread16_frame_done = <273>;
			dip_cq_thread17_frame_done = <274>;
			dip_cq_thread18_frame_done = <275>;
			dip_dma_err_event = <276>;
			amd_frame_done = <277>;
			mfb_done = <278>;
			wpe_a_frame_done = <279>;
			venc_done = <289>;
			venc_cmdq_pause_done = <290>;
			jpgenc_done = <291>;
			venc_mb_done = <292>;
			venc_128byte_cnt_done = <293>;
			isp_frame_done_a = <321>;
			isp_frame_done_b = <322>;
			isp_frame_done_c = <323>;
			camsv_0_pass1_done = <324>;
			camsv_0_2_pass1_done = <325>;
			camsv_1_pass1_done = <326>;
			camsv_2_pass1_done = <327>;
			camsv_3_pass1_done = <328>;
			tsf_done = <329>;
			seninf_0_fifo_full = <330>;
			seninf_1_fifo_full = <331>;
			seninf_2_fifo_full = <332>;
			seninf_3_fifo_full = <333>;
			seninf_4_fifo_full = <334>;
			seninf_5_fifo_full = <335>;
			seninf_6_fifo_full = <336>;
			seninf_7_fifo_full = <337>;
			tg_ovrun_a_int_dly = <338>;
			tg_ovrun_b_int_dly = <339>;
			tg_ovrun_c_int = <340>;
			tg_graberr_a_int_dly = <341>;
			tg_graberr_b_int_dly = <342>;
			tg_graberr_c_int = <343>;
			cq_vr_snap_a_int_dly = <344>;
			cq_vr_snap_b_int_dly = <345>;
			cq_vr_snap_c_int = <346>;
			dma_r1_error_a_int_dly = <347>;
			dma_r1_error_b_int_dly = <348>;
			dma_r1_error_c_int = <349>;
			apu_gce_core0_event_0 = <353>;
			apu_gce_core0_event_1 = <354>;
			apu_gce_core0_event_2 = <355>;
			apu_gce_core0_event_3 = <356>;
			apu_gce_core1_event_0 = <385>;
			apu_gce_core1_event_1 = <386>;
			apu_gce_core1_event_2 = <387>;
			apu_gce_core1_event_3 = <388>;
			vdec_event_0 = <416>;
			vdec_event_1 = <417>;
			vdec_event_2 = <418>;
			vdec_event_3 = <419>;
			vdec_event_4 = <420>;
			vdec_event_5 = <421>;
			vdec_event_6 = <422>;
			vdec_event_7 = <423>;
			vdec_event_8 = <424>;
			vdec_event_9 = <425>;
			vdec_event_10 = <426>;
			vdec_event_11 = <427>;
			vdec_event_12 = <428>;
			vdec_event_13 = <429>;
			vdec_event_14 = <430>;
			vdec_event_15 = <431>;
			fdvt_done = <449>;
			fe_done = <450>;
			rsc_frame_done = <451>;
			dvs_done_async_shot = <452>;
			dvp_done_async_shot = <453>;
			dsi0_te_from_infra = <898>;
			sram_size_cpr_64 = <656>;
			sram_share_cnt = <2>;
			sram_share_engine = <21>, <22>;
			sram_share_event = <710>, <711>;
			thread_count = <24>;
			mdp-platform = <0>;
			mboxes = <&gce 0 CMDQ_THR_PRIO_4 0>,
				<&gce 1 CMDQ_THR_PRIO_4 0>,
				<&gce 2 CMDQ_THR_PRIO_5 0>,
				<&gce 3 CMDQ_THR_PRIO_4 0>,
				<&gce 4 CMDQ_THR_PRIO_4 0>,
				<&gce 5 CMDQ_THR_PRIO_4 0>,
				<&gce 6 CMDQ_THR_PRIO_4 0>,
				<&gce 7 CMDQ_THR_PRIO_2 0>,
				<&gce 8 CMDQ_THR_PRIO_1 0>,
				<&gce 9 CMDQ_THR_PRIO_1 0>,
				<&gce 10 CMDQ_THR_PRIO_1 0>,
				<&gce 11 CMDQ_THR_PRIO_1 0>,
				<&gce 12 CMDQ_THR_PRIO_1 0>,
				<&gce 13 CMDQ_THR_PRIO_1 0>,
				<&gce 14 CMDQ_THR_PRIO_1 0>,
				<&gce 15 CMDQ_THR_PRIO_1 0>,
				<&gce 16 CMDQ_THR_PRIO_1 0>,
				<&gce 17 CMDQ_THR_PRIO_1 0>,
				<&gce 18 CMDQ_THR_PRIO_1 0>,
				<&gce 19 CMDQ_THR_PRIO_1 0>,
				<&gce 20 CMDQ_THR_PRIO_1 0>,
				<&gce 21 CMDQ_THR_PRIO_1 0>;
			clocks = <&infracfg_ao CLK_INFRA_GCE>,
				<&infracfg_ao CLK_INFRA_GCE_26M>;
			clock-names = "GCE", "GCE_TIMER";
		};

		iommu1: iommu@1024f000 {
			compatible = "mediatek,mt6779-m4u-vpu";
			reg = <0 0x1024f000 0 0x1000>;
			interrupts = <GIC_SPI 192 IRQ_TYPE_LEVEL_LOW>;
			#iommu-cells = <1>;
		};

		uart0: serial@11002000 {
			compatible = "mediatek,mt6779-uart",
				     "mediatek,mt6577-uart";
			reg = <0 0x11002000 0 0x400>;
			interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_LOW>;
			clocks = <&uart_clk>;
			status = "disabled";
		};

		uart1: serial@11003000 {
			compatible = "mediatek,mt6779-uart",
				     "mediatek,mt6577-uart";
			reg = <0 0x11003000 0 0x400>;
			interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_LOW>;
			clocks = <&uart_clk>;
			status = "disabled";
		};

		i2c6: i2c@11005000 {
			compatible = "mediatek,mt6779-i2c",
				     "mediatek,mt8183-i2c";
			reg = <0 0x11005000 0 0x1000>,
				<0 0x11000580 0 0x100>;
			interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_LOW>;
			clocks = <&infracfg_ao CLK_INFRA_I2C0>,
				<&infracfg_ao CLK_INFRA_AP_DMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c0: i2c@11007000 {
			compatible = "mediatek,mt6779-i2c",
				     "mediatek,mt8183-i2c";
			reg = <0 0x11007000 0 0x1000>,
				<0 0x11000080 0 0x80>;
			interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_LOW>;
			clocks = <&infracfg_ao CLK_INFRA_I2C0>,
				<&infracfg_ao CLK_INFRA_AP_DMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c1: i2c@11008000 {
			compatible = "mediatek,mt6779-i2c",
				     "mediatek,mt8183-i2c";
			reg = <0 0x11008000 0 0x1000>,
				<0 0x11000100 0 0x80>;
			interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_LOW>;
			clocks = <&infracfg_ao CLK_INFRA_I2C0>,
				<&infracfg_ao CLK_INFRA_AP_DMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c2: i2c@11009000 {
			compatible = "mediatek,mt6779-i2c",
				     "mediatek,mt8183-i2c";
			reg = <0 0x11009000 0 0x1000>,
				<0 0x11000180 0 0x180>;
			interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_LOW>;
			clocks = <&infracfg_ao CLK_INFRA_I2C0>,
				<&infracfg_ao CLK_INFRA_AP_DMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c3: i2c@1100f000 {
			compatible = "mediatek,mt6779-i2c",
				     "mediatek,mt8183-i2c";
			reg = <0 0x1100f000 0 0x1000>,
				<0 0x11000300 0 0x80>;
			interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_LOW>;
			clocks = <&infracfg_ao CLK_INFRA_I2C0>,
				<&infracfg_ao CLK_INFRA_AP_DMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c4: i2c@11011000 {
			compatible = "mediatek,mt6779-i2c",
				     "mediatek,mt8183-i2c";
			reg = <0 0x11011000 0 0x1000>,
				<0 0x11000380 0 0x180>;
			interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_LOW>;
			clocks = <&infracfg_ao CLK_INFRA_I2C0>,
				<&infracfg_ao CLK_INFRA_AP_DMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c9: i2c@11015000 {
			compatible = "mediatek,mt6779-i2c",
				     "mediatek,mt8183-i2c";
			reg = <0 0x11015000 0 0x1000>,
				<0 0x11000800 0 0x80>;
			interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_LOW>;
			clocks = <&infracfg_ao CLK_INFRA_I2C0>,
				<&infracfg_ao CLK_INFRA_AP_DMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c5: i2c@11016000 {
			compatible = "mediatek,mt6779-i2c",
				     "mediatek,mt8183-i2c";
			reg = <0 0x11016000 0 0x1000>,
				<0 0x11000500 0 0x80>;
			interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_LOW>;
			clocks = <&infracfg_ao CLK_INFRA_I2C0>,
				<&infracfg_ao CLK_INFRA_AP_DMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c7: i2c@1101a000 {
			compatible = "mediatek,mt6779-i2c",
				     "mediatek,mt8183-i2c";
			reg = <0 0x1101a000 0 0x1000>,
				<0 0x11000680 0 0x100>;
			interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_LOW>;
			clocks = <&infracfg_ao CLK_INFRA_I2C0>,
				<&infracfg_ao CLK_INFRA_AP_DMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c8: i2c@1101b000 {
			compatible = "mediatek,mt6779-i2c",
				     "mediatek,mt8183-i2c";
			reg = <0 0x1101b000 0 0x1000>,
				<0 0x11000780 0 0x80>;
			interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_LOW>;
			clocks = <&infracfg_ao CLK_INFRA_I2C0>,
				<&infracfg_ao CLK_INFRA_AP_DMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		audio: clock-controller@11210000 {
			compatible = "mediatek,mt6779-audio", "syscon";
			reg = <0 0x11210000 0 0x1000>;
			#clock-cells = <1>;
		};

		mmc0: mmc@11230000 {
			compatible = "mediatek,mt6779-mmc";
			reg = <0 0x11230000 0 0x1000>,
			      <0 0x11f50000 0 0x1000>;
			interrupts = <GIC_SPI 101 IRQ_TYPE_LEVEL_LOW>;
			clocks = <&topckgen CLK_TOP_MSDC50_0>,
				 <&infracfg_ao CLK_INFRA_MSDC0>,
				 <&infracfg_ao CLK_INFRA_MSDC0_SCK>;
			clock-names = "source", "hclk", "source_cg";
			status = "disabled";
		};

		ufshci@11270000 {
			compatible = "mediatek,mt8183-ufshci";
			reg = <0 0x11270000 0 0x2300>;
			interrupts = <GIC_SPI 104 IRQ_TYPE_LEVEL_LOW>;
			phys = <&ufsphy>;

			clocks = <&infracfg_ao CLK_INFRA_UFS>,
				 <&infracfg_ao CLK_INFRA_UFS_TICK>,
				 <&infracfg_ao CLK_INFRA_UFS_AXI>,
				 <&infracfg_ao CLK_INFRA_UNIPRO_TICK>,
				 <&infracfg_ao CLK_INFRA_UNIPRO_MBIST>;
			clock-names = "ufs", "ufs_tick", "ufs_axi",
				      "unipro_tick", "unipro_mbist";
			freq-table-hz = <0 0>, <0 0>, <0 0>,
					<0 0>, <0 0>;

			vcc-supply = <&mt6359_vemc_ldo_reg>;
		};

		ufsphy: phy@11fa0000 {
			compatible = "mediatek,mt8183-ufsphy";
			reg = <0 0x11fa0000 0 0xc000>;
			#phy-cells = <0>;

			clocks = <&infracfg_ao CLK_INFRA_UNIPRO_SCK>,
				 <&infracfg_ao CLK_INFRA_UFS_MP_SAP_BCLK>;
			clock-names = "unipro", "mp";
		};

		mfg_lorne: mfg_lorne@13000000 {
			compatible = "mediatek,lorne";
			reg = <0 0x13000000 0 0x80000>;
			interrupts = <GIC_SPI 304 IRQ_TYPE_LEVEL_LOW>;
			interrupt-names = "RGX";
			clock-frequency = <100000000>;
			clocks = <&mfgcfg CLK_MFGCFG_BG3D>,
				<&topckgen CLK_TOP_MFG>,
				<&topckgen CLK_TOP_MFGPLL_CK>,
				<&topckgen CLK_TOP_UNIVPLL_D3>;
			clock-names = "cg_bg3d",
				"clk_mux",
				"clk_main_parent",
				"clk_sub_parent";
		};

		mfgcfg: clock-controller@13fbf000 {
			compatible = "mediatek,mt6779-mfgcfg", "syscon";
			reg = <0 0x13fbf000 0 0x1000>;
			#clock-cells = <1>;
		};

		mmsys: clock-controller@14000000 {
			compatible = "mediatek,mt6779-mmsys", "syscon";
			reg = <0 0x14000000 0 0x1000>;
			interrupts = <GIC_SPI 263 IRQ_TYPE_LEVEL_LOW>;
			#clock-cells = <1>;
		};

		imgsys: clock-controller@15020000 {
			compatible = "mediatek,mt6779-imgsys", "syscon";
			reg = <0 0x15020000 0 0x1000>;
			#clock-cells = <1>;
		};

		vdecsys: clock-controller@16000000 {
			compatible = "mediatek,mt6779-vdecsys", "syscon";
			reg = <0 0x16000000 0 0x1000>,		/* VDEC_SYS */
			      <0 0x16025000 0 0x1000>;		/* VDEC_MISC */
			interrupts = <GIC_SPI 324 IRQ_TYPE_LEVEL_LOW>;
			#clock-cells = <1>;
		};

		vencsys: clock-controller@17000000 {
			compatible = "mediatek,mt6779-vencsys", "syscon";
			reg = <0 0x17000000 0 0x1000>,
			      <0 0x17020000 0 0x1000>;
			interrupts = <GIC_SPI 270 IRQ_TYPE_LEVEL_LOW>;
			#clock-cells = <1>;
		};

		apu_conn: clock-controller@19000000 {
			compatible = "mediatek,mt6779-apu_conn", "syscon";
			reg = <0 0x19000000 0 0x1000>;
			#clock-cells = <1>;
		};

		apu_vcore: clock-controller@19020000 {
			compatible = "mediatek,mt6779-apu_vcore", "syscon";
			reg = <0 0x19020000 0 0x1000>;
			#clock-cells = <1>;
		};

		apu0: clock-controller@19180000 {
			compatible = "mediatek,mt6779-apu0", "syscon";
			reg = <0 0x19180000 0 0x1000>;
			#clock-cells = <1>;
		};

		apu1: clock-controller@19280000 {
			compatible = "mediatek,mt6779-apu1", "syscon";
			reg = <0 0x19280000 0 0x1000>;
			#clock-cells = <1>;
		};

		apu_mdla: clock-controller@19380000 {
			compatible = "mediatek,mt6779-apu_mdla", "syscon";
			reg = <0 0x19380000 0 0x1000>;
			#clock-cells = <1>;
		};

		camsys: clock-controller@1a000000 {
			compatible = "mediatek,mt6779-camsys", "syscon";
			reg = <0 0x1a000000 0 0x10000>;
			#clock-cells = <1>;
		};

		ipesys: clock-controller@1b000000 {
			compatible = "mediatek,mt6779-ipesys", "syscon";
			reg = <0 0x1b000000 0 0x1000>;
			#clock-cells = <1>;
		};

		hwrng: hwrng {
			compatible = "mediatek,mt67xx-rng";
		};

		ssusb: usb@11201000 {
			compatible = "mediatek,mtu3";
			reg = <0 0x11201000 0 0x2e00>,
				<0 0x11203e00 0 0x0100>;
			reg-names = "mac", "ippc";
			vusb33-supply = <&mt6359_vusb_ldo_reg>;
			interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_LOW>;
			phy-cells = <1>;
			phys = <&u2port0 PHY_TYPE_USB2>,
				 <&u3port0 PHY_TYPE_USB3>;
			clocks = <&infracfg_ao CLK_INFRA_USB>,
				 <&infracfg_ao CLK_INFRA_SSUSB_XHCI>;
			clock-names = "sys_ck","ref_ck";
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			status = "disabled";
		};

		u3phy: usb-phy@11e40000 {
			compatible = "mediatek,generic-tphy-v2";
			clocks = <&clk26m>;
			clock-names = "u3phya_ref";
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			status = "disabled";

			u2port0: usb-phy@11e40000 {
				reg = <0 0x11e40000 0 0x700>;
				#phy-cells = <1>;
				status = "okay";
			};

			u3port0: usb-phy@11e40700 {
				reg = <0 0x11e40700 0 0x900>;
				#phy-cells = <1>;
				status = "okay";
			};
		};
	};

	atf_logger {
		compatible = "mediatek,atf_logger";
	};

	mtkfb: mtkfb {
		compatible = "mediatek,mtkfb";
	};

	firmware {
		android {
			compatible = "android,firmware";
			boot_devices = "soc/11270000.ufshci,soc/11230000.mmc";
			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,recovery";
			};
			fstab {
				compatible = "android,fstab";
				system {
					compatible = "android,system";
					dev = "/dev/block/by-name/system";
					type = "ext4";
					mnt_flags = "ro";
					fsmgr_flags = "wait";
				};
				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/by-name/vendor";
					type = "ext4";
					mnt_flags = "ro";
					fsmgr_flags = "wait";
				};
			};
		};
	};

	odm: odm {
		compatible = "simple-bus";
		/* reserved for overlay by odm */
	};

};

#include "cust_mt6779_msdc.dtsi"
