Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
| Date         : Thu Jun 18 18:36:26 2020
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.605        0.000                      0                  957        0.084        0.000                      0                  957       40.416        0.000                       0                   340  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk12  {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk12              77.605        0.000                      0                  957        0.084        0.000                      0                  957       40.416        0.000                       0                   340  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk12
  To Clock:  clk12

Setup :            0  Failing Endpoints,  Worst Slack       77.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.605ns  (required time - arrival time)
  Source:                 tx_fsm_encoder_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_15_36_39/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 1.123ns (22.738%)  route 3.816ns (77.262%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.205 - 83.333 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.740     5.284    sys_clk
    SLICE_X8Y104         FDRE                                         r  tx_fsm_encoder_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.518     5.802 f  tx_fsm_encoder_ready_reg/Q
                         net (fo=62, routed)          1.817     7.619    tx_fsm_encoder_ready
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.154     7.773 f  FSM_sequential_receiver_top_state[1]_i_7/O
                         net (fo=1, routed)           0.829     8.602    FSM_sequential_receiver_top_state[1]_i_7_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I2_O)        0.327     8.929 f  FSM_sequential_receiver_top_state[1]_i_2/O
                         net (fo=3, routed)           0.320     9.249    FSM_sequential_receiver_top_state[1]_i_2_n_0
    SLICE_X2Y102         LUT4 (Prop_lut4_I2_O)        0.124     9.373 r  receiver_top_fifo_produce[3]_i_1/O
                         net (fo=64, routed)          0.850    10.223    storage_reg_0_15_36_39/WE
    SLICE_X6Y97          RAMD32                                       r  storage_reg_0_15_36_39/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.508    88.205    storage_reg_0_15_36_39/WCLK
    SLICE_X6Y97          RAMD32                                       r  storage_reg_0_15_36_39/RAMA/CLK
                         clock pessimism              0.186    88.391    
                         clock uncertainty           -0.035    88.356    
    SLICE_X6Y97          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    87.828    storage_reg_0_15_36_39/RAMA
  -------------------------------------------------------------------
                         required time                         87.828    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                 77.605    

Slack (MET) :             77.605ns  (required time - arrival time)
  Source:                 tx_fsm_encoder_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_15_36_39/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 1.123ns (22.738%)  route 3.816ns (77.262%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.205 - 83.333 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.740     5.284    sys_clk
    SLICE_X8Y104         FDRE                                         r  tx_fsm_encoder_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.518     5.802 f  tx_fsm_encoder_ready_reg/Q
                         net (fo=62, routed)          1.817     7.619    tx_fsm_encoder_ready
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.154     7.773 f  FSM_sequential_receiver_top_state[1]_i_7/O
                         net (fo=1, routed)           0.829     8.602    FSM_sequential_receiver_top_state[1]_i_7_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I2_O)        0.327     8.929 f  FSM_sequential_receiver_top_state[1]_i_2/O
                         net (fo=3, routed)           0.320     9.249    FSM_sequential_receiver_top_state[1]_i_2_n_0
    SLICE_X2Y102         LUT4 (Prop_lut4_I2_O)        0.124     9.373 r  receiver_top_fifo_produce[3]_i_1/O
                         net (fo=64, routed)          0.850    10.223    storage_reg_0_15_36_39/WE
    SLICE_X6Y97          RAMD32                                       r  storage_reg_0_15_36_39/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.508    88.205    storage_reg_0_15_36_39/WCLK
    SLICE_X6Y97          RAMD32                                       r  storage_reg_0_15_36_39/RAMA_D1/CLK
                         clock pessimism              0.186    88.391    
                         clock uncertainty           -0.035    88.356    
    SLICE_X6Y97          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    87.828    storage_reg_0_15_36_39/RAMA_D1
  -------------------------------------------------------------------
                         required time                         87.828    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                 77.605    

Slack (MET) :             77.605ns  (required time - arrival time)
  Source:                 tx_fsm_encoder_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_15_36_39/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 1.123ns (22.738%)  route 3.816ns (77.262%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.205 - 83.333 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.740     5.284    sys_clk
    SLICE_X8Y104         FDRE                                         r  tx_fsm_encoder_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.518     5.802 f  tx_fsm_encoder_ready_reg/Q
                         net (fo=62, routed)          1.817     7.619    tx_fsm_encoder_ready
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.154     7.773 f  FSM_sequential_receiver_top_state[1]_i_7/O
                         net (fo=1, routed)           0.829     8.602    FSM_sequential_receiver_top_state[1]_i_7_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I2_O)        0.327     8.929 f  FSM_sequential_receiver_top_state[1]_i_2/O
                         net (fo=3, routed)           0.320     9.249    FSM_sequential_receiver_top_state[1]_i_2_n_0
    SLICE_X2Y102         LUT4 (Prop_lut4_I2_O)        0.124     9.373 r  receiver_top_fifo_produce[3]_i_1/O
                         net (fo=64, routed)          0.850    10.223    storage_reg_0_15_36_39/WE
    SLICE_X6Y97          RAMD32                                       r  storage_reg_0_15_36_39/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.508    88.205    storage_reg_0_15_36_39/WCLK
    SLICE_X6Y97          RAMD32                                       r  storage_reg_0_15_36_39/RAMB/CLK
                         clock pessimism              0.186    88.391    
                         clock uncertainty           -0.035    88.356    
    SLICE_X6Y97          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    87.828    storage_reg_0_15_36_39/RAMB
  -------------------------------------------------------------------
                         required time                         87.828    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                 77.605    

Slack (MET) :             77.605ns  (required time - arrival time)
  Source:                 tx_fsm_encoder_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_15_36_39/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 1.123ns (22.738%)  route 3.816ns (77.262%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.205 - 83.333 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.740     5.284    sys_clk
    SLICE_X8Y104         FDRE                                         r  tx_fsm_encoder_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.518     5.802 f  tx_fsm_encoder_ready_reg/Q
                         net (fo=62, routed)          1.817     7.619    tx_fsm_encoder_ready
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.154     7.773 f  FSM_sequential_receiver_top_state[1]_i_7/O
                         net (fo=1, routed)           0.829     8.602    FSM_sequential_receiver_top_state[1]_i_7_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I2_O)        0.327     8.929 f  FSM_sequential_receiver_top_state[1]_i_2/O
                         net (fo=3, routed)           0.320     9.249    FSM_sequential_receiver_top_state[1]_i_2_n_0
    SLICE_X2Y102         LUT4 (Prop_lut4_I2_O)        0.124     9.373 r  receiver_top_fifo_produce[3]_i_1/O
                         net (fo=64, routed)          0.850    10.223    storage_reg_0_15_36_39/WE
    SLICE_X6Y97          RAMD32                                       r  storage_reg_0_15_36_39/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.508    88.205    storage_reg_0_15_36_39/WCLK
    SLICE_X6Y97          RAMD32                                       r  storage_reg_0_15_36_39/RAMB_D1/CLK
                         clock pessimism              0.186    88.391    
                         clock uncertainty           -0.035    88.356    
    SLICE_X6Y97          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    87.828    storage_reg_0_15_36_39/RAMB_D1
  -------------------------------------------------------------------
                         required time                         87.828    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                 77.605    

Slack (MET) :             77.605ns  (required time - arrival time)
  Source:                 tx_fsm_encoder_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_15_36_39/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 1.123ns (22.738%)  route 3.816ns (77.262%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.205 - 83.333 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.740     5.284    sys_clk
    SLICE_X8Y104         FDRE                                         r  tx_fsm_encoder_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.518     5.802 f  tx_fsm_encoder_ready_reg/Q
                         net (fo=62, routed)          1.817     7.619    tx_fsm_encoder_ready
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.154     7.773 f  FSM_sequential_receiver_top_state[1]_i_7/O
                         net (fo=1, routed)           0.829     8.602    FSM_sequential_receiver_top_state[1]_i_7_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I2_O)        0.327     8.929 f  FSM_sequential_receiver_top_state[1]_i_2/O
                         net (fo=3, routed)           0.320     9.249    FSM_sequential_receiver_top_state[1]_i_2_n_0
    SLICE_X2Y102         LUT4 (Prop_lut4_I2_O)        0.124     9.373 r  receiver_top_fifo_produce[3]_i_1/O
                         net (fo=64, routed)          0.850    10.223    storage_reg_0_15_36_39/WE
    SLICE_X6Y97          RAMD32                                       r  storage_reg_0_15_36_39/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.508    88.205    storage_reg_0_15_36_39/WCLK
    SLICE_X6Y97          RAMD32                                       r  storage_reg_0_15_36_39/RAMC/CLK
                         clock pessimism              0.186    88.391    
                         clock uncertainty           -0.035    88.356    
    SLICE_X6Y97          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    87.828    storage_reg_0_15_36_39/RAMC
  -------------------------------------------------------------------
                         required time                         87.828    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                 77.605    

Slack (MET) :             77.605ns  (required time - arrival time)
  Source:                 tx_fsm_encoder_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_15_36_39/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 1.123ns (22.738%)  route 3.816ns (77.262%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.205 - 83.333 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.740     5.284    sys_clk
    SLICE_X8Y104         FDRE                                         r  tx_fsm_encoder_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.518     5.802 f  tx_fsm_encoder_ready_reg/Q
                         net (fo=62, routed)          1.817     7.619    tx_fsm_encoder_ready
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.154     7.773 f  FSM_sequential_receiver_top_state[1]_i_7/O
                         net (fo=1, routed)           0.829     8.602    FSM_sequential_receiver_top_state[1]_i_7_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I2_O)        0.327     8.929 f  FSM_sequential_receiver_top_state[1]_i_2/O
                         net (fo=3, routed)           0.320     9.249    FSM_sequential_receiver_top_state[1]_i_2_n_0
    SLICE_X2Y102         LUT4 (Prop_lut4_I2_O)        0.124     9.373 r  receiver_top_fifo_produce[3]_i_1/O
                         net (fo=64, routed)          0.850    10.223    storage_reg_0_15_36_39/WE
    SLICE_X6Y97          RAMD32                                       r  storage_reg_0_15_36_39/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.508    88.205    storage_reg_0_15_36_39/WCLK
    SLICE_X6Y97          RAMD32                                       r  storage_reg_0_15_36_39/RAMC_D1/CLK
                         clock pessimism              0.186    88.391    
                         clock uncertainty           -0.035    88.356    
    SLICE_X6Y97          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    87.828    storage_reg_0_15_36_39/RAMC_D1
  -------------------------------------------------------------------
                         required time                         87.828    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                 77.605    

Slack (MET) :             77.605ns  (required time - arrival time)
  Source:                 tx_fsm_encoder_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_15_36_39/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 1.123ns (22.738%)  route 3.816ns (77.262%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.205 - 83.333 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.740     5.284    sys_clk
    SLICE_X8Y104         FDRE                                         r  tx_fsm_encoder_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.518     5.802 f  tx_fsm_encoder_ready_reg/Q
                         net (fo=62, routed)          1.817     7.619    tx_fsm_encoder_ready
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.154     7.773 f  FSM_sequential_receiver_top_state[1]_i_7/O
                         net (fo=1, routed)           0.829     8.602    FSM_sequential_receiver_top_state[1]_i_7_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I2_O)        0.327     8.929 f  FSM_sequential_receiver_top_state[1]_i_2/O
                         net (fo=3, routed)           0.320     9.249    FSM_sequential_receiver_top_state[1]_i_2_n_0
    SLICE_X2Y102         LUT4 (Prop_lut4_I2_O)        0.124     9.373 r  receiver_top_fifo_produce[3]_i_1/O
                         net (fo=64, routed)          0.850    10.223    storage_reg_0_15_36_39/WE
    SLICE_X6Y97          RAMS32                                       r  storage_reg_0_15_36_39/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.508    88.205    storage_reg_0_15_36_39/WCLK
    SLICE_X6Y97          RAMS32                                       r  storage_reg_0_15_36_39/RAMD/CLK
                         clock pessimism              0.186    88.391    
                         clock uncertainty           -0.035    88.356    
    SLICE_X6Y97          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.528    87.828    storage_reg_0_15_36_39/RAMD
  -------------------------------------------------------------------
                         required time                         87.828    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                 77.605    

Slack (MET) :             77.605ns  (required time - arrival time)
  Source:                 tx_fsm_encoder_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_15_36_39/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 1.123ns (22.738%)  route 3.816ns (77.262%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.205 - 83.333 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.740     5.284    sys_clk
    SLICE_X8Y104         FDRE                                         r  tx_fsm_encoder_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.518     5.802 f  tx_fsm_encoder_ready_reg/Q
                         net (fo=62, routed)          1.817     7.619    tx_fsm_encoder_ready
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.154     7.773 f  FSM_sequential_receiver_top_state[1]_i_7/O
                         net (fo=1, routed)           0.829     8.602    FSM_sequential_receiver_top_state[1]_i_7_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I2_O)        0.327     8.929 f  FSM_sequential_receiver_top_state[1]_i_2/O
                         net (fo=3, routed)           0.320     9.249    FSM_sequential_receiver_top_state[1]_i_2_n_0
    SLICE_X2Y102         LUT4 (Prop_lut4_I2_O)        0.124     9.373 r  receiver_top_fifo_produce[3]_i_1/O
                         net (fo=64, routed)          0.850    10.223    storage_reg_0_15_36_39/WE
    SLICE_X6Y97          RAMS32                                       r  storage_reg_0_15_36_39/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.508    88.205    storage_reg_0_15_36_39/WCLK
    SLICE_X6Y97          RAMS32                                       r  storage_reg_0_15_36_39/RAMD_D1/CLK
                         clock pessimism              0.186    88.391    
                         clock uncertainty           -0.035    88.356    
    SLICE_X6Y97          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.528    87.828    storage_reg_0_15_36_39/RAMD_D1
  -------------------------------------------------------------------
                         required time                         87.828    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                 77.605    

Slack (MET) :             77.608ns  (required time - arrival time)
  Source:                 tx_fsm_encoder_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_15_18_23/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 1.123ns (22.752%)  route 3.813ns (77.248%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.205 - 83.333 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.740     5.284    sys_clk
    SLICE_X8Y104         FDRE                                         r  tx_fsm_encoder_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.518     5.802 f  tx_fsm_encoder_ready_reg/Q
                         net (fo=62, routed)          1.817     7.619    tx_fsm_encoder_ready
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.154     7.773 f  FSM_sequential_receiver_top_state[1]_i_7/O
                         net (fo=1, routed)           0.829     8.602    FSM_sequential_receiver_top_state[1]_i_7_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I2_O)        0.327     8.929 f  FSM_sequential_receiver_top_state[1]_i_2/O
                         net (fo=3, routed)           0.320     9.249    FSM_sequential_receiver_top_state[1]_i_2_n_0
    SLICE_X2Y102         LUT4 (Prop_lut4_I2_O)        0.124     9.373 r  receiver_top_fifo_produce[3]_i_1/O
                         net (fo=64, routed)          0.846    10.220    storage_reg_0_15_18_23/WE
    SLICE_X6Y98          RAMD32                                       r  storage_reg_0_15_18_23/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.508    88.205    storage_reg_0_15_18_23/WCLK
    SLICE_X6Y98          RAMD32                                       r  storage_reg_0_15_18_23/RAMA/CLK
                         clock pessimism              0.186    88.391    
                         clock uncertainty           -0.035    88.356    
    SLICE_X6Y98          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    87.828    storage_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         87.828    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                 77.608    

Slack (MET) :             77.608ns  (required time - arrival time)
  Source:                 tx_fsm_encoder_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_15_18_23/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 1.123ns (22.752%)  route 3.813ns (77.248%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.205 - 83.333 ) 
    Source Clock Delay      (SCD):    5.284ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.740     5.284    sys_clk
    SLICE_X8Y104         FDRE                                         r  tx_fsm_encoder_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.518     5.802 f  tx_fsm_encoder_ready_reg/Q
                         net (fo=62, routed)          1.817     7.619    tx_fsm_encoder_ready
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.154     7.773 f  FSM_sequential_receiver_top_state[1]_i_7/O
                         net (fo=1, routed)           0.829     8.602    FSM_sequential_receiver_top_state[1]_i_7_n_0
    SLICE_X4Y102         LUT6 (Prop_lut6_I2_O)        0.327     8.929 f  FSM_sequential_receiver_top_state[1]_i_2/O
                         net (fo=3, routed)           0.320     9.249    FSM_sequential_receiver_top_state[1]_i_2_n_0
    SLICE_X2Y102         LUT4 (Prop_lut4_I2_O)        0.124     9.373 r  receiver_top_fifo_produce[3]_i_1/O
                         net (fo=64, routed)          0.846    10.220    storage_reg_0_15_18_23/WE
    SLICE_X6Y98          RAMD32                                       r  storage_reg_0_15_18_23/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.508    88.205    storage_reg_0_15_18_23/WCLK
    SLICE_X6Y98          RAMD32                                       r  storage_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism              0.186    88.391    
                         clock uncertainty           -0.035    88.356    
    SLICE_X6Y98          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    87.828    storage_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         87.828    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                 77.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 receiver_top_tx_transmitter_tx_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            receiver_top_tx_transmitter_re_reg/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.169%)  route 0.343ns (64.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.594     1.498    sys_clk
    SLICE_X1Y99          FDRE                                         r  receiver_top_tx_transmitter_tx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.639 f  receiver_top_tx_transmitter_tx_done_reg/Q
                         net (fo=10, routed)          0.343     1.982    receiver_top_tx_transmitter_tx_done
    SLICE_X1Y100         LUT6 (Prop_lut6_I3_O)        0.045     2.027 r  receiver_top_tx_transmitter_re_i_1/O
                         net (fo=1, routed)           0.000     2.027    receiver_top_tx_transmitter_re_i_1_n_0
    SLICE_X1Y100         FDRE                                         r  receiver_top_tx_transmitter_re_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.951     2.101    sys_clk
    SLICE_X1Y100         FDRE                                         r  receiver_top_tx_transmitter_re_reg/C
                         clock pessimism             -0.250     1.850    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.092     1.942    receiver_top_tx_transmitter_re_reg
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 receiver_top_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_15_18_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.062%)  route 0.285ns (66.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.592     1.496    sys_clk
    SLICE_X4Y99          FDRE                                         r  receiver_top_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  receiver_top_fifo_produce_reg[0]/Q
                         net (fo=60, routed)          0.285     1.922    storage_reg_0_15_18_23/ADDRD0
    SLICE_X6Y98          RAMD32                                       r  storage_reg_0_15_18_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.863     2.012    storage_reg_0_15_18_23/WCLK
    SLICE_X6Y98          RAMD32                                       r  storage_reg_0_15_18_23/RAMA/CLK
                         clock pessimism             -0.500     1.512    
    SLICE_X6Y98          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    storage_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 receiver_top_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_15_18_23/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.062%)  route 0.285ns (66.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.592     1.496    sys_clk
    SLICE_X4Y99          FDRE                                         r  receiver_top_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  receiver_top_fifo_produce_reg[0]/Q
                         net (fo=60, routed)          0.285     1.922    storage_reg_0_15_18_23/ADDRD0
    SLICE_X6Y98          RAMD32                                       r  storage_reg_0_15_18_23/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.863     2.012    storage_reg_0_15_18_23/WCLK
    SLICE_X6Y98          RAMD32                                       r  storage_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism             -0.500     1.512    
    SLICE_X6Y98          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    storage_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 receiver_top_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_15_18_23/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.062%)  route 0.285ns (66.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.592     1.496    sys_clk
    SLICE_X4Y99          FDRE                                         r  receiver_top_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  receiver_top_fifo_produce_reg[0]/Q
                         net (fo=60, routed)          0.285     1.922    storage_reg_0_15_18_23/ADDRD0
    SLICE_X6Y98          RAMD32                                       r  storage_reg_0_15_18_23/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.863     2.012    storage_reg_0_15_18_23/WCLK
    SLICE_X6Y98          RAMD32                                       r  storage_reg_0_15_18_23/RAMB/CLK
                         clock pessimism             -0.500     1.512    
    SLICE_X6Y98          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    storage_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 receiver_top_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_15_18_23/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.062%)  route 0.285ns (66.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.592     1.496    sys_clk
    SLICE_X4Y99          FDRE                                         r  receiver_top_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  receiver_top_fifo_produce_reg[0]/Q
                         net (fo=60, routed)          0.285     1.922    storage_reg_0_15_18_23/ADDRD0
    SLICE_X6Y98          RAMD32                                       r  storage_reg_0_15_18_23/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.863     2.012    storage_reg_0_15_18_23/WCLK
    SLICE_X6Y98          RAMD32                                       r  storage_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism             -0.500     1.512    
    SLICE_X6Y98          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    storage_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 receiver_top_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_15_18_23/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.062%)  route 0.285ns (66.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.592     1.496    sys_clk
    SLICE_X4Y99          FDRE                                         r  receiver_top_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  receiver_top_fifo_produce_reg[0]/Q
                         net (fo=60, routed)          0.285     1.922    storage_reg_0_15_18_23/ADDRD0
    SLICE_X6Y98          RAMD32                                       r  storage_reg_0_15_18_23/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.863     2.012    storage_reg_0_15_18_23/WCLK
    SLICE_X6Y98          RAMD32                                       r  storage_reg_0_15_18_23/RAMC/CLK
                         clock pessimism             -0.500     1.512    
    SLICE_X6Y98          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    storage_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 receiver_top_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_15_18_23/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.062%)  route 0.285ns (66.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.592     1.496    sys_clk
    SLICE_X4Y99          FDRE                                         r  receiver_top_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  receiver_top_fifo_produce_reg[0]/Q
                         net (fo=60, routed)          0.285     1.922    storage_reg_0_15_18_23/ADDRD0
    SLICE_X6Y98          RAMD32                                       r  storage_reg_0_15_18_23/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.863     2.012    storage_reg_0_15_18_23/WCLK
    SLICE_X6Y98          RAMD32                                       r  storage_reg_0_15_18_23/RAMC_D1/CLK
                         clock pessimism             -0.500     1.512    
    SLICE_X6Y98          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    storage_reg_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 receiver_top_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_15_18_23/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.062%)  route 0.285ns (66.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.592     1.496    sys_clk
    SLICE_X4Y99          FDRE                                         r  receiver_top_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  receiver_top_fifo_produce_reg[0]/Q
                         net (fo=60, routed)          0.285     1.922    storage_reg_0_15_18_23/ADDRD0
    SLICE_X6Y98          RAMS32                                       r  storage_reg_0_15_18_23/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.863     2.012    storage_reg_0_15_18_23/WCLK
    SLICE_X6Y98          RAMS32                                       r  storage_reg_0_15_18_23/RAMD/CLK
                         clock pessimism             -0.500     1.512    
    SLICE_X6Y98          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.822    storage_reg_0_15_18_23/RAMD
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 receiver_top_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_15_18_23/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.062%)  route 0.285ns (66.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.592     1.496    sys_clk
    SLICE_X4Y99          FDRE                                         r  receiver_top_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  receiver_top_fifo_produce_reg[0]/Q
                         net (fo=60, routed)          0.285     1.922    storage_reg_0_15_18_23/ADDRD0
    SLICE_X6Y98          RAMS32                                       r  storage_reg_0_15_18_23/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.863     2.012    storage_reg_0_15_18_23/WCLK
    SLICE_X6Y98          RAMS32                                       r  storage_reg_0_15_18_23/RAMD_D1/CLK
                         clock pessimism             -0.500     1.512    
    SLICE_X6Y98          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.822    storage_reg_0_15_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 receiver_top_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_15_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.351%)  route 0.282ns (66.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.594     1.498    sys_clk
    SLICE_X3Y99          FDRE                                         r  receiver_top_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  receiver_top_fifo_produce_reg[1]/Q
                         net (fo=59, routed)          0.282     1.921    storage_reg_0_15_12_17/ADDRD1
    SLICE_X2Y99          RAMD32                                       r  storage_reg_0_15_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.864     2.014    storage_reg_0_15_12_17/WCLK
    SLICE_X2Y99          RAMD32                                       r  storage_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.503     1.511    
    SLICE_X2Y99          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.820    storage_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk12
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk12 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         83.333      81.178     BUFGCTRL_X0Y0  clk12_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X2Y102   FSM_sequential_receiver_top_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X2Y102   FSM_sequential_receiver_top_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X1Y99    FSM_sequential_receiver_top_tx_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X0Y99    FSM_sequential_receiver_top_tx_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X4Y102   int_rst_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X10Y105  memdat_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X10Y105  memdat_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X2Y100   memdat_3_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X6Y100   memdat_3_reg[10]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X6Y98    storage_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X6Y98    storage_reg_0_15_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X6Y98    storage_reg_0_15_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X6Y98    storage_reg_0_15_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X6Y98    storage_reg_0_15_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X6Y98    storage_reg_0_15_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X6Y99    storage_reg_0_15_30_35/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X6Y99    storage_reg_0_15_30_35/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X6Y99    storage_reg_0_15_30_35/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X6Y97    storage_reg_0_15_36_39/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X2Y100   storage_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X2Y100   storage_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X2Y100   storage_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X2Y100   storage_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X2Y100   storage_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         41.667      40.417     SLICE_X2Y100   storage_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         41.667      40.417     SLICE_X2Y100   storage_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X6Y98    storage_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X6Y98    storage_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X6Y98    storage_reg_0_15_18_23/RAMB/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input      | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port       | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+------------+---------+-------+---------------+---------+---------------+---------+----------+
clk12     | user_btn   | FDRE    | -     |     0.033 (r) | FAST    |     2.815 (r) | SLOW    |          |
clk12     | user_btn_1 | FDRE    | -     |     0.375 (r) | FAST    |     3.076 (r) | SLOW    |          |
----------+------------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output    | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port      | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
clk12     | serial_tx | FDSE   | -     |     12.985 (r) | SLOW    |      4.085 (r) | FAST    |          |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk12  | clk12       |         5.728 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



