// Seed: 1309357839
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_9 = id_13 ? 1 : 1;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    input tri id_2,
    output wand id_3,
    input supply1 id_4,
    input wand id_5,
    input tri id_6,
    input supply1 id_7,
    output supply0 id_8,
    output supply1 id_9,
    input wand id_10,
    input supply1 id_11,
    input supply0 id_12,
    output wor id_13,
    input wire id_14
);
  id_16(
      .id_0(id_9), .id_1(1), .id_2(1), .id_3(1), .id_4(1), .id_5(1'b0 - 1'b0)
  );
  wire id_17 = ~id_2;
  module_0(
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
