#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Dec 21 12:14:33 2018
# Process ID: 199612
# Current directory: D:/vivado/35T_lab3/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent200836 D:\vivado\35T_lab3\project\project_1.xpr
# Log file: D:/vivado/35T_lab3/project/vivado.log
# Journal file: D:/vivado/35T_lab3/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado/35T_lab3/project/project_1.xpr
update_compile_order -fileset sources_1
launch_simulation
source test_warpper.tcl
current_wave_config {Untitled 1}
add_wave {{/test_warpper/axi_bram/U0/xpm_memory_inst/xpm_memory_base_inst/addra}} {{/test_warpper/axi_bram/U0/xpm_memory_inst/xpm_memory_base_inst/addrb}} 
current_wave_config {Untitled 1}
add_wave {{/test_warpper/axi_bram/U0/xpm_memory_inst/xpm_memory_base_inst/wea}} {{/test_warpper/axi_bram/U0/xpm_memory_inst/xpm_memory_base_inst/web}} 
current_wave_config {Untitled 1*}
add_wave {{/test_warpper/axi_bram/U0/xpm_memory_inst/xpm_memory_base_inst/douta}} {{/test_warpper/axi_bram/U0/xpm_memory_inst/xpm_memory_base_inst/doutb}} 
current_wave_config {Untitled 1*}
add_wave {{/test_warpper/axi_bram/U0/xpm_memory_inst/xpm_memory_base_inst/dina}} {{/test_warpper/axi_bram/U0/xpm_memory_inst/xpm_memory_base_inst/dinb}} 
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1*}
add_wave {{/test_warpper/u_wrapper_model}} 
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1*}
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper}} 
relaunch_sim
current_wave_config {Untitled 1*}
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/wrdata_r1}} 
current_wave_config {Untitled 1*}
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/wrdata_r2}} 
current_wave_config {Untitled 1*}
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/axi_wd_data}} 
current_wave_config {Untitled 1*}
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/axi_wd_wready}} 
current_wave_config {Untitled 1*}
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/wstate}} 
current_wave_config {Untitled 1*}
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/next_wstate}} 
current_wave_config {Untitled 1*}
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/wrdata_mux_ctrl}} 
relaunch_sim
current_wave_config {Untitled 1*}
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/wrdata_cmptd_r}} 
relaunch_sim
current_wave_config {Untitled 1*}
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/axi_rready}} 
current_wave_config {Untitled 1*}
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/axi_rvalid}} 
current_wave_config {Untitled 1*}
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/rddata_rdy}} 
current_wave_config {Untitled 1*}
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/axi_wd_wready}} 
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1*}
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/wrdata_rdy}} 
current_wave_config {Untitled 1*}
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/wrdata_vld}} 
current_wave_config {Untitled 1*}
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/wrdata}} 
current_wave_config {Untitled 1*}
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/cmd_en}} 
current_wave_config {Untitled 1*}
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/cmd_ack}} 
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1*}
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/axi_wd_valid}} 
current_wave_config {Untitled 1*}
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/axi_wd_wready}} 
current_wave_config {Untitled 1*}
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/wrdata_vld_r}} 
relaunch_sim
current_wave_config {Untitled 1*}
add_wave {{/test_warpper/clk}} 
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1*}
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/wrdata_vld_r}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 1*}
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/rddata_rdy}} {{/test_warpper/u_wrapper_model/u_axi_warpper/rddata_vld}} 
current_wave_config {Untitled 1*}
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/rddata}} 
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top lab3_ddr_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
relaunch_sim
update_compile_order -fileset sim_1
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source lab3_ddr_tb.tcl
run all
current_wave_config {Untitled 2}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl}} 
run all
relaunch_sim
relaunch_sim
run all
run all
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper}} 
run all
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper/wstate}} {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper/next_wstate}} {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper/rstate}} {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper/next_rstate}} 
relaunch_sim
run all
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/lsu2dtcm_icb_rsp_ready}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/lsu2dtcm_icb_rsp_valid}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/rddata_vld}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/rddata_cmptd}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper/rddata_cmptd}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper/wrdata_rdy}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper/wrdata_cmptd}} 
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/s_axi_awaddr}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/s_axi_wdata}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/lsu2dtcm_icb_cmd_wdata}} 
relaunch_sim
run all
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/s_axi_bresp}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/s_axi_rdata}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/s_axi_rresp}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/s_axi_awvalid}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/s_axi_wvalid}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/s_axi_wready}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/axi_bram/U0/xpm_memory_inst/dina}} {{/lab3_ddr_tb/axi_bram/U0/xpm_memory_inst/douta}} {{/lab3_ddr_tb/axi_bram/U0/xpm_memory_inst/dinb}} {{/lab3_ddr_tb/axi_bram/U0/xpm_memory_inst/doutb}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/axi_bram/U0/xpm_memory_inst/addra}} {{/lab3_ddr_tb/axi_bram/U0/xpm_memory_inst/addrb}} 
relaunch_sim
run all
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/s_axi_rdata}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/axi_bram/U0/xpm_memory_inst/wea}} {{/lab3_ddr_tb/axi_bram/U0/xpm_memory_inst/web}} 
relaunch_sim
run all
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/s_axi_wstrb}} 
relaunch_sim
run all
relaunch_sim
run all
synth_design -rtl -name rtl_1
relaunch_sim
relaunch_sim
run all
update_compile_order -fileset sources_1
relaunch_sim
update_compile_order -fileset sources_1
run all
run all
make_wrapper -files [get_files D:/vivado/35T_lab3/project/project_1.srcs/sources_1/bd/ddr3_controller/ddr3_controller.bd] -top
open_bd_design {D:/vivado/35T_lab3/project/project_1.srcs/sources_1/bd/ddr3_controller/ddr3_controller.bd}
set_property -dict [list CONFIG.POLARITY {ACTIVE_LOW}] [get_bd_ports ARESETN_0]
delete_bd_objs [get_bd_nets mig_7series_0_ui_clk_sync_rst]
connect_bd_net [get_bd_ports ARESETN_0] [get_bd_pins axi_interconnect_0/M00_ARESETN]
save_bd_design
make_wrapper -files [get_files D:/vivado/35T_lab3/project/project_1.srcs/sources_1/bd/ddr3_controller/ddr3_controller.bd] -top
add_files -norecurse D:/vivado/35T_lab3/project/project_1.srcs/sources_1/bd/ddr3_controller/hdl/ddr3_controller_wrapper.v
update_compile_order -fileset sources_1
close_sim
launch_simulation
source lab3_ddr_tb.tcl
run all
current_wave_config {Untitled 3}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_mem_ctrl/lsu2dtcm_icb_cmd_addr}} 
