read -sv run_verilog_mid/adder_32b_14_61_07ec72a6891df16eb9b537eb37c91ef6.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_14_61_07ec72a6891df16eb9b537eb37c91ef6_yosys.v
