<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <p/>
        <h1 align="center">Power Report for design MPFS_ICICLE_KIT_BASE_DESIGN with the following settings:</h1>
        <p/>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Vendor:</td>
                <td>Microsemi Corporation</td>
            </tr>
            <tr>
                <td>Program:</td>
                <td>Microchip Libero Software, Release v2022.2 (Version 2022.2.0.10)</td>
            </tr>
            <tr>
                <td/>
                <td>Copyright (C) 1989-</td>
            </tr>
            <tr>
                <td>Date:</td>
                <td>Sat Jan  6 17:14:56 2024</td>
            </tr>
            <tr>
                <td>Version:</td>
                <td>3.0</td>
            </tr>
        </table>
        <p/>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design:</td>
                <td>MPFS_ICICLE_KIT_BASE_DESIGN</td>
            </tr>
            <tr>
                <td>Family:</td>
                <td>PolarFireSoC</td>
            </tr>
            <tr>
                <td>Die:</td>
                <td>MPFS250T_ES</td>
            </tr>
            <tr>
                <td>Package:</td>
                <td>FCVG484</td>
            </tr>
            <tr>
                <td>Temperature Range:</td>
                <td>EXT</td>
            </tr>
            <tr>
                <td>Voltage Range:</td>
                <td>EXT</td>
            </tr>
            <tr>
                <td>Operating Conditions:</td>
                <td>Typical</td>
            </tr>
            <tr>
                <td>Operating Mode:</td>
                <td>Active</td>
            </tr>
            <tr>
                <td>Process:</td>
                <td>Typical</td>
            </tr>
            <tr>
                <td>Data Source:</td>
                <td>Production</td>
            </tr>
        </table>
        <p/>
        <h2>Power Summary</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Power (mW)</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>Total Power</td>
                <td>  1843.229</td>
                <td>    100.0%</td>
            </tr>
            <tr>
                <td>Static Power</td>
                <td>   521.924</td>
                <td>     28.3%</td>
            </tr>
            <tr>
                <td>Dynamic Power</td>
                <td>  1321.305</td>
                <td>     71.7%</td>
            </tr>
        </table>
        <p/>
        <h2>Breakdown by Rail</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Power (mW)</th>
                <th>Voltage (V)</th>
                <th>Current (mA)</th>
            </tr>
            <tr>
                <td>Rail VDD</td>
                <td>  1492.256</td>
                <td>     1.050</td>
                <td>  1421.196</td>
            </tr>
            <tr>
                <td>Rail VDDAUX</td>
                <td>    61.707</td>
                <td>     2.500</td>
                <td>    24.683</td>
            </tr>
            <tr>
                <td>Rail VDDI 3.3</td>
                <td>    15.589</td>
                <td>     3.300</td>
                <td>     4.724</td>
            </tr>
            <tr>
                <td>Rail VDDI 1.8</td>
                <td>     2.962</td>
                <td>     1.800</td>
                <td>     1.646</td>
            </tr>
            <tr>
                <td>Rail VDD18</td>
                <td>    24.604</td>
                <td>     1.800</td>
                <td>    13.669</td>
            </tr>
            <tr>
                <td>Rail VDDI 1.1</td>
                <td>   226.283</td>
                <td>     1.100</td>
                <td>   205.711</td>
            </tr>
            <tr>
                <td>Rail VDD25</td>
                <td>    19.828</td>
                <td>     2.500</td>
                <td>     7.931</td>
            </tr>
        </table>
        <p/>
        <h2>Breakdown by Clock</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Power (mW)</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>REF_CLK_50MHz (clocks)</td>
                <td>     0.430</td>
                <td>      0.4%</td>
            </tr>
            <tr>
                <td>REF_CLK_50MHz (register outputs)</td>
                <td>     0.004</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>REF_CLK_50MHz (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>REF_CLK_50MHz (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>REF_CLK_50MHz (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>REFCLK (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>REFCLK (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>REFCLK (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>REFCLK (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>REFCLK (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT2 (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT2 (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT2 (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT2 (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT2 (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT0 (clocks)</td>
                <td>    12.179</td>
                <td>     10.3%</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT0 (register outputs)</td>
                <td>    21.766</td>
                <td>     18.4%</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT0 (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT0 (combinational outputs)</td>
                <td>    84.078</td>
                <td>     71.0%</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT0 (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT3 (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT3 (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT3 (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT3 (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT3 (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT1 (clocks)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT1 (register outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT1 (primary inputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT1 (combinational outputs)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT1 (set/reset nets)</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>Input to Output</td>
                <td>     0.000</td>
                <td>      0.0%</td>
            </tr>
        </table>
        <p/>
        <h2>Breakdown by Type</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Power (mW)</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>Type Net</td>
                <td>    55.083</td>
                <td>      3.0%</td>
            </tr>
            <tr>
                <td>Type Gate</td>
                <td>  1223.314</td>
                <td>     66.4%</td>
            </tr>
            <tr>
                <td>Type I/O</td>
                <td>   368.288</td>
                <td>     20.0%</td>
            </tr>
            <tr>
                <td>Type Memory</td>
                <td>     1.053</td>
                <td>      0.1%</td>
            </tr>
            <tr>
                <td>Type Core Static</td>
                <td>   189.070</td>
                <td>     10.3%</td>
            </tr>
            <tr>
                <td>Type Other Rails Static</td>
                <td>     0.450</td>
                <td>      0.0%</td>
            </tr>
            <tr>
                <td>Type DSP</td>
                <td>     5.971</td>
                <td>      0.3%</td>
            </tr>
        </table>
        <p/>
    </body>
</html>
