<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4468" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4468{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4468{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4468{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_4468{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#t5_4468{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_4468{left:69px;bottom:1054px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t7_4468{left:69px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_4468{left:69px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_4468{left:69px;bottom:956px;letter-spacing:0.14px;}
#ta_4468{left:151px;bottom:956px;letter-spacing:0.17px;word-spacing:0.01px;}
#tb_4468{left:69px;bottom:933px;letter-spacing:-0.18px;word-spacing:-0.48px;}
#tc_4468{left:69px;bottom:917px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_4468{left:69px;bottom:900px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#te_4468{left:69px;bottom:877px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tf_4468{left:69px;bottom:860px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_4468{left:69px;bottom:837px;letter-spacing:-0.17px;word-spacing:-0.5px;}
#th_4468{left:69px;bottom:820px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#ti_4468{left:69px;bottom:794px;}
#tj_4468{left:95px;bottom:797px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#tk_4468{left:69px;bottom:771px;}
#tl_4468{left:95px;bottom:774px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tm_4468{left:69px;bottom:748px;}
#tn_4468{left:95px;bottom:752px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#to_4468{left:69px;bottom:725px;}
#tp_4468{left:95px;bottom:729px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tq_4468{left:95px;bottom:712px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tr_4468{left:69px;bottom:644px;letter-spacing:0.18px;}
#ts_4468{left:150px;bottom:644px;letter-spacing:0.2px;}
#tt_4468{left:69px;bottom:620px;letter-spacing:-0.15px;word-spacing:-1.12px;}
#tu_4468{left:69px;bottom:603px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#tv_4468{left:69px;bottom:587px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tw_4468{left:69px;bottom:518px;letter-spacing:0.18px;}
#tx_4468{left:150px;bottom:518px;letter-spacing:0.2px;word-spacing:-0.01px;}
#ty_4468{left:69px;bottom:459px;letter-spacing:0.14px;}
#tz_4468{left:151px;bottom:459px;letter-spacing:0.15px;word-spacing:0.01px;}
#t10_4468{left:69px;bottom:437px;letter-spacing:-0.15px;word-spacing:-1.22px;}
#t11_4468{left:69px;bottom:420px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t12_4468{left:69px;bottom:397px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t13_4468{left:69px;bottom:380px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t14_4468{left:69px;bottom:322px;letter-spacing:0.14px;}
#t15_4468{left:151px;bottom:322px;letter-spacing:0.16px;word-spacing:0.01px;}
#t16_4468{left:69px;bottom:299px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t17_4468{left:69px;bottom:283px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_4468{left:69px;bottom:266px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t19_4468{left:69px;bottom:207px;letter-spacing:0.14px;}
#t1a_4468{left:151px;bottom:207px;letter-spacing:0.17px;}
#t1b_4468{left:69px;bottom:185px;letter-spacing:-0.15px;word-spacing:-0.44px;}

.s1_4468{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4468{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4468{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4468{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4468{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_4468{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4468" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4468Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4468" style="-webkit-user-select: none;"><object width="935" height="1210" data="4468/4468.svg" type="image/svg+xml" id="pdf4468" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4468" class="t s1_4468">39-14 </span><span id="t2_4468" class="t s1_4468">Vol. 3D </span>
<span id="t3_4468" class="t s2_4468">INTEL® SGX INTERACTIONS WITH IA32 AND INTEL® 64 ARCHITECTURE </span>
<span id="t4_4468" class="t s3_4468">4. If an RTM transaction is executing inside an enclave and there is a data access to an address within the enclave </span>
<span id="t5_4468" class="t s3_4468">that denied due to EPCM content (e.g., to a page belonging to a different enclave), the transaction is aborted and </span>
<span id="t6_4468" class="t s3_4468">control is transferred to the fallback handler. No #GP is delivered. </span>
<span id="t7_4468" class="t s3_4468">5. If an RTM transaction executing inside an enclave aborts and the address of the fallback handler is outside the </span>
<span id="t8_4468" class="t s3_4468">enclave, a #GP is delivered after the abort (EIP reported is that of the fallback handler). </span>
<span id="t9_4468" class="t s4_4468">39.13.1 </span><span id="ta_4468" class="t s4_4468">HLE and RTM Debug </span>
<span id="tb_4468" class="t s3_4468">RTM debug will be suppressed on opt-out enclave entry. After opt-out entry, the logical processor will behave as if </span>
<span id="tc_4468" class="t s3_4468">IA32_DEBUG_CTL[15]=0. Any #DB detected inside an RTM transaction region will just cause an abort with no </span>
<span id="td_4468" class="t s3_4468">exception delivered. </span>
<span id="te_4468" class="t s3_4468">After opt-in entry, if either DR7[11] = 0 OR IA32_DEBUGCTL[15] = 0, any #DB or #BP detected inside an RTM </span>
<span id="tf_4468" class="t s3_4468">transaction region will just cause an abort with no exception delivered. </span>
<span id="tg_4468" class="t s3_4468">After opt-in entry, if DR7[11] = 1 AND IA32_DEBUGCTL[15] = 1, any #DB or #BP detected inside an RTM transla- </span>
<span id="th_4468" class="t s3_4468">tion will </span>
<span id="ti_4468" class="t s5_4468">• </span><span id="tj_4468" class="t s3_4468">terminate speculative execution, </span>
<span id="tk_4468" class="t s5_4468">• </span><span id="tl_4468" class="t s3_4468">set RIP to the address of the XBEGIN instruction, and </span>
<span id="tm_4468" class="t s5_4468">• </span><span id="tn_4468" class="t s3_4468">be delivered as #DB (implying an Intel SGX AEX; any #BP is converted to #DB). </span>
<span id="to_4468" class="t s5_4468">• </span><span id="tp_4468" class="t s3_4468">DR6[16] will be cleared, indicating RTM debug (if the #DB causes a VM exit, DR6 is not modified but bit 16 of </span>
<span id="tq_4468" class="t s3_4468">the pending debug exceptions field in the VMCS will be set). </span>
<span id="tr_4468" class="t s6_4468">39.14 </span><span id="ts_4468" class="t s6_4468">INTEL® SGX INTERACTIONS WITH S STATES </span>
<span id="tt_4468" class="t s3_4468">Whenever an Intel SGX enabled processor enters S3-S5 state, enclaves are destroyed. This is due to the EPC being </span>
<span id="tu_4468" class="t s3_4468">destroyed when power down occurs. It is the application runtime’s responsibility to re-instantiate an enclave after </span>
<span id="tv_4468" class="t s3_4468">a power transition for which the enclaves were destroyed. </span>
<span id="tw_4468" class="t s6_4468">39.15 </span><span id="tx_4468" class="t s6_4468">INTEL® SGX INTERACTIONS WITH MACHINE CHECK ARCHITECTURE (MCA) </span>
<span id="ty_4468" class="t s4_4468">39.15.1 </span><span id="tz_4468" class="t s4_4468">Interactions with MCA Events </span>
<span id="t10_4468" class="t s3_4468">All architecturally visible machine check events (#MC and CMCI) that are detected while inside an enclave cause an </span>
<span id="t11_4468" class="t s3_4468">asynchronous enclave exit. </span>
<span id="t12_4468" class="t s3_4468">Any machine check exception (#MC) that occurs after Intel SGX is first enables causes Intel SGX to be disabled, </span>
<span id="t13_4468" class="t s3_4468">(CPUID.SGX_Leaf.0:EAX[SGX1] == 0). It cannot be enabled until after the next reset. </span>
<span id="t14_4468" class="t s4_4468">39.15.2 </span><span id="t15_4468" class="t s4_4468">Machine Check Enables (IA32_MCi_CTL) </span>
<span id="t16_4468" class="t s3_4468">All supported IA32_MCi_CTL bits for all the machine check banks must be set for Intel SGX to be available </span>
<span id="t17_4468" class="t s3_4468">(CPUID.SGX_Leaf.0:EAX[SGX1] == 1). Any act of clearing bits from '1 to '0 in any of the IA32_MCi_CTL register </span>
<span id="t18_4468" class="t s3_4468">may disable Intel SGX (set CPUID.SGX_Leaf.0:EAX[SGX1] to 0) until the next reset. </span>
<span id="t19_4468" class="t s4_4468">39.15.3 </span><span id="t1a_4468" class="t s4_4468">CR4.MCE </span>
<span id="t1b_4468" class="t s3_4468">CR4.MCE can be set or cleared with no interactions with Intel SGX. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
