Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 13 21:10:05 2022
| Host         : DESKTOP-J7D9945 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file selectTOP6_timing_summary_routed.rpt -pb selectTOP6_timing_summary_routed.pb -rpx selectTOP6_timing_summary_routed.rpx -warn_on_violation
| Design       : selectTOP6
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 417 register/latch pins with no clock driven by root clock pin: clk_counter_reg[0]/Q (HIGH)

 There are 417 register/latch pins with no clock driven by root clock pin: clk_counter_reg[1]/Q (HIGH)

 There are 417 register/latch pins with no clock driven by root clock pin: clk_counter_reg[2]/Q (HIGH)

 There are 417 register/latch pins with no clock driven by root clock pin: clk_counter_reg[3]/Q (HIGH)

 There are 417 register/latch pins with no clock driven by root clock pin: clk_counter_reg[4]/Q (HIGH)

 There are 514 register/latch pins with no clock driven by root clock pin: curr_state_reg[0]/Q (HIGH)

 There are 511 register/latch pins with no clock driven by root clock pin: curr_state_reg[1]/Q (HIGH)

 There are 511 register/latch pins with no clock driven by root clock pin: curr_state_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: group_index_reg[3][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: group_index_reg[3][1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: group_index_reg[5][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: group_index_reg[5][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[12][10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[12][11]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[12][12]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[12][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[12][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[12][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[12][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[12][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[12][9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[13][10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[13][11]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[13][12]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[13][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[13][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[13][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[13][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[13][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[13][9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[14][10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[14][11]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[14][12]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[14][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[14][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[14][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[14][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[14][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[14][9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[15][10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[15][11]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[15][12]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[15][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[15][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[15][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[15][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[15][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[15][9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[20][10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[20][11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[20][12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[20][2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[20][5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[20][6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[20][7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[20][8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[20][9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[21][10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[21][11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[21][12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[21][2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[21][5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[21][6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[21][7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[21][8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[21][9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[22][10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[22][11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[22][12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[22][2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[22][5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[22][6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[22][7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[22][8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[22][9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[23][10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[23][11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[23][12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[23][2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[23][5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[23][6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[23][7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[23][8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[23][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[24][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[24][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[24][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[24][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[24][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[24][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[24][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[24][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[24][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[25][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[25][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[25][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[25][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[25][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[25][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[25][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[25][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[25][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[26][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[26][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[26][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[26][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[26][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[26][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[26][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[26][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[26][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[27][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[27][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[27][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[27][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[27][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[27][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[27][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[27][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: in_mat_32_reg[27][9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 523 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 91 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 19 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


