This project implements a 1-bit Full Adder using Verilog HDL, demonstrating basic combinational logic design.
The design includes a testbench for simulation and verification of all input combinations to validate correct sum and carry outputs.
