# Generated by Yosys 0.44 (git sha1 7a4a3768c, g++ 11.2.1 -fPIC -O3)
autoidx 131908
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10"
module \BOOT_CLOCK
  parameter \PERIOD 25
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:12.14-12.15"
  wire output 1 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10"
module \BRAM2x18_SDP
  parameter \CFG_ABITS 11
  parameter \CFG_DBITS 18
  parameter \CFG_ENABLE_B 2
  parameter \CFG_ENABLE_D 2
  parameter \CLKPOL2 1
  parameter \CLKPOL3 1
  parameter \INIT0 18432'x
  parameter \INIT1 18432'x
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:563.27-563.33"
  wire width 11 input 1 \A1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:564.28-564.34"
  wire width 18 output 2 \A1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:565.11-565.15"
  wire input 3 \A1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:567.27-567.33"
  wire width 11 input 4 \B1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:570.30-570.34"
  wire width 2 input 7 \B1BE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:568.27-568.33"
  wire width 18 input 5 \B1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:569.11-569.15"
  wire input 6 \B1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:572.27-572.33"
  wire width 11 input 8 \C1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:573.28-573.34"
  wire width 18 output 9 \C1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:574.11-574.15"
  wire input 10 \C1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:560.11-560.15"
  wire input 11 \CLK1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:561.11-561.15"
  wire input 12 \CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:576.27-576.33"
  wire width 11 input 13 \D1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:579.30-579.34"
  wire width 2 input 16 \D1BE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:577.27-577.33"
  wire width 18 input 14 \D1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:578.11-578.15"
  wire input 15 \D1EN
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10"
module \BRAM2x18_TDP
  parameter \CFG_ABITS 11
  parameter \CFG_DBITS 18
  parameter \CFG_ENABLE_B 2
  parameter \CFG_ENABLE_D 2
  parameter \CFG_ENABLE_F 2
  parameter \CFG_ENABLE_H 2
  parameter \CLKPOL2 1
  parameter \CLKPOL3 1
  parameter \INIT0 18432'x
  parameter \INIT1 18432'x
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:137.27-137.33"
  wire width 11 input 1 \A1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:138.28-138.34"
  wire width 18 output 2 \A1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:139.11-139.15"
  wire input 3 \A1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:141.27-141.33"
  wire width 11 input 4 \B1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:144.30-144.34"
  wire width 2 input 7 \B1BE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:142.27-142.33"
  wire width 18 input 5 \B1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:143.11-143.15"
  wire input 6 \B1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:146.27-146.33"
  wire width 11 input 8 \C1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:147.28-147.34"
  wire width 18 output 9 \C1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:148.11-148.15"
  wire input 10 \C1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:132.11-132.15"
  wire input 11 \CLK1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:133.11-133.15"
  wire input 12 \CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:134.11-134.15"
  wire input 13 \CLK3
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:135.11-135.15"
  wire input 14 \CLK4
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:150.27-150.33"
  wire width 11 input 15 \D1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:153.30-153.34"
  wire width 2 input 18 \D1BE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:151.27-151.33"
  wire width 18 input 16 \D1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:152.11-152.15"
  wire input 17 \D1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:155.27-155.33"
  wire width 11 input 19 \E1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:156.28-156.34"
  wire width 18 output 20 \E1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:157.11-157.15"
  wire input 21 \E1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:159.27-159.33"
  wire width 11 input 22 \F1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:162.30-162.34"
  wire width 2 input 25 \F1BE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:160.27-160.33"
  wire width 18 input 23 \F1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:161.11-161.15"
  wire input 24 \F1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:164.27-164.33"
  wire width 11 input 26 \G1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:165.28-165.34"
  wire width 18 output 27 \G1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:166.11-166.15"
  wire input 28 \G1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:168.27-168.33"
  wire width 11 input 29 \H1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:171.30-171.34"
  wire width 2 input 32 \H1BE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:169.27-169.33"
  wire width 18 input 30 \H1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:170.11-170.15"
  wire input 31 \H1EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10"
module \CARRY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:27.15-27.18"
  wire input 3 \CIN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:29.16-29.20"
  wire output 5 \COUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:26.15-26.16"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:28.16-28.17"
  wire output 4 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:25.15-25.16"
  wire input 1 \P
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10"
module \CLK_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:42.15-42.16"
  wire input 1 \I
  attribute \clkbuf_driver 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:44.16-44.17"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10"
module \DFFNRE
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:61.15-61.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:57.15-57.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:59.15-59.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:62.14-62.15"
  wire output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:58.15-58.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10"
module \DFFRE
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:79.15-79.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:75.15-75.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:77.15-77.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:80.14-80.15"
  wire output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:76.15-76.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10"
module \DSP19X2
  parameter \DSP_MODE "MULTIPLY_ACCUMULATE"
  parameter \COEFF1_0 10'0000000000
  parameter \COEFF1_1 10'0000000000
  parameter \COEFF1_2 10'0000000000
  parameter \COEFF1_3 10'0000000000
  parameter \COEFF2_0 10'0000000000
  parameter \COEFF2_1 10'0000000000
  parameter \COEFF2_2 10'0000000000
  parameter \COEFF2_3 10'0000000000
  parameter \OUTPUT_REG_EN "TRUE"
  parameter \INPUT_REG_EN "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:105.21-105.23"
  wire width 10 input 1 \A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:109.21-109.23"
  wire width 10 input 5 \A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:116.21-116.28"
  wire width 5 input 11 \ACC_FIR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:106.21-106.23"
  wire width 9 input 2 \B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:110.21-110.23"
  wire width 9 input 6 \B2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:114.15-114.18"
  wire input 9 \CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:108.22-108.28"
  wire width 9 output 4 \DLY_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:112.22-112.28"
  wire width 9 output 8 \DLY_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:117.21-117.29"
  wire width 3 input 12 \FEEDBACK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:118.15-118.23"
  wire input 13 \LOAD_ACC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:115.15-115.20"
  wire input 10 \RESET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:123.15-123.20"
  wire input 18 \ROUND
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:121.15-121.23"
  wire input 16 \SATURATE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:122.21-122.32"
  wire width 5 input 17 \SHIFT_RIGHT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:124.15-124.23"
  wire input 19 \SUBTRACT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:119.15-119.25"
  wire input 14 \UNSIGNED_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:120.15-120.25"
  wire input 15 \UNSIGNED_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:107.23-107.25"
  wire width 19 output 3 \Z1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:111.23-111.25"
  wire width 19 output 7 \Z2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10"
module \DSP38
  parameter \DSP_MODE "MULTIPLY_ACCUMULATE"
  parameter \COEFF_0 20'00000000000000000000
  parameter \COEFF_1 20'00000000000000000000
  parameter \COEFF_2 20'00000000000000000000
  parameter \COEFF_3 20'00000000000000000000
  parameter \OUTPUT_REG_EN "TRUE"
  parameter \INPUT_REG_EN "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:145.22-145.23"
  wire width 20 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:147.21-147.28"
  wire width 6 input 3 \ACC_FIR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:146.22-146.23"
  wire width 18 input 2 \B
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:151.15-151.18"
  wire input 6 \CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:149.21-149.26"
  wire width 18 output 5 \DLY_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:153.21-153.29"
  wire width 3 input 8 \FEEDBACK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:154.15-154.23"
  wire input 9 \LOAD_ACC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:152.15-152.20"
  wire input 7 \RESET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:157.15-157.20"
  wire input 12 \ROUND
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:155.15-155.23"
  wire input 10 \SATURATE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:156.21-156.32"
  wire width 6 input 11 \SHIFT_RIGHT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:158.15-158.23"
  wire input 13 \SUBTRACT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:159.15-159.25"
  wire input 14 \UNSIGNED_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:160.15-160.25"
  wire input 15 \UNSIGNED_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:148.23-148.24"
  wire width 38 output 4 \Z
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-176.10"
module \FCLK_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:173.15-173.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:174.16-174.17"
  wire output 2 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:186.1-233.10"
module \FIFO18KX2
  parameter \DATA_WRITE_WIDTH1 18
  parameter \DATA_READ_WIDTH1 18
  parameter \FIFO_TYPE1 "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH1 11'00000000100
  parameter \PROG_FULL_THRESH1 11'11111111010
  parameter \DATA_WRITE_WIDTH2 18
  parameter \DATA_READ_WIDTH2 18
  parameter \FIFO_TYPE2 "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH2 11'00000000100
  parameter \PROG_FULL_THRESH2 11'11111111010
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:209.14-209.27"
  wire output 10 \ALMOST_EMPTY1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:226.14-226.27"
  wire output 25 \ALMOST_EMPTY2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:210.14-210.26"
  wire output 11 \ALMOST_FULL1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:227.14-227.26"
  wire output 26 \ALMOST_FULL2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:207.14-207.20"
  wire output 8 \EMPTY1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:224.14-224.20"
  wire output 23 \EMPTY2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:208.14-208.19"
  wire output 9 \FULL1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:225.14-225.19"
  wire output 24 \FULL2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:213.14-213.23"
  wire output 14 \OVERFLOW1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:230.14-230.23"
  wire output 29 \OVERFLOW2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:211.14-211.25"
  wire output 12 \PROG_EMPTY1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:228.14-228.25"
  wire output 27 \PROG_EMPTY2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:212.14-212.24"
  wire output 13 \PROG_FULL1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.14-229.24"
  wire output 28 \PROG_FULL2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:202.15-202.22"
  wire input 3 \RD_CLK1
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:219.15-219.22"
  wire input 18 \RD_CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:206.39-206.47"
  wire width 18 output 7 \RD_DATA1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:223.39-223.47"
  wire width 18 output 22 \RD_DATA2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:204.15-204.21"
  wire input 5 \RD_EN1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:221.15-221.21"
  wire input 20 \RD_EN2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:198.15-198.21"
  wire input 1 \RESET1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:215.15-215.21"
  wire input 16 \RESET2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:214.14-214.24"
  wire output 15 \UNDERFLOW1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:231.14-231.24"
  wire output 30 \UNDERFLOW2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:200.15-200.22"
  wire input 2 \WR_CLK1
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:217.15-217.22"
  wire input 17 \WR_CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:205.39-205.47"
  wire width 18 input 6 \WR_DATA1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:222.39-222.47"
  wire width 18 input 21 \WR_DATA2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:203.15-203.21"
  wire input 4 \WR_EN1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:220.15-220.21"
  wire input 19 \WR_EN2
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:243.1-268.10"
module \FIFO36K
  parameter \DATA_WRITE_WIDTH 36
  parameter \DATA_READ_WIDTH 36
  parameter \FIFO_TYPE "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH 12'000000000100
  parameter \PROG_FULL_THRESH 12'111111111010
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:261.14-261.26"
  wire output 10 \ALMOST_EMPTY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:262.14-262.25"
  wire output 11 \ALMOST_FULL
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:259.14-259.19"
  wire output 8 \EMPTY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:260.14-260.18"
  wire output 9 \FULL
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:265.14-265.22"
  wire output 14 \OVERFLOW
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:263.14-263.24"
  wire output 12 \PROG_EMPTY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.14-264.23"
  wire output 13 \PROG_FULL
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:254.15-254.21"
  wire input 3 \RD_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:258.38-258.45"
  wire width 36 output 7 \RD_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:256.15-256.20"
  wire input 5 \RD_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:250.15-250.20"
  wire input 1 \RESET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:266.14-266.23"
  wire output 15 \UNDERFLOW
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:252.15-252.21"
  wire input 2 \WR_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:257.38-257.45"
  wire width 36 input 6 \WR_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:255.15-255.20"
  wire input 4 \WR_EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:300.1-309.10"
module \I_BUF
  parameter \WEAK_KEEPER "NONE"
  parameter \IOSTANDARD "DEFAULT"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:306.15-306.17"
  wire input 2 \EN
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:305.15-305.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:307.16-307.17"
  wire output 3 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:278.1-290.10"
module \I_BUF_DS
  parameter \WEAK_KEEPER "NONE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \DIFFERENTIAL_TERMINATION "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:287.15-287.17"
  wire input 3 \EN
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:286.15-286.18"
  wire input 2 \I_N
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:284.15-284.18"
  wire input 1 \I_P
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:288.14-288.15"
  wire output 4 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:319.1-327.10"
module \I_DDR
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:324.15-324.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:320.15-320.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:322.15-322.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:325.20-325.21"
  wire width 2 output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:321.15-321.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:337.1-349.10"
module \I_DELAY
  parameter \DELAY 0
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:346.15-346.21"
  wire input 6 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:342.15-342.22"
  wire input 3 \DLY_ADJ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:343.15-343.25"
  wire input 4 \DLY_INCDEC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:341.15-341.23"
  wire input 2 \DLY_LOAD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:344.22-344.35"
  wire width 6 output 5 \DLY_TAP_VALUE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:340.15-340.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:347.16-347.17"
  wire output 7 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:359.1-363.10"
module \I_FAB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:360.15-360.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:361.16-361.17"
  wire output 2 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:373.1-392.10"
module \I_SERDES
  parameter \DATA_RATE "SDR"
  parameter \WIDTH 4
  parameter \DPA_MODE "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:380.15-380.26"
  wire input 3 \BITSLIP_ADJ
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:383.15-383.21"
  wire input 5 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:384.16-384.23"
  wire output 6 \CLK_OUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:378.15-378.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:386.16-386.26"
  wire output 8 \DATA_VALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:388.16-388.25"
  wire output 10 \DPA_ERROR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:387.16-387.24"
  wire output 9 \DPA_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:381.15-381.17"
  wire input 4 \EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:390.15-390.22"
  wire input 12 \PLL_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:389.15-389.23"
  wire input 11 \PLL_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:385.28-385.29"
  wire width 4 output 7 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:379.15-379.18"
  wire input 2 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:481.1-486.10"
module \LATCH
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:482.15-482.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:483.15-483.16"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:484.16-484.17"
  wire output 3 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:434.1-439.10"
module \LATCHN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:435.15-435.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:436.15-436.16"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:437.16-437.17"
  wire output 3 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:402.1-408.10"
module \LATCHNR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:403.15-403.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:404.15-404.16"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:406.16-406.17"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:405.15-405.16"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:418.1-424.10"
module \LATCHNS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:419.15-419.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:420.15-420.16"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:422.16-422.17"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:421.15-421.16"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:265.1-285.10"
module \LATCHNSRE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:266.9-266.10"
  wire input 4 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:267.9-267.10"
  wire input 6 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:268.9-268.10"
  wire input 5 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:269.10-269.11"
  wire output 1 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:270.9-270.10"
  wire input 3 \R
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:271.9-271.10"
  wire input 2 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:449.1-455.10"
module \LATCHR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:450.15-450.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:451.15-451.16"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:453.16-453.17"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:452.15-452.16"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:465.1-471.10"
module \LATCHS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:466.15-466.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:467.15-467.16"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:469.16-469.17"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:468.15-468.16"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:223.1-243.10"
module \LATCHSRE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:224.9-224.10"
  wire input 4 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:225.9-225.10"
  wire input 6 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:226.9-226.10"
  wire input 5 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:227.10-227.11"
  wire output 1 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:228.9-228.10"
  wire input 3 \R
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:229.9-229.10"
  wire input 2 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:496.1-502.10"
module \LUT1
  parameter \INIT_VALUE 2'00
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:499.15-499.16"
  wire input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:500.16-500.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:512.1-518.10"
module \LUT2
  parameter \INIT_VALUE 4'0000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:515.21-515.22"
  wire width 2 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:516.16-516.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:528.1-534.10"
module \LUT3
  parameter \INIT_VALUE 8'00000000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:531.21-531.22"
  wire width 3 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:532.16-532.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:544.1-550.10"
module \LUT4
  parameter \INIT_VALUE 16'0000000000000000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:547.21-547.22"
  wire width 4 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:548.16-548.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:560.1-566.10"
module \LUT5
  parameter \INIT_VALUE 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:563.21-563.22"
  wire width 5 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:564.16-564.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:576.1-582.10"
module \LUT6
  parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:579.21-579.22"
  wire width 6 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:580.16-580.17"
  wire output 2 \Y
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:592.1-618.10"
module \MIPI_RX
  parameter \WIDTH 4
  parameter \EN_IDLY "FALSE"
  parameter \DELAY 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:607.15-607.26"
  wire input 10 \BITSLIP_ADJ
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:601.15-601.21"
  wire input 4 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:609.15-609.22"
  wire input 12 \DLY_ADJ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:610.15-610.25"
  wire input 13 \DLY_INCDEC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:608.15-608.23"
  wire input 11 \DLY_LOAD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:611.22-611.35"
  wire width 6 output 14 \DLY_TAP_VALUE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:604.15-604.20"
  wire input 7 \HS_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:613.16-613.28"
  wire output 16 \HS_RXD_VALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:612.28-612.38"
  wire width 4 output 15 \HS_RX_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:605.15-605.20"
  wire input 8 \LP_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:616.16-616.24"
  wire output 19 \LP_RX_DN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:615.16-615.24"
  wire output 18 \LP_RX_DP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:599.15-599.23"
  wire input 3 \PLL_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:597.15-597.18"
  wire input 1 \RST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:598.15-598.21"
  wire input 2 \RX_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:603.15-603.20"
  wire input 6 \RX_DN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:602.15-602.20"
  wire input 5 \RX_DP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:614.16-614.21"
  wire output 17 \RX_OE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:606.15-606.25"
  wire input 9 \RX_TERM_EN
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:628.1-655.10"
module \MIPI_TX
  parameter \WIDTH 4
  parameter \EN_ODLY "FALSE"
  parameter \LANE_MODE "Master"
  parameter \DELAY 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:652.15-652.35"
  wire input 18 \CHANNEL_BOND_SYNC_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:653.16-653.37"
  wire output 19 \CHANNEL_BOND_SYNC_OUT
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:638.15-638.21"
  wire input 4 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:647.15-647.22"
  wire input 13 \DLY_ADJ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:648.15-648.25"
  wire input 14 \DLY_INCDEC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:646.15-646.23"
  wire input 12 \DLY_LOAD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:641.15-641.20"
  wire input 7 \HS_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:640.15-640.27"
  wire input 6 \HS_TXD_VALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:639.27-639.37"
  wire width 4 input 5 \HS_TX_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:644.15-644.20"
  wire input 10 \LP_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:636.15-636.23"
  wire input 3 \PLL_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:634.15-634.18"
  wire input 1 \RST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:635.15-635.21"
  wire input 2 \RX_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:651.16-651.21"
  wire output 17 \TX_DN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:650.16-650.21"
  wire output 16 \TX_DP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:643.15-643.23"
  wire input 9 \TX_LP_DN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:642.15-642.23"
  wire input 8 \TX_LP_DP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:645.15-645.24"
  wire input 11 \TX_ODT_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:649.16-649.21"
  wire output 15 \TX_OE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:730.1-741.10"
module \O_BUF
  parameter \IOSTANDARD "DEFAULT"
  parameter \DRIVE_STRENGTH 2
  parameter \SLEW_RATE "SLOW"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:737.15-737.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:739.16-739.17"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:709.1-720.10"
module \O_BUFT
  parameter \WEAK_KEEPER "NONE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \DRIVE_STRENGTH 2
  parameter \SLEW_RATE "SLOW"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:715.15-715.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:718.16-718.17"
  wire output 3 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:716.15-716.16"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:687.1-699.10"
module \O_BUFT_DS
  parameter \WEAK_KEEPER "NONE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \DIFFERENTIAL_TERMINATION "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:692.15-692.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:697.16-697.19"
  wire output 4 \O_N
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:695.16-695.19"
  wire output 3 \O_P
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:693.15-693.16"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:665.1-677.10"
module \O_BUF_DS
  parameter \IOSTANDARD "DEFAULT"
  parameter \DIFFERENTIAL_TERMINATION "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:671.15-671.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:675.16-675.19"
  wire output 3 \O_N
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:673.16-673.19"
  wire output 2 \O_P
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:751.1-759.10"
module \O_DDR
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:756.15-756.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:752.21-752.22"
  wire width 2 input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:754.15-754.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:757.14-757.15"
  wire output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:753.15-753.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:769.1-781.10"
module \O_DELAY
  parameter \DELAY 0
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:778.15-778.21"
  wire input 6 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:774.15-774.22"
  wire input 3 \DLY_ADJ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:775.15-775.25"
  wire input 4 \DLY_INCDEC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:773.15-773.23"
  wire input 2 \DLY_LOAD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:776.22-776.35"
  wire width 6 output 5 \DLY_TAP_VALUE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:772.15-772.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:779.16-779.17"
  wire output 7 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:791.1-795.10"
module \O_FAB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:792.15-792.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:793.16-793.17"
  wire output 2 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:824.1-841.10"
module \O_SERDES
  parameter \DATA_RATE "SDR"
  parameter \WIDTH 4
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:836.15-836.35"
  wire input 8 \CHANNEL_BOND_SYNC_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:837.16-837.37"
  wire output 9 \CHANNEL_BOND_SYNC_OUT
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:832.15-832.21"
  wire input 4 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:828.27-828.28"
  wire width 4 input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:830.15-830.25"
  wire input 3 \DATA_VALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:833.15-833.20"
  wire input 5 \OE_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:834.16-834.22"
  wire output 6 \OE_OUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:839.15-839.22"
  wire input 11 \PLL_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:838.15-838.23"
  wire input 10 \PLL_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:835.16-835.17"
  wire output 7 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:829.15-829.18"
  wire input 2 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:805.1-814.10"
module \O_SERDES_CLK
  parameter \DATA_RATE "SDR"
  parameter \CLOCK_PHASE 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:809.15-809.21"
  wire input 1 \CLK_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:810.14-810.24"
  wire output 2 \OUTPUT_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:812.15-812.22"
  wire input 4 \PLL_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:811.15-811.23"
  wire input 3 \PLL_LOCK
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:851.1-869.10"
module \PLL
  parameter \DEV_FAMILY "VIRGO"
  parameter \DIVIDE_CLK_IN_BY_2 "FALSE"
  parameter \PLL_MULT 16
  parameter \PLL_DIV 1
  parameter \PLL_MULT_FRAC 0
  parameter \PLL_POST_DIV 17
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:861.15-861.21"
  wire input 2 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:862.16-862.23"
  wire output 3 \CLK_OUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:863.16-863.28"
  wire output 4 \CLK_OUT_DIV2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:864.16-864.28"
  wire output 5 \CLK_OUT_DIV3
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:865.16-865.28"
  wire output 6 \CLK_OUT_DIV4
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:866.16-866.24"
  wire output 7 \FAST_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:867.16-867.20"
  wire output 8 \LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:859.15-859.21"
  wire input 1 \PLL_EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:89.1-111.10"
module \RS_DSP3
  parameter \MODE_BITS 93'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \DSP_CLK ""
  parameter \DSP_RST ""
  parameter \DSP_RST_POL ""
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:90.24-90.25"
  wire width 20 input 1 \a
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:92.24-92.31"
  wire width 6 input 3 \acc_fir
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:91.24-91.25"
  wire width 18 input 2 \b
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:97.23-97.26"
  wire input 6 \clk
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:94.24-94.29"
  wire width 18 output 5 \dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:100.23-100.31"
  wire width 3 input 8 \feedback
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:101.23-101.31"
  wire input 9 \load_acc
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:98.23-98.28"
  wire input 7 \reset
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:104.23-104.31"
  wire input 12 \subtract
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:102.23-102.33"
  wire input 10 \unsigned_a
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:103.23-103.33"
  wire input 11 \unsigned_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:93.24-93.25"
  wire width 38 output 4 \z
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:879.1-893.10"
module \SOC_FPGA_INTF_AHB_M
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:881.22-881.27"
  wire width 32 input 2 \HADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:882.21-882.27"
  wire width 3 input 3 \HBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:891.15-891.19"
  wire input 12 \HCLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:883.21-883.26"
  wire width 4 input 4 \HPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:888.23-888.29"
  wire width 32 output 9 \HRDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:889.16-889.22"
  wire output 10 \HREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:880.15-880.24"
  wire input 1 \HRESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:890.16-890.21"
  wire output 11 \HRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:884.21-884.26"
  wire width 3 input 5 \HSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:885.21-885.27"
  wire width 3 input 6 \HTRANS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:886.22-886.28"
  wire width 32 input 7 \HWDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:887.15-887.22"
  wire input 8 \HWWRITE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:903.1-920.10"
module \SOC_FPGA_INTF_AHB_S
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:905.23-905.28"
  wire width 32 output 2 \HADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:906.22-906.28"
  wire width 3 output 3 \HBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:918.15-918.19"
  wire input 15 \HCLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:907.16-907.25"
  wire output 4 \HMASTLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:909.22-909.27"
  wire width 4 output 6 \HPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:910.22-910.28"
  wire width 32 input 7 \HRDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:908.15-908.21"
  wire input 5 \HREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:904.16-904.25"
  wire output 1 \HRESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:911.15-911.20"
  wire input 8 \HRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:912.16-912.20"
  wire output 9 \HSEL
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:913.22-913.27"
  wire width 3 output 10 \HSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:914.22-914.28"
  wire width 2 output 11 \HTRANS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:915.22-915.26"
  wire width 4 output 12 \HWBE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:916.23-916.29"
  wire width 32 output 13 \HWDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:917.16-917.22"
  wire output 14 \HWRITE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:930.1-969.10"
module \SOC_FPGA_INTF_AXI_M0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:966.15-966.22"
  wire input 36 \M0_ACLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:931.22-931.31"
  wire width 32 input 1 \M0_ARADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:932.21-932.31"
  wire width 2 input 2 \M0_ARBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:933.21-933.31"
  wire width 4 input 3 \M0_ARCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:967.16-967.28"
  wire output 37 \M0_ARESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:934.21-934.28"
  wire width 4 input 4 \M0_ARID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:935.21-935.29"
  wire width 3 input 5 \M0_ARLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:936.15-936.24"
  wire input 6 \M0_ARLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:937.21-937.30"
  wire width 3 input 7 \M0_ARPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:938.16-938.26"
  wire output 8 \M0_ARREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:939.21-939.30"
  wire width 3 input 9 \M0_ARSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:940.15-940.25"
  wire input 10 \M0_ARVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:941.22-941.31"
  wire width 32 input 11 \M0_AWADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:942.21-942.31"
  wire width 2 input 12 \M0_AWBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:943.21-943.31"
  wire width 4 input 13 \M0_AWCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:944.21-944.28"
  wire width 4 input 14 \M0_AWID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:945.21-945.29"
  wire width 3 input 15 \M0_AWLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:946.15-946.24"
  wire input 16 \M0_AWLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:947.21-947.30"
  wire width 3 input 17 \M0_AWPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:948.16-948.26"
  wire output 18 \M0_AWREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:949.21-949.30"
  wire width 3 input 19 \M0_AWSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:950.15-950.25"
  wire input 20 \M0_AWVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:951.22-951.28"
  wire width 4 output 21 \M0_BID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:952.15-952.24"
  wire input 22 \M0_BREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:953.22-953.30"
  wire width 2 output 23 \M0_BRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:954.16-954.25"
  wire output 24 \M0_BVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:955.23-955.31"
  wire width 64 output 25 \M0_RDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:956.22-956.28"
  wire width 4 output 26 \M0_RID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:957.16-957.24"
  wire output 27 \M0_RLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:958.15-958.24"
  wire input 28 \M0_RREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:959.22-959.30"
  wire width 2 output 29 \M0_RRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:960.16-960.25"
  wire output 30 \M0_RVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:961.22-961.30"
  wire width 64 input 31 \M0_WDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:962.15-962.23"
  wire input 32 \M0_WLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:963.16-963.25"
  wire output 33 \M0_WREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:964.21-964.29"
  wire width 8 input 34 \M0_WSTRB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:965.15-965.24"
  wire input 35 \M0_WVALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:979.1-1018.10"
module \SOC_FPGA_INTF_AXI_M1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1015.15-1015.22"
  wire input 36 \M1_ACLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:980.22-980.31"
  wire width 32 input 1 \M1_ARADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:981.21-981.31"
  wire width 2 input 2 \M1_ARBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:982.21-982.31"
  wire width 4 input 3 \M1_ARCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1016.16-1016.28"
  wire output 37 \M1_ARESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:983.21-983.28"
  wire width 4 input 4 \M1_ARID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:984.21-984.29"
  wire width 3 input 5 \M1_ARLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:985.15-985.24"
  wire input 6 \M1_ARLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:986.21-986.30"
  wire width 3 input 7 \M1_ARPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:987.16-987.26"
  wire output 8 \M1_ARREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:988.21-988.30"
  wire width 3 input 9 \M1_ARSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:989.15-989.25"
  wire input 10 \M1_ARVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:990.22-990.31"
  wire width 32 input 11 \M1_AWADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:991.21-991.31"
  wire width 2 input 12 \M1_AWBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:992.21-992.31"
  wire width 4 input 13 \M1_AWCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:993.21-993.28"
  wire width 4 input 14 \M1_AWID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:994.21-994.29"
  wire width 3 input 15 \M1_AWLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:995.15-995.24"
  wire input 16 \M1_AWLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:996.21-996.30"
  wire width 3 input 17 \M1_AWPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:997.16-997.26"
  wire output 18 \M1_AWREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:998.21-998.30"
  wire width 3 input 19 \M1_AWSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:999.15-999.25"
  wire input 20 \M1_AWVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1000.22-1000.28"
  wire width 4 output 21 \M1_BID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1001.15-1001.24"
  wire input 22 \M1_BREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1002.22-1002.30"
  wire width 2 output 23 \M1_BRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.16-1003.25"
  wire output 24 \M1_BVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1004.23-1004.31"
  wire width 64 output 25 \M1_RDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1005.22-1005.28"
  wire width 4 output 26 \M1_RID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1006.16-1006.24"
  wire output 27 \M1_RLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1007.15-1007.24"
  wire input 28 \M1_RREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1008.22-1008.30"
  wire width 2 output 29 \M1_RRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1009.16-1009.25"
  wire output 30 \M1_RVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1010.22-1010.30"
  wire width 64 input 31 \M1_WDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1011.15-1011.23"
  wire input 32 \M1_WLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1012.16-1012.25"
  wire output 33 \M1_WREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1013.21-1013.29"
  wire width 8 input 34 \M1_WSTRB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1014.15-1014.24"
  wire input 35 \M1_WVALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1028.1-1034.10"
module \SOC_FPGA_INTF_DMA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1030.22-1030.29"
  wire width 4 output 2 \DMA_ACK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1031.15-1031.22"
  wire input 3 \DMA_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1029.21-1029.28"
  wire width 4 input 1 \DMA_REQ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1032.15-1032.24"
  wire input 4 \DMA_RST_N
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1044.1-1050.10"
module \SOC_FPGA_INTF_IRQ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1047.15-1047.22"
  wire input 3 \IRQ_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1048.15-1048.24"
  wire input 4 \IRQ_RST_N
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1046.23-1046.30"
  wire width 16 output 2 \IRQ_SET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1045.22-1045.29"
  wire width 16 input 1 \IRQ_SRC
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1060.1-1068.10"
module \SOC_FPGA_INTF_JTAG
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1066.15-1066.27"
  wire input 6 \BOOT_JTAG_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1061.15-1061.28"
  wire input 1 \BOOT_JTAG_TCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1062.14-1062.27"
  wire output 2 \BOOT_JTAG_TDI
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1063.15-1063.28"
  wire input 3 \BOOT_JTAG_TDO
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1064.14-1064.27"
  wire output 4 \BOOT_JTAG_TMS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1065.14-1065.29"
  wire output 5 \BOOT_JTAG_TRSTN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1078.1-1086.10"
module \SOC_FPGA_TEMPERATURE
  parameter \INITIAL_TEMPERATURE 25
  parameter \TEMPERATURE_FILE ""
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1084.14-1084.19"
  wire output 3 \ERROR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1082.20-1082.31"
  wire width 8 output 1 \TEMPERATURE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1083.14-1083.19"
  wire output 2 \VALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:7.1-110.10"
module \TDP_BRAM18
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \READ_WIDTH_A 0
  parameter \READ_WIDTH_B 0
  parameter \WRITE_WIDTH_A 0
  parameter \WRITE_WIDTH_B 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:14.23-14.28"
  wire width 14 input 5 \ADDRA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:15.23-15.28"
  wire width 14 input 6 \ADDRB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:22.22-22.33"
  wire width 2 input 13 \BYTEENABLEA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:23.22-23.33"
  wire width 2 input 14 \BYTEENABLEB
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:9.16-9.22"
  wire input 1 \CLOCKA
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:11.16-11.22"
  wire input 2 \CLOCKB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:28.24-28.33"
  wire width 16 output 15 \READDATAA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:30.23-30.33"
  wire width 2 output 17 \READDATAAP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:29.24-29.33"
  wire width 16 output 16 \READDATAB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:31.23-31.33"
  wire width 2 output 18 \READDATABP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:12.16-12.27"
  wire input 3 \READENABLEA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:13.16-13.27"
  wire input 4 \READENABLEB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:16.23-16.33"
  wire width 16 input 7 \WRITEDATAA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:18.22-18.33"
  wire width 2 input 9 \WRITEDATAAP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:17.23-17.33"
  wire width 16 input 8 \WRITEDATAB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:19.22-19.33"
  wire width 2 input 10 \WRITEDATABP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:20.16-20.28"
  wire input 11 \WRITEENABLEA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:21.16-21.28"
  wire input 12 \WRITEENABLEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1096.1-1151.10"
module \TDP_RAM18KX2
  parameter \INIT1 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT1_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A1 18
  parameter \WRITE_WIDTH_B1 18
  parameter \READ_WIDTH_A1 18
  parameter \READ_WIDTH_B1 18
  parameter \INIT2 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT2_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A2 18
  parameter \WRITE_WIDTH_B2 18
  parameter \READ_WIDTH_A2 18
  parameter \READ_WIDTH_B2 18
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1120.22-1120.29"
  wire width 14 input 9 \ADDR_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1140.22-1140.29"
  wire width 14 input 27 \ADDR_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1121.22-1121.29"
  wire width 14 input 10 \ADDR_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1141.22-1141.29"
  wire width 14 input 28 \ADDR_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1118.21-1118.26"
  wire width 2 input 7 \BE_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1138.21-1138.26"
  wire width 2 input 25 \BE_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1119.21-1119.26"
  wire width 2 input 8 \BE_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1139.21-1139.26"
  wire width 2 input 26 \BE_B2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1115.15-1115.21"
  wire input 5 \CLK_A1
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1135.15-1135.21"
  wire input 23 \CLK_A2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1117.15-1117.21"
  wire input 6 \CLK_B1
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1137.15-1137.21"
  wire input 24 \CLK_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1126.21-1126.29"
  wire width 16 output 15 \RDATA_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1146.21-1146.29"
  wire width 16 output 33 \RDATA_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1128.21-1128.29"
  wire width 16 output 17 \RDATA_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1148.21-1148.29"
  wire width 16 output 35 \RDATA_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1112.15-1112.21"
  wire input 3 \REN_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1132.15-1132.21"
  wire input 21 \REN_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1113.15-1113.21"
  wire input 4 \REN_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1133.15-1133.21"
  wire input 22 \REN_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1127.20-1127.30"
  wire width 2 output 16 \RPARITY_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1147.20-1147.30"
  wire width 2 output 34 \RPARITY_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1129.20-1129.30"
  wire width 2 output 18 \RPARITY_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1149.20-1149.30"
  wire width 2 output 36 \RPARITY_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1122.22-1122.30"
  wire width 16 input 11 \WDATA_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1142.22-1142.30"
  wire width 16 input 29 \WDATA_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1124.22-1124.30"
  wire width 16 input 13 \WDATA_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1144.22-1144.30"
  wire width 16 input 31 \WDATA_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1110.15-1110.21"
  wire input 1 \WEN_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1130.15-1130.21"
  wire input 19 \WEN_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1111.15-1111.21"
  wire input 2 \WEN_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1131.15-1131.21"
  wire input 20 \WEN_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1123.21-1123.31"
  wire width 2 input 12 \WPARITY_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1143.21-1143.31"
  wire width 2 input 30 \WPARITY_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1125.21-1125.31"
  wire width 2 input 14 \WPARITY_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1145.21-1145.31"
  wire width 2 input 32 \WPARITY_B2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1161.1-1190.10"
module \TDP_RAM36K
  parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A 36
  parameter \READ_WIDTH_A 36
  parameter \WRITE_WIDTH_B 36
  parameter \READ_WIDTH_B 36
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1179.22-1179.28"
  wire width 15 input 9 \ADDR_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1180.22-1180.28"
  wire width 15 input 10 \ADDR_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1177.21-1177.25"
  wire width 4 input 7 \BE_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1178.21-1178.25"
  wire width 4 input 8 \BE_B
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1174.15-1174.20"
  wire input 5 \CLK_A
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1176.15-1176.20"
  wire input 6 \CLK_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1185.21-1185.28"
  wire width 32 output 15 \RDATA_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1187.21-1187.28"
  wire width 32 output 17 \RDATA_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1171.15-1171.20"
  wire input 3 \REN_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1172.15-1172.20"
  wire input 4 \REN_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1186.20-1186.29"
  wire width 4 output 16 \RPARITY_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1188.20-1188.29"
  wire width 4 output 18 \RPARITY_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1181.22-1181.29"
  wire width 32 input 11 \WDATA_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1183.22-1183.29"
  wire width 32 input 13 \WDATA_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1169.15-1169.20"
  wire input 1 \WEN_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1170.15-1170.20"
  wire input 2 \WEN_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1182.21-1182.30"
  wire width 4 input 12 \WPARITY_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1184.21-1184.30"
  wire width 4 input 14 \WPARITY_B
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10"
module \_$_mem_v2_asymmetric
  parameter \CFG_ABITS 10
  parameter \CFG_DBITS 36
  parameter \CFG_ENABLE_B 4
  parameter \READ_ADDR_WIDTH 11
  parameter \READ_DATA_WIDTH 16
  parameter \WRITE_ADDR_WIDTH 10
  parameter \WRITE_DATA_WIDTH 32
  parameter \ABITS 0
  parameter \MEMID 0
  parameter \INIT 36864'x
  parameter \OFFSET 0
  parameter \RD_ARST_VALUE 0
  parameter \RD_CE_OVER_SRST 0
  parameter \RD_CLK_ENABLE 0
  parameter \RD_CLK_POLARITY 0
  parameter \RD_COLLISION_X_MASK 0
  parameter \RD_PORTS 0
  parameter \RD_SRST_VALUE 0
  parameter \RD_TRANSPARENCY_MASK 0
  parameter \RD_WIDE_CONTINUATION 0
  parameter \SIZE 0
  parameter \WIDTH 0
  parameter \WR_CLK_ENABLE 0
  parameter \WR_CLK_POLARITY 0
  parameter \WR_PORTS 0
  parameter \WR_PRIORITY_MASK 0
  parameter \WR_WIDE_CONTINUATION 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:998.27-998.34"
  wire width 10 input 1 \RD_ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:995.11-995.18"
  wire input 2 \RD_ARST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:993.11-993.17"
  wire input 3 \RD_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:999.28-999.35"
  wire width 36 output 4 \RD_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1000.11-1000.16"
  wire input 5 \RD_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:996.11-996.18"
  wire input 6 \RD_SRST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1002.27-1002.34"
  wire width 10 input 7 \WR_ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:994.11-994.17"
  wire input 8 \WR_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1003.27-1003.34"
  wire width 36 input 9 \WR_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1004.30-1004.35"
  wire width 4 input 10 \WR_EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:11.1-16.10"
module \buff
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:13.12-13.13"
  wire input 2 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:12.12-12.13"
  wire output 1 \Q
end
attribute \dynports 1
attribute \top 1
attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:14.1-53.10"
module \design195_5_10_top
  parameter \WIDTH 32
  parameter \CHANNEL 5
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$128410$abc$55512$auto_1049.co
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$128410$abc$55512$auto_1055.co
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$128410$abc$55512$auto_1061.co
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$128410$abc$55512$auto_1076.co
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$128410$abc$55512$auto_1085.co
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$128410$abc$55512$auto_1118.co
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$128410$abc$55512$auto_1127.co
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$128410$abc$55512$auto_1130.co
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$128410$abc$55512$auto_1133.co
  wire $abc$128410$abc$55512$li522_li522
  wire $abc$128410$abc$55512$li669_li669
  wire $abc$128410$abc$55512$li670_li670
  wire $abc$128410$abc$55512$li672_li672
  wire $abc$128410$abc$55512$li673_li673
  wire $abc$128410$abc$55512$li674_li674
  wire $abc$128410$abc$55512$li675_li675
  wire $abc$128410$abc$55512$li676_li676
  wire $abc$128410$abc$55512$li677_li677
  wire $abc$128410$abc$55512$li678_li678
  wire $abc$128410$abc$55512$li679_li679
  wire $abc$128410$abc$55512$li680_li680
  wire $abc$128410$abc$55512$li681_li681
  wire $abc$128410$abc$55512$li682_li682
  wire $abc$128410$abc$55512$li683_li683
  wire $abc$128410$abc$55512$li684_li684
  wire $abc$128410$abc$55512$li685_li685
  wire $abc$128410$abc$55512$li686_li686
  wire $abc$128410$abc$55512$li687_li687
  wire $abc$128410$abc$55512$li707_li707
  wire $abc$128410$abc$55512$li708_li708
  wire $abc$128410$abc$55512$li710_li710
  wire $abc$128410$abc$55512$li711_li711
  wire $abc$128410$abc$55512$li712_li712
  wire $abc$128410$abc$55512$li713_li713
  wire $abc$128410$abc$55512$li714_li714
  wire $abc$128410$abc$55512$li715_li715
  wire $abc$128410$abc$55512$li716_li716
  wire $abc$128410$abc$55512$li717_li717
  wire $abc$128410$abc$55512$li718_li718
  wire $abc$128410$abc$55512$li719_li719
  wire $abc$128410$abc$55512$li720_li720
  wire $abc$128410$abc$55512$li721_li721
  wire $abc$128410$abc$55512$li722_li722
  wire $abc$128410$abc$55512$li724_li724
  wire $abc$128410$abc$55512$li725_li725
  wire $abc$128410$abc$55512$li726_li726
  wire $abc$128410$abc$55512$li727_li727
  wire $abc$128410$abc$55512$li728_li728
  wire $abc$128410$abc$55512$li729_li729
  wire $abc$128410$abc$55512$li730_li730
  wire $abc$128410$abc$55512$li731_li731
  wire $abc$128410$abc$55512$li732_li732
  wire $abc$128410$abc$55512$li733_li733
  wire $abc$128410$abc$55512$li734_li734
  wire $abc$128410$abc$55512$li735_li735
  wire $abc$128410$abc$55512$li736_li736
  wire $abc$128410$abc$55512$li737_li737
  wire $abc$128410$abc$55512$li738_li738
  wire $abc$128410$abc$55512$li739_li739
  wire $abc$128410$abc$64559$li078_li078
  wire $abc$128410$abc$64559$li079_li079
  wire $abc$128410$abc$64559$li080_li080
  wire $abc$128410$abc$64559$li081_li081
  wire $abc$128410$abc$64559$li082_li082
  wire $abc$128410$abc$64559$li083_li083
  wire $abc$128410$abc$64559$li084_li084
  wire $abc$128410$abc$64559$li085_li085
  wire $abc$128410$abc$64559$li086_li086
  wire $abc$128410$abc$64559$li087_li087
  wire $abc$128410$abc$64559$li088_li088
  wire $abc$128410$abc$64559$li121_li121
  wire $abc$128410$abc$64559$li122_li122
  wire $abc$128410$abc$64559$li123_li123
  wire $abc$128410$abc$64559$li124_li124
  wire $abc$128410$abc$64559$li125_li125
  wire $abc$128410$abc$64559$li126_li126
  wire $abc$128410$abc$64559$li127_li127
  wire $abc$128410$abc$64559$li128_li128
  wire $abc$128410$abc$64559$li129_li129
  wire $abc$128410$abc$64559$li130_li130
  wire $abc$128410$abc$64559$li131_li131
  wire $abc$128410$abc$64559$li133_li133
  wire $abc$128410$abc$64559$li265_li265
  wire $abc$128410$abc$64559$li266_li266
  wire $abc$128410$abc$64559$li267_li267
  wire $abc$128410$abc$64559$li268_li268
  wire $abc$128410$abc$64559$li269_li269
  wire $abc$128410$abc$64559$li270_li270
  wire $abc$128410$abc$64559$li271_li271
  wire $abc$128410$abc$64559$li272_li272
  wire $abc$128410$abc$64559$li273_li273
  wire $abc$128410$abc$64559$li274_li274
  wire $abc$128410$abc$64559$li275_li275
  wire $abc$128410$abc$64559$li276_li276
  wire $abc$128410$abc$64559$li277_li277
  wire $abc$128410$abc$64559$li278_li278
  wire $abc$128410$abc$64559$li279_li279
  wire $abc$128410$abc$64559$li280_li280
  wire $abc$128410$abc$64559$li281_li281
  wire $abc$128410$abc$64559$li282_li282
  wire $abc$128410$abc$64559$li283_li283
  wire $abc$128410$abc$64559$li284_li284
  wire $abc$128410$abc$64559$li285_li285
  wire $abc$128410$abc$64559$li286_li286
  wire $abc$128410$abc$64559$li287_li287
  wire $abc$128410$abc$64559$li288_li288
  wire $abc$128410$abc$64559$li289_li289
  wire $abc$128410$abc$64559$li290_li290
  wire $abc$128410$abc$64559$li291_li291
  wire $abc$128410$abc$64559$li292_li292
  wire $abc$128410$abc$64559$li293_li293
  wire $abc$128410$abc$64559$li294_li294
  wire $abc$128410$abc$64559$li295_li295
  wire $abc$128410$abc$64559$li296_li296
  wire $abc$128410$abc$64559$li297_li297
  wire $abc$128410$abc$64559$li298_li298
  wire $abc$128410$abc$64559$li299_li299
  wire $abc$128410$abc$64559$li300_li300
  wire $abc$128410$abc$64559$li301_li301
  wire $abc$128410$abc$64559$li303_li303
  wire $abc$128410$abc$64559$li304_li304
  wire $abc$128410$abc$64559$li305_li305
  wire $abc$128410$abc$64559$li306_li306
  wire $abc$128410$abc$64559$li307_li307
  wire $abc$128410$abc$64559$li308_li308
  wire $abc$128410$abc$64559$li309_li309
  wire $abc$128410$abc$64559$li310_li310
  wire $abc$128410$abc$64559$li311_li311
  wire $abc$128410$abc$64559$li312_li312
  wire $abc$128410$abc$64559$li313_li313
  wire $abc$128410$abc$64559$li314_li314
  wire $abc$128410$abc$64559$li315_li315
  wire $abc$128410$abc$64559$li316_li316
  wire $abc$128410$abc$64559$li317_li317
  wire $abc$128410$abc$64559$li318_li318
  wire $abc$128410$abc$64559$li319_li319
  wire $abc$128410$abc$64559$li320_li320
  wire $abc$128410$abc$64559$li321_li321
  wire $abc$128410$abc$64559$li322_li322
  wire $abc$128410$abc$64559$li323_li323
  wire $abc$128410$abc$64559$li324_li324
  wire $abc$128410$abc$64559$li325_li325
  wire $abc$128410$abc$64559$li326_li326
  wire $abc$128410$abc$64559$li327_li327
  wire $abc$128410$abc$64559$li328_li328
  wire $abc$128410$abc$64559$li329_li329
  wire $abc$128410$abc$64559$li330_li330
  wire $abc$128410$abc$64559$li331_li331
  wire $abc$128410$abc$64559$li332_li332
  wire $abc$128410$abc$64559$li333_li333
  wire $abc$128410$abc$64559$li334_li334
  wire $abc$128410$abc$64559$li335_li335
  wire $abc$128410$abc$64559$li336_li336
  wire $abc$128410$abc$64559$li337_li337
  wire $abc$128410$abc$64559$li338_li338
  wire $abc$128410$abc$64559$li339_li339
  wire $abc$128410$abc$64559$li340_li340
  wire $abc$128410$abc$64559$li341_li341
  wire $abc$128410$abc$64559$li342_li342
  wire $abc$128410$abc$64559$li343_li343
  wire $abc$128410$abc$64559$li344_li344
  wire $abc$128410$abc$64559$li345_li345
  wire $abc$128410$abc$64559$li346_li346
  wire $abc$128410$abc$64559$li347_li347
  wire $abc$128410$abc$64559$li348_li348
  wire $abc$128410$abc$64559$li349_li349
  wire $abc$128410$abc$64559$li350_li350
  wire $abc$128410$abc$64559$li351_li351
  wire $abc$128410$abc$64559$li352_li352
  wire $abc$128410$abc$64559$li353_li353
  wire $abc$128410$abc$64559$li354_li354
  wire $abc$128410$abc$64559$li355_li355
  wire $abc$128410$abc$64559$li356_li356
  wire $abc$128410$abc$64559$li357_li357
  wire $abc$128410$abc$64559$li358_li358
  wire $abc$128410$abc$64559$li359_li359
  wire $abc$128410$abc$64559$li360_li360
  wire $abc$128410$abc$64559$li361_li361
  wire $abc$128410$abc$64559$li362_li362
  wire $abc$128410$abc$64559$li363_li363
  wire $abc$128410$abc$64559$li364_li364
  wire $abc$128410$abc$64559$li365_li365
  wire $abc$128410$abc$64559$li366_li366
  wire $abc$128410$abc$64559$li367_li367
  wire $abc$128410$abc$64559$li368_li368
  wire $abc$128410$abc$64559$li369_li369
  wire $abc$128410$abc$64559$li370_li370
  wire $abc$128410$abc$64559$li371_li371
  wire $abc$128410$abc$64559$li372_li372
  wire $abc$128410$abc$64559$li373_li373
  wire $abc$128410$abc$64559$li374_li374
  wire $abc$128410$abc$64559$li375_li375
  wire $abc$128410$abc$64559$li376_li376
  wire $abc$128410$abc$64559$li377_li377
  wire $abc$128410$abc$64559$li378_li378
  wire $abc$128410$abc$64559$li379_li379
  wire $abc$128410$abc$64559$li380_li380
  wire $abc$128410$abc$64559$li381_li381
  wire $abc$128410$abc$64559$li382_li382
  wire $abc$128410$abc$64559$li383_li383
  wire $abc$128410$abc$64559$li384_li384
  wire $abc$128410$abc$64559$li385_li385
  wire $abc$128410$abc$64559$li386_li386
  wire $abc$128410$abc$64559$li387_li387
  wire $abc$128410$abc$64559$li388_li388
  wire $abc$128410$abc$64559$li389_li389
  wire $abc$128410$abc$64559$li390_li390
  wire $abc$128410$abc$64559$li391_li391
  wire $abc$128410$abc$64559$li392_li392
  wire $abc$128410$abc$64559$li393_li393
  wire $abc$128410$abc$64559$li394_li394
  wire $abc$128410$abc$64559$li395_li395
  wire $abc$128410$abc$64559$li396_li396
  wire $abc$128410$abc$64559$li397_li397
  wire $abc$128410$abc$64559$li398_li398
  wire $abc$128410$abc$64559$li399_li399
  wire $abc$128410$abc$64559$li400_li400
  wire $abc$128410$abc$64559$li401_li401
  wire $abc$128410$abc$64559$li402_li402
  wire $abc$128410$abc$64559$li403_li403
  wire $abc$128410$abc$64559$li404_li404
  wire $abc$128410$abc$64559$li405_li405
  wire $abc$128410$abc$64559$li406_li406
  wire $abc$128410$abc$64559$li407_li407
  wire $abc$128410$abc$64559$li408_li408
  wire $abc$128410$abc$64559$li409_li409
  wire $abc$128410$abc$64559$li410_li410
  wire $abc$128410$abc$64559$li411_li411
  wire $abc$128410$abc$64559$li412_li412
  wire $abc$128410$abc$64559$li413_li413
  wire $abc$128410$abc$64559$li414_li414
  wire $abc$128410$abc$64559$li415_li415
  wire $abc$128410$abc$64559$li416_li416
  wire $abc$128410$abc$64559$li417_li417
  wire $abc$128410$abc$64559$li418_li418
  wire $abc$128410$abc$64559$li419_li419
  wire $abc$128410$abc$64559$li420_li420
  wire $abc$128410$abc$64559$li421_li421
  wire $abc$128410$abc$64559$li422_li422
  wire $abc$128410$abc$64559$li423_li423
  wire $abc$128410$abc$64559$li424_li424
  wire $abc$128410$abc$64559$li425_li425
  wire $abc$128410$abc$64559$li426_li426
  wire $abc$128410$abc$64559$li427_li427
  wire $abc$128410$abc$64559$li428_li428
  wire $abc$128410$abc$64559$li429_li429
  wire $abc$128410$abc$64559$li430_li430
  wire $abc$128410$abc$64559$li431_li431
  wire $abc$128410$abc$64559$li432_li432
  wire $abc$128410$abc$64559$li433_li433
  wire $abc$128410$abc$64559$li434_li434
  wire $abc$128410$abc$64559$li435_li435
  wire $abc$128410$abc$64559$li436_li436
  wire $abc$128410$abc$64559$li437_li437
  wire $abc$128410$abc$64559$li438_li438
  wire $abc$128410$abc$64559$li439_li439
  wire $abc$128410$abc$64559$li440_li440
  wire $abc$128410$abc$64559$li441_li441
  wire $abc$128410$abc$64559$li442_li442
  wire $abc$128410$abc$64559$li443_li443
  wire $abc$128410$abc$64559$li444_li444
  wire $abc$128410$abc$64559$li445_li445
  wire $abc$128410$abc$64559$li446_li446
  wire $abc$128410$abc$64559$li447_li447
  wire $abc$128410$abc$64559$li448_li448
  wire $abc$128410$abc$64559$li449_li449
  wire $abc$128410$abc$64559$li450_li450
  wire $abc$128410$abc$64559$li451_li451
  wire $abc$128410$abc$64559$li452_li452
  wire $abc$128410$abc$64559$li453_li453
  wire $abc$128410$abc$64559$li454_li454
  wire $abc$128410$abc$64559$li455_li455
  wire $abc$128410$abc$64559$li456_li456
  wire $abc$128410$abc$64559$li457_li457
  wire $abc$128410$abc$64559$li458_li458
  wire $abc$128410$abc$64559$li459_li459
  wire $abc$128410$abc$64559$li460_li460
  wire $abc$128410$abc$64559$li461_li461
  wire $abc$128410$abc$64559$li462_li462
  wire $abc$128410$abc$64559$li463_li463
  wire $abc$128410$abc$64559$li464_li464
  wire $abc$128410$abc$64559$li465_li465
  wire $abc$128410$abc$64559$li466_li466
  wire $abc$128410$abc$64559$li467_li467
  wire $abc$128410$abc$64559$li468_li468
  wire $abc$128410$abc$64559$li469_li469
  wire $abc$128410$abc$64559$li470_li470
  wire $abc$128410$abc$64559$li471_li471
  wire $abc$128410$abc$64559$li472_li472
  wire $abc$128410$abc$64559$li473_li473
  wire $abc$128410$abc$64559$li474_li474
  wire $abc$128410$abc$64559$li475_li475
  wire $abc$128410$abc$64559$li476_li476
  wire $abc$128410$abc$64559$li477_li477
  wire $abc$128410$abc$64559$li478_li478
  wire $abc$128410$abc$64559$li479_li479
  wire $abc$128410$abc$64559$li480_li480
  wire $abc$128410$abc$64559$li481_li481
  wire $abc$128410$abc$64559$li482_li482
  wire $abc$128410$abc$64559$li498_li498
  wire $abc$128410$abc$64559$li499_li499
  wire $abc$128410$abc$64559$li500_li500
  wire $abc$128410$abc$64559$li501_li501
  wire $abc$128410$abc$64559$li502_li502
  wire $abc$128410$abc$64559$li503_li503
  wire $abc$128410$abc$64559$li504_li504
  wire $abc$128410$abc$64559$li505_li505
  wire $abc$128410$abc$64559$li506_li506
  wire $abc$128410$abc$64559$li507_li507
  wire $abc$128410$abc$64559$li508_li508
  wire $abc$128410$abc$64559$li509_li509
  wire $abc$128410$abc$64559$li510_li510
  wire $abc$128410$abc$64559$li511_li511
  wire $abc$128410$abc$64559$li512_li512
  wire $abc$128410$abc$64559$li513_li513
  wire $abc$128410$abc$64559$li514_li514
  wire $abc$128410$abc$64559$li515_li515
  wire $abc$128410$abc$64559$li516_li516
  wire $abc$128410$abc$64559$li517_li517
  wire $abc$128410$abc$64559$li518_li518
  wire $abc$128410$abc$64559$li519_li519
  wire $abc$128410$abc$64559$li520_li520
  wire $abc$128410$abc$64559$li521_li521
  wire $abc$128410$abc$64559$li522_li522
  wire $abc$128410$abc$64559$li523_li523
  wire $abc$128410$abc$64559$li524_li524
  wire $abc$128410$abc$64559$li525_li525
  wire $abc$128410$abc$64559$li526_li526
  wire $abc$128410$abc$64559$li527_li527
  wire $abc$128410$abc$64559$li528_li528
  wire $abc$128410$abc$64559$li529_li529
  wire $abc$128410$abc$64559$li530_li530
  wire $abc$128410$abc$64559$li531_li531
  wire $abc$128410$abc$64559$li532_li532
  wire $abc$128410$abc$64559$li533_li533
  wire $abc$128410$abc$64559$li534_li534
  wire $abc$128410$abc$64559$li535_li535
  wire $abc$128410$abc$64559$li536_li536
  wire $abc$128410$abc$64559$li537_li537
  wire $abc$128410$abc$64559$li538_li538
  wire $abc$128410$abc$64559$li539_li539
  wire $abc$128410$abc$64559$li540_li540
  wire $abc$128410$abc$64559$li541_li541
  wire $abc$128410$abc$64559$li542_li542
  wire $abc$128410$abc$64559$li543_li543
  wire $abc$128410$abc$64559$li544_li544
  wire $abc$128410$abc$64559$li545_li545
  wire $abc$128410$abc$64559$li546_li546
  wire $abc$128410$abc$64559$li547_li547
  wire $abc$128410$abc$64559$li548_li548
  wire $abc$128410$abc$64559$li549_li549
  wire $abc$128410$abc$64559$li550_li550
  wire $abc$128410$abc$64559$li551_li551
  wire $abc$128410$abc$64559$li552_li552
  wire $abc$128410$abc$64559$li553_li553
  wire $abc$128410$abc$64559$li554_li554
  wire $abc$128410$abc$64559$li555_li555
  wire $abc$128410$abc$64559$li556_li556
  wire $abc$128410$abc$64559$li557_li557
  wire $abc$128410$abc$64559$li558_li558
  wire $abc$128410$abc$64559$li559_li559
  wire $abc$128410$abc$64559$li560_li560
  wire $abc$128410$abc$64559$li561_li561
  wire $abc$128410$abc$64559$li562_li562
  wire $abc$128410$abc$64559$li563_li563
  wire $abc$128410$abc$64559$li564_li564
  wire $abc$128410$abc$64559$li565_li565
  wire $abc$128410$abc$64559$li566_li566
  wire $abc$128410$abc$64559$li567_li567
  wire $abc$128410$abc$64559$li568_li568
  wire $abc$128410$abc$64559$li569_li569
  wire $abc$128410$abc$64559$li570_li570
  wire $abc$128410$abc$64559$li571_li571
  wire $abc$128410$abc$64559$li572_li572
  wire $abc$128410$abc$64559$li573_li573
  wire $abc$128410$abc$64559$li574_li574
  wire $abc$128410$abc$64559$li575_li575
  wire $abc$128410$abc$64559$li576_li576
  wire $abc$128410$abc$64559$li577_li577
  wire $abc$128410$abc$64559$li578_li578
  wire $abc$128410$abc$64559$li579_li579
  wire $abc$128410$abc$64559$li580_li580
  wire $abc$128410$abc$64559$li581_li581
  wire $abc$128410$abc$64559$li582_li582
  wire $abc$128410$abc$64559$li583_li583
  wire $abc$128410$abc$64559$li584_li584
  wire $abc$128410$abc$64559$li585_li585
  wire $abc$128410$abc$64559$li586_li586
  wire $abc$128410$abc$64559$li587_li587
  wire $abc$128410$abc$64559$li588_li588
  wire $abc$128410$abc$64559$li589_li589
  wire $abc$128410$abc$64559$li590_li590
  wire $abc$128410$abc$64559$li591_li591
  wire $abc$128410$abc$64559$li592_li592
  wire $abc$128410$abc$64559$li593_li593
  wire $abc$128410$abc$64559$li594_li594
  wire $abc$128410$abc$64559$li595_li595
  wire $abc$128410$abc$64559$li596_li596
  wire $abc$128410$abc$64559$li597_li597
  wire $abc$128410$abc$64559$li598_li598
  wire $abc$128410$abc$64559$li599_li599
  wire $abc$128410$abc$64559$li600_li600
  wire $abc$128410$abc$64559$li601_li601
  wire $abc$128410$abc$64559$li602_li602
  wire $abc$128410$abc$64559$li603_li603
  wire $abc$128410$abc$64559$li604_li604
  wire $abc$128410$abc$64559$li605_li605
  wire $abc$128410$abc$64559$li606_li606
  wire $abc$128410$abc$64559$li607_li607
  wire $abc$128410$abc$64559$li608_li608
  wire $abc$128410$abc$64559$li609_li609
  wire $abc$128410$abc$64559$li610_li610
  wire $abc$128410$abc$64559$li611_li611
  wire $abc$128410$abc$64559$li612_li612
  wire $abc$128410$abc$64559$li613_li613
  wire $abc$128410$abc$64559$li614_li614
  wire $abc$128410$abc$64559$li615_li615
  wire $abc$128410$abc$64559$li616_li616
  wire $abc$128410$abc$64559$li617_li617
  wire $abc$128410$abc$64559$li618_li618
  wire $abc$128410$abc$64559$li619_li619
  wire $abc$128410$abc$64559$li620_li620
  wire $abc$128410$abc$64559$li621_li621
  wire $abc$128410$abc$64559$li622_li622
  wire $abc$128410$abc$64559$li623_li623
  wire $abc$128410$abc$64559$li624_li624
  wire $abc$128410$abc$64559$li625_li625
  wire $abc$128410$abc$64559$li626_li626
  wire $abc$128410$abc$64559$li627_li627
  wire $abc$128410$abc$64559$li628_li628
  wire $abc$128410$abc$64559$li629_li629
  wire $abc$128410$abc$64559$li630_li630
  wire $abc$128410$abc$64559$li631_li631
  wire $abc$128410$abc$64559$li632_li632
  wire $abc$128410$abc$64559$li633_li633
  wire $abc$128410$abc$64559$li634_li634
  wire $abc$128410$abc$64559$li635_li635
  wire $abc$128410$abc$64559$li636_li636
  wire $abc$128410$abc$64559$li637_li637
  wire $abc$128410$abc$64559$li638_li638
  wire $abc$128410$abc$64559$li639_li639
  wire $abc$128410$abc$64559$li640_li640
  wire $abc$128410$abc$64559$li641_li641
  wire $abc$128410$abc$64559$li642_li642
  wire $abc$128410$abc$64559$li643_li643
  wire $abc$128410$abc$64559$li644_li644
  wire $abc$128410$abc$64559$li646_li646
  wire $abc$128410$abc$64559$li647_li647
  wire $abc$128410$abc$64559$li649_li649
  wire $abc$128410$abc$64559$li650_li650
  wire $abc$128410$abc$64559$li651_li651
  wire $abc$128410$abc$64559$li652_li652
  wire $abc$128410$abc$64559$li653_li653
  wire $abc$128410$abc$64559$li654_li654
  wire $abc$128410$abc$64559$li655_li655
  wire $abc$128410$abc$64559$li656_li656
  wire $abc$128410$abc$64559$li657_li657
  wire $abc$128410$abc$64559$li658_li658
  wire $abc$128410$abc$64559$li659_li659
  wire $abc$128410$abc$64559$li660_li660
  wire $abc$128410$abc$64559$li661_li661
  wire $abc$128410$abc$64559$li662_li662
  wire $abc$128410$abc$64559$li663_li663
  wire $abc$128410$abc$64559$li664_li664
  wire $abc$128410$abc$64559$li665_li665
  wire $abc$128410$abc$64559$li666_li666
  wire $abc$128410$abc$64559$li667_li667
  wire $abc$128410$abc$64559$li668_li668
  wire $abc$128410$abc$64559$li669_li669
  wire $abc$128410$abc$64559$li670_li670
  wire $abc$128410$abc$64559$li671_li671
  wire $abc$128410$abc$64559$li672_li672
  wire $abc$128410$abc$64559$li673_li673
  wire $abc$128410$abc$64559$li674_li674
  wire $abc$128410$abc$64559$li675_li675
  wire $abc$128410$abc$64559$li676_li676
  wire $abc$128410$abc$64559$li677_li677
  wire $abc$128410$abc$64559$li678_li678
  wire $abc$128410$abc$64559$li679_li679
  wire $abc$128410$abc$64559$li680_li680
  wire $abc$128410$abc$64559$li681_li681
  wire $abc$128410$abc$64559$li682_li682
  wire $abc$128410$abc$64559$li683_li683
  wire $abc$128410$abc$64559$li684_li684
  wire $abc$128410$abc$64559$li685_li685
  wire $abc$128410$abc$64559$li686_li686
  wire $abc$128410$abc$64559$li687_li687
  wire $abc$128410$abc$64559$li688_li688
  wire $abc$128410$abc$64559$li689_li689
  wire $abc$128410$abc$64559$li690_li690
  wire $abc$128410$abc$64559$li691_li691
  wire $abc$128410$abc$64559$li692_li692
  wire $abc$128410$abc$64559$li693_li693
  wire $abc$128410$abc$64559$li694_li694
  wire $abc$128410$abc$64559$li695_li695
  wire $abc$128410$abc$64559$li696_li696
  wire $abc$128410$abc$64559$li697_li697
  wire $abc$128410$abc$64559$li698_li698
  wire $abc$128410$abc$64559$li699_li699
  wire $abc$128410$abc$64559$li700_li700
  wire $abc$128410$abc$64559$li701_li701
  wire $abc$128410$abc$64559$li702_li702
  wire $abc$128410$abc$64559$li703_li703
  wire $abc$128410$abc$64559$li704_li704
  wire $abc$128410$abc$64559$li705_li705
  wire $abc$128410$abc$64559$li706_li706
  wire $abc$128410$abc$64559$li707_li707
  wire $abc$128410$abc$64559$li708_li708
  wire $abc$128410$abc$64559$li709_li709
  wire $abc$128410$abc$64559$li710_li710
  wire $abc$128410$abc$64559$li711_li711
  wire $abc$128410$abc$64559$li712_li712
  wire $abc$128410$abc$64559$li713_li713
  wire $abc$128410$abc$64559$li714_li714
  wire $abc$128410$abc$64559$li715_li715
  wire $abc$128410$abc$64559$li716_li716
  wire $abc$128410$abc$64559$li717_li717
  wire $abc$128410$abc$64559$li718_li718
  wire $abc$128410$abc$64559$li719_li719
  wire $abc$128410$abc$64559$li720_li720
  wire $abc$128410$abc$64559$li721_li721
  wire $abc$128410$abc$64559$li722_li722
  wire $abc$128410$abc$64559$li723_li723
  wire $abc$128410$abc$64559$li724_li724
  wire $abc$128410$abc$64559$li725_li725
  wire $abc$128410$abc$64559$li726_li726
  wire $abc$128410$abc$64559$li727_li727
  wire $abc$128410$abc$64559$li728_li728
  wire $abc$128410$abc$64559$li729_li729
  wire $abc$128410$abc$64559$li730_li730
  wire $abc$128410$abc$64559$li731_li731
  wire $abc$128410$abc$64559$li732_li732
  wire $abc$128410$abc$64559$li733_li733
  wire $abc$128410$abc$64559$li734_li734
  wire $abc$128410$abc$64559$li735_li735
  wire $abc$128410$abc$64559$li736_li736
  wire $abc$128410$abc$64559$li737_li737
  wire $abc$128410$abc$64559$li738_li738
  wire $abc$128410$abc$64559$li739_li739
  wire $abc$128410$abc$64559$li740_li740
  wire $abc$128410$abc$64559$li741_li741
  wire $abc$128410$abc$64559$li742_li742
  wire $abc$128410$abc$64559$li743_li743
  wire $abc$128410$abc$64559$li744_li744
  wire $abc$128410$abc$64559$li745_li745
  wire $abc$128410$abc$64559$li746_li746
  wire $abc$128410$abc$64559$li747_li747
  wire $abc$128410$abc$64559$li748_li748
  wire $abc$128410$abc$64559$li749_li749
  wire $abc$128410$abc$64559$li750_li750
  wire $abc$128410$abc$64559$li751_li751
  wire $abc$128410$abc$64559$li752_li752
  wire $abc$128410$abc$64559$li753_li753
  wire $abc$128410$abc$64559$li754_li754
  wire $abc$128410$abc$64559$li755_li755
  wire $abc$128410$abc$64559$li756_li756
  wire $abc$128410$abc$64559$li757_li757
  wire $abc$128410$abc$64559$li758_li758
  wire $abc$128410$abc$64559$li760_li760
  wire $abc$128410$abc$64559$li761_li761
  wire $abc$128410$abc$64559$li762_li762
  wire $abc$128410$abc$64559$li763_li763
  wire $abc$128410$abc$64559$li764_li764
  wire $abc$128410$abc$64559$li765_li765
  wire $abc$128410$abc$64559$li766_li766
  wire $abc$128410$abc$64559$li767_li767
  wire $abc$128410$abc$64559$li768_li768
  wire $abc$128410$abc$64559$li769_li769
  wire $abc$128410$abc$64559$li771_li771
  wire $abc$128410$abc$64559$li772_li772
  wire $abc$128410$abc$64559$li773_li773
  wire $abc$128410$abc$64559$li775_li775
  wire $abc$128410$abc$64559$li776_li776
  wire $abc$128410$abc$64559$li777_li777
  wire $abc$128410$abc$64559$li778_li778
  wire $abc$128410$abc$64559$li779_li779
  wire $abc$128410$abc$64559$li780_li780
  wire $abc$128410$abc$64559$li781_li781
  wire $abc$128410$abc$64559$li782_li782
  wire $abc$128410$abc$64559$li783_li783
  wire $abc$128410$abc$64559$li784_li784
  wire $abc$128410$abc$64559$li785_li785
  wire $abc$128410$abc$64559$li786_li786
  wire $abc$128410$abc$64559$li787_li787
  wire $abc$128410$abc$64559$li788_li788
  wire $abc$128410$abc$64559$li789_li789
  wire $abc$128410$abc$64559$li790_li790
  wire $abc$128410$abc$64559$li791_li791
  wire $abc$128410$abc$64559$li811_li811
  wire $abc$128410$abc$64559$li812_li812
  wire $abc$128410$abc$64559$li813_li813
  wire $abc$128410$abc$64559$li815_li815
  wire $abc$128410$abc$64559$li816_li816
  wire $abc$128410$abc$64559$li817_li817
  wire $abc$128410$abc$64559$li818_li818
  wire $abc$128410$abc$64559$li819_li819
  wire $abc$128410$abc$64559$li820_li820
  wire $abc$128410$abc$64559$li821_li821
  wire $abc$128410$abc$64559$li822_li822
  wire $abc$128410$abc$64559$li823_li823
  wire $abc$128410$abc$64559$li824_li824
  wire $abc$128410$abc$64559$li825_li825
  wire $abc$128410$abc$64559$li826_li826
  wire $abc$128410$abc$64559$li827_li827
  wire $abc$128410$abc$64559$li829_li829
  wire $abc$128410$abc$64559$li864_li864
  wire $abc$128410$abc$64559$li865_li865
  wire $abc$128410$abc$64559$li866_li866
  wire $abc$128410$abc$64559$li867_li867
  wire $abc$128410$abc$64559$li868_li868
  wire $abc$128410$abc$64559$li869_li869
  wire $abc$128410$abc$64559$li870_li870
  wire $abc$128410$abc$64559$li871_li871
  wire $abc$128410$abc$64559$li872_li872
  wire $abc$128410$abc$64559$li873_li873
  wire $abc$128410$abc$64559$li874_li874
  wire $abc$128410$abc$64559$li875_li875
  wire $abc$128410$abc$64559$li876_li876
  wire $abc$128410$abc$64559$li877_li877
  wire $abc$128410$abc$64559$li878_li878
  wire $abc$128410$abc$64559$li879_li879
  wire $abc$128410$abc$64559$li881_li881
  wire $abc$128410$abc$64559$li882_li882
  wire $abc$128410$abc$64559$li883_li883
  wire $abc$128410$abc$64559$li884_li884
  wire $abc$128410$abc$64559$li885_li885
  wire $abc$128410$abc$64559$li886_li886
  wire $abc$128410$abc$64559$li887_li887
  wire $abc$128410$abc$64559$li888_li888
  wire $abc$128410$abc$64559$li889_li889
  wire $abc$128410$abc$64559$li890_li890
  wire $abc$128410$abc$64559$li891_li891
  wire $abc$128410$abc$64559$li892_li892
  wire $abc$128410$abc$64559$li893_li893
  wire $abc$128410$abc$64559$li894_li894
  wire $abc$128410$abc$64559$li895_li895
  wire $abc$128410$abc$64559$li896_li896
  wire $abc$128410$abc$64559$li897_li897
  wire $abc$128410$abc$64559$li898_li898
  wire $abc$128410$abc$64559$li899_li899
  wire $abc$128410$abc$64559$li900_li900
  wire $abc$128410$abc$64559$li901_li901
  wire $abc$128410$abc$64559$li902_li902
  wire $abc$128410$abc$64559$li903_li903
  wire $abc$128410$abc$64559$li904_li904
  wire $abc$128410$abc$64559$li905_li905
  wire $abc$128410$abc$64559$li906_li906
  wire $abc$128410$abc$64559$li907_li907
  wire $abc$128410$abc$64559$li908_li908
  wire $abc$128410$abc$64559$li909_li909
  wire $abc$128410$abc$64559$li910_li910
  wire $abc$128410$abc$64559$li911_li911
  wire $abc$128410$abc$64559$li912_li912
  wire $abc$128410$abc$64559$li913_li913
  wire $abc$128410$abc$64559$li914_li914
  wire $abc$128410$abc$64559$li915_li915
  wire $abc$128410$abc$64559$li916_li916
  wire $abc$128410$abc$64559$li917_li917
  wire $abc$128410$abc$64559$li918_li918
  wire $abc$128410$abc$64559$li919_li919
  wire $abc$128410$abc$64559$li920_li920
  wire $abc$128410$abc$64559$li921_li921
  wire $abc$128410$abc$64559$li922_li922
  wire $abc$128410$abc$64559$li923_li923
  wire $abc$128410$abc$64559$li924_li924
  wire $abc$128410$abc$64559$li925_li925
  wire $abc$128410$abc$64559$li926_li926
  wire $abc$128410$abc$64559$li927_li927
  wire $abc$128410$abc$64559$li928_li928
  wire $abc$128410$abc$64559$li929_li929
  wire $abc$128410$abc$64559$li930_li930
  wire $abc$128410$abc$64559$li931_li931
  wire $abc$128410$abc$64559$li932_li932
  wire $abc$128410$abc$64559$li933_li933
  wire $abc$128410$abc$64559$li934_li934
  wire $abc$128410$abc$64559$li935_li935
  wire $abc$128410$abc$64559$li936_li936
  wire $abc$128410$abc$64559$li937_li937
  wire $abc$128410$abc$64559$li938_li938
  wire $abc$128410$abc$64559$li939_li939
  wire $abc$128410$abc$64559$li940_li940
  wire $abc$128410$abc$64559$li941_li941
  wire $abc$128410$abc$64559$li942_li942
  wire $abc$128410$abc$64559$li943_li943
  wire $abc$128410$abc$64559$li944_li944
  wire $abc$128410$abc$64559$li945_li945
  wire $abc$128410$abc$64559$li946_li946
  wire $abc$128410$abc$64559$li947_li947
  wire $abc$128410$abc$64559$li948_li948
  wire $abc$128410$abc$64559$li949_li949
  wire $abc$128410$abc$64559$li950_li950
  wire $abc$128410$abc$64559$li951_li951
  wire $abc$128410$abc$64559$li952_li952
  wire $abc$128410$abc$64559$li953_li953
  wire $abc$128410$abc$64559$li954_li954
  wire $abc$128410$abc$64559$li955_li955
  wire $abc$128410$abc$64559$li956_li956
  wire $abc$128410$abc$64559$li957_li957
  wire $abc$128410$abc$64559$li958_li958
  wire $abc$128410$abc$64559$li959_li959
  wire $abc$128410$abc$64559$li960_li960
  wire $abc$128410$abc$64559$li961_li961
  wire $abc$128410$abc$64559$li962_li962
  wire $abc$128410$abc$64559$li963_li963
  wire $abc$128410$abc$64559$li964_li964
  wire $abc$128410$abc$64559$li965_li965
  wire $abc$128410$abc$64559$li967_li967
  wire $abc$128410$abc$64559$li968_li968
  wire $abc$128410$abc$64559$li969_li969
  wire $abc$128410$abc$64559$li970_li970
  wire $abc$128410$abc$64559$li971_li971
  wire $abc$128410$abc$64559$li972_li972
  wire $abc$128410$abc$64559$li973_li973
  wire $abc$128410$abc$64559$li974_li974
  wire $abc$128410$abc$64559$li975_li975
  wire $abc$128410$abc$64559$li976_li976
  wire $abc$128410$abc$64559$li977_li977
  wire $abc$128410$abc$64559$li978_li978
  wire $abc$128410$abc$64559$li979_li979
  wire $abc$128410$abc$64559$li980_li980
  wire $abc$128410$abc$64559$li981_li981
  wire $abc$128410$abc$64559$li982_li982
  wire $abc$128410$abc$64559$li984_li984
  wire $abc$128410$abc$64559$li985_li985
  wire $abc$128410$abc$64559$li986_li986
  wire $abc$128410$abc$64559$li987_li987
  wire $abc$128410$abc$64559$li988_li988
  wire $abc$128410$abc$64559$li989_li989
  wire $abc$128410$abc$64559$li990_li990
  wire $abc$128410$abc$64559$li991_li991
  wire $abc$128410$abc$64559$li992_li992
  wire $abc$128410$abc$64559$li993_li993
  wire $abc$128410$abc$64559$li994_li994
  wire $abc$128410$abc$64559$new_n6554_
  wire $abc$128410$abc$64559$new_n6564_
  wire $abc$128410$abc$64559$new_n6568_
  wire $abc$128410$abc$64559$new_n6570_
  wire $abc$128410$abc$64559$new_n6572_
  wire $abc$128410$abc$64559$new_n6574_
  wire $abc$128410$abc$64559$new_n6576_
  wire $abc$128410$abc$64559$new_n6578_
  wire $abc$128410$abc$64559$new_n6580_
  wire $abc$128410$abc$64559$new_n6582_
  wire $abc$128410$abc$64559$new_n6584_
  wire $abc$128410$abc$64559$new_n6586_
  wire $abc$128410$abc$64559$new_n6588_
  wire $abc$128410$abc$64559$new_n6590_
  wire $abc$128410$abc$64559$new_n6592_
  wire $abc$128410$abc$64559$new_n6594_
  wire $abc$128410$abc$64559$new_n6596_
  wire $abc$128410$abc$64559$new_n6598_
  wire $abc$128410$abc$64559$new_n6600_
  wire $abc$128410$abc$64559$new_n6602_
  wire $abc$128410$abc$64559$new_n6604_
  wire $abc$128410$abc$64559$new_n6606_
  wire $abc$128410$abc$64559$new_n6608_
  wire $abc$128410$abc$64559$new_n6610_
  wire $abc$128410$abc$64559$new_n6612_
  wire $abc$128410$abc$64559$new_n6614_
  wire $abc$128410$abc$64559$new_n6616_
  wire $abc$128410$abc$64559$new_n6618_
  wire $abc$128410$abc$64559$new_n6620_
  wire $abc$128410$abc$64559$new_n6622_
  wire $abc$128410$abc$64559$new_n6624_
  wire $abc$128410$abc$64559$new_n6626_
  wire $abc$128410$abc$64559$new_n6628_
  wire $abc$128410$abc$64559$new_n6630_
  wire $abc$128410$abc$64559$new_n6632_
  wire $abc$128410$abc$64559$new_n6634_
  wire $abc$128410$abc$64559$new_n6636_
  wire $abc$128410$abc$64559$new_n6638_
  wire $abc$128410$abc$64559$new_n6640_
  wire $abc$128410$abc$64559$new_n6642_
  wire $abc$128410$abc$64559$new_n6644_
  wire $abc$128410$abc$64559$new_n6646_
  wire $abc$128410$abc$64559$new_n6648_
  wire $abc$128410$abc$64559$new_n6650_
  wire $abc$128410$abc$64559$new_n6652_
  wire $abc$128410$abc$64559$new_n6654_
  wire $abc$128410$abc$64559$new_n6656_
  wire $abc$128410$abc$64559$new_n6658_
  wire $abc$128410$abc$64559$new_n6660_
  wire $abc$128410$abc$64559$new_n6662_
  wire $abc$128410$abc$64559$new_n6664_
  wire $abc$128410$abc$64559$new_n6666_
  wire $abc$128410$abc$64559$new_n6668_
  wire $abc$128410$abc$64559$new_n6670_
  wire $abc$128410$abc$64559$new_n6672_
  wire $abc$128410$abc$64559$new_n6674_
  wire $abc$128410$abc$64559$new_n6676_
  wire $abc$128410$abc$64559$new_n6678_
  wire $abc$128410$abc$64559$new_n6680_
  wire $abc$128410$abc$64559$new_n6682_
  wire $abc$128410$abc$64559$new_n6684_
  wire $abc$128410$abc$64559$new_n6686_
  wire $abc$128410$abc$64559$new_n6688_
  wire $abc$128410$abc$64559$new_n6690_
  wire $abc$128410$abc$64559$new_n6692_
  wire $abc$128410$abc$64559$new_n6694_
  wire $abc$128410$abc$64559$new_n6696_
  wire $abc$128410$abc$64559$new_n6698_
  wire $abc$128410$abc$64559$new_n6700_
  wire $abc$128410$abc$64559$new_n6702_
  wire $abc$128410$abc$64559$new_n6704_
  wire $abc$128410$abc$64559$new_n6706_
  wire $abc$128410$abc$64559$new_n6708_
  wire $abc$128410$abc$64559$new_n6710_
  wire $abc$128410$abc$64559$new_n6712_
  wire $abc$128410$abc$64559$new_n6714_
  wire $abc$128410$abc$64559$new_n6716_
  wire $abc$128410$abc$64559$new_n6759_
  wire $abc$128410$abc$64559$new_n6761_
  wire $abc$128410$abc$64559$new_n6763_
  wire $abc$128410$abc$64559$new_n6765_
  wire $abc$128410$abc$64559$new_n6767_
  wire $abc$128410$abc$64559$new_n6769_
  wire $abc$128410$abc$64559$new_n6771_
  wire $abc$128410$abc$64559$new_n6773_
  wire $abc$128410$abc$64559$new_n6775_
  wire $abc$128410$abc$64559$new_n6777_
  wire $abc$128410$abc$64559$new_n6779_
  wire $abc$128410$abc$64559$new_n6781_
  wire $abc$128410$abc$64559$new_n6783_
  wire $abc$128410$abc$64559$new_n6785_
  wire $abc$128410$abc$64559$new_n6787_
  wire $abc$128410$abc$64559$new_n6789_
  wire $abc$128410$abc$64559$new_n6791_
  wire $abc$128410$abc$64559$new_n6793_
  wire $abc$128410$abc$64559$new_n6795_
  wire $abc$128410$abc$64559$new_n6797_
  wire $abc$128410$abc$64559$new_n6799_
  wire $abc$128410$abc$64559$new_n6801_
  wire $abc$128410$abc$64559$new_n6803_
  wire $abc$128410$abc$64559$new_n6805_
  wire $abc$128410$abc$64559$new_n6807_
  wire $abc$128410$abc$64559$new_n6809_
  wire $abc$128410$abc$64559$new_n6811_
  wire $abc$128410$abc$64559$new_n6813_
  wire $abc$128410$abc$64559$new_n6815_
  wire $abc$128410$abc$64559$new_n6817_
  wire $abc$128410$abc$64559$new_n6819_
  wire $abc$128410$abc$64559$new_n6821_
  wire $abc$128410$abc$70562$li000_li000
  wire $abc$128410$abc$70562$li002_li002
  wire $abc$128410$abc$70562$li006_li006
  wire $abc$128410$abc$70562$li008_li008
  wire $abc$128410$abc$70562$li010_li010
  wire $abc$128410$abc$70562$li012_li012
  wire $abc$128410$abc$70562$li014_li014
  wire $abc$128410$abc$70562$li016_li016
  wire $abc$128410$abc$70562$li018_li018
  wire $abc$128410$abc$70562$li020_li020
  wire $abc$128410$abc$70562$li022_li022
  wire $abc$128410$abc$70562$li024_li024
  wire $abc$128410$abc$70562$li026_li026
  wire $abc$128410$abc$70562$li028_li028
  wire $abc$128410$abc$70562$li030_li030
  wire $abc$128410$abc$70562$li032_li032
  wire $abc$128410$abc$70562$li034_li034
  wire $abc$128410$abc$70562$li036_li036
  wire $abc$128410$abc$70562$li038_li038
  wire $abc$128410$abc$70562$li040_li040
  wire $abc$128410$abc$70562$li042_li042
  wire $abc$128410$abc$70562$li044_li044
  wire $abc$128410$abc$70562$li046_li046
  wire $abc$128410$abc$70562$li048_li048
  wire $abc$128410$abc$70562$li050_li050
  wire $abc$128410$abc$70562$li052_li052
  wire $abc$128410$abc$70562$li054_li054
  wire $abc$128410$abc$70562$li056_li056
  wire $abc$128410$abc$70562$li058_li058
  wire $abc$128410$abc$70562$li060_li060
  wire $abc$128410$abc$70562$li062_li062
  wire $abc$128410$abc$70562$li064_li064
  wire $abc$128410$abc$70562$li066_li066
  wire $abc$128410$abc$70562$li068_li068
  wire $abc$128410$auto_100772[6]
  wire $abc$128410$auto_86746
  wire $abc$128410$auto_86748
  wire $abc$128410$auto_86750
  wire $abc$128410$auto_86752
  wire $abc$128410$auto_86754
  wire $abc$128410$auto_86756
  wire $abc$128410$auto_86758
  wire $abc$128410$auto_86760
  wire $abc$128410$auto_86762
  wire $abc$128410$auto_86764
  wire $abc$128410$auto_86766
  wire $abc$128410$auto_86768
  wire $abc$128410$auto_86770
  wire $abc$128410$auto_86772
  wire $abc$128410$auto_86774
  wire $abc$128410$auto_86776
  wire $abc$128410$auto_86778
  wire $abc$128410$auto_86780
  wire $abc$128410$auto_86782
  wire $abc$128410$auto_86784
  wire $abc$128410$auto_86786
  wire $abc$128410$auto_86788
  wire $abc$128410$auto_86790
  wire $abc$128410$auto_86792
  wire $abc$128410$auto_86794
  wire $abc$128410$auto_86796
  wire $abc$128410$auto_86798
  wire $abc$128410$auto_86800
  wire $abc$128410$auto_86802
  wire $abc$128410$auto_86804
  wire $abc$128410$auto_86806
  wire $abc$128410$auto_86808
  wire $abc$128410$new_new_n2566__
  wire $abc$128410$new_new_n2567__
  wire $abc$128410$new_new_n2568__
  wire $abc$128410$new_new_n2569__
  wire $abc$128410$new_new_n2570__
  wire $abc$128410$new_new_n2571__
  wire $abc$128410$new_new_n2572__
  wire $abc$128410$new_new_n2605__
  wire $abc$128410$new_new_n2606__
  wire $abc$128410$new_new_n2607__
  wire $abc$128410$new_new_n2608__
  wire $abc$128410$new_new_n2609__
  wire $abc$128410$new_new_n2610__
  wire $abc$128410$new_new_n2611__
  wire $abc$128410$new_new_n2644__
  wire $abc$128410$new_new_n2645__
  wire $abc$128410$new_new_n2646__
  wire $abc$128410$new_new_n2647__
  wire $abc$128410$new_new_n2648__
  wire $abc$128410$new_new_n2649__
  wire $abc$128410$new_new_n2651__
  wire $abc$128410$new_new_n2804__
  wire $abc$128410$new_new_n2805__
  wire $abc$128410$new_new_n2812__
  wire $abc$128410$new_new_n2826__
  wire $abc$128410$new_new_n2827__
  wire $abc$128410$new_new_n2828__
  wire $abc$128410$new_new_n2829__
  wire $abc$128410$new_new_n2830__
  wire $abc$128410$new_new_n2831__
  wire $abc$128410$new_new_n2832__
  wire $abc$128410$new_new_n2833__
  wire $abc$128410$new_new_n2834__
  wire $abc$128410$new_new_n2835__
  wire $abc$128410$new_new_n2836__
  wire $abc$128410$new_new_n2837__
  wire $abc$128410$new_new_n2838__
  wire $abc$128410$new_new_n2839__
  wire $abc$128410$new_new_n2840__
  wire $abc$128410$new_new_n2841__
  wire $abc$128410$new_new_n2842__
  wire $abc$128410$new_new_n2843__
  wire $abc$128410$new_new_n2844__
  wire $abc$128410$new_new_n2845__
  wire $abc$128410$new_new_n2846__
  wire $abc$128410$new_new_n2847__
  wire $abc$128410$new_new_n2848__
  wire $abc$128410$new_new_n2849__
  wire $abc$128410$new_new_n2850__
  wire $abc$128410$new_new_n2851__
  wire $abc$128410$new_new_n2852__
  wire $abc$128410$new_new_n2853__
  wire $abc$128410$new_new_n2854__
  wire $abc$128410$new_new_n2855__
  wire $abc$128410$new_new_n2856__
  wire $abc$128410$new_new_n2857__
  wire $abc$128410$new_new_n2858__
  wire $abc$128410$new_new_n2859__
  wire $abc$128410$new_new_n2860__
  wire $abc$128410$new_new_n2861__
  wire $abc$128410$new_new_n2862__
  wire $abc$128410$new_new_n2863__
  wire $abc$128410$new_new_n2864__
  wire $abc$128410$new_new_n2865__
  wire $abc$128410$new_new_n2866__
  wire $abc$128410$new_new_n2867__
  wire $abc$128410$new_new_n2868__
  wire $abc$128410$new_new_n2869__
  wire $abc$128410$new_new_n2870__
  wire $abc$128410$new_new_n2873__
  wire $abc$128410$new_new_n2877__
  wire $abc$128410$new_new_n2878__
  wire $abc$128410$new_new_n2882__
  wire $abc$128410$new_new_n2883__
  wire $abc$128410$new_new_n2884__
  wire $abc$128410$new_new_n2887__
  wire $abc$128410$new_new_n2888__
  wire $abc$128410$new_new_n2889__
  wire $abc$128410$new_new_n2890__
  wire $abc$128410$new_new_n2891__
  wire $abc$128410$new_new_n2892__
  wire $abc$128410$new_new_n2894__
  wire $abc$128410$new_new_n2895__
  wire $abc$128410$new_new_n2896__
  wire $abc$128410$new_new_n2900__
  wire $abc$128410$new_new_n2902__
  wire $abc$128410$new_new_n2906__
  wire $abc$128410$new_new_n2907__
  wire $abc$128410$new_new_n2908__
  wire $abc$128410$new_new_n2909__
  wire $abc$128410$new_new_n2910__
  wire $abc$128410$new_new_n2911__
  wire $abc$128410$new_new_n2912__
  wire $abc$128410$new_new_n2913__
  wire $abc$128410$new_new_n2914__
  wire $abc$128410$new_new_n2916__
  wire $abc$128410$new_new_n2917__
  wire $abc$128410$new_new_n2918__
  wire $abc$128410$new_new_n2920__
  wire $abc$128410$new_new_n2921__
  wire $abc$128410$new_new_n2922__
  wire $abc$128410$new_new_n2926__
  wire $abc$128410$new_new_n2930__
  wire $abc$128410$new_new_n2932__
  wire $abc$128410$new_new_n2939__
  wire $abc$128410$new_new_n2942__
  wire $abc$128410$new_new_n2985__
  wire $abc$128410$new_new_n2988__
  wire $abc$128410$new_new_n3075__
  wire $abc$128410$new_new_n3095__
  wire $abc$128410$new_new_n3096__
  wire $abc$128410$new_new_n3098__
  wire $abc$128410$new_new_n3099__
  wire $abc$128410$new_new_n3100__
  wire $abc$128410$new_new_n3101__
  wire $abc$128410$new_new_n3103__
  wire $abc$128410$new_new_n3104__
  wire $abc$128410$new_new_n3105__
  wire $abc$128410$new_new_n3107__
  wire $abc$128410$new_new_n3108__
  wire $abc$128410$new_new_n3109__
  wire $abc$128410$new_new_n3111__
  wire $abc$128410$new_new_n3112__
  wire $abc$128410$new_new_n3113__
  wire $abc$128410$new_new_n3115__
  wire $abc$128410$new_new_n3116__
  wire $abc$128410$new_new_n3117__
  wire $abc$128410$new_new_n3118__
  wire $abc$128410$new_new_n3120__
  wire $abc$128410$new_new_n3121__
  wire $abc$128410$new_new_n3122__
  wire $abc$128410$new_new_n3124__
  wire $abc$128410$new_new_n3125__
  wire $abc$128410$new_new_n3134__
  wire $abc$128410$new_new_n3136__
  wire $abc$128410$new_new_n3137__
  wire $abc$128410$new_new_n3138__
  wire $abc$128410$new_new_n3139__
  wire $abc$128410$new_new_n3141__
  wire $abc$128410$new_new_n3160__
  wire $abc$128410$new_new_n3162__
  wire $abc$128410$new_new_n3164__
  wire $abc$128410$new_new_n3166__
  wire $abc$128410$new_new_n3168__
  wire $abc$128410$new_new_n3173__
  wire $abc$128410$new_new_n3174__
  wire $abc$128410$new_new_n3176__
  wire $abc$128410$new_new_n3181__
  wire $abc$128410$new_new_n3182__
  wire $abc$128410$new_new_n3184__
  wire $abc$128410$new_new_n3185__
  wire $abc$128410$new_new_n3187__
  wire $abc$128410$new_new_n3189__
  wire $abc$128410$new_new_n3190__
  wire $abc$128410$new_new_n3191__
  wire $abc$128410$new_new_n3193__
  wire $abc$128410$new_new_n3194__
  wire $abc$128410$new_new_n3195__
  wire $abc$128410$new_new_n3196__
  wire $abc$128410$new_new_n3198__
  wire $abc$128410$new_new_n3199__
  wire $abc$128410$new_new_n3200__
  wire $abc$128410$new_new_n3201__
  wire $abc$128410$new_new_n3203__
  wire $abc$128410$new_new_n3204__
  wire $abc$128410$new_new_n3206__
  wire $abc$128410$new_new_n3208__
  wire $abc$128410$new_new_n3209__
  wire $abc$128410$new_new_n3211__
  wire $abc$128410$new_new_n3230__
  wire $abc$128410$new_new_n3232__
  wire $abc$128410$new_new_n3234__
  wire $abc$128410$new_new_n3235__
  wire $abc$128410$new_new_n3236__
  wire $abc$128410$new_new_n3238__
  wire $abc$128410$new_new_n3239__
  wire $abc$128410$new_new_n3240__
  wire $abc$128410$new_new_n3242__
  wire $abc$128410$new_new_n3243__
  wire $abc$128410$new_new_n3245__
  wire $abc$128410$new_new_n3247__
  wire $abc$128410$new_new_n3248__
  wire $abc$128410$new_new_n3249__
  wire $abc$128410$new_new_n3250__
  wire $abc$128410$new_new_n3252__
  wire $abc$128410$new_new_n3253__
  wire $abc$128410$new_new_n3254__
  wire $abc$128410$new_new_n3256__
  wire $abc$128410$new_new_n3257__
  wire $abc$128410$new_new_n3258__
  wire $abc$128410$new_new_n3259__
  wire $abc$128410$new_new_n3261__
  wire $abc$128410$new_new_n3267__
  wire $abc$128410$new_new_n3269__
  wire $abc$128410$new_new_n3276__
  wire $abc$128410$new_new_n3448__
  wire $abc$128410$new_new_n3457__
  wire $abc$128410$new_new_n3482__
  wire $abc$128410$new_new_n3677__
  wire $abc$128410$new_new_n3678__
  wire $abc$128410$new_new_n3679__
  wire $abc$128410$new_new_n3698__
  wire $abc$128410$new_new_n3699__
  wire $abc$128410$new_new_n3700__
  wire $abc$128410$new_new_n3730__
  wire $abc$128410$new_new_n3742__
  wire $abc$128410$new_new_n3743__
  wire $abc$128410$new_new_n3744__
  wire $abc$128410$new_new_n3745__
  wire $abc$128410$new_new_n3746__
  wire $abc$128410$new_new_n3747__
  wire $abc$128410$new_new_n3748__
  wire $abc$128410$new_new_n3749__
  wire $abc$128410$new_new_n3750__
  wire $abc$128410$new_new_n3751__
  wire $abc$128410$new_new_n3752__
  wire $abc$128410$new_new_n3753__
  wire $abc$128410$new_new_n3818__
  wire $abc$128410$new_new_n3819__
  wire $abc$128410$new_new_n3820__
  wire $abc$128410$new_new_n3821__
  wire $abc$128410$new_new_n3822__
  wire $abc$128410$new_new_n3823__
  wire $abc$128410$new_new_n3824__
  wire $abc$128410$new_new_n3837__
  wire $abc$128410$new_new_n3846__
  wire $abc$128410$new_new_n3851__
  wire $abc$128410$new_new_n3852__
  wire $abc$128410$new_new_n3853__
  wire $abc$128410$new_new_n3854__
  wire $abc$128410$new_new_n3858__
  wire $abc$128410$new_new_n3879__
  wire $abc$128410$new_new_n3880__
  wire $abc$128410$new_new_n3881__
  wire $abc$128410$new_new_n3882__
  wire $abc$128410$new_new_n3883__
  wire $abc$128410$new_new_n3884__
  wire $abc$128410$new_new_n3885__
  wire $abc$128410$new_new_n3886__
  wire $abc$128410$new_new_n3887__
  wire $abc$128410$new_new_n3888__
  wire $abc$128410$new_new_n3889__
  wire $abc$128410$new_new_n3890__
  wire $abc$128410$new_new_n3908__
  wire $abc$128410$new_new_n3913__
  wire $abc$128410$new_new_n3919__
  wire $abc$128410$new_new_n3926__
  wire $abc$128410$new_new_n3927__
  wire $abc$128410$new_new_n3928__
  wire $abc$128410$new_new_n3929__
  wire $abc$128410$new_new_n3930__
  wire $abc$128410$new_new_n3931__
  wire $abc$128410$new_new_n3932__
  wire $abc$128410$new_new_n3951__
  wire $abc$128410$new_new_n3957__
  wire $abc$128410$new_new_n3958__
  wire $abc$128410$new_new_n3959__
  wire $abc$128410$new_new_n3960__
  wire $abc$128410$new_new_n3961__
  wire $abc$128410$new_new_n4006__
  wire $abc$128410$new_new_n4007__
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire $auto_1040.A[0]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 10 $auto_1040.A[10]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 11 $auto_1040.A[11]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 12 $auto_1040.A[12]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 13 $auto_1040.A[13]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 14 $auto_1040.A[14]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 15 $auto_1040.A[15]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 16 $auto_1040.A[16]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 17 $auto_1040.A[17]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 18 $auto_1040.A[18]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 19 $auto_1040.A[19]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 1 $auto_1040.A[1]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 20 $auto_1040.A[20]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 21 $auto_1040.A[21]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 22 $auto_1040.A[22]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 23 $auto_1040.A[23]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 24 $auto_1040.A[24]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 25 $auto_1040.A[25]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 26 $auto_1040.A[26]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 27 $auto_1040.A[27]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 28 $auto_1040.A[28]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 29 $auto_1040.A[29]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 2 $auto_1040.A[2]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 30 $auto_1040.A[30]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 31 $auto_1040.A[31]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 3 $auto_1040.A[3]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 4 $auto_1040.A[4]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 5 $auto_1040.A[5]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 6 $auto_1040.A[6]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 7 $auto_1040.A[7]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 8 $auto_1040.A[8]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 9 $auto_1040.A[9]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 18 $auto_1040.B[18]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 19 $auto_1040.B[19]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 20 $auto_1040.B[20]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 21 $auto_1040.B[21]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 22 $auto_1040.B[22]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 23 $auto_1040.B[23]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 24 $auto_1040.B[24]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 25 $auto_1040.B[25]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 26 $auto_1040.B[26]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 27 $auto_1040.B[27]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 28 $auto_1040.B[28]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 29 $auto_1040.B[29]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 30 $auto_1040.B[30]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 31 $auto_1040.B[31]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.23-270.24"
  wire offset 18 $auto_1040.X[18]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 19 $auto_1040.Y[19]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire $auto_1046.B[0]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 10 $auto_1046.B[10]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 11 $auto_1046.B[11]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 1 $auto_1046.B[1]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 2 $auto_1046.B[2]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 3 $auto_1046.B[3]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 4 $auto_1046.B[4]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 5 $auto_1046.B[5]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 6 $auto_1046.B[6]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 7 $auto_1046.B[7]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 8 $auto_1046.B[8]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 9 $auto_1046.B[9]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire $auto_1049.C[0]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 10 $auto_1049.C[10]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 11 $auto_1049.C[11]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 12 $auto_1049.C[12]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 13 $auto_1049.C[13]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 14 $auto_1049.C[14]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 15 $auto_1049.C[15]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 1 $auto_1049.C[1]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 2 $auto_1049.C[2]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 3 $auto_1049.C[3]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 4 $auto_1049.C[4]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 5 $auto_1049.C[5]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 6 $auto_1049.C[6]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 7 $auto_1049.C[7]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 8 $auto_1049.C[8]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 9 $auto_1049.C[9]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire $auto_1049.S[0]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 10 $auto_1049.S[10]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 11 $auto_1049.S[11]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 12 $auto_1049.S[12]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 13 $auto_1049.S[13]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 14 $auto_1049.S[14]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 1 $auto_1049.S[1]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 2 $auto_1049.S[2]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 3 $auto_1049.S[3]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 4 $auto_1049.S[4]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 5 $auto_1049.S[5]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 6 $auto_1049.S[6]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 7 $auto_1049.S[7]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 8 $auto_1049.S[8]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 9 $auto_1049.S[9]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire $auto_1049.Y[0]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 10 $auto_1049.Y[10]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 11 $auto_1049.Y[11]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 12 $auto_1049.Y[12]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 13 $auto_1049.Y[13]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 14 $auto_1049.Y[14]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 1 $auto_1049.Y[1]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 2 $auto_1049.Y[2]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 3 $auto_1049.Y[3]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 4 $auto_1049.Y[4]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 5 $auto_1049.Y[5]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 6 $auto_1049.Y[6]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 7 $auto_1049.Y[7]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 8 $auto_1049.Y[8]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 9 $auto_1049.Y[9]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.23-270.24"
  wire offset 20 $auto_1052.X[20]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 21 $auto_1052.Y[21]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 22 $auto_1052.Y[22]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 23 $auto_1052.Y[23]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 24 $auto_1052.Y[24]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 25 $auto_1052.Y[25]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 26 $auto_1052.Y[26]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 27 $auto_1052.Y[27]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 28 $auto_1052.Y[28]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 29 $auto_1052.Y[29]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire $auto_1055.C[0]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 10 $auto_1055.C[10]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 11 $auto_1055.C[11]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 12 $auto_1055.C[12]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 13 $auto_1055.C[13]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 14 $auto_1055.C[14]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 15 $auto_1055.C[15]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 1 $auto_1055.C[1]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 2 $auto_1055.C[2]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 3 $auto_1055.C[3]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 4 $auto_1055.C[4]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 5 $auto_1055.C[5]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 6 $auto_1055.C[6]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 7 $auto_1055.C[7]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 8 $auto_1055.C[8]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 9 $auto_1055.C[9]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire $auto_1055.S[0]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 10 $auto_1055.S[10]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 11 $auto_1055.S[11]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 12 $auto_1055.S[12]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 13 $auto_1055.S[13]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 14 $auto_1055.S[14]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 1 $auto_1055.S[1]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 2 $auto_1055.S[2]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 3 $auto_1055.S[3]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 4 $auto_1055.S[4]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 5 $auto_1055.S[5]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 6 $auto_1055.S[6]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 7 $auto_1055.S[7]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 8 $auto_1055.S[8]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 9 $auto_1055.S[9]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire $auto_1055.Y[0]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 10 $auto_1055.Y[10]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 11 $auto_1055.Y[11]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 12 $auto_1055.Y[12]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 13 $auto_1055.Y[13]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 14 $auto_1055.Y[14]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 1 $auto_1055.Y[1]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 2 $auto_1055.Y[2]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 3 $auto_1055.Y[3]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 4 $auto_1055.Y[4]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 5 $auto_1055.Y[5]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 6 $auto_1055.Y[6]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 7 $auto_1055.Y[7]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 8 $auto_1055.Y[8]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 9 $auto_1055.Y[9]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire $auto_1058.A[0]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 1 $auto_1058.A[1]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 2 $auto_1058.A[2]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire $auto_1061.C[0]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 10 $auto_1061.C[10]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 11 $auto_1061.C[11]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 12 $auto_1061.C[12]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 13 $auto_1061.C[13]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 14 $auto_1061.C[14]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 15 $auto_1061.C[15]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 1 $auto_1061.C[1]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 2 $auto_1061.C[2]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 3 $auto_1061.C[3]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 4 $auto_1061.C[4]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 5 $auto_1061.C[5]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 6 $auto_1061.C[6]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 7 $auto_1061.C[7]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 8 $auto_1061.C[8]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 9 $auto_1061.C[9]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire $auto_1061.S[0]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 10 $auto_1061.S[10]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 11 $auto_1061.S[11]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 12 $auto_1061.S[12]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 13 $auto_1061.S[13]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 14 $auto_1061.S[14]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 1 $auto_1061.S[1]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 2 $auto_1061.S[2]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 3 $auto_1061.S[3]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 4 $auto_1061.S[4]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 5 $auto_1061.S[5]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 6 $auto_1061.S[6]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 7 $auto_1061.S[7]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 8 $auto_1061.S[8]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 9 $auto_1061.S[9]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire $auto_1061.Y[0]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 10 $auto_1061.Y[10]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 11 $auto_1061.Y[11]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 12 $auto_1061.Y[12]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 13 $auto_1061.Y[13]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 14 $auto_1061.Y[14]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 1 $auto_1061.Y[1]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 2 $auto_1061.Y[2]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 3 $auto_1061.Y[3]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 4 $auto_1061.Y[4]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 5 $auto_1061.Y[5]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 6 $auto_1061.Y[6]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 7 $auto_1061.Y[7]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 8 $auto_1061.Y[8]
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 9 $auto_1061.Y[9]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire $auto_1073.A[0]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 10 $auto_1073.A[10]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 1 $auto_1073.A[1]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 2 $auto_1073.A[2]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 3 $auto_1073.A[3]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 4 $auto_1073.A[4]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 5 $auto_1073.A[5]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 6 $auto_1073.A[6]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 7 $auto_1073.A[7]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 8 $auto_1073.A[8]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 9 $auto_1073.A[9]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire $auto_1076.C[0]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 10 $auto_1076.C[10]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 11 $auto_1076.C[11]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 12 $auto_1076.C[12]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 13 $auto_1076.C[13]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 14 $auto_1076.C[14]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 15 $auto_1076.C[15]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 1 $auto_1076.C[1]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 2 $auto_1076.C[2]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 3 $auto_1076.C[3]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 4 $auto_1076.C[4]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 5 $auto_1076.C[5]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 6 $auto_1076.C[6]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 7 $auto_1076.C[7]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 8 $auto_1076.C[8]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 9 $auto_1076.C[9]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire $auto_1076.S[0]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 10 $auto_1076.S[10]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 11 $auto_1076.S[11]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 12 $auto_1076.S[12]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 13 $auto_1076.S[13]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 14 $auto_1076.S[14]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 1 $auto_1076.S[1]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 2 $auto_1076.S[2]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 3 $auto_1076.S[3]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 4 $auto_1076.S[4]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 5 $auto_1076.S[5]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 6 $auto_1076.S[6]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 7 $auto_1076.S[7]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 8 $auto_1076.S[8]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 9 $auto_1076.S[9]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire $auto_1076.Y[0]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 10 $auto_1076.Y[10]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 11 $auto_1076.Y[11]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 12 $auto_1076.Y[12]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 13 $auto_1076.Y[13]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 14 $auto_1076.Y[14]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 15 $auto_1076.Y[15]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 16 $auto_1076.Y[16]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 1 $auto_1076.Y[1]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 2 $auto_1076.Y[2]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 3 $auto_1076.Y[3]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 4 $auto_1076.Y[4]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 5 $auto_1076.Y[5]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 6 $auto_1076.Y[6]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 7 $auto_1076.Y[7]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 8 $auto_1076.Y[8]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 9 $auto_1076.Y[9]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire $auto_1082.A[0]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 1 $auto_1082.A[1]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 2 $auto_1082.A[2]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23"
  wire $auto_1085.B[0]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23"
  wire offset 10 $auto_1085.B[10]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23"
  wire offset 11 $auto_1085.B[11]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23"
  wire offset 12 $auto_1085.B[12]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23"
  wire offset 13 $auto_1085.B[13]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23"
  wire offset 14 $auto_1085.B[14]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23"
  wire offset 15 $auto_1085.B[15]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23"
  wire offset 16 $auto_1085.B[16]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23"
  wire offset 17 $auto_1085.B[17]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23"
  wire offset 18 $auto_1085.B[18]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23"
  wire offset 19 $auto_1085.B[19]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23"
  wire offset 1 $auto_1085.B[1]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23"
  wire offset 20 $auto_1085.B[20]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23"
  wire offset 21 $auto_1085.B[21]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23"
  wire offset 22 $auto_1085.B[22]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23"
  wire offset 23 $auto_1085.B[23]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23"
  wire offset 24 $auto_1085.B[24]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23"
  wire offset 25 $auto_1085.B[25]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23"
  wire offset 26 $auto_1085.B[26]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23"
  wire offset 27 $auto_1085.B[27]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23"
  wire offset 28 $auto_1085.B[28]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23"
  wire offset 29 $auto_1085.B[29]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23"
  wire offset 2 $auto_1085.B[2]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23"
  wire offset 3 $auto_1085.B[3]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23"
  wire offset 4 $auto_1085.B[4]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23"
  wire offset 5 $auto_1085.B[5]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23"
  wire offset 6 $auto_1085.B[6]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23"
  wire offset 7 $auto_1085.B[7]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23"
  wire offset 8 $auto_1085.B[8]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23"
  wire offset 9 $auto_1085.B[9]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire $auto_1085.C[0]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 10 $auto_1085.C[10]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 11 $auto_1085.C[11]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 12 $auto_1085.C[12]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 13 $auto_1085.C[13]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 14 $auto_1085.C[14]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 15 $auto_1085.C[15]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 16 $auto_1085.C[16]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 17 $auto_1085.C[17]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 18 $auto_1085.C[18]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 19 $auto_1085.C[19]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 1 $auto_1085.C[1]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 20 $auto_1085.C[20]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 21 $auto_1085.C[21]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 22 $auto_1085.C[22]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 23 $auto_1085.C[23]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 24 $auto_1085.C[24]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 25 $auto_1085.C[25]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 26 $auto_1085.C[26]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 27 $auto_1085.C[27]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 28 $auto_1085.C[28]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 29 $auto_1085.C[29]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 2 $auto_1085.C[2]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 30 $auto_1085.C[30]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 3 $auto_1085.C[3]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 4 $auto_1085.C[4]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 5 $auto_1085.C[5]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 6 $auto_1085.C[6]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 7 $auto_1085.C[7]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 8 $auto_1085.C[8]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 9 $auto_1085.C[9]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire $auto_1085.S[0]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 11 $auto_1085.S[11]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 13 $auto_1085.S[13]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 15 $auto_1085.S[15]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 16 $auto_1085.S[16]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 1 $auto_1085.S[1]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 2 $auto_1085.S[2]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 3 $auto_1085.S[3]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 4 $auto_1085.S[4]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 5 $auto_1085.S[5]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 6 $auto_1085.S[6]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 7 $auto_1085.S[7]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 8 $auto_1085.S[8]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 9 $auto_1085.S[9]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.23-270.24"
  wire $auto_10908.X[0]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 1 $auto_10908.Y[1]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 2 $auto_10908.Y[2]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 3 $auto_10908.Y[3]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 4 $auto_10908.Y[4]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 5 $auto_10908.Y[5]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 6 $auto_10908.Y[6]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 7 $auto_10908.Y[7]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 9 $auto_10908.Y[9]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire $auto_1091.Y[0]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 14 $auto_1091.Y[14]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 15 $auto_1091.Y[15]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 16 $auto_1091.Y[16]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 1 $auto_1091.Y[1]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 2 $auto_1091.Y[2]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 3 $auto_1091.Y[3]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 4 $auto_1091.Y[4]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 5 $auto_1091.Y[5]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 6 $auto_1091.Y[6]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 7 $auto_1091.Y[7]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 8 $auto_1091.Y[8]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 9 $auto_1091.Y[9]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.23-270.24"
  wire $auto_10922.X[0]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 1 $auto_10922.Y[1]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 2 $auto_10922.Y[2]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 3 $auto_10922.Y[3]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 4 $auto_10922.Y[4]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 5 $auto_10922.Y[5]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 6 $auto_10922.Y[6]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 7 $auto_10922.Y[7]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 8 $auto_10922.Y[8]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 9 $auto_10922.Y[9]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.23-270.24"
  wire $auto_10936.X[0]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 1 $auto_10936.Y[1]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 2 $auto_10936.Y[2]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 3 $auto_10936.Y[3]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 4 $auto_10936.Y[4]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 5 $auto_10936.Y[5]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 6 $auto_10936.Y[6]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 7 $auto_10936.Y[7]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 8 $auto_10936.Y[8]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 9 $auto_10936.Y[9]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 18 $auto_1094.A[18]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 19 $auto_1094.A[19]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 20 $auto_1094.A[20]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 21 $auto_1094.A[21]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 22 $auto_1094.A[22]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 23 $auto_1094.A[23]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 24 $auto_1094.A[24]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 25 $auto_1094.A[25]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 26 $auto_1094.A[26]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 27 $auto_1094.A[27]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 28 $auto_1094.A[28]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 29 $auto_1094.A[29]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 30 $auto_1094.A[30]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire offset 31 $auto_1094.A[31]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 18 $auto_1094.B[18]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 19 $auto_1094.B[19]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 20 $auto_1094.B[20]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 21 $auto_1094.B[21]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 22 $auto_1094.B[22]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 23 $auto_1094.B[23]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 24 $auto_1094.B[24]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 25 $auto_1094.B[25]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 26 $auto_1094.B[26]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 27 $auto_1094.B[27]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 28 $auto_1094.B[28]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 29 $auto_1094.B[29]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 30 $auto_1094.B[30]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 31 $auto_1094.B[31]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:198.20-198.21"
  wire offset 2 $auto_10946.A[2]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:198.20-198.21"
  wire offset 3 $auto_10946.A[3]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:198.20-198.21"
  wire offset 4 $auto_10946.A[4]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:198.20-198.21"
  wire offset 5 $auto_10946.A[5]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:198.20-198.21"
  wire offset 6 $auto_10946.A[6]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:198.23-198.24"
  wire $auto_10946.B[0]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:198.23-198.24"
  wire offset 1 $auto_10946.B[1]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:198.23-198.24"
  wire offset 2 $auto_10946.B[2]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:198.23-198.24"
  wire offset 3 $auto_10946.B[3]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:198.23-198.24"
  wire offset 4 $auto_10946.B[4]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:198.23-198.24"
  wire offset 5 $auto_10946.B[5]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:198.23-198.24"
  wire offset 6 $auto_10946.B[6]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:198.23-198.24"
  wire offset 7 $auto_10946.B[7]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:198.26-198.27"
  wire offset 1 $auto_10946.C[1]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:200.24-200.25"
  wire $auto_10946.Y[0]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.23-270.24"
  wire offset 1 $auto_10947.X[1]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 2 $auto_10947.Y[2]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 3 $auto_10947.Y[3]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 4 $auto_10947.Y[4]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 5 $auto_10947.Y[5]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 6 $auto_10947.Y[6]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 7 $auto_10947.Y[7]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 8 $auto_10947.Y[8]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 9 $auto_10947.Y[9]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 1 $auto_10961.Y[1]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 2 $auto_10961.Y[2]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 3 $auto_10961.Y[3]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 4 $auto_10961.Y[4]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 5 $auto_10961.Y[5]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 6 $auto_10961.Y[6]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 7 $auto_10961.Y[7]
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 9 $auto_10961.Y[9]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire $auto_1106.Y[0]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 10 $auto_1106.Y[10]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 11 $auto_1106.Y[11]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 12 $auto_1106.Y[12]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 13 $auto_1106.Y[13]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 14 $auto_1106.Y[14]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 15 $auto_1106.Y[15]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 16 $auto_1106.Y[16]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 1 $auto_1106.Y[1]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 2 $auto_1106.Y[2]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 3 $auto_1106.Y[3]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 4 $auto_1106.Y[4]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 5 $auto_1106.Y[5]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 6 $auto_1106.Y[6]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 7 $auto_1106.Y[7]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 8 $auto_1106.Y[8]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire offset 9 $auto_1106.Y[9]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire $auto_1109.B[0]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 10 $auto_1109.B[10]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 11 $auto_1109.B[11]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 1 $auto_1109.B[1]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 2 $auto_1109.B[2]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 3 $auto_1109.B[3]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 4 $auto_1109.B[4]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 5 $auto_1109.B[5]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 6 $auto_1109.B[6]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 7 $auto_1109.B[7]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 8 $auto_1109.B[8]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire offset 9 $auto_1109.B[9]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire $auto_1118.C[0]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 10 $auto_1118.C[10]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 11 $auto_1118.C[11]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 12 $auto_1118.C[12]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 13 $auto_1118.C[13]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 14 $auto_1118.C[14]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 15 $auto_1118.C[15]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 1 $auto_1118.C[1]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 2 $auto_1118.C[2]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 3 $auto_1118.C[3]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 4 $auto_1118.C[4]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 5 $auto_1118.C[5]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 6 $auto_1118.C[6]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 7 $auto_1118.C[7]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 8 $auto_1118.C[8]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 9 $auto_1118.C[9]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire $auto_1118.S[0]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire $auto_1118.Y[0]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 10 $auto_1118.Y[10]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 11 $auto_1118.Y[11]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 12 $auto_1118.Y[12]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 13 $auto_1118.Y[13]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 14 $auto_1118.Y[14]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 15 $auto_1118.Y[15]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 16 $auto_1118.Y[16]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 1 $auto_1118.Y[1]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 2 $auto_1118.Y[2]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 3 $auto_1118.Y[3]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 4 $auto_1118.Y[4]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 5 $auto_1118.Y[5]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 6 $auto_1118.Y[6]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 7 $auto_1118.Y[7]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 8 $auto_1118.Y[8]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 9 $auto_1118.Y[9]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire $auto_1127.C[0]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 10 $auto_1127.C[10]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 11 $auto_1127.C[11]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 12 $auto_1127.C[12]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 13 $auto_1127.C[13]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 14 $auto_1127.C[14]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 15 $auto_1127.C[15]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 16 $auto_1127.C[16]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 17 $auto_1127.C[17]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 18 $auto_1127.C[18]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 19 $auto_1127.C[19]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 1 $auto_1127.C[1]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 20 $auto_1127.C[20]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 21 $auto_1127.C[21]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 22 $auto_1127.C[22]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 23 $auto_1127.C[23]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 24 $auto_1127.C[24]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 25 $auto_1127.C[25]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 26 $auto_1127.C[26]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 27 $auto_1127.C[27]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 28 $auto_1127.C[28]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 29 $auto_1127.C[29]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 2 $auto_1127.C[2]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 30 $auto_1127.C[30]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 3 $auto_1127.C[3]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 4 $auto_1127.C[4]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 5 $auto_1127.C[5]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 6 $auto_1127.C[6]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 7 $auto_1127.C[7]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 8 $auto_1127.C[8]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 9 $auto_1127.C[9]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire $auto_1127.S[0]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 10 $auto_1127.S[10]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 11 $auto_1127.S[11]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 12 $auto_1127.S[12]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 13 $auto_1127.S[13]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 14 $auto_1127.S[14]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 15 $auto_1127.S[15]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 16 $auto_1127.S[16]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 1 $auto_1127.S[1]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 2 $auto_1127.S[2]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 3 $auto_1127.S[3]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 4 $auto_1127.S[4]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 5 $auto_1127.S[5]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 6 $auto_1127.S[6]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 7 $auto_1127.S[7]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 8 $auto_1127.S[8]
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 9 $auto_1127.S[9]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire $auto_1130.C[0]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 10 $auto_1130.C[10]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 11 $auto_1130.C[11]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 12 $auto_1130.C[12]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 13 $auto_1130.C[13]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 14 $auto_1130.C[14]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 15 $auto_1130.C[15]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 1 $auto_1130.C[1]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 2 $auto_1130.C[2]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 3 $auto_1130.C[3]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 4 $auto_1130.C[4]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 5 $auto_1130.C[5]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 6 $auto_1130.C[6]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 7 $auto_1130.C[7]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 8 $auto_1130.C[8]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 9 $auto_1130.C[9]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire $auto_1130.S[0]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 10 $auto_1130.S[10]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 11 $auto_1130.S[11]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 12 $auto_1130.S[12]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 13 $auto_1130.S[13]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 14 $auto_1130.S[14]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 1 $auto_1130.S[1]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 2 $auto_1130.S[2]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 3 $auto_1130.S[3]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 4 $auto_1130.S[4]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 5 $auto_1130.S[5]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 6 $auto_1130.S[6]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 7 $auto_1130.S[7]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 8 $auto_1130.S[8]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 9 $auto_1130.S[9]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire $auto_1130.Y[0]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 10 $auto_1130.Y[10]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 11 $auto_1130.Y[11]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 12 $auto_1130.Y[12]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 13 $auto_1130.Y[13]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 14 $auto_1130.Y[14]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 1 $auto_1130.Y[1]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 2 $auto_1130.Y[2]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 3 $auto_1130.Y[3]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 4 $auto_1130.Y[4]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 5 $auto_1130.Y[5]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 6 $auto_1130.Y[6]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 7 $auto_1130.Y[7]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 8 $auto_1130.Y[8]
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 9 $auto_1130.Y[9]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire $auto_1133.C[0]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 10 $auto_1133.C[10]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 11 $auto_1133.C[11]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 12 $auto_1133.C[12]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 13 $auto_1133.C[13]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 14 $auto_1133.C[14]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 15 $auto_1133.C[15]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 1 $auto_1133.C[1]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 2 $auto_1133.C[2]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 3 $auto_1133.C[3]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 4 $auto_1133.C[4]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 5 $auto_1133.C[5]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 6 $auto_1133.C[6]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 7 $auto_1133.C[7]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 8 $auto_1133.C[8]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  wire offset 9 $auto_1133.C[9]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire $auto_1133.S[0]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 10 $auto_1133.S[10]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 11 $auto_1133.S[11]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 12 $auto_1133.S[12]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 13 $auto_1133.S[13]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 14 $auto_1133.S[14]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 1 $auto_1133.S[1]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 2 $auto_1133.S[2]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 3 $auto_1133.S[3]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 4 $auto_1133.S[4]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 5 $auto_1133.S[5]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 6 $auto_1133.S[6]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 7 $auto_1133.S[7]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 8 $auto_1133.S[8]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire offset 9 $auto_1133.S[9]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire $auto_1133.Y[0]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 10 $auto_1133.Y[10]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 11 $auto_1133.Y[11]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 12 $auto_1133.Y[12]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 13 $auto_1133.Y[13]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 14 $auto_1133.Y[14]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 15 $auto_1133.Y[15]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 16 $auto_1133.Y[16]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 1 $auto_1133.Y[1]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 2 $auto_1133.Y[2]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 3 $auto_1133.Y[3]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 4 $auto_1133.Y[4]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 5 $auto_1133.Y[5]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 6 $auto_1133.Y[6]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 7 $auto_1133.Y[7]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 8 $auto_1133.Y[8]
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27"
  wire offset 9 $auto_1133.Y[9]
  attribute \init 1'0
  wire $auto_86741
  wire $clk_buf_$ibuf_clk
  wire $delete_wire$131445
  wire $delete_wire$131446
  wire $delete_wire$131447
  wire $delete_wire$131448
  wire $delete_wire$131449
  wire $delete_wire$131450
  wire $delete_wire$131451
  wire $delete_wire$131452
  wire $delete_wire$131453
  wire $delete_wire$131454
  wire $delete_wire$131455
  wire $delete_wire$131456
  wire $delete_wire$131457
  wire $delete_wire$131458
  wire $delete_wire$131459
  wire $delete_wire$131460
  wire $delete_wire$131461
  wire $delete_wire$131462
  wire $delete_wire$131463
  wire $delete_wire$131464
  wire $delete_wire$131465
  wire $delete_wire$131466
  wire $delete_wire$131467
  wire $delete_wire$131468
  wire $delete_wire$131469
  wire $delete_wire$131470
  wire $delete_wire$131471
  wire $delete_wire$131472
  wire $delete_wire$131473
  wire $delete_wire$131474
  wire $delete_wire$131475
  wire $delete_wire$131476
  wire $delete_wire$131477
  wire $delete_wire$131478
  wire $delete_wire$131479
  wire $delete_wire$131480
  wire $delete_wire$131481
  wire $delete_wire$131482
  wire $delete_wire$131483
  wire $delete_wire$131484
  wire $delete_wire$131485
  wire $delete_wire$131486
  wire $delete_wire$131487
  wire $delete_wire$131488
  wire $delete_wire$131489
  wire $delete_wire$131490
  wire $delete_wire$131491
  wire $delete_wire$131492
  wire $delete_wire$131493
  wire $delete_wire$131494
  wire $delete_wire$131495
  wire $delete_wire$131496
  wire $delete_wire$131497
  wire $delete_wire$131498
  wire $delete_wire$131499
  wire $delete_wire$131500
  wire $delete_wire$131501
  wire $delete_wire$131502
  wire $delete_wire$131503
  wire $delete_wire$131504
  wire $delete_wire$131505
  wire $delete_wire$131506
  wire $delete_wire$131507
  wire $delete_wire$131508
  wire $delete_wire$131509
  wire $delete_wire$131510
  wire $delete_wire$131511
  wire $delete_wire$131512
  wire $delete_wire$131513
  wire $delete_wire$131514
  wire $delete_wire$131515
  wire $delete_wire$131516
  wire $delete_wire$131517
  wire $delete_wire$131518
  wire $delete_wire$131519
  wire $delete_wire$131520
  wire $delete_wire$131521
  wire $delete_wire$131522
  wire $delete_wire$131523
  wire $delete_wire$131524
  wire $delete_wire$131525
  wire $delete_wire$131526
  wire $delete_wire$131527
  wire $delete_wire$131528
  wire $delete_wire$131529
  wire $delete_wire$131530
  wire $delete_wire$131531
  wire $delete_wire$131532
  wire $delete_wire$131533
  wire $delete_wire$131534
  wire $delete_wire$131535
  wire $delete_wire$131536
  wire $delete_wire$131537
  wire $delete_wire$131538
  wire $delete_wire$131539
  wire $delete_wire$131540
  wire $delete_wire$131541
  wire $delete_wire$131542
  wire $delete_wire$131543
  wire $delete_wire$131544
  wire $delete_wire$131545
  wire $delete_wire$131546
  wire $delete_wire$131547
  wire $delete_wire$131548
  wire $delete_wire$131549
  wire $delete_wire$131550
  wire $delete_wire$131551
  wire $delete_wire$131552
  wire $delete_wire$131553
  wire $delete_wire$131554
  wire $delete_wire$131555
  wire $delete_wire$131556
  wire $delete_wire$131557
  wire $delete_wire$131558
  wire $delete_wire$131559
  wire $delete_wire$131560
  wire $delete_wire$131561
  wire $delete_wire$131562
  wire $delete_wire$131563
  wire $delete_wire$131564
  wire $delete_wire$131565
  wire $delete_wire$131566
  wire $delete_wire$131567
  wire $delete_wire$131568
  wire $delete_wire$131569
  wire $delete_wire$131570
  wire $delete_wire$131571
  wire $delete_wire$131572
  wire $delete_wire$131573
  wire $delete_wire$131574
  wire $delete_wire$131575
  wire $delete_wire$131576
  wire $delete_wire$131577
  wire $delete_wire$131578
  wire $delete_wire$131579
  wire $delete_wire$131580
  wire $delete_wire$131581
  wire $delete_wire$131582
  wire $delete_wire$131583
  wire $delete_wire$131584
  wire $delete_wire$131585
  wire $delete_wire$131586
  wire $delete_wire$131587
  wire $delete_wire$131588
  wire $delete_wire$131589
  wire $delete_wire$131590
  wire $delete_wire$131591
  wire $delete_wire$131592
  wire $delete_wire$131593
  wire $delete_wire$131594
  wire $delete_wire$131595
  wire $delete_wire$131596
  wire $delete_wire$131597
  wire $delete_wire$131598
  wire $delete_wire$131599
  wire $delete_wire$131600
  wire $delete_wire$131601
  wire $delete_wire$131602
  wire $delete_wire$131603
  wire $delete_wire$131604
  wire $delete_wire$131605
  wire $delete_wire$131606
  wire $delete_wire$131607
  wire $delete_wire$131608
  wire $delete_wire$131609
  wire $delete_wire$131610
  wire $delete_wire$131611
  wire $delete_wire$131612
  wire $delete_wire$131613
  wire $delete_wire$131614
  wire $delete_wire$131615
  wire $delete_wire$131616
  wire $delete_wire$131617
  wire $delete_wire$131618
  wire $delete_wire$131619
  wire $delete_wire$131620
  wire $delete_wire$131621
  wire $delete_wire$131622
  wire $delete_wire$131623
  wire $delete_wire$131624
  wire $delete_wire$131625
  wire $delete_wire$131626
  wire $delete_wire$131627
  wire $delete_wire$131628
  wire $delete_wire$131629
  wire $delete_wire$131630
  wire $delete_wire$131631
  wire $delete_wire$131632
  wire $delete_wire$131633
  wire $delete_wire$131634
  wire $delete_wire$131635
  wire $delete_wire$131636
  wire $delete_wire$131637
  wire $delete_wire$131638
  wire $delete_wire$131639
  wire $delete_wire$131640
  wire $delete_wire$131641
  wire $delete_wire$131642
  wire $delete_wire$131643
  wire $delete_wire$131644
  wire $delete_wire$131645
  wire $delete_wire$131646
  wire $delete_wire$131647
  wire $delete_wire$131648
  wire $delete_wire$131649
  wire $delete_wire$131650
  wire $delete_wire$131651
  wire $delete_wire$131652
  wire $delete_wire$131653
  wire $delete_wire$131654
  wire $delete_wire$131655
  wire $delete_wire$131656
  wire $delete_wire$131657
  wire $delete_wire$131658
  wire $delete_wire$131659
  wire $delete_wire$131660
  wire $delete_wire$131661
  wire $delete_wire$131662
  wire $delete_wire$131663
  wire $delete_wire$131664
  wire $delete_wire$131665
  wire $delete_wire$131666
  wire $delete_wire$131667
  wire $delete_wire$131668
  wire $delete_wire$131669
  wire $delete_wire$131670
  wire $delete_wire$131671
  wire $delete_wire$131672
  wire $delete_wire$131673
  wire $delete_wire$131674
  wire $delete_wire$131675
  wire $delete_wire$131676
  wire $delete_wire$131677
  wire $delete_wire$131678
  wire $delete_wire$131679
  wire $delete_wire$131680
  wire $delete_wire$131681
  wire $delete_wire$131682
  wire $delete_wire$131683
  wire $delete_wire$131684
  wire $delete_wire$131685
  wire $delete_wire$131686
  wire $delete_wire$131687
  wire $delete_wire$131688
  wire $delete_wire$131689
  wire $delete_wire$131690
  wire $delete_wire$131691
  wire $delete_wire$131692
  wire $delete_wire$131693
  wire $delete_wire$131694
  wire $delete_wire$131695
  wire $delete_wire$131696
  wire $delete_wire$131697
  wire $delete_wire$131698
  wire $delete_wire$131699
  wire $delete_wire$131700
  wire $delete_wire$131701
  wire $delete_wire$131702
  wire $delete_wire$131703
  wire $delete_wire$131704
  wire $delete_wire$131705
  wire $delete_wire$131706
  wire $delete_wire$131707
  wire $delete_wire$131708
  wire $delete_wire$131709
  wire $delete_wire$131710
  wire $delete_wire$131711
  wire $delete_wire$131712
  wire $delete_wire$131713
  wire $delete_wire$131714
  wire $delete_wire$131715
  wire $delete_wire$131716
  wire $delete_wire$131717
  wire $delete_wire$131718
  wire $delete_wire$131719
  wire $delete_wire$131720
  wire $delete_wire$131721
  wire $delete_wire$131722
  wire $delete_wire$131723
  wire $delete_wire$131724
  wire $delete_wire$131725
  wire $delete_wire$131726
  wire $delete_wire$131727
  wire $delete_wire$131728
  wire $delete_wire$131729
  wire $delete_wire$131730
  wire $delete_wire$131731
  wire $delete_wire$131732
  wire $delete_wire$131733
  wire $delete_wire$131734
  wire $delete_wire$131735
  wire $delete_wire$131736
  wire $delete_wire$131737
  wire $delete_wire$131738
  wire $delete_wire$131739
  wire $delete_wire$131740
  wire $delete_wire$131741
  wire $delete_wire$131742
  wire $delete_wire$131743
  wire $delete_wire$131744
  wire $delete_wire$131745
  wire $delete_wire$131746
  wire $delete_wire$131747
  wire $delete_wire$131748
  wire $delete_wire$131749
  wire $delete_wire$131750
  wire $delete_wire$131751
  wire $delete_wire$131752
  wire $delete_wire$131753
  wire $delete_wire$131754
  wire $delete_wire$131755
  wire $delete_wire$131756
  wire $delete_wire$131757
  wire $delete_wire$131758
  wire $delete_wire$131759
  wire $delete_wire$131760
  wire $delete_wire$131761
  wire $delete_wire$131762
  wire $delete_wire$131763
  wire $delete_wire$131764
  wire $delete_wire$131765
  wire $delete_wire$131766
  wire $delete_wire$131767
  wire $delete_wire$131768
  wire $delete_wire$131769
  wire $delete_wire$131770
  wire $delete_wire$131771
  wire $delete_wire$131772
  wire $delete_wire$131773
  wire $delete_wire$131774
  wire $delete_wire$131775
  wire $delete_wire$131776
  wire $delete_wire$131777
  wire $delete_wire$131778
  wire $delete_wire$131779
  wire $delete_wire$131780
  wire $delete_wire$131781
  wire $delete_wire$131782
  wire $delete_wire$131783
  wire $delete_wire$131784
  wire $delete_wire$131785
  wire $delete_wire$131786
  wire $delete_wire$131787
  wire $delete_wire$131788
  wire $delete_wire$131789
  wire $delete_wire$131790
  wire $delete_wire$131791
  wire $delete_wire$131792
  wire $delete_wire$131793
  wire $delete_wire$131794
  wire $delete_wire$131795
  wire $delete_wire$131796
  wire $delete_wire$131797
  wire $delete_wire$131798
  wire $delete_wire$131799
  wire $delete_wire$131800
  wire $delete_wire$131801
  wire $delete_wire$131802
  wire $delete_wire$131803
  wire $delete_wire$131804
  wire $delete_wire$131805
  wire $delete_wire$131806
  wire $delete_wire$131807
  wire $delete_wire$131808
  wire $delete_wire$131809
  wire $delete_wire$131810
  wire $delete_wire$131811
  wire $delete_wire$131812
  wire $delete_wire$131813
  wire $delete_wire$131814
  wire $delete_wire$131815
  wire $delete_wire$131816
  wire $delete_wire$131817
  wire $delete_wire$131818
  wire $delete_wire$131819
  wire $delete_wire$131820
  wire $delete_wire$131821
  wire $delete_wire$131822
  wire $delete_wire$131823
  wire $delete_wire$131824
  wire $delete_wire$131825
  wire $delete_wire$131826
  wire $delete_wire$131827
  wire $delete_wire$131828
  wire $delete_wire$131829
  wire $delete_wire$131830
  wire $delete_wire$131831
  wire $delete_wire$131832
  wire $delete_wire$131833
  wire $delete_wire$131834
  wire $delete_wire$131835
  wire $delete_wire$131836
  wire $delete_wire$131837
  wire $delete_wire$131838
  wire $delete_wire$131839
  wire $delete_wire$131840
  wire $delete_wire$131841
  wire $delete_wire$131842
  wire $delete_wire$131843
  wire $delete_wire$131844
  wire $delete_wire$131845
  wire $delete_wire$131846
  wire $delete_wire$131847
  wire $delete_wire$131848
  wire $delete_wire$131849
  wire $delete_wire$131850
  wire $delete_wire$131851
  wire $delete_wire$131852
  wire $delete_wire$131853
  wire $delete_wire$131854
  wire $delete_wire$131855
  wire $delete_wire$131856
  wire $delete_wire$131857
  wire $delete_wire$131858
  wire $delete_wire$131859
  wire $delete_wire$131860
  wire $delete_wire$131861
  wire $delete_wire$131862
  wire $delete_wire$131863
  wire $delete_wire$131864
  wire $delete_wire$131865
  wire $delete_wire$131866
  wire $delete_wire$131867
  wire $delete_wire$131868
  wire $delete_wire$131869
  wire $delete_wire$131870
  wire $delete_wire$131871
  wire $delete_wire$131872
  wire $delete_wire$131873
  wire $delete_wire$131874
  wire $delete_wire$131875
  wire $delete_wire$131876
  wire $delete_wire$131877
  wire $delete_wire$131878
  wire $delete_wire$131879
  wire $delete_wire$131880
  wire $delete_wire$131881
  wire $delete_wire$131882
  wire $delete_wire$131883
  wire $delete_wire$131884
  wire $delete_wire$131885
  wire $delete_wire$131886
  wire $delete_wire$131887
  wire $delete_wire$131888
  wire $delete_wire$131889
  wire $delete_wire$131890
  wire $delete_wire$131891
  wire $delete_wire$131892
  wire $delete_wire$131893
  wire $delete_wire$131894
  wire $delete_wire$131895
  wire $delete_wire$131896
  wire $delete_wire$131897
  wire $delete_wire$131898
  wire $delete_wire$131899
  wire $delete_wire$131900
  wire $delete_wire$131901
  wire $delete_wire$131902
  wire $delete_wire$131903
  wire $delete_wire$131904
  wire $delete_wire$131905
  wire $delete_wire$131906
  wire $delete_wire$131907
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire $f2g_tx_out_$obuf_out[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 10 $f2g_tx_out_$obuf_out[10]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 11 $f2g_tx_out_$obuf_out[11]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 12 $f2g_tx_out_$obuf_out[12]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 13 $f2g_tx_out_$obuf_out[13]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 14 $f2g_tx_out_$obuf_out[14]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 15 $f2g_tx_out_$obuf_out[15]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 16 $f2g_tx_out_$obuf_out[16]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 17 $f2g_tx_out_$obuf_out[17]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 18 $f2g_tx_out_$obuf_out[18]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 19 $f2g_tx_out_$obuf_out[19]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 1 $f2g_tx_out_$obuf_out[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 20 $f2g_tx_out_$obuf_out[20]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 21 $f2g_tx_out_$obuf_out[21]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 22 $f2g_tx_out_$obuf_out[22]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 23 $f2g_tx_out_$obuf_out[23]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 24 $f2g_tx_out_$obuf_out[24]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 25 $f2g_tx_out_$obuf_out[25]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 26 $f2g_tx_out_$obuf_out[26]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 27 $f2g_tx_out_$obuf_out[27]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 28 $f2g_tx_out_$obuf_out[28]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 29 $f2g_tx_out_$obuf_out[29]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 2 $f2g_tx_out_$obuf_out[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 30 $f2g_tx_out_$obuf_out[30]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 31 $f2g_tx_out_$obuf_out[31]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 3 $f2g_tx_out_$obuf_out[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 4 $f2g_tx_out_$obuf_out[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 5 $f2g_tx_out_$obuf_out[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 6 $f2g_tx_out_$obuf_out[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 7 $f2g_tx_out_$obuf_out[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 8 $f2g_tx_out_$obuf_out[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 9 $f2g_tx_out_$obuf_out[9]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:17.8-17.11"
  wire $ibuf_clk
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire $ibuf_in[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire offset 10 $ibuf_in[10]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire offset 11 $ibuf_in[11]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire offset 12 $ibuf_in[12]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire offset 13 $ibuf_in[13]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire offset 14 $ibuf_in[14]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire offset 15 $ibuf_in[15]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire offset 16 $ibuf_in[16]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire offset 17 $ibuf_in[17]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire offset 18 $ibuf_in[18]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire offset 19 $ibuf_in[19]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire offset 1 $ibuf_in[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire offset 20 $ibuf_in[20]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire offset 21 $ibuf_in[21]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire offset 22 $ibuf_in[22]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire offset 23 $ibuf_in[23]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire offset 24 $ibuf_in[24]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire offset 25 $ibuf_in[25]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire offset 26 $ibuf_in[26]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire offset 27 $ibuf_in[27]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire offset 28 $ibuf_in[28]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire offset 29 $ibuf_in[29]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire offset 2 $ibuf_in[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire offset 30 $ibuf_in[30]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire offset 31 $ibuf_in[31]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire offset 3 $ibuf_in[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire offset 4 $ibuf_in[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire offset 5 $ibuf_in[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire offset 6 $ibuf_in[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire offset 7 $ibuf_in[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire offset 8 $ibuf_in[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire offset 9 $ibuf_in[9]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:17.12-17.15"
  wire $ibuf_rst
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire $obuf_out[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 10 $obuf_out[10]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 11 $obuf_out[11]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 12 $obuf_out[12]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 13 $obuf_out[13]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 14 $obuf_out[14]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 15 $obuf_out[15]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 16 $obuf_out[16]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 17 $obuf_out[17]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 18 $obuf_out[18]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 19 $obuf_out[19]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 1 $obuf_out[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 20 $obuf_out[20]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 21 $obuf_out[21]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 22 $obuf_out[22]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 23 $obuf_out[23]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 24 $obuf_out[24]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 25 $obuf_out[25]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 26 $obuf_out[26]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 27 $obuf_out[27]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 28 $obuf_out[28]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 29 $obuf_out[29]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 2 $obuf_out[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 30 $obuf_out[30]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 31 $obuf_out[31]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 3 $obuf_out[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 4 $obuf_out[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 5 $obuf_out[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 6 $obuf_out[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 7 $obuf_out[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 8 $obuf_out[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire offset 9 $obuf_out[9]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:17.8-17.11"
  wire input 1 \clk
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire \d_in0[0]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire offset 10 \d_in0[10]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire offset 11 \d_in0[11]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire offset 12 \d_in0[12]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire offset 13 \d_in0[13]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire offset 14 \d_in0[14]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire offset 15 \d_in0[15]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire offset 16 \d_in0[16]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire offset 17 \d_in0[17]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire offset 18 \d_in0[18]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire offset 19 \d_in0[19]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire offset 1 \d_in0[1]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire offset 20 \d_in0[20]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire offset 21 \d_in0[21]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire offset 22 \d_in0[22]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire offset 23 \d_in0[23]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire offset 24 \d_in0[24]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire offset 25 \d_in0[25]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire offset 26 \d_in0[26]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire offset 27 \d_in0[27]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire offset 28 \d_in0[28]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire offset 29 \d_in0[29]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire offset 2 \d_in0[2]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire offset 30 \d_in0[30]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire offset 31 \d_in0[31]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire offset 3 \d_in0[3]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire offset 4 \d_in0[4]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire offset 5 \d_in0[5]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire offset 6 \d_in0[6]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire offset 7 \d_in0[7]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire offset 8 \d_in0[8]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23"
  wire offset 9 \d_in0[9]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:22.18-22.23"
  wire \d_in1[0]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:22.18-22.23"
  wire offset 1 \d_in1[1]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:22.18-22.23"
  wire offset 2 \d_in1[2]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire \d_in2[0]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire offset 10 \d_in2[10]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire offset 11 \d_in2[11]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire offset 12 \d_in2[12]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire offset 13 \d_in2[13]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire offset 14 \d_in2[14]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire offset 15 \d_in2[15]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire offset 16 \d_in2[16]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire offset 17 \d_in2[17]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire offset 18 \d_in2[18]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire offset 19 \d_in2[19]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire offset 1 \d_in2[1]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire offset 20 \d_in2[20]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire offset 21 \d_in2[21]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire offset 22 \d_in2[22]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire offset 23 \d_in2[23]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire offset 24 \d_in2[24]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire offset 25 \d_in2[25]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire offset 26 \d_in2[26]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire offset 27 \d_in2[27]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire offset 28 \d_in2[28]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire offset 29 \d_in2[29]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire offset 2 \d_in2[2]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire offset 30 \d_in2[30]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire offset 31 \d_in2[31]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire offset 3 \d_in2[3]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire offset 4 \d_in2[4]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire offset 5 \d_in2[5]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire offset 6 \d_in2[6]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire offset 7 \d_in2[7]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire offset 8 \d_in2[8]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23"
  wire offset 9 \d_in2[9]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire \d_in3[0]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire offset 10 \d_in3[10]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire offset 11 \d_in3[11]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire offset 12 \d_in3[12]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire offset 13 \d_in3[13]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire offset 14 \d_in3[14]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire offset 15 \d_in3[15]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire offset 16 \d_in3[16]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire offset 17 \d_in3[17]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire offset 18 \d_in3[18]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire offset 19 \d_in3[19]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire offset 1 \d_in3[1]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire offset 20 \d_in3[20]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire offset 21 \d_in3[21]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire offset 22 \d_in3[22]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire offset 23 \d_in3[23]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire offset 24 \d_in3[24]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire offset 25 \d_in3[25]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire offset 26 \d_in3[26]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire offset 27 \d_in3[27]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire offset 28 \d_in3[28]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire offset 29 \d_in3[29]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire offset 2 \d_in3[2]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire offset 30 \d_in3[30]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire offset 31 \d_in3[31]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire offset 3 \d_in3[3]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire offset 4 \d_in3[4]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire offset 5 \d_in3[5]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire offset 6 \d_in3[6]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire offset 7 \d_in3[7]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire offset 8 \d_in3[8]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23"
  wire offset 9 \d_in3[9]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire \d_in4[0]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire offset 10 \d_in4[10]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire offset 11 \d_in4[11]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire offset 12 \d_in4[12]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire offset 13 \d_in4[13]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire offset 14 \d_in4[14]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire offset 15 \d_in4[15]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire offset 16 \d_in4[16]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire offset 17 \d_in4[17]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire offset 18 \d_in4[18]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire offset 19 \d_in4[19]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire offset 1 \d_in4[1]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire offset 20 \d_in4[20]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire offset 21 \d_in4[21]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire offset 22 \d_in4[22]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire offset 23 \d_in4[23]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire offset 24 \d_in4[24]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire offset 25 \d_in4[25]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire offset 26 \d_in4[26]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire offset 27 \d_in4[27]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire offset 28 \d_in4[28]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire offset 29 \d_in4[29]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire offset 2 \d_in4[2]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire offset 30 \d_in4[30]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire offset 31 \d_in4[31]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire offset 3 \d_in4[3]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire offset 4 \d_in4[4]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire offset 5 \d_in4[5]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire offset 6 \d_in4[6]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire offset 7 \d_in4[7]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire offset 8 \d_in4[8]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23"
  wire offset 9 \d_in4[9]
  attribute \hdlname "design195_5_10_inst d_latch_instance101 d_latch_inst data_out"
  attribute \src "../../../../.././rtl/d_latch_top.v:27.28-27.36"
  wire offset 16 \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[16]
  attribute \hdlname "design195_5_10_inst d_latch_instance101 d_latch_inst data_out"
  attribute \src "../../../../.././rtl/d_latch_top.v:27.28-27.36"
  wire offset 17 \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[17]
  attribute \hdlname "design195_5_10_inst d_latch_instance101 d_latch_inst data_out"
  attribute \src "../../../../.././rtl/d_latch_top.v:27.28-27.36"
  wire offset 18 \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[18]
  attribute \hdlname "design195_5_10_inst d_latch_instance101 d_latch_inst data_out"
  attribute \src "../../../../.././rtl/d_latch_top.v:27.28-27.36"
  wire offset 19 \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[19]
  attribute \hdlname "design195_5_10_inst d_latch_instance101 d_latch_inst data_out"
  attribute \src "../../../../.././rtl/d_latch_top.v:27.28-27.36"
  wire offset 20 \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[20]
  attribute \hdlname "design195_5_10_inst d_latch_instance101 d_latch_inst data_out"
  attribute \src "../../../../.././rtl/d_latch_top.v:27.28-27.36"
  wire offset 21 \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[21]
  attribute \hdlname "design195_5_10_inst d_latch_instance101 d_latch_inst data_out"
  attribute \src "../../../../.././rtl/d_latch_top.v:27.28-27.36"
  wire offset 22 \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[22]
  attribute \hdlname "design195_5_10_inst d_latch_instance101 d_latch_inst data_out"
  attribute \src "../../../../.././rtl/d_latch_top.v:27.28-27.36"
  wire offset 23 \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[23]
  attribute \hdlname "design195_5_10_inst d_latch_instance101 d_latch_inst data_out"
  attribute \src "../../../../.././rtl/d_latch_top.v:27.28-27.36"
  wire offset 24 \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[24]
  attribute \hdlname "design195_5_10_inst d_latch_instance101 d_latch_inst data_out"
  attribute \src "../../../../.././rtl/d_latch_top.v:27.28-27.36"
  wire offset 25 \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[25]
  attribute \hdlname "design195_5_10_inst d_latch_instance101 d_latch_inst data_out"
  attribute \src "../../../../.././rtl/d_latch_top.v:27.28-27.36"
  wire offset 26 \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[26]
  attribute \hdlname "design195_5_10_inst d_latch_instance101 d_latch_inst data_out"
  attribute \src "../../../../.././rtl/d_latch_top.v:27.28-27.36"
  wire offset 27 \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[27]
  attribute \hdlname "design195_5_10_inst d_latch_instance101 d_latch_inst data_out"
  attribute \src "../../../../.././rtl/d_latch_top.v:27.28-27.36"
  wire offset 28 \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[28]
  attribute \hdlname "design195_5_10_inst d_latch_instance101 d_latch_inst data_out"
  attribute \src "../../../../.././rtl/d_latch_top.v:27.28-27.36"
  wire offset 29 \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[29]
  attribute \hdlname "design195_5_10_inst d_latch_instance101 d_latch_inst data_out"
  attribute \src "../../../../.././rtl/d_latch_top.v:27.28-27.36"
  wire offset 30 \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[30]
  attribute \hdlname "design195_5_10_inst d_latch_instance213 d_latch_inst data_in"
  attribute \src "../../../../.././rtl/d_latch_top.v:23.23-23.30"
  wire \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[0]
  attribute \hdlname "design195_5_10_inst d_latch_instance213 d_latch_inst data_in"
  attribute \src "../../../../.././rtl/d_latch_top.v:23.23-23.30"
  wire offset 10 \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[10]
  attribute \hdlname "design195_5_10_inst d_latch_instance213 d_latch_inst data_in"
  attribute \src "../../../../.././rtl/d_latch_top.v:23.23-23.30"
  wire offset 11 \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[11]
  attribute \hdlname "design195_5_10_inst d_latch_instance213 d_latch_inst data_in"
  attribute \src "../../../../.././rtl/d_latch_top.v:23.23-23.30"
  wire offset 12 \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[12]
  attribute \hdlname "design195_5_10_inst d_latch_instance213 d_latch_inst data_in"
  attribute \src "../../../../.././rtl/d_latch_top.v:23.23-23.30"
  wire offset 13 \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[13]
  attribute \hdlname "design195_5_10_inst d_latch_instance213 d_latch_inst data_in"
  attribute \src "../../../../.././rtl/d_latch_top.v:23.23-23.30"
  wire offset 14 \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[14]
  attribute \hdlname "design195_5_10_inst d_latch_instance213 d_latch_inst data_in"
  attribute \src "../../../../.././rtl/d_latch_top.v:23.23-23.30"
  wire offset 15 \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[15]
  attribute \hdlname "design195_5_10_inst d_latch_instance213 d_latch_inst data_in"
  attribute \src "../../../../.././rtl/d_latch_top.v:23.23-23.30"
  wire offset 16 \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[16]
  attribute \hdlname "design195_5_10_inst d_latch_instance213 d_latch_inst data_in"
  attribute \src "../../../../.././rtl/d_latch_top.v:23.23-23.30"
  wire offset 17 \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[17]
  attribute \hdlname "design195_5_10_inst d_latch_instance213 d_latch_inst data_in"
  attribute \src "../../../../.././rtl/d_latch_top.v:23.23-23.30"
  wire offset 18 \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[18]
  attribute \hdlname "design195_5_10_inst d_latch_instance213 d_latch_inst data_in"
  attribute \src "../../../../.././rtl/d_latch_top.v:23.23-23.30"
  wire offset 19 \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[19]
  attribute \hdlname "design195_5_10_inst d_latch_instance213 d_latch_inst data_in"
  attribute \src "../../../../.././rtl/d_latch_top.v:23.23-23.30"
  wire offset 1 \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[1]
  attribute \hdlname "design195_5_10_inst d_latch_instance213 d_latch_inst data_in"
  attribute \src "../../../../.././rtl/d_latch_top.v:23.23-23.30"
  wire offset 20 \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[20]
  attribute \hdlname "design195_5_10_inst d_latch_instance213 d_latch_inst data_in"
  attribute \src "../../../../.././rtl/d_latch_top.v:23.23-23.30"
  wire offset 21 \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[21]
  attribute \hdlname "design195_5_10_inst d_latch_instance213 d_latch_inst data_in"
  attribute \src "../../../../.././rtl/d_latch_top.v:23.23-23.30"
  wire offset 22 \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[22]
  attribute \hdlname "design195_5_10_inst d_latch_instance213 d_latch_inst data_in"
  attribute \src "../../../../.././rtl/d_latch_top.v:23.23-23.30"
  wire offset 23 \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[23]
  attribute \hdlname "design195_5_10_inst d_latch_instance213 d_latch_inst data_in"
  attribute \src "../../../../.././rtl/d_latch_top.v:23.23-23.30"
  wire offset 24 \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[24]
  attribute \hdlname "design195_5_10_inst d_latch_instance213 d_latch_inst data_in"
  attribute \src "../../../../.././rtl/d_latch_top.v:23.23-23.30"
  wire offset 25 \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[25]
  attribute \hdlname "design195_5_10_inst d_latch_instance213 d_latch_inst data_in"
  attribute \src "../../../../.././rtl/d_latch_top.v:23.23-23.30"
  wire offset 26 \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[26]
  attribute \hdlname "design195_5_10_inst d_latch_instance213 d_latch_inst data_in"
  attribute \src "../../../../.././rtl/d_latch_top.v:23.23-23.30"
  wire offset 27 \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[27]
  attribute \hdlname "design195_5_10_inst d_latch_instance213 d_latch_inst data_in"
  attribute \src "../../../../.././rtl/d_latch_top.v:23.23-23.30"
  wire offset 28 \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[28]
  attribute \hdlname "design195_5_10_inst d_latch_instance213 d_latch_inst data_in"
  attribute \src "../../../../.././rtl/d_latch_top.v:23.23-23.30"
  wire offset 29 \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[29]
  attribute \hdlname "design195_5_10_inst d_latch_instance213 d_latch_inst data_in"
  attribute \src "../../../../.././rtl/d_latch_top.v:23.23-23.30"
  wire offset 2 \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[2]
  attribute \hdlname "design195_5_10_inst d_latch_instance213 d_latch_inst data_in"
  attribute \src "../../../../.././rtl/d_latch_top.v:23.23-23.30"
  wire offset 3 \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[3]
  attribute \hdlname "design195_5_10_inst d_latch_instance213 d_latch_inst data_in"
  attribute \src "../../../../.././rtl/d_latch_top.v:23.23-23.30"
  wire offset 4 \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[4]
  attribute \hdlname "design195_5_10_inst d_latch_instance213 d_latch_inst data_in"
  attribute \src "../../../../.././rtl/d_latch_top.v:23.23-23.30"
  wire offset 5 \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[5]
  attribute \hdlname "design195_5_10_inst d_latch_instance213 d_latch_inst data_in"
  attribute \src "../../../../.././rtl/d_latch_top.v:23.23-23.30"
  wire offset 6 \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[6]
  attribute \hdlname "design195_5_10_inst d_latch_instance213 d_latch_inst data_in"
  attribute \src "../../../../.././rtl/d_latch_top.v:23.23-23.30"
  wire offset 7 \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[7]
  attribute \hdlname "design195_5_10_inst d_latch_instance213 d_latch_inst data_in"
  attribute \src "../../../../.././rtl/d_latch_top.v:23.23-23.30"
  wire offset 8 \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[8]
  attribute \hdlname "design195_5_10_inst d_latch_instance213 d_latch_inst data_in"
  attribute \src "../../../../.././rtl/d_latch_top.v:23.23-23.30"
  wire offset 9 \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[9]
  attribute \hdlname "design195_5_10_inst decoder_instance104 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[0]
  attribute \hdlname "design195_5_10_inst decoder_instance104 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire offset 1 \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[1]
  attribute \hdlname "design195_5_10_inst decoder_instance104 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire offset 23 \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[23]
  attribute \hdlname "design195_5_10_inst decoder_instance104 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire offset 2 \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[2]
  attribute \hdlname "design195_5_10_inst decoder_instance104 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire offset 3 \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[3]
  attribute \hdlname "design195_5_10_inst decoder_instance104 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire offset 4 \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[4]
  attribute \hdlname "design195_5_10_inst decoder_instance104 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire offset 5 \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[5]
  attribute \hdlname "design195_5_10_inst decoder_instance104 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire offset 6 \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[6]
  attribute \hdlname "design195_5_10_inst decoder_instance104 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire offset 7 \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[7]
  attribute \hdlname "design195_5_10_inst decoder_instance210 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[0]
  attribute \hdlname "design195_5_10_inst decoder_instance210 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire offset 1 \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[1]
  attribute \hdlname "design195_5_10_inst decoder_instance210 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire offset 2 \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[2]
  attribute \hdlname "design195_5_10_inst decoder_instance210 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire offset 3 \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[3]
  attribute \hdlname "design195_5_10_inst decoder_instance210 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire offset 4 \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[4]
  attribute \hdlname "design195_5_10_inst decoder_instance210 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire offset 5 \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[5]
  attribute \hdlname "design195_5_10_inst decoder_instance210 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire offset 6 \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[6]
  attribute \hdlname "design195_5_10_inst decoder_instance210 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire offset 7 \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[7]
  attribute \hdlname "design195_5_10_inst decoder_instance325 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[0]
  attribute \hdlname "design195_5_10_inst decoder_instance325 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire offset 1 \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[1]
  attribute \hdlname "design195_5_10_inst decoder_instance325 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire offset 2 \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[2]
  attribute \hdlname "design195_5_10_inst decoder_instance325 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire offset 3 \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[3]
  attribute \hdlname "design195_5_10_inst decoder_instance325 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire offset 4 \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[4]
  attribute \hdlname "design195_5_10_inst decoder_instance325 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire offset 5 \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[5]
  attribute \hdlname "design195_5_10_inst decoder_instance325 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire offset 6 \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[6]
  attribute \hdlname "design195_5_10_inst decoder_instance325 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire offset 7 \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[7]
  attribute \hdlname "design195_5_10_inst decoder_instance433 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[0]
  attribute \hdlname "design195_5_10_inst decoder_instance433 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire offset 1 \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[1]
  attribute \hdlname "design195_5_10_inst decoder_instance433 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire offset 2 \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[2]
  attribute \hdlname "design195_5_10_inst decoder_instance433 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire offset 3 \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[3]
  attribute \hdlname "design195_5_10_inst decoder_instance433 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire offset 4 \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[4]
  attribute \hdlname "design195_5_10_inst decoder_instance433 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire offset 5 \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[5]
  attribute \hdlname "design195_5_10_inst decoder_instance433 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire offset 6 \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[6]
  attribute \hdlname "design195_5_10_inst decoder_instance433 decoder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/decoder_top.v:30.28-30.36"
  wire offset 7 \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[7]
  attribute \hdlname "design195_5_10_inst encoder_instance107 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/encoder.v:6.24-6.32"
  wire offset 10 \design195_5_10_inst.encoder_instance107.data_out[10]
  attribute \hdlname "design195_5_10_inst encoder_instance107 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/encoder.v:6.24-6.32"
  wire offset 31 \design195_5_10_inst.encoder_instance107.data_out[31]
  attribute \hdlname "design195_5_10_inst encoder_instance219 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/encoder.v:6.24-6.32"
  wire offset 10 \design195_5_10_inst.encoder_instance219.data_out[10]
  attribute \hdlname "design195_5_10_inst encoder_instance219 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/encoder.v:6.24-6.32"
  wire offset 11 \design195_5_10_inst.encoder_instance219.data_out[11]
  attribute \hdlname "design195_5_10_inst encoder_instance219 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/encoder.v:6.24-6.32"
  wire offset 18 \design195_5_10_inst.encoder_instance219.data_out[18]
  attribute \hdlname "design195_5_10_inst encoder_instance219 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/encoder.v:6.24-6.32"
  wire offset 22 \design195_5_10_inst.encoder_instance219.data_out[22]
  attribute \hdlname "design195_5_10_inst encoder_instance219 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/encoder.v:6.24-6.32"
  wire offset 2 \design195_5_10_inst.encoder_instance219.data_out[2]
  attribute \hdlname "design195_5_10_inst encoder_instance219 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/encoder.v:6.24-6.32"
  wire offset 31 \design195_5_10_inst.encoder_instance219.data_out[31]
  attribute \hdlname "design195_5_10_inst encoder_instance219 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/encoder.v:6.24-6.32"
  wire offset 3 \design195_5_10_inst.encoder_instance219.data_out[3]
  attribute \hdlname "design195_5_10_inst encoder_instance219 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/encoder.v:6.24-6.32"
  wire offset 4 \design195_5_10_inst.encoder_instance219.data_out[4]
  attribute \hdlname "design195_5_10_inst encoder_instance322 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/encoder.v:6.24-6.32"
  wire offset 10 \design195_5_10_inst.encoder_instance322.data_out[10]
  attribute \hdlname "design195_5_10_inst encoder_instance322 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/encoder.v:6.24-6.32"
  wire offset 11 \design195_5_10_inst.encoder_instance322.data_out[11]
  attribute \hdlname "design195_5_10_inst encoder_instance322 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/encoder.v:6.24-6.32"
  wire offset 18 \design195_5_10_inst.encoder_instance322.data_out[18]
  attribute \hdlname "design195_5_10_inst encoder_instance322 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/encoder.v:6.24-6.32"
  wire offset 22 \design195_5_10_inst.encoder_instance322.data_out[22]
  attribute \hdlname "design195_5_10_inst encoder_instance322 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/encoder.v:6.24-6.32"
  wire offset 23 \design195_5_10_inst.encoder_instance322.data_out[23]
  attribute \hdlname "design195_5_10_inst encoder_instance322 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/encoder.v:6.24-6.32"
  wire offset 2 \design195_5_10_inst.encoder_instance322.data_out[2]
  attribute \hdlname "design195_5_10_inst encoder_instance322 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/encoder.v:6.24-6.32"
  wire offset 3 \design195_5_10_inst.encoder_instance322.data_out[3]
  attribute \hdlname "design195_5_10_inst encoder_instance322 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/encoder.v:6.24-6.32"
  wire offset 4 \design195_5_10_inst.encoder_instance322.data_out[4]
  attribute \hdlname "design195_5_10_inst encoder_instance438 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/encoder.v:6.24-6.32"
  wire offset 10 \design195_5_10_inst.encoder_instance438.data_out[10]
  attribute \hdlname "design195_5_10_inst encoder_instance438 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/encoder.v:6.24-6.32"
  wire offset 31 \design195_5_10_inst.encoder_instance438.data_out[31]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_in"
  attribute \src "../../../../.././rtl/encoder.v:5.19-5.26"
  wire \design195_5_10_inst.encoder_instance548.data_in[0]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_in"
  attribute \src "../../../../.././rtl/encoder.v:5.19-5.26"
  wire offset 10 \design195_5_10_inst.encoder_instance548.data_in[10]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_in"
  attribute \src "../../../../.././rtl/encoder.v:5.19-5.26"
  wire offset 11 \design195_5_10_inst.encoder_instance548.data_in[11]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_in"
  attribute \src "../../../../.././rtl/encoder.v:5.19-5.26"
  wire offset 12 \design195_5_10_inst.encoder_instance548.data_in[12]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_in"
  attribute \src "../../../../.././rtl/encoder.v:5.19-5.26"
  wire offset 13 \design195_5_10_inst.encoder_instance548.data_in[13]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_in"
  attribute \src "../../../../.././rtl/encoder.v:5.19-5.26"
  wire offset 14 \design195_5_10_inst.encoder_instance548.data_in[14]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_in"
  attribute \src "../../../../.././rtl/encoder.v:5.19-5.26"
  wire offset 15 \design195_5_10_inst.encoder_instance548.data_in[15]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_in"
  attribute \src "../../../../.././rtl/encoder.v:5.19-5.26"
  wire offset 16 \design195_5_10_inst.encoder_instance548.data_in[16]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_in"
  attribute \src "../../../../.././rtl/encoder.v:5.19-5.26"
  wire offset 17 \design195_5_10_inst.encoder_instance548.data_in[17]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_in"
  attribute \src "../../../../.././rtl/encoder.v:5.19-5.26"
  wire offset 18 \design195_5_10_inst.encoder_instance548.data_in[18]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_in"
  attribute \src "../../../../.././rtl/encoder.v:5.19-5.26"
  wire offset 19 \design195_5_10_inst.encoder_instance548.data_in[19]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_in"
  attribute \src "../../../../.././rtl/encoder.v:5.19-5.26"
  wire offset 1 \design195_5_10_inst.encoder_instance548.data_in[1]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_in"
  attribute \src "../../../../.././rtl/encoder.v:5.19-5.26"
  wire offset 20 \design195_5_10_inst.encoder_instance548.data_in[20]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_in"
  attribute \src "../../../../.././rtl/encoder.v:5.19-5.26"
  wire offset 21 \design195_5_10_inst.encoder_instance548.data_in[21]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_in"
  attribute \src "../../../../.././rtl/encoder.v:5.19-5.26"
  wire offset 22 \design195_5_10_inst.encoder_instance548.data_in[22]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_in"
  attribute \src "../../../../.././rtl/encoder.v:5.19-5.26"
  wire offset 23 \design195_5_10_inst.encoder_instance548.data_in[23]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_in"
  attribute \src "../../../../.././rtl/encoder.v:5.19-5.26"
  wire offset 24 \design195_5_10_inst.encoder_instance548.data_in[24]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_in"
  attribute \src "../../../../.././rtl/encoder.v:5.19-5.26"
  wire offset 25 \design195_5_10_inst.encoder_instance548.data_in[25]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_in"
  attribute \src "../../../../.././rtl/encoder.v:5.19-5.26"
  wire offset 26 \design195_5_10_inst.encoder_instance548.data_in[26]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_in"
  attribute \src "../../../../.././rtl/encoder.v:5.19-5.26"
  wire offset 27 \design195_5_10_inst.encoder_instance548.data_in[27]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_in"
  attribute \src "../../../../.././rtl/encoder.v:5.19-5.26"
  wire offset 28 \design195_5_10_inst.encoder_instance548.data_in[28]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_in"
  attribute \src "../../../../.././rtl/encoder.v:5.19-5.26"
  wire offset 29 \design195_5_10_inst.encoder_instance548.data_in[29]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_in"
  attribute \src "../../../../.././rtl/encoder.v:5.19-5.26"
  wire offset 2 \design195_5_10_inst.encoder_instance548.data_in[2]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_in"
  attribute \src "../../../../.././rtl/encoder.v:5.19-5.26"
  wire offset 3 \design195_5_10_inst.encoder_instance548.data_in[3]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_in"
  attribute \src "../../../../.././rtl/encoder.v:5.19-5.26"
  wire offset 4 \design195_5_10_inst.encoder_instance548.data_in[4]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_in"
  attribute \src "../../../../.././rtl/encoder.v:5.19-5.26"
  wire offset 5 \design195_5_10_inst.encoder_instance548.data_in[5]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_in"
  attribute \src "../../../../.././rtl/encoder.v:5.19-5.26"
  wire offset 6 \design195_5_10_inst.encoder_instance548.data_in[6]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_in"
  attribute \src "../../../../.././rtl/encoder.v:5.19-5.26"
  wire offset 7 \design195_5_10_inst.encoder_instance548.data_in[7]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_in"
  attribute \src "../../../../.././rtl/encoder.v:5.19-5.26"
  wire offset 8 \design195_5_10_inst.encoder_instance548.data_in[8]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_in"
  attribute \src "../../../../.././rtl/encoder.v:5.19-5.26"
  wire offset 9 \design195_5_10_inst.encoder_instance548.data_in[9]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/encoder.v:6.24-6.32"
  wire offset 10 \design195_5_10_inst.encoder_instance548.data_out[10]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/encoder.v:6.24-6.32"
  wire offset 11 \design195_5_10_inst.encoder_instance548.data_out[11]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/encoder.v:6.24-6.32"
  wire offset 18 \design195_5_10_inst.encoder_instance548.data_out[18]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/encoder.v:6.24-6.32"
  wire offset 22 \design195_5_10_inst.encoder_instance548.data_out[22]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/encoder.v:6.24-6.32"
  wire offset 23 \design195_5_10_inst.encoder_instance548.data_out[23]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/encoder.v:6.24-6.32"
  wire offset 2 \design195_5_10_inst.encoder_instance548.data_out[2]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/encoder.v:6.24-6.32"
  wire offset 3 \design195_5_10_inst.encoder_instance548.data_out[3]
  attribute \hdlname "design195_5_10_inst encoder_instance548 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/encoder.v:6.24-6.32"
  wire offset 4 \design195_5_10_inst.encoder_instance548.data_out[4]
  attribute \hdlname "design195_5_10_inst full_adder_instance106 cin"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:7.9-7.12"
  wire \design195_5_10_inst.full_adder_instance106.cin
  attribute \hdlname "design195_5_10_inst full_adder_instance106 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[0]
  attribute \hdlname "design195_5_10_inst full_adder_instance106 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 15 \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[15]
  attribute \hdlname "design195_5_10_inst full_adder_instance106 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 1 \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[1]
  attribute \hdlname "design195_5_10_inst full_adder_instance106 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 2 \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[2]
  attribute \hdlname "design195_5_10_inst full_adder_instance106 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 3 \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[3]
  attribute \hdlname "design195_5_10_inst full_adder_instance106 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 4 \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[4]
  attribute \hdlname "design195_5_10_inst full_adder_instance106 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 5 \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[5]
  attribute \hdlname "design195_5_10_inst full_adder_instance106 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 6 \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[6]
  attribute \hdlname "design195_5_10_inst full_adder_instance106 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 7 \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[7]
  attribute \hdlname "design195_5_10_inst full_adder_instance106 full_adder_inst c"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:36.9-36.10"
  wire \design195_5_10_inst.full_adder_instance106.full_adder_inst.c
  attribute \hdlname "design195_5_10_inst full_adder_instance106 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[0]
  attribute \hdlname "design195_5_10_inst full_adder_instance106 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 15 \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15]
  attribute \hdlname "design195_5_10_inst full_adder_instance106 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 1 \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[1]
  attribute \hdlname "design195_5_10_inst full_adder_instance106 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 2 \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[2]
  attribute \hdlname "design195_5_10_inst full_adder_instance106 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 3 \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[3]
  attribute \hdlname "design195_5_10_inst full_adder_instance106 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 4 \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[4]
  attribute \hdlname "design195_5_10_inst full_adder_instance106 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 5 \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[5]
  attribute \hdlname "design195_5_10_inst full_adder_instance106 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 6 \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[6]
  attribute \hdlname "design195_5_10_inst full_adder_instance106 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 7 \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[7]
  attribute \hdlname "design195_5_10_inst full_adder_instance106 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 8 \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[8]
  attribute \hdlname "design195_5_10_inst full_adder_instance106 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 9 \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[9]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[0]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 10 \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[10]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 11 \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[11]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 12 \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[12]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 13 \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[13]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 14 \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[14]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 15 \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[15]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 1 \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[1]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 2 \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[2]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 3 \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[3]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 4 \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[4]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 5 \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[5]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 6 \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[6]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 7 \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[7]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 8 \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[8]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 9 \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[9]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[0]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 10 \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[10]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 11 \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[11]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 12 \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[12]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 13 \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[13]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 14 \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[14]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 15 \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[15]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 1 \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[1]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 2 \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[2]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 3 \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[3]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 4 \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[4]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 5 \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[5]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 6 \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[6]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 7 \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[7]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 8 \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[8]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 9 \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[9]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[0]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 10 \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[10]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 11 \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[11]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 12 \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[12]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 13 \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[13]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 14 \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[14]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 15 \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[15]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 16 \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[16]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 1 \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[1]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 2 \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[2]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 3 \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[3]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 4 \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[4]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 5 \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[5]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 6 \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[6]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 7 \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[7]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 8 \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[8]
  attribute \hdlname "design195_5_10_inst full_adder_instance321 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 9 \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[9]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[0]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 10 \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[10]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 11 \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[11]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 12 \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[12]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 13 \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[13]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 14 \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[14]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 15 \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[15]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 1 \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[1]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 2 \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[2]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 3 \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[3]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 4 \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[4]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 5 \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[5]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 6 \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[6]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 7 \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[7]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 8 \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[8]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 9 \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[9]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[0]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 10 \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[10]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 11 \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[11]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 12 \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[12]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 13 \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[13]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 14 \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[14]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 15 \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[15]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 1 \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[1]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 2 \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[2]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 3 \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[3]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 4 \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[4]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 5 \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[5]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 6 \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[6]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 7 \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[7]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 8 \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[8]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 9 \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[9]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 10 \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[10]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 11 \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[11]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 12 \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[12]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 13 \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[13]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 14 \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[14]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 15 \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[15]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 16 \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[16]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 1 \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[1]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 2 \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[2]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 3 \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[3]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 4 \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[4]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 5 \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[5]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 6 \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[6]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 7 \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[7]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 8 \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[8]
  attribute \hdlname "design195_5_10_inst full_adder_instance431 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 9 \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[9]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[0]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 10 \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[10]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 11 \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[11]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 12 \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[12]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 13 \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[13]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 14 \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[14]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 15 \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[15]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 1 \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[1]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 2 \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[2]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 3 \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[3]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 4 \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[4]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 5 \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[5]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 6 \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[6]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 7 \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[7]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 8 \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[8]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst a"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.16-35.17"
  wire offset 9 \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[9]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[0]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 10 \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[10]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 11 \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[11]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 12 \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[12]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 13 \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[13]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 14 \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[14]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 15 \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[15]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 1 \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[1]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 2 \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[2]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 3 \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[3]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 4 \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[4]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 5 \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[5]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 6 \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[6]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 7 \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[7]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 8 \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[8]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst b"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:35.18-35.19"
  wire offset 9 \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[9]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 10 \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[10]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 11 \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[11]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 12 \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[12]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 13 \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[13]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 14 \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[14]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 15 \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[15]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 16 \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[16]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 1 \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 2 \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 3 \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 4 \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[4]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 5 \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[5]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 6 \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[6]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 7 \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[7]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 8 \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[8]
  attribute \hdlname "design195_5_10_inst full_adder_instance540 full_adder_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/full_adder_top.v:31.28-31.36"
  wire offset 9 \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[9]
  attribute \hdlname "design195_5_10_inst invertion_instance103 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire \design195_5_10_inst.invertion_instance103.data_out[0]
  attribute \hdlname "design195_5_10_inst invertion_instance103 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 1 \design195_5_10_inst.invertion_instance103.data_out[1]
  attribute \hdlname "design195_5_10_inst invertion_instance103 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 2 \design195_5_10_inst.invertion_instance103.data_out[2]
  attribute \hdlname "design195_5_10_inst invertion_instance217 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire \design195_5_10_inst.invertion_instance217.data_out[0]
  attribute \hdlname "design195_5_10_inst invertion_instance217 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 10 \design195_5_10_inst.invertion_instance217.data_out[10]
  attribute \hdlname "design195_5_10_inst invertion_instance217 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 11 \design195_5_10_inst.invertion_instance217.data_out[11]
  attribute \hdlname "design195_5_10_inst invertion_instance217 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 12 \design195_5_10_inst.invertion_instance217.data_out[12]
  attribute \hdlname "design195_5_10_inst invertion_instance217 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 13 \design195_5_10_inst.invertion_instance217.data_out[13]
  attribute \hdlname "design195_5_10_inst invertion_instance217 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 14 \design195_5_10_inst.invertion_instance217.data_out[14]
  attribute \hdlname "design195_5_10_inst invertion_instance217 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 15 \design195_5_10_inst.invertion_instance217.data_out[15]
  attribute \hdlname "design195_5_10_inst invertion_instance217 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 16 \design195_5_10_inst.invertion_instance217.data_out[16]
  attribute \hdlname "design195_5_10_inst invertion_instance217 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 1 \design195_5_10_inst.invertion_instance217.data_out[1]
  attribute \hdlname "design195_5_10_inst invertion_instance217 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 2 \design195_5_10_inst.invertion_instance217.data_out[2]
  attribute \hdlname "design195_5_10_inst invertion_instance217 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 3 \design195_5_10_inst.invertion_instance217.data_out[3]
  attribute \hdlname "design195_5_10_inst invertion_instance217 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 4 \design195_5_10_inst.invertion_instance217.data_out[4]
  attribute \hdlname "design195_5_10_inst invertion_instance217 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 5 \design195_5_10_inst.invertion_instance217.data_out[5]
  attribute \hdlname "design195_5_10_inst invertion_instance217 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 6 \design195_5_10_inst.invertion_instance217.data_out[6]
  attribute \hdlname "design195_5_10_inst invertion_instance217 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 7 \design195_5_10_inst.invertion_instance217.data_out[7]
  attribute \hdlname "design195_5_10_inst invertion_instance217 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 8 \design195_5_10_inst.invertion_instance217.data_out[8]
  attribute \hdlname "design195_5_10_inst invertion_instance217 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 9 \design195_5_10_inst.invertion_instance217.data_out[9]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire \design195_5_10_inst.invertion_instance329.data_out[0]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 10 \design195_5_10_inst.invertion_instance329.data_out[10]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 11 \design195_5_10_inst.invertion_instance329.data_out[11]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 12 \design195_5_10_inst.invertion_instance329.data_out[12]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 13 \design195_5_10_inst.invertion_instance329.data_out[13]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 14 \design195_5_10_inst.invertion_instance329.data_out[14]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 15 \design195_5_10_inst.invertion_instance329.data_out[15]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 16 \design195_5_10_inst.invertion_instance329.data_out[16]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 17 \design195_5_10_inst.invertion_instance329.data_out[17]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 18 \design195_5_10_inst.invertion_instance329.data_out[18]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 19 \design195_5_10_inst.invertion_instance329.data_out[19]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 1 \design195_5_10_inst.invertion_instance329.data_out[1]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 20 \design195_5_10_inst.invertion_instance329.data_out[20]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 21 \design195_5_10_inst.invertion_instance329.data_out[21]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 22 \design195_5_10_inst.invertion_instance329.data_out[22]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 23 \design195_5_10_inst.invertion_instance329.data_out[23]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 24 \design195_5_10_inst.invertion_instance329.data_out[24]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 25 \design195_5_10_inst.invertion_instance329.data_out[25]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 26 \design195_5_10_inst.invertion_instance329.data_out[26]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 27 \design195_5_10_inst.invertion_instance329.data_out[27]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 28 \design195_5_10_inst.invertion_instance329.data_out[28]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 29 \design195_5_10_inst.invertion_instance329.data_out[29]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 2 \design195_5_10_inst.invertion_instance329.data_out[2]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 30 \design195_5_10_inst.invertion_instance329.data_out[30]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 31 \design195_5_10_inst.invertion_instance329.data_out[31]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 3 \design195_5_10_inst.invertion_instance329.data_out[3]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 4 \design195_5_10_inst.invertion_instance329.data_out[4]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 5 \design195_5_10_inst.invertion_instance329.data_out[5]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 6 \design195_5_10_inst.invertion_instance329.data_out[6]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 7 \design195_5_10_inst.invertion_instance329.data_out[7]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 8 \design195_5_10_inst.invertion_instance329.data_out[8]
  attribute \hdlname "design195_5_10_inst invertion_instance329 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/invertion.v:9.28-9.36"
  wire offset 9 \design195_5_10_inst.invertion_instance329.data_out[9]
  attribute \hdlname "design195_5_10_inst large_adder_instance102 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire \design195_5_10_inst.large_adder_instance102.add_out_reg_2[0]
  attribute \hdlname "design195_5_10_inst large_adder_instance102 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 10 \design195_5_10_inst.large_adder_instance102.add_out_reg_2[10]
  attribute \hdlname "design195_5_10_inst large_adder_instance102 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 1 \design195_5_10_inst.large_adder_instance102.add_out_reg_2[1]
  attribute \hdlname "design195_5_10_inst large_adder_instance102 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 2 \design195_5_10_inst.large_adder_instance102.add_out_reg_2[2]
  attribute \hdlname "design195_5_10_inst large_adder_instance102 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 3 \design195_5_10_inst.large_adder_instance102.add_out_reg_2[3]
  attribute \hdlname "design195_5_10_inst large_adder_instance102 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 4 \design195_5_10_inst.large_adder_instance102.add_out_reg_2[4]
  attribute \hdlname "design195_5_10_inst large_adder_instance102 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 5 \design195_5_10_inst.large_adder_instance102.add_out_reg_2[5]
  attribute \hdlname "design195_5_10_inst large_adder_instance102 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 6 \design195_5_10_inst.large_adder_instance102.add_out_reg_2[6]
  attribute \hdlname "design195_5_10_inst large_adder_instance102 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 7 \design195_5_10_inst.large_adder_instance102.add_out_reg_2[7]
  attribute \hdlname "design195_5_10_inst large_adder_instance102 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 8 \design195_5_10_inst.large_adder_instance102.add_out_reg_2[8]
  attribute \hdlname "design195_5_10_inst large_adder_instance102 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 9 \design195_5_10_inst.large_adder_instance102.add_out_reg_2[9]
  attribute \hdlname "design195_5_10_inst large_adder_instance212 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire \design195_5_10_inst.large_adder_instance212.add_out_reg_2[0]
  attribute \hdlname "design195_5_10_inst large_adder_instance212 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 1 \design195_5_10_inst.large_adder_instance212.add_out_reg_2[1]
  attribute \hdlname "design195_5_10_inst large_adder_instance212 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 2 \design195_5_10_inst.large_adder_instance212.add_out_reg_2[2]
  attribute \hdlname "design195_5_10_inst large_adder_instance212 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 3 \design195_5_10_inst.large_adder_instance212.add_out_reg_2[3]
  attribute \hdlname "design195_5_10_inst large_adder_instance212 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 4 \design195_5_10_inst.large_adder_instance212.add_out_reg_2[4]
  attribute \hdlname "design195_5_10_inst large_adder_instance212 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 5 \design195_5_10_inst.large_adder_instance212.add_out_reg_2[5]
  attribute \hdlname "design195_5_10_inst large_adder_instance212 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 6 \design195_5_10_inst.large_adder_instance212.add_out_reg_2[6]
  attribute \hdlname "design195_5_10_inst large_adder_instance212 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 7 \design195_5_10_inst.large_adder_instance212.add_out_reg_2[7]
  attribute \hdlname "design195_5_10_inst large_adder_instance212 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 8 \design195_5_10_inst.large_adder_instance212.add_out_reg_2[8]
  attribute \hdlname "design195_5_10_inst large_adder_instance212 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 9 \design195_5_10_inst.large_adder_instance212.add_out_reg_2[9]
  attribute \hdlname "design195_5_10_inst large_adder_instance324 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire \design195_5_10_inst.large_adder_instance324.add_out_reg_2[0]
  attribute \hdlname "design195_5_10_inst large_adder_instance324 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 1 \design195_5_10_inst.large_adder_instance324.add_out_reg_2[1]
  attribute \hdlname "design195_5_10_inst large_adder_instance324 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 2 \design195_5_10_inst.large_adder_instance324.add_out_reg_2[2]
  attribute \hdlname "design195_5_10_inst large_adder_instance432 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire \design195_5_10_inst.large_adder_instance432.add_out_reg_2[0]
  attribute \hdlname "design195_5_10_inst large_adder_instance432 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 1 \design195_5_10_inst.large_adder_instance432.add_out_reg_2[1]
  attribute \hdlname "design195_5_10_inst large_adder_instance432 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 2 \design195_5_10_inst.large_adder_instance432.add_out_reg_2[2]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire \design195_5_10_inst.large_adder_instance547.add_out_reg_2[0]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 10 \design195_5_10_inst.large_adder_instance547.add_out_reg_2[10]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 11 \design195_5_10_inst.large_adder_instance547.add_out_reg_2[11]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 12 \design195_5_10_inst.large_adder_instance547.add_out_reg_2[12]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 13 \design195_5_10_inst.large_adder_instance547.add_out_reg_2[13]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 14 \design195_5_10_inst.large_adder_instance547.add_out_reg_2[14]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 15 \design195_5_10_inst.large_adder_instance547.add_out_reg_2[15]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 16 \design195_5_10_inst.large_adder_instance547.add_out_reg_2[16]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 1 \design195_5_10_inst.large_adder_instance547.add_out_reg_2[1]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 2 \design195_5_10_inst.large_adder_instance547.add_out_reg_2[2]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 3 \design195_5_10_inst.large_adder_instance547.add_out_reg_2[3]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 4 \design195_5_10_inst.large_adder_instance547.add_out_reg_2[4]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 5 \design195_5_10_inst.large_adder_instance547.add_out_reg_2[5]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 6 \design195_5_10_inst.large_adder_instance547.add_out_reg_2[6]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 7 \design195_5_10_inst.large_adder_instance547.add_out_reg_2[7]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 8 \design195_5_10_inst.large_adder_instance547.add_out_reg_2[8]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 add_out_reg_2"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_adder.v:11.17-11.30"
  wire offset 9 \design195_5_10_inst.large_adder_instance547.add_out_reg_2[9]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 data_in"
  attribute \src "../../../../.././rtl/large_adder.v:6.19-6.26"
  wire offset 16 \design195_5_10_inst.large_adder_instance547.data_in[16]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 data_in"
  attribute \src "../../../../.././rtl/large_adder.v:6.19-6.26"
  wire offset 17 \design195_5_10_inst.large_adder_instance547.data_in[17]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 data_in"
  attribute \src "../../../../.././rtl/large_adder.v:6.19-6.26"
  wire offset 18 \design195_5_10_inst.large_adder_instance547.data_in[18]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 data_in"
  attribute \src "../../../../.././rtl/large_adder.v:6.19-6.26"
  wire offset 19 \design195_5_10_inst.large_adder_instance547.data_in[19]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 data_in"
  attribute \src "../../../../.././rtl/large_adder.v:6.19-6.26"
  wire offset 20 \design195_5_10_inst.large_adder_instance547.data_in[20]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 data_in"
  attribute \src "../../../../.././rtl/large_adder.v:6.19-6.26"
  wire offset 21 \design195_5_10_inst.large_adder_instance547.data_in[21]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 data_in"
  attribute \src "../../../../.././rtl/large_adder.v:6.19-6.26"
  wire offset 22 \design195_5_10_inst.large_adder_instance547.data_in[22]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 data_in"
  attribute \src "../../../../.././rtl/large_adder.v:6.19-6.26"
  wire offset 23 \design195_5_10_inst.large_adder_instance547.data_in[23]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 data_in"
  attribute \src "../../../../.././rtl/large_adder.v:6.19-6.26"
  wire offset 24 \design195_5_10_inst.large_adder_instance547.data_in[24]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 data_in"
  attribute \src "../../../../.././rtl/large_adder.v:6.19-6.26"
  wire offset 25 \design195_5_10_inst.large_adder_instance547.data_in[25]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 data_in"
  attribute \src "../../../../.././rtl/large_adder.v:6.19-6.26"
  wire offset 26 \design195_5_10_inst.large_adder_instance547.data_in[26]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 data_in"
  attribute \src "../../../../.././rtl/large_adder.v:6.19-6.26"
  wire offset 27 \design195_5_10_inst.large_adder_instance547.data_in[27]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 data_in"
  attribute \src "../../../../.././rtl/large_adder.v:6.19-6.26"
  wire offset 28 \design195_5_10_inst.large_adder_instance547.data_in[28]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 data_in"
  attribute \src "../../../../.././rtl/large_adder.v:6.19-6.26"
  wire offset 29 \design195_5_10_inst.large_adder_instance547.data_in[29]
  attribute \hdlname "design195_5_10_inst large_adder_instance547 data_in"
  attribute \src "../../../../.././rtl/large_adder.v:6.19-6.26"
  wire offset 30 \design195_5_10_inst.large_adder_instance547.data_in[30]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 15 \design195_5_10_inst.large_mux_instance436.data_out[15]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 16 \design195_5_10_inst.large_mux_instance436.data_out[16]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 17 \design195_5_10_inst.large_mux_instance436.data_out[17]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 18 \design195_5_10_inst.large_mux_instance436.data_out[18]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 19 \design195_5_10_inst.large_mux_instance436.data_out[19]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 1 \design195_5_10_inst.large_mux_instance436.data_out[1]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 20 \design195_5_10_inst.large_mux_instance436.data_out[20]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 21 \design195_5_10_inst.large_mux_instance436.data_out[21]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 22 \design195_5_10_inst.large_mux_instance436.data_out[22]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 23 \design195_5_10_inst.large_mux_instance436.data_out[23]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 24 \design195_5_10_inst.large_mux_instance436.data_out[24]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 2 \design195_5_10_inst.large_mux_instance436.data_out[2]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 31 \design195_5_10_inst.large_mux_instance436.data_out[31]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 3 \design195_5_10_inst.large_mux_instance436.data_out[3]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 4 \design195_5_10_inst.large_mux_instance436.data_out[4]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 5 \design195_5_10_inst.large_mux_instance436.data_out[5]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 6 \design195_5_10_inst.large_mux_instance436.data_out[6]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 7 \design195_5_10_inst.large_mux_instance436.data_out[7]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 15 \design195_5_10_inst.large_mux_instance436.data_out_reg[15]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 16 \design195_5_10_inst.large_mux_instance436.data_out_reg[16]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 17 \design195_5_10_inst.large_mux_instance436.data_out_reg[17]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 18 \design195_5_10_inst.large_mux_instance436.data_out_reg[18]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 19 \design195_5_10_inst.large_mux_instance436.data_out_reg[19]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 1 \design195_5_10_inst.large_mux_instance436.data_out_reg[1]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 20 \design195_5_10_inst.large_mux_instance436.data_out_reg[20]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 21 \design195_5_10_inst.large_mux_instance436.data_out_reg[21]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 22 \design195_5_10_inst.large_mux_instance436.data_out_reg[22]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 23 \design195_5_10_inst.large_mux_instance436.data_out_reg[23]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 24 \design195_5_10_inst.large_mux_instance436.data_out_reg[24]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 2 \design195_5_10_inst.large_mux_instance436.data_out_reg[2]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 31 \design195_5_10_inst.large_mux_instance436.data_out_reg[31]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 3 \design195_5_10_inst.large_mux_instance436.data_out_reg[3]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 4 \design195_5_10_inst.large_mux_instance436.data_out_reg[4]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 5 \design195_5_10_inst.large_mux_instance436.data_out_reg[5]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 6 \design195_5_10_inst.large_mux_instance436.data_out_reg[6]
  attribute \hdlname "design195_5_10_inst large_mux_instance436 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 7 \design195_5_10_inst.large_mux_instance436.data_out_reg[7]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 10 \design195_5_10_inst.large_mux_instance542.data_out[10]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 11 \design195_5_10_inst.large_mux_instance542.data_out[11]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 12 \design195_5_10_inst.large_mux_instance542.data_out[12]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 13 \design195_5_10_inst.large_mux_instance542.data_out[13]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 14 \design195_5_10_inst.large_mux_instance542.data_out[14]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 15 \design195_5_10_inst.large_mux_instance542.data_out[15]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 16 \design195_5_10_inst.large_mux_instance542.data_out[16]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 1 \design195_5_10_inst.large_mux_instance542.data_out[1]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 2 \design195_5_10_inst.large_mux_instance542.data_out[2]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 3 \design195_5_10_inst.large_mux_instance542.data_out[3]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 4 \design195_5_10_inst.large_mux_instance542.data_out[4]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 5 \design195_5_10_inst.large_mux_instance542.data_out[5]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 6 \design195_5_10_inst.large_mux_instance542.data_out[6]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 7 \design195_5_10_inst.large_mux_instance542.data_out[7]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 8 \design195_5_10_inst.large_mux_instance542.data_out[8]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:7.28-7.36"
  wire offset 9 \design195_5_10_inst.large_mux_instance542.data_out[9]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 10 \design195_5_10_inst.large_mux_instance542.data_out_reg[10]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 11 \design195_5_10_inst.large_mux_instance542.data_out_reg[11]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 12 \design195_5_10_inst.large_mux_instance542.data_out_reg[12]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 13 \design195_5_10_inst.large_mux_instance542.data_out_reg[13]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 14 \design195_5_10_inst.large_mux_instance542.data_out_reg[14]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 15 \design195_5_10_inst.large_mux_instance542.data_out_reg[15]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 16 \design195_5_10_inst.large_mux_instance542.data_out_reg[16]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 1 \design195_5_10_inst.large_mux_instance542.data_out_reg[1]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 2 \design195_5_10_inst.large_mux_instance542.data_out_reg[2]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 3 \design195_5_10_inst.large_mux_instance542.data_out_reg[3]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 4 \design195_5_10_inst.large_mux_instance542.data_out_reg[4]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 5 \design195_5_10_inst.large_mux_instance542.data_out_reg[5]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 6 \design195_5_10_inst.large_mux_instance542.data_out_reg[6]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 7 \design195_5_10_inst.large_mux_instance542.data_out_reg[7]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 8 \design195_5_10_inst.large_mux_instance542.data_out_reg[8]
  attribute \hdlname "design195_5_10_inst large_mux_instance542 data_out_reg"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/large_mux.v:9.17-9.29"
  wire offset 9 \design195_5_10_inst.large_mux_instance542.data_out_reg[9]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance108 rd_addr"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:16.16-16.23"
  wire \design195_5_10_inst.memory_cntrl_instance108.rd_addr[0]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance108 rd_addr"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:16.16-16.23"
  wire offset 1 \design195_5_10_inst.memory_cntrl_instance108.rd_addr[1]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance108 rd_addr"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:16.16-16.23"
  wire offset 2 \design195_5_10_inst.memory_cntrl_instance108.rd_addr[2]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance108 rd_addr"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:16.16-16.23"
  wire offset 3 \design195_5_10_inst.memory_cntrl_instance108.rd_addr[3]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance108 rd_addr"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:16.16-16.23"
  wire offset 4 \design195_5_10_inst.memory_cntrl_instance108.rd_addr[4]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance108 rd_addr"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:16.16-16.23"
  wire offset 5 \design195_5_10_inst.memory_cntrl_instance108.rd_addr[5]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance108 rd_addr"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:16.16-16.23"
  wire offset 6 \design195_5_10_inst.memory_cntrl_instance108.rd_addr[6]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance108 rd_addr"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:16.16-16.23"
  wire offset 7 \design195_5_10_inst.memory_cntrl_instance108.rd_addr[7]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance108 rd_addr"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:16.16-16.23"
  wire offset 8 \design195_5_10_inst.memory_cntrl_instance108.rd_addr[8]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance108 rd_addr"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:16.16-16.23"
  wire offset 9 \design195_5_10_inst.memory_cntrl_instance108.rd_addr[9]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance108 rd_en"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:18.5-18.10"
  wire \design195_5_10_inst.memory_cntrl_instance108.rd_en
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance108 state"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:13.11-13.16"
  wire \design195_5_10_inst.memory_cntrl_instance108.state[0]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance108 wr_addr"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:15.16-15.23"
  wire \design195_5_10_inst.memory_cntrl_instance108.wr_addr[0]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance108 wr_addr"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:15.16-15.23"
  wire offset 1 \design195_5_10_inst.memory_cntrl_instance108.wr_addr[1]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance108 wr_addr"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:15.16-15.23"
  wire offset 2 \design195_5_10_inst.memory_cntrl_instance108.wr_addr[2]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance108 wr_addr"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:15.16-15.23"
  wire offset 3 \design195_5_10_inst.memory_cntrl_instance108.wr_addr[3]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance108 wr_addr"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:15.16-15.23"
  wire offset 4 \design195_5_10_inst.memory_cntrl_instance108.wr_addr[4]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance108 wr_addr"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:15.16-15.23"
  wire offset 5 \design195_5_10_inst.memory_cntrl_instance108.wr_addr[5]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance108 wr_addr"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:15.16-15.23"
  wire offset 6 \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance108 wr_addr"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:15.16-15.23"
  wire offset 7 \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance108 wr_addr"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:15.16-15.23"
  wire offset 8 \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance108 wr_addr"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:15.16-15.23"
  wire offset 9 \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance108 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 10 \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[10]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance108 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 31 \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance108 wr_en"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:19.5-19.10"
  wire \design195_5_10_inst.memory_cntrl_instance108.wr_en
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[0]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 10 \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[10]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 11 \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[11]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 12 \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[12]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 13 \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[13]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 14 \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[14]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 15 \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[15]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 16 \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[16]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 17 \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[17]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 18 \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[18]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 19 \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[19]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 1 \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[1]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 20 \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[20]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 21 \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[21]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 22 \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[22]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 23 \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[23]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 24 \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[24]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 25 \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[25]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 26 \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[26]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 27 \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[27]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 28 \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[28]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 29 \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[29]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 2 \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[2]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 30 \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[30]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 31 \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[31]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 3 \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[3]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 4 \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[4]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 5 \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[5]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 6 \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[6]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 7 \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[7]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 8 \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[8]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance216 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 9 \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[9]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance328 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[0]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance328 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 1 \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[1]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance328 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 2 \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[2]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance328 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 31 \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance328 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 3 \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[3]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance328 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 4 \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[4]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance328 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 5 \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[5]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance328 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 6 \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[6]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance328 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 7 \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[7]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance328 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 8 \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[8]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[0]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 10 \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[10]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 11 \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[11]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 12 \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[12]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 13 \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[13]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 14 \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[14]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 15 \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[15]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 16 \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[16]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 17 \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[17]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 18 \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[18]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 19 \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[19]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 1 \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[1]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 20 \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[20]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 21 \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[21]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 22 \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[22]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 23 \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[23]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 24 \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[24]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 25 \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[25]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 26 \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[26]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 27 \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[27]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 28 \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[28]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 29 \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[29]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 2 \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[2]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 30 \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[30]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 31 \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[31]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 3 \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[3]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 4 \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[4]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 5 \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[5]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 6 \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[6]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 7 \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[7]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 8 \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[8]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance430 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 9 \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[9]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[0]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 10 \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[10]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 11 \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[11]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 12 \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[12]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 13 \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[13]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 14 \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[14]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 15 \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[15]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 16 \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[16]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 17 \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[17]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 18 \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[18]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 19 \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[19]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 1 \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[1]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 20 \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[20]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 21 \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[21]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 22 \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[22]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 23 \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[23]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 24 \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[24]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 25 \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[25]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 26 \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[26]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 27 \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[27]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 28 \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[28]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 29 \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[29]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 2 \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[2]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 30 \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[30]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 31 \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[31]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 3 \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[3]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 4 \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[4]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 5 \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[5]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 6 \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[6]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 7 \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[7]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 8 \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[8]
  attribute \hdlname "design195_5_10_inst memory_cntrl_instance546 wr_data_mem"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/memory_cntrl.v:17.16-17.27"
  wire offset 9 \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[9]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[0]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 10 \design195_5_10_inst.mod_n_counter_instance109.data_out[10]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 11 \design195_5_10_inst.mod_n_counter_instance109.data_out[11]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 12 \design195_5_10_inst.mod_n_counter_instance109.data_out[12]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 13 \design195_5_10_inst.mod_n_counter_instance109.data_out[13]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 14 \design195_5_10_inst.mod_n_counter_instance109.data_out[14]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 15 \design195_5_10_inst.mod_n_counter_instance109.data_out[15]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 16 \design195_5_10_inst.mod_n_counter_instance109.data_out[16]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 17 \design195_5_10_inst.mod_n_counter_instance109.data_out[17]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 18 \design195_5_10_inst.mod_n_counter_instance109.data_out[18]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 19 \design195_5_10_inst.mod_n_counter_instance109.data_out[19]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 1 \design195_5_10_inst.mod_n_counter_instance109.data_out[1]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 20 \design195_5_10_inst.mod_n_counter_instance109.data_out[20]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 21 \design195_5_10_inst.mod_n_counter_instance109.data_out[21]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 22 \design195_5_10_inst.mod_n_counter_instance109.data_out[22]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 23 \design195_5_10_inst.mod_n_counter_instance109.data_out[23]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 24 \design195_5_10_inst.mod_n_counter_instance109.data_out[24]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 25 \design195_5_10_inst.mod_n_counter_instance109.data_out[25]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 26 \design195_5_10_inst.mod_n_counter_instance109.data_out[26]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 27 \design195_5_10_inst.mod_n_counter_instance109.data_out[27]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 28 \design195_5_10_inst.mod_n_counter_instance109.data_out[28]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 29 \design195_5_10_inst.mod_n_counter_instance109.data_out[29]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 2 \design195_5_10_inst.mod_n_counter_instance109.data_out[2]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 30 \design195_5_10_inst.mod_n_counter_instance109.data_out[30]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 31 \design195_5_10_inst.mod_n_counter_instance109.data_out[31]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 3 \design195_5_10_inst.mod_n_counter_instance109.data_out[3]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 4 \design195_5_10_inst.mod_n_counter_instance109.data_out[4]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 5 \design195_5_10_inst.mod_n_counter_instance109.data_out[5]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 6 \design195_5_10_inst.mod_n_counter_instance109.data_out[6]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 7 \design195_5_10_inst.mod_n_counter_instance109.data_out[7]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 8 \design195_5_10_inst.mod_n_counter_instance109.data_out[8]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance109 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 9 \design195_5_10_inst.mod_n_counter_instance109.data_out[9]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[0]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 10 \design195_5_10_inst.mod_n_counter_instance215.data_out[10]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 11 \design195_5_10_inst.mod_n_counter_instance215.data_out[11]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 12 \design195_5_10_inst.mod_n_counter_instance215.data_out[12]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 13 \design195_5_10_inst.mod_n_counter_instance215.data_out[13]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 14 \design195_5_10_inst.mod_n_counter_instance215.data_out[14]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 15 \design195_5_10_inst.mod_n_counter_instance215.data_out[15]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 16 \design195_5_10_inst.mod_n_counter_instance215.data_out[16]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 17 \design195_5_10_inst.mod_n_counter_instance215.data_out[17]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 18 \design195_5_10_inst.mod_n_counter_instance215.data_out[18]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 19 \design195_5_10_inst.mod_n_counter_instance215.data_out[19]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 1 \design195_5_10_inst.mod_n_counter_instance215.data_out[1]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 20 \design195_5_10_inst.mod_n_counter_instance215.data_out[20]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 21 \design195_5_10_inst.mod_n_counter_instance215.data_out[21]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 22 \design195_5_10_inst.mod_n_counter_instance215.data_out[22]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 23 \design195_5_10_inst.mod_n_counter_instance215.data_out[23]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 24 \design195_5_10_inst.mod_n_counter_instance215.data_out[24]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 25 \design195_5_10_inst.mod_n_counter_instance215.data_out[25]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 26 \design195_5_10_inst.mod_n_counter_instance215.data_out[26]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 27 \design195_5_10_inst.mod_n_counter_instance215.data_out[27]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 28 \design195_5_10_inst.mod_n_counter_instance215.data_out[28]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 29 \design195_5_10_inst.mod_n_counter_instance215.data_out[29]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 2 \design195_5_10_inst.mod_n_counter_instance215.data_out[2]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 30 \design195_5_10_inst.mod_n_counter_instance215.data_out[30]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 31 \design195_5_10_inst.mod_n_counter_instance215.data_out[31]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 3 \design195_5_10_inst.mod_n_counter_instance215.data_out[3]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 4 \design195_5_10_inst.mod_n_counter_instance215.data_out[4]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 5 \design195_5_10_inst.mod_n_counter_instance215.data_out[5]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 6 \design195_5_10_inst.mod_n_counter_instance215.data_out[6]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 7 \design195_5_10_inst.mod_n_counter_instance215.data_out[7]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 8 \design195_5_10_inst.mod_n_counter_instance215.data_out[8]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance215 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 9 \design195_5_10_inst.mod_n_counter_instance215.data_out[9]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance326 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire \design195_5_10_inst.mod_n_counter_instance326.data_out[0]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance326 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 1 \design195_5_10_inst.mod_n_counter_instance326.data_out[1]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance326 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 2 \design195_5_10_inst.mod_n_counter_instance326.data_out[2]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance326 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 31 \design195_5_10_inst.mod_n_counter_instance326.data_out[31]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance326 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 3 \design195_5_10_inst.mod_n_counter_instance326.data_out[3]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance326 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 4 \design195_5_10_inst.mod_n_counter_instance326.data_out[4]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance326 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 5 \design195_5_10_inst.mod_n_counter_instance326.data_out[5]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance326 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 6 \design195_5_10_inst.mod_n_counter_instance326.data_out[6]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance326 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 7 \design195_5_10_inst.mod_n_counter_instance326.data_out[7]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance439 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire \design195_5_10_inst.mod_n_counter_instance439.data_out[0]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance439 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 10 \design195_5_10_inst.mod_n_counter_instance439.data_out[10]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance439 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 31 \design195_5_10_inst.mod_n_counter_instance439.data_out[31]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance439 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 4 \design195_5_10_inst.mod_n_counter_instance439.data_out[4]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[0]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 10 \design195_5_10_inst.mod_n_counter_instance545.data_out[10]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 11 \design195_5_10_inst.mod_n_counter_instance545.data_out[11]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 12 \design195_5_10_inst.mod_n_counter_instance545.data_out[12]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 13 \design195_5_10_inst.mod_n_counter_instance545.data_out[13]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 14 \design195_5_10_inst.mod_n_counter_instance545.data_out[14]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 15 \design195_5_10_inst.mod_n_counter_instance545.data_out[15]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 16 \design195_5_10_inst.mod_n_counter_instance545.data_out[16]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 17 \design195_5_10_inst.mod_n_counter_instance545.data_out[17]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 18 \design195_5_10_inst.mod_n_counter_instance545.data_out[18]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 19 \design195_5_10_inst.mod_n_counter_instance545.data_out[19]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 1 \design195_5_10_inst.mod_n_counter_instance545.data_out[1]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 20 \design195_5_10_inst.mod_n_counter_instance545.data_out[20]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 21 \design195_5_10_inst.mod_n_counter_instance545.data_out[21]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 22 \design195_5_10_inst.mod_n_counter_instance545.data_out[22]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 23 \design195_5_10_inst.mod_n_counter_instance545.data_out[23]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 24 \design195_5_10_inst.mod_n_counter_instance545.data_out[24]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 25 \design195_5_10_inst.mod_n_counter_instance545.data_out[25]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 26 \design195_5_10_inst.mod_n_counter_instance545.data_out[26]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 27 \design195_5_10_inst.mod_n_counter_instance545.data_out[27]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 28 \design195_5_10_inst.mod_n_counter_instance545.data_out[28]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 29 \design195_5_10_inst.mod_n_counter_instance545.data_out[29]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 2 \design195_5_10_inst.mod_n_counter_instance545.data_out[2]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 30 \design195_5_10_inst.mod_n_counter_instance545.data_out[30]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 31 \design195_5_10_inst.mod_n_counter_instance545.data_out[31]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 3 \design195_5_10_inst.mod_n_counter_instance545.data_out[3]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 4 \design195_5_10_inst.mod_n_counter_instance545.data_out[4]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 5 \design195_5_10_inst.mod_n_counter_instance545.data_out[5]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 6 \design195_5_10_inst.mod_n_counter_instance545.data_out[6]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 7 \design195_5_10_inst.mod_n_counter_instance545.data_out[7]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 8 \design195_5_10_inst.mod_n_counter_instance545.data_out[8]
  attribute \hdlname "design195_5_10_inst mod_n_counter_instance545 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/mod_n_counter.v:5.28-5.36"
  wire offset 9 \design195_5_10_inst.mod_n_counter_instance545.data_out[9]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire \design195_5_10_inst.parity_generator_instance214.data_out[0]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 10 \design195_5_10_inst.parity_generator_instance214.data_out[10]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 11 \design195_5_10_inst.parity_generator_instance214.data_out[11]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 12 \design195_5_10_inst.parity_generator_instance214.data_out[12]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 13 \design195_5_10_inst.parity_generator_instance214.data_out[13]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 14 \design195_5_10_inst.parity_generator_instance214.data_out[14]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 15 \design195_5_10_inst.parity_generator_instance214.data_out[15]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 16 \design195_5_10_inst.parity_generator_instance214.data_out[16]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 17 \design195_5_10_inst.parity_generator_instance214.data_out[17]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 18 \design195_5_10_inst.parity_generator_instance214.data_out[18]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 19 \design195_5_10_inst.parity_generator_instance214.data_out[19]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 1 \design195_5_10_inst.parity_generator_instance214.data_out[1]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 20 \design195_5_10_inst.parity_generator_instance214.data_out[20]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 21 \design195_5_10_inst.parity_generator_instance214.data_out[21]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 22 \design195_5_10_inst.parity_generator_instance214.data_out[22]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 23 \design195_5_10_inst.parity_generator_instance214.data_out[23]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 24 \design195_5_10_inst.parity_generator_instance214.data_out[24]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 25 \design195_5_10_inst.parity_generator_instance214.data_out[25]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 26 \design195_5_10_inst.parity_generator_instance214.data_out[26]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 27 \design195_5_10_inst.parity_generator_instance214.data_out[27]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 28 \design195_5_10_inst.parity_generator_instance214.data_out[28]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 29 \design195_5_10_inst.parity_generator_instance214.data_out[29]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 2 \design195_5_10_inst.parity_generator_instance214.data_out[2]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 30 \design195_5_10_inst.parity_generator_instance214.data_out[30]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 31 \design195_5_10_inst.parity_generator_instance214.data_out[31]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 3 \design195_5_10_inst.parity_generator_instance214.data_out[3]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 4 \design195_5_10_inst.parity_generator_instance214.data_out[4]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 5 \design195_5_10_inst.parity_generator_instance214.data_out[5]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 6 \design195_5_10_inst.parity_generator_instance214.data_out[6]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 7 \design195_5_10_inst.parity_generator_instance214.data_out[7]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 8 \design195_5_10_inst.parity_generator_instance214.data_out[8]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 9 \design195_5_10_inst.parity_generator_instance214.data_out[9]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[0]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 10 \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[10]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 11 \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[11]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 12 \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[12]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 13 \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[13]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 14 \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[14]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 15 \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[15]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 16 \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[16]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 17 \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[17]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 18 \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[18]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 19 \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[19]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 1 \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[1]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 20 \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[20]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 21 \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[21]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 22 \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[22]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 23 \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[23]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 24 \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[24]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 25 \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[25]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 26 \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[26]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 27 \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[27]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 28 \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[28]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 29 \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[29]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 2 \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[2]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 30 \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[30]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 31 \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[31]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 3 \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[3]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 4 \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[4]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 5 \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[5]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 6 \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[6]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 7 \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[7]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 8 \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[8]
  attribute \hdlname "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 9 \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[9]
  attribute \hdlname "design195_5_10_inst parity_generator_instance327 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire \design195_5_10_inst.parity_generator_instance327.data_out[0]
  attribute \hdlname "design195_5_10_inst parity_generator_instance327 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 1 \design195_5_10_inst.parity_generator_instance327.data_out[1]
  attribute \hdlname "design195_5_10_inst parity_generator_instance327 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 2 \design195_5_10_inst.parity_generator_instance327.data_out[2]
  attribute \hdlname "design195_5_10_inst parity_generator_instance327 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 31 \design195_5_10_inst.parity_generator_instance327.data_out[31]
  attribute \hdlname "design195_5_10_inst parity_generator_instance327 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 3 \design195_5_10_inst.parity_generator_instance327.data_out[3]
  attribute \hdlname "design195_5_10_inst parity_generator_instance327 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 4 \design195_5_10_inst.parity_generator_instance327.data_out[4]
  attribute \hdlname "design195_5_10_inst parity_generator_instance327 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 5 \design195_5_10_inst.parity_generator_instance327.data_out[5]
  attribute \hdlname "design195_5_10_inst parity_generator_instance327 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 6 \design195_5_10_inst.parity_generator_instance327.data_out[6]
  attribute \hdlname "design195_5_10_inst parity_generator_instance327 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 7 \design195_5_10_inst.parity_generator_instance327.data_out[7]
  attribute \hdlname "design195_5_10_inst parity_generator_instance327 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 8 \design195_5_10_inst.parity_generator_instance327.data_out[8]
  attribute \hdlname "design195_5_10_inst parity_generator_instance327 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[0]
  attribute \hdlname "design195_5_10_inst parity_generator_instance327 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 1 \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[1]
  attribute \hdlname "design195_5_10_inst parity_generator_instance327 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 2 \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[2]
  attribute \hdlname "design195_5_10_inst parity_generator_instance327 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 31 \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[31]
  attribute \hdlname "design195_5_10_inst parity_generator_instance327 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 3 \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[3]
  attribute \hdlname "design195_5_10_inst parity_generator_instance327 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 4 \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[4]
  attribute \hdlname "design195_5_10_inst parity_generator_instance327 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 5 \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[5]
  attribute \hdlname "design195_5_10_inst parity_generator_instance327 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 6 \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[6]
  attribute \hdlname "design195_5_10_inst parity_generator_instance327 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 7 \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[7]
  attribute \hdlname "design195_5_10_inst parity_generator_instance327 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 8 \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[8]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire \design195_5_10_inst.parity_generator_instance437.data_out[0]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 16 \design195_5_10_inst.parity_generator_instance437.data_out[16]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 17 \design195_5_10_inst.parity_generator_instance437.data_out[17]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 18 \design195_5_10_inst.parity_generator_instance437.data_out[18]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 19 \design195_5_10_inst.parity_generator_instance437.data_out[19]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 20 \design195_5_10_inst.parity_generator_instance437.data_out[20]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 21 \design195_5_10_inst.parity_generator_instance437.data_out[21]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 22 \design195_5_10_inst.parity_generator_instance437.data_out[22]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 23 \design195_5_10_inst.parity_generator_instance437.data_out[23]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 24 \design195_5_10_inst.parity_generator_instance437.data_out[24]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 25 \design195_5_10_inst.parity_generator_instance437.data_out[25]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 2 \design195_5_10_inst.parity_generator_instance437.data_out[2]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 31 \design195_5_10_inst.parity_generator_instance437.data_out[31]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 3 \design195_5_10_inst.parity_generator_instance437.data_out[3]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 4 \design195_5_10_inst.parity_generator_instance437.data_out[4]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 5 \design195_5_10_inst.parity_generator_instance437.data_out[5]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 6 \design195_5_10_inst.parity_generator_instance437.data_out[6]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 7 \design195_5_10_inst.parity_generator_instance437.data_out[7]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 8 \design195_5_10_inst.parity_generator_instance437.data_out[8]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[0]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 16 \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[16]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 17 \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[17]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 18 \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[18]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 19 \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[19]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 20 \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[20]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 21 \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[21]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 22 \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[22]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 23 \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[23]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 24 \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[24]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 25 \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[25]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 2 \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[2]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 31 \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[31]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 3 \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[3]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 4 \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[4]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 5 \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[5]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 6 \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[6]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 7 \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[7]
  attribute \hdlname "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 8 \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[8]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire \design195_5_10_inst.parity_generator_instance543.data_out[0]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 10 \design195_5_10_inst.parity_generator_instance543.data_out[10]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 11 \design195_5_10_inst.parity_generator_instance543.data_out[11]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 12 \design195_5_10_inst.parity_generator_instance543.data_out[12]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 13 \design195_5_10_inst.parity_generator_instance543.data_out[13]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 14 \design195_5_10_inst.parity_generator_instance543.data_out[14]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 15 \design195_5_10_inst.parity_generator_instance543.data_out[15]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 16 \design195_5_10_inst.parity_generator_instance543.data_out[16]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 2 \design195_5_10_inst.parity_generator_instance543.data_out[2]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 3 \design195_5_10_inst.parity_generator_instance543.data_out[3]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 4 \design195_5_10_inst.parity_generator_instance543.data_out[4]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 5 \design195_5_10_inst.parity_generator_instance543.data_out[5]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 6 \design195_5_10_inst.parity_generator_instance543.data_out[6]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 7 \design195_5_10_inst.parity_generator_instance543.data_out[7]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 8 \design195_5_10_inst.parity_generator_instance543.data_out[8]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:5.28-5.36"
  wire offset 9 \design195_5_10_inst.parity_generator_instance543.data_out[9]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[0]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 10 \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[10]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 11 \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[11]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 12 \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[12]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 13 \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[13]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 14 \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[14]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 15 \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[15]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 16 \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[16]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 2 \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[2]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 3 \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[3]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 4 \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[4]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 5 \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[5]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 6 \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[6]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 7 \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[7]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 8 \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[8]
  attribute \hdlname "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/paritygenerator_top.v:30.28-30.36"
  wire offset 9 \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[9]
  attribute \hdlname "design195_5_10_inst register_instance105 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire \design195_5_10_inst.register_instance105.data_out[0]
  attribute \hdlname "design195_5_10_inst register_instance105 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire offset 1 \design195_5_10_inst.register_instance105.data_out[1]
  attribute \hdlname "design195_5_10_inst register_instance105 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire offset 2 \design195_5_10_inst.register_instance105.data_out[2]
  attribute \hdlname "design195_5_10_inst register_instance105 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire offset 3 \design195_5_10_inst.register_instance105.data_out[3]
  attribute \hdlname "design195_5_10_inst register_instance105 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire offset 4 \design195_5_10_inst.register_instance105.data_out[4]
  attribute \hdlname "design195_5_10_inst register_instance105 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire offset 5 \design195_5_10_inst.register_instance105.data_out[5]
  attribute \hdlname "design195_5_10_inst register_instance105 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire offset 6 \design195_5_10_inst.register_instance105.data_out[6]
  attribute \hdlname "design195_5_10_inst register_instance105 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire offset 7 \design195_5_10_inst.register_instance105.data_out[7]
  attribute \hdlname "design195_5_10_inst register_instance211 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire \design195_5_10_inst.register_instance211.data_out[0]
  attribute \hdlname "design195_5_10_inst register_instance211 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire offset 1 \design195_5_10_inst.register_instance211.data_out[1]
  attribute \hdlname "design195_5_10_inst register_instance211 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire offset 2 \design195_5_10_inst.register_instance211.data_out[2]
  attribute \hdlname "design195_5_10_inst register_instance211 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire offset 3 \design195_5_10_inst.register_instance211.data_out[3]
  attribute \hdlname "design195_5_10_inst register_instance211 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire offset 4 \design195_5_10_inst.register_instance211.data_out[4]
  attribute \hdlname "design195_5_10_inst register_instance211 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire offset 5 \design195_5_10_inst.register_instance211.data_out[5]
  attribute \hdlname "design195_5_10_inst register_instance211 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire offset 6 \design195_5_10_inst.register_instance211.data_out[6]
  attribute \hdlname "design195_5_10_inst register_instance211 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire offset 7 \design195_5_10_inst.register_instance211.data_out[7]
  attribute \hdlname "design195_5_10_inst register_instance323 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire offset 10 \design195_5_10_inst.register_instance323.data_out[10]
  attribute \hdlname "design195_5_10_inst register_instance323 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire offset 11 \design195_5_10_inst.register_instance323.data_out[11]
  attribute \hdlname "design195_5_10_inst register_instance323 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire offset 18 \design195_5_10_inst.register_instance323.data_out[18]
  attribute \hdlname "design195_5_10_inst register_instance323 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire offset 22 \design195_5_10_inst.register_instance323.data_out[22]
  attribute \hdlname "design195_5_10_inst register_instance323 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire offset 23 \design195_5_10_inst.register_instance323.data_out[23]
  attribute \hdlname "design195_5_10_inst register_instance323 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire offset 2 \design195_5_10_inst.register_instance323.data_out[2]
  attribute \hdlname "design195_5_10_inst register_instance323 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire offset 3 \design195_5_10_inst.register_instance323.data_out[3]
  attribute \hdlname "design195_5_10_inst register_instance323 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire offset 4 \design195_5_10_inst.register_instance323.data_out[4]
  attribute \hdlname "design195_5_10_inst register_instance549 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire offset 10 \design195_5_10_inst.register_instance549.data_out[10]
  attribute \hdlname "design195_5_10_inst register_instance549 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire offset 11 \design195_5_10_inst.register_instance549.data_out[11]
  attribute \hdlname "design195_5_10_inst register_instance549 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire offset 18 \design195_5_10_inst.register_instance549.data_out[18]
  attribute \hdlname "design195_5_10_inst register_instance549 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire offset 22 \design195_5_10_inst.register_instance549.data_out[22]
  attribute \hdlname "design195_5_10_inst register_instance549 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire offset 23 \design195_5_10_inst.register_instance549.data_out[23]
  attribute \hdlname "design195_5_10_inst register_instance549 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire offset 2 \design195_5_10_inst.register_instance549.data_out[2]
  attribute \hdlname "design195_5_10_inst register_instance549 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire offset 3 \design195_5_10_inst.register_instance549.data_out[3]
  attribute \hdlname "design195_5_10_inst register_instance549 data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/register.v:7.24-7.32"
  wire offset 4 \design195_5_10_inst.register_instance549.data_out[4]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 10 \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[10]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 11 \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[11]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 12 \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[12]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 13 \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[13]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 14 \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[14]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 15 \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[15]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 16 \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[16]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 17 \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[17]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 18 \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[18]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 19 \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[19]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 1 \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[1]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 20 \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[20]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 21 \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[21]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 22 \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[22]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 23 \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[23]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 24 \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[24]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 25 \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[25]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 26 \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[26]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 27 \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[27]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 28 \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[28]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 29 \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[29]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 2 \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[2]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 30 \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[30]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 31 \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[31]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 3 \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[3]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 4 \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[4]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 5 \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[5]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 6 \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[6]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 7 \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[7]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 8 \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[8]
  attribute \hdlname "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 9 \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[9]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[0]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 10 \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[10]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 11 \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[11]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 12 \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[12]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 13 \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[13]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 14 \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[14]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 15 \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[15]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 16 \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[16]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 17 \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[17]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 18 \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[18]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 19 \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[19]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 1 \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[1]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 20 \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[20]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 21 \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[21]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 22 \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[22]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 23 \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[23]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 24 \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[24]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 25 \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[25]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 26 \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[26]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 27 \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[27]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 28 \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[28]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 29 \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[29]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 2 \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[2]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 30 \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[30]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 31 \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[31]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 3 \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[3]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 4 \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[4]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 5 \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[5]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 6 \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[6]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 7 \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[7]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 8 \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[8]
  attribute \hdlname "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 9 \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[9]
  attribute \hdlname "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0]
  attribute \hdlname "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 16 \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[16]
  attribute \hdlname "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 17 \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[17]
  attribute \hdlname "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 18 \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[18]
  attribute \hdlname "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 19 \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[19]
  attribute \hdlname "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 1 \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1]
  attribute \hdlname "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 20 \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[20]
  attribute \hdlname "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 21 \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[21]
  attribute \hdlname "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 22 \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[22]
  attribute \hdlname "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 23 \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[23]
  attribute \hdlname "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 24 \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[24]
  attribute \hdlname "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 2 \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2]
  attribute \hdlname "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 31 \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[31]
  attribute \hdlname "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 3 \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3]
  attribute \hdlname "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 4 \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[4]
  attribute \hdlname "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 5 \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[5]
  attribute \hdlname "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 6 \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[6]
  attribute \hdlname "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 7 \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[7]
  attribute \hdlname "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[0]
  attribute \hdlname "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 10 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[10]
  attribute \hdlname "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 11 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[11]
  attribute \hdlname "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 12 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[12]
  attribute \hdlname "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 13 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[13]
  attribute \hdlname "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 14 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[14]
  attribute \hdlname "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 15 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[15]
  attribute \hdlname "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 16 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[16]
  attribute \hdlname "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 17 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[17]
  attribute \hdlname "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 19 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[19]
  attribute \hdlname "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 20 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[20]
  attribute \hdlname "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 21 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[21]
  attribute \hdlname "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 22 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[22]
  attribute \hdlname "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 23 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[23]
  attribute \hdlname "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 24 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[24]
  attribute \hdlname "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 25 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[25]
  attribute \hdlname "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 26 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[26]
  attribute \hdlname "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 27 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[27]
  attribute \hdlname "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 28 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[28]
  attribute \hdlname "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 29 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[29]
  attribute \hdlname "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 2 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[2]
  attribute \hdlname "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 30 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[30]
  attribute \hdlname "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 31 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[31]
  attribute \hdlname "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 3 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[3]
  attribute \hdlname "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 4 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[4]
  attribute \hdlname "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 5 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[5]
  attribute \hdlname "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 6 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[6]
  attribute \hdlname "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 7 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[7]
  attribute \hdlname "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 8 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[8]
  attribute \hdlname "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out"
  attribute \init 1'0
  attribute \keep 1
  attribute \src "../../../../.././rtl/shift_reg_top.v:28.28-28.36"
  wire offset 9 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[9]
  wire \emu_init_new_data_1401[0]
  wire offset 10 \emu_init_new_data_1401[10]
  wire offset 11 \emu_init_new_data_1401[11]
  wire offset 12 \emu_init_new_data_1401[12]
  wire offset 13 \emu_init_new_data_1401[13]
  wire offset 14 \emu_init_new_data_1401[14]
  wire offset 15 \emu_init_new_data_1401[15]
  wire offset 16 \emu_init_new_data_1401[16]
  wire offset 17 \emu_init_new_data_1401[17]
  wire offset 18 \emu_init_new_data_1401[18]
  wire offset 19 \emu_init_new_data_1401[19]
  wire offset 1 \emu_init_new_data_1401[1]
  wire offset 20 \emu_init_new_data_1401[20]
  wire offset 21 \emu_init_new_data_1401[21]
  wire offset 22 \emu_init_new_data_1401[22]
  wire offset 23 \emu_init_new_data_1401[23]
  wire offset 24 \emu_init_new_data_1401[24]
  wire offset 25 \emu_init_new_data_1401[25]
  wire offset 26 \emu_init_new_data_1401[26]
  wire offset 27 \emu_init_new_data_1401[27]
  wire offset 28 \emu_init_new_data_1401[28]
  wire offset 29 \emu_init_new_data_1401[29]
  wire offset 2 \emu_init_new_data_1401[2]
  wire offset 30 \emu_init_new_data_1401[30]
  wire offset 31 \emu_init_new_data_1401[31]
  wire offset 3 \emu_init_new_data_1401[3]
  wire offset 4 \emu_init_new_data_1401[4]
  wire offset 5 \emu_init_new_data_1401[5]
  wire offset 6 \emu_init_new_data_1401[6]
  wire offset 7 \emu_init_new_data_1401[7]
  wire offset 8 \emu_init_new_data_1401[8]
  wire offset 9 \emu_init_new_data_1401[9]
  wire \emu_init_new_data_1418[0]
  wire offset 10 \emu_init_new_data_1418[10]
  wire offset 11 \emu_init_new_data_1418[11]
  wire offset 12 \emu_init_new_data_1418[12]
  wire offset 13 \emu_init_new_data_1418[13]
  wire offset 14 \emu_init_new_data_1418[14]
  wire offset 15 \emu_init_new_data_1418[15]
  wire offset 16 \emu_init_new_data_1418[16]
  wire offset 17 \emu_init_new_data_1418[17]
  wire offset 18 \emu_init_new_data_1418[18]
  wire offset 19 \emu_init_new_data_1418[19]
  wire offset 1 \emu_init_new_data_1418[1]
  wire offset 20 \emu_init_new_data_1418[20]
  wire offset 21 \emu_init_new_data_1418[21]
  wire offset 22 \emu_init_new_data_1418[22]
  wire offset 23 \emu_init_new_data_1418[23]
  wire offset 24 \emu_init_new_data_1418[24]
  wire offset 25 \emu_init_new_data_1418[25]
  wire offset 26 \emu_init_new_data_1418[26]
  wire offset 27 \emu_init_new_data_1418[27]
  wire offset 28 \emu_init_new_data_1418[28]
  wire offset 29 \emu_init_new_data_1418[29]
  wire offset 2 \emu_init_new_data_1418[2]
  wire offset 30 \emu_init_new_data_1418[30]
  wire offset 31 \emu_init_new_data_1418[31]
  wire offset 3 \emu_init_new_data_1418[3]
  wire offset 4 \emu_init_new_data_1418[4]
  wire offset 5 \emu_init_new_data_1418[5]
  wire offset 6 \emu_init_new_data_1418[6]
  wire offset 7 \emu_init_new_data_1418[7]
  wire offset 8 \emu_init_new_data_1418[8]
  wire offset 9 \emu_init_new_data_1418[9]
  wire \emu_init_new_data_1435[0]
  wire offset 10 \emu_init_new_data_1435[10]
  wire offset 11 \emu_init_new_data_1435[11]
  wire offset 12 \emu_init_new_data_1435[12]
  wire offset 13 \emu_init_new_data_1435[13]
  wire offset 14 \emu_init_new_data_1435[14]
  wire offset 15 \emu_init_new_data_1435[15]
  wire offset 16 \emu_init_new_data_1435[16]
  wire offset 17 \emu_init_new_data_1435[17]
  wire offset 18 \emu_init_new_data_1435[18]
  wire offset 19 \emu_init_new_data_1435[19]
  wire offset 1 \emu_init_new_data_1435[1]
  wire offset 20 \emu_init_new_data_1435[20]
  wire offset 21 \emu_init_new_data_1435[21]
  wire offset 22 \emu_init_new_data_1435[22]
  wire offset 23 \emu_init_new_data_1435[23]
  wire offset 24 \emu_init_new_data_1435[24]
  wire offset 25 \emu_init_new_data_1435[25]
  wire offset 26 \emu_init_new_data_1435[26]
  wire offset 27 \emu_init_new_data_1435[27]
  wire offset 28 \emu_init_new_data_1435[28]
  wire offset 29 \emu_init_new_data_1435[29]
  wire offset 2 \emu_init_new_data_1435[2]
  wire offset 30 \emu_init_new_data_1435[30]
  wire offset 31 \emu_init_new_data_1435[31]
  wire offset 3 \emu_init_new_data_1435[3]
  wire offset 4 \emu_init_new_data_1435[4]
  wire offset 5 \emu_init_new_data_1435[5]
  wire offset 6 \emu_init_new_data_1435[6]
  wire offset 7 \emu_init_new_data_1435[7]
  wire offset 8 \emu_init_new_data_1435[8]
  wire offset 9 \emu_init_new_data_1435[9]
  wire \emu_init_new_data_1452[0]
  wire offset 10 \emu_init_new_data_1452[10]
  wire offset 11 \emu_init_new_data_1452[11]
  wire offset 12 \emu_init_new_data_1452[12]
  wire offset 13 \emu_init_new_data_1452[13]
  wire offset 14 \emu_init_new_data_1452[14]
  wire offset 15 \emu_init_new_data_1452[15]
  wire offset 16 \emu_init_new_data_1452[16]
  wire offset 17 \emu_init_new_data_1452[17]
  wire offset 18 \emu_init_new_data_1452[18]
  wire offset 19 \emu_init_new_data_1452[19]
  wire offset 1 \emu_init_new_data_1452[1]
  wire offset 20 \emu_init_new_data_1452[20]
  wire offset 21 \emu_init_new_data_1452[21]
  wire offset 22 \emu_init_new_data_1452[22]
  wire offset 23 \emu_init_new_data_1452[23]
  wire offset 24 \emu_init_new_data_1452[24]
  wire offset 25 \emu_init_new_data_1452[25]
  wire offset 26 \emu_init_new_data_1452[26]
  wire offset 27 \emu_init_new_data_1452[27]
  wire offset 28 \emu_init_new_data_1452[28]
  wire offset 29 \emu_init_new_data_1452[29]
  wire offset 2 \emu_init_new_data_1452[2]
  wire offset 30 \emu_init_new_data_1452[30]
  wire offset 31 \emu_init_new_data_1452[31]
  wire offset 3 \emu_init_new_data_1452[3]
  wire offset 4 \emu_init_new_data_1452[4]
  wire offset 5 \emu_init_new_data_1452[5]
  wire offset 6 \emu_init_new_data_1452[6]
  wire offset 7 \emu_init_new_data_1452[7]
  wire offset 8 \emu_init_new_data_1452[8]
  wire offset 9 \emu_init_new_data_1452[9]
  wire \emu_init_new_data_1469[0]
  wire offset 10 \emu_init_new_data_1469[10]
  wire offset 11 \emu_init_new_data_1469[11]
  wire offset 12 \emu_init_new_data_1469[12]
  wire offset 13 \emu_init_new_data_1469[13]
  wire offset 14 \emu_init_new_data_1469[14]
  wire offset 15 \emu_init_new_data_1469[15]
  wire offset 16 \emu_init_new_data_1469[16]
  wire offset 17 \emu_init_new_data_1469[17]
  wire offset 18 \emu_init_new_data_1469[18]
  wire offset 19 \emu_init_new_data_1469[19]
  wire offset 1 \emu_init_new_data_1469[1]
  wire offset 20 \emu_init_new_data_1469[20]
  wire offset 21 \emu_init_new_data_1469[21]
  wire offset 22 \emu_init_new_data_1469[22]
  wire offset 23 \emu_init_new_data_1469[23]
  wire offset 24 \emu_init_new_data_1469[24]
  wire offset 25 \emu_init_new_data_1469[25]
  wire offset 26 \emu_init_new_data_1469[26]
  wire offset 27 \emu_init_new_data_1469[27]
  wire offset 28 \emu_init_new_data_1469[28]
  wire offset 29 \emu_init_new_data_1469[29]
  wire offset 2 \emu_init_new_data_1469[2]
  wire offset 30 \emu_init_new_data_1469[30]
  wire offset 31 \emu_init_new_data_1469[31]
  wire offset 3 \emu_init_new_data_1469[3]
  wire offset 4 \emu_init_new_data_1469[4]
  wire offset 5 \emu_init_new_data_1469[5]
  wire offset 6 \emu_init_new_data_1469[6]
  wire offset 7 \emu_init_new_data_1469[7]
  wire offset 8 \emu_init_new_data_1469[8]
  wire offset 9 \emu_init_new_data_1469[9]
  attribute \init 1'0
  attribute \keep 1
  wire \emu_init_sel_1399
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22"
  wire width 32 input 3 \in
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24"
  wire width 32 output 4 \out
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:17.12-17.15"
  wire input 2 \rst
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire \tmp[0]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 100 \tmp[100]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 101 \tmp[101]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 102 \tmp[102]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 103 \tmp[103]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 104 \tmp[104]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 105 \tmp[105]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 106 \tmp[106]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 107 \tmp[107]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 108 \tmp[108]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 109 \tmp[109]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 10 \tmp[10]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 110 \tmp[110]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 111 \tmp[111]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 112 \tmp[112]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 113 \tmp[113]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 114 \tmp[114]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 115 \tmp[115]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 116 \tmp[116]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 117 \tmp[117]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 118 \tmp[118]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 119 \tmp[119]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 11 \tmp[11]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 120 \tmp[120]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 121 \tmp[121]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 122 \tmp[122]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 123 \tmp[123]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 124 \tmp[124]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 125 \tmp[125]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 126 \tmp[126]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 127 \tmp[127]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 128 \tmp[128]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 129 \tmp[129]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 12 \tmp[12]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 130 \tmp[130]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 131 \tmp[131]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 132 \tmp[132]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 133 \tmp[133]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 134 \tmp[134]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 135 \tmp[135]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 136 \tmp[136]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 137 \tmp[137]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 138 \tmp[138]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 139 \tmp[139]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 13 \tmp[13]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 140 \tmp[140]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 141 \tmp[141]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 142 \tmp[142]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 143 \tmp[143]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 144 \tmp[144]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 145 \tmp[145]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 146 \tmp[146]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 147 \tmp[147]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 148 \tmp[148]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 149 \tmp[149]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 14 \tmp[14]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 150 \tmp[150]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 151 \tmp[151]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 152 \tmp[152]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 153 \tmp[153]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 154 \tmp[154]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 155 \tmp[155]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 156 \tmp[156]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 157 \tmp[157]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 158 \tmp[158]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 159 \tmp[159]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 15 \tmp[15]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 16 \tmp[16]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 17 \tmp[17]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 18 \tmp[18]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 19 \tmp[19]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 1 \tmp[1]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 20 \tmp[20]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 21 \tmp[21]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 22 \tmp[22]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 23 \tmp[23]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 24 \tmp[24]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 25 \tmp[25]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 26 \tmp[26]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 27 \tmp[27]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 28 \tmp[28]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 29 \tmp[29]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 2 \tmp[2]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 30 \tmp[30]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 31 \tmp[31]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 32 \tmp[32]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 33 \tmp[33]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 34 \tmp[34]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 35 \tmp[35]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 36 \tmp[36]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 37 \tmp[37]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 38 \tmp[38]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 39 \tmp[39]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 3 \tmp[3]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 40 \tmp[40]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 41 \tmp[41]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 42 \tmp[42]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 43 \tmp[43]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 44 \tmp[44]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 45 \tmp[45]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 46 \tmp[46]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 47 \tmp[47]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 48 \tmp[48]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 49 \tmp[49]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 4 \tmp[4]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 50 \tmp[50]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 51 \tmp[51]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 52 \tmp[52]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 53 \tmp[53]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 54 \tmp[54]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 55 \tmp[55]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 56 \tmp[56]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 57 \tmp[57]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 58 \tmp[58]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 59 \tmp[59]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 5 \tmp[5]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 60 \tmp[60]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 61 \tmp[61]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 62 \tmp[62]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 63 \tmp[63]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 64 \tmp[64]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 65 \tmp[65]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 66 \tmp[66]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 67 \tmp[67]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 68 \tmp[68]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 69 \tmp[69]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 6 \tmp[6]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 70 \tmp[70]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 71 \tmp[71]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 72 \tmp[72]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 73 \tmp[73]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 74 \tmp[74]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 75 \tmp[75]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 76 \tmp[76]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 77 \tmp[77]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 78 \tmp[78]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 79 \tmp[79]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 7 \tmp[7]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 80 \tmp[80]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 81 \tmp[81]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 82 \tmp[82]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 83 \tmp[83]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 84 \tmp[84]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 85 \tmp[85]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 86 \tmp[86]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 87 \tmp[87]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 88 \tmp[88]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 89 \tmp[89]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 8 \tmp[8]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 90 \tmp[90]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 91 \tmp[91]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 92 \tmp[92]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 93 \tmp[93]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 94 \tmp[94]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 95 \tmp[95]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 96 \tmp[96]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 97 \tmp[97]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 98 \tmp[98]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 99 \tmp[99]
  attribute \init 1'0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23"
  wire offset 9 \tmp[9]
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128411
    parameter \INIT_VALUE 134678280
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[1] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[17] $ibuf_rst \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[16] }
    connect \Y $abc$128410$abc$64559$li531_li531
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128412
    parameter \INIT_VALUE 4'1001
    connect \A { \emu_init_new_data_1435[15] \emu_init_new_data_1435[31] }
    connect \Y $abc$128410$new_new_n2566__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128413
    parameter \INIT_VALUE 64'1001000000001001000000000000000000000000000000001001000000001001
    connect \A { \emu_init_new_data_1435[8] \emu_init_new_data_1435[24] \emu_init_new_data_1435[12] \emu_init_new_data_1435[28] \emu_init_new_data_1435[13] \emu_init_new_data_1435[29] }
    connect \Y $abc$128410$new_new_n2567__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128414
    parameter \INIT_VALUE 64'1001000000001001000000000000000000000000000000001001000000001001
    connect \A { \emu_init_new_data_1435[1] \emu_init_new_data_1435[17] \emu_init_new_data_1435[2] \emu_init_new_data_1435[18] \emu_init_new_data_1435[3] \emu_init_new_data_1435[19] }
    connect \Y $abc$128410$new_new_n2568__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128415
    parameter \INIT_VALUE 64'1001000000001001000000000000000000000000000000001001000000001001
    connect \A { \emu_init_new_data_1435[9] \emu_init_new_data_1435[25] \emu_init_new_data_1435[10] \emu_init_new_data_1435[26] \emu_init_new_data_1435[11] \emu_init_new_data_1435[27] }
    connect \Y $abc$128410$new_new_n2569__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128416
    parameter \INIT_VALUE 64'1001000000001001000000000000000000000000000000001001000000001001
    connect \A { \emu_init_new_data_1435[4] \emu_init_new_data_1435[20] \emu_init_new_data_1435[5] \emu_init_new_data_1435[21] \emu_init_new_data_1435[7] \emu_init_new_data_1435[23] }
    connect \Y $abc$128410$new_new_n2570__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128417
    parameter \INIT_VALUE 64'1001000000001001000000000000000000000000000000001001000000001001
    connect \A { \emu_init_new_data_1435[0] \emu_init_new_data_1435[16] \emu_init_new_data_1435[6] \emu_init_new_data_1435[22] \emu_init_new_data_1435[14] \emu_init_new_data_1435[30] }
    connect \Y $abc$128410$new_new_n2571__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128418
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { $abc$128410$new_new_n2571__ $abc$128410$new_new_n2570__ $abc$128410$new_new_n2569__ $abc$128410$new_new_n2568__ $abc$128410$new_new_n2567__ $abc$128410$new_new_n2566__ }
    connect \Y $abc$128410$new_new_n2572__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128419
    parameter \INIT_VALUE 16'0000000001111101
    connect \A { $ibuf_rst $abc$128410$new_new_n2572__ \emu_init_new_data_1435[31] \emu_init_sel_1399 }
    connect \Y $abc$128410$abc$64559$li529_li529
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128420
    parameter \INIT_VALUE 16'0000000001111101
    connect \A { $ibuf_rst $abc$128410$new_new_n2572__ \emu_init_new_data_1435[30] \emu_init_sel_1399 }
    connect \Y $abc$128410$abc$64559$li528_li528
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128421
    parameter \INIT_VALUE 16'0000000001111101
    connect \A { $ibuf_rst $abc$128410$new_new_n2572__ \emu_init_new_data_1435[29] \emu_init_sel_1399 }
    connect \Y $abc$128410$abc$64559$li527_li527
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128422
    parameter \INIT_VALUE 16'0000000001111101
    connect \A { $ibuf_rst $abc$128410$new_new_n2572__ \emu_init_new_data_1435[28] \emu_init_sel_1399 }
    connect \Y $abc$128410$abc$64559$li526_li526
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128423
    parameter \INIT_VALUE 16'0000000001111101
    connect \A { $ibuf_rst $abc$128410$new_new_n2572__ \emu_init_new_data_1435[27] \emu_init_sel_1399 }
    connect \Y $abc$128410$abc$64559$li525_li525
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128424
    parameter \INIT_VALUE 16'0000000001111101
    connect \A { $ibuf_rst $abc$128410$new_new_n2572__ \emu_init_new_data_1435[26] \emu_init_sel_1399 }
    connect \Y $abc$128410$abc$64559$li524_li524
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128425
    parameter \INIT_VALUE 16'0000000001111101
    connect \A { $ibuf_rst $abc$128410$new_new_n2572__ \emu_init_new_data_1435[25] \emu_init_sel_1399 }
    connect \Y $abc$128410$abc$64559$li523_li523
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128426
    parameter \INIT_VALUE 16'0000000001111101
    connect \A { $ibuf_rst $abc$128410$new_new_n2572__ \emu_init_new_data_1435[24] \emu_init_sel_1399 }
    connect \Y $abc$128410$abc$64559$li522_li522
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128427
    parameter \INIT_VALUE 16'0000000001111101
    connect \A { $ibuf_rst $abc$128410$new_new_n2572__ \emu_init_new_data_1435[23] \emu_init_sel_1399 }
    connect \Y $abc$128410$abc$64559$li521_li521
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128428
    parameter \INIT_VALUE 16'0000000001111101
    connect \A { $ibuf_rst $abc$128410$new_new_n2572__ \emu_init_new_data_1435[22] \emu_init_sel_1399 }
    connect \Y $abc$128410$abc$64559$li520_li520
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128429
    parameter \INIT_VALUE 16'0000000001111101
    connect \A { $ibuf_rst $abc$128410$new_new_n2572__ \emu_init_new_data_1435[21] \emu_init_sel_1399 }
    connect \Y $abc$128410$abc$64559$li519_li519
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128430
    parameter \INIT_VALUE 16'0000000001111101
    connect \A { $ibuf_rst $abc$128410$new_new_n2572__ \emu_init_new_data_1435[20] \emu_init_sel_1399 }
    connect \Y $abc$128410$abc$64559$li518_li518
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128431
    parameter \INIT_VALUE 16'0000000001111101
    connect \A { $ibuf_rst $abc$128410$new_new_n2572__ \emu_init_new_data_1435[19] \emu_init_sel_1399 }
    connect \Y $abc$128410$abc$64559$li517_li517
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128432
    parameter \INIT_VALUE 16'0000000001111101
    connect \A { $ibuf_rst $abc$128410$new_new_n2572__ \emu_init_new_data_1435[18] \emu_init_sel_1399 }
    connect \Y $abc$128410$abc$64559$li516_li516
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128433
    parameter \INIT_VALUE 16'0000000001111101
    connect \A { $ibuf_rst $abc$128410$new_new_n2572__ \emu_init_new_data_1435[17] \emu_init_sel_1399 }
    connect \Y $abc$128410$abc$64559$li515_li515
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128434
    parameter \INIT_VALUE 16'0000000001111101
    connect \A { $ibuf_rst $abc$128410$new_new_n2572__ \emu_init_new_data_1435[16] \emu_init_sel_1399 }
    connect \Y $abc$128410$abc$64559$li514_li514
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128435
    parameter \INIT_VALUE 16'0001010000000000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1435[23] \emu_init_new_data_1435[31] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li513_li513
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128436
    parameter \INIT_VALUE 16'0001010000000000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1435[22] \emu_init_new_data_1435[30] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li512_li512
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128437
    parameter \INIT_VALUE 16'0001010000000000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1435[21] \emu_init_new_data_1435[29] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li511_li511
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128438
    parameter \INIT_VALUE 16'0001010000000000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1435[20] \emu_init_new_data_1435[28] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li510_li510
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128439
    parameter \INIT_VALUE 16'0001010000000000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1435[19] \emu_init_new_data_1435[27] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li509_li509
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128440
    parameter \INIT_VALUE 16'0001010000000000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1435[18] \emu_init_new_data_1435[26] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li508_li508
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128441
    parameter \INIT_VALUE 16'0001010000000000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1435[17] \emu_init_new_data_1435[25] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li507_li507
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128442
    parameter \INIT_VALUE 16'0001010000000000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1435[16] \emu_init_new_data_1435[24] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li506_li506
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128443
    parameter \INIT_VALUE 16'0000000001111111
    connect \A { $ibuf_rst \emu_init_new_data_1435[7] \emu_init_sel_1399 \emu_init_new_data_1435[15] }
    connect \Y $abc$128410$abc$64559$li505_li505
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128444
    parameter \INIT_VALUE 16'0000000001111111
    connect \A { $ibuf_rst \emu_init_new_data_1435[14] \emu_init_sel_1399 \emu_init_new_data_1435[6] }
    connect \Y $abc$128410$abc$64559$li504_li504
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128445
    parameter \INIT_VALUE 16'0000000001111111
    connect \A { $ibuf_rst \emu_init_new_data_1435[5] \emu_init_sel_1399 \emu_init_new_data_1435[13] }
    connect \Y $abc$128410$abc$64559$li503_li503
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128446
    parameter \INIT_VALUE 16'0000000001111111
    connect \A { $ibuf_rst \emu_init_new_data_1435[4] \emu_init_sel_1399 \emu_init_new_data_1435[12] }
    connect \Y $abc$128410$abc$64559$li502_li502
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128447
    parameter \INIT_VALUE 16'0000000001111111
    connect \A { $ibuf_rst \emu_init_new_data_1435[3] \emu_init_sel_1399 \emu_init_new_data_1435[11] }
    connect \Y $abc$128410$abc$64559$li501_li501
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128448
    parameter \INIT_VALUE 16'0000000001111111
    connect \A { $ibuf_rst \emu_init_new_data_1435[2] \emu_init_sel_1399 \emu_init_new_data_1435[10] }
    connect \Y $abc$128410$abc$64559$li500_li500
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128449
    parameter \INIT_VALUE 16'0000000001111111
    connect \A { $ibuf_rst \emu_init_new_data_1435[1] \emu_init_sel_1399 \emu_init_new_data_1435[9] }
    connect \Y $abc$128410$abc$64559$li499_li499
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128450
    parameter \INIT_VALUE 16'0000000001111111
    connect \A { $ibuf_rst \emu_init_new_data_1435[0] \emu_init_sel_1399 \emu_init_new_data_1435[8] }
    connect \Y $abc$128410$abc$64559$li498_li498
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128451
    parameter \INIT_VALUE 4'1001
    connect \A { \emu_init_new_data_1418[15] \emu_init_new_data_1418[31] }
    connect \Y $abc$128410$new_new_n2605__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128452
    parameter \INIT_VALUE 64'1001000000001001000000000000000000000000000000001001000000001001
    connect \A { \emu_init_new_data_1418[8] \emu_init_new_data_1418[24] \emu_init_new_data_1418[12] \emu_init_new_data_1418[28] \emu_init_new_data_1418[13] \emu_init_new_data_1418[29] }
    connect \Y $abc$128410$new_new_n2606__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128453
    parameter \INIT_VALUE 64'1001000000001001000000000000000000000000000000001001000000001001
    connect \A { \emu_init_new_data_1418[1] \emu_init_new_data_1418[17] \emu_init_new_data_1418[2] \emu_init_new_data_1418[18] \emu_init_new_data_1418[3] \emu_init_new_data_1418[19] }
    connect \Y $abc$128410$new_new_n2607__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128454
    parameter \INIT_VALUE 64'1001000000001001000000000000000000000000000000001001000000001001
    connect \A { \emu_init_new_data_1418[9] \emu_init_new_data_1418[25] \emu_init_new_data_1418[10] \emu_init_new_data_1418[26] \emu_init_new_data_1418[11] \emu_init_new_data_1418[27] }
    connect \Y $abc$128410$new_new_n2608__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128455
    parameter \INIT_VALUE 64'1001000000001001000000000000000000000000000000001001000000001001
    connect \A { \emu_init_new_data_1418[4] \emu_init_new_data_1418[20] \emu_init_new_data_1418[5] \emu_init_new_data_1418[21] \emu_init_new_data_1418[7] \emu_init_new_data_1418[23] }
    connect \Y $abc$128410$new_new_n2609__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128456
    parameter \INIT_VALUE 64'1001000000001001000000000000000000000000000000001001000000001001
    connect \A { \emu_init_new_data_1418[0] \emu_init_new_data_1418[16] \emu_init_new_data_1418[6] \emu_init_new_data_1418[22] \emu_init_new_data_1418[14] \emu_init_new_data_1418[30] }
    connect \Y $abc$128410$new_new_n2610__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128457
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { $abc$128410$new_new_n2610__ $abc$128410$new_new_n2609__ $abc$128410$new_new_n2608__ $abc$128410$new_new_n2607__ $abc$128410$new_new_n2606__ $abc$128410$new_new_n2605__ }
    connect \Y $abc$128410$new_new_n2611__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128473
    parameter \INIT_VALUE 16'0000000001111101
    connect \A { $ibuf_rst $abc$128410$new_new_n2611__ \emu_init_new_data_1418[16] \emu_init_sel_1399 }
    connect \Y $abc$128410$abc$64559$li482_li482
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128474
    parameter \INIT_VALUE 16'0001010000000000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1418[23] \emu_init_new_data_1418[31] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li481_li481
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128475
    parameter \INIT_VALUE 16'0001010000000000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1418[22] \emu_init_new_data_1418[30] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li480_li480
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128476
    parameter \INIT_VALUE 16'0001010000000000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1418[21] \emu_init_new_data_1418[29] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li479_li479
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128477
    parameter \INIT_VALUE 16'0001010000000000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1418[20] \emu_init_new_data_1418[28] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li478_li478
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128478
    parameter \INIT_VALUE 16'0001010000000000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1418[19] \emu_init_new_data_1418[27] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li477_li477
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128479
    parameter \INIT_VALUE 16'0001010000000000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1418[18] \emu_init_new_data_1418[26] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li476_li476
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128480
    parameter \INIT_VALUE 16'0001010000000000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1418[17] \emu_init_new_data_1418[25] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li475_li475
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128481
    parameter \INIT_VALUE 16'0001010000000000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1418[16] \emu_init_new_data_1418[24] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li474_li474
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128482
    parameter \INIT_VALUE 16'0000000001111111
    connect \A { $ibuf_rst \emu_init_sel_1399 \emu_init_new_data_1418[15] \emu_init_new_data_1418[7] }
    connect \Y $abc$128410$abc$64559$li473_li473
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128483
    parameter \INIT_VALUE 16'0000000001111111
    connect \A { $ibuf_rst \emu_init_sel_1399 \emu_init_new_data_1418[6] \emu_init_new_data_1418[14] }
    connect \Y $abc$128410$abc$64559$li472_li472
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128484
    parameter \INIT_VALUE 16'0000000001111111
    connect \A { $ibuf_rst \emu_init_sel_1399 \emu_init_new_data_1418[13] \emu_init_new_data_1418[5] }
    connect \Y $abc$128410$abc$64559$li471_li471
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128485
    parameter \INIT_VALUE 16'0000000001111111
    connect \A { $ibuf_rst \emu_init_sel_1399 \emu_init_new_data_1418[12] \emu_init_new_data_1418[4] }
    connect \Y $abc$128410$abc$64559$li470_li470
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128486
    parameter \INIT_VALUE 16'0000000001111111
    connect \A { $ibuf_rst \emu_init_sel_1399 \emu_init_new_data_1418[11] \emu_init_new_data_1418[3] }
    connect \Y $abc$128410$abc$64559$li469_li469
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128487
    parameter \INIT_VALUE 16'0000000001111111
    connect \A { $ibuf_rst \emu_init_sel_1399 \emu_init_new_data_1418[10] \emu_init_new_data_1418[2] }
    connect \Y $abc$128410$abc$64559$li468_li468
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128488
    parameter \INIT_VALUE 16'0000000001111111
    connect \A { $ibuf_rst \emu_init_sel_1399 \emu_init_new_data_1418[9] \emu_init_new_data_1418[1] }
    connect \Y $abc$128410$abc$64559$li467_li467
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128489
    parameter \INIT_VALUE 16'0000000001111111
    connect \A { $ibuf_rst \emu_init_sel_1399 \emu_init_new_data_1418[8] \emu_init_new_data_1418[0] }
    connect \Y $abc$128410$abc$64559$li466_li466
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128490
    parameter \INIT_VALUE 64'0000011101111111111110001000000011111000100000000000011101111111
    connect \A { \design195_5_10_inst.large_adder_instance102.add_out_reg_2[2] $auto_1073.A[2] \design195_5_10_inst.large_adder_instance102.add_out_reg_2[1] $auto_1073.A[1] \design195_5_10_inst.large_adder_instance102.add_out_reg_2[0] $auto_1073.A[0] }
    connect \Y $abc$128410$new_new_n2644__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128491
    parameter \INIT_VALUE 64'0000001100010111000101110011111100010111001111110001011100111111
    connect \A { $auto_1073.A[1] \design195_5_10_inst.large_adder_instance102.add_out_reg_2[1] \design195_5_10_inst.large_adder_instance102.add_out_reg_2[2] \design195_5_10_inst.large_adder_instance102.add_out_reg_2[3] $auto_1073.A[3] $auto_1073.A[2] }
    connect \Y $abc$128410$new_new_n2645__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128492
    parameter \INIT_VALUE 64'0000000000000000000001100110000000000110011000000000000000000000
    connect \A { $auto_1073.A[4] \design195_5_10_inst.large_adder_instance102.add_out_reg_2[4] $auto_1073.A[6] \design195_5_10_inst.large_adder_instance102.add_out_reg_2[6] \design195_5_10_inst.large_adder_instance102.add_out_reg_2[5] $auto_1073.A[5] }
    connect \Y $abc$128410$new_new_n2646__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128493
    parameter \INIT_VALUE 64'0000001100010111000101110011111100010111001111110001011100111111
    connect \A { $auto_1073.A[4] \design195_5_10_inst.large_adder_instance102.add_out_reg_2[4] \design195_5_10_inst.large_adder_instance102.add_out_reg_2[5] $auto_1073.A[6] \design195_5_10_inst.large_adder_instance102.add_out_reg_2[6] $auto_1073.A[5] }
    connect \Y $abc$128410$new_new_n2647__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128494
    parameter \INIT_VALUE 32'11111111011101010111010100000000
    connect \A { \design195_5_10_inst.large_adder_instance102.add_out_reg_2[7] $auto_1073.A[7] $abc$128410$new_new_n2646__ $abc$128410$new_new_n2645__ $abc$128410$new_new_n2647__ }
    connect \Y $abc$128410$new_new_n2648__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128495
    parameter \INIT_VALUE 64'1111111011101010101010001000000000000001000101010101011101111111
    connect \A { \design195_5_10_inst.large_adder_instance102.add_out_reg_2[10] \design195_5_10_inst.large_adder_instance102.add_out_reg_2[9] $auto_1073.A[8] $abc$128410$new_new_n2648__ \design195_5_10_inst.large_adder_instance102.add_out_reg_2[8] $auto_1073.A[9] }
    connect \Y $abc$128410$new_new_n2649__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128496
    parameter \INIT_VALUE 16'0000000010111110
    connect \A { $ibuf_rst $abc$128410$new_new_n2649__ $auto_1073.A[10] $abc$128410$new_new_n2644__ }
    connect \Y $abc$128410$abc$64559$li465_li465
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128497
    parameter \INIT_VALUE 401139735
    connect \A { \design195_5_10_inst.large_adder_instance102.add_out_reg_2[9] $auto_1073.A[9] $auto_1073.A[8] $abc$128410$new_new_n2648__ \design195_5_10_inst.large_adder_instance102.add_out_reg_2[8] }
    connect \Y $abc$128410$new_new_n2651__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128498
    parameter \INIT_VALUE 64'0000000000000000000000000000000010111111111010101110101010111111
    connect \A { $ibuf_rst \design195_5_10_inst.large_adder_instance102.add_out_reg_2[1] $auto_1073.A[1] \design195_5_10_inst.large_adder_instance102.add_out_reg_2[0] $auto_1073.A[0] $abc$128410$new_new_n2651__ }
    connect \Y $abc$128410$abc$64559$li464_li464
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128499
    parameter \INIT_VALUE 64'0000000000000000000000000000000010011111111110011111100110011111
    connect \A { $ibuf_rst $abc$128410$new_new_n2648__ $auto_1073.A[8] \design195_5_10_inst.large_adder_instance102.add_out_reg_2[8] \design195_5_10_inst.large_adder_instance102.add_out_reg_2[0] $auto_1073.A[0] }
    connect \Y $abc$128410$abc$64559$li463_li463
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128500
    parameter \INIT_VALUE 16'0000000011101000
    connect \A { $ibuf_rst $abc$128410$abc$55512$auto_1061.co \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[15] \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[15] }
    connect \Y $abc$128410$abc$64559$li462_li462
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128501
    parameter \INIT_VALUE 16'0100000100010100
    connect \A { $abc$128410$abc$55512$auto_1061.co \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[15] \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[15] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li461_li461
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128502
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1061.Y[14] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li460_li460
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128503
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1061.Y[13] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li459_li459
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128504
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1061.Y[12] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li458_li458
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128505
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1061.Y[11] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li457_li457
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128506
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1061.Y[10] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li456_li456
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128507
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1061.Y[9] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li455_li455
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128508
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1061.Y[8] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li454_li454
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128509
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1061.Y[7] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li453_li453
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128510
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1061.Y[6] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li452_li452
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128511
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1061.Y[5] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li451_li451
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128512
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1061.Y[4] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li450_li450
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128513
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1061.Y[3] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li449_li449
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128514
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1061.Y[2] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li448_li448
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128515
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1061.Y[1] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li447_li447
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128516
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1061.Y[0] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li446_li446
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128517
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[31] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li445_li445
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128518
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[30] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li444_li444
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128519
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[29] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li443_li443
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128520
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[28] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li442_li442
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128521
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[27] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li441_li441
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128522
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[26] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li440_li440
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128523
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[25] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li439_li439
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128524
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[24] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li438_li438
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128525
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[23] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li437_li437
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128526
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[22] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li436_li436
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128527
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[21] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li435_li435
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128528
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[20] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li434_li434
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128529
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[19] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li433_li433
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128530
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[18] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li432_li432
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128531
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[17] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li431_li431
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128532
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[16] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li430_li430
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128533
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[15] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li429_li429
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128534
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[14] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li428_li428
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128535
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[13] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li427_li427
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128536
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[12] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li426_li426
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128537
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[11] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li425_li425
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128538
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[10] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li424_li424
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128539
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[9] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li423_li423
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128540
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[8] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li422_li422
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128541
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[7] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li421_li421
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128542
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[6] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li420_li420
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128543
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[5] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li419_li419
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128544
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[4] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li418_li418
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128545
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[3] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li417_li417
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128546
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[2] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li416_li416
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128547
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[1] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li415_li415
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128548
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4[0] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li414_li414
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128549
    parameter \INIT_VALUE 16'0000000011101000
    connect \A { $ibuf_rst $abc$128410$abc$55512$auto_1055.co \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[15] \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[15] }
    connect \Y $abc$128410$abc$64559$li413_li413
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128550
    parameter \INIT_VALUE 16'0100000100010100
    connect \A { $abc$128410$abc$55512$auto_1055.co \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[15] \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[15] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li412_li412
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128551
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1055.Y[14] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li411_li411
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128552
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1055.Y[13] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li410_li410
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128553
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1055.Y[12] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li409_li409
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128554
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1055.Y[11] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li408_li408
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128555
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1055.Y[10] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li407_li407
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128556
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1055.Y[9] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li406_li406
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128557
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1055.Y[8] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li405_li405
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128558
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1055.Y[7] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li404_li404
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128559
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1055.Y[6] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li403_li403
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128560
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1055.Y[5] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li402_li402
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128561
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1055.Y[4] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li401_li401
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128562
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1055.Y[3] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li400_li400
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128563
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1055.Y[2] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li399_li399
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128564
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1055.Y[1] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li398_li398
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128565
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1055.Y[0] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li397_li397
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128566
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[31] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li396_li396
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128567
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[30] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li395_li395
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128568
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[29] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li394_li394
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128569
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[28] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li393_li393
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128570
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[27] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li392_li392
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128571
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[26] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li391_li391
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128572
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[25] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li390_li390
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128573
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[24] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li389_li389
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128574
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[23] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li388_li388
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128575
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[22] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li387_li387
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128576
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[21] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li386_li386
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128577
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[20] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li385_li385
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128578
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[19] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li384_li384
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128579
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[18] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li383_li383
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128580
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[17] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li382_li382
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128581
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[16] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li381_li381
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128582
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[15] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li380_li380
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128583
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[14] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li379_li379
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128584
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[13] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li378_li378
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128585
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[12] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li377_li377
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128586
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[11] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li376_li376
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128587
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[10] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li375_li375
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128588
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[9] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li374_li374
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128589
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[8] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li373_li373
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128590
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[7] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li372_li372
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128591
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[6] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li371_li371
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128592
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[5] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li370_li370
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128593
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[4] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li369_li369
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128594
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[3] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li368_li368
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128595
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[2] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li367_li367
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128596
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[1] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li366_li366
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128597
    parameter \INIT_VALUE 8'01000000
    connect \A { \emu_init_new_data_1452[0] \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li365_li365
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128598
    parameter \INIT_VALUE 16'0000000011101000
    connect \A { $ibuf_rst $abc$128410$abc$55512$auto_1049.co \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[15] \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[15] }
    connect \Y $abc$128410$abc$64559$li364_li364
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128599
    parameter \INIT_VALUE 16'0100000100010100
    connect \A { $abc$128410$abc$55512$auto_1049.co \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[15] \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[15] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li363_li363
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128600
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1049.Y[14] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li362_li362
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128601
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1049.Y[13] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li361_li361
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128602
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1049.Y[12] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li360_li360
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128603
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1049.Y[11] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li359_li359
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128604
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1049.Y[10] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li358_li358
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128605
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1049.Y[9] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li357_li357
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128606
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1049.Y[8] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li356_li356
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128607
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1049.Y[7] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li355_li355
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128608
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1049.Y[6] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li354_li354
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128609
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1049.Y[5] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li353_li353
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128610
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1049.Y[4] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li352_li352
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128611
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1049.Y[3] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li351_li351
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128612
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1049.Y[2] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li350_li350
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128613
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1049.Y[1] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li349_li349
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128614
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1049.Y[0] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li348_li348
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128615
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li133_li133
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128616
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[31] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li347_li347
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128617
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[30] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li346_li346
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128618
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[29] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li345_li345
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128619
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[28] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li344_li344
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128620
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[27] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li343_li343
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128621
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[26] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li342_li342
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128622
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[25] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li341_li341
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128623
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[24] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li340_li340
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128624
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[23] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li339_li339
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128625
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[22] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li338_li338
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128626
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[21] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li337_li337
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128627
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[20] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li336_li336
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128628
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[19] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li335_li335
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128629
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[18] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li334_li334
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128630
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[17] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li333_li333
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128631
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[16] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li332_li332
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128632
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[15] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li331_li331
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128633
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[14] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li330_li330
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128634
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[13] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li329_li329
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128635
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[12] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li328_li328
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128636
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[11] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li327_li327
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128637
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[10] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li326_li326
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128638
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[9] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li325_li325
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128639
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[8] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li324_li324
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128640
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[7] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li323_li323
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128641
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[6] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li322_li322
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128642
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[5] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li321_li321
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128643
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[4] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li320_li320
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128644
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[3] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li319_li319
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128645
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[2] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li318_li318
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128646
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[1] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li317_li317
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128647
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \d_in2[0] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li316_li316
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128648
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[23] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li314_li314
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128649
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[15] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li315_li315
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128650
    parameter \INIT_VALUE 64'1011111111111111111111111111111111111111111111111111111111111101
    connect \A { \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[0] \design195_5_10_inst.full_adder_instance106.full_adder_inst.c \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[1] \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[2] \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[3] \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[15] }
    connect \Y $abc$128410$new_new_n2804__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128651
    parameter \INIT_VALUE 16'0100000000000001
    connect \A { \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[4] \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[3] \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[5] $abc$128410$new_new_n2804__ }
    connect \Y $abc$128410$new_new_n2805__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128652
    parameter \INIT_VALUE 32'11101111111011111111111100000000
    connect \A { $abc$128410$abc$64559$li315_li315 $abc$128410$abc$64559$li314_li314 $abc$128410$new_new_n2805__ \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[7] \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[6] }
    connect \Y $abc$128410$abc$64559$li313_li313
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128653
    parameter \INIT_VALUE 1073807360
    connect \A { $abc$128410$new_new_n2805__ \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[4] \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[7] \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[6] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li312_li312
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128654
    parameter \INIT_VALUE 14090280
    connect \A { \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[7] $ibuf_rst \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[15] \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[6] $abc$128410$new_new_n2805__ }
    connect \Y $abc$128410$abc$64559$li311_li311
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128655
    parameter \INIT_VALUE 64'0000000000000000101111111111111000000000000000000100000000000001
    connect \A { \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[6] $ibuf_rst \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[3] \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[5] \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[4] $abc$128410$new_new_n2804__ }
    connect \Y $abc$128410$abc$64559$li310_li310
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128656
    parameter \INIT_VALUE 12451905
    connect \A { \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[5] $ibuf_rst \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[3] \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[4] $abc$128410$new_new_n2804__ }
    connect \Y $abc$128410$abc$64559$li309_li309
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128657
    parameter \INIT_VALUE 8'01000001
    connect \A { $abc$128410$new_new_n2804__ \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[4] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li308_li308
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128658
    parameter \INIT_VALUE 64'0100000000000000000000000000001010111111111111111111111111111101
    connect \A { \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[3] \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[0] \design195_5_10_inst.full_adder_instance106.full_adder_inst.c \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[1] \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[2] \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[15] }
    connect \Y $abc$128410$new_new_n2812__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128659
    parameter \INIT_VALUE 4'0001
    connect \A { $abc$128410$new_new_n2812__ $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li307_li307
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128660
    parameter \INIT_VALUE 64'0000000010111111000000000100000000000000111111010000000000000010
    connect \A { \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[0] \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[2] $ibuf_rst \design195_5_10_inst.full_adder_instance106.full_adder_inst.c \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[1] \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[15] }
    connect \Y $abc$128410$abc$64559$li306_li306
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128661
    parameter \INIT_VALUE 184814850
    connect \A { \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[0] \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[1] $ibuf_rst \design195_5_10_inst.full_adder_instance106.full_adder_inst.c \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[15] }
    connect \Y $abc$128410$abc$64559$li305_li305
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128662
    parameter \INIT_VALUE 16'0100000100010100
    connect \A { \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[0] \design195_5_10_inst.full_adder_instance106.full_adder_inst.c \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[15] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li304_li304
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128663
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.full_adder_instance106.cin $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li303_li303
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128664
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.register_instance105.data_out[7] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li300_li300
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128665
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.register_instance105.data_out[6] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li299_li299
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128666
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.register_instance105.data_out[5] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li298_li298
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128667
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.register_instance105.data_out[4] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li297_li297
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128668
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.register_instance105.data_out[3] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li296_li296
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128669
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.register_instance105.data_out[2] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li295_li295
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128670
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.register_instance105.data_out[1] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li294_li294
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128671
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.register_instance105.data_out[0] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li293_li293
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128672
    parameter \INIT_VALUE 268435456
    connect \A { \design195_5_10_inst.encoder_instance548.data_in[5] \design195_5_10_inst.encoder_instance548.data_in[1] \design195_5_10_inst.encoder_instance548.data_in[0] \design195_5_10_inst.encoder_instance548.data_in[12] \design195_5_10_inst.encoder_instance548.data_in[11] }
    connect \Y $abc$128410$new_new_n2826__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128673
    parameter \INIT_VALUE 64'0000000100000000000000000000000000000000000000000000000000000000
    connect \A { \design195_5_10_inst.encoder_instance548.data_in[2] \design195_5_10_inst.encoder_instance548.data_in[9] \design195_5_10_inst.encoder_instance548.data_in[8] \design195_5_10_inst.encoder_instance548.data_in[6] \design195_5_10_inst.encoder_instance548.data_in[4] \design195_5_10_inst.encoder_instance548.data_in[3] }
    connect \Y $abc$128410$new_new_n2827__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128674
    parameter \INIT_VALUE 16777216
    connect \A { \design195_5_10_inst.encoder_instance548.data_in[13] \design195_5_10_inst.encoder_instance548.data_in[10] \design195_5_10_inst.encoder_instance548.data_in[15] \design195_5_10_inst.encoder_instance548.data_in[14] \design195_5_10_inst.encoder_instance548.data_in[7] }
    connect \Y $abc$128410$new_new_n2828__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128675
    parameter \INIT_VALUE 8'10000000
    connect \A { $abc$128410$new_new_n2828__ $abc$128410$new_new_n2827__ $abc$128410$new_new_n2826__ }
    connect \Y $abc$128410$new_new_n2829__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128676
    parameter \INIT_VALUE 16'0000000000000001
    connect \A { \design195_5_10_inst.encoder_instance548.data_in[13] \design195_5_10_inst.encoder_instance548.data_in[10] \design195_5_10_inst.encoder_instance548.data_in[15] \design195_5_10_inst.encoder_instance548.data_in[14] }
    connect \Y $abc$128410$new_new_n2830__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128677
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { $abc$128410$new_new_n2830__ \design195_5_10_inst.encoder_instance548.data_in[6] \design195_5_10_inst.encoder_instance548.data_in[4] \design195_5_10_inst.encoder_instance548.data_in[3] }
    connect \Y $abc$128410$new_new_n2831__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128678
    parameter \INIT_VALUE 1
    connect \A { \design195_5_10_inst.encoder_instance548.data_in[5] \design195_5_10_inst.encoder_instance548.data_in[1] \design195_5_10_inst.encoder_instance548.data_in[0] \design195_5_10_inst.encoder_instance548.data_in[7] \design195_5_10_inst.encoder_instance548.data_in[2] }
    connect \Y $abc$128410$new_new_n2832__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128679
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { $abc$128410$new_new_n2832__ $abc$128410$new_new_n2831__ \design195_5_10_inst.encoder_instance548.data_in[12] \design195_5_10_inst.encoder_instance548.data_in[11] \design195_5_10_inst.encoder_instance548.data_in[9] \design195_5_10_inst.encoder_instance548.data_in[8] }
    connect \Y $abc$128410$new_new_n2833__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128680
    parameter \INIT_VALUE 4'0001
    connect \A { $abc$128410$new_new_n2833__ $abc$128410$new_new_n2829__ }
    connect \Y $abc$128410$new_new_n2834__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128681
    parameter \INIT_VALUE 64'0000000000000001000000000000000000000000000000000000000000000000
    connect \A { $abc$128410$new_new_n2826__ $abc$128410$new_new_n2831__ \design195_5_10_inst.encoder_instance548.data_in[7] \design195_5_10_inst.encoder_instance548.data_in[2] \design195_5_10_inst.encoder_instance548.data_in[9] \design195_5_10_inst.encoder_instance548.data_in[8] }
    connect \Y $abc$128410$new_new_n2835__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128682
    parameter \INIT_VALUE 16'1110111011100000
    connect \A { $auto_1040.B[23] $auto_1040.A[23] $auto_1040.B[22] $auto_1040.A[22] }
    connect \Y $abc$128410$new_new_n2836__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128683
    parameter \INIT_VALUE 64'0000000101010111000101010111111100010101011111110001010101111111
    connect \A { $auto_1040.A[18] $auto_1040.B[18] $auto_1040.B[20] $auto_1040.B[19] $auto_1040.A[19] $auto_1040.A[20] }
    connect \Y $abc$128410$new_new_n2837__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128684
    parameter \INIT_VALUE 4'1000
    connect \A { $auto_1040.B[22] $auto_1040.A[22] }
    connect \Y $abc$128410$new_new_n2838__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128685
    parameter \INIT_VALUE 4'1000
    connect \A { $auto_1040.B[23] $auto_1040.A[23] }
    connect \Y $abc$128410$new_new_n2839__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128686
    parameter \INIT_VALUE 64'0000000000000000000000000000000001010101010101010111111101010111
    connect \A { $abc$128410$new_new_n2839__ $abc$128410$new_new_n2838__ $abc$128410$new_new_n2837__ $auto_1040.B[21] $auto_1040.A[21] $abc$128410$new_new_n2836__ }
    connect \Y $abc$128410$new_new_n2840__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128687
    parameter \INIT_VALUE 64'1111111010101000111111101010100011111110101010001110101010000000
    connect \A { $auto_1040.B[24] $auto_1040.A[24] $auto_1040.B[26] $auto_1040.B[25] $auto_1040.A[25] $auto_1040.A[26] }
    connect \Y $abc$128410$new_new_n2841__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128688
    parameter \INIT_VALUE 64'0000000000000000000001100110000000000110011000000000000000000000
    connect \A { $auto_1040.B[24] $auto_1040.A[24] $auto_1040.B[25] $auto_1040.A[25] $auto_1040.B[26] $auto_1040.A[26] }
    connect \Y $abc$128410$new_new_n2842__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128689
    parameter \INIT_VALUE 64'1010001101011100010111001010001101011100101000111010001101011100
    connect \A { $auto_1040.B[27] $auto_1040.A[27] $auto_1046.B[7] $abc$128410$new_new_n2842__ $abc$128410$new_new_n2841__ $abc$128410$new_new_n2840__ }
    connect \Y $abc$128410$new_new_n2843__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128690
    parameter \INIT_VALUE 4'1001
    connect \A { $auto_1040.B[23] $auto_1040.A[23] }
    connect \Y $abc$128410$new_new_n2844__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128691
    parameter \INIT_VALUE 64'0001010101111111000000010101011111101010100000001111111010101000
    connect \A { $abc$128410$new_new_n2844__ $abc$128410$new_new_n2837__ $auto_1040.B[22] $auto_1040.B[21] $auto_1040.A[21] $auto_1040.A[22] }
    connect \Y $abc$128410$new_new_n2845__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128692
    parameter \INIT_VALUE 1905167985
    connect \A { $auto_1040.B[22] $auto_1040.A[22] $abc$128410$new_new_n2837__ $auto_1040.B[21] $auto_1040.A[21] }
    connect \Y $abc$128410$new_new_n2846__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128693
    parameter \INIT_VALUE 16'0001011101110111
    connect \A { $auto_1040.B[18] $auto_1040.A[18] $auto_1040.B[19] $auto_1040.A[19] }
    connect \Y $abc$128410$new_new_n2847__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128694
    parameter \INIT_VALUE 4'1001
    connect \A { $auto_1040.B[21] $auto_1040.A[21] }
    connect \Y $abc$128410$new_new_n2848__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128695
    parameter \INIT_VALUE 64'0011011101111111000100110011011111110001000100110111111111110001
    connect \A { $abc$128410$new_new_n2848__ $abc$128410$new_new_n2847__ $auto_1040.B[20] $auto_1040.A[20] $auto_1046.B[1] $auto_1046.B[0] }
    connect \Y $abc$128410$new_new_n2849__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128696
    parameter \INIT_VALUE 32'11110011011100010111000100110000
    connect \A { $abc$128410$new_new_n2849__ $abc$128410$new_new_n2846__ $abc$128410$new_new_n2845__ $auto_1046.B[3] $auto_1046.B[2] }
    connect \Y $abc$128410$new_new_n2850__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128697
    parameter \INIT_VALUE 4'1001
    connect \A { $auto_1040.B[24] $auto_1040.A[24] }
    connect \Y $abc$128410$new_new_n2851__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128698
    parameter \INIT_VALUE 8'01101001
    connect \A { $auto_1046.B[5] $auto_1040.B[25] $auto_1040.A[25] }
    connect \Y $abc$128410$new_new_n2852__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128699
    parameter \INIT_VALUE 16'0111000110001110
    connect \A { $abc$128410$new_new_n2852__ $abc$128410$new_new_n2840__ $auto_1040.B[24] $auto_1040.A[24] }
    connect \Y $abc$128410$new_new_n2853__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128700
    parameter \INIT_VALUE 64'0101010101010101010101010101010111110011001100000011000011110011
    connect \A { $abc$128410$new_new_n2853__ $abc$128410$new_new_n2840__ $abc$128410$new_new_n2851__ $abc$128410$new_new_n2850__ $auto_1046.B[4] $auto_1046.B[5] }
    connect \Y $abc$128410$new_new_n2854__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128701
    parameter \INIT_VALUE 4'1001
    connect \A { $auto_1040.B[26] $auto_1040.A[26] }
    connect \Y $abc$128410$new_new_n2855__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128702
    parameter \INIT_VALUE 64'0000010101011111000011001100111111111010101000001111001100110000
    connect \A { $abc$128410$new_new_n2855__ $abc$128410$new_new_n2851__ $auto_1040.B[25] $auto_1040.A[25] $abc$128410$new_new_n2840__ $auto_1040.B[24] }
    connect \Y $abc$128410$new_new_n2856__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128703
    parameter \INIT_VALUE 8'11000101
    connect \A { $abc$128410$new_new_n2843__ $abc$128410$new_new_n2856__ $auto_1046.B[7] }
    connect \Y $abc$128410$new_new_n2857__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128704
    parameter \INIT_VALUE 14013951
    connect \A { $auto_1040.B[27] $auto_1040.A[27] $abc$128410$new_new_n2840__ $abc$128410$new_new_n2842__ $abc$128410$new_new_n2841__ }
    connect \Y $abc$128410$new_new_n2858__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128705
    parameter \INIT_VALUE 8'01101001
    connect \A { $auto_1040.B[29] $auto_1040.A[29] $auto_1046.B[9] }
    connect \Y $abc$128410$new_new_n2859__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128706
    parameter \INIT_VALUE 2129508222
    connect \A { $abc$128410$new_new_n2858__ $auto_1046.B[8] $auto_1040.B[28] $abc$128410$new_new_n2859__ $auto_1040.A[28] }
    connect \Y $abc$128410$new_new_n2860__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128707
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$128410$abc$55512$auto_1127.co $auto_1046.B[10] $auto_1040.A[30] $auto_1040.B[30] }
    connect \Y $abc$128410$new_new_n2861__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128708
    parameter \INIT_VALUE 64'0001011100111111000000110001011111101000110000001111110011101000
    connect \A { $abc$128410$new_new_n2861__ $abc$128410$new_new_n2858__ $auto_1040.B[28] $auto_1040.B[29] $auto_1040.A[29] $auto_1040.A[28] }
    connect \Y $abc$128410$new_new_n2862__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128709
    parameter \INIT_VALUE 64'0000000000000000001000001011111100000000000000001101111101000000
    connect \A { $abc$128410$new_new_n2862__ $abc$128410$new_new_n2860__ $abc$128410$new_new_n2857__ $abc$128410$new_new_n2843__ $abc$128410$new_new_n2854__ $auto_1046.B[6] }
    connect \Y $abc$128410$new_new_n2863__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128710
    parameter \INIT_VALUE 64'0101011100010101110000010111110011000001011111000101011100010101
    connect \A { $auto_1040.B[29] $auto_1040.A[29] $abc$128410$new_new_n2858__ $auto_1040.B[28] $auto_1040.A[28] $auto_1046.B[9] }
    connect \Y $abc$128410$new_new_n2864__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128711
    parameter \INIT_VALUE 64'1110100010000001000101110111111000010111011111101110100010000001
    connect \A { $auto_1040.B[31] $auto_1040.A[31] $abc$128410$abc$55512$auto_1127.co $auto_1046.B[10] $auto_1040.A[30] $auto_1040.B[30] }
    connect \Y $abc$128410$new_new_n2865__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128712
    parameter \INIT_VALUE 4'1001
    connect \A { $abc$128410$new_new_n2865__ $auto_1046.B[11] }
    connect \Y $abc$128410$new_new_n2866__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128713
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \design195_5_10_inst.encoder_instance548.data_in[22] \design195_5_10_inst.encoder_instance548.data_in[23] \design195_5_10_inst.encoder_instance548.data_in[21] \design195_5_10_inst.encoder_instance548.data_in[20] \design195_5_10_inst.encoder_instance548.data_in[19] \design195_5_10_inst.encoder_instance548.data_in[17] }
    connect \Y $abc$128410$new_new_n2867__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128714
    parameter \INIT_VALUE 64'0000000000000000000000000000000100000000000000000000000000000000
    connect \A { $abc$128410$new_new_n2867__ \design195_5_10_inst.encoder_instance548.data_in[27] \design195_5_10_inst.encoder_instance548.data_in[25] \design195_5_10_inst.encoder_instance548.data_in[18] \design195_5_10_inst.encoder_instance548.data_in[24] \design195_5_10_inst.encoder_instance548.data_in[16] }
    connect \Y $abc$128410$new_new_n2868__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128715
    parameter \INIT_VALUE 65536
    connect \A { $abc$128410$new_new_n2868__ \design195_5_10_inst.encoder_instance548.data_in[29] \design195_5_10_inst.encoder_instance548.data_in[28] \design195_5_10_inst.encoder_instance548.data_in[26] $ibuf_rst }
    connect \Y $abc$128410$new_new_n2869__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128716
    parameter \INIT_VALUE 64'0000000001110000101110110000011100000000000000000000000000000000
    connect \A { $abc$128410$new_new_n2869__ $abc$128410$new_new_n2866__ $abc$128410$new_new_n2862__ $abc$128410$new_new_n2861__ $abc$128410$new_new_n2860__ $abc$128410$new_new_n2864__ }
    connect \Y $abc$128410$new_new_n2870__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128717
    parameter \INIT_VALUE 16'0000101100000000
    connect \A { $abc$128410$new_new_n2870__ $abc$128410$new_new_n2863__ $abc$128410$new_new_n2834__ $abc$128410$new_new_n2835__ }
    connect \Y $abc$128410$abc$64559$li292_li292
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128718
    parameter \INIT_VALUE 16'0000111000000000
    connect \A { $abc$128410$new_new_n2870__ $abc$128410$new_new_n2863__ $abc$128410$new_new_n2833__ $abc$128410$new_new_n2835__ }
    connect \Y $abc$128410$abc$64559$li291_li291
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128719
    parameter \INIT_VALUE 64'1000000000000001000000000000000000000000000000000000000000000000
    connect \A { $abc$128410$new_new_n2826__ $abc$128410$new_new_n2831__ \design195_5_10_inst.encoder_instance548.data_in[7] \design195_5_10_inst.encoder_instance548.data_in[2] \design195_5_10_inst.encoder_instance548.data_in[9] \design195_5_10_inst.encoder_instance548.data_in[8] }
    connect \Y $abc$128410$new_new_n2873__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128720
    parameter \INIT_VALUE 16'0000111000000000
    connect \A { $abc$128410$new_new_n2870__ $abc$128410$new_new_n2863__ $abc$128410$new_new_n2873__ $abc$128410$new_new_n2833__ }
    connect \Y $abc$128410$abc$64559$li290_li290
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128721
    parameter \INIT_VALUE 16'0000111000000000
    connect \A { $abc$128410$new_new_n2870__ $abc$128410$new_new_n2863__ $abc$128410$new_new_n2829__ $abc$128410$new_new_n2835__ }
    connect \Y $abc$128410$abc$64559$li289_li289
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128722
    parameter \INIT_VALUE 16'0000110100000000
    connect \A { $abc$128410$new_new_n2870__ $abc$128410$new_new_n2863__ $abc$128410$new_new_n2873__ $abc$128410$new_new_n2834__ }
    connect \Y $abc$128410$abc$64559$li288_li288
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128723
    parameter \INIT_VALUE 16'0000000000000001
    connect \A { \design195_5_10_inst.encoder_instance548.data_in[12] \design195_5_10_inst.encoder_instance548.data_in[11] \design195_5_10_inst.encoder_instance548.data_in[9] \design195_5_10_inst.encoder_instance548.data_in[8] }
    connect \Y $abc$128410$new_new_n2877__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128724
    parameter \INIT_VALUE 64'0000000100000000000000000000000000000000000000000000000000000000
    connect \A { $abc$128410$new_new_n2877__ $abc$128410$new_new_n2832__ $abc$128410$new_new_n2830__ \design195_5_10_inst.encoder_instance548.data_in[6] \design195_5_10_inst.encoder_instance548.data_in[4] \design195_5_10_inst.encoder_instance548.data_in[3] }
    connect \Y $abc$128410$new_new_n2878__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128725
    parameter \INIT_VALUE 16'0000111000000000
    connect \A { $abc$128410$new_new_n2870__ $abc$128410$new_new_n2863__ $abc$128410$new_new_n2878__ $abc$128410$new_new_n2829__ }
    connect \Y $abc$128410$abc$64559$li287_li287
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128726
    parameter \INIT_VALUE 16'0000111000000000
    connect \A { $abc$128410$new_new_n2870__ $abc$128410$new_new_n2863__ $abc$128410$new_new_n2878__ $abc$128410$new_new_n2833__ }
    connect \Y $abc$128410$abc$64559$li286_li286
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128727
    parameter \INIT_VALUE 64'0000000000000000111111111000111100000000000000000000000000000000
    connect \A { $abc$128410$new_new_n2870__ $abc$128410$new_new_n2863__ $abc$128410$new_new_n2878__ $abc$128410$new_new_n2834__ $abc$128410$new_new_n2873__ \design195_5_10_inst.encoder_instance548.data_in[2] }
    connect \Y $abc$128410$abc$64559$li285_li285
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128728
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \design195_5_10_inst.parity_generator_instance437.data_out[23] \design195_5_10_inst.parity_generator_instance437.data_out[22] \design195_5_10_inst.parity_generator_instance437.data_out[21] \design195_5_10_inst.parity_generator_instance437.data_out[20] \design195_5_10_inst.parity_generator_instance437.data_out[19] \design195_5_10_inst.parity_generator_instance437.data_out[17] }
    connect \Y $abc$128410$new_new_n2882__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128729
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \design195_5_10_inst.parity_generator_instance437.data_out[7] \design195_5_10_inst.parity_generator_instance437.data_out[2] \design195_5_10_inst.parity_generator_instance437.data_out[8] \design195_5_10_inst.parity_generator_instance437.data_out[31] \design195_5_10_inst.parity_generator_instance437.data_out[25] \design195_5_10_inst.parity_generator_instance437.data_out[24] }
    connect \Y $abc$128410$new_new_n2883__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128730
    parameter \INIT_VALUE 16777216
    connect \A { $abc$128410$new_new_n2883__ $abc$128410$new_new_n2882__ \design195_5_10_inst.parity_generator_instance437.data_out[18] \design195_5_10_inst.parity_generator_instance437.data_out[16] $ibuf_rst }
    connect \Y $abc$128410$new_new_n2884__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128731
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { $abc$128410$new_new_n2884__ \design195_5_10_inst.parity_generator_instance437.data_out[6] \design195_5_10_inst.parity_generator_instance437.data_out[5] \design195_5_10_inst.parity_generator_instance437.data_out[4] \design195_5_10_inst.parity_generator_instance437.data_out[3] \design195_5_10_inst.parity_generator_instance437.data_out[0] }
    connect \Y $abc$128410$abc$64559$li284_li284
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128732
    parameter \INIT_VALUE 64'0000000000000000000000000000000100000000000000000000000000000000
    connect \A { $abc$128410$new_new_n2884__ \design195_5_10_inst.parity_generator_instance437.data_out[6] \design195_5_10_inst.parity_generator_instance437.data_out[5] \design195_5_10_inst.parity_generator_instance437.data_out[4] \design195_5_10_inst.parity_generator_instance437.data_out[3] \design195_5_10_inst.parity_generator_instance437.data_out[0] }
    connect \Y $abc$128410$abc$64559$li283_li283
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128733
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[15] \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[14] \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[12] \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[11] \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[9] \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[8] }
    connect \Y $abc$128410$new_new_n2887__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128734
    parameter \INIT_VALUE 16'0100000000000000
    connect \A { \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[0] \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[5] \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[1] \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[16] }
    connect \Y $abc$128410$new_new_n2888__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128735
    parameter \INIT_VALUE 64'0000000100000000000000000000000000000000000000000000000000000000
    connect \A { \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[4] \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[6] \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[3] \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[13] \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[10] $ibuf_rst }
    connect \Y $abc$128410$new_new_n2889__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128736
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[0] \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[5] \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[1] \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[16] \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[7] \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[2] }
    connect \Y $abc$128410$new_new_n2890__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128737
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[9] \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[8] \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[15] \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[14] }
    connect \Y $abc$128410$new_new_n2891__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128738
    parameter \INIT_VALUE 32'10000000000000000000000000000000
    connect \A { $abc$128410$new_new_n2891__ $abc$128410$new_new_n2890__ $abc$128410$new_new_n2889__ \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[12] \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[11] }
    connect \Y $abc$128410$new_new_n2892__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128739
    parameter \INIT_VALUE 64'1111111111111111111111111111111100010000000000000000000000000000
    connect \A { $abc$128410$new_new_n2892__ $abc$128410$new_new_n2887__ $abc$128410$new_new_n2889__ $abc$128410$new_new_n2888__ \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[7] \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[2] }
    connect \Y $abc$128410$abc$64559$li281_li281
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128740
    parameter \INIT_VALUE 268435456
    connect \A { $abc$128410$new_new_n2891__ $abc$128410$new_new_n2888__ \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[2] \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[12] \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[11] }
    connect \Y $abc$128410$new_new_n2894__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128741
    parameter \INIT_VALUE 16'0000000000000001
    connect \A { \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[4] \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[6] \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[3] $ibuf_rst }
    connect \Y $abc$128410$new_new_n2895__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128742
    parameter \INIT_VALUE 1073741824
    connect \A { $abc$128410$new_new_n2895__ $abc$128410$new_new_n2894__ \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[10] \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[13] \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[7] }
    connect \Y $abc$128410$new_new_n2896__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128743
    parameter \INIT_VALUE 4'1110
    connect \A { $abc$128410$new_new_n2896__ $abc$128410$abc$64559$li281_li281 }
    connect \Y $abc$128410$abc$64559$li282_li282
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128744
    parameter \INIT_VALUE 64'1111111111111111111111111111111100010000000000000000000000000000
    connect \A { $abc$128410$new_new_n2896__ $abc$128410$new_new_n2887__ $abc$128410$new_new_n2889__ $abc$128410$new_new_n2888__ \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[7] \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[2] }
    connect \Y $abc$128410$abc$64559$li279_li279
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128745
    parameter \INIT_VALUE 16'1111111110000000
    connect \A { $abc$128410$abc$64559$li281_li281 $abc$128410$new_new_n2889__ $abc$128410$new_new_n2894__ \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[7] }
    connect \Y $abc$128410$abc$64559$li280_li280
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128746
    parameter \INIT_VALUE 64'1111111100000000100000001000000000000000000000000000000000000000
    connect \A { $abc$128410$new_new_n2894__ \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[7] $abc$128410$new_new_n2889__ \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[13] $abc$128410$new_new_n2895__ \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[10] }
    connect \Y $abc$128410$new_new_n2900__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128747
    parameter \INIT_VALUE 4'1110
    connect \A { $abc$128410$new_new_n2900__ $abc$128410$abc$64559$li281_li281 }
    connect \Y $abc$128410$abc$64559$li278_li278
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128748
    parameter \INIT_VALUE 268435456
    connect \A { $abc$128410$new_new_n2895__ $abc$128410$new_new_n2890__ $abc$128410$new_new_n2887__ \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[13] \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[10] }
    connect \Y $abc$128410$new_new_n2902__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128749
    parameter \INIT_VALUE 4'1110
    connect \A { $abc$128410$new_new_n2902__ $abc$128410$new_new_n2892__ }
    connect \Y $abc$128410$abc$64559$li276_li276
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128750
    parameter \INIT_VALUE 64'1111111111111111111111111111111101000000000000000000000000000000
    connect \A { $abc$128410$new_new_n2902__ \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[13] \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[10] $abc$128410$new_new_n2895__ $abc$128410$new_new_n2894__ \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[7] }
    connect \Y $abc$128410$abc$64559$li277_li277
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128751
    parameter \INIT_VALUE 4'1110
    connect \A { $abc$128410$abc$64559$li276_li276 $abc$128410$new_new_n2900__ }
    connect \Y $abc$128410$abc$64559$li275_li275
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128752
    parameter \INIT_VALUE 1
    connect \A { \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[15] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[14] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[2] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[13] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[10] }
    connect \Y $abc$128410$new_new_n2906__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128753
    parameter \INIT_VALUE 65536
    connect \A { $abc$128410$new_new_n2906__ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[12] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[11] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[9] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[8] }
    connect \Y $abc$128410$new_new_n2907__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128754
    parameter \INIT_VALUE 8'10000000
    connect \A { \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[5] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[1] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[0] }
    connect \Y $abc$128410$new_new_n2908__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128755
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[12] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[11] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[9] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[8] }
    connect \Y $abc$128410$new_new_n2909__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128756
    parameter \INIT_VALUE 16777216
    connect \A { $abc$128410$new_new_n2909__ $abc$128410$new_new_n2906__ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[5] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[1] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[0] }
    connect \Y $abc$128410$new_new_n2910__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128757
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[31] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[29] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[28] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[25] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[23] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[22] }
    connect \Y $abc$128410$new_new_n2911__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128758
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[20] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[19] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[18] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[17] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[16] $ibuf_rst }
    connect \Y $abc$128410$new_new_n2912__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128759
    parameter \INIT_VALUE 32'10000000000000000000000000000000
    connect \A { $abc$128410$new_new_n2912__ $abc$128410$new_new_n2911__ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[4] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[6] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[3] }
    connect \Y $abc$128410$new_new_n2913__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128760
    parameter \INIT_VALUE 1
    connect \A { \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[27] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[26] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[24] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[21] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[30] }
    connect \Y $abc$128410$new_new_n2914__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128761
    parameter \INIT_VALUE 64'0000000011111000000000000000000000000000000000000000000000000000
    connect \A { $abc$128410$new_new_n2914__ $abc$128410$new_new_n2913__ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[7] $abc$128410$new_new_n2910__ $abc$128410$new_new_n2907__ $abc$128410$new_new_n2908__ }
    connect \Y $abc$128410$abc$64559$li272_li272
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128762
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[9] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[8] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[12] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[11] }
    connect \Y $abc$128410$new_new_n2916__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128763
    parameter \INIT_VALUE 64'0001000000000000000000000000000000000000000000000000000000000000
    connect \A { $abc$128410$new_new_n2916__ $abc$128410$new_new_n2908__ $abc$128410$new_new_n2914__ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[2] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[15] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[14] }
    connect \Y $abc$128410$new_new_n2917__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128764
    parameter \INIT_VALUE 268435456
    connect \A { $abc$128410$new_new_n2917__ $abc$128410$new_new_n2913__ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[7] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[13] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[10] }
    connect \Y $abc$128410$new_new_n2918__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128765
    parameter \INIT_VALUE 4'1110
    connect \A { $abc$128410$new_new_n2918__ $abc$128410$abc$64559$li272_li272 }
    connect \Y $abc$128410$abc$64559$li274_li274
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128766
    parameter \INIT_VALUE 8'01000000
    connect \A { $abc$128410$new_new_n2914__ $abc$128410$new_new_n2913__ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[7] }
    connect \Y $abc$128410$new_new_n2920__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128767
    parameter \INIT_VALUE 64'0000000000000001000000000000000000000000000000000000000000000000
    connect \A { $abc$128410$new_new_n2912__ $abc$128410$new_new_n2911__ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[4] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[7] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[6] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[3] }
    connect \Y $abc$128410$new_new_n2921__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128768
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { $abc$128410$new_new_n2921__ $abc$128410$new_new_n2917__ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[13] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[10] }
    connect \Y $abc$128410$new_new_n2922__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128769
    parameter \INIT_VALUE 16'1111111110000000
    connect \A { $abc$128410$new_new_n2922__ $abc$128410$new_new_n2907__ $abc$128410$new_new_n2920__ $abc$128410$new_new_n2908__ }
    connect \Y $abc$128410$abc$64559$li271_li271
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128770
    parameter \INIT_VALUE 4'1110
    connect \A { $abc$128410$new_new_n2922__ $abc$128410$abc$64559$li272_li272 }
    connect \Y $abc$128410$abc$64559$li273_li273
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128771
    parameter \INIT_VALUE 8'11111110
    connect \A { $abc$128410$new_new_n2922__ $abc$128410$new_new_n2918__ $abc$128410$abc$64559$li272_li272 }
    connect \Y $abc$128410$abc$64559$li270_li270
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128772
    parameter \INIT_VALUE 64'0000000100000000000000000000000000000000000000000000000000000000
    connect \A { $abc$128410$new_new_n2921__ $abc$128410$new_new_n2907__ $abc$128410$new_new_n2914__ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[5] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[1] \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[0] }
    connect \Y $abc$128410$new_new_n2926__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128773
    parameter \INIT_VALUE 4'1110
    connect \A { $abc$128410$new_new_n2926__ $abc$128410$new_new_n2922__ }
    connect \Y $abc$128410$abc$64559$li269_li269
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128774
    parameter \INIT_VALUE 8'11111000
    connect \A { $abc$128410$new_new_n2926__ $abc$128410$new_new_n2910__ $abc$128410$new_new_n2920__ }
    connect \Y $abc$128410$abc$64559$li268_li268
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128775
    parameter \INIT_VALUE 32'11111111111111111111111111111000
    connect \A { $abc$128410$new_new_n2926__ $abc$128410$new_new_n2922__ $abc$128410$new_new_n2918__ $abc$128410$new_new_n2910__ $abc$128410$new_new_n2920__ }
    connect \Y $abc$128410$abc$64559$li267_li267
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128776
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[5] \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[4] \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[6] \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[3] \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[1] \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[0] }
    connect \Y $abc$128410$new_new_n2930__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128777
    parameter \INIT_VALUE 64'0000000000000000000000000000000100000000000000000000000000000000
    connect \A { $abc$128410$new_new_n2930__ \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[7] \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[2] \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[9] \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[8] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li266_li266
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128778
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[5] \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[4] \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[6] \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[3] \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[1] \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[0] }
    connect \Y $abc$128410$new_new_n2932__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128779
    parameter \INIT_VALUE 64'0000000000000000000000000000000100000000000000000000000000000000
    connect \A { $abc$128410$new_new_n2932__ \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[7] \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[2] \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[9] \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[8] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li265_li265
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128780
    parameter \INIT_VALUE 4'0001
    connect \A { \design195_5_10_inst.memory_cntrl_instance108.state[0] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$new_n6554_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128781
    parameter \INIT_VALUE 8'00000001
    connect \A { \design195_5_10_inst.memory_cntrl_instance108.wr_addr[0] \design195_5_10_inst.memory_cntrl_instance108.state[0] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li131_li131
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128782
    parameter \INIT_VALUE 8'00010100
    connect \A { \design195_5_10_inst.memory_cntrl_instance108.wr_addr[1] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[0] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li130_li130
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128783
    parameter \INIT_VALUE 16'0000011100001000
    connect \A { \design195_5_10_inst.memory_cntrl_instance108.wr_addr[2] $ibuf_rst \design195_5_10_inst.memory_cntrl_instance108.wr_addr[1] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[0] }
    connect \Y $abc$128410$abc$64559$li129_li129
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128784
    parameter \INIT_VALUE 64'0000000000000000000000000111111100000000000000000000000010000000
    connect \A { \design195_5_10_inst.memory_cntrl_instance108.wr_addr[3] $ibuf_rst \design195_5_10_inst.memory_cntrl_instance108.state[0] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[2] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[1] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[0] }
    connect \Y $abc$128410$abc$64559$li128_li128
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128785
    parameter \INIT_VALUE 32'10000000011111110000000000000000
    connect \A { \design195_5_10_inst.memory_cntrl_instance108.wr_addr[3] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[4] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[2] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[1] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[0] }
    connect \Y $abc$128410$new_new_n2939__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128786
    parameter \INIT_VALUE 16'0000111000000000
    connect \A { $abc$128410$abc$64559$new_n6554_ $abc$128410$new_new_n2939__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[4] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[3] }
    connect \Y $abc$128410$abc$64559$li127_li127
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128787
    parameter \INIT_VALUE 16'0111100000000000
    connect \A { $abc$128410$abc$64559$new_n6554_ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[5] $abc$128410$new_new_n2939__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[4] }
    connect \Y $abc$128410$abc$64559$li126_li126
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128788
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { \design195_5_10_inst.memory_cntrl_instance108.wr_addr[5] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[4] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[3] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[2] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[1] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[0] }
    connect \Y $abc$128410$new_new_n2942__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128789
    parameter \INIT_VALUE 8'01100000
    connect \A { $abc$128410$abc$64559$new_n6554_ $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] }
    connect \Y $abc$128410$abc$64559$li125_li125
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128790
    parameter \INIT_VALUE 16'0111100000000000
    connect \A { $abc$128410$abc$64559$new_n6554_ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] }
    connect \Y $abc$128410$abc$64559$li124_li124
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128791
    parameter \INIT_VALUE 2139095040
    connect \A { $abc$128410$abc$64559$new_n6554_ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] }
    connect \Y $abc$128410$abc$64559$li123_li123
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128792
    parameter \INIT_VALUE 64'0111111111111111100000000000000000000000000000000000000000000000
    connect \A { $abc$128410$abc$64559$new_n6554_ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] }
    connect \Y $abc$128410$abc$64559$li122_li122
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128793
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { $abc$128410$abc$64559$new_n6554_ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$li121_li121
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128794
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[0] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6821_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128795
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[1] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6819_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128796
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[2] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6817_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128797
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[3] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6815_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128798
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[4] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6813_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128799
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[5] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6811_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128800
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6809_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128801
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[7] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6807_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128802
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[8] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6805_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128803
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6803_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128804
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[10] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6801_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128805
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[11] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6799_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128806
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[12] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6797_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128807
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[13] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6795_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128808
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[14] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6793_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128809
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[15] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6791_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128810
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[16] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6789_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128811
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[17] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6787_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128812
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[18] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6785_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128813
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[19] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6783_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128814
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[20] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6781_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128815
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[21] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6779_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128816
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[22] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6777_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128817
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[23] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6775_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128818
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[24] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6773_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128819
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[25] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6771_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128820
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[26] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6769_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128821
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[27] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6767_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128822
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[28] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6765_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128823
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[29] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6763_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128824
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[30] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6761_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128825
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \d_in3[31] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6759_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128826
    parameter \INIT_VALUE 8'00010000
    connect \A { \design195_5_10_inst.memory_cntrl_instance108.state[0] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[0] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li088_li088
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128827
    parameter \INIT_VALUE 8'00010100
    connect \A { \design195_5_10_inst.memory_cntrl_instance108.rd_addr[1] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[0] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li087_li087
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128828
    parameter \INIT_VALUE 16'0000011100001000
    connect \A { \design195_5_10_inst.memory_cntrl_instance108.rd_addr[2] $ibuf_rst \design195_5_10_inst.memory_cntrl_instance108.rd_addr[1] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[0] }
    connect \Y $abc$128410$abc$64559$li086_li086
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128829
    parameter \INIT_VALUE 64'0000000001111111000000001000000000000000000000000000000000000000
    connect \A { \design195_5_10_inst.memory_cntrl_instance108.state[0] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[3] $ibuf_rst \design195_5_10_inst.memory_cntrl_instance108.rd_addr[2] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[1] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[0] }
    connect \Y $abc$128410$abc$64559$li085_li085
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128830
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.memory_cntrl_instance108.state[0] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li078_li078
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128831
    parameter \INIT_VALUE 32'10000000011111110000000000000000
    connect \A { \design195_5_10_inst.memory_cntrl_instance108.rd_addr[3] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[4] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[2] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[1] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[0] }
    connect \Y $abc$128410$new_new_n2985__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128832
    parameter \INIT_VALUE 16'0000111000000000
    connect \A { $abc$128410$abc$64559$li078_li078 $abc$128410$new_new_n2985__ \design195_5_10_inst.memory_cntrl_instance108.rd_addr[4] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[3] }
    connect \Y $abc$128410$abc$64559$li084_li084
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128833
    parameter \INIT_VALUE 16'0111100000000000
    connect \A { $abc$128410$abc$64559$li078_li078 \design195_5_10_inst.memory_cntrl_instance108.rd_addr[5] $abc$128410$new_new_n2985__ \design195_5_10_inst.memory_cntrl_instance108.rd_addr[4] }
    connect \Y $abc$128410$abc$64559$li083_li083
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128834
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { \design195_5_10_inst.memory_cntrl_instance108.rd_addr[5] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[4] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[3] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[2] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[1] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[0] }
    connect \Y $abc$128410$new_new_n2988__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128835
    parameter \INIT_VALUE 8'01100000
    connect \A { $abc$128410$abc$64559$li078_li078 $abc$128410$new_new_n2988__ \design195_5_10_inst.memory_cntrl_instance108.rd_addr[6] }
    connect \Y $abc$128410$abc$64559$li082_li082
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128836
    parameter \INIT_VALUE 16'0111100000000000
    connect \A { $abc$128410$abc$64559$li078_li078 \design195_5_10_inst.memory_cntrl_instance108.rd_addr[7] $abc$128410$new_new_n2988__ \design195_5_10_inst.memory_cntrl_instance108.rd_addr[6] }
    connect \Y $abc$128410$abc$64559$li081_li081
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128837
    parameter \INIT_VALUE 2139095040
    connect \A { $abc$128410$abc$64559$li078_li078 \design195_5_10_inst.memory_cntrl_instance108.rd_addr[8] $abc$128410$new_new_n2988__ \design195_5_10_inst.memory_cntrl_instance108.rd_addr[7] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[6] }
    connect \Y $abc$128410$abc$64559$li080_li080
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128838
    parameter \INIT_VALUE 64'0111111111111111100000000000000000000000000000000000000000000000
    connect \A { $abc$128410$abc$64559$li078_li078 \design195_5_10_inst.memory_cntrl_instance108.rd_addr[9] $abc$128410$new_new_n2988__ \design195_5_10_inst.memory_cntrl_instance108.rd_addr[8] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[7] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[6] }
    connect \Y $abc$128410$abc$64559$li079_li079
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128839
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[0] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6716_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128840
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[1] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6714_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128841
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[2] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6712_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128842
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[3] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6710_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128843
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[4] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6708_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128844
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[5] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6706_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128845
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6704_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128846
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[7] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6702_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128847
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[8] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6700_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128848
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6698_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128849
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[10] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6696_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128850
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[11] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6694_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128851
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[12] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6692_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128852
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[13] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6690_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128853
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[14] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6688_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128854
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[15] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6686_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128855
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[16] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6684_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128856
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[17] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6682_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128857
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[18] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6680_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128858
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[19] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6678_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128859
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[20] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6676_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128860
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[21] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6674_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128861
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[22] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6672_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128862
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[23] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6670_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128863
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[24] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6668_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128864
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[25] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6666_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128865
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[26] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6664_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128866
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[27] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6662_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128867
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[28] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6660_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128868
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[29] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6658_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128869
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[30] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6656_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128870
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance215.data_out[31] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6654_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128871
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[0] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6652_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128872
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[1] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6650_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128873
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[2] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6648_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128874
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[3] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6646_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128875
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[4] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6644_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128876
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[5] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6642_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128877
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6640_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128878
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[7] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6638_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128879
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[8] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6636_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128880
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6634_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128881
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[10] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6632_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128882
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[11] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6630_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128883
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[12] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6628_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128884
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[13] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6626_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128885
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[14] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6624_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128886
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[15] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6622_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128887
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[16] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6620_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128888
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[17] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6618_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128889
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[18] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6616_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128890
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[19] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6614_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128891
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[20] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6612_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128892
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[21] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6610_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128893
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[22] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6608_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128894
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[23] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6606_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128895
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[24] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6604_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128896
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[25] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6602_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128897
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[26] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6600_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128898
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[27] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6598_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128899
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[28] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6596_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128900
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[29] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6594_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128901
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[30] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6592_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128902
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.mod_n_counter_instance545.data_out[31] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6590_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128903
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.encoder_instance107.data_out[10] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6588_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128904
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.encoder_instance107.data_out[31] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6586_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128905
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.parity_generator_instance327.data_out[0] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6584_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128906
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.parity_generator_instance327.data_out[1] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6582_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128907
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.parity_generator_instance327.data_out[2] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6580_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128908
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.parity_generator_instance327.data_out[3] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6578_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128909
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.parity_generator_instance327.data_out[4] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6576_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128910
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.parity_generator_instance327.data_out[5] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6574_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128911
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.parity_generator_instance327.data_out[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6572_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128912
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.parity_generator_instance327.data_out[7] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6570_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128913
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.parity_generator_instance327.data_out[8] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6568_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128914
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.parity_generator_instance327.data_out[31] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] $abc$128410$new_new_n2942__ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] }
    connect \Y $abc$128410$abc$64559$new_n6564_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128915
    parameter \INIT_VALUE 64'0001011110000001111010000111111011101000011111100001011110000001
    connect \A { $abc$128410$new_new_n2848__ $auto_1046.B[1] $abc$128410$new_new_n2847__ $auto_1046.B[0] $auto_1040.B[20] $auto_1040.A[20] }
    connect \Y $auto_1052.Y[21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128916
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$128410$new_new_n2847__ $auto_1046.B[0] $auto_1040.B[20] $auto_1040.A[20] }
    connect \Y $auto_1052.X[20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128917
    parameter \INIT_VALUE 32'11010100001010110010101111010100
    connect \A { $abc$128410$new_new_n2845__ $auto_1046.B[3] $abc$128410$new_new_n2849__ $abc$128410$new_new_n2846__ $auto_1046.B[2] }
    connect \Y $auto_1052.Y[23]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128918
    parameter \INIT_VALUE 8'10010110
    connect \A { $abc$128410$new_new_n2849__ $abc$128410$new_new_n2846__ $auto_1046.B[2] }
    connect \Y $auto_1052.Y[22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128919
    parameter \INIT_VALUE 16'1000011101111000
    connect \A { $auto_1040.B[19] $auto_1040.A[19] $auto_1040.B[18] $auto_1040.A[18] }
    connect \Y $auto_1040.Y[19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128920
    parameter \INIT_VALUE 4'0110
    connect \A { $auto_1040.B[18] $auto_1040.A[18] }
    connect \Y $auto_1040.X[18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128921
    parameter \INIT_VALUE 16'1111011101000000
    connect \A { $abc$128410$new_new_n2857__ $abc$128410$new_new_n2854__ $abc$128410$new_new_n2843__ $auto_1046.B[6] }
    connect \Y $abc$128410$new_new_n3075__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128922
    parameter \INIT_VALUE 64'1110100001111110011111100001011100010111100000011000000111101000
    connect \A { $abc$128410$new_new_n2859__ $abc$128410$new_new_n3075__ $abc$128410$new_new_n2858__ $auto_1046.B[8] $auto_1040.B[28] $auto_1040.A[28] }
    connect \Y $auto_1052.Y[29]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128923
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$128410$new_new_n3075__ $abc$128410$new_new_n2858__ $auto_1046.B[8] $auto_1040.B[28] $auto_1040.A[28] }
    connect \Y $auto_1052.Y[28]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128924
    parameter \INIT_VALUE 733140045
    connect \A { $abc$128410$new_new_n2853__ $abc$128410$new_new_n2851__ $abc$128410$new_new_n2840__ $abc$128410$new_new_n2850__ $auto_1046.B[4] }
    connect \Y $auto_1052.Y[25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128925
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$128410$new_new_n2850__ $abc$128410$new_new_n2851__ $abc$128410$new_new_n2840__ $auto_1046.B[4] }
    connect \Y $auto_1052.Y[24]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128926
    parameter \INIT_VALUE 16'1101010000101011
    connect \A { $abc$128410$new_new_n2843__ $abc$128410$new_new_n2854__ $abc$128410$new_new_n2856__ $auto_1046.B[6] }
    connect \Y $auto_1052.Y[27]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128927
    parameter \INIT_VALUE 8'10010110
    connect \A { $abc$128410$new_new_n2854__ $abc$128410$new_new_n2856__ $auto_1046.B[6] }
    connect \Y $auto_1052.Y[26]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128928
    parameter \INIT_VALUE 8'11101011
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[14] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[30] $ibuf_rst }
    connect \Y $auto_1076.S[14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128929
    parameter \INIT_VALUE 8'11101011
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[13] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[29] $ibuf_rst }
    connect \Y $auto_1076.S[13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128930
    parameter \INIT_VALUE 8'11101011
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[12] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[28] $ibuf_rst }
    connect \Y $auto_1076.S[12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128931
    parameter \INIT_VALUE 8'11101011
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[11] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[27] $ibuf_rst }
    connect \Y $auto_1076.S[11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128932
    parameter \INIT_VALUE 8'11101011
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[9] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[25] $ibuf_rst }
    connect \Y $auto_1076.S[9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128933
    parameter \INIT_VALUE 8'11101011
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[7] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[23] $ibuf_rst }
    connect \Y $auto_1076.S[7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128934
    parameter \INIT_VALUE 8'11101011
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[5] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[21] $ibuf_rst }
    connect \Y $auto_1076.S[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128935
    parameter \INIT_VALUE 8'11101011
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[3] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[19] $ibuf_rst }
    connect \Y $auto_1076.S[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128936
    parameter \INIT_VALUE 8'11101011
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[1] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[17] $ibuf_rst }
    connect \Y $auto_1076.S[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128937
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[16] $ibuf_rst }
    connect \Y \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128938
    parameter \INIT_VALUE 8'00010100
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[16] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li530_li530
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128939
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[24] $ibuf_rst }
    connect \Y \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[24]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128940
    parameter \INIT_VALUE 339820820
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[8] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[24] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[16] $ibuf_rst }
    connect \Y $auto_10936.X[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128941
    parameter \INIT_VALUE 4'1001
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[8] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[24] }
    connect \Y $abc$128410$new_new_n3095__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128942
    parameter \INIT_VALUE 64'1011001001001101010011011011001001001101101100101011001001001101
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[25] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[1] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[17] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[24] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[8] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[16] }
    connect \Y $abc$128410$new_new_n3096__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128943
    parameter \INIT_VALUE 64'0000000000010100000000001110101100000000111010110000000000010100
    connect \A { $abc$128410$new_new_n3096__ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[9] $ibuf_rst $abc$128410$new_new_n3095__ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[16] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0] }
    connect \Y $auto_10936.Y[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128944
    parameter \INIT_VALUE 64'0101010001010100010101000100000001010100010000000101010001010100
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[16] $abc$128410$new_new_n3095__ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0] $abc$128410$new_new_n3096__ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[9] $ibuf_rst }
    connect \Y $abc$128410$new_new_n3098__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128945
    parameter \INIT_VALUE 64'0000000000000000000000000000000001001101110011110000110001001101
    connect \A { $ibuf_rst \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[8] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[24] $abc$128410$new_new_n3096__ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[1] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[16] }
    connect \Y $abc$128410$new_new_n3099__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128946
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[2] $ibuf_rst }
    connect \Y $abc$128410$new_new_n3100__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128947
    parameter \INIT_VALUE 64'0000000100001110000011100000000100001110000000010000000100001110
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[10] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[18] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[26] $ibuf_rst \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[25] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[17] }
    connect \Y $abc$128410$new_new_n3101__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128948
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$128410$new_new_n3101__ $abc$128410$new_new_n3100__ $abc$128410$new_new_n3099__ $abc$128410$new_new_n3098__ }
    connect \Y $auto_10936.Y[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128949
    parameter \INIT_VALUE 249618446
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[10] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[18] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[26] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[25] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[17] }
    connect \Y $abc$128410$new_new_n3103__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128950
    parameter \INIT_VALUE 8'01110001
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[10] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[18] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[26] }
    connect \Y $abc$128410$new_new_n3104__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128951
    parameter \INIT_VALUE 64'0001010001000001010000010001010001000001000101000001010001000001
    connect \A { $abc$128410$new_new_n3104__ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[3] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[19] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[11] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[27] $ibuf_rst }
    connect \Y $abc$128410$new_new_n3105__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128952
    parameter \INIT_VALUE 64'0000001100111111111010001000000111111100110000000001011101111110
    connect \A { $abc$128410$new_new_n3105__ $abc$128410$new_new_n3103__ $abc$128410$new_new_n3100__ $abc$128410$new_new_n3099__ $abc$128410$new_new_n3098__ $abc$128410$new_new_n3101__ }
    connect \Y $auto_10936.Y[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128953
    parameter \INIT_VALUE 64'1100110100000100110111110100110011011111010011001111111100000101
    connect \A { $abc$128410$new_new_n3101__ $abc$128410$new_new_n3100__ $abc$128410$new_new_n3105__ $abc$128410$new_new_n3099__ $abc$128410$new_new_n3103__ $abc$128410$new_new_n3098__ }
    connect \Y $abc$128410$new_new_n3107__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128954
    parameter \INIT_VALUE 8'01101001
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[20] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[12] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[28] }
    connect \Y $abc$128410$new_new_n3108__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128955
    parameter \INIT_VALUE 64'1011001011011011110110110100110101001101001001000010010010110010
    connect \A { $abc$128410$new_new_n3108__ $abc$128410$new_new_n3104__ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[3] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[19] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[11] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[27] }
    connect \Y $abc$128410$new_new_n3109__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128956
    parameter \INIT_VALUE 16'0100000100010100
    connect \A { $abc$128410$new_new_n3109__ $abc$128410$new_new_n3107__ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[4] $ibuf_rst }
    connect \Y $auto_10936.Y[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128957
    parameter \INIT_VALUE 64'1011111111111111001010111011111100000010001010110000000000000010
    connect \A { $abc$128410$new_new_n3108__ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[19] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[3] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[11] $abc$128410$new_new_n3104__ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[27] }
    connect \Y $abc$128410$new_new_n3111__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128958
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[5] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[21] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[13] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[29] }
    connect \Y $abc$128410$new_new_n3112__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128959
    parameter \INIT_VALUE 16'0100110110110010
    connect \A { $abc$128410$new_new_n3112__ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[20] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[12] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[28] }
    connect \Y $abc$128410$new_new_n3113__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128960
    parameter \INIT_VALUE 64'0000110101000100000000100000101100000010000010110000110101000100
    connect \A { $abc$128410$new_new_n3113__ $abc$128410$new_new_n3111__ $abc$128410$new_new_n3109__ $ibuf_rst \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[4] $abc$128410$new_new_n3107__ }
    connect \Y $auto_10936.Y[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128961
    parameter \INIT_VALUE 64'1011001001001101010011011011001001001101101100101011001001001101
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[22] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[6] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[14] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[21] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[13] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[29] }
    connect \Y $abc$128410$new_new_n3115__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128962
    parameter \INIT_VALUE 4'0110
    connect \A { $abc$128410$new_new_n3115__ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[30] }
    connect \Y $abc$128410$new_new_n3116__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128963
    parameter \INIT_VALUE 16'1010001101011100
    connect \A { $abc$128410$new_new_n3116__ $abc$128410$new_new_n3112__ $abc$128410$new_new_n3113__ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[5] }
    connect \Y $abc$128410$new_new_n3117__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128964
    parameter \INIT_VALUE 1305414733
    connect \A { $abc$128410$new_new_n3107__ $abc$128410$new_new_n3109__ $abc$128410$new_new_n3113__ $abc$128410$new_new_n3111__ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[4] }
    connect \Y $abc$128410$new_new_n3118__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128965
    parameter \INIT_VALUE 8'01000001
    connect \A { $abc$128410$new_new_n3118__ $abc$128410$new_new_n3117__ $ibuf_rst }
    connect \Y $auto_10936.Y[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128966
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[15] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[31] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[7] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[23] }
    connect \Y $abc$128410$new_new_n3120__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128967
    parameter \INIT_VALUE 16'0100110110110010
    connect \A { $abc$128410$new_new_n3120__ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[22] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[14] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[30] }
    connect \Y $abc$128410$new_new_n3121__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128968
    parameter \INIT_VALUE 64'0000000000000000000000000000000001001101110011110000110001001101
    connect \A { $ibuf_rst \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[13] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[21] $abc$128410$new_new_n3116__ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[6] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[29] }
    connect \Y $abc$128410$new_new_n3122__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128969
    parameter \INIT_VALUE 64'0000010100001100000010100000001100001010000000110000010100001100
    connect \A { $abc$128410$new_new_n3122__ $abc$128410$new_new_n3121__ $abc$128410$new_new_n3117__ $ibuf_rst $abc$128410$new_new_n3118__ $abc$128410$new_new_n3116__ }
    connect \Y $auto_10936.Y[7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128970
    parameter \INIT_VALUE 64'0000111111111111000001010101111100001111111111110000110011001111
    connect \A { $abc$128410$new_new_n3117__ $ibuf_rst $abc$128410$new_new_n3122__ $abc$128410$new_new_n3121__ $abc$128410$new_new_n3118__ $abc$128410$new_new_n3116__ }
    connect \Y $abc$128410$new_new_n3124__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128971
    parameter \INIT_VALUE 64'0000000000000000101010101010101000000000000000000011111100000011
    connect \A { $abc$128410$new_new_n3120__ $ibuf_rst \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[14] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[22] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[30] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[7] }
    connect \Y $abc$128410$new_new_n3125__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128972
    parameter \INIT_VALUE 64'0000000001110001000000001000111000000000100011100000000001110001
    connect \A { $abc$128410$new_new_n3125__ $abc$128410$new_new_n3124__ $ibuf_rst \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[15] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[31] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[23] }
    connect \Y $auto_10936.Y[8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128973
    parameter \INIT_VALUE 2131965697
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[15] $abc$128410$new_new_n3125__ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[31] $abc$128410$new_new_n3124__ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[23] }
    connect \Y $auto_10936.Y[9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128974
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[27] $ibuf_rst }
    connect \Y \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[27]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128975
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[23] $ibuf_rst }
    connect \Y \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[23]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128976
    parameter \INIT_VALUE 16'0001010011101011
    connect \A { $abc$128410$abc$55512$auto_1076.co \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[15] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[31] $ibuf_rst }
    connect \Y $auto_1076.Y[15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128977
    parameter \INIT_VALUE 16'0001000011111011
    connect \A { $abc$128410$abc$55512$auto_1076.co \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[15] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[31] $ibuf_rst }
    connect \Y $auto_1076.Y[16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128978
    parameter \INIT_VALUE 8'11101011
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[22] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[6] $ibuf_rst }
    connect \Y $auto_1076.S[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128979
    parameter \INIT_VALUE 64'0011011001101100010111110101010111000011001111001010101011111010
    connect \A { \design195_5_10_inst.register_instance323.data_out[11] $auto_86741 \design195_5_10_inst.register_instance323.data_out[22] \design195_5_10_inst.register_instance323.data_out[10] \design195_5_10_inst.register_instance323.data_out[18] \design195_5_10_inst.register_instance323.data_out[2] }
    connect \Y $auto_10908.Y[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128980
    parameter \INIT_VALUE 64'0110001111010000101111000010111111010000101011000100010111011100
    connect \A { \design195_5_10_inst.register_instance323.data_out[2] \design195_5_10_inst.register_instance323.data_out[11] \design195_5_10_inst.register_instance323.data_out[10] $auto_86741 \design195_5_10_inst.register_instance323.data_out[18] \design195_5_10_inst.register_instance323.data_out[22] }
    connect \Y $abc$128410$new_new_n3134__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_128981
    parameter \INIT_VALUE 4'0110
    connect \A { $abc$128410$new_new_n3134__ \design195_5_10_inst.register_instance323.data_out[3] }
    connect \Y $auto_10908.Y[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128982
    parameter \INIT_VALUE 8'01001011
    connect \A { \design195_5_10_inst.register_instance323.data_out[11] $auto_86741 \design195_5_10_inst.register_instance323.data_out[22] }
    connect \Y $abc$128410$new_new_n3136__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128983
    parameter \INIT_VALUE 64'1111001111111111111111111111111100100000101100001011000010111010
    connect \A { \design195_5_10_inst.register_instance323.data_out[2] $auto_86741 \design195_5_10_inst.register_instance323.data_out[18] \design195_5_10_inst.register_instance323.data_out[10] \design195_5_10_inst.register_instance323.data_out[22] \design195_5_10_inst.register_instance323.data_out[11] }
    connect \Y $abc$128410$new_new_n3137__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128984
    parameter \INIT_VALUE 64'1110111100110000101110101100111100111010101010101110111100110000
    connect \A { \design195_5_10_inst.register_instance323.data_out[11] \design195_5_10_inst.register_instance323.data_out[3] $abc$128410$new_new_n3137__ $auto_86741 \design195_5_10_inst.register_instance323.data_out[22] \design195_5_10_inst.register_instance323.data_out[2] }
    connect \Y $abc$128410$new_new_n3138__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128985
    parameter \INIT_VALUE 32'11101111000111000001000011100011
    connect \A { \design195_5_10_inst.register_instance323.data_out[4] \design195_5_10_inst.register_instance323.data_out[23] $auto_86741 \design195_5_10_inst.register_instance323.data_out[22] \design195_5_10_inst.register_instance323.data_out[11] }
    connect \Y $abc$128410$new_new_n3139__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128986
    parameter \INIT_VALUE 64'1011111100001011010000001111010011010000111111010010111100000010
    connect \A { $abc$128410$new_new_n3138__ $abc$128410$new_new_n3139__ $abc$128410$new_new_n3136__ \design195_5_10_inst.register_instance323.data_out[3] \design195_5_10_inst.register_instance323.data_out[10] \design195_5_10_inst.register_instance323.data_out[18] }
    connect \Y $auto_10908.Y[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128987
    parameter \INIT_VALUE 64'0001000000110011000000000001000011110111111111110011001111110111
    connect \A { $abc$128410$new_new_n3139__ $abc$128410$new_new_n3136__ \design195_5_10_inst.register_instance323.data_out[3] \design195_5_10_inst.register_instance323.data_out[18] $abc$128410$new_new_n3138__ \design195_5_10_inst.register_instance323.data_out[10] }
    connect \Y $abc$128410$new_new_n3141__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128988
    parameter \INIT_VALUE 64'0011000000000001110111111011111011001111111111100010000001000001
    connect \A { $abc$128410$new_new_n3141__ \design195_5_10_inst.register_instance323.data_out[11] \design195_5_10_inst.register_instance323.data_out[4] $auto_86741 \design195_5_10_inst.register_instance323.data_out[23] \design195_5_10_inst.register_instance323.data_out[22] }
    connect \Y $auto_10908.Y[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128989
    parameter \INIT_VALUE 64'1011000011110000111110111110111001001111000111110001000100000001
    connect \A { \design195_5_10_inst.register_instance323.data_out[22] \design195_5_10_inst.register_instance323.data_out[11] \design195_5_10_inst.register_instance323.data_out[4] $abc$128410$new_new_n3141__ $auto_86741 \design195_5_10_inst.register_instance323.data_out[23] }
    connect \Y $auto_10908.Y[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128990
    parameter \INIT_VALUE 16'1100110111000010
    connect \A { $auto_10908.Y[6] \design195_5_10_inst.register_instance323.data_out[22] \design195_5_10_inst.register_instance323.data_out[10] $auto_86741 }
    connect \Y $auto_10908.Y[7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128991
    parameter \INIT_VALUE 16'1100110111000000
    connect \A { $auto_10908.Y[6] \design195_5_10_inst.register_instance323.data_out[22] \design195_5_10_inst.register_instance323.data_out[10] $auto_86741 }
    connect \Y $auto_10908.Y[9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128992
    parameter \INIT_VALUE 8'01111000
    connect \A { \design195_5_10_inst.register_instance323.data_out[18] \design195_5_10_inst.register_instance323.data_out[22] \design195_5_10_inst.register_instance323.data_out[2] }
    connect \Y $auto_1106.Y[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_128993
    parameter \INIT_VALUE 16'0100101100111100
    connect \A { \design195_5_10_inst.register_instance323.data_out[22] \design195_5_10_inst.register_instance323.data_out[3] \design195_5_10_inst.register_instance323.data_out[2] \design195_5_10_inst.register_instance323.data_out[18] }
    connect \Y $auto_1106.Y[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128994
    parameter \INIT_VALUE 1073987580
    connect \A { \design195_5_10_inst.register_instance323.data_out[4] \design195_5_10_inst.register_instance323.data_out[3] \design195_5_10_inst.register_instance323.data_out[22] \design195_5_10_inst.register_instance323.data_out[2] \design195_5_10_inst.register_instance323.data_out[18] }
    connect \Y $auto_1106.Y[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128995
    parameter \INIT_VALUE 64'0100000000000000000000000000001110111111111111111111111111111100
    connect \A { \design195_5_10_inst.register_instance323.data_out[11] \design195_5_10_inst.register_instance323.data_out[3] \design195_5_10_inst.register_instance323.data_out[4] \design195_5_10_inst.register_instance323.data_out[22] \design195_5_10_inst.register_instance323.data_out[2] \design195_5_10_inst.register_instance323.data_out[18] }
    connect \Y $auto_1106.Y[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_128996
    parameter \INIT_VALUE 64'0100000000000000000000000000000011111111111111111111111111111100
    connect \A { \design195_5_10_inst.register_instance323.data_out[22] \design195_5_10_inst.register_instance323.data_out[3] \design195_5_10_inst.register_instance323.data_out[4] \design195_5_10_inst.register_instance323.data_out[11] \design195_5_10_inst.register_instance323.data_out[2] \design195_5_10_inst.register_instance323.data_out[18] }
    connect \Y $auto_1106.Y[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128997
    parameter \INIT_VALUE 8'10010110
    connect \A { $auto_1106.Y[6] \design195_5_10_inst.register_instance323.data_out[23] \design195_5_10_inst.register_instance323.data_out[10] }
    connect \Y $auto_1106.Y[7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_128998
    parameter \INIT_VALUE 8'00011000
    connect \A { $auto_1106.Y[6] \design195_5_10_inst.register_instance323.data_out[23] \design195_5_10_inst.register_instance323.data_out[10] }
    connect \Y $auto_1106.Y[8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_128999
    parameter \INIT_VALUE 32'11110100000010111111010011110100
    connect \A { $auto_86741 \design195_5_10_inst.register_instance323.data_out[11] \design195_5_10_inst.register_instance323.data_out[10] $auto_1106.Y[6] \design195_5_10_inst.register_instance323.data_out[23] }
    connect \Y $auto_1106.Y[9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129000
    parameter \INIT_VALUE 32'11110100000011111111010011110100
    connect \A { $auto_86741 \design195_5_10_inst.register_instance323.data_out[11] \design195_5_10_inst.register_instance323.data_out[10] $auto_1106.Y[6] \design195_5_10_inst.register_instance323.data_out[23] }
    connect \Y $auto_1106.Y[11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129001
    parameter \INIT_VALUE 32'11111111001101111111111111111010
    connect \A { $auto_86741 \design195_5_10_inst.register_instance323.data_out[23] $auto_1106.Y[6] \design195_5_10_inst.register_instance323.data_out[11] \design195_5_10_inst.register_instance323.data_out[10] }
    connect \Y $auto_1106.Y[13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129002
    parameter \INIT_VALUE 32'11110000000011111111111111101110
    connect \A { $auto_86741 \design195_5_10_inst.register_instance323.data_out[23] \design195_5_10_inst.register_instance323.data_out[22] $auto_1106.Y[6] \design195_5_10_inst.register_instance323.data_out[10] }
    connect \Y $auto_1106.Y[15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129003
    parameter \INIT_VALUE 32'10101010000000001100000011111100
    connect \A { $auto_86741 \design195_5_10_inst.register_instance323.data_out[23] $auto_1106.Y[6] \design195_5_10_inst.register_instance323.data_out[10] \design195_5_10_inst.register_instance323.data_out[22] }
    connect \Y $auto_1106.Y[16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129004
    parameter \INIT_VALUE 32'10110010010011010100110110110010
    connect \A { \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[9] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[1] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[16] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[8] }
    connect \Y $auto_10947.X[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129005
    parameter \INIT_VALUE 2122416510
    connect \A { \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[10] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[2] $auto_10947.X[1] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[9] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[1] }
    connect \Y $auto_10947.Y[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129006
    parameter \INIT_VALUE 4'1001
    connect \A { \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[11] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[3] }
    connect \Y $abc$128410$new_new_n3160__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129007
    parameter \INIT_VALUE 64'0000011101111111000111111111111011111000100000001110000000000001
    connect \A { $abc$128410$new_new_n3160__ $auto_10947.X[1] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[10] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[2] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[9] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[1] }
    connect \Y $auto_10947.Y[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129008
    parameter \INIT_VALUE 64'1111111111111111111111111111111011111110100000001000000000000000
    connect \A { $abc$128410$new_new_n3160__ \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[10] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[2] $auto_10947.X[1] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[9] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[1] }
    connect \Y $abc$128410$new_new_n3162__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129009
    parameter \INIT_VALUE 518119710
    connect \A { $abc$128410$new_new_n3162__ \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[12] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[4] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[11] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[3] }
    connect \Y $auto_10947.Y[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129010
    parameter \INIT_VALUE 4'1001
    connect \A { \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[13] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[5] }
    connect \Y $abc$128410$new_new_n3164__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129011
    parameter \INIT_VALUE 64'0000000100011111000111111111111011111110111000001110000000000001
    connect \A { $abc$128410$new_new_n3164__ $abc$128410$new_new_n3162__ \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[12] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[4] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[11] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[3] }
    connect \Y $auto_10947.Y[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129012
    parameter \INIT_VALUE 64'1111111111111111111111111111111011101000111010001110100010000000
    connect \A { $abc$128410$new_new_n3164__ \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[3] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[11] $abc$128410$new_new_n3162__ \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[12] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[4] }
    connect \Y $abc$128410$new_new_n3166__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129013
    parameter \INIT_VALUE 518119710
    connect \A { $abc$128410$new_new_n3166__ \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[14] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[6] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[13] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[5] }
    connect \Y $auto_10947.Y[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129014
    parameter \INIT_VALUE 22501374
    connect \A { $abc$128410$new_new_n3166__ \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[14] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[13] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[5] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[6] }
    connect \Y $abc$128410$new_new_n3168__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129015
    parameter \INIT_VALUE 8'10010110
    connect \A { $abc$128410$new_new_n3168__ \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[15] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[7] }
    connect \Y $auto_10947.Y[7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129016
    parameter \INIT_VALUE 28027902
    connect \A { \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[15] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[7] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[14] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[6] $abc$128410$new_new_n3168__ }
    connect \Y $auto_10947.Y[8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129017
    parameter \INIT_VALUE 32'11111111111111111111111111111110
    connect \A { $abc$128410$new_new_n3168__ \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[15] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[7] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[14] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[6] }
    connect \Y $auto_10947.Y[9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129018
    parameter \INIT_VALUE 1771438080
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1469[0] \emu_init_new_data_1469[8] \emu_init_new_data_1469[24] \emu_init_new_data_1469[16] }
    connect \Y $auto_10922.X[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129019
    parameter \INIT_VALUE 64'1000111001110001011100011000111001110001100011101000111001110001
    connect \A { \emu_init_new_data_1469[25] \emu_init_new_data_1469[17] \emu_init_new_data_1469[9] \emu_init_new_data_1469[0] \emu_init_new_data_1469[24] \emu_init_new_data_1469[16] }
    connect \Y $abc$128410$new_new_n3173__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129020
    parameter \INIT_VALUE 16'0001010001000001
    connect \A { \emu_init_new_data_1469[0] \emu_init_new_data_1469[24] \emu_init_new_data_1469[16] \emu_init_new_data_1469[8] }
    connect \Y $abc$128410$new_new_n3174__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129021
    parameter \INIT_VALUE 16'1001011000000000
    connect \A { \emu_init_sel_1399 $abc$128410$new_new_n3174__ $abc$128410$new_new_n3173__ \emu_init_new_data_1469[1] }
    connect \Y $auto_10922.Y[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129022
    parameter \INIT_VALUE 16'1011001000000000
    connect \A { \emu_init_sel_1399 $abc$128410$new_new_n3173__ $abc$128410$new_new_n3174__ \emu_init_new_data_1469[1] }
    connect \Y $abc$128410$new_new_n3176__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129023
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_1469[17] \emu_init_sel_1399 }
    connect \Y \design195_5_10_inst.large_adder_instance547.data_in[17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129024
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_1469[25] \emu_init_sel_1399 }
    connect \Y \design195_5_10_inst.large_adder_instance547.data_in[25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129025
    parameter \INIT_VALUE 8'01100000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1469[2] \emu_init_new_data_1469[18] }
    connect \Y $auto_1130.S[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129026
    parameter \INIT_VALUE 8'01100000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1469[10] \emu_init_new_data_1469[26] }
    connect \Y $auto_1130.S[10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129027
    parameter \INIT_VALUE 16'0001111011100001
    connect \A { $auto_1130.S[10] $auto_1130.S[2] \design195_5_10_inst.large_adder_instance547.data_in[25] \design195_5_10_inst.large_adder_instance547.data_in[17] }
    connect \Y $abc$128410$new_new_n3181__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129028
    parameter \INIT_VALUE 64'0100110111001111000011000100110100000000000000000000000000000000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1469[0] \emu_init_new_data_1469[24] $abc$128410$new_new_n3173__ \emu_init_new_data_1469[9] \emu_init_new_data_1469[16] }
    connect \Y $abc$128410$new_new_n3182__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129029
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$128410$new_new_n3182__ $abc$128410$new_new_n3181__ $abc$128410$new_new_n3176__ }
    connect \Y $auto_10922.Y[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129030
    parameter \INIT_VALUE 64'0101010011111101111111010101010011111101010101000101010011111101
    connect \A { \emu_init_new_data_1469[26] \emu_init_new_data_1469[2] \emu_init_new_data_1469[18] \emu_init_new_data_1469[25] \emu_init_new_data_1469[17] \emu_init_new_data_1469[10] }
    connect \Y $abc$128410$new_new_n3184__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129031
    parameter \INIT_VALUE 8'01110001
    connect \A { \emu_init_new_data_1469[2] \emu_init_new_data_1469[26] \emu_init_new_data_1469[18] }
    connect \Y $abc$128410$new_new_n3185__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129032
    parameter \INIT_VALUE 8'01100000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1469[11] \emu_init_new_data_1469[27] }
    connect \Y $auto_1130.S[11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129033
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $auto_1130.S[11] $abc$128410$new_new_n3185__ \emu_init_new_data_1469[3] \emu_init_new_data_1469[19] }
    connect \Y $abc$128410$new_new_n3187__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129034
    parameter \INIT_VALUE 64'1110100000010111000101111110100000000000000000000000000000000000
    connect \A { \emu_init_sel_1399 $abc$128410$new_new_n3187__ $abc$128410$new_new_n3184__ $abc$128410$new_new_n3182__ $abc$128410$new_new_n3181__ $abc$128410$new_new_n3176__ }
    connect \Y $auto_10922.Y[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129035
    parameter \INIT_VALUE 64'1111001110110010101100100011000000000000000000000000000000000000
    connect \A { \emu_init_sel_1399 $abc$128410$new_new_n3182__ $abc$128410$new_new_n3181__ $abc$128410$new_new_n3187__ $abc$128410$new_new_n3184__ $abc$128410$new_new_n3176__ }
    connect \Y $abc$128410$new_new_n3189__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129036
    parameter \INIT_VALUE 1771438080
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1469[12] \emu_init_new_data_1469[4] \emu_init_new_data_1469[28] \emu_init_new_data_1469[20] }
    connect \Y $abc$128410$new_new_n3190__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129037
    parameter \INIT_VALUE 64'0111000100011000000110001000111000000000000000000000000000000000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1469[3] \emu_init_new_data_1469[11] $abc$128410$new_new_n3185__ \emu_init_new_data_1469[27] \emu_init_new_data_1469[19] }
    connect \Y $abc$128410$new_new_n3191__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129038
    parameter \INIT_VALUE 8'10010110
    connect \A { $abc$128410$new_new_n3191__ $abc$128410$new_new_n3190__ $abc$128410$new_new_n3189__ }
    connect \Y $auto_10922.Y[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129039
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_1469[12] \emu_init_sel_1399 }
    connect \Y $abc$128410$new_new_n3193__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129040
    parameter \INIT_VALUE 8'01110001
    connect \A { \emu_init_new_data_1469[3] \emu_init_new_data_1469[27] \emu_init_new_data_1469[19] }
    connect \Y $abc$128410$new_new_n3194__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129041
    parameter \INIT_VALUE 8'01101001
    connect \A { \emu_init_new_data_1469[29] \emu_init_new_data_1469[5] \emu_init_new_data_1469[21] }
    connect \Y $abc$128410$new_new_n3195__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129042
    parameter \INIT_VALUE 64'0111000110001110100011100111000100000000000000000000000000000000
    connect \A { \emu_init_sel_1399 $abc$128410$new_new_n3195__ \emu_init_new_data_1469[13] \emu_init_new_data_1469[4] \emu_init_new_data_1469[28] \emu_init_new_data_1469[20] }
    connect \Y $abc$128410$new_new_n3196__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129043
    parameter \INIT_VALUE 64'1010010111000011000000001001100101011010001111001111111101100110
    connect \A { $abc$128410$new_new_n3196__ $abc$128410$new_new_n3191__ $abc$128410$new_new_n3190__ $abc$128410$new_new_n3194__ $abc$128410$new_new_n3193__ $abc$128410$new_new_n3189__ }
    connect \Y $auto_10922.Y[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129044
    parameter \INIT_VALUE 64'0101111100000101011101110001000111111111000000000011111100000011
    connect \A { $abc$128410$new_new_n3191__ $abc$128410$new_new_n3190__ $abc$128410$new_new_n3196__ $abc$128410$new_new_n3189__ $abc$128410$new_new_n3193__ $abc$128410$new_new_n3194__ }
    connect \Y $abc$128410$new_new_n3198__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129045
    parameter \INIT_VALUE 64'0100110111001111000011000100110100000000000000000000000000000000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1469[4] \emu_init_new_data_1469[28] $abc$128410$new_new_n3195__ \emu_init_new_data_1469[13] \emu_init_new_data_1469[20] }
    connect \Y $abc$128410$new_new_n3199__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129046
    parameter \INIT_VALUE 16'1011001000000000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1469[29] \emu_init_new_data_1469[5] \emu_init_new_data_1469[21] }
    connect \Y $abc$128410$new_new_n3200__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129047
    parameter \INIT_VALUE 1771438080
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1469[14] \emu_init_new_data_1469[6] \emu_init_new_data_1469[30] \emu_init_new_data_1469[22] }
    connect \Y $abc$128410$new_new_n3201__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129048
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$128410$new_new_n3201__ $abc$128410$new_new_n3200__ $abc$128410$new_new_n3199__ $abc$128410$new_new_n3198__ }
    connect \Y $auto_10922.Y[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129049
    parameter \INIT_VALUE 32'10010110000000000000000000000000
    connect \A { \emu_init_new_data_1469[14] \emu_init_sel_1399 \emu_init_new_data_1469[6] \emu_init_new_data_1469[30] \emu_init_new_data_1469[22] }
    connect \Y $abc$128410$new_new_n3203__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129050
    parameter \INIT_VALUE 8'01110001
    connect \A { \emu_init_new_data_1469[6] \emu_init_new_data_1469[30] \emu_init_new_data_1469[22] }
    connect \Y $abc$128410$new_new_n3204__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129051
    parameter \INIT_VALUE 8'01100000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1469[7] \emu_init_new_data_1469[23] }
    connect \Y $auto_1130.S[7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129052
    parameter \INIT_VALUE 32'10010110011010010000000000000000
    connect \A { \emu_init_sel_1399 $auto_1130.S[7] $abc$128410$new_new_n3204__ \emu_init_new_data_1469[15] \emu_init_new_data_1469[31] }
    connect \Y $abc$128410$new_new_n3206__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129053
    parameter \INIT_VALUE 64'0010001001000100010010111101001011011101101110111011010000101101
    connect \A { $abc$128410$new_new_n3206__ $abc$128410$new_new_n3201__ $abc$128410$new_new_n3200__ $abc$128410$new_new_n3203__ $abc$128410$new_new_n3199__ $abc$128410$new_new_n3198__ }
    connect \Y $auto_10922.Y[7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129054
    parameter \INIT_VALUE 64'0000001100100010111111110011111100101010000000101011111110101011
    connect \A { $abc$128410$new_new_n3201__ $abc$128410$new_new_n3206__ $abc$128410$new_new_n3199__ $abc$128410$new_new_n3198__ $abc$128410$new_new_n3200__ $abc$128410$new_new_n3203__ }
    connect \Y $abc$128410$new_new_n3208__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129055
    parameter \INIT_VALUE 64'1110000001111111011111110001111110000000111000001110000001111111
    connect \A { \emu_init_new_data_1469[7] \emu_init_new_data_1469[31] \emu_init_new_data_1469[23] \emu_init_sel_1399 \emu_init_new_data_1469[15] $abc$128410$new_new_n3204__ }
    connect \Y $abc$128410$new_new_n3209__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129056
    parameter \INIT_VALUE 8'10010000
    connect \A { \emu_init_sel_1399 $abc$128410$new_new_n3209__ $abc$128410$new_new_n3208__ }
    connect \Y $auto_10922.Y[8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129057
    parameter \INIT_VALUE 64'1010100010000000111111111010100011111111101010001111111111111111
    connect \A { \emu_init_new_data_1469[31] \emu_init_new_data_1469[23] \emu_init_new_data_1469[7] $abc$128410$new_new_n3204__ \emu_init_new_data_1469[15] \emu_init_sel_1399 }
    connect \Y $abc$128410$new_new_n3211__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129058
    parameter \INIT_VALUE 8'10110000
    connect \A { $abc$128410$new_new_n3211__ $abc$128410$new_new_n3209__ $abc$128410$new_new_n3208__ }
    connect \Y $auto_10922.Y[9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129059
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_1469[20] \emu_init_sel_1399 }
    connect \Y \design195_5_10_inst.large_adder_instance547.data_in[20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129060
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_1469[28] \emu_init_sel_1399 }
    connect \Y \design195_5_10_inst.large_adder_instance547.data_in[28]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129061
    parameter \INIT_VALUE 8'01100000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1469[3] \emu_init_new_data_1469[19] }
    connect \Y $auto_1130.S[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129062
    parameter \INIT_VALUE 16'0010100011010111
    connect \A { $abc$128410$abc$55512$auto_1133.co \emu_init_new_data_1469[15] \emu_init_new_data_1469[31] \emu_init_sel_1399 }
    connect \Y $auto_1133.Y[15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129063
    parameter \INIT_VALUE 16'0100000011110111
    connect \A { $abc$128410$abc$55512$auto_1133.co \emu_init_new_data_1469[15] \emu_init_sel_1399 \emu_init_new_data_1469[31] }
    connect \Y $auto_1133.Y[16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129064
    parameter \INIT_VALUE 8'01100000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1469[0] \emu_init_new_data_1469[16] }
    connect \Y $auto_1130.S[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129065
    parameter \INIT_VALUE 8'01100000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1469[17] \emu_init_new_data_1469[1] }
    connect \Y $auto_1130.S[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129066
    parameter \INIT_VALUE 8'01100000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1469[4] \emu_init_new_data_1469[20] }
    connect \Y $auto_1130.S[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129067
    parameter \INIT_VALUE 8'01100000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1469[5] \emu_init_new_data_1469[21] }
    connect \Y $auto_1130.S[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129068
    parameter \INIT_VALUE 8'01100000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1469[6] \emu_init_new_data_1469[22] }
    connect \Y $auto_1130.S[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129069
    parameter \INIT_VALUE 8'01100000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1469[8] \emu_init_new_data_1469[24] }
    connect \Y $auto_1130.S[8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129070
    parameter \INIT_VALUE 8'01100000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1469[25] \emu_init_new_data_1469[9] }
    connect \Y $auto_1130.S[9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129071
    parameter \INIT_VALUE 8'01100000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1469[12] \emu_init_new_data_1469[28] }
    connect \Y $auto_1130.S[12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129072
    parameter \INIT_VALUE 8'01100000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1469[13] \emu_init_new_data_1469[29] }
    connect \Y $auto_1130.S[13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129073
    parameter \INIT_VALUE 8'01100000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1469[14] \emu_init_new_data_1469[30] }
    connect \Y $auto_1130.S[14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129074
    parameter \INIT_VALUE 4'0110
    connect \A { $auto_1094.B[18] $auto_1094.A[18] }
    connect \Y $auto_1085.B[18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129075
    parameter \INIT_VALUE 16'1000011101111000
    connect \A { $auto_1094.B[19] $auto_1094.A[19] $auto_1094.B[18] $auto_1094.A[18] }
    connect \Y $auto_1085.B[19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129076
    parameter \INIT_VALUE 16'0001011101110111
    connect \A { $auto_1094.B[18] $auto_1094.A[18] $auto_1094.B[19] $auto_1094.A[19] }
    connect \Y $abc$128410$new_new_n3230__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129077
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$128410$new_new_n3230__ $auto_1109.B[0] $auto_1094.B[20] $auto_1094.A[20] }
    connect \Y $auto_1085.B[20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129078
    parameter \INIT_VALUE 4'1001
    connect \A { $auto_1094.B[21] $auto_1094.A[21] }
    connect \Y $abc$128410$new_new_n3232__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129079
    parameter \INIT_VALUE 64'0001011110000001111010000111111011101000011111100001011110000001
    connect \A { $abc$128410$new_new_n3232__ $auto_1109.B[1] $abc$128410$new_new_n3230__ $auto_1109.B[0] $auto_1094.B[20] $auto_1094.A[20] }
    connect \Y $auto_1085.B[21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129080
    parameter \INIT_VALUE 64'0011011101111111000100110011011111110001000100110111111111110001
    connect \A { $abc$128410$new_new_n3232__ $abc$128410$new_new_n3230__ $auto_1094.B[20] $auto_1094.A[20] $auto_1109.B[1] $auto_1109.B[0] }
    connect \Y $abc$128410$new_new_n3234__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129081
    parameter \INIT_VALUE 64'0000001100010111000101110011111100010111001111110001011100111111
    connect \A { $auto_1094.A[18] $auto_1094.B[18] $auto_1094.B[19] $auto_1094.B[20] $auto_1094.A[20] $auto_1094.A[19] }
    connect \Y $abc$128410$new_new_n3235__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129082
    parameter \INIT_VALUE 1905167985
    connect \A { $auto_1094.B[22] $auto_1094.A[22] $abc$128410$new_new_n3235__ $auto_1094.B[21] $auto_1094.A[21] }
    connect \Y $abc$128410$new_new_n3236__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129083
    parameter \INIT_VALUE 8'10010110
    connect \A { $abc$128410$new_new_n3236__ $abc$128410$new_new_n3234__ $auto_1109.B[2] }
    connect \Y $auto_1085.B[22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129084
    parameter \INIT_VALUE 64'0000001100010111000101110011111100010111001111110001011100111111
    connect \A { $auto_1094.A[20] $auto_1094.B[20] $auto_1094.B[21] $auto_1094.B[22] $auto_1094.A[22] $auto_1094.A[21] }
    connect \Y $abc$128410$new_new_n3238__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129085
    parameter \INIT_VALUE 64'0000000000000000000001100110000000000110011000000000000000000000
    connect \A { $auto_1094.B[22] $auto_1094.A[22] $auto_1094.B[21] $auto_1094.A[21] $auto_1094.B[20] $auto_1094.A[20] }
    connect \Y $abc$128410$new_new_n3239__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129086
    parameter \INIT_VALUE 64'0101001110101100101011000101001110101100010100110101001110101100
    connect \A { $auto_1094.B[23] $auto_1094.A[23] $auto_1109.B[3] $abc$128410$new_new_n3239__ $abc$128410$new_new_n3238__ $abc$128410$new_new_n3230__ }
    connect \Y $abc$128410$new_new_n3240__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129087
    parameter \INIT_VALUE 16'0010101111010100
    connect \A { $abc$128410$new_new_n3240__ $abc$128410$new_new_n3236__ $abc$128410$new_new_n3234__ $auto_1109.B[2] }
    connect \Y $auto_1085.B[23]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129088
    parameter \INIT_VALUE 1431696176
    connect \A { $abc$128410$new_new_n3240__ $abc$128410$new_new_n3236__ $abc$128410$new_new_n3234__ $auto_1109.B[2] $auto_1109.B[3] }
    connect \Y $abc$128410$new_new_n3242__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129089
    parameter \INIT_VALUE 32'11111111011101010111010100000000
    connect \A { $auto_1094.B[23] $auto_1094.A[23] $abc$128410$new_new_n3239__ $abc$128410$new_new_n3230__ $abc$128410$new_new_n3238__ }
    connect \Y $abc$128410$new_new_n3243__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129090
    parameter \INIT_VALUE 1771476585
    connect \A { $abc$128410$new_new_n3243__ $abc$128410$new_new_n3242__ $auto_1109.B[4] $auto_1094.B[24] $auto_1094.A[24] }
    connect \Y $auto_1085.B[24]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129091
    parameter \INIT_VALUE 8'01101001
    connect \A { $auto_1109.B[5] $auto_1094.B[25] $auto_1094.A[25] }
    connect \Y $abc$128410$new_new_n3245__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129092
    parameter \INIT_VALUE 64'0111111000010111111010000111111010000001111010000001011110000001
    connect \A { $abc$128410$new_new_n3245__ $abc$128410$new_new_n3243__ $abc$128410$new_new_n3242__ $auto_1109.B[4] $auto_1094.B[24] $auto_1094.A[24] }
    connect \Y $auto_1085.B[25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129093
    parameter \INIT_VALUE 32'10110111011111100111111011101101
    connect \A { $abc$128410$new_new_n3243__ $auto_1109.B[4] $auto_1094.B[24] $abc$128410$new_new_n3245__ $auto_1094.A[24] }
    connect \Y $abc$128410$new_new_n3247__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129094
    parameter \INIT_VALUE 64'1111101010101100101011001100110011001100110011111100111111111010
    connect \A { $abc$128410$new_new_n3245__ $abc$128410$new_new_n3243__ $auto_1094.B[24] $auto_1094.A[24] $auto_1109.B[5] $auto_1109.B[4] }
    connect \Y $abc$128410$new_new_n3248__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129095
    parameter \INIT_VALUE 4'1001
    connect \A { $auto_1094.B[26] $auto_1094.A[26] }
    connect \Y $abc$128410$new_new_n3249__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129096
    parameter \INIT_VALUE 64'0000001100010111000101110011111111111100111010001110100011000000
    connect \A { $abc$128410$new_new_n3249__ $abc$128410$new_new_n3243__ $auto_1094.B[24] $auto_1094.B[25] $auto_1094.A[25] $auto_1094.A[24] }
    connect \Y $abc$128410$new_new_n3250__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129097
    parameter \INIT_VALUE 802213935
    connect \A { $abc$128410$new_new_n3250__ $auto_1109.B[6] $abc$128410$new_new_n3248__ $abc$128410$new_new_n3247__ $abc$128410$new_new_n3242__ }
    connect \Y $auto_1085.B[26]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129098
    parameter \INIT_VALUE 64'0000000000000000000001100110000000000110011000000000000000000000
    connect \A { $auto_1094.B[26] $auto_1094.A[26] $auto_1094.B[25] $auto_1094.A[25] $auto_1094.B[24] $auto_1094.A[24] }
    connect \Y $abc$128410$new_new_n3252__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129099
    parameter \INIT_VALUE 64'0000001100010111000101110011111100010111001111110001011100111111
    connect \A { $auto_1094.A[24] $auto_1094.B[24] $auto_1094.B[25] $auto_1094.B[26] $auto_1094.A[26] $auto_1094.A[25] }
    connect \Y $abc$128410$new_new_n3253__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129100
    parameter \INIT_VALUE 64'1000111101110000011100001000111101110000100011111000111101110000
    connect \A { $auto_1109.B[7] $auto_1094.B[27] $auto_1094.A[27] $abc$128410$new_new_n3253__ $abc$128410$new_new_n3252__ $abc$128410$new_new_n3243__ }
    connect \Y $abc$128410$new_new_n3254__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129101
    parameter \INIT_VALUE 64'1101000011111101000000001111000000101111000000101111111100001111
    connect \A { $abc$128410$new_new_n3254__ $abc$128410$new_new_n3248__ $abc$128410$new_new_n3250__ $auto_1109.B[6] $abc$128410$new_new_n3247__ $abc$128410$new_new_n3242__ }
    connect \Y $auto_1085.B[27]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129102
    parameter \INIT_VALUE 64'0000000000000000000000000000000011010000111111010000000011110000
    connect \A { $abc$128410$new_new_n3254__ $abc$128410$new_new_n3248__ $abc$128410$new_new_n3250__ $auto_1109.B[6] $abc$128410$new_new_n3247__ $abc$128410$new_new_n3242__ }
    connect \Y $abc$128410$new_new_n3256__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129103
    parameter \INIT_VALUE 64'1000111101110000011100001000111100000000000000000000000000000000
    connect \A { $auto_1109.B[7] $auto_1094.B[27] $auto_1094.A[27] $abc$128410$new_new_n3253__ $abc$128410$new_new_n3252__ $abc$128410$new_new_n3243__ }
    connect \Y $abc$128410$new_new_n3257__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129104
    parameter \INIT_VALUE 32'11111111110101011101010100000000
    connect \A { $auto_1094.B[27] $auto_1094.A[27] $abc$128410$new_new_n3243__ $abc$128410$new_new_n3252__ $abc$128410$new_new_n3253__ }
    connect \Y $abc$128410$new_new_n3258__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129105
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$128410$new_new_n3258__ $auto_1094.B[28] $auto_1094.A[28] }
    connect \Y $abc$128410$new_new_n3259__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129106
    parameter \INIT_VALUE 16'0001111011100001
    connect \A { $abc$128410$new_new_n3259__ $auto_1109.B[8] $abc$128410$new_new_n3257__ $abc$128410$new_new_n3256__ }
    connect \Y $auto_1085.B[28]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129107
    parameter \INIT_VALUE 401139735
    connect \A { $auto_1094.B[29] $auto_1094.A[29] $abc$128410$new_new_n3258__ $auto_1094.B[28] $auto_1094.A[28] }
    connect \Y $abc$128410$new_new_n3261__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129108
    parameter \INIT_VALUE 64'0001111100000001111000001111111011100000111111100001111100000001
    connect \A { $abc$128410$new_new_n3261__ $auto_1109.B[9] $abc$128410$new_new_n3259__ $auto_1109.B[8] $abc$128410$new_new_n3257__ $abc$128410$new_new_n3256__ }
    connect \Y $auto_1085.B[29]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129109
    parameter \INIT_VALUE 8'00011110
    connect \A { \design195_5_10_inst.register_instance211.data_out[1] \design195_5_10_inst.register_instance211.data_out[0] \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] }
    connect \Y $auto_1091.Y[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129110
    parameter \INIT_VALUE 16'0000000111111110
    connect \A { \design195_5_10_inst.register_instance211.data_out[2] \design195_5_10_inst.register_instance211.data_out[1] \design195_5_10_inst.register_instance211.data_out[0] \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] }
    connect \Y $auto_1091.Y[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129111
    parameter \INIT_VALUE 131070
    connect \A { \design195_5_10_inst.register_instance211.data_out[3] \design195_5_10_inst.register_instance211.data_out[2] \design195_5_10_inst.register_instance211.data_out[1] \design195_5_10_inst.register_instance211.data_out[0] \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] }
    connect \Y $auto_1091.Y[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129112
    parameter \INIT_VALUE 64'0000000000000000000000000000000111111111111111111111111111111110
    connect \A { \design195_5_10_inst.register_instance211.data_out[4] \design195_5_10_inst.register_instance211.data_out[3] \design195_5_10_inst.register_instance211.data_out[2] \design195_5_10_inst.register_instance211.data_out[1] \design195_5_10_inst.register_instance211.data_out[0] \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] }
    connect \Y $auto_1091.Y[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129113
    parameter \INIT_VALUE 1
    connect \A { \design195_5_10_inst.register_instance211.data_out[4] \design195_5_10_inst.register_instance211.data_out[3] \design195_5_10_inst.register_instance211.data_out[2] \design195_5_10_inst.register_instance211.data_out[1] \design195_5_10_inst.register_instance211.data_out[0] }
    connect \Y $abc$128410$new_new_n3267__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129114
    parameter \INIT_VALUE 8'01001011
    connect \A { \design195_5_10_inst.register_instance211.data_out[5] $abc$128410$new_new_n3267__ \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] }
    connect \Y $auto_1091.Y[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129115
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \design195_5_10_inst.register_instance211.data_out[5] \design195_5_10_inst.register_instance211.data_out[4] \design195_5_10_inst.register_instance211.data_out[3] \design195_5_10_inst.register_instance211.data_out[2] \design195_5_10_inst.register_instance211.data_out[1] \design195_5_10_inst.register_instance211.data_out[0] }
    connect \Y $abc$128410$new_new_n3269__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129116
    parameter \INIT_VALUE 8'01001011
    connect \A { \design195_5_10_inst.register_instance211.data_out[6] $abc$128410$new_new_n3269__ \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] }
    connect \Y $auto_1091.Y[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129117
    parameter \INIT_VALUE 16'0001000011101111
    connect \A { \design195_5_10_inst.register_instance211.data_out[7] $abc$128410$new_new_n3269__ \design195_5_10_inst.register_instance211.data_out[6] \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] }
    connect \Y $auto_1091.Y[7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129118
    parameter \INIT_VALUE 32'11111111000100001111111111101111
    connect \A { $auto_86741 \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] $abc$128410$new_new_n3269__ \design195_5_10_inst.register_instance211.data_out[7] \design195_5_10_inst.register_instance211.data_out[6] }
    connect \Y $auto_1091.Y[9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129119
    parameter \INIT_VALUE 16'1111111011111111
    connect \A { $abc$128410$new_new_n3269__ \design195_5_10_inst.register_instance211.data_out[7] \design195_5_10_inst.register_instance211.data_out[6] \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] }
    connect \Y $auto_1091.Y[8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129120
    parameter \INIT_VALUE 818925514
    connect \A { \design195_5_10_inst.register_instance211.data_out[1] \design195_5_10_inst.register_instance211.data_out[0] $auto_86741 \design195_5_10_inst.register_instance211.data_out[2] \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] }
    connect \Y $auto_10961.Y[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129121
    parameter \INIT_VALUE 64'1111111111111110110000000000000100000000000000010011111111111110
    connect \A { \design195_5_10_inst.register_instance211.data_out[3] \design195_5_10_inst.register_instance211.data_out[2] \design195_5_10_inst.register_instance211.data_out[1] \design195_5_10_inst.register_instance211.data_out[0] $auto_86741 \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] }
    connect \Y $auto_10961.Y[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129122
    parameter \INIT_VALUE 64'1111111111000000000000001111111111111110111111110000000011111110
    connect \A { $auto_86741 \design195_5_10_inst.register_instance211.data_out[3] \design195_5_10_inst.register_instance211.data_out[2] \design195_5_10_inst.register_instance211.data_out[1] \design195_5_10_inst.register_instance211.data_out[0] \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] }
    connect \Y $abc$128410$new_new_n3276__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129123
    parameter \INIT_VALUE 16'0111110110100000
    connect \A { $abc$128410$new_new_n3276__ \design195_5_10_inst.register_instance211.data_out[4] \design195_5_10_inst.register_instance211.data_out[3] $auto_86741 }
    connect \Y $auto_10961.Y[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129124
    parameter \INIT_VALUE 32'11111000110000110000011100111100
    connect \A { \design195_5_10_inst.register_instance211.data_out[5] $abc$128410$new_new_n3276__ \design195_5_10_inst.register_instance211.data_out[4] $auto_86741 \design195_5_10_inst.register_instance211.data_out[3] }
    connect \Y $auto_10961.Y[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129125
    parameter \INIT_VALUE 64'0000110001111111111111001000111111110000111111000000000000001100
    connect \A { \design195_5_10_inst.register_instance211.data_out[5] \design195_5_10_inst.register_instance211.data_out[6] \design195_5_10_inst.register_instance211.data_out[4] $auto_86741 $abc$128410$new_new_n3276__ \design195_5_10_inst.register_instance211.data_out[3] }
    connect \Y $auto_10961.Y[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129126
    parameter \INIT_VALUE 64'1111110111011100110010100010001100000010001000110011010111011100
    connect \A { \design195_5_10_inst.register_instance211.data_out[7] \design195_5_10_inst.register_instance211.data_out[6] \design195_5_10_inst.register_instance211.data_out[5] $auto_10961.Y[4] $auto_86741 \design195_5_10_inst.register_instance211.data_out[4] }
    connect \Y $auto_10961.Y[7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129127
    parameter \INIT_VALUE 64'1110111111001110000000000000000011111011001100110010001100000010
    connect \A { \design195_5_10_inst.register_instance211.data_out[6] \design195_5_10_inst.register_instance211.data_out[7] \design195_5_10_inst.register_instance211.data_out[5] \design195_5_10_inst.register_instance211.data_out[4] $auto_86741 $auto_10961.Y[4] }
    connect \Y $auto_10961.Y[9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129128
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_1469[30] \emu_init_sel_1399 }
    connect \Y \design195_5_10_inst.large_adder_instance547.data_in[30]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129129
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_1469[29] \emu_init_sel_1399 }
    connect \Y \design195_5_10_inst.large_adder_instance547.data_in[29]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129130
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_1469[27] \emu_init_sel_1399 }
    connect \Y \design195_5_10_inst.large_adder_instance547.data_in[27]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129131
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_1469[26] \emu_init_sel_1399 }
    connect \Y \design195_5_10_inst.large_adder_instance547.data_in[26]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129132
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_1469[24] \emu_init_sel_1399 }
    connect \Y \design195_5_10_inst.large_adder_instance547.data_in[24]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129133
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_1469[23] \emu_init_sel_1399 }
    connect \Y \design195_5_10_inst.large_adder_instance547.data_in[23]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129134
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_1469[22] \emu_init_sel_1399 }
    connect \Y \design195_5_10_inst.large_adder_instance547.data_in[22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129135
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_1469[21] \emu_init_sel_1399 }
    connect \Y \design195_5_10_inst.large_adder_instance547.data_in[21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129136
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_1469[19] \emu_init_sel_1399 }
    connect \Y \design195_5_10_inst.large_adder_instance547.data_in[19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129137
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_1469[18] \emu_init_sel_1399 }
    connect \Y \design195_5_10_inst.large_adder_instance547.data_in[18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129138
    parameter \INIT_VALUE 4'1000
    connect \A { \emu_init_new_data_1469[16] \emu_init_sel_1399 }
    connect \Y \design195_5_10_inst.large_adder_instance547.data_in[16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129139
    parameter \INIT_VALUE 4'0110
    connect \A { $auto_1085.B[16] \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[15] }
    connect \Y $auto_1085.S[16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129140
    parameter \INIT_VALUE 4'0110
    connect \A { $auto_1085.B[15] \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[23] }
    connect \Y $auto_1085.S[15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129141
    parameter \INIT_VALUE 4'0110
    connect \A { $auto_1085.B[13] \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[23] }
    connect \Y $auto_1085.S[13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129142
    parameter \INIT_VALUE 4'0110
    connect \A { $auto_1085.B[11] \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[23] }
    connect \Y $auto_1085.S[11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129143
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[0] \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[0] }
    connect \Y $auto_1049.S[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129144
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[1] \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[1] }
    connect \Y $auto_1049.S[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129145
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[2] \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[2] }
    connect \Y $auto_1049.S[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129146
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[3] \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[3] }
    connect \Y $auto_1049.S[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129147
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[4] \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[4] }
    connect \Y $auto_1049.S[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129148
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[5] \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[5] }
    connect \Y $auto_1049.S[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129149
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[6] \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[6] }
    connect \Y $auto_1049.S[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129150
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[7] \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[7] }
    connect \Y $auto_1049.S[7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129151
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[8] \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[8] }
    connect \Y $auto_1049.S[8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129152
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[9] \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[9] }
    connect \Y $auto_1049.S[9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129153
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[10] \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[10] }
    connect \Y $auto_1049.S[10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129154
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[11] \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[11] }
    connect \Y $auto_1049.S[11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129155
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[12] \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[12] }
    connect \Y $auto_1049.S[12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129156
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[13] \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[13] }
    connect \Y $auto_1049.S[13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129157
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[14] \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[14] }
    connect \Y $auto_1049.S[14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129158
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[0] \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[0] }
    connect \Y $auto_1055.S[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129159
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[1] \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[1] }
    connect \Y $auto_1055.S[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129160
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[2] \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[2] }
    connect \Y $auto_1055.S[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129161
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[3] \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[3] }
    connect \Y $auto_1055.S[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129162
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[4] \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[4] }
    connect \Y $auto_1055.S[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129163
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[5] \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[5] }
    connect \Y $auto_1055.S[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129164
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[6] \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[6] }
    connect \Y $auto_1055.S[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129165
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[7] \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[7] }
    connect \Y $auto_1055.S[7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129166
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[8] \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[8] }
    connect \Y $auto_1055.S[8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129167
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[9] \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[9] }
    connect \Y $auto_1055.S[9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129168
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[10] \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[10] }
    connect \Y $auto_1055.S[10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129169
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[11] \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[11] }
    connect \Y $auto_1055.S[11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129170
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[12] \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[12] }
    connect \Y $auto_1055.S[12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129171
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[13] \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[13] }
    connect \Y $auto_1055.S[13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129172
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[14] \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[14] }
    connect \Y $auto_1055.S[14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129173
    parameter \INIT_VALUE 8'10010110
    connect \A { \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[16] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[8] }
    connect \Y $auto_10946.Y[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129174
    parameter \INIT_VALUE 4'1011
    connect \A { $abc$128410$abc$55512$auto_1118.co \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[15] }
    connect \Y $auto_1118.Y[16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129175
    parameter \INIT_VALUE 4'1001
    connect \A { $abc$128410$abc$55512$auto_1118.co \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[15] }
    connect \Y $auto_1118.Y[15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129176
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[0] \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[0] }
    connect \Y $auto_1061.S[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129177
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[1] \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[1] }
    connect \Y $auto_1061.S[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129178
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[2] \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[2] }
    connect \Y $auto_1061.S[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129179
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[3] \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[3] }
    connect \Y $auto_1061.S[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129180
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[4] \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[4] }
    connect \Y $auto_1061.S[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129181
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[5] \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[5] }
    connect \Y $auto_1061.S[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129182
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[6] \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[6] }
    connect \Y $auto_1061.S[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129183
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[7] \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[7] }
    connect \Y $auto_1061.S[7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129184
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[8] \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[8] }
    connect \Y $auto_1061.S[8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129185
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[9] \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[9] }
    connect \Y $auto_1061.S[9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129186
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[10] \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[10] }
    connect \Y $auto_1061.S[10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129187
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[11] \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[11] }
    connect \Y $auto_1061.S[11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129188
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[12] \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[12] }
    connect \Y $auto_1061.S[12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129189
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[13] \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[13] }
    connect \Y $auto_1061.S[13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129190
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[14] \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[14] }
    connect \Y $auto_1061.S[14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129191
    parameter \INIT_VALUE 8'11101011
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[2] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[18] $ibuf_rst }
    connect \Y $auto_1076.S[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129192
    parameter \INIT_VALUE 8'11101011
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[20] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[4] $ibuf_rst }
    connect \Y $auto_1076.S[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129193
    parameter \INIT_VALUE 8'11101011
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[8] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[24] $ibuf_rst }
    connect \Y $auto_1076.S[8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129194
    parameter \INIT_VALUE 8'11101011
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[10] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[26] $ibuf_rst }
    connect \Y $auto_1076.S[10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129195
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.large_adder_instance212.add_out_reg_2[0] $auto_1085.B[0] }
    connect \Y $auto_1085.S[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129196
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.register_instance211.data_out[0] \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] }
    connect \Y $auto_1091.Y[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129197
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.large_adder_instance212.add_out_reg_2[1] $auto_1085.B[1] }
    connect \Y $auto_1085.S[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129198
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.large_adder_instance212.add_out_reg_2[2] $auto_1085.B[2] }
    connect \Y $auto_1085.S[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129199
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.large_adder_instance212.add_out_reg_2[3] $auto_1085.B[3] }
    connect \Y $auto_1085.S[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129200
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.large_adder_instance212.add_out_reg_2[4] $auto_1085.B[4] }
    connect \Y $auto_1085.S[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129201
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.large_adder_instance212.add_out_reg_2[5] $auto_1085.B[5] }
    connect \Y $auto_1085.S[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129202
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.large_adder_instance212.add_out_reg_2[6] $auto_1085.B[6] }
    connect \Y $auto_1085.S[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129203
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.large_adder_instance212.add_out_reg_2[7] $auto_1085.B[7] }
    connect \Y $auto_1085.S[7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129204
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.large_adder_instance212.add_out_reg_2[8] $auto_1085.B[8] }
    connect \Y $auto_1085.S[8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129205
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.large_adder_instance212.add_out_reg_2[9] $auto_1085.B[9] }
    connect \Y $auto_1085.S[9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129206
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.register_instance323.data_out[22] \design195_5_10_inst.register_instance323.data_out[2] }
    connect \Y $auto_1106.Y[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129207
    parameter \INIT_VALUE 4'1001
    connect \A { \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[16] }
    connect \Y $auto_1118.S[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129208
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.large_adder_instance547.add_out_reg_2[0] $auto_1040.A[0] }
    connect \Y $auto_1127.S[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129209
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.large_adder_instance547.add_out_reg_2[1] $auto_1040.A[1] }
    connect \Y $auto_1127.S[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129210
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.large_adder_instance547.add_out_reg_2[2] $auto_1040.A[2] }
    connect \Y $auto_1127.S[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129211
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.large_adder_instance547.add_out_reg_2[3] $auto_1040.A[3] }
    connect \Y $auto_1127.S[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129212
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.large_adder_instance547.add_out_reg_2[4] $auto_1040.A[4] }
    connect \Y $auto_1127.S[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129213
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.large_adder_instance547.add_out_reg_2[5] $auto_1040.A[5] }
    connect \Y $auto_1127.S[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129214
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.large_adder_instance547.add_out_reg_2[6] $auto_1040.A[6] }
    connect \Y $auto_1127.S[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129215
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.large_adder_instance547.add_out_reg_2[7] $auto_1040.A[7] }
    connect \Y $auto_1127.S[7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129216
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.large_adder_instance547.add_out_reg_2[8] $auto_1040.A[8] }
    connect \Y $auto_1127.S[8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129217
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.large_adder_instance547.add_out_reg_2[9] $auto_1040.A[9] }
    connect \Y $auto_1127.S[9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129218
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.large_adder_instance547.add_out_reg_2[10] $auto_1040.A[10] }
    connect \Y $auto_1127.S[10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129219
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.large_adder_instance547.add_out_reg_2[11] $auto_1040.A[11] }
    connect \Y $auto_1127.S[11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129220
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.large_adder_instance547.add_out_reg_2[12] $auto_1040.A[12] }
    connect \Y $auto_1127.S[12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129221
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.large_adder_instance547.add_out_reg_2[13] $auto_1040.A[13] }
    connect \Y $auto_1127.S[13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129222
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.large_adder_instance547.add_out_reg_2[14] $auto_1040.A[14] }
    connect \Y $auto_1127.S[14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129223
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.large_adder_instance547.add_out_reg_2[15] $auto_1040.A[15] }
    connect \Y $auto_1127.S[15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129224
    parameter \INIT_VALUE 4'0110
    connect \A { \design195_5_10_inst.large_adder_instance547.add_out_reg_2[16] $auto_1040.A[16] }
    connect \Y $auto_1127.S[16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129225
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \design195_5_10_inst.invertion_instance329.data_out[30] \design195_5_10_inst.mod_n_counter_instance109.data_out[30] \design195_5_10_inst.mod_n_counter_instance439.data_out[31] \design195_5_10_inst.encoder_instance219.data_out[31] }
    connect \Y $obuf_out[30]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129226
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \design195_5_10_inst.invertion_instance329.data_out[28] \design195_5_10_inst.mod_n_counter_instance109.data_out[28] \design195_5_10_inst.mod_n_counter_instance439.data_out[31] \design195_5_10_inst.encoder_instance219.data_out[31] }
    connect \Y $obuf_out[28]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129227
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \design195_5_10_inst.invertion_instance329.data_out[26] \design195_5_10_inst.mod_n_counter_instance109.data_out[26] \design195_5_10_inst.mod_n_counter_instance439.data_out[31] \design195_5_10_inst.encoder_instance219.data_out[31] }
    connect \Y $obuf_out[26]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129228
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \design195_5_10_inst.invertion_instance329.data_out[24] \design195_5_10_inst.mod_n_counter_instance109.data_out[24] \design195_5_10_inst.mod_n_counter_instance439.data_out[31] \design195_5_10_inst.encoder_instance219.data_out[31] }
    connect \Y $obuf_out[24]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129229
    parameter \INIT_VALUE 16'1111000100001110
    connect \A { \design195_5_10_inst.register_instance211.data_out[1] \design195_5_10_inst.register_instance211.data_out[0] \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] $auto_86741 }
    connect \Y $auto_10961.Y[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129230
    parameter \INIT_VALUE 8'10010110
    connect \A { \design195_5_10_inst.register_instance323.data_out[22] \design195_5_10_inst.register_instance323.data_out[10] \design195_5_10_inst.register_instance323.data_out[2] }
    connect \Y $auto_10908.X[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129231
    parameter \INIT_VALUE 168440064
    connect \A { \design195_5_10_inst.register_instance323.data_out[10] $auto_1106.Y[6] \design195_5_10_inst.register_instance323.data_out[11] \design195_5_10_inst.register_instance323.data_out[23] $auto_86741 }
    connect \Y $auto_1106.Y[10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129232
    parameter \INIT_VALUE 32'11110101011000110000101010011100
    connect \A { \design195_5_10_inst.register_instance323.data_out[11] \design195_5_10_inst.register_instance323.data_out[22] \design195_5_10_inst.register_instance323.data_out[10] $auto_86741 \design195_5_10_inst.register_instance323.data_out[2] }
    connect \Y $auto_10908.Y[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129233
    parameter \INIT_VALUE 16'0000000000001110
    connect \A { $auto_86741 \design195_5_10_inst.register_instance323.data_out[23] $auto_1106.Y[6] \design195_5_10_inst.register_instance323.data_out[10] }
    connect \Y $auto_1106.Y[14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129234
    parameter \INIT_VALUE 822071178
    connect \A { \design195_5_10_inst.register_instance323.data_out[23] \design195_5_10_inst.register_instance323.data_out[10] $auto_86741 \design195_5_10_inst.register_instance323.data_out[11] $auto_1106.Y[6] }
    connect \Y $auto_1106.Y[12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129235
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.register_instance323.data_out[22] \design195_5_10_inst.register_instance323.data_out[2] }
    connect \Y $auto_1106.Y[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129236
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \design195_5_10_inst.invertion_instance329.data_out[2] \design195_5_10_inst.mod_n_counter_instance109.data_out[2] \design195_5_10_inst.register_instance549.data_out[2] \design195_5_10_inst.encoder_instance219.data_out[2] }
    connect \Y $obuf_out[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129237
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \design195_5_10_inst.invertion_instance329.data_out[1] \design195_5_10_inst.mod_n_counter_instance109.data_out[1] \design195_5_10_inst.register_instance549.data_out[2] \design195_5_10_inst.encoder_instance219.data_out[2] }
    connect \Y $obuf_out[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129238
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \design195_5_10_inst.mod_n_counter_instance439.data_out[0] \design195_5_10_inst.invertion_instance329.data_out[0] \design195_5_10_inst.mod_n_counter_instance109.data_out[0] \design195_5_10_inst.register_instance549.data_out[2] \design195_5_10_inst.encoder_instance219.data_out[2] }
    connect \Y $obuf_out[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129239
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { \design195_5_10_inst.register_instance549.data_out[3] \design195_5_10_inst.invertion_instance329.data_out[3] \design195_5_10_inst.mod_n_counter_instance109.data_out[3] \design195_5_10_inst.encoder_instance219.data_out[3] }
    connect \Y $obuf_out[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129240
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \design195_5_10_inst.register_instance549.data_out[4] \design195_5_10_inst.mod_n_counter_instance439.data_out[4] \design195_5_10_inst.invertion_instance329.data_out[4] \design195_5_10_inst.mod_n_counter_instance109.data_out[4] \design195_5_10_inst.encoder_instance219.data_out[4] }
    connect \Y $obuf_out[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129241
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \design195_5_10_inst.invertion_instance329.data_out[10] \design195_5_10_inst.mod_n_counter_instance109.data_out[10] \design195_5_10_inst.register_instance549.data_out[10] \design195_5_10_inst.mod_n_counter_instance439.data_out[10] \design195_5_10_inst.encoder_instance219.data_out[10] }
    connect \Y $obuf_out[10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129242
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \design195_5_10_inst.invertion_instance329.data_out[8] \design195_5_10_inst.mod_n_counter_instance109.data_out[8] \design195_5_10_inst.register_instance549.data_out[10] \design195_5_10_inst.mod_n_counter_instance439.data_out[10] \design195_5_10_inst.encoder_instance219.data_out[10] }
    connect \Y $obuf_out[8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129243
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \design195_5_10_inst.invertion_instance329.data_out[7] \design195_5_10_inst.mod_n_counter_instance109.data_out[7] \design195_5_10_inst.register_instance549.data_out[10] \design195_5_10_inst.mod_n_counter_instance439.data_out[10] \design195_5_10_inst.encoder_instance219.data_out[10] }
    connect \Y $obuf_out[7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129244
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \design195_5_10_inst.invertion_instance329.data_out[11] \design195_5_10_inst.mod_n_counter_instance109.data_out[11] \design195_5_10_inst.register_instance549.data_out[11] \design195_5_10_inst.encoder_instance219.data_out[11] \design195_5_10_inst.mod_n_counter_instance439.data_out[31] }
    connect \Y $obuf_out[11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129245
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \design195_5_10_inst.invertion_instance329.data_out[9] \design195_5_10_inst.mod_n_counter_instance109.data_out[9] \design195_5_10_inst.register_instance549.data_out[11] \design195_5_10_inst.encoder_instance219.data_out[11] \design195_5_10_inst.mod_n_counter_instance439.data_out[31] }
    connect \Y $obuf_out[9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129246
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \design195_5_10_inst.invertion_instance329.data_out[5] \design195_5_10_inst.mod_n_counter_instance109.data_out[5] \design195_5_10_inst.register_instance549.data_out[11] \design195_5_10_inst.encoder_instance219.data_out[11] \design195_5_10_inst.mod_n_counter_instance439.data_out[31] }
    connect \Y $obuf_out[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129247
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \design195_5_10_inst.invertion_instance329.data_out[23] \design195_5_10_inst.mod_n_counter_instance109.data_out[23] \design195_5_10_inst.register_instance549.data_out[23] \design195_5_10_inst.mod_n_counter_instance439.data_out[31] \design195_5_10_inst.encoder_instance219.data_out[31] }
    connect \Y $obuf_out[23]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129248
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \design195_5_10_inst.invertion_instance329.data_out[14] \design195_5_10_inst.mod_n_counter_instance109.data_out[14] \design195_5_10_inst.register_instance549.data_out[23] \design195_5_10_inst.mod_n_counter_instance439.data_out[31] \design195_5_10_inst.encoder_instance219.data_out[31] }
    connect \Y $obuf_out[14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129249
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \design195_5_10_inst.invertion_instance329.data_out[13] \design195_5_10_inst.mod_n_counter_instance109.data_out[13] \design195_5_10_inst.register_instance549.data_out[23] \design195_5_10_inst.mod_n_counter_instance439.data_out[31] \design195_5_10_inst.encoder_instance219.data_out[31] }
    connect \Y $obuf_out[13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129250
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \design195_5_10_inst.invertion_instance329.data_out[12] \design195_5_10_inst.mod_n_counter_instance109.data_out[12] \design195_5_10_inst.register_instance549.data_out[23] \design195_5_10_inst.mod_n_counter_instance439.data_out[31] \design195_5_10_inst.encoder_instance219.data_out[31] }
    connect \Y $obuf_out[12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129251
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \design195_5_10_inst.register_instance549.data_out[18] \design195_5_10_inst.invertion_instance329.data_out[18] \design195_5_10_inst.mod_n_counter_instance109.data_out[18] \design195_5_10_inst.encoder_instance219.data_out[18] \design195_5_10_inst.mod_n_counter_instance439.data_out[31] }
    connect \Y $obuf_out[18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129252
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \design195_5_10_inst.invertion_instance329.data_out[22] \design195_5_10_inst.mod_n_counter_instance109.data_out[22] \design195_5_10_inst.register_instance549.data_out[22] \design195_5_10_inst.encoder_instance219.data_out[22] \design195_5_10_inst.mod_n_counter_instance439.data_out[31] }
    connect \Y $obuf_out[22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129253
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \design195_5_10_inst.invertion_instance329.data_out[21] \design195_5_10_inst.mod_n_counter_instance109.data_out[21] \design195_5_10_inst.register_instance549.data_out[22] \design195_5_10_inst.encoder_instance219.data_out[22] \design195_5_10_inst.mod_n_counter_instance439.data_out[31] }
    connect \Y $obuf_out[21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129254
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \design195_5_10_inst.invertion_instance329.data_out[20] \design195_5_10_inst.mod_n_counter_instance109.data_out[20] \design195_5_10_inst.register_instance549.data_out[22] \design195_5_10_inst.encoder_instance219.data_out[22] \design195_5_10_inst.mod_n_counter_instance439.data_out[31] }
    connect \Y $obuf_out[20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129255
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \design195_5_10_inst.invertion_instance329.data_out[19] \design195_5_10_inst.mod_n_counter_instance109.data_out[19] \design195_5_10_inst.register_instance549.data_out[22] \design195_5_10_inst.encoder_instance219.data_out[22] \design195_5_10_inst.mod_n_counter_instance439.data_out[31] }
    connect \Y $obuf_out[19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129256
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \design195_5_10_inst.invertion_instance329.data_out[17] \design195_5_10_inst.mod_n_counter_instance109.data_out[17] \design195_5_10_inst.register_instance549.data_out[22] \design195_5_10_inst.encoder_instance219.data_out[22] \design195_5_10_inst.mod_n_counter_instance439.data_out[31] }
    connect \Y $obuf_out[17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129257
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \design195_5_10_inst.invertion_instance329.data_out[16] \design195_5_10_inst.mod_n_counter_instance109.data_out[16] \design195_5_10_inst.register_instance549.data_out[22] \design195_5_10_inst.encoder_instance219.data_out[22] \design195_5_10_inst.mod_n_counter_instance439.data_out[31] }
    connect \Y $obuf_out[16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129258
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \design195_5_10_inst.invertion_instance329.data_out[15] \design195_5_10_inst.mod_n_counter_instance109.data_out[15] \design195_5_10_inst.register_instance549.data_out[22] \design195_5_10_inst.encoder_instance219.data_out[22] \design195_5_10_inst.mod_n_counter_instance439.data_out[31] }
    connect \Y $obuf_out[15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129259
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \design195_5_10_inst.invertion_instance329.data_out[6] \design195_5_10_inst.mod_n_counter_instance109.data_out[6] \design195_5_10_inst.register_instance549.data_out[22] \design195_5_10_inst.encoder_instance219.data_out[22] \design195_5_10_inst.mod_n_counter_instance439.data_out[31] }
    connect \Y $obuf_out[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129260
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \design195_5_10_inst.invertion_instance329.data_out[31] \design195_5_10_inst.mod_n_counter_instance109.data_out[31] \design195_5_10_inst.mod_n_counter_instance439.data_out[31] \design195_5_10_inst.encoder_instance219.data_out[31] $auto_86741 }
    connect \Y $obuf_out[31]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129261
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \design195_5_10_inst.invertion_instance329.data_out[29] \design195_5_10_inst.mod_n_counter_instance109.data_out[29] \design195_5_10_inst.mod_n_counter_instance439.data_out[31] \design195_5_10_inst.encoder_instance219.data_out[31] $auto_86741 }
    connect \Y $obuf_out[29]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129262
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \design195_5_10_inst.invertion_instance329.data_out[27] \design195_5_10_inst.mod_n_counter_instance109.data_out[27] \design195_5_10_inst.mod_n_counter_instance439.data_out[31] \design195_5_10_inst.encoder_instance219.data_out[31] $auto_86741 }
    connect \Y $obuf_out[27]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129263
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { \design195_5_10_inst.invertion_instance329.data_out[25] \design195_5_10_inst.mod_n_counter_instance109.data_out[25] \design195_5_10_inst.mod_n_counter_instance439.data_out[31] \design195_5_10_inst.encoder_instance219.data_out[31] $auto_86741 }
    connect \Y $obuf_out[25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129264
    parameter \INIT_VALUE 32'11111111111111110000000011101111
    connect \A { \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] $auto_86741 $abc$128410$new_new_n3269__ \design195_5_10_inst.register_instance211.data_out[6] \design195_5_10_inst.register_instance211.data_out[7] }
    connect \Y $auto_1091.Y[16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129265
    parameter \INIT_VALUE 239
    connect \A { $auto_86741 \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] $abc$128410$new_new_n3269__ \design195_5_10_inst.register_instance211.data_out[7] \design195_5_10_inst.register_instance211.data_out[6] }
    connect \Y $auto_1091.Y[14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129266
    parameter \INIT_VALUE 32'11111111111111110000000011101111
    connect \A { $auto_86741 \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] $abc$128410$new_new_n3269__ \design195_5_10_inst.register_instance211.data_out[6] \design195_5_10_inst.register_instance211.data_out[7] }
    connect \Y $auto_1091.Y[15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129267
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[17] $ibuf_rst }
    connect \Y \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129268
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[18] $ibuf_rst }
    connect \Y \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129269
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[19] $ibuf_rst }
    connect \Y \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129270
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[20] $ibuf_rst }
    connect \Y \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129271
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[21] $ibuf_rst }
    connect \Y \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129272
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[22] $ibuf_rst }
    connect \Y \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129273
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[25] $ibuf_rst }
    connect \Y \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129274
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[26] $ibuf_rst }
    connect \Y \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[26]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129275
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[28] $ibuf_rst }
    connect \Y \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[28]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129276
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[29] $ibuf_rst }
    connect \Y \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[29]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129277
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[30] $ibuf_rst }
    connect \Y \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[30]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129278
    parameter \INIT_VALUE 16646144
    connect \A { $auto_86741 $ibuf_rst \design195_5_10_inst.invertion_instance103.data_out[2] \design195_5_10_inst.invertion_instance103.data_out[1] \design195_5_10_inst.invertion_instance103.data_out[0] }
    connect \Y $abc$128410$auto_86746
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129279
    parameter \INIT_VALUE 16580608
    connect \A { $auto_86741 $ibuf_rst \design195_5_10_inst.invertion_instance103.data_out[2] \design195_5_10_inst.invertion_instance103.data_out[1] \design195_5_10_inst.invertion_instance103.data_out[0] }
    connect \Y $abc$128410$auto_86748
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129280
    parameter \INIT_VALUE 16449536
    connect \A { $auto_86741 $ibuf_rst \design195_5_10_inst.invertion_instance103.data_out[2] \design195_5_10_inst.invertion_instance103.data_out[1] \design195_5_10_inst.invertion_instance103.data_out[0] }
    connect \Y $abc$128410$auto_86750
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129281
    parameter \INIT_VALUE 16187392
    connect \A { $auto_86741 $ibuf_rst \design195_5_10_inst.invertion_instance103.data_out[2] \design195_5_10_inst.invertion_instance103.data_out[1] \design195_5_10_inst.invertion_instance103.data_out[0] }
    connect \Y $abc$128410$auto_86752
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129282
    parameter \INIT_VALUE 15663104
    connect \A { $auto_86741 $ibuf_rst \design195_5_10_inst.invertion_instance103.data_out[2] \design195_5_10_inst.invertion_instance103.data_out[1] \design195_5_10_inst.invertion_instance103.data_out[0] }
    connect \Y $abc$128410$auto_86754
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129283
    parameter \INIT_VALUE 14614528
    connect \A { $auto_86741 $ibuf_rst \design195_5_10_inst.invertion_instance103.data_out[2] \design195_5_10_inst.invertion_instance103.data_out[1] \design195_5_10_inst.invertion_instance103.data_out[0] }
    connect \Y $abc$128410$auto_86756
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129284
    parameter \INIT_VALUE 12517376
    connect \A { $auto_86741 $ibuf_rst \design195_5_10_inst.invertion_instance103.data_out[2] \design195_5_10_inst.invertion_instance103.data_out[1] \design195_5_10_inst.invertion_instance103.data_out[0] }
    connect \Y $abc$128410$auto_86758
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129285
    parameter \INIT_VALUE 8323072
    connect \A { $auto_86741 $ibuf_rst \design195_5_10_inst.invertion_instance103.data_out[2] \design195_5_10_inst.invertion_instance103.data_out[1] \design195_5_10_inst.invertion_instance103.data_out[0] }
    connect \Y $abc$128410$auto_86760
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129286
    parameter \INIT_VALUE 16646144
    connect \A { $auto_86741 $ibuf_rst \d_in1[2] \d_in1[1] \d_in1[0] }
    connect \Y $abc$128410$auto_86762
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129287
    parameter \INIT_VALUE 16580608
    connect \A { $auto_86741 $ibuf_rst \d_in1[2] \d_in1[1] \d_in1[0] }
    connect \Y $abc$128410$auto_86764
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129288
    parameter \INIT_VALUE 16449536
    connect \A { $auto_86741 $ibuf_rst \d_in1[2] \d_in1[1] \d_in1[0] }
    connect \Y $abc$128410$auto_86766
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129289
    parameter \INIT_VALUE 16187392
    connect \A { $auto_86741 $ibuf_rst \d_in1[2] \d_in1[1] \d_in1[0] }
    connect \Y $abc$128410$auto_86768
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129290
    parameter \INIT_VALUE 15663104
    connect \A { $auto_86741 $ibuf_rst \d_in1[2] \d_in1[1] \d_in1[0] }
    connect \Y $abc$128410$auto_86770
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129291
    parameter \INIT_VALUE 14614528
    connect \A { $auto_86741 $ibuf_rst \d_in1[2] \d_in1[1] \d_in1[0] }
    connect \Y $abc$128410$auto_86772
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129292
    parameter \INIT_VALUE 12517376
    connect \A { $auto_86741 $ibuf_rst \d_in1[2] \d_in1[1] \d_in1[0] }
    connect \Y $abc$128410$auto_86774
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129293
    parameter \INIT_VALUE 8323072
    connect \A { $auto_86741 $ibuf_rst \d_in1[2] \d_in1[1] \d_in1[0] }
    connect \Y $abc$128410$auto_86776
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129294
    parameter \INIT_VALUE 4'1001
    connect \A { $auto_1082.A[2] \design195_5_10_inst.large_adder_instance324.add_out_reg_2[2] }
    connect \Y $abc$128410$new_new_n3448__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129295
    parameter \INIT_VALUE 64'1010101010101010101010101010100010101000001010100010101010101010
    connect \A { $abc$128410$new_new_n3448__ $auto_1082.A[1] \design195_5_10_inst.large_adder_instance324.add_out_reg_2[1] $auto_1082.A[0] \design195_5_10_inst.large_adder_instance324.add_out_reg_2[0] $abc$128410$abc$64559$li133_li133 }
    connect \Y $abc$128410$auto_86778
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129296
    parameter \INIT_VALUE 64'1010101010101000100010101010101010101010101000100010101010101010
    connect \A { \design195_5_10_inst.large_adder_instance324.add_out_reg_2[0] $abc$128410$new_new_n3448__ $auto_1082.A[1] \design195_5_10_inst.large_adder_instance324.add_out_reg_2[1] $auto_1082.A[0] $abc$128410$abc$64559$li133_li133 }
    connect \Y $abc$128410$auto_86780
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129297
    parameter \INIT_VALUE 64'1000101010101010101010101010001010101010101000100010101010101010
    connect \A { $auto_1082.A[1] \design195_5_10_inst.large_adder_instance324.add_out_reg_2[1] \design195_5_10_inst.large_adder_instance324.add_out_reg_2[0] $auto_1082.A[0] $abc$128410$new_new_n3448__ $abc$128410$abc$64559$li133_li133 }
    connect \Y $abc$128410$auto_86782
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129298
    parameter \INIT_VALUE 64'1111111111010111110101111111111100000000000000000000000000000000
    connect \A { $abc$128410$abc$64559$li133_li133 \design195_5_10_inst.large_adder_instance324.add_out_reg_2[1] $auto_1082.A[1] $auto_1082.A[0] \design195_5_10_inst.large_adder_instance324.add_out_reg_2[0] $abc$128410$new_new_n3448__ }
    connect \Y $abc$128410$auto_86784
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129299
    parameter \INIT_VALUE 64'1010100000101010001010101010101010101010101010101010101010101000
    connect \A { $abc$128410$new_new_n3448__ $auto_1082.A[1] \design195_5_10_inst.large_adder_instance324.add_out_reg_2[1] $auto_1082.A[0] \design195_5_10_inst.large_adder_instance324.add_out_reg_2[0] $abc$128410$abc$64559$li133_li133 }
    connect \Y $abc$128410$auto_86786
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129300
    parameter \INIT_VALUE 64'1000101010101010101010101010100000101010101010101010101010100010
    connect \A { \design195_5_10_inst.large_adder_instance324.add_out_reg_2[0] $abc$128410$new_new_n3448__ $auto_1082.A[1] \design195_5_10_inst.large_adder_instance324.add_out_reg_2[1] $auto_1082.A[0] $abc$128410$abc$64559$li133_li133 }
    connect \Y $abc$128410$auto_86788
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129301
    parameter \INIT_VALUE 64'0010101010101010101010101010100010101010101010001000101010101010
    connect \A { $auto_1082.A[1] \design195_5_10_inst.large_adder_instance324.add_out_reg_2[1] \design195_5_10_inst.large_adder_instance324.add_out_reg_2[0] $auto_1082.A[0] $abc$128410$new_new_n3448__ $abc$128410$abc$64559$li133_li133 }
    connect \Y $abc$128410$auto_86790
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129302
    parameter \INIT_VALUE 64'1111111111101011111010111111111100000000000000000000000000000000
    connect \A { $abc$128410$abc$64559$li133_li133 \design195_5_10_inst.large_adder_instance324.add_out_reg_2[1] $auto_1082.A[1] $auto_1082.A[0] \design195_5_10_inst.large_adder_instance324.add_out_reg_2[0] $abc$128410$new_new_n3448__ }
    connect \Y $abc$128410$auto_86792
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129303
    parameter \INIT_VALUE 4'1001
    connect \A { $auto_1058.A[2] \design195_5_10_inst.large_adder_instance432.add_out_reg_2[2] }
    connect \Y $abc$128410$new_new_n3457__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129304
    parameter \INIT_VALUE 64'1010101010101010101010101010100010101000001010100010101010101010
    connect \A { $abc$128410$new_new_n3457__ $auto_1058.A[1] \design195_5_10_inst.large_adder_instance432.add_out_reg_2[1] $auto_1058.A[0] \design195_5_10_inst.large_adder_instance432.add_out_reg_2[0] $abc$128410$abc$64559$li133_li133 }
    connect \Y $abc$128410$auto_86794
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129305
    parameter \INIT_VALUE 64'1010101010101000100010101010101010101010101000100010101010101010
    connect \A { \design195_5_10_inst.large_adder_instance432.add_out_reg_2[0] $abc$128410$new_new_n3457__ $auto_1058.A[1] \design195_5_10_inst.large_adder_instance432.add_out_reg_2[1] $auto_1058.A[0] $abc$128410$abc$64559$li133_li133 }
    connect \Y $abc$128410$auto_86796
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129306
    parameter \INIT_VALUE 64'1000101010101010101010101010001010101010101000100010101010101010
    connect \A { $auto_1058.A[1] \design195_5_10_inst.large_adder_instance432.add_out_reg_2[1] \design195_5_10_inst.large_adder_instance432.add_out_reg_2[0] $auto_1058.A[0] $abc$128410$new_new_n3457__ $abc$128410$abc$64559$li133_li133 }
    connect \Y $abc$128410$auto_86798
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129307
    parameter \INIT_VALUE 64'1111111111010111110101111111111100000000000000000000000000000000
    connect \A { $abc$128410$abc$64559$li133_li133 \design195_5_10_inst.large_adder_instance432.add_out_reg_2[1] $auto_1058.A[1] $auto_1058.A[0] \design195_5_10_inst.large_adder_instance432.add_out_reg_2[0] $abc$128410$new_new_n3457__ }
    connect \Y $abc$128410$auto_86800
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129308
    parameter \INIT_VALUE 64'1010100000101010001010101010101010101010101010101010101010101000
    connect \A { $abc$128410$new_new_n3457__ $auto_1058.A[1] \design195_5_10_inst.large_adder_instance432.add_out_reg_2[1] $auto_1058.A[0] \design195_5_10_inst.large_adder_instance432.add_out_reg_2[0] $abc$128410$abc$64559$li133_li133 }
    connect \Y $abc$128410$auto_86802
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129309
    parameter \INIT_VALUE 64'1000101010101010101010101010100000101010101010101010101010100010
    connect \A { \design195_5_10_inst.large_adder_instance432.add_out_reg_2[0] $abc$128410$new_new_n3457__ $auto_1058.A[1] \design195_5_10_inst.large_adder_instance432.add_out_reg_2[1] $auto_1058.A[0] $abc$128410$abc$64559$li133_li133 }
    connect \Y $abc$128410$auto_86804
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129310
    parameter \INIT_VALUE 64'0010101010101010101010101010100010101010101010001000101010101010
    connect \A { $auto_1058.A[1] \design195_5_10_inst.large_adder_instance432.add_out_reg_2[1] \design195_5_10_inst.large_adder_instance432.add_out_reg_2[0] $auto_1058.A[0] $abc$128410$new_new_n3457__ $abc$128410$abc$64559$li133_li133 }
    connect \Y $abc$128410$auto_86806
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129311
    parameter \INIT_VALUE 64'1111111111101011111010111111111100000000000000000000000000000000
    connect \A { $abc$128410$abc$64559$li133_li133 \design195_5_10_inst.large_adder_instance432.add_out_reg_2[1] $auto_1058.A[1] $auto_1058.A[0] \design195_5_10_inst.large_adder_instance432.add_out_reg_2[0] $abc$128410$new_new_n3457__ }
    connect \Y $abc$128410$auto_86808
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129312
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[0] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li724_li724
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129313
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[1] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li725_li725
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129314
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[2] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li726_li726
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129315
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[3] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li727_li727
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129316
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[4] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li728_li728
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129317
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[5] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li729_li729
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129318
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[6] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li730_li730
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129319
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[7] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li731_li731
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129320
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[0] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li732_li732
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129321
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[1] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li733_li733
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129322
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[2] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li734_li734
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129323
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[3] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li735_li735
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129324
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[4] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li736_li736
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129325
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[5] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li737_li737
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129326
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[6] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li738_li738
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129327
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[7] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li739_li739
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129328
    parameter \INIT_VALUE 32'10000000000000000000000000000000
    connect \A { \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[4] \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[3] \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[2] \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[1] \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[0] }
    connect \Y $abc$128410$new_new_n3482__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129329
    parameter \INIT_VALUE 64'0000000000000000101111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[7] $ibuf_rst \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[6] \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[5] $abc$128410$new_new_n3482__ \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[23] }
    connect \Y $abc$128410$abc$55512$li522_li522
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129330
    parameter \INIT_VALUE 64'0100000000000001000100000000010000000000000000000000000000000000
    connect \A { \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[16] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] $ibuf_rst }
    connect \Y $abc$128410$abc$70562$li068_li068
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129331
    parameter \INIT_VALUE 64'0000000001000001010000010000000000000000000000000000000000000000
    connect \A { \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[15] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] $ibuf_rst }
    connect \Y $abc$128410$abc$70562$li066_li066
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129332
    parameter \INIT_VALUE 64'0000000001000001010000010000000000000000000000000000000000000000
    connect \A { \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[14] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] $ibuf_rst }
    connect \Y $abc$128410$abc$70562$li064_li064
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129333
    parameter \INIT_VALUE 64'0000000001000001010000010000000000000000000000000000000000000000
    connect \A { \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[13] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] $ibuf_rst }
    connect \Y $abc$128410$abc$70562$li062_li062
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129334
    parameter \INIT_VALUE 64'0000000001000001010000010000000000000000000000000000000000000000
    connect \A { \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[12] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] $ibuf_rst }
    connect \Y $abc$128410$abc$70562$li060_li060
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129335
    parameter \INIT_VALUE 64'0000000001000001010000010000000000000000000000000000000000000000
    connect \A { \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[11] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] $ibuf_rst }
    connect \Y $abc$128410$abc$70562$li058_li058
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129336
    parameter \INIT_VALUE 64'0000000001000001010000010000000000000000000000000000000000000000
    connect \A { \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[10] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] $ibuf_rst }
    connect \Y $abc$128410$abc$70562$li056_li056
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129337
    parameter \INIT_VALUE 64'0000000001000001010000010000000000000000000000000000000000000000
    connect \A { \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[9] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] $ibuf_rst }
    connect \Y $abc$128410$abc$70562$li054_li054
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129338
    parameter \INIT_VALUE 64'0000000001000001010000010000000000000000000000000000000000000000
    connect \A { \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[8] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] $ibuf_rst }
    connect \Y $abc$128410$abc$70562$li052_li052
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129339
    parameter \INIT_VALUE 64'0001000000000100010000000000000100000000000000000000000000000000
    connect \A { \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[7] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] $ibuf_rst }
    connect \Y $abc$128410$abc$70562$li050_li050
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129340
    parameter \INIT_VALUE 64'0001000000000100010000000000000100000000000000000000000000000000
    connect \A { \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[6] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] $ibuf_rst }
    connect \Y $abc$128410$abc$70562$li048_li048
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129341
    parameter \INIT_VALUE 64'0001000000000100010000000000000100000000000000000000000000000000
    connect \A { \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[5] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] $ibuf_rst }
    connect \Y $abc$128410$abc$70562$li046_li046
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129342
    parameter \INIT_VALUE 64'0001000000000100010000000000000100000000000000000000000000000000
    connect \A { \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[4] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] $ibuf_rst }
    connect \Y $abc$128410$abc$70562$li044_li044
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129343
    parameter \INIT_VALUE 20971520
    connect \A { \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] $ibuf_rst }
    connect \Y $abc$128410$abc$70562$li040_li040
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129344
    parameter \INIT_VALUE 335544320
    connect \A { \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] $ibuf_rst }
    connect \Y $abc$128410$abc$70562$li038_li038
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129345
    parameter \INIT_VALUE 268697600
    connect \A { \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] $ibuf_rst }
    connect \Y $abc$128410$abc$70562$li042_li042
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129346
    parameter \INIT_VALUE 338165760
    connect \A { \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[31] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3] }
    connect \Y $abc$128410$abc$70562$li036_li036
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129347
    parameter \INIT_VALUE 338165760
    connect \A { \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[24] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3] }
    connect \Y $abc$128410$abc$70562$li034_li034
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129348
    parameter \INIT_VALUE 32'10000001010000100000000000000000
    connect \A { \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[23] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3] }
    connect \Y $abc$128410$abc$70562$li032_li032
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129349
    parameter \INIT_VALUE 32'10000001010000100000000000000000
    connect \A { \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[22] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3] }
    connect \Y $abc$128410$abc$70562$li030_li030
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129350
    parameter \INIT_VALUE 32'10000001010000100000000000000000
    connect \A { \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[21] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3] }
    connect \Y $abc$128410$abc$70562$li028_li028
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129351
    parameter \INIT_VALUE 32'10000001010000100000000000000000
    connect \A { \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[20] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3] }
    connect \Y $abc$128410$abc$70562$li026_li026
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129352
    parameter \INIT_VALUE 32'10000001010000100000000000000000
    connect \A { \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[19] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3] }
    connect \Y $abc$128410$abc$70562$li024_li024
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129353
    parameter \INIT_VALUE 32'10000001010000100000000000000000
    connect \A { \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[18] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3] }
    connect \Y $abc$128410$abc$70562$li022_li022
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129354
    parameter \INIT_VALUE 32'10000001010000100000000000000000
    connect \A { \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[17] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3] }
    connect \Y $abc$128410$abc$70562$li020_li020
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129355
    parameter \INIT_VALUE 32'10000001010000100000000000000000
    connect \A { \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[16] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3] }
    connect \Y $abc$128410$abc$70562$li018_li018
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129356
    parameter \INIT_VALUE 160432128
    connect \A { \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[16] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3] }
    connect \Y $abc$128410$abc$70562$li016_li016
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129357
    parameter \INIT_VALUE 1115750400
    connect \A { \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[7] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3] }
    connect \Y $abc$128410$abc$70562$li014_li014
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129358
    parameter \INIT_VALUE 1115750400
    connect \A { \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[6] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3] }
    connect \Y $abc$128410$abc$70562$li012_li012
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129359
    parameter \INIT_VALUE 1115750400
    connect \A { \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[5] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3] }
    connect \Y $abc$128410$abc$70562$li010_li010
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129360
    parameter \INIT_VALUE 1115750400
    connect \A { \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[4] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3] }
    connect \Y $abc$128410$abc$70562$li008_li008
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129361
    parameter \INIT_VALUE 16'0001100000000000
    connect \A { \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] }
    connect \Y $abc$128410$abc$70562$li006_li006
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129362
    parameter \INIT_VALUE 16'0100001000000000
    connect \A { \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3] }
    connect \Y $abc$128410$abc$70562$li002_li002
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129363
    parameter \INIT_VALUE 16'0110000000000000
    connect \A { \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3] }
    connect \Y $abc$128410$abc$70562$li000_li000
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129364
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance436.data_out[1] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li670_li670
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129365
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance436.data_out[2] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li669_li669
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129366
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance436.data_out[3] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li672_li672
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129367
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance436.data_out[4] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li673_li673
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129368
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance436.data_out[5] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li674_li674
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129369
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance436.data_out[6] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li675_li675
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129370
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance436.data_out[7] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li676_li676
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129371
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance436.data_out[15] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li677_li677
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129372
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance436.data_out[16] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li678_li678
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129373
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance436.data_out[17] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li679_li679
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129374
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance436.data_out[18] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li680_li680
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129375
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance436.data_out[19] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li681_li681
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129376
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance436.data_out[20] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li682_li682
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129377
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance436.data_out[21] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li683_li683
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129378
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance436.data_out[22] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li684_li684
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129379
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance436.data_out[23] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li685_li685
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129380
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance436.data_out[24] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li686_li686
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129381
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance436.data_out[31] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li687_li687
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129382
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance542.data_out[2] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li707_li707
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129383
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance542.data_out[1] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li708_li708
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129384
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance542.data_out[4] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li711_li711
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129385
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance542.data_out[5] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li712_li712
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129386
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance542.data_out[6] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li713_li713
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129387
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance542.data_out[7] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li714_li714
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129388
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance542.data_out[8] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li715_li715
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129389
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance542.data_out[9] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li716_li716
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129390
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance542.data_out[10] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li717_li717
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129391
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance542.data_out[11] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li718_li718
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129392
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance542.data_out[12] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li719_li719
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129393
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance542.data_out[13] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li720_li720
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129394
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance542.data_out[14] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li721_li721
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129395
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance542.data_out[15] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li722_li722
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129397
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[14] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li994_li994
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129398
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[13] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li993_li993
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129399
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[11] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li991_li991
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129400
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[10] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li990_li990
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129401
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[9] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li989_li989
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129402
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[8] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li988_li988
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129403
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[6] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li986_li986
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129404
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[5] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li985_li985
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129405
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[4] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li984_li984
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129406
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[2] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li982_li982
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129407
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[3] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li981_li981
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129408
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.data_out[16] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li979_li979
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129409
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.data_out[15] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li978_li978
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129410
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.data_out[14] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li977_li977
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129411
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.data_out[13] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li976_li976
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129412
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.data_out[12] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li975_li975
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129413
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.data_out[11] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li974_li974
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129414
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.data_out[10] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li973_li973
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129415
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.data_out[9] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li972_li972
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129416
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.data_out[8] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li971_li971
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129417
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.data_out[7] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li970_li970
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129418
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.data_out[6] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li969_li969
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129419
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.data_out[5] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li968_li968
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129420
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.data_out[4] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li967_li967
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129421
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.data_out[2] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li965_li965
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129422
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.data_out[3] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li964_li964
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129423
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.data_out[0] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li963_li963
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129424
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[16] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li962_li962
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129425
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[7] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li961_li961
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129426
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[6] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li960_li960
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129427
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[5] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li959_li959
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129428
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[4] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li958_li958
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129429
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li957_li957
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129430
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li956_li956
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129431
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li955_li955
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129432
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li954_li954
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129433
    parameter \INIT_VALUE 8'01000000
    connect \A { $auto_86741 \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[23] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li953_li953
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129434
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[7] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li952_li952
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129435
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[6] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li951_li951
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129436
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[5] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li950_li950
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129437
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[4] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li949_li949
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129438
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[3] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li948_li948
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129439
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[2] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li947_li947
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129440
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[1] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li946_li946
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129441
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[0] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li945_li945
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129442
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[14] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li944_li944
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129443
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[13] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li943_li943
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129444
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[12] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li942_li942
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129445
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[11] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li941_li941
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129446
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[10] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li940_li940
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129447
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[9] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li939_li939
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129448
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[8] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li938_li938
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129449
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[7] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li937_li937
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129450
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[6] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li936_li936
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129451
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[5] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li935_li935
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129452
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[4] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li934_li934
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129453
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[3] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li933_li933
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129454
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[2] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li932_li932
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129455
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[1] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li931_li931
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129456
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[0] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li930_li930
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129457
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.invertion_instance217.data_out[16] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li929_li929
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129458
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.invertion_instance217.data_out[15] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li928_li928
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129459
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.invertion_instance217.data_out[14] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li927_li927
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129460
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.invertion_instance217.data_out[13] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li926_li926
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129461
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.invertion_instance217.data_out[12] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li925_li925
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129462
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.invertion_instance217.data_out[11] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li924_li924
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129463
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.invertion_instance217.data_out[10] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li923_li923
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129464
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.invertion_instance217.data_out[9] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li922_li922
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129465
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.invertion_instance217.data_out[8] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li921_li921
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129466
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.invertion_instance217.data_out[7] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li920_li920
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129467
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.invertion_instance217.data_out[6] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li919_li919
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129468
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.invertion_instance217.data_out[5] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li918_li918
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129469
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.invertion_instance217.data_out[4] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li917_li917
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129470
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.invertion_instance217.data_out[3] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li916_li916
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129471
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.invertion_instance217.data_out[2] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li915_li915
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129472
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.invertion_instance217.data_out[1] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li914_li914
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129473
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.invertion_instance217.data_out[0] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li913_li913
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129474
    parameter \INIT_VALUE 16'0000000011110100
    connect \A { $ibuf_rst \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[14] \d_in0[31] $auto_86741 }
    connect \Y $abc$128410$abc$64559$li912_li912
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129475
    parameter \INIT_VALUE 16'0000000011110100
    connect \A { $ibuf_rst \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[13] \d_in0[30] $auto_86741 }
    connect \Y $abc$128410$abc$64559$li911_li911
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129476
    parameter \INIT_VALUE 16'0000000011110100
    connect \A { $ibuf_rst \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[12] \d_in0[29] $auto_86741 }
    connect \Y $abc$128410$abc$64559$li910_li910
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129477
    parameter \INIT_VALUE 16'0000000011110100
    connect \A { $ibuf_rst \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[11] \d_in0[28] $auto_86741 }
    connect \Y $abc$128410$abc$64559$li909_li909
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129478
    parameter \INIT_VALUE 16'0000000011110100
    connect \A { $ibuf_rst \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[10] \d_in0[27] $auto_86741 }
    connect \Y $abc$128410$abc$64559$li908_li908
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129479
    parameter \INIT_VALUE 16'0000000011110100
    connect \A { $ibuf_rst \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[9] \d_in0[26] $auto_86741 }
    connect \Y $abc$128410$abc$64559$li907_li907
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129480
    parameter \INIT_VALUE 16'0000000011110100
    connect \A { $ibuf_rst \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[8] \d_in0[25] $auto_86741 }
    connect \Y $abc$128410$abc$64559$li906_li906
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129481
    parameter \INIT_VALUE 16'0000000011110100
    connect \A { $ibuf_rst \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[7] \d_in0[24] $auto_86741 }
    connect \Y $abc$128410$abc$64559$li905_li905
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129482
    parameter \INIT_VALUE 16'0000000011110100
    connect \A { $ibuf_rst \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[6] \d_in0[23] $auto_86741 }
    connect \Y $abc$128410$abc$64559$li904_li904
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129483
    parameter \INIT_VALUE 16'0000000011110100
    connect \A { $ibuf_rst \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[5] \d_in0[22] $auto_86741 }
    connect \Y $abc$128410$abc$64559$li903_li903
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129484
    parameter \INIT_VALUE 16'0000000011110100
    connect \A { $ibuf_rst \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[4] \d_in0[21] $auto_86741 }
    connect \Y $abc$128410$abc$64559$li902_li902
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129485
    parameter \INIT_VALUE 16'0000000011110100
    connect \A { $ibuf_rst \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[3] \d_in0[20] $auto_86741 }
    connect \Y $abc$128410$abc$64559$li901_li901
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129486
    parameter \INIT_VALUE 16'0000000011110100
    connect \A { $ibuf_rst \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[2] \d_in0[19] $auto_86741 }
    connect \Y $abc$128410$abc$64559$li900_li900
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129487
    parameter \INIT_VALUE 16'0000000011110100
    connect \A { $ibuf_rst \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[1] \d_in0[18] $auto_86741 }
    connect \Y $abc$128410$abc$64559$li899_li899
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129488
    parameter \INIT_VALUE 16'0000000011110100
    connect \A { $ibuf_rst \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0] \d_in0[17] $auto_86741 }
    connect \Y $abc$128410$abc$64559$li898_li898
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129489
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in0[16] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li897_li897
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129490
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in0[15] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li896_li896
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129491
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in0[14] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li895_li895
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129492
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in0[13] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li894_li894
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129493
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in0[12] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li893_li893
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129494
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in0[11] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li892_li892
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129495
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in0[10] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li891_li891
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129496
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in0[9] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li890_li890
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129497
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in0[8] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li889_li889
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129498
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in0[7] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li888_li888
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129499
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in0[6] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li887_li887
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129500
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in0[5] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li886_li886
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129501
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in0[4] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li885_li885
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129502
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in0[3] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li884_li884
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129503
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in0[2] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li883_li883
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129504
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in0[1] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li882_li882
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129505
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in0[0] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li881_li881
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129506
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.encoder_instance548.data_out[22] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li879_li879
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129507
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.encoder_instance548.data_out[18] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li878_li878
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129508
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.encoder_instance548.data_out[23] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li877_li877
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129509
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.encoder_instance548.data_out[11] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li876_li876
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129510
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.encoder_instance548.data_out[10] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li875_li875
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129511
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.encoder_instance548.data_out[4] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li874_li874
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129512
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.encoder_instance548.data_out[3] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li873_li873
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129513
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.encoder_instance548.data_out[2] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li872_li872
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129514
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.encoder_instance322.data_out[22] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li871_li871
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129515
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.encoder_instance322.data_out[18] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li870_li870
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129516
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.encoder_instance322.data_out[23] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li869_li869
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129517
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.encoder_instance322.data_out[11] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li868_li868
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129518
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.encoder_instance322.data_out[10] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li867_li867
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129519
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.encoder_instance322.data_out[4] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li866_li866
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129520
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.encoder_instance322.data_out[3] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li865_li865
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129521
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.encoder_instance322.data_out[2] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li864_li864
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129522
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.large_mux_instance542.data_out[3] $ibuf_rst }
    connect \Y $abc$128410$abc$55512$li710_li710
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129523
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { \design195_5_10_inst.large_mux_instance542.data_out[3] \design195_5_10_inst.large_mux_instance542.data_out[8] \design195_5_10_inst.large_mux_instance542.data_out[7] \design195_5_10_inst.large_mux_instance542.data_out[6] }
    connect \Y $abc$128410$new_new_n3677__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129524
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$128410$new_new_n3677__ \design195_5_10_inst.large_mux_instance542.data_out[9] \design195_5_10_inst.large_mux_instance542.data_out[5] \design195_5_10_inst.large_mux_instance542.data_out[4] \design195_5_10_inst.large_mux_instance542.data_out[1] }
    connect \Y $abc$128410$new_new_n3678__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129525
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { \design195_5_10_inst.large_mux_instance542.data_out[13] \design195_5_10_inst.large_mux_instance542.data_out[12] \design195_5_10_inst.large_mux_instance542.data_out[11] \design195_5_10_inst.large_mux_instance542.data_out[10] }
    connect \Y $abc$128410$new_new_n3679__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129526
    parameter \INIT_VALUE 64'0100000100010100000101000100000100010100010000010100000100010100
    connect \A { $abc$128410$new_new_n3679__ $abc$128410$new_new_n3678__ \design195_5_10_inst.large_mux_instance542.data_out[16] \design195_5_10_inst.large_mux_instance542.data_out[15] \design195_5_10_inst.large_mux_instance542.data_out[14] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li829_li829
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129528
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[16] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li827_li827
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129529
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[15] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li826_li826
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129530
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[14] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li825_li825
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129531
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[13] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li824_li824
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129532
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[12] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li823_li823
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129533
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[11] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li822_li822
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129534
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[10] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li821_li821
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129535
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[9] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li820_li820
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129536
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[8] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li819_li819
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129537
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[7] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li818_li818
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129538
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[6] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li817_li817
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129539
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[5] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li816_li816
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129540
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[4] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li815_li815
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129541
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[2] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li813_li813
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129542
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[3] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li812_li812
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129543
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[0] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li811_li811
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129544
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { \design195_5_10_inst.large_mux_instance436.data_out[17] \design195_5_10_inst.large_mux_instance436.data_out[4] \design195_5_10_inst.large_mux_instance436.data_out[3] \design195_5_10_inst.large_mux_instance436.data_out[1] }
    connect \Y $abc$128410$new_new_n3698__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129545
    parameter \INIT_VALUE 1771476585
    connect \A { \design195_5_10_inst.large_mux_instance436.data_out[24] \design195_5_10_inst.large_mux_instance436.data_out[23] \design195_5_10_inst.large_mux_instance436.data_out[22] \design195_5_10_inst.large_mux_instance436.data_out[21] \design195_5_10_inst.large_mux_instance436.data_out[16] }
    connect \Y $abc$128410$new_new_n3699__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129546
    parameter \INIT_VALUE 1771476585
    connect \A { \design195_5_10_inst.large_mux_instance436.data_out[31] \design195_5_10_inst.large_mux_instance436.data_out[20] \design195_5_10_inst.large_mux_instance436.data_out[7] \design195_5_10_inst.large_mux_instance436.data_out[6] \design195_5_10_inst.large_mux_instance436.data_out[5] }
    connect \Y $abc$128410$new_new_n3700__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129547
    parameter \INIT_VALUE 64'0001010001000001010000010001010001000001000101000001010001000001
    connect \A { $abc$128410$new_new_n3700__ $abc$128410$new_new_n3699__ $abc$128410$new_new_n3698__ \design195_5_10_inst.large_mux_instance436.data_out[19] \design195_5_10_inst.large_mux_instance436.data_out[18] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li791_li791
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129548
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[31] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li790_li790
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129549
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[25] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li789_li789
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129550
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[24] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li788_li788
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129551
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[23] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li787_li787
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129552
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[22] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li786_li786
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129553
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[21] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li785_li785
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129554
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[20] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li784_li784
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129555
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[19] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li783_li783
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129556
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[18] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li782_li782
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129557
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[17] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li781_li781
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129558
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[16] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li780_li780
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129559
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[8] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li779_li779
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129560
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[7] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li778_li778
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129561
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[6] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li777_li777
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129562
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[5] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li776_li776
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129563
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[4] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li775_li775
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129564
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[2] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li773_li773
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129565
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[3] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li772_li772
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129566
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[0] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li771_li771
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129567
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.mod_n_counter_instance326.data_out[31] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li769_li769
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129568
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.mod_n_counter_instance326.data_out[7] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li768_li768
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129569
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.mod_n_counter_instance326.data_out[6] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li767_li767
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129570
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.mod_n_counter_instance326.data_out[5] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li766_li766
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129571
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.mod_n_counter_instance326.data_out[4] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li765_li765
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129572
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.mod_n_counter_instance326.data_out[3] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li764_li764
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129573
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.mod_n_counter_instance326.data_out[2] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li763_li763
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129574
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.mod_n_counter_instance326.data_out[1] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li762_li762
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129575
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.mod_n_counter_instance326.data_out[0] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li761_li761
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129576
    parameter \INIT_VALUE 64'1001011001101001011010011001011001101001100101101001011001101001
    connect \A { \design195_5_10_inst.mod_n_counter_instance326.data_out[0] \design195_5_10_inst.mod_n_counter_instance326.data_out[1] \design195_5_10_inst.mod_n_counter_instance326.data_out[4] \design195_5_10_inst.mod_n_counter_instance326.data_out[5] \design195_5_10_inst.mod_n_counter_instance326.data_out[6] \design195_5_10_inst.mod_n_counter_instance326.data_out[7] }
    connect \Y $abc$128410$new_new_n3730__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129577
    parameter \INIT_VALUE 16'0001010001000001
    connect \A { $abc$128410$new_new_n3730__ \design195_5_10_inst.mod_n_counter_instance326.data_out[2] \design195_5_10_inst.mod_n_counter_instance326.data_out[3] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li760_li760
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129578
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[31] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li758_li758
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129579
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[8] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li757_li757
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129580
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[7] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li756_li756
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129581
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[6] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li755_li755
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129582
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[5] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li754_li754
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129583
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[4] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li753_li753
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129584
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[3] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li752_li752
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129585
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[2] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li751_li751
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129586
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[1] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li750_li750
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129587
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[0] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li749_li749
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129588
    parameter \INIT_VALUE 64'1000100010000000111011101110110011001100110010001111111111111110
    connect \A { $abc$128410$new_new_n3259__ $abc$128410$new_new_n3261__ $abc$128410$new_new_n3256__ $abc$128410$new_new_n3257__ $auto_1109.B[9] $auto_1109.B[8] }
    connect \Y $abc$128410$new_new_n3742__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129589
    parameter \INIT_VALUE 51844927
    connect \A { $auto_1094.B[28] $abc$128410$new_new_n3258__ $auto_1094.B[29] $auto_1094.A[29] $auto_1094.A[28] }
    connect \Y $abc$128410$new_new_n3743__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129590
    parameter \INIT_VALUE 1771476585
    connect \A { $abc$128410$new_new_n3743__ $auto_1094.B[30] $auto_1094.A[30] $abc$128410$abc$55512$auto_1085.co $auto_1109.B[10] }
    connect \Y $abc$128410$new_new_n3744__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129591
    parameter \INIT_VALUE 8'01101001
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[2] \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[18] \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[13] }
    connect \Y $abc$128410$new_new_n3745__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129592
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[1] $auto_1109.B[11] \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[21] \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[17] }
    connect \Y $abc$128410$new_new_n3746__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129593
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[7] \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[29] \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[28] \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[6] }
    connect \Y $abc$128410$new_new_n3747__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129594
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$128410$new_new_n3747__ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[9] \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[20] $auto_1094.B[31] \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[27] }
    connect \Y $abc$128410$new_new_n3748__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129595
    parameter \INIT_VALUE 64'1001011001101001011010011001011001101001100101101001011001101001
    connect \A { $abc$128410$new_new_n3748__ $abc$128410$new_new_n3746__ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[16] \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[15] \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[14] \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[19] }
    connect \Y $abc$128410$new_new_n3749__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129596
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[12] \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[8] \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[0] \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[11] }
    connect \Y $abc$128410$new_new_n3750__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129597
    parameter \INIT_VALUE 64'1001011001101001011010011001011001101001100101101001011001101001
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[26] \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[25] \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[24] \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[23] \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[22] $auto_1094.A[31] }
    connect \Y $abc$128410$new_new_n3751__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129598
    parameter \INIT_VALUE 64'1001011001101001011010011001011001101001100101101001011001101001
    connect \A { $abc$128410$new_new_n3751__ $abc$128410$new_new_n3750__ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[10] \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[5] \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[4] \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[3] }
    connect \Y $abc$128410$new_new_n3752__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129599
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { $abc$128410$new_new_n3752__ $abc$128410$new_new_n3749__ $abc$128410$new_new_n3745__ $abc$128410$new_new_n3743__ $auto_1094.B[30] $auto_1094.A[30] }
    connect \Y $abc$128410$new_new_n3753__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129600
    parameter \INIT_VALUE 64'0101111100110110101000001100100100000000000000000000000000000000
    connect \A { $abc$128410$abc$64559$li133_li133 $abc$128410$new_new_n3753__ $abc$128410$new_new_n3744__ $abc$128410$abc$55512$auto_1085.co $abc$128410$new_new_n3742__ $auto_1109.B[10] }
    connect \Y $abc$128410$abc$64559$li717_li717
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129601
    parameter \INIT_VALUE 8'01100000
    connect \A { $abc$128410$abc$64559$li133_li133 $abc$128410$new_new_n3744__ $abc$128410$new_new_n3742__ }
    connect \Y $abc$128410$abc$64559$li748_li748
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129602
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[29] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li747_li747
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129603
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[28] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li746_li746
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129604
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[27] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li745_li745
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129605
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[26] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li744_li744
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129606
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[25] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li743_li743
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129607
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[24] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li742_li742
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129608
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[23] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li741_li741
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129609
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[22] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li740_li740
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129610
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[21] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li739_li739
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129611
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[20] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li738_li738
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129612
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[19] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li737_li737
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129613
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[18] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li736_li736
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129614
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[17] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li735_li735
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129615
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[16] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li734_li734
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129616
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[15] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li733_li733
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129617
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[14] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li732_li732
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129618
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[13] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li731_li731
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129619
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[12] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li730_li730
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129620
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[11] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li729_li729
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129621
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[10] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li728_li728
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129622
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[9] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li727_li727
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129623
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[8] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li726_li726
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129624
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[7] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li725_li725
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129625
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[6] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li724_li724
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129626
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[5] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li723_li723
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129627
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[4] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li722_li722
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129628
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[3] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li721_li721
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129629
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[2] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li720_li720
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129630
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[1] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li719_li719
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129631
    parameter \INIT_VALUE 8'01000000
    connect \A { \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[0] $auto_86741 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li718_li718
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129632
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[31] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li716_li716
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129633
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[30] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li715_li715
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129634
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[29] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li714_li714
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129635
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[28] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li713_li713
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129636
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[27] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li712_li712
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129637
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[26] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li711_li711
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129638
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[25] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li710_li710
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129639
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[24] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li709_li709
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129640
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[23] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li708_li708
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129641
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[22] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li707_li707
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129642
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[21] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li706_li706
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129643
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[20] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li705_li705
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129644
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[19] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li704_li704
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129645
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[18] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li703_li703
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129646
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[17] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li702_li702
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129647
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[16] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li701_li701
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129648
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[15] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li700_li700
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129649
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[14] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li699_li699
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129650
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[13] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li698_li698
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129651
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[12] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li697_li697
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129652
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[11] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li696_li696
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129653
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[10] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li695_li695
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129654
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[9] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li694_li694
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129655
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[8] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li693_li693
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129656
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[7] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li692_li692
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129657
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[6] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li691_li691
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129658
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[5] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li690_li690
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129659
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[4] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li689_li689
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129660
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[3] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li688_li688
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129661
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[2] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li687_li687
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129662
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[1] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li686_li686
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129663
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[0] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li685_li685
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129664
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[0] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[3] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[2] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[4] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[5] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[6] }
    connect \Y $abc$128410$new_new_n3818__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129665
    parameter \INIT_VALUE 32'10000000000000000000000000000000
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[7] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[12] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[8] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[9] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[10] }
    connect \Y $abc$128410$new_new_n3819__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129666
    parameter \INIT_VALUE 32'10000000000000000000000000000000
    connect \A { $abc$128410$new_new_n3819__ $abc$128410$new_new_n3818__ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[11] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[13] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[14] }
    connect \Y $abc$128410$new_new_n3820__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129667
    parameter \INIT_VALUE 32'10000000000000000000000000000000
    connect \A { $abc$128410$new_new_n3820__ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[15] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[16] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[17] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[19] }
    connect \Y $abc$128410$new_new_n3821__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129668
    parameter \INIT_VALUE 32'10000000000000000000000000000000
    connect \A { $abc$128410$new_new_n3821__ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[20] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[21] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[23] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[22] }
    connect \Y $abc$128410$new_new_n3822__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129669
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { $abc$128410$new_new_n3822__ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[24] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[26] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[25] }
    connect \Y $abc$128410$new_new_n3823__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129670
    parameter \INIT_VALUE 4'1000
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[28] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[27] }
    connect \Y $abc$128410$new_new_n3824__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129671
    parameter \INIT_VALUE 64'0000000000000000011111111111111100000000000000001000000000000000
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[31] $ibuf_rst $abc$128410$new_new_n3824__ $abc$128410$new_new_n3823__ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[29] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[30] }
    connect \Y $abc$128410$abc$64559$li684_li684
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129672
    parameter \INIT_VALUE 8323200
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[30] $ibuf_rst $abc$128410$new_new_n3824__ $abc$128410$new_new_n3823__ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[29] }
    connect \Y $abc$128410$abc$64559$li683_li683
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129673
    parameter \INIT_VALUE 16'0000011100001000
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[29] $ibuf_rst $abc$128410$new_new_n3824__ $abc$128410$new_new_n3823__ }
    connect \Y $abc$128410$abc$64559$li682_li682
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129674
    parameter \INIT_VALUE 16'0000011100001000
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[28] $ibuf_rst $abc$128410$new_new_n3823__ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[27] }
    connect \Y $abc$128410$abc$64559$li681_li681
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129675
    parameter \INIT_VALUE 64'0000000000000000011111111111111100000000000000001000000000000000
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[27] $ibuf_rst $abc$128410$new_new_n3822__ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[24] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[26] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[25] }
    connect \Y $abc$128410$abc$64559$li680_li680
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129676
    parameter \INIT_VALUE 8323200
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[26] $ibuf_rst $abc$128410$new_new_n3822__ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[24] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[25] }
    connect \Y $abc$128410$abc$64559$li679_li679
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129677
    parameter \INIT_VALUE 16'0000011100001000
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[25] $ibuf_rst $abc$128410$new_new_n3822__ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[24] }
    connect \Y $abc$128410$abc$64559$li678_li678
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129678
    parameter \INIT_VALUE 8'00010100
    connect \A { $abc$128410$new_new_n3822__ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[24] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li677_li677
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129679
    parameter \INIT_VALUE 64'0000000000000000011111111111111100000000000000001000000000000000
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[23] $ibuf_rst $abc$128410$new_new_n3821__ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[20] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[21] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[22] }
    connect \Y $abc$128410$abc$64559$li676_li676
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129680
    parameter \INIT_VALUE 8323200
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[22] $ibuf_rst $abc$128410$new_new_n3821__ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[20] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[21] }
    connect \Y $abc$128410$abc$64559$li675_li675
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129681
    parameter \INIT_VALUE 16'0000011100001000
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[21] $ibuf_rst $abc$128410$new_new_n3821__ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[20] }
    connect \Y $abc$128410$abc$64559$li674_li674
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129682
    parameter \INIT_VALUE 8'00010000
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[20] $abc$128410$new_new_n3821__ $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li673_li673
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129683
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { $abc$128410$new_new_n3820__ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[15] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[16] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[17] }
    connect \Y $abc$128410$new_new_n3837__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129684
    parameter \INIT_VALUE 16'0000011100001000
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[19] $ibuf_rst $abc$128410$new_new_n3837__ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[20] }
    connect \Y $abc$128410$abc$64559$li672_li672
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129685
    parameter \INIT_VALUE 64'0000000000000000011111111111111100000000000000001000000000000000
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[20] $ibuf_rst $abc$128410$new_new_n3820__ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[15] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[16] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[17] }
    connect \Y $abc$128410$abc$64559$li671_li671
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129686
    parameter \INIT_VALUE 8323200
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[17] $ibuf_rst $abc$128410$new_new_n3820__ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[15] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[16] }
    connect \Y $abc$128410$abc$64559$li670_li670
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129687
    parameter \INIT_VALUE 16'0000011100001000
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[16] $ibuf_rst $abc$128410$new_new_n3820__ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[15] }
    connect \Y $abc$128410$abc$64559$li669_li669
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129688
    parameter \INIT_VALUE 8'00010100
    connect \A { $abc$128410$new_new_n3820__ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[15] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li668_li668
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129689
    parameter \INIT_VALUE 2147450880
    connect \A { $abc$128410$abc$64559$li994_li994 $abc$128410$new_new_n3819__ $abc$128410$new_new_n3818__ $abc$128410$abc$64559$li993_li993 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[11] }
    connect \Y $abc$128410$abc$64559$li667_li667
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129690
    parameter \INIT_VALUE 8323200
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[13] $ibuf_rst $abc$128410$new_new_n3819__ $abc$128410$new_new_n3818__ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[11] }
    connect \Y $abc$128410$abc$64559$li666_li666
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129691
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[12] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li992_li992
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129692
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[7] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[8] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[9] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[10] }
    connect \Y $abc$128410$new_new_n3846__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129693
    parameter \INIT_VALUE 8323200
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[12] $ibuf_rst $abc$128410$new_new_n3846__ $abc$128410$new_new_n3818__ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[11] }
    connect \Y $abc$128410$abc$64559$li665_li665
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129694
    parameter \INIT_VALUE 16'0000011100001000
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[11] $ibuf_rst $abc$128410$new_new_n3846__ $abc$128410$new_new_n3818__ }
    connect \Y $abc$128410$abc$64559$li664_li664
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129695
    parameter \INIT_VALUE 2147450880
    connect \A { $abc$128410$abc$64559$li990_li990 $abc$128410$new_new_n3818__ $abc$128410$abc$64559$li988_li988 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[7] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[9] }
    connect \Y $abc$128410$abc$64559$li663_li663
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129696
    parameter \INIT_VALUE 16'0111111110000000
    connect \A { $abc$128410$abc$64559$li989_li989 $abc$128410$new_new_n3818__ $abc$128410$abc$64559$li988_li988 \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[7] }
    connect \Y $abc$128410$abc$64559$li662_li662
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129697
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[12] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[15] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[26] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[9] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[11] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[13] }
    connect \Y $abc$128410$new_new_n3851__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129698
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[29] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[28] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[25] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[31] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[30] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[27] }
    connect \Y $abc$128410$new_new_n3852__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129699
    parameter \INIT_VALUE 64'0000000000000001000000000000000000000000000000000000000000000000
    connect \A { $abc$128410$new_new_n3852__ $abc$128410$new_new_n3851__ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[20] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[22] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[10] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[14] }
    connect \Y $abc$128410$new_new_n3853__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129700
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[16] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[17] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[19] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[21] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[23] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[24] }
    connect \Y $abc$128410$new_new_n3854__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129701
    parameter \INIT_VALUE 64'0000000000000000000011111111111100000000000000000111000000000000
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[8] $ibuf_rst $abc$128410$new_new_n3818__ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[7] $abc$128410$new_new_n3853__ $abc$128410$new_new_n3854__ }
    connect \Y $abc$128410$abc$64559$li661_li661
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129702
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[7] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li987_li987
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129703
    parameter \INIT_VALUE 8'00010100
    connect \A { $abc$128410$new_new_n3818__ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[7] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li660_li660
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129704
    parameter \INIT_VALUE 64'1000000000000000000000000000000001111111111111111111111111111111
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[6] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[0] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[3] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[2] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[4] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[5] }
    connect \Y $abc$128410$new_new_n3858__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129705
    parameter \INIT_VALUE 4'0001
    connect \A { $abc$128410$new_new_n3858__ $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li659_li659
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129706
    parameter \INIT_VALUE 64'0000000000000000011111111111111100000000000000001000000000000000
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[5] $ibuf_rst \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[0] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[3] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[2] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[4] }
    connect \Y $abc$128410$abc$64559$li658_li658
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129707
    parameter \INIT_VALUE 8323200
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[4] $ibuf_rst \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[0] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[3] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[2] }
    connect \Y $abc$128410$abc$64559$li657_li657
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129708
    parameter \INIT_VALUE 16'0000011100000000
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[3] $ibuf_rst \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[0] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[2] }
    connect \Y $abc$128410$abc$64559$li656_li656
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129709
    parameter \INIT_VALUE 16'0000011100001000
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[2] $ibuf_rst \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[0] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[3] }
    connect \Y $abc$128410$abc$64559$li655_li655
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129710
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[0] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li980_li980
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129711
    parameter \INIT_VALUE 4'0001
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[0] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li653_li653
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129712
    parameter \INIT_VALUE 8'00010100
    connect \A { \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[0] \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[3] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li654_li654
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129713
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.encoder_instance438.data_out[10] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li652_li652
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129714
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.encoder_instance438.data_out[31] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li651_li651
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129715
    parameter \INIT_VALUE 8'00001110
    connect \A { $ibuf_rst \design195_5_10_inst.encoder_instance438.data_out[31] \design195_5_10_inst.encoder_instance438.data_out[10] }
    connect \Y $abc$128410$abc$64559$li650_li650
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129716
    parameter \INIT_VALUE 4'0001
    connect \A { \design195_5_10_inst.encoder_instance438.data_out[10] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li649_li649
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129717
    parameter \INIT_VALUE 2147418112
    connect \A { $abc$128410$abc$64559$li314_li314 \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[6] $abc$128410$new_new_n3482__ \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[7] \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[5] }
    connect \Y $abc$128410$abc$64559$li647_li647
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129718
    parameter \INIT_VALUE 64'0000000000000000101111111111111100000000000000001100000000000000
    connect \A { \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[7] $ibuf_rst $abc$128410$new_new_n3482__ \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[5] \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[6] \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[23] }
    connect \Y $abc$128410$abc$64559$li646_li646
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129719
    parameter \INIT_VALUE 64'0000000010111111000000000000000000000000000000000000000000000000
    connect \A { \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[7] \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[6] $ibuf_rst $abc$128410$new_new_n3482__ \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[5] \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[23] }
    connect \Y $abc$128410$abc$64559$li644_li644
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129720
    parameter \INIT_VALUE 8'00010000
    connect \A { \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[5] $abc$128410$new_new_n3482__ $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li643_li643
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129721
    parameter \INIT_VALUE 64'0000000000000000011111111111111100000000000000000000000000000000
    connect \A { \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[4] $ibuf_rst \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[2] \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[1] \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[0] \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[3] }
    connect \Y $abc$128410$abc$64559$li642_li642
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129722
    parameter \INIT_VALUE 8323072
    connect \A { \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[3] $ibuf_rst \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[2] \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[1] \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[0] }
    connect \Y $abc$128410$abc$64559$li641_li641
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129723
    parameter \INIT_VALUE 16'0000011100000000
    connect \A { \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[2] $ibuf_rst \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[1] \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[0] }
    connect \Y $abc$128410$abc$64559$li640_li640
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129724
    parameter \INIT_VALUE 4'0001
    connect \A { \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[0] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li639_li639
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129725
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { \design195_5_10_inst.parity_generator_instance214.data_out[0] \design195_5_10_inst.parity_generator_instance214.data_out[2] \design195_5_10_inst.parity_generator_instance214.data_out[5] \design195_5_10_inst.parity_generator_instance214.data_out[4] \design195_5_10_inst.parity_generator_instance214.data_out[3] \design195_5_10_inst.parity_generator_instance214.data_out[1] }
    connect \Y $abc$128410$new_new_n3879__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129726
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { \design195_5_10_inst.parity_generator_instance214.data_out[13] \design195_5_10_inst.parity_generator_instance214.data_out[12] \design195_5_10_inst.parity_generator_instance214.data_out[11] \design195_5_10_inst.parity_generator_instance214.data_out[10] \design195_5_10_inst.parity_generator_instance214.data_out[14] \design195_5_10_inst.parity_generator_instance214.data_out[9] }
    connect \Y $abc$128410$new_new_n3880__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129727
    parameter \INIT_VALUE 32'10000000000000000000000000000000
    connect \A { $abc$128410$new_new_n3880__ $abc$128410$new_new_n3879__ \design195_5_10_inst.parity_generator_instance214.data_out[7] \design195_5_10_inst.parity_generator_instance214.data_out[6] \design195_5_10_inst.parity_generator_instance214.data_out[8] }
    connect \Y $abc$128410$new_new_n3881__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129728
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { \design195_5_10_inst.parity_generator_instance214.data_out[15] \design195_5_10_inst.parity_generator_instance214.data_out[16] \design195_5_10_inst.parity_generator_instance214.data_out[18] \design195_5_10_inst.parity_generator_instance214.data_out[17] }
    connect \Y $abc$128410$new_new_n3882__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129729
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { $abc$128410$new_new_n3882__ $abc$128410$new_new_n3881__ \design195_5_10_inst.parity_generator_instance214.data_out[19] \design195_5_10_inst.parity_generator_instance214.data_out[20] }
    connect \Y $abc$128410$new_new_n3883__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129730
    parameter \INIT_VALUE 32'10000000000000000000000000000000
    connect \A { $abc$128410$new_new_n3883__ \design195_5_10_inst.parity_generator_instance214.data_out[22] \design195_5_10_inst.parity_generator_instance214.data_out[21] \design195_5_10_inst.parity_generator_instance214.data_out[23] \design195_5_10_inst.parity_generator_instance214.data_out[24] }
    connect \Y $abc$128410$new_new_n3884__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129731
    parameter \INIT_VALUE 32'10000000000000000000000000000000
    connect \A { $abc$128410$new_new_n3884__ \design195_5_10_inst.parity_generator_instance214.data_out[25] \design195_5_10_inst.parity_generator_instance214.data_out[27] \design195_5_10_inst.parity_generator_instance214.data_out[26] \design195_5_10_inst.parity_generator_instance214.data_out[28] }
    connect \Y $abc$128410$new_new_n3885__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129732
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \design195_5_10_inst.parity_generator_instance214.data_out[16] \design195_5_10_inst.parity_generator_instance214.data_out[18] \design195_5_10_inst.parity_generator_instance214.data_out[17] \design195_5_10_inst.parity_generator_instance214.data_out[19] \design195_5_10_inst.parity_generator_instance214.data_out[21] \design195_5_10_inst.parity_generator_instance214.data_out[23] }
    connect \Y $abc$128410$new_new_n3886__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129733
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \design195_5_10_inst.parity_generator_instance214.data_out[20] \design195_5_10_inst.parity_generator_instance214.data_out[25] \design195_5_10_inst.parity_generator_instance214.data_out[24] \design195_5_10_inst.parity_generator_instance214.data_out[27] \design195_5_10_inst.parity_generator_instance214.data_out[26] \design195_5_10_inst.parity_generator_instance214.data_out[29] }
    connect \Y $abc$128410$new_new_n3887__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129734
    parameter \INIT_VALUE 64'0000000000000001000000000000000000000000000000000000000000000000
    connect \A { $abc$128410$new_new_n3887__ $abc$128410$new_new_n3886__ \design195_5_10_inst.parity_generator_instance214.data_out[10] \design195_5_10_inst.parity_generator_instance214.data_out[22] \design195_5_10_inst.parity_generator_instance214.data_out[28] \design195_5_10_inst.parity_generator_instance214.data_out[30] }
    connect \Y $abc$128410$new_new_n3888__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129735
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \design195_5_10_inst.parity_generator_instance214.data_out[13] \design195_5_10_inst.parity_generator_instance214.data_out[12] \design195_5_10_inst.parity_generator_instance214.data_out[11] \design195_5_10_inst.parity_generator_instance214.data_out[15] \design195_5_10_inst.parity_generator_instance214.data_out[14] \design195_5_10_inst.parity_generator_instance214.data_out[9] }
    connect \Y $abc$128410$new_new_n3889__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129736
    parameter \INIT_VALUE 64'0000000000000000000000000000000011101111111111111111111111111111
    connect \A { $ibuf_rst $abc$128410$new_new_n3879__ $abc$128410$new_new_n3889__ $abc$128410$new_new_n3888__ \design195_5_10_inst.parity_generator_instance214.data_out[31] \design195_5_10_inst.parity_generator_instance214.data_out[8] }
    connect \Y $abc$128410$new_new_n3890__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129737
    parameter \INIT_VALUE 2139095040
    connect \A { $abc$128410$new_new_n3890__ \design195_5_10_inst.parity_generator_instance214.data_out[31] $abc$128410$new_new_n3885__ \design195_5_10_inst.parity_generator_instance214.data_out[30] \design195_5_10_inst.parity_generator_instance214.data_out[29] }
    connect \Y $abc$128410$abc$64559$li638_li638
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129738
    parameter \INIT_VALUE 16'0000011100001000
    connect \A { \design195_5_10_inst.parity_generator_instance214.data_out[30] $ibuf_rst $abc$128410$new_new_n3885__ \design195_5_10_inst.parity_generator_instance214.data_out[29] }
    connect \Y $abc$128410$abc$64559$li637_li637
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129739
    parameter \INIT_VALUE 8'01100000
    connect \A { $abc$128410$new_new_n3890__ $abc$128410$new_new_n3885__ \design195_5_10_inst.parity_generator_instance214.data_out[29] }
    connect \Y $abc$128410$abc$64559$li636_li636
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129740
    parameter \INIT_VALUE 64'0000000000000000011111111111111100000000000000001000000000000000
    connect \A { \design195_5_10_inst.parity_generator_instance214.data_out[28] $ibuf_rst $abc$128410$new_new_n3884__ \design195_5_10_inst.parity_generator_instance214.data_out[25] \design195_5_10_inst.parity_generator_instance214.data_out[27] \design195_5_10_inst.parity_generator_instance214.data_out[26] }
    connect \Y $abc$128410$abc$64559$li635_li635
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129741
    parameter \INIT_VALUE 2139095040
    connect \A { $abc$128410$new_new_n3890__ \design195_5_10_inst.parity_generator_instance214.data_out[27] $abc$128410$new_new_n3884__ \design195_5_10_inst.parity_generator_instance214.data_out[25] \design195_5_10_inst.parity_generator_instance214.data_out[26] }
    connect \Y $abc$128410$abc$64559$li634_li634
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129742
    parameter \INIT_VALUE 16'0000011100001000
    connect \A { \design195_5_10_inst.parity_generator_instance214.data_out[26] $ibuf_rst $abc$128410$new_new_n3884__ \design195_5_10_inst.parity_generator_instance214.data_out[25] }
    connect \Y $abc$128410$abc$64559$li633_li633
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129743
    parameter \INIT_VALUE 64'0111111111111111100000000000000000000000000000000000000000000000
    connect \A { $abc$128410$new_new_n3890__ \design195_5_10_inst.parity_generator_instance214.data_out[24] $abc$128410$new_new_n3883__ \design195_5_10_inst.parity_generator_instance214.data_out[22] \design195_5_10_inst.parity_generator_instance214.data_out[21] \design195_5_10_inst.parity_generator_instance214.data_out[23] }
    connect \Y $abc$128410$abc$64559$li631_li631
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129744
    parameter \INIT_VALUE 8'01100000
    connect \A { $abc$128410$new_new_n3890__ $abc$128410$new_new_n3884__ \design195_5_10_inst.parity_generator_instance214.data_out[25] }
    connect \Y $abc$128410$abc$64559$li632_li632
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129745
    parameter \INIT_VALUE 8323200
    connect \A { \design195_5_10_inst.parity_generator_instance214.data_out[23] $ibuf_rst $abc$128410$new_new_n3883__ \design195_5_10_inst.parity_generator_instance214.data_out[22] \design195_5_10_inst.parity_generator_instance214.data_out[21] }
    connect \Y $abc$128410$abc$64559$li630_li630
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129746
    parameter \INIT_VALUE 16'0000011100001000
    connect \A { \design195_5_10_inst.parity_generator_instance214.data_out[22] $ibuf_rst $abc$128410$new_new_n3883__ \design195_5_10_inst.parity_generator_instance214.data_out[21] }
    connect \Y $abc$128410$abc$64559$li629_li629
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129747
    parameter \INIT_VALUE 8'01100000
    connect \A { $abc$128410$new_new_n3890__ $abc$128410$new_new_n3883__ \design195_5_10_inst.parity_generator_instance214.data_out[21] }
    connect \Y $abc$128410$abc$64559$li628_li628
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129748
    parameter \INIT_VALUE 2139095040
    connect \A { $abc$128410$new_new_n3890__ \design195_5_10_inst.parity_generator_instance214.data_out[20] $abc$128410$new_new_n3882__ $abc$128410$new_new_n3881__ \design195_5_10_inst.parity_generator_instance214.data_out[19] }
    connect \Y $abc$128410$abc$64559$li627_li627
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129749
    parameter \INIT_VALUE 16'0000011100001000
    connect \A { \design195_5_10_inst.parity_generator_instance214.data_out[19] $ibuf_rst $abc$128410$new_new_n3882__ $abc$128410$new_new_n3881__ }
    connect \Y $abc$128410$abc$64559$li626_li626
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129750
    parameter \INIT_VALUE 64'0000000000000000011111111111111100000000000000001000000000000000
    connect \A { \design195_5_10_inst.parity_generator_instance214.data_out[18] $ibuf_rst $abc$128410$new_new_n3881__ \design195_5_10_inst.parity_generator_instance214.data_out[15] \design195_5_10_inst.parity_generator_instance214.data_out[16] \design195_5_10_inst.parity_generator_instance214.data_out[17] }
    connect \Y $abc$128410$abc$64559$li625_li625
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129751
    parameter \INIT_VALUE 8323200
    connect \A { \design195_5_10_inst.parity_generator_instance214.data_out[17] $ibuf_rst $abc$128410$new_new_n3881__ \design195_5_10_inst.parity_generator_instance214.data_out[15] \design195_5_10_inst.parity_generator_instance214.data_out[16] }
    connect \Y $abc$128410$abc$64559$li624_li624
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129752
    parameter \INIT_VALUE 16'0111100000000000
    connect \A { $abc$128410$new_new_n3890__ \design195_5_10_inst.parity_generator_instance214.data_out[16] $abc$128410$new_new_n3881__ \design195_5_10_inst.parity_generator_instance214.data_out[15] }
    connect \Y $abc$128410$abc$64559$li623_li623
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129753
    parameter \INIT_VALUE 8'01100000
    connect \A { $abc$128410$new_new_n3890__ $abc$128410$new_new_n3881__ \design195_5_10_inst.parity_generator_instance214.data_out[15] }
    connect \Y $abc$128410$abc$64559$li622_li622
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129754
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { $abc$128410$new_new_n3879__ \design195_5_10_inst.parity_generator_instance214.data_out[7] \design195_5_10_inst.parity_generator_instance214.data_out[6] \design195_5_10_inst.parity_generator_instance214.data_out[10] \design195_5_10_inst.parity_generator_instance214.data_out[9] \design195_5_10_inst.parity_generator_instance214.data_out[8] }
    connect \Y $abc$128410$new_new_n3908__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129755
    parameter \INIT_VALUE 64'0111111111111111100000000000000000000000000000000000000000000000
    connect \A { $abc$128410$new_new_n3890__ \design195_5_10_inst.parity_generator_instance214.data_out[14] $abc$128410$new_new_n3908__ \design195_5_10_inst.parity_generator_instance214.data_out[13] \design195_5_10_inst.parity_generator_instance214.data_out[12] \design195_5_10_inst.parity_generator_instance214.data_out[11] }
    connect \Y $abc$128410$abc$64559$li621_li621
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129756
    parameter \INIT_VALUE 8323200
    connect \A { \design195_5_10_inst.parity_generator_instance214.data_out[13] $ibuf_rst $abc$128410$new_new_n3908__ \design195_5_10_inst.parity_generator_instance214.data_out[12] \design195_5_10_inst.parity_generator_instance214.data_out[11] }
    connect \Y $abc$128410$abc$64559$li620_li620
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129757
    parameter \INIT_VALUE 16'0000011100001000
    connect \A { \design195_5_10_inst.parity_generator_instance214.data_out[12] $ibuf_rst $abc$128410$new_new_n3908__ \design195_5_10_inst.parity_generator_instance214.data_out[11] }
    connect \Y $abc$128410$abc$64559$li619_li619
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129758
    parameter \INIT_VALUE 8'00010100
    connect \A { $abc$128410$new_new_n3908__ \design195_5_10_inst.parity_generator_instance214.data_out[11] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li618_li618
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129759
    parameter \INIT_VALUE 4'1000
    connect \A { \design195_5_10_inst.parity_generator_instance214.data_out[7] \design195_5_10_inst.parity_generator_instance214.data_out[8] }
    connect \Y $abc$128410$new_new_n3913__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129760
    parameter \INIT_VALUE 64'0000000000000000011111111111111100000000000000001000000000000000
    connect \A { \design195_5_10_inst.parity_generator_instance214.data_out[10] $ibuf_rst $abc$128410$new_new_n3913__ $abc$128410$new_new_n3879__ \design195_5_10_inst.parity_generator_instance214.data_out[6] \design195_5_10_inst.parity_generator_instance214.data_out[9] }
    connect \Y $abc$128410$abc$64559$li617_li617
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129761
    parameter \INIT_VALUE 8323200
    connect \A { \design195_5_10_inst.parity_generator_instance214.data_out[9] $ibuf_rst $abc$128410$new_new_n3913__ $abc$128410$new_new_n3879__ \design195_5_10_inst.parity_generator_instance214.data_out[6] }
    connect \Y $abc$128410$abc$64559$li616_li616
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129762
    parameter \INIT_VALUE 2139095040
    connect \A { $abc$128410$new_new_n3890__ \design195_5_10_inst.parity_generator_instance214.data_out[8] $abc$128410$new_new_n3879__ \design195_5_10_inst.parity_generator_instance214.data_out[7] \design195_5_10_inst.parity_generator_instance214.data_out[6] }
    connect \Y $abc$128410$abc$64559$li615_li615
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129763
    parameter \INIT_VALUE 16'0000011100001000
    connect \A { \design195_5_10_inst.parity_generator_instance214.data_out[7] $ibuf_rst $abc$128410$new_new_n3879__ \design195_5_10_inst.parity_generator_instance214.data_out[6] }
    connect \Y $abc$128410$abc$64559$li614_li614
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129764
    parameter \INIT_VALUE 8'00010100
    connect \A { $abc$128410$new_new_n3879__ \design195_5_10_inst.parity_generator_instance214.data_out[6] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li613_li613
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129765
    parameter \INIT_VALUE 64'1000000000000000000000000000000001111111111111111111111111111111
    connect \A { \design195_5_10_inst.parity_generator_instance214.data_out[5] \design195_5_10_inst.parity_generator_instance214.data_out[0] \design195_5_10_inst.parity_generator_instance214.data_out[2] \design195_5_10_inst.parity_generator_instance214.data_out[4] \design195_5_10_inst.parity_generator_instance214.data_out[3] \design195_5_10_inst.parity_generator_instance214.data_out[1] }
    connect \Y $abc$128410$new_new_n3919__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129766
    parameter \INIT_VALUE 4'0001
    connect \A { $abc$128410$new_new_n3919__ $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li612_li612
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129767
    parameter \INIT_VALUE 64'0000000000000000011111111111111100000000000000001000000000000000
    connect \A { \design195_5_10_inst.parity_generator_instance214.data_out[4] $ibuf_rst \design195_5_10_inst.parity_generator_instance214.data_out[0] \design195_5_10_inst.parity_generator_instance214.data_out[2] \design195_5_10_inst.parity_generator_instance214.data_out[3] \design195_5_10_inst.parity_generator_instance214.data_out[1] }
    connect \Y $abc$128410$abc$64559$li611_li611
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129768
    parameter \INIT_VALUE 2139095040
    connect \A { $abc$128410$new_new_n3890__ \design195_5_10_inst.parity_generator_instance214.data_out[3] \design195_5_10_inst.parity_generator_instance214.data_out[0] \design195_5_10_inst.parity_generator_instance214.data_out[2] \design195_5_10_inst.parity_generator_instance214.data_out[1] }
    connect \Y $abc$128410$abc$64559$li610_li610
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129769
    parameter \INIT_VALUE 16'0111100000000000
    connect \A { $abc$128410$new_new_n3890__ \design195_5_10_inst.parity_generator_instance214.data_out[2] \design195_5_10_inst.parity_generator_instance214.data_out[0] \design195_5_10_inst.parity_generator_instance214.data_out[1] }
    connect \Y $abc$128410$abc$64559$li609_li609
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129770
    parameter \INIT_VALUE 4'0001
    connect \A { \design195_5_10_inst.parity_generator_instance214.data_out[0] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li607_li607
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129771
    parameter \INIT_VALUE 8'00010100
    connect \A { \design195_5_10_inst.parity_generator_instance214.data_out[0] \design195_5_10_inst.parity_generator_instance214.data_out[1] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li608_li608
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129772
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { \emu_init_new_data_1401[4] \emu_init_new_data_1401[2] \emu_init_new_data_1401[3] \emu_init_new_data_1401[1] \emu_init_new_data_1401[0] \emu_init_sel_1399 }
    connect \Y $abc$128410$new_new_n3926__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129773
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { $abc$128410$new_new_n3926__ \emu_init_new_data_1401[6] \emu_init_new_data_1401[7] \emu_init_new_data_1401[5] }
    connect \Y $abc$128410$new_new_n3927__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129774
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { \emu_init_new_data_1401[8] \emu_init_new_data_1401[9] \emu_init_new_data_1401[10] \emu_init_new_data_1401[11] \emu_init_new_data_1401[12] \emu_init_new_data_1401[13] }
    connect \Y $abc$128410$new_new_n3928__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129775
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { $abc$128410$new_new_n3928__ $abc$128410$new_new_n3927__ \emu_init_new_data_1401[14] \emu_init_new_data_1401[15] \emu_init_new_data_1401[16] \emu_init_new_data_1401[17] }
    connect \Y $abc$128410$new_new_n3929__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129776
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { $abc$128410$new_new_n3929__ \emu_init_new_data_1401[22] \emu_init_new_data_1401[20] \emu_init_new_data_1401[21] \emu_init_new_data_1401[19] \emu_init_new_data_1401[18] }
    connect \Y $abc$128410$new_new_n3930__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129777
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { $abc$128410$new_new_n3930__ \emu_init_new_data_1401[23] \emu_init_new_data_1401[24] \emu_init_new_data_1401[25] \emu_init_new_data_1401[26] \emu_init_new_data_1401[27] }
    connect \Y $abc$128410$new_new_n3931__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129778
    parameter \INIT_VALUE 4'0100
    connect \A { \emu_init_sel_1399 $ibuf_rst }
    connect \Y $abc$128410$new_new_n3932__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129779
    parameter \INIT_VALUE 64'0111111111111111100000000000000000000000000000000000000000000000
    connect \A { $abc$128410$new_new_n3932__ \emu_init_new_data_1401[31] $abc$128410$new_new_n3931__ \emu_init_new_data_1401[28] \emu_init_new_data_1401[29] \emu_init_new_data_1401[30] }
    connect \Y $abc$128410$abc$64559$li606_li606
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129780
    parameter \INIT_VALUE 64'0000000000000000011111110000000000000000000000001000000010000000
    connect \A { \emu_init_new_data_1401[30] $ibuf_rst \emu_init_sel_1399 $abc$128410$new_new_n3931__ \emu_init_new_data_1401[28] \emu_init_new_data_1401[29] }
    connect \Y $abc$128410$abc$64559$li605_li605
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129781
    parameter \INIT_VALUE 16'0111100000000000
    connect \A { $abc$128410$new_new_n3932__ \emu_init_new_data_1401[29] $abc$128410$new_new_n3931__ \emu_init_new_data_1401[28] }
    connect \Y $abc$128410$abc$64559$li604_li604
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129782
    parameter \INIT_VALUE 8'01100000
    connect \A { $abc$128410$new_new_n3932__ $abc$128410$new_new_n3931__ \emu_init_new_data_1401[28] }
    connect \Y $abc$128410$abc$64559$li603_li603
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129783
    parameter \INIT_VALUE 64'0111111111111111100000000000000000000000000000000000000000000000
    connect \A { $abc$128410$new_new_n3932__ \emu_init_new_data_1401[26] $abc$128410$new_new_n3930__ \emu_init_new_data_1401[23] \emu_init_new_data_1401[24] \emu_init_new_data_1401[25] }
    connect \Y $abc$128410$abc$64559$li601_li601
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129784
    parameter \INIT_VALUE 16'1011010000000000
    connect \A { $abc$128410$new_new_n3932__ \emu_init_new_data_1401[27] \emu_init_new_data_1401[26] $abc$128410$abc$64559$li601_li601 }
    connect \Y $abc$128410$abc$64559$li602_li602
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129785
    parameter \INIT_VALUE 8'01100000
    connect \A { $abc$128410$new_new_n3932__ $abc$128410$new_new_n3930__ \emu_init_new_data_1401[23] }
    connect \Y $abc$128410$abc$64559$li598_li598
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129786
    parameter \INIT_VALUE 2139095040
    connect \A { $abc$128410$new_new_n3932__ \emu_init_new_data_1401[25] $abc$128410$new_new_n3930__ \emu_init_new_data_1401[23] \emu_init_new_data_1401[24] }
    connect \Y $abc$128410$abc$64559$li600_li600
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129787
    parameter \INIT_VALUE 16'0111100000000000
    connect \A { $abc$128410$new_new_n3932__ \emu_init_new_data_1401[24] $abc$128410$new_new_n3930__ \emu_init_new_data_1401[23] }
    connect \Y $abc$128410$abc$64559$li599_li599
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129788
    parameter \INIT_VALUE 64'0111111111111111100000000000000000000000000000000000000000000000
    connect \A { $abc$128410$new_new_n3932__ \emu_init_new_data_1401[21] $abc$128410$new_new_n3929__ \emu_init_new_data_1401[20] \emu_init_new_data_1401[19] \emu_init_new_data_1401[18] }
    connect \Y $abc$128410$abc$64559$li596_li596
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129789
    parameter \INIT_VALUE 16'1011010000000000
    connect \A { $abc$128410$new_new_n3932__ \emu_init_new_data_1401[22] \emu_init_new_data_1401[21] $abc$128410$abc$64559$li596_li596 }
    connect \Y $abc$128410$abc$64559$li597_li597
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129790
    parameter \INIT_VALUE 2139095040
    connect \A { $abc$128410$new_new_n3932__ \emu_init_new_data_1401[20] $abc$128410$new_new_n3929__ \emu_init_new_data_1401[19] \emu_init_new_data_1401[18] }
    connect \Y $abc$128410$abc$64559$li595_li595
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129791
    parameter \INIT_VALUE 16'0111100000000000
    connect \A { $abc$128410$new_new_n3932__ \emu_init_new_data_1401[19] $abc$128410$new_new_n3929__ \emu_init_new_data_1401[18] }
    connect \Y $abc$128410$abc$64559$li594_li594
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129792
    parameter \INIT_VALUE 8'01100000
    connect \A { $abc$128410$new_new_n3932__ $abc$128410$new_new_n3929__ \emu_init_new_data_1401[18] }
    connect \Y $abc$128410$abc$64559$li593_li593
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129793
    parameter \INIT_VALUE 64'0111111111111111100000000000000000000000000000000000000000000000
    connect \A { $abc$128410$new_new_n3932__ \emu_init_new_data_1401[16] $abc$128410$new_new_n3928__ $abc$128410$new_new_n3927__ \emu_init_new_data_1401[14] \emu_init_new_data_1401[15] }
    connect \Y $abc$128410$abc$64559$li591_li591
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129794
    parameter \INIT_VALUE 16'1011010000000000
    connect \A { $abc$128410$new_new_n3932__ \emu_init_new_data_1401[17] \emu_init_new_data_1401[16] $abc$128410$abc$64559$li591_li591 }
    connect \Y $abc$128410$abc$64559$li592_li592
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129795
    parameter \INIT_VALUE 2139095040
    connect \A { $abc$128410$new_new_n3932__ \emu_init_new_data_1401[15] $abc$128410$new_new_n3928__ $abc$128410$new_new_n3927__ \emu_init_new_data_1401[14] }
    connect \Y $abc$128410$abc$64559$li590_li590
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129796
    parameter \INIT_VALUE 16'0111100000000000
    connect \A { $abc$128410$new_new_n3932__ \emu_init_new_data_1401[14] $abc$128410$new_new_n3928__ $abc$128410$new_new_n3927__ }
    connect \Y $abc$128410$abc$64559$li589_li589
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129797
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { $abc$128410$new_new_n3926__ \emu_init_new_data_1401[6] \emu_init_new_data_1401[8] \emu_init_new_data_1401[9] \emu_init_new_data_1401[7] \emu_init_new_data_1401[5] }
    connect \Y $abc$128410$new_new_n3951__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129798
    parameter \INIT_VALUE 64'0111111111111111100000000000000000000000000000000000000000000000
    connect \A { $abc$128410$new_new_n3932__ \emu_init_new_data_1401[13] $abc$128410$new_new_n3951__ \emu_init_new_data_1401[10] \emu_init_new_data_1401[11] \emu_init_new_data_1401[12] }
    connect \Y $abc$128410$abc$64559$li588_li588
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129799
    parameter \INIT_VALUE 2139095040
    connect \A { $abc$128410$new_new_n3932__ \emu_init_new_data_1401[12] $abc$128410$new_new_n3951__ \emu_init_new_data_1401[10] \emu_init_new_data_1401[11] }
    connect \Y $abc$128410$abc$64559$li587_li587
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129800
    parameter \INIT_VALUE 16'0111100000000000
    connect \A { $abc$128410$new_new_n3932__ \emu_init_new_data_1401[11] $abc$128410$new_new_n3951__ \emu_init_new_data_1401[10] }
    connect \Y $abc$128410$abc$64559$li586_li586
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129801
    parameter \INIT_VALUE 8'01100000
    connect \A { $abc$128410$new_new_n3932__ $abc$128410$new_new_n3951__ \emu_init_new_data_1401[10] }
    connect \Y $abc$128410$abc$64559$li585_li585
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129802
    parameter \INIT_VALUE 16'0111100000000000
    connect \A { $abc$128410$new_new_n3932__ \emu_init_new_data_1401[9] $abc$128410$new_new_n3927__ \emu_init_new_data_1401[8] }
    connect \Y $abc$128410$abc$64559$li584_li584
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129803
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \emu_init_new_data_1401[13] \emu_init_new_data_1401[14] \emu_init_new_data_1401[19] \emu_init_new_data_1401[18] \emu_init_new_data_1401[29] \emu_init_new_data_1401[31] }
    connect \Y $abc$128410$new_new_n3957__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129804
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \emu_init_new_data_1401[8] \emu_init_new_data_1401[9] \emu_init_new_data_1401[10] \emu_init_new_data_1401[11] \emu_init_new_data_1401[12] \emu_init_new_data_1401[15] }
    connect \Y $abc$128410$new_new_n3958__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129805
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \emu_init_new_data_1401[16] \emu_init_new_data_1401[17] \emu_init_new_data_1401[22] \emu_init_new_data_1401[20] \emu_init_new_data_1401[21] \emu_init_new_data_1401[23] }
    connect \Y $abc$128410$new_new_n3959__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129806
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \emu_init_new_data_1401[24] \emu_init_new_data_1401[25] \emu_init_new_data_1401[26] \emu_init_new_data_1401[27] \emu_init_new_data_1401[28] \emu_init_new_data_1401[30] }
    connect \Y $abc$128410$new_new_n3960__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129807
    parameter \INIT_VALUE 2147418112
    connect \A { $abc$128410$new_new_n3932__ $abc$128410$new_new_n3957__ $abc$128410$new_new_n3960__ $abc$128410$new_new_n3959__ $abc$128410$new_new_n3958__ }
    connect \Y $abc$128410$new_new_n3961__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129808
    parameter \INIT_VALUE 8'01100000
    connect \A { $abc$128410$new_new_n3961__ $abc$128410$new_new_n3927__ \emu_init_new_data_1401[8] }
    connect \Y $abc$128410$abc$64559$li583_li583
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129809
    parameter \INIT_VALUE 2139095040
    connect \A { $abc$128410$new_new_n3932__ \emu_init_new_data_1401[7] $abc$128410$new_new_n3926__ \emu_init_new_data_1401[6] \emu_init_new_data_1401[5] }
    connect \Y $abc$128410$abc$64559$li582_li582
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129810
    parameter \INIT_VALUE 16'0111100000000000
    connect \A { $abc$128410$new_new_n3932__ \emu_init_new_data_1401[6] $abc$128410$new_new_n3926__ \emu_init_new_data_1401[5] }
    connect \Y $abc$128410$abc$64559$li581_li581
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129811
    parameter \INIT_VALUE 8'01100000
    connect \A { $abc$128410$new_new_n3932__ $abc$128410$new_new_n3926__ \emu_init_new_data_1401[5] }
    connect \Y $abc$128410$abc$64559$li580_li580
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129812
    parameter \INIT_VALUE 64'0111111111111111100000000000000000000000000000000000000000000000
    connect \A { $abc$128410$new_new_n3932__ \emu_init_new_data_1401[4] \emu_init_new_data_1401[2] \emu_init_new_data_1401[3] \emu_init_new_data_1401[1] \emu_init_new_data_1401[0] }
    connect \Y $abc$128410$abc$64559$li579_li579
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129813
    parameter \INIT_VALUE 64'0000000001111111000000001000000000000000000000000000000000000000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1401[3] $ibuf_rst \emu_init_new_data_1401[2] \emu_init_new_data_1401[1] \emu_init_new_data_1401[0] }
    connect \Y $abc$128410$abc$64559$li578_li578
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129814
    parameter \INIT_VALUE 117964800
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1401[2] $ibuf_rst \emu_init_new_data_1401[1] \emu_init_new_data_1401[0] }
    connect \Y $abc$128410$abc$64559$li577_li577
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129815
    parameter \INIT_VALUE 16'0001010000000000
    connect \A { \emu_init_sel_1399 \emu_init_new_data_1401[1] \emu_init_new_data_1401[0] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li576_li576
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129816
    parameter \INIT_VALUE 8'00000111
    connect \A { $ibuf_rst \emu_init_new_data_1401[0] \emu_init_sel_1399 }
    connect \Y $abc$128410$abc$64559$li575_li575
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129817
    parameter \INIT_VALUE 4'0001
    connect \A { $abc$128410$abc$64559$li121_li121 $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li574_li574
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129818
    parameter \INIT_VALUE 15204352
    connect \A { \emu_init_sel_1399 $ibuf_rst $abc$128410$abc$55512$auto_1130.co \emu_init_new_data_1469[15] \emu_init_new_data_1469[31] }
    connect \Y $abc$128410$abc$64559$li573_li573
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129819
    parameter \INIT_VALUE 14090280
    connect \A { $abc$128410$abc$55512$auto_1130.co $ibuf_rst \emu_init_new_data_1469[15] \emu_init_new_data_1469[31] \emu_init_sel_1399 }
    connect \Y $abc$128410$abc$64559$li572_li572
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129820
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1130.Y[14] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li571_li571
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129821
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1130.Y[13] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li570_li570
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129822
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1130.Y[12] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li569_li569
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129823
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1130.Y[11] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li568_li568
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129824
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1130.Y[10] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li567_li567
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129825
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1130.Y[9] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li566_li566
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129826
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1130.Y[8] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li565_li565
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129827
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1130.Y[7] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li564_li564
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129828
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1130.Y[6] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li563_li563
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129829
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1130.Y[5] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li562_li562
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129830
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1130.Y[4] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li561_li561
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129831
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1130.Y[3] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li560_li560
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129832
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1130.Y[2] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li559_li559
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129833
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1130.Y[1] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li558_li558
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129834
    parameter \INIT_VALUE 4'0100
    connect \A { $auto_1130.Y[0] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li557_li557
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129835
    parameter \INIT_VALUE 8323200
    connect \A { \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[2] $ibuf_rst \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[1] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[16] }
    connect \Y $abc$128410$abc$64559$li556_li556
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129836
    parameter \INIT_VALUE 16'0000011100001000
    connect \A { \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[1] $ibuf_rst \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[16] }
    connect \Y $abc$128410$abc$64559$li555_li555
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129837
    parameter \INIT_VALUE 8'00010100
    connect \A { \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0] \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[16] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li554_li554
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129838
    parameter \INIT_VALUE 16'0000101100000100
    connect \A { \design195_5_10_inst.register_instance323.data_out[18] $ibuf_rst \design195_5_10_inst.register_instance323.data_out[2] \design195_5_10_inst.register_instance323.data_out[22] }
    connect \Y $abc$128410$abc$64559$li553_li553
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129839
    parameter \INIT_VALUE 8'00001110
    connect \A { $ibuf_rst \design195_5_10_inst.register_instance323.data_out[22] \design195_5_10_inst.register_instance323.data_out[2] }
    connect \Y $abc$128410$abc$64559$li552_li552
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129840
    parameter \INIT_VALUE 8'00010100
    connect \A { \design195_5_10_inst.register_instance323.data_out[22] \design195_5_10_inst.register_instance323.data_out[2] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li551_li551
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129841
    parameter \INIT_VALUE 4'0100
    connect \A { \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li301_li301
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129842
    parameter \INIT_VALUE 32'11101111111011111111111100000000
    connect \A { $abc$128410$abc$64559$li301_li301 $abc$128410$abc$64559$li133_li133 $abc$128410$new_new_n3269__ \design195_5_10_inst.register_instance211.data_out[7] \design195_5_10_inst.register_instance211.data_out[6] }
    connect \Y $abc$128410$abc$64559$li550_li550
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129843
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { $abc$128410$abc$64559$li301_li301 $abc$128410$new_new_n3269__ \design195_5_10_inst.register_instance211.data_out[7] \design195_5_10_inst.register_instance211.data_out[6] }
    connect \Y $abc$128410$abc$64559$li549_li549
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129844
    parameter \INIT_VALUE 12517440
    connect \A { \design195_5_10_inst.register_instance211.data_out[7] $ibuf_rst $abc$128410$new_new_n3269__ \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] \design195_5_10_inst.register_instance211.data_out[6] }
    connect \Y $abc$128410$abc$64559$li548_li548
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129845
    parameter \INIT_VALUE 16'0000011100001000
    connect \A { \design195_5_10_inst.register_instance211.data_out[6] $ibuf_rst $abc$128410$new_new_n3269__ \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] }
    connect \Y $abc$128410$abc$64559$li547_li547
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129846
    parameter \INIT_VALUE 16'0000011100001000
    connect \A { \design195_5_10_inst.register_instance211.data_out[5] $ibuf_rst $abc$128410$new_new_n3267__ \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] }
    connect \Y $abc$128410$abc$64559$li546_li546
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129847
    parameter \INIT_VALUE 64'0000000000000000000000000000000100000000000000001111111111111110
    connect \A { $auto_1091.Y[4] $ibuf_rst \design195_5_10_inst.register_instance211.data_out[3] \design195_5_10_inst.register_instance211.data_out[2] \design195_5_10_inst.register_instance211.data_out[1] \design195_5_10_inst.register_instance211.data_out[0] }
    connect \Y $abc$128410$abc$64559$li545_li545
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129848
    parameter \INIT_VALUE 64'0000000000000000111111101111111100000000000000000000000100000000
    connect \A { \design195_5_10_inst.register_instance211.data_out[3] $ibuf_rst \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] \design195_5_10_inst.register_instance211.data_out[2] \design195_5_10_inst.register_instance211.data_out[1] \design195_5_10_inst.register_instance211.data_out[0] }
    connect \Y $abc$128410$abc$64559$li544_li544
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129849
    parameter \INIT_VALUE 15663120
    connect \A { \design195_5_10_inst.register_instance211.data_out[2] $ibuf_rst \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] \design195_5_10_inst.register_instance211.data_out[1] \design195_5_10_inst.register_instance211.data_out[0] }
    connect \Y $abc$128410$abc$64559$li543_li543
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129850
    parameter \INIT_VALUE 16'0000101100000100
    connect \A { \design195_5_10_inst.register_instance211.data_out[1] $ibuf_rst \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] \design195_5_10_inst.register_instance211.data_out[0] }
    connect \Y $abc$128410$abc$64559$li542_li542
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$128410$auto_129851
    parameter \INIT_VALUE 8'00010100
    connect \A { \design195_5_10_inst.register_instance211.data_out[0] \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] $ibuf_rst }
    connect \Y $abc$128410$abc$64559$li541_li541
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$128410$auto_129852
    parameter \INIT_VALUE 59528
    connect \A { $ibuf_rst \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[16] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[1] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[17] }
    connect \Y $abc$128410$new_new_n4006__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129853
    parameter \INIT_VALUE 64'0000000000000000000000000000000011111110111010101010100010000000
    connect \A { $ibuf_rst \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[3] $abc$128410$new_new_n4006__ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[2] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[18] \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[19] }
    connect \Y $abc$128410$new_new_n4007__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129854
    parameter \INIT_VALUE 64'1010101010101010110011001111000001010101010101010011001100001111
    connect \A { $auto_1076.S[6] $auto_1076.S[5] $auto_1076.S[4] $abc$128410$new_new_n4007__ \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[20] \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[21] }
    connect \Y $abc$128410$abc$64559$li536_li536
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129855
    parameter \INIT_VALUE 64'1010101010101010110011000000111101010101010101010011001111110000
    connect \A { $auto_1076.S[8] $auto_1076.S[7] $auto_1076.S[6] $abc$128410$abc$64559$li536_li536 \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[22] \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[23] }
    connect \Y $abc$128410$abc$64559$li538_li538
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$128410$auto_129856
    parameter \INIT_VALUE 64'1010101010101010110011000000111101010101010101010011001111110000
    connect \A { $auto_1076.S[10] $auto_1076.S[9] $auto_1076.S[8] $abc$128410$abc$64559$li538_li538 \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[24] \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[25] }
    connect \Y $abc$128410$abc$64559$li540_li540
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129857
    parameter \INIT_VALUE 16'1010001101011100
    connect \A { $auto_1076.S[9] $auto_1076.S[8] $abc$128410$abc$64559$li538_li538 \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[24] }
    connect \Y $abc$128410$abc$64559$li539_li539
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129858
    parameter \INIT_VALUE 16'1010001101011100
    connect \A { $auto_1076.S[7] $auto_1076.S[6] $abc$128410$abc$64559$li536_li536 \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[22] }
    connect \Y $abc$128410$abc$64559$li537_li537
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129859
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { $auto_1076.S[5] $auto_1076.S[4] $abc$128410$new_new_n4007__ \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[20] }
    connect \Y $abc$128410$abc$64559$li535_li535
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129860
    parameter \INIT_VALUE 4'1001
    connect \A { $abc$128410$new_new_n4007__ $auto_1076.S[4] }
    connect \Y $abc$128410$abc$64559$li534_li534
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$128410$auto_129861
    parameter \INIT_VALUE 16'1010110001010011
    connect \A { $auto_1076.S[3] $auto_1076.S[2] $abc$128410$new_new_n4006__ $abc$128410$new_new_n3100__ }
    connect \Y $abc$128410$abc$64559$li533_li533
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$128410$auto_129862
    parameter \INIT_VALUE 4'1001
    connect \A { $abc$128410$new_new_n4006__ $auto_1076.S[2] }
    connect \Y $abc$128410$abc$64559$li532_li532
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$128410$auto_129863
    parameter \INIT_VALUE 2'01
    connect \A $ibuf_rst
    connect \Y $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$128410$auto_129865
    parameter \INIT_VALUE 2'01
    connect \A \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[8]
    connect \Y $auto_10946.B[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$128410$auto_129866
    parameter \INIT_VALUE 2'01
    connect \A \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[1]
    connect \Y $auto_10946.C[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$128410$auto_129867
    parameter \INIT_VALUE 2'01
    connect \A \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[3]
    connect \Y $auto_10946.B[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$128410$auto_129868
    parameter \INIT_VALUE 2'01
    connect \A \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[6]
    connect \Y $auto_10946.B[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$128410$auto_129869
    parameter \INIT_VALUE 2'01
    connect \A \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[5]
    connect \Y $auto_10946.B[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$128410$auto_129870
    parameter \INIT_VALUE 2'01
    connect \A $auto_1130.S[11]
    connect \Y $auto_1133.S[11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$128410$auto_129871
    parameter \INIT_VALUE 2'01
    connect \A $abc$128410$abc$64559$li530_li530
    connect \Y $auto_1076.S[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$128410$auto_129872
    parameter \INIT_VALUE 2'01
    connect \A $auto_1130.S[0]
    connect \Y $auto_1133.S[0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$128410$auto_129873
    parameter \INIT_VALUE 2'01
    connect \A $auto_1130.S[1]
    connect \Y $auto_1133.S[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$128410$auto_129874
    parameter \INIT_VALUE 2'01
    connect \A $auto_1130.S[2]
    connect \Y $auto_1133.S[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$128410$auto_129875
    parameter \INIT_VALUE 2'01
    connect \A $auto_1130.S[3]
    connect \Y $auto_1133.S[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$128410$auto_129876
    parameter \INIT_VALUE 2'01
    connect \A $auto_1130.S[4]
    connect \Y $auto_1133.S[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$128410$auto_129877
    parameter \INIT_VALUE 2'01
    connect \A $auto_1130.S[5]
    connect \Y $auto_1133.S[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$128410$auto_129878
    parameter \INIT_VALUE 2'01
    connect \A $auto_1130.S[6]
    connect \Y $auto_1133.S[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$128410$auto_129879
    parameter \INIT_VALUE 2'01
    connect \A $auto_1130.S[7]
    connect \Y $auto_1133.S[7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$128410$auto_129880
    parameter \INIT_VALUE 2'01
    connect \A $auto_1130.S[8]
    connect \Y $auto_1133.S[8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$128410$auto_129881
    parameter \INIT_VALUE 2'01
    connect \A $auto_1130.S[9]
    connect \Y $auto_1133.S[9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$128410$auto_129882
    parameter \INIT_VALUE 2'01
    connect \A $auto_1130.S[10]
    connect \Y $auto_1133.S[10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$128410$auto_129883
    parameter \INIT_VALUE 2'01
    connect \A $auto_1130.S[12]
    connect \Y $auto_1133.S[12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$128410$auto_129884
    parameter \INIT_VALUE 2'01
    connect \A $auto_1130.S[13]
    connect \Y $auto_1133.S[13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$128410$auto_129885
    parameter \INIT_VALUE 2'01
    connect \A $auto_1130.S[14]
    connect \Y $auto_1133.S[14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$128410$auto_129886
    parameter \INIT_VALUE 2'01
    connect \A \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[14]
    connect \Y $auto_10946.A[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$128410$auto_129887
    parameter \INIT_VALUE 2'01
    connect \A \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[13]
    connect \Y $auto_10946.A[5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$128410$auto_129888
    parameter \INIT_VALUE 2'01
    connect \A \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[12]
    connect \Y $auto_10946.A[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$128410$auto_129889
    parameter \INIT_VALUE 2'01
    connect \A \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[11]
    connect \Y $auto_10946.A[3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$128410$auto_129890
    parameter \INIT_VALUE 2'01
    connect \A \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[10]
    connect \Y $auto_10946.A[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$128410$auto_129891
    parameter \INIT_VALUE 2'01
    connect \A \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[9]
    connect \Y $auto_10946.B[1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$128410$auto_129892
    parameter \INIT_VALUE 2'01
    connect \A \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[7]
    connect \Y $auto_10946.B[7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$128410$auto_129893
    parameter \INIT_VALUE 2'01
    connect \A \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[4]
    connect \Y $auto_10946.B[4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$128410$auto_129894
    parameter \INIT_VALUE 2'01
    connect \A \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[2]
    connect \Y $auto_10946.B[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64637
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.memory_cntrl_instance108.rd_en
    connect \E 1'1
    connect \Q \emu_init_sel_1399
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64638
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li078_li078
    connect \E 1'1
    connect \Q \design195_5_10_inst.memory_cntrl_instance108.rd_en
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64639
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li079_li079
    connect \E 1'1
    connect \Q \design195_5_10_inst.memory_cntrl_instance108.rd_addr[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64640
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li080_li080
    connect \E 1'1
    connect \Q \design195_5_10_inst.memory_cntrl_instance108.rd_addr[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64641
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li081_li081
    connect \E 1'1
    connect \Q \design195_5_10_inst.memory_cntrl_instance108.rd_addr[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64642
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li082_li082
    connect \E 1'1
    connect \Q \design195_5_10_inst.memory_cntrl_instance108.rd_addr[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64643
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li083_li083
    connect \E 1'1
    connect \Q \design195_5_10_inst.memory_cntrl_instance108.rd_addr[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64644
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li084_li084
    connect \E 1'1
    connect \Q \design195_5_10_inst.memory_cntrl_instance108.rd_addr[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64645
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li085_li085
    connect \E 1'1
    connect \Q \design195_5_10_inst.memory_cntrl_instance108.rd_addr[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64646
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li086_li086
    connect \E 1'1
    connect \Q \design195_5_10_inst.memory_cntrl_instance108.rd_addr[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64647
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li087_li087
    connect \E 1'1
    connect \Q \design195_5_10_inst.memory_cntrl_instance108.rd_addr[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64648
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li088_li088
    connect \E 1'1
    connect \Q \design195_5_10_inst.memory_cntrl_instance108.rd_addr[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64681
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li121_li121
    connect \E 1'1
    connect \Q \design195_5_10_inst.memory_cntrl_instance108.wr_en
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64682
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li122_li122
    connect \E 1'1
    connect \Q \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64683
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li123_li123
    connect \E 1'1
    connect \Q \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64684
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li124_li124
    connect \E 1'1
    connect \Q \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64685
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li125_li125
    connect \E 1'1
    connect \Q \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64686
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li126_li126
    connect \E 1'1
    connect \Q \design195_5_10_inst.memory_cntrl_instance108.wr_addr[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64687
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li127_li127
    connect \E 1'1
    connect \Q \design195_5_10_inst.memory_cntrl_instance108.wr_addr[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64688
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li128_li128
    connect \E 1'1
    connect \Q \design195_5_10_inst.memory_cntrl_instance108.wr_addr[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64689
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li129_li129
    connect \E 1'1
    connect \Q \design195_5_10_inst.memory_cntrl_instance108.wr_addr[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64690
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li130_li130
    connect \E 1'1
    connect \Q \design195_5_10_inst.memory_cntrl_instance108.wr_addr[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64691
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li131_li131
    connect \E 1'1
    connect \Q \design195_5_10_inst.memory_cntrl_instance108.wr_addr[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64692
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_rst
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance106.cin
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64694
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[0]
    connect \E 1'1
    connect \Q \d_in0[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64695
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[1]
    connect \E 1'1
    connect \Q \d_in0[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64696
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[2]
    connect \E 1'1
    connect \Q \d_in0[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64697
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[3]
    connect \E 1'1
    connect \Q \d_in0[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64698
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[4]
    connect \E 1'1
    connect \Q \d_in0[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64699
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[5]
    connect \E 1'1
    connect \Q \d_in0[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64700
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[6]
    connect \E 1'1
    connect \Q \d_in0[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64701
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[7]
    connect \E 1'1
    connect \Q \d_in0[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64702
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[8]
    connect \E 1'1
    connect \Q \d_in0[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64703
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[9]
    connect \E 1'1
    connect \Q \d_in0[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64704
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[10]
    connect \E 1'1
    connect \Q \d_in0[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64705
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[11]
    connect \E 1'1
    connect \Q \d_in0[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64706
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[12]
    connect \E 1'1
    connect \Q \d_in0[12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64707
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[13]
    connect \E 1'1
    connect \Q \d_in0[13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64708
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[14]
    connect \E 1'1
    connect \Q \d_in0[14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64709
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[15]
    connect \E 1'1
    connect \Q \d_in0[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64710
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[16]
    connect \E 1'1
    connect \Q \d_in0[16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64711
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[17]
    connect \E 1'1
    connect \Q \d_in0[17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64712
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[18]
    connect \E 1'1
    connect \Q \d_in0[18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64713
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[19]
    connect \E 1'1
    connect \Q \d_in0[19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64714
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[20]
    connect \E 1'1
    connect \Q \d_in0[20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64715
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[21]
    connect \E 1'1
    connect \Q \d_in0[21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64716
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[22]
    connect \E 1'1
    connect \Q \d_in0[22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64717
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[23]
    connect \E 1'1
    connect \Q \d_in0[23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64718
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[24]
    connect \E 1'1
    connect \Q \d_in0[24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64719
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[25]
    connect \E 1'1
    connect \Q \d_in0[25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64720
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[26]
    connect \E 1'1
    connect \Q \d_in0[26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64721
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[27]
    connect \E 1'1
    connect \Q \d_in0[27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64722
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[28]
    connect \E 1'1
    connect \Q \d_in0[28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64723
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[29]
    connect \E 1'1
    connect \Q \d_in0[29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64724
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[30]
    connect \E 1'1
    connect \Q \d_in0[30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64725
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[31]
    connect \E 1'1
    connect \Q \d_in0[31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64726
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[32]
    connect \E 1'1
    connect \Q \d_in1[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64727
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[33]
    connect \E 1'1
    connect \Q \d_in1[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64728
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[34]
    connect \E 1'1
    connect \Q \d_in1[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64729
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[64]
    connect \E 1'1
    connect \Q \d_in2[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64730
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[65]
    connect \E 1'1
    connect \Q \d_in2[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64731
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[66]
    connect \E 1'1
    connect \Q \d_in2[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64732
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[67]
    connect \E 1'1
    connect \Q \d_in2[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64733
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[68]
    connect \E 1'1
    connect \Q \d_in2[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64734
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[69]
    connect \E 1'1
    connect \Q \d_in2[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64735
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[70]
    connect \E 1'1
    connect \Q \d_in2[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64736
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[71]
    connect \E 1'1
    connect \Q \d_in2[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64737
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[72]
    connect \E 1'1
    connect \Q \d_in2[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64738
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[73]
    connect \E 1'1
    connect \Q \d_in2[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64739
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[74]
    connect \E 1'1
    connect \Q \d_in2[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64740
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[75]
    connect \E 1'1
    connect \Q \d_in2[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64741
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[76]
    connect \E 1'1
    connect \Q \d_in2[12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64742
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[77]
    connect \E 1'1
    connect \Q \d_in2[13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64743
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[78]
    connect \E 1'1
    connect \Q \d_in2[14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64744
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[79]
    connect \E 1'1
    connect \Q \d_in2[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64745
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[80]
    connect \E 1'1
    connect \Q \d_in2[16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64746
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[81]
    connect \E 1'1
    connect \Q \d_in2[17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64747
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[82]
    connect \E 1'1
    connect \Q \d_in2[18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64748
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[83]
    connect \E 1'1
    connect \Q \d_in2[19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64749
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[84]
    connect \E 1'1
    connect \Q \d_in2[20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64750
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[85]
    connect \E 1'1
    connect \Q \d_in2[21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64751
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[86]
    connect \E 1'1
    connect \Q \d_in2[22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64752
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[87]
    connect \E 1'1
    connect \Q \d_in2[23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64753
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[88]
    connect \E 1'1
    connect \Q \d_in2[24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64754
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[89]
    connect \E 1'1
    connect \Q \d_in2[25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64755
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[90]
    connect \E 1'1
    connect \Q \d_in2[26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64756
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[91]
    connect \E 1'1
    connect \Q \d_in2[27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64757
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[92]
    connect \E 1'1
    connect \Q \d_in2[28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64758
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[93]
    connect \E 1'1
    connect \Q \d_in2[29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64759
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[94]
    connect \E 1'1
    connect \Q \d_in2[30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64760
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[95]
    connect \E 1'1
    connect \Q \d_in2[31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64761
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[96]
    connect \E 1'1
    connect \Q \d_in3[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64762
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[97]
    connect \E 1'1
    connect \Q \d_in3[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64763
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[98]
    connect \E 1'1
    connect \Q \d_in3[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64764
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[99]
    connect \E 1'1
    connect \Q \d_in3[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64765
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[100]
    connect \E 1'1
    connect \Q \d_in3[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64766
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[101]
    connect \E 1'1
    connect \Q \d_in3[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64767
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[102]
    connect \E 1'1
    connect \Q \d_in3[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64768
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[103]
    connect \E 1'1
    connect \Q \d_in3[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64769
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[104]
    connect \E 1'1
    connect \Q \d_in3[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64770
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[105]
    connect \E 1'1
    connect \Q \d_in3[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64771
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[106]
    connect \E 1'1
    connect \Q \d_in3[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64772
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[107]
    connect \E 1'1
    connect \Q \d_in3[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64773
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[108]
    connect \E 1'1
    connect \Q \d_in3[12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64774
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[109]
    connect \E 1'1
    connect \Q \d_in3[13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64775
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[110]
    connect \E 1'1
    connect \Q \d_in3[14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64776
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[111]
    connect \E 1'1
    connect \Q \d_in3[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64777
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[112]
    connect \E 1'1
    connect \Q \d_in3[16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64778
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[113]
    connect \E 1'1
    connect \Q \d_in3[17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64779
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[114]
    connect \E 1'1
    connect \Q \d_in3[18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64780
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[115]
    connect \E 1'1
    connect \Q \d_in3[19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64781
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[116]
    connect \E 1'1
    connect \Q \d_in3[20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64782
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[117]
    connect \E 1'1
    connect \Q \d_in3[21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64783
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[118]
    connect \E 1'1
    connect \Q \d_in3[22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64784
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[119]
    connect \E 1'1
    connect \Q \d_in3[23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64785
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[120]
    connect \E 1'1
    connect \Q \d_in3[24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64786
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[121]
    connect \E 1'1
    connect \Q \d_in3[25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64787
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[122]
    connect \E 1'1
    connect \Q \d_in3[26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64788
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[123]
    connect \E 1'1
    connect \Q \d_in3[27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64789
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[124]
    connect \E 1'1
    connect \Q \d_in3[28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64790
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[125]
    connect \E 1'1
    connect \Q \d_in3[29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64791
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[126]
    connect \E 1'1
    connect \Q \d_in3[30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64792
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[127]
    connect \E 1'1
    connect \Q \d_in3[31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64793
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[128]
    connect \E 1'1
    connect \Q \d_in4[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64794
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[129]
    connect \E 1'1
    connect \Q \d_in4[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64795
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[130]
    connect \E 1'1
    connect \Q \d_in4[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64796
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[131]
    connect \E 1'1
    connect \Q \d_in4[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64797
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[132]
    connect \E 1'1
    connect \Q \d_in4[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64798
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[133]
    connect \E 1'1
    connect \Q \d_in4[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64799
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[134]
    connect \E 1'1
    connect \Q \d_in4[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64800
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[135]
    connect \E 1'1
    connect \Q \d_in4[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64801
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[136]
    connect \E 1'1
    connect \Q \d_in4[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64802
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[137]
    connect \E 1'1
    connect \Q \d_in4[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64803
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[138]
    connect \E 1'1
    connect \Q \d_in4[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64804
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[139]
    connect \E 1'1
    connect \Q \d_in4[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64805
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[140]
    connect \E 1'1
    connect \Q \d_in4[12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64806
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[141]
    connect \E 1'1
    connect \Q \d_in4[13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64807
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[142]
    connect \E 1'1
    connect \Q \d_in4[14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64808
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[143]
    connect \E 1'1
    connect \Q \d_in4[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64809
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[144]
    connect \E 1'1
    connect \Q \d_in4[16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64810
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[145]
    connect \E 1'1
    connect \Q \d_in4[17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64811
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[146]
    connect \E 1'1
    connect \Q \d_in4[18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64812
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[147]
    connect \E 1'1
    connect \Q \d_in4[19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64813
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[148]
    connect \E 1'1
    connect \Q \d_in4[20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64814
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[149]
    connect \E 1'1
    connect \Q \d_in4[21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64815
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[150]
    connect \E 1'1
    connect \Q \d_in4[22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64816
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[151]
    connect \E 1'1
    connect \Q \d_in4[23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64817
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[152]
    connect \E 1'1
    connect \Q \d_in4[24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64818
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[153]
    connect \E 1'1
    connect \Q \d_in4[25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64819
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[154]
    connect \E 1'1
    connect \Q \d_in4[26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64820
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[155]
    connect \E 1'1
    connect \Q \d_in4[27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64821
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[156]
    connect \E 1'1
    connect \Q \d_in4[28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64822
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[157]
    connect \E 1'1
    connect \Q \d_in4[29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64823
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[158]
    connect \E 1'1
    connect \Q \d_in4[30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64824
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[159]
    connect \E 1'1
    connect \Q \d_in4[31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64825
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li265_li265
    connect \E 1'1
    connect \Q \design195_5_10_inst.encoder_instance107.data_out[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64826
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li266_li266
    connect \E 1'1
    connect \Q \design195_5_10_inst.encoder_instance107.data_out[31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64827
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li267_li267
    connect \E 1'1
    connect \Q \design195_5_10_inst.encoder_instance219.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64828
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li268_li268
    connect \E 1'1
    connect \Q \design195_5_10_inst.encoder_instance219.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64829
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li269_li269
    connect \E 1'1
    connect \Q \design195_5_10_inst.encoder_instance219.data_out[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64830
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li270_li270
    connect \E 1'1
    connect \Q \design195_5_10_inst.encoder_instance219.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64831
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li271_li271
    connect \E 1'1
    connect \Q \design195_5_10_inst.encoder_instance219.data_out[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64832
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li272_li272
    connect \E 1'1
    connect \Q \design195_5_10_inst.encoder_instance219.data_out[18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64833
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li273_li273
    connect \E 1'1
    connect \Q \design195_5_10_inst.encoder_instance219.data_out[22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64834
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li274_li274
    connect \E 1'1
    connect \Q \design195_5_10_inst.encoder_instance219.data_out[31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64835
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li275_li275
    connect \E 1'1
    connect \Q \design195_5_10_inst.encoder_instance322.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64836
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li276_li276
    connect \E 1'1
    connect \Q \design195_5_10_inst.encoder_instance322.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64837
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li277_li277
    connect \E 1'1
    connect \Q \design195_5_10_inst.encoder_instance322.data_out[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64838
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li278_li278
    connect \E 1'1
    connect \Q \design195_5_10_inst.encoder_instance322.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64839
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li279_li279
    connect \E 1'1
    connect \Q \design195_5_10_inst.encoder_instance322.data_out[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64840
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li280_li280
    connect \E 1'1
    connect \Q \design195_5_10_inst.encoder_instance322.data_out[23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64841
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li281_li281
    connect \E 1'1
    connect \Q \design195_5_10_inst.encoder_instance322.data_out[18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64842
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li282_li282
    connect \E 1'1
    connect \Q \design195_5_10_inst.encoder_instance322.data_out[22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64843
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li283_li283
    connect \E 1'1
    connect \Q \design195_5_10_inst.encoder_instance438.data_out[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64844
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li284_li284
    connect \E 1'1
    connect \Q \design195_5_10_inst.encoder_instance438.data_out[31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64845
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li285_li285
    connect \E 1'1
    connect \Q \design195_5_10_inst.encoder_instance548.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64846
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li286_li286
    connect \E 1'1
    connect \Q \design195_5_10_inst.encoder_instance548.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64847
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li287_li287
    connect \E 1'1
    connect \Q \design195_5_10_inst.encoder_instance548.data_out[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64848
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li288_li288
    connect \E 1'1
    connect \Q \design195_5_10_inst.encoder_instance548.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64849
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li289_li289
    connect \E 1'1
    connect \Q \design195_5_10_inst.encoder_instance548.data_out[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64850
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li290_li290
    connect \E 1'1
    connect \Q \design195_5_10_inst.encoder_instance548.data_out[23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64851
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li291_li291
    connect \E 1'1
    connect \Q \design195_5_10_inst.encoder_instance548.data_out[18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64852
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li292_li292
    connect \E 1'1
    connect \Q \design195_5_10_inst.encoder_instance548.data_out[22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64853
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li293_li293
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64854
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li294_li294
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64855
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li295_li295
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64856
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li296_li296
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64857
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li297_li297
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64858
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li298_li298
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64859
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li299_li299
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64860
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li300_li300
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64861
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li301_li301
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64862
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li133_li133
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64863
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li303_li303
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance106.full_adder_inst.c
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64864
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li304_li304
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64865
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li305_li305
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64866
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li306_li306
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64867
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li307_li307
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64868
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li308_li308
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64869
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li309_li309
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64870
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li310_li310
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64871
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li311_li311
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64872
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li312_li312
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64873
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li313_li313
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64874
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li314_li314
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64876
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li316_li316
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64877
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li317_li317
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64878
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li318_li318
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64879
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li319_li319
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64880
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li320_li320
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64881
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li321_li321
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64882
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li322_li322
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64883
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li323_li323
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64884
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li324_li324
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64885
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li325_li325
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64886
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li326_li326
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64887
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li327_li327
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64888
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li328_li328
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64889
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li329_li329
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64890
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li330_li330
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64891
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li331_li331
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64892
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li332_li332
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64893
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li333_li333
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64894
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li334_li334
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64895
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li335_li335
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64896
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li336_li336
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64897
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li337_li337
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64898
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li338_li338
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64899
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li339_li339
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64900
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li340_li340
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64901
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li341_li341
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64902
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li342_li342
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64903
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li343_li343
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64904
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li344_li344
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64905
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li345_li345
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64906
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li346_li346
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64907
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li347_li347
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64908
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li348_li348
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64909
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li349_li349
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64910
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li350_li350
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64911
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li351_li351
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64912
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li352_li352
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64913
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li353_li353
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64914
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li354_li354
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64915
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li355_li355
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64916
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li356_li356
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64917
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li357_li357
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64918
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li358_li358
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64919
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li359_li359
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64920
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li360_li360
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64921
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li361_li361
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64922
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li362_li362
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64923
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li363_li363
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64924
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li364_li364
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64925
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li365_li365
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64926
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li366_li366
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64927
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li367_li367
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64928
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li368_li368
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64929
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li369_li369
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64930
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li370_li370
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64931
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li371_li371
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64932
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li372_li372
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64933
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li373_li373
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64934
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li374_li374
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64935
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li375_li375
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64936
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li376_li376
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64937
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li377_li377
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64938
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li378_li378
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64939
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li379_li379
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64940
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li380_li380
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64941
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li381_li381
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64942
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li382_li382
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64943
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li383_li383
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64944
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li384_li384
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64945
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li385_li385
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64946
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li386_li386
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64947
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li387_li387
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64948
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li388_li388
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64949
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li389_li389
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64950
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li390_li390
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64951
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li391_li391
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64952
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li392_li392
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64953
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li393_li393
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64954
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li394_li394
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64955
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li395_li395
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64956
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li396_li396
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64957
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li397_li397
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64958
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li398_li398
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64959
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li399_li399
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64960
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li400_li400
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64961
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li401_li401
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64962
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li402_li402
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64963
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li403_li403
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64964
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li404_li404
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64965
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li405_li405
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64966
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li406_li406
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64967
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li407_li407
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64968
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li408_li408
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64969
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li409_li409
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64970
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li410_li410
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64971
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li411_li411
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64972
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li412_li412
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64973
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li413_li413
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64974
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li414_li414
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64975
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li415_li415
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64976
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li416_li416
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64977
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li417_li417
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64978
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li418_li418
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64979
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li419_li419
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64980
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li420_li420
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64981
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li421_li421
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64982
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li422_li422
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64983
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li423_li423
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64984
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li424_li424
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64985
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li425_li425
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64986
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li426_li426
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64987
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li427_li427
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64988
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li428_li428
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64989
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li429_li429
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64990
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li430_li430
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64991
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li431_li431
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64992
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li432_li432
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64993
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li433_li433
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64994
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li434_li434
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64995
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li435_li435
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64996
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li436_li436
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64997
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li437_li437
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64998
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li438_li438
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_64999
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li439_li439
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65000
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li440_li440
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65001
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li441_li441
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65002
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li442_li442
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65003
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li443_li443
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65004
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li444_li444
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65005
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li445_li445
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65006
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li446_li446
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65007
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li447_li447
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65008
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li448_li448
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65009
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li449_li449
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65010
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li450_li450
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65011
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li451_li451
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65012
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li452_li452
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65013
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li453_li453
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65014
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li454_li454
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65015
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li455_li455
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65016
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li456_li456
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65017
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li457_li457
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65018
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li458_li458
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65019
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li459_li459
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65020
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li460_li460
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65021
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li461_li461
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65022
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li462_li462
    connect \E 1'1
    connect \Q \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65023
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li463_li463
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance103.data_out[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65024
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li464_li464
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance103.data_out[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65025
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li465_li465
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance103.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65026
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li466_li466
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance217.data_out[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65027
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li467_li467
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance217.data_out[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65028
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li468_li468
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance217.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65029
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li469_li469
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance217.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65030
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li470_li470
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance217.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65031
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li471_li471
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance217.data_out[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65032
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li472_li472
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance217.data_out[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65033
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li473_li473
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance217.data_out[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65034
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li474_li474
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance217.data_out[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65035
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li475_li475
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance217.data_out[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65036
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li476_li476
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance217.data_out[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65037
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li477_li477
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance217.data_out[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65038
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li478_li478
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance217.data_out[12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65039
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li479_li479
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance217.data_out[13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65040
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li480_li480
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance217.data_out[14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65041
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li481_li481
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance217.data_out[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65042
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li482_li482
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance217.data_out[16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65058
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li498_li498
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65059
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li499_li499
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65060
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li500_li500
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65061
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li501_li501
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65062
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li502_li502
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65063
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li503_li503
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65064
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li504_li504
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65065
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li505_li505
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65066
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li506_li506
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65067
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li507_li507
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65068
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li508_li508
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65069
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li509_li509
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65070
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li510_li510
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65071
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li511_li511
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65072
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li512_li512
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65073
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li513_li513
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65074
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li514_li514
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65075
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li515_li515
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65076
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li516_li516
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65077
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li517_li517
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65078
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li518_li518
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65079
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li519_li519
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65080
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li520_li520
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65081
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li521_li521
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65082
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li522_li522
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65083
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li523_li523
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65084
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li524_li524
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65085
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li525_li525
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65086
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li526_li526
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65087
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li527_li527
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65088
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li528_li528
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65089
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li529_li529
    connect \E 1'1
    connect \Q \design195_5_10_inst.invertion_instance329.data_out[31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65090
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li530_li530
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance102.add_out_reg_2[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65091
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li531_li531
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance102.add_out_reg_2[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65092
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li532_li532
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance102.add_out_reg_2[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65093
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li533_li533
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance102.add_out_reg_2[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65094
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li534_li534
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance102.add_out_reg_2[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65095
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li535_li535
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance102.add_out_reg_2[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65096
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li536_li536
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance102.add_out_reg_2[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65097
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li537_li537
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance102.add_out_reg_2[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65098
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li538_li538
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance102.add_out_reg_2[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65099
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li539_li539
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance102.add_out_reg_2[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65100
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li540_li540
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance102.add_out_reg_2[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65101
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li541_li541
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance212.add_out_reg_2[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65102
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li542_li542
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance212.add_out_reg_2[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65103
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li543_li543
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance212.add_out_reg_2[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65104
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li544_li544
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance212.add_out_reg_2[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65105
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li545_li545
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance212.add_out_reg_2[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65106
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li546_li546
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance212.add_out_reg_2[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65107
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li547_li547
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance212.add_out_reg_2[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65108
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li548_li548
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance212.add_out_reg_2[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65109
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li549_li549
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance212.add_out_reg_2[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65110
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li550_li550
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance212.add_out_reg_2[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65111
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li551_li551
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance324.add_out_reg_2[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65112
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li552_li552
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance324.add_out_reg_2[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65113
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li553_li553
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance324.add_out_reg_2[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65114
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li554_li554
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance432.add_out_reg_2[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65115
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li555_li555
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance432.add_out_reg_2[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65116
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li556_li556
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance432.add_out_reg_2[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65117
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li557_li557
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance547.add_out_reg_2[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65118
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li558_li558
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance547.add_out_reg_2[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65119
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li559_li559
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance547.add_out_reg_2[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65120
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li560_li560
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance547.add_out_reg_2[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65121
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li561_li561
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance547.add_out_reg_2[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65122
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li562_li562
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance547.add_out_reg_2[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65123
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li563_li563
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance547.add_out_reg_2[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65124
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li564_li564
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance547.add_out_reg_2[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65125
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li565_li565
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance547.add_out_reg_2[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65126
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li566_li566
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance547.add_out_reg_2[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65127
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li567_li567
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance547.add_out_reg_2[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65128
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li568_li568
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance547.add_out_reg_2[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65129
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li569_li569
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance547.add_out_reg_2[12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65130
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li570_li570
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance547.add_out_reg_2[13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65131
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li571_li571
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance547.add_out_reg_2[14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65132
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li572_li572
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance547.add_out_reg_2[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65133
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li573_li573
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_adder_instance547.add_out_reg_2[16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65134
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li574_li574
    connect \E 1'1
    connect \Q \design195_5_10_inst.memory_cntrl_instance108.state[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65135
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li575_li575
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65136
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li576_li576
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65137
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li577_li577
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65138
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li578_li578
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65139
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li579_li579
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65140
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li580_li580
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65141
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li581_li581
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65142
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li582_li582
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65143
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li583_li583
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65144
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li584_li584
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65145
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li585_li585
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65146
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li586_li586
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65147
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li587_li587
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65148
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li588_li588
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65149
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li589_li589
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65150
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li590_li590
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65151
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li591_li591
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65152
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li592_li592
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65153
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li593_li593
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65154
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li594_li594
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65155
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li595_li595
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65156
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li596_li596
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65157
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li597_li597
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65158
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li598_li598
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65159
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li599_li599
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65160
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li600_li600
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65161
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li601_li601
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65162
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li602_li602
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65163
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li603_li603
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65164
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li604_li604
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65165
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li605_li605
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65166
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li606_li606
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance109.data_out[31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65167
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li607_li607
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65168
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li608_li608
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65169
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li609_li609
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65170
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li610_li610
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65171
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li611_li611
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65172
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li612_li612
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65173
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li613_li613
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65174
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li614_li614
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65175
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li615_li615
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65176
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li616_li616
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65177
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li617_li617
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65178
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li618_li618
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65179
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li619_li619
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65180
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li620_li620
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65181
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li621_li621
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65182
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li622_li622
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65183
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li623_li623
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65184
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li624_li624
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65185
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li625_li625
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65186
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li626_li626
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65187
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li627_li627
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65188
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li628_li628
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65189
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li629_li629
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65190
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li630_li630
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65191
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li631_li631
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65192
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li632_li632
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65193
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li633_li633
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65194
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li634_li634
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65195
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li635_li635
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65196
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li636_li636
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65197
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li637_li637
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65198
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li638_li638
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance215.data_out[31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65199
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li639_li639
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance326.data_out[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65200
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li640_li640
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance326.data_out[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65201
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li641_li641
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance326.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65202
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li642_li642
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance326.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65203
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li643_li643
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance326.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65204
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li644_li644
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance326.data_out[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65205
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li522_li522
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance326.data_out[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65206
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li646_li646
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance326.data_out[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65207
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li647_li647
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance326.data_out[31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65209
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li649_li649
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance439.data_out[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65210
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li650_li650
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance439.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65211
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li651_li651
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance439.data_out[31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65212
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li652_li652
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance439.data_out[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65213
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li653_li653
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65214
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li654_li654
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65215
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li655_li655
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65216
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li656_li656
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65217
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li657_li657
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65218
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li658_li658
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65219
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li659_li659
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65220
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li660_li660
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65221
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li661_li661
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65222
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li662_li662
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65223
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li663_li663
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65224
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li664_li664
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65225
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li665_li665
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65226
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li666_li666
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65227
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li667_li667
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65228
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li668_li668
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65229
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li669_li669
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65230
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li670_li670
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65231
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li671_li671
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65232
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li672_li672
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65233
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li673_li673
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65234
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li674_li674
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65235
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li675_li675
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65236
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li676_li676
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65237
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li677_li677
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65238
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li678_li678
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65239
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li679_li679
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65240
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li680_li680
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65241
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li681_li681
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65242
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li682_li682
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65243
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li683_li683
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65244
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li684_li684
    connect \E 1'1
    connect \Q \design195_5_10_inst.mod_n_counter_instance545.data_out[31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65245
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li685_li685
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65246
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li686_li686
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65247
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li687_li687
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65248
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li688_li688
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65249
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li689_li689
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65250
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li690_li690
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65251
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li691_li691
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65252
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li692_li692
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65253
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li693_li693
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65254
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li694_li694
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65255
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li695_li695
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65256
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li696_li696
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65257
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li697_li697
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65258
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li698_li698
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65259
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li699_li699
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65260
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li700_li700
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65261
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li701_li701
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65262
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li702_li702
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65263
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li703_li703
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65264
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li704_li704
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65265
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li705_li705
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65266
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li706_li706
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65267
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li707_li707
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65268
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li708_li708
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65269
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li709_li709
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65270
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li710_li710
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65271
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li711_li711
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65272
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li712_li712
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65273
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li713_li713
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65274
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li714_li714
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65275
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li715_li715
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65276
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li716_li716
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.data_out[31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65277
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li717_li717
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65278
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li718_li718
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65279
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li719_li719
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65280
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li720_li720
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65281
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li721_li721
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65282
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li722_li722
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65283
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li723_li723
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65284
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li724_li724
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65285
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li725_li725
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65286
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li726_li726
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65287
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li727_li727
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65288
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li728_li728
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65289
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li729_li729
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65290
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li730_li730
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65291
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li731_li731
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65292
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li732_li732
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65293
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li733_li733
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65294
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li734_li734
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65295
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li735_li735
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65296
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li736_li736
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65297
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li737_li737
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65298
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li738_li738
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65299
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li739_li739
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65300
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li740_li740
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65301
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li741_li741
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65302
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li742_li742
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65303
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li743_li743
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65304
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li744_li744
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65305
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li745_li745
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65306
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li746_li746
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65307
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li747_li747
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65308
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li748_li748
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65309
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li749_li749
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance327.data_out[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65310
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li750_li750
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance327.data_out[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65311
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li751_li751
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance327.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65312
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li752_li752
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance327.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65313
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li753_li753
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance327.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65314
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li754_li754
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance327.data_out[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65315
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li755_li755
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance327.data_out[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65316
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li756_li756
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance327.data_out[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65317
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li757_li757
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance327.data_out[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65318
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li758_li758
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance327.data_out[31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65320
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li760_li760
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65321
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li761_li761
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65322
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li762_li762
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65323
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li763_li763
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65324
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li764_li764
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65325
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li765_li765
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65326
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li766_li766
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65327
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li767_li767
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65328
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li768_li768
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65329
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li769_li769
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65331
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li771_li771
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.data_out[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65332
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li772_li772
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65333
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li773_li773
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65335
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li775_li775
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65336
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li776_li776
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.data_out[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65337
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li777_li777
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.data_out[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65338
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li778_li778
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.data_out[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65339
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li779_li779
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.data_out[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65340
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li780_li780
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.data_out[16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65341
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li781_li781
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.data_out[17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65342
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li782_li782
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.data_out[18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65343
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li783_li783
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.data_out[19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65344
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li784_li784
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.data_out[20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65345
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li785_li785
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.data_out[21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65346
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li786_li786
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.data_out[22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65347
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li787_li787
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.data_out[23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65348
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li788_li788
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.data_out[24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65349
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li789_li789
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.data_out[25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65350
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li790_li790
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.data_out[31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65351
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li791_li791
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65352
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li669_li669
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65353
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li670_li670
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65355
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li672_li672
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65356
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li673_li673
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65357
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li674_li674
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65358
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li675_li675
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65359
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li676_li676
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65360
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li677_li677
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65361
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li678_li678
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65362
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li679_li679
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65363
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li680_li680
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65364
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li681_li681
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65365
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li682_li682
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65366
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li683_li683
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65367
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li684_li684
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65368
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li685_li685
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65369
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li686_li686
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65370
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li687_li687
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65371
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li811_li811
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.data_out[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65372
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li812_li812
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65373
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li813_li813
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65375
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li815_li815
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65376
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li816_li816
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.data_out[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65377
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li817_li817
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.data_out[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65378
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li818_li818
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.data_out[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65379
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li819_li819
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.data_out[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65380
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li820_li820
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.data_out[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65381
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li821_li821
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.data_out[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65382
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li822_li822
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.data_out[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65383
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li823_li823
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.data_out[12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65384
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li824_li824
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.data_out[13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65385
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li825_li825
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.data_out[14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65386
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li826_li826
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.data_out[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65387
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li827_li827
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.data_out[16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65389
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li829_li829
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65390
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li707_li707
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65391
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li708_li708
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65393
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li710_li710
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65394
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li711_li711
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65395
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li712_li712
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65396
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li713_li713
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65397
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li714_li714
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65398
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li715_li715
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65399
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li716_li716
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65400
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li717_li717
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65401
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li718_li718
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65402
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li719_li719
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65403
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li720_li720
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65404
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li721_li721
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65405
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li722_li722
    connect \E 1'1
    connect \Q \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65407
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li724_li724
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance105.data_out[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65408
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li725_li725
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance105.data_out[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65409
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li726_li726
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance105.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65410
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li727_li727
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance105.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65411
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li728_li728
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance105.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65412
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li729_li729
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance105.data_out[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65413
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li730_li730
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance105.data_out[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65414
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li731_li731
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance105.data_out[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65415
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li732_li732
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance211.data_out[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65416
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li733_li733
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance211.data_out[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65417
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li734_li734
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance211.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65418
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li735_li735
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance211.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65419
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li736_li736
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance211.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65420
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li737_li737
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance211.data_out[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65421
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li738_li738
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance211.data_out[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65422
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$55512$li739_li739
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance211.data_out[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65424
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li864_li864
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance323.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65425
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li865_li865
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance323.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65426
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li866_li866
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance323.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65427
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li867_li867
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance323.data_out[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65428
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li868_li868
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance323.data_out[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65429
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li869_li869
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance323.data_out[23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65430
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li870_li870
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance323.data_out[18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65431
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li871_li871
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance323.data_out[22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65432
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li872_li872
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance549.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65433
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li873_li873
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance549.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65434
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li874_li874
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance549.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65435
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li875_li875
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance549.data_out[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65436
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li876_li876
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance549.data_out[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65437
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li877_li877
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance549.data_out[23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65438
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li878_li878
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance549.data_out[18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65439
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li879_li879
    connect \E 1'1
    connect \Q \design195_5_10_inst.register_instance549.data_out[22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65440
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_100772[6]
    connect \E 1'1
    connect \Q $auto_86741
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65441
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li881_li881
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65442
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li882_li882
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65443
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li883_li883
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65444
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li884_li884
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65445
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li885_li885
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65446
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li886_li886
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65447
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li887_li887
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65448
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li888_li888
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65449
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li889_li889
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65450
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li890_li890
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65451
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li891_li891
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65452
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li892_li892
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65453
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li893_li893
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65454
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li894_li894
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65455
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li895_li895
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65456
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li896_li896
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65457
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li897_li897
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65458
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li898_li898
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65459
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li899_li899
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65460
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li900_li900
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65461
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li901_li901
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65462
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li902_li902
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65463
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li903_li903
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65464
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li904_li904
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65465
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li905_li905
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65466
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li906_li906
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65467
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li907_li907
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65468
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li908_li908
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65469
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li909_li909
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65470
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li910_li910
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65471
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li911_li911
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65472
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li912_li912
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65473
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li913_li913
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65474
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li914_li914
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65475
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li915_li915
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65476
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li916_li916
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65477
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li917_li917
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65478
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li918_li918
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65479
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li919_li919
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65480
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li920_li920
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65481
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li921_li921
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65482
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li922_li922
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65483
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li923_li923
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65484
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li924_li924
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65485
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li925_li925
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65486
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li926_li926
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65487
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li927_li927
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65488
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li928_li928
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65489
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li929_li929
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65490
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li930_li930
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65491
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li931_li931
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65492
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li932_li932
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65493
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li933_li933
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65494
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li934_li934
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65495
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li935_li935
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65496
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li936_li936
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65497
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li937_li937
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65498
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li938_li938
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65499
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li939_li939
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65500
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li940_li940
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65501
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li941_li941
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65502
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li942_li942
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65503
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li943_li943
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65504
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li944_li944
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65505
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li945_li945
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65506
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li946_li946
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65507
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li947_li947
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65508
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li948_li948
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65509
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li949_li949
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65510
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li950_li950
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65511
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li951_li951
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65512
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li952_li952
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65513
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li953_li953
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65514
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li954_li954
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65515
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li955_li955
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65516
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li956_li956
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65517
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li957_li957
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65518
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li958_li958
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65519
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li959_li959
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65520
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li960_li960
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65521
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li961_li961
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65522
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li962_li962
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65523
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li963_li963
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65524
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li964_li964
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65525
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li965_li965
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65527
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li967_li967
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65528
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li968_li968
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65529
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li969_li969
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65530
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li970_li970
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65531
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li971_li971
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65532
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li972_li972
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65533
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li973_li973
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65534
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li974_li974
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65535
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li975_li975
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65536
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li976_li976
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65537
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li977_li977
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65538
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li978_li978
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65539
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li979_li979
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65540
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li980_li980
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65541
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li981_li981
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65542
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li982_li982
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65544
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li984_li984
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65545
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li985_li985
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65546
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li986_li986
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65547
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li987_li987
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65548
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li988_li988
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65549
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li989_li989
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65550
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li990_li990
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65551
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li991_li991
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65552
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li992_li992
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65553
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li993_li993
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$64559$auto_65554
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$li994_li994
    connect \E 1'1
    connect \Q \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70563
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li000_li000
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out_reg[2]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70564
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance436.data_out_reg[2]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out[2]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70565
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li002_li002
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out_reg[1]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70566
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance436.data_out_reg[1]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out[1]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70569
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li006_li006
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out_reg[3]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70570
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance436.data_out_reg[3]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out[3]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70571
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li008_li008
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out_reg[4]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70572
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance436.data_out_reg[4]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out[4]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70573
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li010_li010
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out_reg[5]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70574
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance436.data_out_reg[5]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out[5]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70575
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li012_li012
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out_reg[6]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70576
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance436.data_out_reg[6]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out[6]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70577
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li014_li014
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out_reg[7]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70578
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance436.data_out_reg[7]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out[7]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70579
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li016_li016
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out_reg[15]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70580
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance436.data_out_reg[15]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out[15]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70581
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li018_li018
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out_reg[16]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70582
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance436.data_out_reg[16]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out[16]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70583
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li020_li020
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out_reg[17]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70584
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance436.data_out_reg[17]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out[17]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70585
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li022_li022
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out_reg[18]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70586
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance436.data_out_reg[18]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out[18]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70587
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li024_li024
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out_reg[19]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70588
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance436.data_out_reg[19]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out[19]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70589
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li026_li026
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out_reg[20]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70590
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance436.data_out_reg[20]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out[20]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70591
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li028_li028
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out_reg[21]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70592
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance436.data_out_reg[21]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out[21]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70593
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li030_li030
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out_reg[22]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70594
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance436.data_out_reg[22]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out[22]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70595
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li032_li032
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out_reg[23]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70596
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance436.data_out_reg[23]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out[23]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70597
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li034_li034
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out_reg[24]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70598
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance436.data_out_reg[24]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out[24]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70599
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li036_li036
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out_reg[31]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70600
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance436.data_out_reg[31]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance436.data_out[31]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70601
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li038_li038
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out_reg[2]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70602
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance542.data_out_reg[2]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out[2]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70603
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li040_li040
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out_reg[1]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70604
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance542.data_out_reg[1]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out[1]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70605
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li042_li042
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out_reg[3]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70606
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance542.data_out_reg[3]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out[3]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70607
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li044_li044
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out_reg[4]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70608
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance542.data_out_reg[4]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out[4]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70609
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li046_li046
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out_reg[5]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70610
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance542.data_out_reg[5]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out[5]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70611
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li048_li048
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out_reg[6]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70612
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance542.data_out_reg[6]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out[6]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70613
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li050_li050
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out_reg[7]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70614
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance542.data_out_reg[7]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out[7]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70615
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li052_li052
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out_reg[8]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70616
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance542.data_out_reg[8]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out[8]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70617
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li054_li054
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out_reg[9]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70618
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance542.data_out_reg[9]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out[9]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70619
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li056_li056
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out_reg[10]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70620
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance542.data_out_reg[10]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out[10]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70621
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li058_li058
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out_reg[11]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70622
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance542.data_out_reg[11]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out[11]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70623
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li060_li060
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out_reg[12]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70624
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance542.data_out_reg[12]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out[12]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70625
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li062_li062
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out_reg[13]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70626
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance542.data_out_reg[13]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out[13]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70627
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li064_li064
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out_reg[14]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70628
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance542.data_out_reg[14]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out[14]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70629
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li066_li066
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out_reg[15]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70630
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance542.data_out_reg[15]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out[15]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70631
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$70562$li068_li068
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out_reg[16]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70632
    connect \C $clk_buf_$ibuf_clk
    connect \D \design195_5_10_inst.large_mux_instance542.data_out_reg[16]
    connect \E 1'1
    connect \Q \design195_5_10_inst.large_mux_instance542.data_out[16]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70633
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[0]
    connect \E 1'1
    connect \Q \tmp[0]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70634
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[1]
    connect \E 1'1
    connect \Q \tmp[1]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70635
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[2]
    connect \E 1'1
    connect \Q \tmp[2]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70636
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[3]
    connect \E 1'1
    connect \Q \tmp[3]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70637
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[4]
    connect \E 1'1
    connect \Q \tmp[4]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70638
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[5]
    connect \E 1'1
    connect \Q \tmp[5]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70639
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[6]
    connect \E 1'1
    connect \Q \tmp[6]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70640
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[7]
    connect \E 1'1
    connect \Q \tmp[7]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70641
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[8]
    connect \E 1'1
    connect \Q \tmp[8]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70642
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[9]
    connect \E 1'1
    connect \Q \tmp[9]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70643
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[10]
    connect \E 1'1
    connect \Q \tmp[10]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70644
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[11]
    connect \E 1'1
    connect \Q \tmp[11]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70645
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[12]
    connect \E 1'1
    connect \Q \tmp[12]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70646
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[13]
    connect \E 1'1
    connect \Q \tmp[13]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70647
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[14]
    connect \E 1'1
    connect \Q \tmp[14]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70648
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[15]
    connect \E 1'1
    connect \Q \tmp[15]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70649
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[16]
    connect \E 1'1
    connect \Q \tmp[16]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70650
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[17]
    connect \E 1'1
    connect \Q \tmp[17]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70651
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[18]
    connect \E 1'1
    connect \Q \tmp[18]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70652
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[19]
    connect \E 1'1
    connect \Q \tmp[19]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70653
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[20]
    connect \E 1'1
    connect \Q \tmp[20]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70654
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[21]
    connect \E 1'1
    connect \Q \tmp[21]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70655
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[22]
    connect \E 1'1
    connect \Q \tmp[22]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70656
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[23]
    connect \E 1'1
    connect \Q \tmp[23]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70657
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[24]
    connect \E 1'1
    connect \Q \tmp[24]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70658
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[25]
    connect \E 1'1
    connect \Q \tmp[25]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70659
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[26]
    connect \E 1'1
    connect \Q \tmp[26]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70660
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[27]
    connect \E 1'1
    connect \Q \tmp[27]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70661
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[28]
    connect \E 1'1
    connect \Q \tmp[28]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70662
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[29]
    connect \E 1'1
    connect \Q \tmp[29]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70663
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[30]
    connect \E 1'1
    connect \Q \tmp[30]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70664
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_in[31]
    connect \E 1'1
    connect \Q \tmp[31]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70665
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[0]
    connect \E 1'1
    connect \Q \tmp[32]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70666
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[1]
    connect \E 1'1
    connect \Q \tmp[33]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70667
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[2]
    connect \E 1'1
    connect \Q \tmp[34]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70668
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[3]
    connect \E 1'1
    connect \Q \tmp[35]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70669
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[4]
    connect \E 1'1
    connect \Q \tmp[36]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70670
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[5]
    connect \E 1'1
    connect \Q \tmp[37]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70671
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[6]
    connect \E 1'1
    connect \Q \tmp[38]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70672
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[7]
    connect \E 1'1
    connect \Q \tmp[39]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70673
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[8]
    connect \E 1'1
    connect \Q \tmp[40]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70674
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[9]
    connect \E 1'1
    connect \Q \tmp[41]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70675
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[10]
    connect \E 1'1
    connect \Q \tmp[42]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70676
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[11]
    connect \E 1'1
    connect \Q \tmp[43]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70677
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[12]
    connect \E 1'1
    connect \Q \tmp[44]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70678
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[13]
    connect \E 1'1
    connect \Q \tmp[45]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70679
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[14]
    connect \E 1'1
    connect \Q \tmp[46]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70680
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[15]
    connect \E 1'1
    connect \Q \tmp[47]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70681
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[16]
    connect \E 1'1
    connect \Q \tmp[48]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70682
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[17]
    connect \E 1'1
    connect \Q \tmp[49]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70683
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[18]
    connect \E 1'1
    connect \Q \tmp[50]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70684
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[19]
    connect \E 1'1
    connect \Q \tmp[51]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70685
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[20]
    connect \E 1'1
    connect \Q \tmp[52]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70686
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[21]
    connect \E 1'1
    connect \Q \tmp[53]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70687
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[22]
    connect \E 1'1
    connect \Q \tmp[54]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70688
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[23]
    connect \E 1'1
    connect \Q \tmp[55]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70689
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[24]
    connect \E 1'1
    connect \Q \tmp[56]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70690
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[25]
    connect \E 1'1
    connect \Q \tmp[57]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70691
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[26]
    connect \E 1'1
    connect \Q \tmp[58]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70692
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[27]
    connect \E 1'1
    connect \Q \tmp[59]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70693
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[28]
    connect \E 1'1
    connect \Q \tmp[60]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70694
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[29]
    connect \E 1'1
    connect \Q \tmp[61]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70695
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[30]
    connect \E 1'1
    connect \Q \tmp[62]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70696
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[31]
    connect \E 1'1
    connect \Q \tmp[63]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70697
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[32]
    connect \E 1'1
    connect \Q \tmp[64]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70698
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[33]
    connect \E 1'1
    connect \Q \tmp[65]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70699
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[34]
    connect \E 1'1
    connect \Q \tmp[66]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70700
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[35]
    connect \E 1'1
    connect \Q \tmp[67]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70701
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[36]
    connect \E 1'1
    connect \Q \tmp[68]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70702
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[37]
    connect \E 1'1
    connect \Q \tmp[69]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70703
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[38]
    connect \E 1'1
    connect \Q \tmp[70]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70704
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[39]
    connect \E 1'1
    connect \Q \tmp[71]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70705
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[40]
    connect \E 1'1
    connect \Q \tmp[72]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70706
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[41]
    connect \E 1'1
    connect \Q \tmp[73]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70707
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[42]
    connect \E 1'1
    connect \Q \tmp[74]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70708
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[43]
    connect \E 1'1
    connect \Q \tmp[75]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70709
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[44]
    connect \E 1'1
    connect \Q \tmp[76]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70710
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[45]
    connect \E 1'1
    connect \Q \tmp[77]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70711
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[46]
    connect \E 1'1
    connect \Q \tmp[78]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70712
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[47]
    connect \E 1'1
    connect \Q \tmp[79]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70713
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[48]
    connect \E 1'1
    connect \Q \tmp[80]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70714
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[49]
    connect \E 1'1
    connect \Q \tmp[81]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70715
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[50]
    connect \E 1'1
    connect \Q \tmp[82]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70716
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[51]
    connect \E 1'1
    connect \Q \tmp[83]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70717
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[52]
    connect \E 1'1
    connect \Q \tmp[84]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70718
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[53]
    connect \E 1'1
    connect \Q \tmp[85]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70719
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[54]
    connect \E 1'1
    connect \Q \tmp[86]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70720
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[55]
    connect \E 1'1
    connect \Q \tmp[87]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70721
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[56]
    connect \E 1'1
    connect \Q \tmp[88]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70722
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[57]
    connect \E 1'1
    connect \Q \tmp[89]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70723
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[58]
    connect \E 1'1
    connect \Q \tmp[90]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70724
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[59]
    connect \E 1'1
    connect \Q \tmp[91]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70725
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[60]
    connect \E 1'1
    connect \Q \tmp[92]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70726
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[61]
    connect \E 1'1
    connect \Q \tmp[93]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70727
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[62]
    connect \E 1'1
    connect \Q \tmp[94]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70728
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[63]
    connect \E 1'1
    connect \Q \tmp[95]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70729
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[64]
    connect \E 1'1
    connect \Q \tmp[96]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70730
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[65]
    connect \E 1'1
    connect \Q \tmp[97]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70731
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[66]
    connect \E 1'1
    connect \Q \tmp[98]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70732
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[67]
    connect \E 1'1
    connect \Q \tmp[99]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70733
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[68]
    connect \E 1'1
    connect \Q \tmp[100]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70734
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[69]
    connect \E 1'1
    connect \Q \tmp[101]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70735
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[70]
    connect \E 1'1
    connect \Q \tmp[102]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70736
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[71]
    connect \E 1'1
    connect \Q \tmp[103]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70737
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[72]
    connect \E 1'1
    connect \Q \tmp[104]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70738
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[73]
    connect \E 1'1
    connect \Q \tmp[105]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70739
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[74]
    connect \E 1'1
    connect \Q \tmp[106]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70740
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[75]
    connect \E 1'1
    connect \Q \tmp[107]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70741
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[76]
    connect \E 1'1
    connect \Q \tmp[108]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70742
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[77]
    connect \E 1'1
    connect \Q \tmp[109]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70743
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[78]
    connect \E 1'1
    connect \Q \tmp[110]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70744
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[79]
    connect \E 1'1
    connect \Q \tmp[111]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70745
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[80]
    connect \E 1'1
    connect \Q \tmp[112]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70746
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[81]
    connect \E 1'1
    connect \Q \tmp[113]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70747
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[82]
    connect \E 1'1
    connect \Q \tmp[114]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70748
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[83]
    connect \E 1'1
    connect \Q \tmp[115]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70749
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[84]
    connect \E 1'1
    connect \Q \tmp[116]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70750
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[85]
    connect \E 1'1
    connect \Q \tmp[117]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70751
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[86]
    connect \E 1'1
    connect \Q \tmp[118]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70752
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[87]
    connect \E 1'1
    connect \Q \tmp[119]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70753
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[88]
    connect \E 1'1
    connect \Q \tmp[120]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70754
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[89]
    connect \E 1'1
    connect \Q \tmp[121]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70755
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[90]
    connect \E 1'1
    connect \Q \tmp[122]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70756
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[91]
    connect \E 1'1
    connect \Q \tmp[123]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70757
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[92]
    connect \E 1'1
    connect \Q \tmp[124]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70758
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[93]
    connect \E 1'1
    connect \Q \tmp[125]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70759
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[94]
    connect \E 1'1
    connect \Q \tmp[126]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70760
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[95]
    connect \E 1'1
    connect \Q \tmp[127]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70761
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[96]
    connect \E 1'1
    connect \Q \tmp[128]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70762
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[97]
    connect \E 1'1
    connect \Q \tmp[129]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70763
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[98]
    connect \E 1'1
    connect \Q \tmp[130]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70764
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[99]
    connect \E 1'1
    connect \Q \tmp[131]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70765
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[100]
    connect \E 1'1
    connect \Q \tmp[132]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70766
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[101]
    connect \E 1'1
    connect \Q \tmp[133]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70767
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[102]
    connect \E 1'1
    connect \Q \tmp[134]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70768
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[103]
    connect \E 1'1
    connect \Q \tmp[135]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70769
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[104]
    connect \E 1'1
    connect \Q \tmp[136]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70770
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[105]
    connect \E 1'1
    connect \Q \tmp[137]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70771
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[106]
    connect \E 1'1
    connect \Q \tmp[138]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70772
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[107]
    connect \E 1'1
    connect \Q \tmp[139]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70773
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[108]
    connect \E 1'1
    connect \Q \tmp[140]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70774
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[109]
    connect \E 1'1
    connect \Q \tmp[141]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70775
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[110]
    connect \E 1'1
    connect \Q \tmp[142]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70776
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[111]
    connect \E 1'1
    connect \Q \tmp[143]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70777
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[112]
    connect \E 1'1
    connect \Q \tmp[144]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70778
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[113]
    connect \E 1'1
    connect \Q \tmp[145]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70779
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[114]
    connect \E 1'1
    connect \Q \tmp[146]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70780
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[115]
    connect \E 1'1
    connect \Q \tmp[147]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70781
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[116]
    connect \E 1'1
    connect \Q \tmp[148]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70782
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[117]
    connect \E 1'1
    connect \Q \tmp[149]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70783
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[118]
    connect \E 1'1
    connect \Q \tmp[150]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70784
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[119]
    connect \E 1'1
    connect \Q \tmp[151]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70785
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[120]
    connect \E 1'1
    connect \Q \tmp[152]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70786
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[121]
    connect \E 1'1
    connect \Q \tmp[153]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70787
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[122]
    connect \E 1'1
    connect \Q \tmp[154]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70788
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[123]
    connect \E 1'1
    connect \Q \tmp[155]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70789
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[124]
    connect \E 1'1
    connect \Q \tmp[156]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70790
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[125]
    connect \E 1'1
    connect \Q \tmp[157]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70791
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[126]
    connect \E 1'1
    connect \Q \tmp[158]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$70562$auto_70792
    connect \C $clk_buf_$ibuf_clk
    connect \D \tmp[127]
    connect \E 1'1
    connect \Q \tmp[159]
    connect \R $abc$128410$auto_100772[6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71369
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86746
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71370
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86748
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71371
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86750
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71372
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86752
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71373
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86754
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71374
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86756
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71375
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86758
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71376
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86760
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71377
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86762
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71378
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86764
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71379
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86766
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71380
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86768
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71381
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86770
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71382
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86772
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71383
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86774
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71384
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86776
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71385
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86778
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71386
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86780
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71387
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86782
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71388
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86784
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71389
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86786
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71390
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86788
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71391
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86790
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71392
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86792
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71393
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86794
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71394
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86796
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71395
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86798
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71396
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86800
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71397
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86802
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71398
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86804
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71399
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86806
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$71368$auto_71400
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$auto_86808
    connect \E 1'1
    connect \Q \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto_1049.final_adder
    connect \CIN $auto_1049.C[15]
    connect \G 1'0
    connect \O $abc$128410$abc$55512$auto_1049.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1049.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto_1049.C[0]
    connect \COUT $auto_1049.C[1]
    connect \G \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[0]
    connect \O $auto_1049.Y[0]
    connect \P $auto_1049.S[0]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1049.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto_1049.C[10]
    connect \COUT $auto_1049.C[11]
    connect \G \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[10]
    connect \O $auto_1049.Y[10]
    connect \P $auto_1049.S[10]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1049.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto_1049.C[11]
    connect \COUT $auto_1049.C[12]
    connect \G \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[11]
    connect \O $auto_1049.Y[11]
    connect \P $auto_1049.S[11]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1049.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto_1049.C[12]
    connect \COUT $auto_1049.C[13]
    connect \G \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[12]
    connect \O $auto_1049.Y[12]
    connect \P $auto_1049.S[12]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1049.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto_1049.C[13]
    connect \COUT $auto_1049.C[14]
    connect \G \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[13]
    connect \O $auto_1049.Y[13]
    connect \P $auto_1049.S[13]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1049.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto_1049.C[14]
    connect \COUT $auto_1049.C[15]
    connect \G \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[14]
    connect \O $auto_1049.Y[14]
    connect \P $auto_1049.S[14]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1049.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto_1049.C[1]
    connect \COUT $auto_1049.C[2]
    connect \G \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[1]
    connect \O $auto_1049.Y[1]
    connect \P $auto_1049.S[1]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1049.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto_1049.C[2]
    connect \COUT $auto_1049.C[3]
    connect \G \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[2]
    connect \O $auto_1049.Y[2]
    connect \P $auto_1049.S[2]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1049.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto_1049.C[3]
    connect \COUT $auto_1049.C[4]
    connect \G \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[3]
    connect \O $auto_1049.Y[3]
    connect \P $auto_1049.S[3]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1049.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto_1049.C[4]
    connect \COUT $auto_1049.C[5]
    connect \G \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[4]
    connect \O $auto_1049.Y[4]
    connect \P $auto_1049.S[4]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1049.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto_1049.C[5]
    connect \COUT $auto_1049.C[6]
    connect \G \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[5]
    connect \O $auto_1049.Y[5]
    connect \P $auto_1049.S[5]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1049.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto_1049.C[6]
    connect \COUT $auto_1049.C[7]
    connect \G \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[6]
    connect \O $auto_1049.Y[6]
    connect \P $auto_1049.S[6]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1049.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto_1049.C[7]
    connect \COUT $auto_1049.C[8]
    connect \G \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[7]
    connect \O $auto_1049.Y[7]
    connect \P $auto_1049.S[7]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1049.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto_1049.C[8]
    connect \COUT $auto_1049.C[9]
    connect \G \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[8]
    connect \O $auto_1049.Y[8]
    connect \P $auto_1049.S[8]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1049.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto_1049.C[9]
    connect \COUT $auto_1049.C[10]
    connect \G \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[9]
    connect \O $auto_1049.Y[9]
    connect \P $auto_1049.S[9]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto_1049.intermediate_adder
    connect \COUT $auto_1049.C[0]
    connect \G \design195_5_10_inst.full_adder_instance106.full_adder_inst.c
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto_1055.final_adder
    connect \CIN $auto_1055.C[15]
    connect \G 1'0
    connect \O $abc$128410$abc$55512$auto_1055.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1055.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto_1055.C[0]
    connect \COUT $auto_1055.C[1]
    connect \G \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[0]
    connect \O $auto_1055.Y[0]
    connect \P $auto_1055.S[0]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1055.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto_1055.C[10]
    connect \COUT $auto_1055.C[11]
    connect \G \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[10]
    connect \O $auto_1055.Y[10]
    connect \P $auto_1055.S[10]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1055.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto_1055.C[11]
    connect \COUT $auto_1055.C[12]
    connect \G \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[11]
    connect \O $auto_1055.Y[11]
    connect \P $auto_1055.S[11]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1055.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto_1055.C[12]
    connect \COUT $auto_1055.C[13]
    connect \G \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[12]
    connect \O $auto_1055.Y[12]
    connect \P $auto_1055.S[12]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1055.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto_1055.C[13]
    connect \COUT $auto_1055.C[14]
    connect \G \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[13]
    connect \O $auto_1055.Y[13]
    connect \P $auto_1055.S[13]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1055.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto_1055.C[14]
    connect \COUT $auto_1055.C[15]
    connect \G \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[14]
    connect \O $auto_1055.Y[14]
    connect \P $auto_1055.S[14]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1055.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto_1055.C[1]
    connect \COUT $auto_1055.C[2]
    connect \G \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[1]
    connect \O $auto_1055.Y[1]
    connect \P $auto_1055.S[1]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1055.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto_1055.C[2]
    connect \COUT $auto_1055.C[3]
    connect \G \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[2]
    connect \O $auto_1055.Y[2]
    connect \P $auto_1055.S[2]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1055.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto_1055.C[3]
    connect \COUT $auto_1055.C[4]
    connect \G \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[3]
    connect \O $auto_1055.Y[3]
    connect \P $auto_1055.S[3]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1055.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto_1055.C[4]
    connect \COUT $auto_1055.C[5]
    connect \G \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[4]
    connect \O $auto_1055.Y[4]
    connect \P $auto_1055.S[4]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1055.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto_1055.C[5]
    connect \COUT $auto_1055.C[6]
    connect \G \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[5]
    connect \O $auto_1055.Y[5]
    connect \P $auto_1055.S[5]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1055.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto_1055.C[6]
    connect \COUT $auto_1055.C[7]
    connect \G \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[6]
    connect \O $auto_1055.Y[6]
    connect \P $auto_1055.S[6]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1055.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto_1055.C[7]
    connect \COUT $auto_1055.C[8]
    connect \G \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[7]
    connect \O $auto_1055.Y[7]
    connect \P $auto_1055.S[7]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1055.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto_1055.C[8]
    connect \COUT $auto_1055.C[9]
    connect \G \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[8]
    connect \O $auto_1055.Y[8]
    connect \P $auto_1055.S[8]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1055.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto_1055.C[9]
    connect \COUT $auto_1055.C[10]
    connect \G \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[9]
    connect \O $auto_1055.Y[9]
    connect \P $auto_1055.S[9]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto_1055.intermediate_adder
    connect \COUT $auto_1055.C[0]
    connect \G \design195_5_10_inst.full_adder_instance106.full_adder_inst.c
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto_1061.final_adder
    connect \CIN $auto_1061.C[15]
    connect \G 1'0
    connect \O $abc$128410$abc$55512$auto_1061.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1061.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto_1061.C[0]
    connect \COUT $auto_1061.C[1]
    connect \G \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[0]
    connect \O $auto_1061.Y[0]
    connect \P $auto_1061.S[0]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1061.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto_1061.C[10]
    connect \COUT $auto_1061.C[11]
    connect \G \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[10]
    connect \O $auto_1061.Y[10]
    connect \P $auto_1061.S[10]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1061.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto_1061.C[11]
    connect \COUT $auto_1061.C[12]
    connect \G \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[11]
    connect \O $auto_1061.Y[11]
    connect \P $auto_1061.S[11]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1061.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto_1061.C[12]
    connect \COUT $auto_1061.C[13]
    connect \G \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[12]
    connect \O $auto_1061.Y[12]
    connect \P $auto_1061.S[12]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1061.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto_1061.C[13]
    connect \COUT $auto_1061.C[14]
    connect \G \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[13]
    connect \O $auto_1061.Y[13]
    connect \P $auto_1061.S[13]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1061.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto_1061.C[14]
    connect \COUT $auto_1061.C[15]
    connect \G \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[14]
    connect \O $auto_1061.Y[14]
    connect \P $auto_1061.S[14]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1061.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto_1061.C[1]
    connect \COUT $auto_1061.C[2]
    connect \G \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[1]
    connect \O $auto_1061.Y[1]
    connect \P $auto_1061.S[1]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1061.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto_1061.C[2]
    connect \COUT $auto_1061.C[3]
    connect \G \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[2]
    connect \O $auto_1061.Y[2]
    connect \P $auto_1061.S[2]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1061.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto_1061.C[3]
    connect \COUT $auto_1061.C[4]
    connect \G \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[3]
    connect \O $auto_1061.Y[3]
    connect \P $auto_1061.S[3]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1061.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto_1061.C[4]
    connect \COUT $auto_1061.C[5]
    connect \G \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[4]
    connect \O $auto_1061.Y[4]
    connect \P $auto_1061.S[4]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1061.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto_1061.C[5]
    connect \COUT $auto_1061.C[6]
    connect \G \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[5]
    connect \O $auto_1061.Y[5]
    connect \P $auto_1061.S[5]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1061.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto_1061.C[6]
    connect \COUT $auto_1061.C[7]
    connect \G \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[6]
    connect \O $auto_1061.Y[6]
    connect \P $auto_1061.S[6]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1061.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto_1061.C[7]
    connect \COUT $auto_1061.C[8]
    connect \G \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[7]
    connect \O $auto_1061.Y[7]
    connect \P $auto_1061.S[7]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1061.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto_1061.C[8]
    connect \COUT $auto_1061.C[9]
    connect \G \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[8]
    connect \O $auto_1061.Y[8]
    connect \P $auto_1061.S[8]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1061.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto_1061.C[9]
    connect \COUT $auto_1061.C[10]
    connect \G \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[9]
    connect \O $auto_1061.Y[9]
    connect \P $auto_1061.S[9]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto_1061.intermediate_adder
    connect \COUT $auto_1061.C[0]
    connect \G \design195_5_10_inst.full_adder_instance106.full_adder_inst.c
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto_1076.final_adder
    connect \CIN $auto_1076.C[15]
    connect \G 1'0
    connect \O $abc$128410$abc$55512$auto_1076.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1076.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto_1076.C[0]
    connect \COUT $auto_1076.C[1]
    connect \G \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[16]
    connect \O $auto_1076.Y[0]
    connect \P $auto_1076.S[0]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1076.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto_1076.C[10]
    connect \COUT $auto_1076.C[11]
    connect \G \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[26]
    connect \O $auto_1076.Y[10]
    connect \P $auto_1076.S[10]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1076.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto_1076.C[11]
    connect \COUT $auto_1076.C[12]
    connect \G \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[27]
    connect \O $auto_1076.Y[11]
    connect \P $auto_1076.S[11]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1076.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto_1076.C[12]
    connect \COUT $auto_1076.C[13]
    connect \G \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[28]
    connect \O $auto_1076.Y[12]
    connect \P $auto_1076.S[12]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1076.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto_1076.C[13]
    connect \COUT $auto_1076.C[14]
    connect \G \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[29]
    connect \O $auto_1076.Y[13]
    connect \P $auto_1076.S[13]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1076.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto_1076.C[14]
    connect \COUT $auto_1076.C[15]
    connect \G \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[30]
    connect \O $auto_1076.Y[14]
    connect \P $auto_1076.S[14]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1076.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto_1076.C[1]
    connect \COUT $auto_1076.C[2]
    connect \G \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[17]
    connect \O $auto_1076.Y[1]
    connect \P $auto_1076.S[1]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1076.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto_1076.C[2]
    connect \COUT $auto_1076.C[3]
    connect \G \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[18]
    connect \O $auto_1076.Y[2]
    connect \P $auto_1076.S[2]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1076.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto_1076.C[3]
    connect \COUT $auto_1076.C[4]
    connect \G \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[19]
    connect \O $auto_1076.Y[3]
    connect \P $auto_1076.S[3]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1076.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto_1076.C[4]
    connect \COUT $auto_1076.C[5]
    connect \G \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[20]
    connect \O $auto_1076.Y[4]
    connect \P $auto_1076.S[4]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1076.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto_1076.C[5]
    connect \COUT $auto_1076.C[6]
    connect \G \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[21]
    connect \O $auto_1076.Y[5]
    connect \P $auto_1076.S[5]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1076.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto_1076.C[6]
    connect \COUT $auto_1076.C[7]
    connect \G \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[22]
    connect \O $auto_1076.Y[6]
    connect \P $auto_1076.S[6]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1076.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto_1076.C[7]
    connect \COUT $auto_1076.C[8]
    connect \G \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[23]
    connect \O $auto_1076.Y[7]
    connect \P $auto_1076.S[7]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1076.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto_1076.C[8]
    connect \COUT $auto_1076.C[9]
    connect \G \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[24]
    connect \O $auto_1076.Y[8]
    connect \P $auto_1076.S[8]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1076.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto_1076.C[9]
    connect \COUT $auto_1076.C[10]
    connect \G \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[25]
    connect \O $auto_1076.Y[9]
    connect \P $auto_1076.S[9]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto_1076.intermediate_adder
    connect \COUT $auto_1076.C[0]
    connect \G 1'1
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto_1085.final_adder
    connect \CIN $auto_1085.C[30]
    connect \G 1'0
    connect \O $abc$128410$abc$55512$auto_1085.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1085.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto_1085.C[0]
    connect \COUT $auto_1085.C[1]
    connect \G \design195_5_10_inst.large_adder_instance212.add_out_reg_2[0]
    connect \O \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[0]
    connect \P $auto_1085.S[0]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1085.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto_1085.C[10]
    connect \COUT $auto_1085.C[11]
    connect \G 1'0
    connect \O \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[10]
    connect \P $auto_1085.B[10]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1085.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto_1085.C[11]
    connect \COUT $auto_1085.C[12]
    connect \G \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[23]
    connect \O \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[11]
    connect \P $auto_1085.S[11]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1085.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto_1085.C[12]
    connect \COUT $auto_1085.C[13]
    connect \G 1'0
    connect \O \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[12]
    connect \P $auto_1085.B[12]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1085.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto_1085.C[13]
    connect \COUT $auto_1085.C[14]
    connect \G \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[23]
    connect \O \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[13]
    connect \P $auto_1085.S[13]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1085.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto_1085.C[14]
    connect \COUT $auto_1085.C[15]
    connect \G 1'0
    connect \O \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[14]
    connect \P $auto_1085.B[14]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1085.genblk1.slice[15].genblk1.my_adder
    connect \CIN $auto_1085.C[15]
    connect \COUT $auto_1085.C[16]
    connect \G \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[23]
    connect \O \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[15]
    connect \P $auto_1085.S[15]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1085.genblk1.slice[16].genblk1.my_adder
    connect \CIN $auto_1085.C[16]
    connect \COUT $auto_1085.C[17]
    connect \G \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[15]
    connect \O \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[16]
    connect \P $auto_1085.S[16]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1085.genblk1.slice[17].genblk1.my_adder
    connect \CIN $auto_1085.C[17]
    connect \COUT $auto_1085.C[18]
    connect \G 1'0
    connect \O \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[17]
    connect \P $auto_1085.B[17]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1085.genblk1.slice[18].genblk1.my_adder
    connect \CIN $auto_1085.C[18]
    connect \COUT $auto_1085.C[19]
    connect \G 1'0
    connect \O \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[18]
    connect \P $auto_1085.B[18]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1085.genblk1.slice[19].genblk1.my_adder
    connect \CIN $auto_1085.C[19]
    connect \COUT $auto_1085.C[20]
    connect \G 1'0
    connect \O \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[19]
    connect \P $auto_1085.B[19]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1085.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto_1085.C[1]
    connect \COUT $auto_1085.C[2]
    connect \G \design195_5_10_inst.large_adder_instance212.add_out_reg_2[1]
    connect \O \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[1]
    connect \P $auto_1085.S[1]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1085.genblk1.slice[20].genblk1.my_adder
    connect \CIN $auto_1085.C[20]
    connect \COUT $auto_1085.C[21]
    connect \G 1'0
    connect \O \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[20]
    connect \P $auto_1085.B[20]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1085.genblk1.slice[21].genblk1.my_adder
    connect \CIN $auto_1085.C[21]
    connect \COUT $auto_1085.C[22]
    connect \G 1'0
    connect \O \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[21]
    connect \P $auto_1085.B[21]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1085.genblk1.slice[22].genblk1.my_adder
    connect \CIN $auto_1085.C[22]
    connect \COUT $auto_1085.C[23]
    connect \G 1'0
    connect \O \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[22]
    connect \P $auto_1085.B[22]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1085.genblk1.slice[23].genblk1.my_adder
    connect \CIN $auto_1085.C[23]
    connect \COUT $auto_1085.C[24]
    connect \G 1'0
    connect \O \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[23]
    connect \P $auto_1085.B[23]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1085.genblk1.slice[24].genblk1.my_adder
    connect \CIN $auto_1085.C[24]
    connect \COUT $auto_1085.C[25]
    connect \G 1'0
    connect \O \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[24]
    connect \P $auto_1085.B[24]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1085.genblk1.slice[25].genblk1.my_adder
    connect \CIN $auto_1085.C[25]
    connect \COUT $auto_1085.C[26]
    connect \G 1'0
    connect \O \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[25]
    connect \P $auto_1085.B[25]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1085.genblk1.slice[26].genblk1.my_adder
    connect \CIN $auto_1085.C[26]
    connect \COUT $auto_1085.C[27]
    connect \G 1'0
    connect \O \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[26]
    connect \P $auto_1085.B[26]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1085.genblk1.slice[27].genblk1.my_adder
    connect \CIN $auto_1085.C[27]
    connect \COUT $auto_1085.C[28]
    connect \G 1'0
    connect \O \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[27]
    connect \P $auto_1085.B[27]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1085.genblk1.slice[28].genblk1.my_adder
    connect \CIN $auto_1085.C[28]
    connect \COUT $auto_1085.C[29]
    connect \G 1'0
    connect \O \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[28]
    connect \P $auto_1085.B[28]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1085.genblk1.slice[29].genblk1.my_adder
    connect \CIN $auto_1085.C[29]
    connect \COUT $auto_1085.C[30]
    connect \G 1'0
    connect \O \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[29]
    connect \P $auto_1085.B[29]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1085.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto_1085.C[2]
    connect \COUT $auto_1085.C[3]
    connect \G \design195_5_10_inst.large_adder_instance212.add_out_reg_2[2]
    connect \O \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[2]
    connect \P $auto_1085.S[2]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1085.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto_1085.C[3]
    connect \COUT $auto_1085.C[4]
    connect \G \design195_5_10_inst.large_adder_instance212.add_out_reg_2[3]
    connect \O \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[3]
    connect \P $auto_1085.S[3]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1085.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto_1085.C[4]
    connect \COUT $auto_1085.C[5]
    connect \G \design195_5_10_inst.large_adder_instance212.add_out_reg_2[4]
    connect \O \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[4]
    connect \P $auto_1085.S[4]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1085.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto_1085.C[5]
    connect \COUT $auto_1085.C[6]
    connect \G \design195_5_10_inst.large_adder_instance212.add_out_reg_2[5]
    connect \O \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[5]
    connect \P $auto_1085.S[5]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1085.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto_1085.C[6]
    connect \COUT $auto_1085.C[7]
    connect \G \design195_5_10_inst.large_adder_instance212.add_out_reg_2[6]
    connect \O \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[6]
    connect \P $auto_1085.S[6]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1085.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto_1085.C[7]
    connect \COUT $auto_1085.C[8]
    connect \G \design195_5_10_inst.large_adder_instance212.add_out_reg_2[7]
    connect \O \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[7]
    connect \P $auto_1085.S[7]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1085.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto_1085.C[8]
    connect \COUT $auto_1085.C[9]
    connect \G \design195_5_10_inst.large_adder_instance212.add_out_reg_2[8]
    connect \O \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[8]
    connect \P $auto_1085.S[8]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1085.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto_1085.C[9]
    connect \COUT $auto_1085.C[10]
    connect \G \design195_5_10_inst.large_adder_instance212.add_out_reg_2[9]
    connect \O \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[9]
    connect \P $auto_1085.S[9]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto_1085.intermediate_adder
    connect \COUT $auto_1085.C[0]
    connect \G 1'0
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto_1118.final_adder
    connect \CIN $auto_1118.C[15]
    connect \G 1'0
    connect \O $abc$128410$abc$55512$auto_1118.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1118.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto_1118.C[0]
    connect \COUT $auto_1118.C[1]
    connect \G \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[16]
    connect \O $auto_1118.Y[0]
    connect \P $auto_1118.S[0]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1118.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto_1118.C[10]
    connect \COUT $auto_1118.C[11]
    connect \G 1'0
    connect \O $auto_1118.Y[10]
    connect \P $auto_10946.A[2]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1118.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto_1118.C[11]
    connect \COUT $auto_1118.C[12]
    connect \G 1'0
    connect \O $auto_1118.Y[11]
    connect \P $auto_10946.A[3]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1118.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto_1118.C[12]
    connect \COUT $auto_1118.C[13]
    connect \G 1'0
    connect \O $auto_1118.Y[12]
    connect \P $auto_10946.A[4]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1118.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto_1118.C[13]
    connect \COUT $auto_1118.C[14]
    connect \G 1'0
    connect \O $auto_1118.Y[13]
    connect \P $auto_10946.A[5]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1118.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto_1118.C[14]
    connect \COUT $auto_1118.C[15]
    connect \G 1'0
    connect \O $auto_1118.Y[14]
    connect \P $auto_10946.A[6]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1118.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto_1118.C[1]
    connect \COUT $auto_1118.C[2]
    connect \G 1'0
    connect \O $auto_1118.Y[1]
    connect \P $auto_10946.C[1]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1118.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto_1118.C[2]
    connect \COUT $auto_1118.C[3]
    connect \G 1'0
    connect \O $auto_1118.Y[2]
    connect \P $auto_10946.B[2]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1118.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto_1118.C[3]
    connect \COUT $auto_1118.C[4]
    connect \G 1'0
    connect \O $auto_1118.Y[3]
    connect \P $auto_10946.B[3]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1118.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto_1118.C[4]
    connect \COUT $auto_1118.C[5]
    connect \G 1'0
    connect \O $auto_1118.Y[4]
    connect \P $auto_10946.B[4]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1118.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto_1118.C[5]
    connect \COUT $auto_1118.C[6]
    connect \G 1'0
    connect \O $auto_1118.Y[5]
    connect \P $auto_10946.B[5]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1118.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto_1118.C[6]
    connect \COUT $auto_1118.C[7]
    connect \G 1'0
    connect \O $auto_1118.Y[6]
    connect \P $auto_10946.B[6]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1118.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto_1118.C[7]
    connect \COUT $auto_1118.C[8]
    connect \G 1'0
    connect \O $auto_1118.Y[7]
    connect \P $auto_10946.B[7]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1118.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto_1118.C[8]
    connect \COUT $auto_1118.C[9]
    connect \G 1'0
    connect \O $auto_1118.Y[8]
    connect \P $auto_10946.B[0]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1118.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto_1118.C[9]
    connect \COUT $auto_1118.C[10]
    connect \G 1'0
    connect \O $auto_1118.Y[9]
    connect \P $auto_10946.B[1]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto_1118.intermediate_adder
    connect \COUT $auto_1118.C[0]
    connect \G 1'1
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto_1127.final_adder
    connect \CIN $auto_1127.C[30]
    connect \G 1'0
    connect \O $abc$128410$abc$55512$auto_1127.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1127.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto_1127.C[0]
    connect \COUT $auto_1127.C[1]
    connect \G \design195_5_10_inst.large_adder_instance547.add_out_reg_2[0]
    connect \O \design195_5_10_inst.encoder_instance548.data_in[0]
    connect \P $auto_1127.S[0]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1127.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto_1127.C[10]
    connect \COUT $auto_1127.C[11]
    connect \G \design195_5_10_inst.large_adder_instance547.add_out_reg_2[10]
    connect \O \design195_5_10_inst.encoder_instance548.data_in[10]
    connect \P $auto_1127.S[10]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1127.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto_1127.C[11]
    connect \COUT $auto_1127.C[12]
    connect \G \design195_5_10_inst.large_adder_instance547.add_out_reg_2[11]
    connect \O \design195_5_10_inst.encoder_instance548.data_in[11]
    connect \P $auto_1127.S[11]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1127.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto_1127.C[12]
    connect \COUT $auto_1127.C[13]
    connect \G \design195_5_10_inst.large_adder_instance547.add_out_reg_2[12]
    connect \O \design195_5_10_inst.encoder_instance548.data_in[12]
    connect \P $auto_1127.S[12]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1127.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto_1127.C[13]
    connect \COUT $auto_1127.C[14]
    connect \G \design195_5_10_inst.large_adder_instance547.add_out_reg_2[13]
    connect \O \design195_5_10_inst.encoder_instance548.data_in[13]
    connect \P $auto_1127.S[13]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1127.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto_1127.C[14]
    connect \COUT $auto_1127.C[15]
    connect \G \design195_5_10_inst.large_adder_instance547.add_out_reg_2[14]
    connect \O \design195_5_10_inst.encoder_instance548.data_in[14]
    connect \P $auto_1127.S[14]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1127.genblk1.slice[15].genblk1.my_adder
    connect \CIN $auto_1127.C[15]
    connect \COUT $auto_1127.C[16]
    connect \G \design195_5_10_inst.large_adder_instance547.add_out_reg_2[15]
    connect \O \design195_5_10_inst.encoder_instance548.data_in[15]
    connect \P $auto_1127.S[15]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1127.genblk1.slice[16].genblk1.my_adder
    connect \CIN $auto_1127.C[16]
    connect \COUT $auto_1127.C[17]
    connect \G \design195_5_10_inst.large_adder_instance547.add_out_reg_2[16]
    connect \O \design195_5_10_inst.encoder_instance548.data_in[16]
    connect \P $auto_1127.S[16]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1127.genblk1.slice[17].genblk1.my_adder
    connect \CIN $auto_1127.C[17]
    connect \COUT $auto_1127.C[18]
    connect \G 1'0
    connect \O \design195_5_10_inst.encoder_instance548.data_in[17]
    connect \P $auto_1040.A[17]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1127.genblk1.slice[18].genblk1.my_adder
    connect \CIN $auto_1127.C[18]
    connect \COUT $auto_1127.C[19]
    connect \G 1'0
    connect \O \design195_5_10_inst.encoder_instance548.data_in[18]
    connect \P $auto_1040.X[18]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1127.genblk1.slice[19].genblk1.my_adder
    connect \CIN $auto_1127.C[19]
    connect \COUT $auto_1127.C[20]
    connect \G 1'0
    connect \O \design195_5_10_inst.encoder_instance548.data_in[19]
    connect \P $auto_1040.Y[19]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1127.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto_1127.C[1]
    connect \COUT $auto_1127.C[2]
    connect \G \design195_5_10_inst.large_adder_instance547.add_out_reg_2[1]
    connect \O \design195_5_10_inst.encoder_instance548.data_in[1]
    connect \P $auto_1127.S[1]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1127.genblk1.slice[20].genblk1.my_adder
    connect \CIN $auto_1127.C[20]
    connect \COUT $auto_1127.C[21]
    connect \G 1'0
    connect \O \design195_5_10_inst.encoder_instance548.data_in[20]
    connect \P $auto_1052.X[20]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1127.genblk1.slice[21].genblk1.my_adder
    connect \CIN $auto_1127.C[21]
    connect \COUT $auto_1127.C[22]
    connect \G 1'0
    connect \O \design195_5_10_inst.encoder_instance548.data_in[21]
    connect \P $auto_1052.Y[21]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1127.genblk1.slice[22].genblk1.my_adder
    connect \CIN $auto_1127.C[22]
    connect \COUT $auto_1127.C[23]
    connect \G 1'0
    connect \O \design195_5_10_inst.encoder_instance548.data_in[22]
    connect \P $auto_1052.Y[22]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1127.genblk1.slice[23].genblk1.my_adder
    connect \CIN $auto_1127.C[23]
    connect \COUT $auto_1127.C[24]
    connect \G 1'0
    connect \O \design195_5_10_inst.encoder_instance548.data_in[23]
    connect \P $auto_1052.Y[23]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1127.genblk1.slice[24].genblk1.my_adder
    connect \CIN $auto_1127.C[24]
    connect \COUT $auto_1127.C[25]
    connect \G 1'0
    connect \O \design195_5_10_inst.encoder_instance548.data_in[24]
    connect \P $auto_1052.Y[24]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1127.genblk1.slice[25].genblk1.my_adder
    connect \CIN $auto_1127.C[25]
    connect \COUT $auto_1127.C[26]
    connect \G 1'0
    connect \O \design195_5_10_inst.encoder_instance548.data_in[25]
    connect \P $auto_1052.Y[25]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1127.genblk1.slice[26].genblk1.my_adder
    connect \CIN $auto_1127.C[26]
    connect \COUT $auto_1127.C[27]
    connect \G 1'0
    connect \O \design195_5_10_inst.encoder_instance548.data_in[26]
    connect \P $auto_1052.Y[26]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1127.genblk1.slice[27].genblk1.my_adder
    connect \CIN $auto_1127.C[27]
    connect \COUT $auto_1127.C[28]
    connect \G 1'0
    connect \O \design195_5_10_inst.encoder_instance548.data_in[27]
    connect \P $auto_1052.Y[27]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1127.genblk1.slice[28].genblk1.my_adder
    connect \CIN $auto_1127.C[28]
    connect \COUT $auto_1127.C[29]
    connect \G 1'0
    connect \O \design195_5_10_inst.encoder_instance548.data_in[28]
    connect \P $auto_1052.Y[28]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1127.genblk1.slice[29].genblk1.my_adder
    connect \CIN $auto_1127.C[29]
    connect \COUT $auto_1127.C[30]
    connect \G 1'0
    connect \O \design195_5_10_inst.encoder_instance548.data_in[29]
    connect \P $auto_1052.Y[29]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1127.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto_1127.C[2]
    connect \COUT $auto_1127.C[3]
    connect \G \design195_5_10_inst.large_adder_instance547.add_out_reg_2[2]
    connect \O \design195_5_10_inst.encoder_instance548.data_in[2]
    connect \P $auto_1127.S[2]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1127.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto_1127.C[3]
    connect \COUT $auto_1127.C[4]
    connect \G \design195_5_10_inst.large_adder_instance547.add_out_reg_2[3]
    connect \O \design195_5_10_inst.encoder_instance548.data_in[3]
    connect \P $auto_1127.S[3]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1127.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto_1127.C[4]
    connect \COUT $auto_1127.C[5]
    connect \G \design195_5_10_inst.large_adder_instance547.add_out_reg_2[4]
    connect \O \design195_5_10_inst.encoder_instance548.data_in[4]
    connect \P $auto_1127.S[4]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1127.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto_1127.C[5]
    connect \COUT $auto_1127.C[6]
    connect \G \design195_5_10_inst.large_adder_instance547.add_out_reg_2[5]
    connect \O \design195_5_10_inst.encoder_instance548.data_in[5]
    connect \P $auto_1127.S[5]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1127.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto_1127.C[6]
    connect \COUT $auto_1127.C[7]
    connect \G \design195_5_10_inst.large_adder_instance547.add_out_reg_2[6]
    connect \O \design195_5_10_inst.encoder_instance548.data_in[6]
    connect \P $auto_1127.S[6]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1127.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto_1127.C[7]
    connect \COUT $auto_1127.C[8]
    connect \G \design195_5_10_inst.large_adder_instance547.add_out_reg_2[7]
    connect \O \design195_5_10_inst.encoder_instance548.data_in[7]
    connect \P $auto_1127.S[7]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1127.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto_1127.C[8]
    connect \COUT $auto_1127.C[9]
    connect \G \design195_5_10_inst.large_adder_instance547.add_out_reg_2[8]
    connect \O \design195_5_10_inst.encoder_instance548.data_in[8]
    connect \P $auto_1127.S[8]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1127.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto_1127.C[9]
    connect \COUT $auto_1127.C[10]
    connect \G \design195_5_10_inst.large_adder_instance547.add_out_reg_2[9]
    connect \O \design195_5_10_inst.encoder_instance548.data_in[9]
    connect \P $auto_1127.S[9]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto_1127.intermediate_adder
    connect \COUT $auto_1127.C[0]
    connect \G 1'0
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto_1130.final_adder
    connect \CIN $auto_1130.C[15]
    connect \G 1'0
    connect \O $abc$128410$abc$55512$auto_1130.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1130.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto_1130.C[0]
    connect \COUT $auto_1130.C[1]
    connect \G \design195_5_10_inst.large_adder_instance547.data_in[16]
    connect \O $auto_1130.Y[0]
    connect \P $auto_1130.S[0]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1130.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto_1130.C[10]
    connect \COUT $auto_1130.C[11]
    connect \G \design195_5_10_inst.large_adder_instance547.data_in[26]
    connect \O $auto_1130.Y[10]
    connect \P $auto_1130.S[10]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1130.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto_1130.C[11]
    connect \COUT $auto_1130.C[12]
    connect \G \design195_5_10_inst.large_adder_instance547.data_in[27]
    connect \O $auto_1130.Y[11]
    connect \P $auto_1130.S[11]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1130.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto_1130.C[12]
    connect \COUT $auto_1130.C[13]
    connect \G \design195_5_10_inst.large_adder_instance547.data_in[28]
    connect \O $auto_1130.Y[12]
    connect \P $auto_1130.S[12]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1130.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto_1130.C[13]
    connect \COUT $auto_1130.C[14]
    connect \G \design195_5_10_inst.large_adder_instance547.data_in[29]
    connect \O $auto_1130.Y[13]
    connect \P $auto_1130.S[13]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1130.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto_1130.C[14]
    connect \COUT $auto_1130.C[15]
    connect \G \design195_5_10_inst.large_adder_instance547.data_in[30]
    connect \O $auto_1130.Y[14]
    connect \P $auto_1130.S[14]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1130.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto_1130.C[1]
    connect \COUT $auto_1130.C[2]
    connect \G \design195_5_10_inst.large_adder_instance547.data_in[17]
    connect \O $auto_1130.Y[1]
    connect \P $auto_1130.S[1]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1130.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto_1130.C[2]
    connect \COUT $auto_1130.C[3]
    connect \G \design195_5_10_inst.large_adder_instance547.data_in[18]
    connect \O $auto_1130.Y[2]
    connect \P $auto_1130.S[2]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1130.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto_1130.C[3]
    connect \COUT $auto_1130.C[4]
    connect \G \design195_5_10_inst.large_adder_instance547.data_in[19]
    connect \O $auto_1130.Y[3]
    connect \P $auto_1130.S[3]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1130.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto_1130.C[4]
    connect \COUT $auto_1130.C[5]
    connect \G \design195_5_10_inst.large_adder_instance547.data_in[20]
    connect \O $auto_1130.Y[4]
    connect \P $auto_1130.S[4]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1130.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto_1130.C[5]
    connect \COUT $auto_1130.C[6]
    connect \G \design195_5_10_inst.large_adder_instance547.data_in[21]
    connect \O $auto_1130.Y[5]
    connect \P $auto_1130.S[5]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1130.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto_1130.C[6]
    connect \COUT $auto_1130.C[7]
    connect \G \design195_5_10_inst.large_adder_instance547.data_in[22]
    connect \O $auto_1130.Y[6]
    connect \P $auto_1130.S[6]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1130.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto_1130.C[7]
    connect \COUT $auto_1130.C[8]
    connect \G \design195_5_10_inst.large_adder_instance547.data_in[23]
    connect \O $auto_1130.Y[7]
    connect \P $auto_1130.S[7]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1130.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto_1130.C[8]
    connect \COUT $auto_1130.C[9]
    connect \G \design195_5_10_inst.large_adder_instance547.data_in[24]
    connect \O $auto_1130.Y[8]
    connect \P $auto_1130.S[8]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1130.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto_1130.C[9]
    connect \COUT $auto_1130.C[10]
    connect \G \design195_5_10_inst.large_adder_instance547.data_in[25]
    connect \O $auto_1130.Y[9]
    connect \P $auto_1130.S[9]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto_1130.intermediate_adder
    connect \COUT $auto_1130.C[0]
    connect \G 1'0
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto_1133.final_adder
    connect \CIN $auto_1133.C[15]
    connect \G 1'0
    connect \O $abc$128410$abc$55512$auto_1133.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1133.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto_1133.C[0]
    connect \COUT $auto_1133.C[1]
    connect \G \design195_5_10_inst.large_adder_instance547.data_in[16]
    connect \O $auto_1133.Y[0]
    connect \P $auto_1133.S[0]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1133.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto_1133.C[10]
    connect \COUT $auto_1133.C[11]
    connect \G \design195_5_10_inst.large_adder_instance547.data_in[26]
    connect \O $auto_1133.Y[10]
    connect \P $auto_1133.S[10]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1133.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto_1133.C[11]
    connect \COUT $auto_1133.C[12]
    connect \G \design195_5_10_inst.large_adder_instance547.data_in[27]
    connect \O $auto_1133.Y[11]
    connect \P $auto_1133.S[11]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1133.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto_1133.C[12]
    connect \COUT $auto_1133.C[13]
    connect \G \design195_5_10_inst.large_adder_instance547.data_in[28]
    connect \O $auto_1133.Y[12]
    connect \P $auto_1133.S[12]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1133.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto_1133.C[13]
    connect \COUT $auto_1133.C[14]
    connect \G \design195_5_10_inst.large_adder_instance547.data_in[29]
    connect \O $auto_1133.Y[13]
    connect \P $auto_1133.S[13]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1133.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto_1133.C[14]
    connect \COUT $auto_1133.C[15]
    connect \G \design195_5_10_inst.large_adder_instance547.data_in[30]
    connect \O $auto_1133.Y[14]
    connect \P $auto_1133.S[14]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1133.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto_1133.C[1]
    connect \COUT $auto_1133.C[2]
    connect \G \design195_5_10_inst.large_adder_instance547.data_in[17]
    connect \O $auto_1133.Y[1]
    connect \P $auto_1133.S[1]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1133.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto_1133.C[2]
    connect \COUT $auto_1133.C[3]
    connect \G \design195_5_10_inst.large_adder_instance547.data_in[18]
    connect \O $auto_1133.Y[2]
    connect \P $auto_1133.S[2]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1133.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto_1133.C[3]
    connect \COUT $auto_1133.C[4]
    connect \G \design195_5_10_inst.large_adder_instance547.data_in[19]
    connect \O $auto_1133.Y[3]
    connect \P $auto_1133.S[3]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1133.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto_1133.C[4]
    connect \COUT $auto_1133.C[5]
    connect \G \design195_5_10_inst.large_adder_instance547.data_in[20]
    connect \O $auto_1133.Y[4]
    connect \P $auto_1133.S[4]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1133.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto_1133.C[5]
    connect \COUT $auto_1133.C[6]
    connect \G \design195_5_10_inst.large_adder_instance547.data_in[21]
    connect \O $auto_1133.Y[5]
    connect \P $auto_1133.S[5]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1133.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto_1133.C[6]
    connect \COUT $auto_1133.C[7]
    connect \G \design195_5_10_inst.large_adder_instance547.data_in[22]
    connect \O $auto_1133.Y[6]
    connect \P $auto_1133.S[6]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1133.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto_1133.C[7]
    connect \COUT $auto_1133.C[8]
    connect \G \design195_5_10_inst.large_adder_instance547.data_in[23]
    connect \O $auto_1133.Y[7]
    connect \P $auto_1133.S[7]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1133.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto_1133.C[8]
    connect \COUT $auto_1133.C[9]
    connect \G \design195_5_10_inst.large_adder_instance547.data_in[24]
    connect \O $auto_1133.Y[8]
    connect \P $auto_1133.S[8]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto_1133.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto_1133.C[9]
    connect \COUT $auto_1133.C[10]
    connect \G \design195_5_10_inst.large_adder_instance547.data_in[25]
    connect \O $auto_1133.Y[9]
    connect \P $auto_1133.S[9]
  end
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto_1133.intermediate_adder
    connect \COUT $auto_1133.C[0]
    connect \G 1'1
    connect \P 1'0
  end
  attribute \keep 1
  cell \CLK_BUF $clkbuf$design195_5_10_top.$ibuf_clk
    connect \I $ibuf_clk
    connect \O $clk_buf_$ibuf_clk
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[0]_1
    connect \I $obuf_out[0]
    connect \O $f2g_tx_out_$obuf_out[0]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[10]_1
    connect \I $obuf_out[10]
    connect \O $f2g_tx_out_$obuf_out[10]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[11]_1
    connect \I $obuf_out[11]
    connect \O $f2g_tx_out_$obuf_out[11]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[12]_1
    connect \I $obuf_out[12]
    connect \O $f2g_tx_out_$obuf_out[12]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[13]_1
    connect \I $obuf_out[13]
    connect \O $f2g_tx_out_$obuf_out[13]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[14]_1
    connect \I $obuf_out[14]
    connect \O $f2g_tx_out_$obuf_out[14]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[15]_1
    connect \I $obuf_out[15]
    connect \O $f2g_tx_out_$obuf_out[15]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[16]_1
    connect \I $obuf_out[16]
    connect \O $f2g_tx_out_$obuf_out[16]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[17]_1
    connect \I $obuf_out[17]
    connect \O $f2g_tx_out_$obuf_out[17]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[18]_1
    connect \I $obuf_out[18]
    connect \O $f2g_tx_out_$obuf_out[18]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[19]_1
    connect \I $obuf_out[19]
    connect \O $f2g_tx_out_$obuf_out[19]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[1]_1
    connect \I $obuf_out[1]
    connect \O $f2g_tx_out_$obuf_out[1]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[20]_1
    connect \I $obuf_out[20]
    connect \O $f2g_tx_out_$obuf_out[20]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[21]_1
    connect \I $obuf_out[21]
    connect \O $f2g_tx_out_$obuf_out[21]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[22]_1
    connect \I $obuf_out[22]
    connect \O $f2g_tx_out_$obuf_out[22]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[23]_1
    connect \I $obuf_out[23]
    connect \O $f2g_tx_out_$obuf_out[23]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[24]_1
    connect \I $obuf_out[24]
    connect \O $f2g_tx_out_$obuf_out[24]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[25]_1
    connect \I $obuf_out[25]
    connect \O $f2g_tx_out_$obuf_out[25]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[26]_1
    connect \I $obuf_out[26]
    connect \O $f2g_tx_out_$obuf_out[26]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[27]_1
    connect \I $obuf_out[27]
    connect \O $f2g_tx_out_$obuf_out[27]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[28]_1
    connect \I $obuf_out[28]
    connect \O $f2g_tx_out_$obuf_out[28]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[29]_1
    connect \I $obuf_out[29]
    connect \O $f2g_tx_out_$obuf_out[29]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[2]_1
    connect \I $obuf_out[2]
    connect \O $f2g_tx_out_$obuf_out[2]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[30]_1
    connect \I $obuf_out[30]
    connect \O $f2g_tx_out_$obuf_out[30]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[31]_1
    connect \I $obuf_out[31]
    connect \O $f2g_tx_out_$obuf_out[31]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[3]_1
    connect \I $obuf_out[3]
    connect \O $f2g_tx_out_$obuf_out[3]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[4]_1
    connect \I $obuf_out[4]
    connect \O $f2g_tx_out_$obuf_out[4]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[5]_1
    connect \I $obuf_out[5]
    connect \O $f2g_tx_out_$obuf_out[5]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[6]_1
    connect \I $obuf_out[6]
    connect \O $f2g_tx_out_$obuf_out[6]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[7]_1
    connect \I $obuf_out[7]
    connect \O $f2g_tx_out_$obuf_out[7]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[8]_1
    connect \I $obuf_out[8]
    connect \O $f2g_tx_out_$obuf_out[8]
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_out_$obuf_out[9]_1
    connect \I $obuf_out[9]
    connect \O $f2g_tx_out_$obuf_out[9]
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:230.7-234.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:38.7-53.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:44.7-63.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v:163.1-179.2"
  cell \DSP38 $flatten\design195_5_10_inst.\large_adder_instance102.$mul$../../../../.././rtl/large_adder.v:28$114.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceB[0].mul
    parameter \COEFF_0 20'00000000000000000000
    parameter \COEFF_1 20'00000000000000000000
    parameter \COEFF_2 20'00000000000000000000
    parameter \COEFF_3 20'00000000000000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "TRUE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A { $auto_10936.Y[9] $auto_10936.Y[9] $auto_10936.Y[9] $auto_10936.Y[9] $auto_10936.Y[9] $auto_10936.Y[9] $auto_10936.Y[9] $auto_10936.Y[9] $auto_10936.Y[9] $auto_10936.Y[9] $auto_10936.Y[9] $auto_10936.Y[8] $auto_10936.Y[7] $auto_10936.Y[6] $auto_10936.Y[5] $auto_10936.Y[4] $auto_10936.Y[3] $auto_10936.Y[2] $auto_10936.Y[1] $auto_10936.X[0] }
    connect \B { $auto_1076.Y[16] $auto_1076.Y[16] $auto_1076.Y[15] $auto_1076.Y[14] $auto_1076.Y[13] $auto_1076.Y[12] $auto_1076.Y[11] $auto_1076.Y[10] $auto_1076.Y[9] $auto_1076.Y[8] $auto_1076.Y[7] $auto_1076.Y[6] $auto_1076.Y[5] $auto_1076.Y[4] $auto_1076.Y[3] $auto_1076.Y[2] $auto_1076.Y[1] $auto_1076.Y[0] }
    connect \CLK $clk_buf_$ibuf_clk
    connect \FEEDBACK 3'000
    connect \RESET $ibuf_rst
    connect \UNSIGNED_A 1'1
    connect \UNSIGNED_B 1'1
    connect \Z { $delete_wire$131525 $delete_wire$131524 $delete_wire$131523 $delete_wire$131522 $delete_wire$131521 $delete_wire$131520 $delete_wire$131519 $delete_wire$131518 $delete_wire$131517 $delete_wire$131516 $delete_wire$131515 $delete_wire$131514 $delete_wire$131513 $delete_wire$131512 $delete_wire$131511 $delete_wire$131510 $delete_wire$131509 $delete_wire$131508 $delete_wire$131507 $delete_wire$131506 $delete_wire$131505 $delete_wire$131504 $delete_wire$131503 $delete_wire$131502 $delete_wire$131501 $delete_wire$131500 $delete_wire$131499 $auto_1073.A[10] $auto_1073.A[9] $auto_1073.A[8] $auto_1073.A[7] $auto_1073.A[6] $auto_1073.A[5] $auto_1073.A[4] $auto_1073.A[3] $auto_1073.A[2] $auto_1073.A[1] $auto_1073.A[0] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:230.7-234.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:38.7-53.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:44.7-63.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v:163.1-179.2"
  cell \DSP38 $flatten\design195_5_10_inst.\large_adder_instance212.$mul$../../../../.././rtl/large_adder.v:28$114.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceB[0].mul
    parameter \COEFF_0 20'00000000000000000000
    parameter \COEFF_1 20'00000000000000000000
    parameter \COEFF_2 20'00000000000000000000
    parameter \COEFF_3 20'00000000000000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "TRUE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A { 8'00000000 $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[9] }
    connect \B { $auto_1091.Y[16] $auto_1091.Y[16] $auto_1091.Y[15] $auto_1091.Y[14] $auto_1091.Y[15] $auto_1091.Y[14] $auto_1091.Y[15] $auto_1091.Y[14] $auto_1091.Y[9] $auto_1091.Y[8] $auto_1091.Y[7] $auto_1091.Y[6] $auto_1091.Y[5] $auto_1091.Y[4] $auto_1091.Y[3] $auto_1091.Y[2] $auto_1091.Y[1] $auto_1091.Y[0] }
    connect \CLK $clk_buf_$ibuf_clk
    connect \FEEDBACK 3'000
    connect \RESET $ibuf_rst
    connect \UNSIGNED_A 1'1
    connect \UNSIGNED_B 1'1
    connect \Z { $delete_wire$131551 $delete_wire$131550 $delete_wire$131549 $delete_wire$131548 $delete_wire$131547 $delete_wire$131546 $delete_wire$131545 $delete_wire$131544 $delete_wire$131543 $delete_wire$131542 $delete_wire$131541 $delete_wire$131540 $delete_wire$131539 $delete_wire$131538 $delete_wire$131537 $delete_wire$131536 $delete_wire$131535 $delete_wire$131534 $delete_wire$131533 $delete_wire$131532 $delete_wire$131531 $delete_wire$131530 $delete_wire$131529 $delete_wire$131528 $delete_wire$131527 $delete_wire$131526 $auto_1109.B[11] $auto_1109.B[10] $auto_1109.B[9] $auto_1109.B[8] $auto_1109.B[7] $auto_1109.B[6] $auto_1109.B[5] $auto_1109.B[4] $auto_1109.B[3] $auto_1109.B[2] $auto_1109.B[1] $auto_1109.B[0] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:254.6-258.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:38.7-53.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:44.7-63.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v:163.1-179.2"
  cell \DSP38 $flatten\design195_5_10_inst.\large_adder_instance212.$mul$../../../../.././rtl/large_adder.v:28$114.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mul_sliceB_last
    parameter \COEFF_0 20'00000000000000000000
    parameter \COEFF_1 20'00000000000000000000
    parameter \COEFF_2 20'00000000000000000000
    parameter \COEFF_3 20'00000000000000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "TRUE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A { $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[7] $auto_10961.Y[6] $auto_10961.Y[5] $auto_10961.Y[4] $auto_10961.Y[3] $auto_10961.Y[2] $auto_10961.Y[1] \design195_5_10_inst.register_instance211.data_out[0] }
    connect \B { 4'0000 $auto_1091.Y[16] $auto_1091.Y[16] $auto_1091.Y[16] $auto_1091.Y[16] $auto_1091.Y[16] $auto_1091.Y[16] $auto_1091.Y[16] $auto_1091.Y[16] $auto_1091.Y[16] $auto_1091.Y[16] $auto_1091.Y[16] $auto_1091.Y[16] $auto_1091.Y[16] $auto_1091.Y[16] }
    connect \CLK $clk_buf_$ibuf_clk
    connect \FEEDBACK 3'000
    connect \RESET $ibuf_rst
    connect \UNSIGNED_A 1'1
    connect \UNSIGNED_B 1'1
    connect \Z { $delete_wire$131575 $delete_wire$131574 $delete_wire$131573 $delete_wire$131572 $delete_wire$131571 $delete_wire$131570 $delete_wire$131569 $delete_wire$131568 $delete_wire$131567 $delete_wire$131566 $delete_wire$131565 $delete_wire$131564 $delete_wire$131563 $delete_wire$131562 $delete_wire$131561 $delete_wire$131560 $delete_wire$131559 $delete_wire$131558 $delete_wire$131557 $delete_wire$131556 $delete_wire$131555 $delete_wire$131554 $delete_wire$131553 $delete_wire$131552 $auto_1094.B[31] $auto_1094.B[30] $auto_1094.B[29] $auto_1094.B[28] $auto_1094.B[27] $auto_1094.B[26] $auto_1094.B[25] $auto_1094.B[24] $auto_1094.B[23] $auto_1094.B[22] $auto_1094.B[21] $auto_1094.B[20] $auto_1094.B[19] $auto_1094.B[18] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:230.7-234.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:38.7-53.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:44.7-63.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v:163.1-179.2"
  cell \DSP38 $flatten\design195_5_10_inst.\large_adder_instance212.$mul$../../../../.././rtl/large_adder.v:28$114.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceB[0].mul
    parameter \COEFF_0 20'00000000000000000000
    parameter \COEFF_1 20'00000000000000000000
    parameter \COEFF_2 20'00000000000000000000
    parameter \COEFF_3 20'00000000000000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "TRUE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A { $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[9] $auto_10961.Y[7] $auto_10961.Y[6] $auto_10961.Y[5] $auto_10961.Y[4] $auto_10961.Y[3] $auto_10961.Y[2] $auto_10961.Y[1] \design195_5_10_inst.register_instance211.data_out[0] }
    connect \B { $auto_1091.Y[16] $auto_1091.Y[16] $auto_1091.Y[15] $auto_1091.Y[14] $auto_1091.Y[15] $auto_1091.Y[14] $auto_1091.Y[15] $auto_1091.Y[14] $auto_1091.Y[9] $auto_1091.Y[8] $auto_1091.Y[7] $auto_1091.Y[6] $auto_1091.Y[5] $auto_1091.Y[4] $auto_1091.Y[3] $auto_1091.Y[2] $auto_1091.Y[1] $auto_1091.Y[0] }
    connect \CLK $clk_buf_$ibuf_clk
    connect \FEEDBACK 3'000
    connect \RESET $ibuf_rst
    connect \UNSIGNED_A 1'1
    connect \UNSIGNED_B 1'1
    connect \Z { $delete_wire$131581 $delete_wire$131580 $delete_wire$131579 $delete_wire$131578 $delete_wire$131577 $delete_wire$131576 $auto_1094.A[31] $auto_1094.A[30] $auto_1094.A[29] $auto_1094.A[28] $auto_1094.A[27] $auto_1094.A[26] $auto_1094.A[25] $auto_1094.A[24] $auto_1094.A[23] $auto_1094.A[22] $auto_1094.A[21] $auto_1094.A[20] $auto_1094.A[19] $auto_1094.A[18] $auto_1085.B[17] $auto_1085.B[16] $auto_1085.B[15] $auto_1085.B[14] $auto_1085.B[13] $auto_1085.B[12] $auto_1085.B[11] $auto_1085.B[10] $auto_1085.B[9] $auto_1085.B[8] $auto_1085.B[7] $auto_1085.B[6] $auto_1085.B[5] $auto_1085.B[4] $auto_1085.B[3] $auto_1085.B[2] $auto_1085.B[1] $auto_1085.B[0] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:230.7-234.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:38.7-53.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:44.7-63.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v:163.1-179.2"
  cell \DSP38 $flatten\design195_5_10_inst.\large_adder_instance324.$mul$../../../../.././rtl/large_adder.v:28$114.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceB[0].mul
    parameter \COEFF_0 20'00000000000000000000
    parameter \COEFF_1 20'00000000000000000000
    parameter \COEFF_2 20'00000000000000000000
    parameter \COEFF_3 20'00000000000000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "TRUE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A { $auto_10908.Y[9] $auto_10908.Y[9] $auto_10908.Y[9] $auto_10908.Y[9] $auto_10908.Y[9] $auto_10908.Y[9] $auto_10908.Y[9] $auto_10908.Y[9] $auto_10908.Y[9] $auto_10908.Y[9] $auto_10908.Y[9] $auto_10908.Y[9] $auto_10908.Y[7] $auto_10908.Y[6] $auto_10908.Y[5] $auto_10908.Y[4] $auto_10908.Y[3] $auto_10908.Y[2] $auto_10908.Y[1] $auto_10908.X[0] }
    connect \B { $auto_1106.Y[16] $auto_1106.Y[16] $auto_1106.Y[15] $auto_1106.Y[14] $auto_1106.Y[13] $auto_1106.Y[12] $auto_1106.Y[11] $auto_1106.Y[10] $auto_1106.Y[9] $auto_1106.Y[8] $auto_1106.Y[7] $auto_1106.Y[6] $auto_1106.Y[5] $auto_1106.Y[4] $auto_1106.Y[3] $auto_1106.Y[2] $auto_1106.Y[1] $auto_1106.Y[0] }
    connect \CLK $clk_buf_$ibuf_clk
    connect \FEEDBACK 3'000
    connect \RESET $ibuf_rst
    connect \UNSIGNED_A 1'1
    connect \UNSIGNED_B 1'1
    connect \Z { $delete_wire$131616 $delete_wire$131615 $delete_wire$131614 $delete_wire$131613 $delete_wire$131612 $delete_wire$131611 $delete_wire$131610 $delete_wire$131609 $delete_wire$131608 $delete_wire$131607 $delete_wire$131606 $delete_wire$131605 $delete_wire$131604 $delete_wire$131603 $delete_wire$131602 $delete_wire$131601 $delete_wire$131600 $delete_wire$131599 $delete_wire$131598 $delete_wire$131597 $delete_wire$131596 $delete_wire$131595 $delete_wire$131594 $delete_wire$131593 $delete_wire$131592 $delete_wire$131591 $delete_wire$131590 $delete_wire$131589 $delete_wire$131588 $delete_wire$131587 $delete_wire$131586 $delete_wire$131585 $delete_wire$131584 $delete_wire$131583 $delete_wire$131582 $auto_1082.A[2] $auto_1082.A[1] $auto_1082.A[0] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:230.7-234.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:38.7-53.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:44.7-63.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v:163.1-179.2"
  cell \DSP38 $flatten\design195_5_10_inst.\large_adder_instance432.$mul$../../../../.././rtl/large_adder.v:28$114.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceB[0].mul
    parameter \COEFF_0 20'00000000000000000000
    parameter \COEFF_1 20'00000000000000000000
    parameter \COEFF_2 20'00000000000000000000
    parameter \COEFF_3 20'00000000000000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "TRUE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A { $auto_10947.Y[9] $auto_10947.Y[9] $auto_10947.Y[9] $auto_10947.Y[9] $auto_10947.Y[9] $auto_10947.Y[9] $auto_10947.Y[9] $auto_10947.Y[9] $auto_10947.Y[9] $auto_10947.Y[9] $auto_10947.Y[9] $auto_10947.Y[8] $auto_10947.Y[7] $auto_10947.Y[6] $auto_10947.Y[5] $auto_10947.Y[4] $auto_10947.Y[3] $auto_10947.Y[2] $auto_10947.X[1] $auto_10946.Y[0] }
    connect \B { $auto_1118.Y[16] $auto_1118.Y[16] $auto_1118.Y[15] $auto_1118.Y[14] $auto_1118.Y[13] $auto_1118.Y[12] $auto_1118.Y[11] $auto_1118.Y[10] $auto_1118.Y[9] $auto_1118.Y[8] $auto_1118.Y[7] $auto_1118.Y[6] $auto_1118.Y[5] $auto_1118.Y[4] $auto_1118.Y[3] $auto_1118.Y[2] $auto_1118.Y[1] $auto_1118.Y[0] }
    connect \CLK $clk_buf_$ibuf_clk
    connect \FEEDBACK 3'000
    connect \RESET $ibuf_rst
    connect \UNSIGNED_A 1'1
    connect \UNSIGNED_B 1'1
    connect \Z { $delete_wire$131651 $delete_wire$131650 $delete_wire$131649 $delete_wire$131648 $delete_wire$131647 $delete_wire$131646 $delete_wire$131645 $delete_wire$131644 $delete_wire$131643 $delete_wire$131642 $delete_wire$131641 $delete_wire$131640 $delete_wire$131639 $delete_wire$131638 $delete_wire$131637 $delete_wire$131636 $delete_wire$131635 $delete_wire$131634 $delete_wire$131633 $delete_wire$131632 $delete_wire$131631 $delete_wire$131630 $delete_wire$131629 $delete_wire$131628 $delete_wire$131627 $delete_wire$131626 $delete_wire$131625 $delete_wire$131624 $delete_wire$131623 $delete_wire$131622 $delete_wire$131621 $delete_wire$131620 $delete_wire$131619 $delete_wire$131618 $delete_wire$131617 $auto_1058.A[2] $auto_1058.A[1] $auto_1058.A[0] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:230.7-234.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:38.7-53.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:44.7-63.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v:163.1-179.2"
  cell \DSP38 $flatten\design195_5_10_inst.\large_adder_instance547.$mul$../../../../.././rtl/large_adder.v:28$114.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceB[0].mul
    parameter \COEFF_0 20'00000000000000000000
    parameter \COEFF_1 20'00000000000000000000
    parameter \COEFF_2 20'00000000000000000000
    parameter \COEFF_3 20'00000000000000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "TRUE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A { 8'00000000 $auto_10922.Y[9] $auto_10922.Y[9] $auto_10922.Y[9] $auto_10922.Y[9] $auto_10922.Y[9] $auto_10922.Y[9] $auto_10922.Y[9] $auto_10922.Y[9] $auto_10922.Y[9] $auto_10922.Y[9] $auto_10922.Y[9] $auto_10922.Y[9] }
    connect \B { $auto_1133.Y[16] $auto_1133.Y[16] $auto_1133.Y[15] $auto_1133.Y[14] $auto_1133.Y[13] $auto_1133.Y[12] $auto_1133.Y[11] $auto_1133.Y[10] $auto_1133.Y[9] $auto_1133.Y[8] $auto_1133.Y[7] $auto_1133.Y[6] $auto_1133.Y[5] $auto_1133.Y[4] $auto_1133.Y[3] $auto_1133.Y[2] $auto_1133.Y[1] $auto_1133.Y[0] }
    connect \CLK $clk_buf_$ibuf_clk
    connect \FEEDBACK 3'000
    connect \RESET $ibuf_rst
    connect \UNSIGNED_A 1'1
    connect \UNSIGNED_B 1'1
    connect \Z { $delete_wire$131677 $delete_wire$131676 $delete_wire$131675 $delete_wire$131674 $delete_wire$131673 $delete_wire$131672 $delete_wire$131671 $delete_wire$131670 $delete_wire$131669 $delete_wire$131668 $delete_wire$131667 $delete_wire$131666 $delete_wire$131665 $delete_wire$131664 $delete_wire$131663 $delete_wire$131662 $delete_wire$131661 $delete_wire$131660 $delete_wire$131659 $delete_wire$131658 $delete_wire$131657 $delete_wire$131656 $delete_wire$131655 $delete_wire$131654 $delete_wire$131653 $delete_wire$131652 $auto_1046.B[11] $auto_1046.B[10] $auto_1046.B[9] $auto_1046.B[8] $auto_1046.B[7] $auto_1046.B[6] $auto_1046.B[5] $auto_1046.B[4] $auto_1046.B[3] $auto_1046.B[2] $auto_1046.B[1] $auto_1046.B[0] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:254.6-258.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:38.7-53.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:44.7-63.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v:163.1-179.2"
  cell \DSP38 $flatten\design195_5_10_inst.\large_adder_instance547.$mul$../../../../.././rtl/large_adder.v:28$114.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mul_sliceB_last
    parameter \COEFF_0 20'00000000000000000000
    parameter \COEFF_1 20'00000000000000000000
    parameter \COEFF_2 20'00000000000000000000
    parameter \COEFF_3 20'00000000000000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "TRUE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A { $auto_10922.Y[9] $auto_10922.Y[9] $auto_10922.Y[9] $auto_10922.Y[9] $auto_10922.Y[9] $auto_10922.Y[9] $auto_10922.Y[9] $auto_10922.Y[9] $auto_10922.Y[9] $auto_10922.Y[9] $auto_10922.Y[9] $auto_10922.Y[8] $auto_10922.Y[7] $auto_10922.Y[6] $auto_10922.Y[5] $auto_10922.Y[4] $auto_10922.Y[3] $auto_10922.Y[2] $auto_10922.Y[1] $auto_10922.X[0] }
    connect \B { 4'0000 $auto_1133.Y[16] $auto_1133.Y[16] $auto_1133.Y[16] $auto_1133.Y[16] $auto_1133.Y[16] $auto_1133.Y[16] $auto_1133.Y[16] $auto_1133.Y[16] $auto_1133.Y[16] $auto_1133.Y[16] $auto_1133.Y[16] $auto_1133.Y[16] $auto_1133.Y[16] $auto_1133.Y[16] }
    connect \CLK $clk_buf_$ibuf_clk
    connect \FEEDBACK 3'000
    connect \RESET $ibuf_rst
    connect \UNSIGNED_A 1'1
    connect \UNSIGNED_B 1'1
    connect \Z { $delete_wire$131701 $delete_wire$131700 $delete_wire$131699 $delete_wire$131698 $delete_wire$131697 $delete_wire$131696 $delete_wire$131695 $delete_wire$131694 $delete_wire$131693 $delete_wire$131692 $delete_wire$131691 $delete_wire$131690 $delete_wire$131689 $delete_wire$131688 $delete_wire$131687 $delete_wire$131686 $delete_wire$131685 $delete_wire$131684 $delete_wire$131683 $delete_wire$131682 $delete_wire$131681 $delete_wire$131680 $delete_wire$131679 $delete_wire$131678 $auto_1040.B[31] $auto_1040.B[30] $auto_1040.B[29] $auto_1040.B[28] $auto_1040.B[27] $auto_1040.B[26] $auto_1040.B[25] $auto_1040.B[24] $auto_1040.B[23] $auto_1040.B[22] $auto_1040.B[21] $auto_1040.B[20] $auto_1040.B[19] $auto_1040.B[18] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:230.7-234.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:38.7-53.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:44.7-63.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v:163.1-179.2"
  cell \DSP38 $flatten\design195_5_10_inst.\large_adder_instance547.$mul$../../../../.././rtl/large_adder.v:28$114.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceB[0].mul
    parameter \COEFF_0 20'00000000000000000000
    parameter \COEFF_1 20'00000000000000000000
    parameter \COEFF_2 20'00000000000000000000
    parameter \COEFF_3 20'00000000000000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "TRUE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A { $auto_10922.Y[9] $auto_10922.Y[9] $auto_10922.Y[9] $auto_10922.Y[9] $auto_10922.Y[9] $auto_10922.Y[9] $auto_10922.Y[9] $auto_10922.Y[9] $auto_10922.Y[9] $auto_10922.Y[9] $auto_10922.Y[9] $auto_10922.Y[8] $auto_10922.Y[7] $auto_10922.Y[6] $auto_10922.Y[5] $auto_10922.Y[4] $auto_10922.Y[3] $auto_10922.Y[2] $auto_10922.Y[1] $auto_10922.X[0] }
    connect \B { $auto_1133.Y[16] $auto_1133.Y[16] $auto_1133.Y[15] $auto_1133.Y[14] $auto_1133.Y[13] $auto_1133.Y[12] $auto_1133.Y[11] $auto_1133.Y[10] $auto_1133.Y[9] $auto_1133.Y[8] $auto_1133.Y[7] $auto_1133.Y[6] $auto_1133.Y[5] $auto_1133.Y[4] $auto_1133.Y[3] $auto_1133.Y[2] $auto_1133.Y[1] $auto_1133.Y[0] }
    connect \CLK $clk_buf_$ibuf_clk
    connect \FEEDBACK 3'000
    connect \RESET $ibuf_rst
    connect \UNSIGNED_A 1'1
    connect \UNSIGNED_B 1'1
    connect \Z { $delete_wire$131707 $delete_wire$131706 $delete_wire$131705 $delete_wire$131704 $delete_wire$131703 $delete_wire$131702 $auto_1040.A[31] $auto_1040.A[30] $auto_1040.A[29] $auto_1040.A[28] $auto_1040.A[27] $auto_1040.A[26] $auto_1040.A[25] $auto_1040.A[24] $auto_1040.A[23] $auto_1040.A[22] $auto_1040.A[21] $auto_1040.A[20] $auto_1040.A[19] $auto_1040.A[18] $auto_1040.A[17] $auto_1040.A[16] $auto_1040.A[15] $auto_1040.A[14] $auto_1040.A[13] $auto_1040.A[12] $auto_1040.A[11] $auto_1040.A[10] $auto_1040.A[9] $auto_1040.A[8] $auto_1040.A[7] $auto_1040.A[6] $auto_1040.A[5] $auto_1040.A[4] $auto_1040.A[3] $auto_1040.A[2] $auto_1040.A[1] $auto_1040.A[0] }
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_clk
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \clk
    connect \O $ibuf_clk
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [0]
    connect \O $ibuf_in[0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [1]
    connect \O $ibuf_in[1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in_10
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [10]
    connect \O $ibuf_in[10]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in_11
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [11]
    connect \O $ibuf_in[11]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in_12
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [12]
    connect \O $ibuf_in[12]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in_13
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [13]
    connect \O $ibuf_in[13]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in_14
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [14]
    connect \O $ibuf_in[14]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in_15
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [15]
    connect \O $ibuf_in[15]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in_16
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [16]
    connect \O $ibuf_in[16]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in_17
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [17]
    connect \O $ibuf_in[17]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in_18
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [18]
    connect \O $ibuf_in[18]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in_19
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [19]
    connect \O $ibuf_in[19]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [2]
    connect \O $ibuf_in[2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in_20
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [20]
    connect \O $ibuf_in[20]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in_21
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [21]
    connect \O $ibuf_in[21]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in_22
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [22]
    connect \O $ibuf_in[22]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in_23
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [23]
    connect \O $ibuf_in[23]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in_24
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [24]
    connect \O $ibuf_in[24]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in_25
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [25]
    connect \O $ibuf_in[25]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in_26
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [26]
    connect \O $ibuf_in[26]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in_27
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [27]
    connect \O $ibuf_in[27]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in_28
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [28]
    connect \O $ibuf_in[28]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in_29
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [29]
    connect \O $ibuf_in[29]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [3]
    connect \O $ibuf_in[3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in_30
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [30]
    connect \O $ibuf_in[30]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in_31
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [31]
    connect \O $ibuf_in[31]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in_4
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [4]
    connect \O $ibuf_in[4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in_5
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [5]
    connect \O $ibuf_in[5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in_6
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [6]
    connect \O $ibuf_in[6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in_7
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [7]
    connect \O $ibuf_in[7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in_8
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [8]
    connect \O $ibuf_in[8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_in_9
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [9]
    connect \O $ibuf_in[9]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$design195_5_10_top.$ibuf_rst
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \rst
    connect \O $ibuf_rst
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out
    connect \I $f2g_tx_out_$obuf_out[0]
    connect \O \out [0]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out_1
    connect \I $f2g_tx_out_$obuf_out[1]
    connect \O \out [1]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out_10
    connect \I $f2g_tx_out_$obuf_out[10]
    connect \O \out [10]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out_11
    connect \I $f2g_tx_out_$obuf_out[11]
    connect \O \out [11]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out_12
    connect \I $f2g_tx_out_$obuf_out[12]
    connect \O \out [12]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out_13
    connect \I $f2g_tx_out_$obuf_out[13]
    connect \O \out [13]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out_14
    connect \I $f2g_tx_out_$obuf_out[14]
    connect \O \out [14]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out_15
    connect \I $f2g_tx_out_$obuf_out[15]
    connect \O \out [15]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out_16
    connect \I $f2g_tx_out_$obuf_out[16]
    connect \O \out [16]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out_17
    connect \I $f2g_tx_out_$obuf_out[17]
    connect \O \out [17]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out_18
    connect \I $f2g_tx_out_$obuf_out[18]
    connect \O \out [18]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out_19
    connect \I $f2g_tx_out_$obuf_out[19]
    connect \O \out [19]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out_2
    connect \I $f2g_tx_out_$obuf_out[2]
    connect \O \out [2]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out_20
    connect \I $f2g_tx_out_$obuf_out[20]
    connect \O \out [20]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out_21
    connect \I $f2g_tx_out_$obuf_out[21]
    connect \O \out [21]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out_22
    connect \I $f2g_tx_out_$obuf_out[22]
    connect \O \out [22]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out_23
    connect \I $f2g_tx_out_$obuf_out[23]
    connect \O \out [23]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out_24
    connect \I $f2g_tx_out_$obuf_out[24]
    connect \O \out [24]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out_25
    connect \I $f2g_tx_out_$obuf_out[25]
    connect \O \out [25]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out_26
    connect \I $f2g_tx_out_$obuf_out[26]
    connect \O \out [26]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out_27
    connect \I $f2g_tx_out_$obuf_out[27]
    connect \O \out [27]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out_28
    connect \I $f2g_tx_out_$obuf_out[28]
    connect \O \out [28]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out_29
    connect \I $f2g_tx_out_$obuf_out[29]
    connect \O \out [29]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out_3
    connect \I $f2g_tx_out_$obuf_out[3]
    connect \O \out [3]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out_30
    connect \I $f2g_tx_out_$obuf_out[30]
    connect \O \out [30]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out_31
    connect \I $f2g_tx_out_$obuf_out[31]
    connect \O \out [31]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out_4
    connect \I $f2g_tx_out_$obuf_out[4]
    connect \O \out [4]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out_5
    connect \I $f2g_tx_out_$obuf_out[5]
    connect \O \out [5]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out_6
    connect \I $f2g_tx_out_$obuf_out[6]
    connect \O \out [6]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out_7
    connect \I $f2g_tx_out_$obuf_out[7]
    connect \O \out [7]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out_8
    connect \I $f2g_tx_out_$obuf_out[8]
    connect \O \out [8]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$design195_5_10_top.$obuf_out_9
    connect \I $f2g_tx_out_$obuf_out[9]
    connect \O \out [9]
    connect \T 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5"
  cell \TDP_RAM36K \design195_5_10_inst.memory_cntrl_instance108.mem.mem.0.0
    parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter signed \READ_WIDTH_A 36
    parameter signed \READ_WIDTH_B 36
    parameter signed \WRITE_WIDTH_A 36
    parameter signed \WRITE_WIDTH_B 36
    connect \ADDR_A { \design195_5_10_inst.memory_cntrl_instance108.rd_addr[9] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[8] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[7] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[6] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[5] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[4] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[3] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[2] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[1] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[0] 5'00000 }
    connect \ADDR_B { \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[5] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[4] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[3] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[2] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[1] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[0] 5'00000 }
    connect \BE_A 4'0000
    connect \BE_B { \design195_5_10_inst.memory_cntrl_instance108.wr_en \design195_5_10_inst.memory_cntrl_instance108.wr_en \design195_5_10_inst.memory_cntrl_instance108.wr_en \design195_5_10_inst.memory_cntrl_instance108.wr_en }
    connect \CLK_A $clk_buf_$ibuf_clk
    connect \CLK_B $clk_buf_$ibuf_clk
    connect \RDATA_A { \emu_init_new_data_1401[31] \emu_init_new_data_1401[30] \emu_init_new_data_1401[29] \emu_init_new_data_1401[28] \emu_init_new_data_1401[27] \emu_init_new_data_1401[26] \emu_init_new_data_1401[25] \emu_init_new_data_1401[24] \emu_init_new_data_1401[23] \emu_init_new_data_1401[22] \emu_init_new_data_1401[21] \emu_init_new_data_1401[20] \emu_init_new_data_1401[19] \emu_init_new_data_1401[18] \emu_init_new_data_1401[17] \emu_init_new_data_1401[16] \emu_init_new_data_1401[15] \emu_init_new_data_1401[14] \emu_init_new_data_1401[13] \emu_init_new_data_1401[12] \emu_init_new_data_1401[11] \emu_init_new_data_1401[10] \emu_init_new_data_1401[9] \emu_init_new_data_1401[8] \emu_init_new_data_1401[7] \emu_init_new_data_1401[6] \emu_init_new_data_1401[5] \emu_init_new_data_1401[4] \emu_init_new_data_1401[3] \emu_init_new_data_1401[2] \emu_init_new_data_1401[1] \emu_init_new_data_1401[0] }
    connect \RDATA_B { $delete_wire$131739 $delete_wire$131738 $delete_wire$131737 $delete_wire$131736 $delete_wire$131735 $delete_wire$131734 $delete_wire$131733 $delete_wire$131732 $delete_wire$131731 $delete_wire$131730 $delete_wire$131729 $delete_wire$131728 $delete_wire$131727 $delete_wire$131726 $delete_wire$131725 $delete_wire$131724 $delete_wire$131723 $delete_wire$131722 $delete_wire$131721 $delete_wire$131720 $delete_wire$131719 $delete_wire$131718 $delete_wire$131717 $delete_wire$131716 $delete_wire$131715 $delete_wire$131714 $delete_wire$131713 $delete_wire$131712 $delete_wire$131711 $delete_wire$131710 $delete_wire$131709 $delete_wire$131708 }
    connect \REN_A \design195_5_10_inst.memory_cntrl_instance108.rd_en
    connect \REN_B 1'0
    connect \RPARITY_A { $delete_wire$131743 $delete_wire$131742 $delete_wire$131741 $delete_wire$131740 }
    connect \RPARITY_B { $delete_wire$131747 $delete_wire$131746 $delete_wire$131745 $delete_wire$131744 }
    connect \WDATA_A 32'11111111111111111111111111111111
    connect \WDATA_B { \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[10] \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[10] \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[10] \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[10] \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[10] \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[10] \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[10] }
    connect \WEN_A 1'0
    connect \WEN_B \design195_5_10_inst.memory_cntrl_instance108.wr_en
    connect \WPARITY_A 4'1111
    connect \WPARITY_B 4'x
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5"
  cell \TDP_RAM36K \design195_5_10_inst.memory_cntrl_instance216.mem.mem.0.0
    parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter signed \READ_WIDTH_A 36
    parameter signed \READ_WIDTH_B 36
    parameter signed \WRITE_WIDTH_A 36
    parameter signed \WRITE_WIDTH_B 36
    connect \ADDR_A { \design195_5_10_inst.memory_cntrl_instance108.rd_addr[9] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[8] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[7] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[6] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[5] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[4] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[3] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[2] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[1] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[0] 5'00000 }
    connect \ADDR_B { \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[5] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[4] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[3] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[2] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[1] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[0] 5'00000 }
    connect \BE_A 4'0000
    connect \BE_B { \design195_5_10_inst.memory_cntrl_instance108.wr_en \design195_5_10_inst.memory_cntrl_instance108.wr_en \design195_5_10_inst.memory_cntrl_instance108.wr_en \design195_5_10_inst.memory_cntrl_instance108.wr_en }
    connect \CLK_A $clk_buf_$ibuf_clk
    connect \CLK_B $clk_buf_$ibuf_clk
    connect \RDATA_A { \emu_init_new_data_1418[31] \emu_init_new_data_1418[30] \emu_init_new_data_1418[29] \emu_init_new_data_1418[28] \emu_init_new_data_1418[27] \emu_init_new_data_1418[26] \emu_init_new_data_1418[25] \emu_init_new_data_1418[24] \emu_init_new_data_1418[23] \emu_init_new_data_1418[22] \emu_init_new_data_1418[21] \emu_init_new_data_1418[20] \emu_init_new_data_1418[19] \emu_init_new_data_1418[18] \emu_init_new_data_1418[17] \emu_init_new_data_1418[16] \emu_init_new_data_1418[15] \emu_init_new_data_1418[14] \emu_init_new_data_1418[13] \emu_init_new_data_1418[12] \emu_init_new_data_1418[11] \emu_init_new_data_1418[10] \emu_init_new_data_1418[9] \emu_init_new_data_1418[8] \emu_init_new_data_1418[7] \emu_init_new_data_1418[6] \emu_init_new_data_1418[5] \emu_init_new_data_1418[4] \emu_init_new_data_1418[3] \emu_init_new_data_1418[2] \emu_init_new_data_1418[1] \emu_init_new_data_1418[0] }
    connect \RDATA_B { $delete_wire$131779 $delete_wire$131778 $delete_wire$131777 $delete_wire$131776 $delete_wire$131775 $delete_wire$131774 $delete_wire$131773 $delete_wire$131772 $delete_wire$131771 $delete_wire$131770 $delete_wire$131769 $delete_wire$131768 $delete_wire$131767 $delete_wire$131766 $delete_wire$131765 $delete_wire$131764 $delete_wire$131763 $delete_wire$131762 $delete_wire$131761 $delete_wire$131760 $delete_wire$131759 $delete_wire$131758 $delete_wire$131757 $delete_wire$131756 $delete_wire$131755 $delete_wire$131754 $delete_wire$131753 $delete_wire$131752 $delete_wire$131751 $delete_wire$131750 $delete_wire$131749 $delete_wire$131748 }
    connect \REN_A \design195_5_10_inst.memory_cntrl_instance108.rd_en
    connect \REN_B 1'0
    connect \RPARITY_A { $delete_wire$131783 $delete_wire$131782 $delete_wire$131781 $delete_wire$131780 }
    connect \RPARITY_B { $delete_wire$131787 $delete_wire$131786 $delete_wire$131785 $delete_wire$131784 }
    connect \WDATA_A 32'11111111111111111111111111111111
    connect \WDATA_B { \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[30] \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[29] \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[28] \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[27] \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[26] \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[25] \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[24] \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[23] \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[22] \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[21] \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[20] \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[19] \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[18] \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[17] \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[16] \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[15] \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[14] \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[13] \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[12] \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[11] \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[10] \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[9] \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[8] \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[7] \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[6] \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[5] \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[4] \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[3] \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[2] \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[1] \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[0] }
    connect \WEN_A 1'0
    connect \WEN_B \design195_5_10_inst.memory_cntrl_instance108.wr_en
    connect \WPARITY_A 4'1111
    connect \WPARITY_B 4'x
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5"
  cell \TDP_RAM36K \design195_5_10_inst.memory_cntrl_instance328.mem.mem.0.0
    parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter signed \READ_WIDTH_A 36
    parameter signed \READ_WIDTH_B 36
    parameter signed \WRITE_WIDTH_A 36
    parameter signed \WRITE_WIDTH_B 36
    connect \ADDR_A { \design195_5_10_inst.memory_cntrl_instance108.rd_addr[9] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[8] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[7] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[6] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[5] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[4] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[3] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[2] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[1] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[0] 5'00000 }
    connect \ADDR_B { \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[5] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[4] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[3] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[2] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[1] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[0] 5'00000 }
    connect \BE_A 4'0000
    connect \BE_B { \design195_5_10_inst.memory_cntrl_instance108.wr_en \design195_5_10_inst.memory_cntrl_instance108.wr_en \design195_5_10_inst.memory_cntrl_instance108.wr_en \design195_5_10_inst.memory_cntrl_instance108.wr_en }
    connect \CLK_A $clk_buf_$ibuf_clk
    connect \CLK_B $clk_buf_$ibuf_clk
    connect \RDATA_A { \emu_init_new_data_1435[31] \emu_init_new_data_1435[30] \emu_init_new_data_1435[29] \emu_init_new_data_1435[28] \emu_init_new_data_1435[27] \emu_init_new_data_1435[26] \emu_init_new_data_1435[25] \emu_init_new_data_1435[24] \emu_init_new_data_1435[23] \emu_init_new_data_1435[22] \emu_init_new_data_1435[21] \emu_init_new_data_1435[20] \emu_init_new_data_1435[19] \emu_init_new_data_1435[18] \emu_init_new_data_1435[17] \emu_init_new_data_1435[16] \emu_init_new_data_1435[15] \emu_init_new_data_1435[14] \emu_init_new_data_1435[13] \emu_init_new_data_1435[12] \emu_init_new_data_1435[11] \emu_init_new_data_1435[10] \emu_init_new_data_1435[9] \emu_init_new_data_1435[8] \emu_init_new_data_1435[7] \emu_init_new_data_1435[6] \emu_init_new_data_1435[5] \emu_init_new_data_1435[4] \emu_init_new_data_1435[3] \emu_init_new_data_1435[2] \emu_init_new_data_1435[1] \emu_init_new_data_1435[0] }
    connect \RDATA_B { $delete_wire$131819 $delete_wire$131818 $delete_wire$131817 $delete_wire$131816 $delete_wire$131815 $delete_wire$131814 $delete_wire$131813 $delete_wire$131812 $delete_wire$131811 $delete_wire$131810 $delete_wire$131809 $delete_wire$131808 $delete_wire$131807 $delete_wire$131806 $delete_wire$131805 $delete_wire$131804 $delete_wire$131803 $delete_wire$131802 $delete_wire$131801 $delete_wire$131800 $delete_wire$131799 $delete_wire$131798 $delete_wire$131797 $delete_wire$131796 $delete_wire$131795 $delete_wire$131794 $delete_wire$131793 $delete_wire$131792 $delete_wire$131791 $delete_wire$131790 $delete_wire$131789 $delete_wire$131788 }
    connect \REN_A \design195_5_10_inst.memory_cntrl_instance108.rd_en
    connect \REN_B 1'0
    connect \RPARITY_A { $delete_wire$131823 $delete_wire$131822 $delete_wire$131821 $delete_wire$131820 }
    connect \RPARITY_B { $delete_wire$131827 $delete_wire$131826 $delete_wire$131825 $delete_wire$131824 }
    connect \WDATA_A 32'11111111111111111111111111111111
    connect \WDATA_B { \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[8] \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[7] \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[6] \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[5] \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[4] \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[3] \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[2] \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[1] \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[0] }
    connect \WEN_A 1'0
    connect \WEN_B \design195_5_10_inst.memory_cntrl_instance108.wr_en
    connect \WPARITY_A 4'1111
    connect \WPARITY_B 4'x
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5"
  cell \TDP_RAM36K \design195_5_10_inst.memory_cntrl_instance430.mem.mem.0.0
    parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter signed \READ_WIDTH_A 36
    parameter signed \READ_WIDTH_B 36
    parameter signed \WRITE_WIDTH_A 36
    parameter signed \WRITE_WIDTH_B 36
    connect \ADDR_A { \design195_5_10_inst.memory_cntrl_instance108.rd_addr[9] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[8] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[7] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[6] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[5] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[4] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[3] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[2] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[1] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[0] 5'00000 }
    connect \ADDR_B { \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[5] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[4] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[3] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[2] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[1] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[0] 5'00000 }
    connect \BE_A 4'0000
    connect \BE_B { \design195_5_10_inst.memory_cntrl_instance108.wr_en \design195_5_10_inst.memory_cntrl_instance108.wr_en \design195_5_10_inst.memory_cntrl_instance108.wr_en \design195_5_10_inst.memory_cntrl_instance108.wr_en }
    connect \CLK_A $clk_buf_$ibuf_clk
    connect \CLK_B $clk_buf_$ibuf_clk
    connect \RDATA_A { \emu_init_new_data_1452[31] \emu_init_new_data_1452[30] \emu_init_new_data_1452[29] \emu_init_new_data_1452[28] \emu_init_new_data_1452[27] \emu_init_new_data_1452[26] \emu_init_new_data_1452[25] \emu_init_new_data_1452[24] \emu_init_new_data_1452[23] \emu_init_new_data_1452[22] \emu_init_new_data_1452[21] \emu_init_new_data_1452[20] \emu_init_new_data_1452[19] \emu_init_new_data_1452[18] \emu_init_new_data_1452[17] \emu_init_new_data_1452[16] \emu_init_new_data_1452[15] \emu_init_new_data_1452[14] \emu_init_new_data_1452[13] \emu_init_new_data_1452[12] \emu_init_new_data_1452[11] \emu_init_new_data_1452[10] \emu_init_new_data_1452[9] \emu_init_new_data_1452[8] \emu_init_new_data_1452[7] \emu_init_new_data_1452[6] \emu_init_new_data_1452[5] \emu_init_new_data_1452[4] \emu_init_new_data_1452[3] \emu_init_new_data_1452[2] \emu_init_new_data_1452[1] \emu_init_new_data_1452[0] }
    connect \RDATA_B { $delete_wire$131859 $delete_wire$131858 $delete_wire$131857 $delete_wire$131856 $delete_wire$131855 $delete_wire$131854 $delete_wire$131853 $delete_wire$131852 $delete_wire$131851 $delete_wire$131850 $delete_wire$131849 $delete_wire$131848 $delete_wire$131847 $delete_wire$131846 $delete_wire$131845 $delete_wire$131844 $delete_wire$131843 $delete_wire$131842 $delete_wire$131841 $delete_wire$131840 $delete_wire$131839 $delete_wire$131838 $delete_wire$131837 $delete_wire$131836 $delete_wire$131835 $delete_wire$131834 $delete_wire$131833 $delete_wire$131832 $delete_wire$131831 $delete_wire$131830 $delete_wire$131829 $delete_wire$131828 }
    connect \REN_A \design195_5_10_inst.memory_cntrl_instance108.rd_en
    connect \REN_B 1'0
    connect \RPARITY_A { $delete_wire$131863 $delete_wire$131862 $delete_wire$131861 $delete_wire$131860 }
    connect \RPARITY_B { $delete_wire$131867 $delete_wire$131866 $delete_wire$131865 $delete_wire$131864 }
    connect \WDATA_A 32'11111111111111111111111111111111
    connect \WDATA_B { \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[30] \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[29] \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[28] \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[27] \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[26] \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[25] \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[24] \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[23] \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[22] \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[21] \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[20] \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[19] \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[18] \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[17] \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[16] \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[15] \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[14] \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[13] \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[12] \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[11] \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[10] \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[9] \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[8] \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[7] \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[6] \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[5] \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[4] \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[3] \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[2] \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[1] \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[0] }
    connect \WEN_A 1'0
    connect \WEN_B \design195_5_10_inst.memory_cntrl_instance108.wr_en
    connect \WPARITY_A 4'1111
    connect \WPARITY_B 4'x
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5"
  cell \TDP_RAM36K \design195_5_10_inst.memory_cntrl_instance546.mem.mem.0.0
    parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter signed \READ_WIDTH_A 36
    parameter signed \READ_WIDTH_B 36
    parameter signed \WRITE_WIDTH_A 36
    parameter signed \WRITE_WIDTH_B 36
    connect \ADDR_A { \design195_5_10_inst.memory_cntrl_instance108.rd_addr[9] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[8] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[7] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[6] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[5] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[4] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[3] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[2] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[1] \design195_5_10_inst.memory_cntrl_instance108.rd_addr[0] 5'00000 }
    connect \ADDR_B { \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[5] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[4] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[3] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[2] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[1] \design195_5_10_inst.memory_cntrl_instance108.wr_addr[0] 5'00000 }
    connect \BE_A 4'0000
    connect \BE_B { \design195_5_10_inst.memory_cntrl_instance108.wr_en \design195_5_10_inst.memory_cntrl_instance108.wr_en \design195_5_10_inst.memory_cntrl_instance108.wr_en \design195_5_10_inst.memory_cntrl_instance108.wr_en }
    connect \CLK_A $clk_buf_$ibuf_clk
    connect \CLK_B $clk_buf_$ibuf_clk
    connect \RDATA_A { \emu_init_new_data_1469[31] \emu_init_new_data_1469[30] \emu_init_new_data_1469[29] \emu_init_new_data_1469[28] \emu_init_new_data_1469[27] \emu_init_new_data_1469[26] \emu_init_new_data_1469[25] \emu_init_new_data_1469[24] \emu_init_new_data_1469[23] \emu_init_new_data_1469[22] \emu_init_new_data_1469[21] \emu_init_new_data_1469[20] \emu_init_new_data_1469[19] \emu_init_new_data_1469[18] \emu_init_new_data_1469[17] \emu_init_new_data_1469[16] \emu_init_new_data_1469[15] \emu_init_new_data_1469[14] \emu_init_new_data_1469[13] \emu_init_new_data_1469[12] \emu_init_new_data_1469[11] \emu_init_new_data_1469[10] \emu_init_new_data_1469[9] \emu_init_new_data_1469[8] \emu_init_new_data_1469[7] \emu_init_new_data_1469[6] \emu_init_new_data_1469[5] \emu_init_new_data_1469[4] \emu_init_new_data_1469[3] \emu_init_new_data_1469[2] \emu_init_new_data_1469[1] \emu_init_new_data_1469[0] }
    connect \RDATA_B { $delete_wire$131899 $delete_wire$131898 $delete_wire$131897 $delete_wire$131896 $delete_wire$131895 $delete_wire$131894 $delete_wire$131893 $delete_wire$131892 $delete_wire$131891 $delete_wire$131890 $delete_wire$131889 $delete_wire$131888 $delete_wire$131887 $delete_wire$131886 $delete_wire$131885 $delete_wire$131884 $delete_wire$131883 $delete_wire$131882 $delete_wire$131881 $delete_wire$131880 $delete_wire$131879 $delete_wire$131878 $delete_wire$131877 $delete_wire$131876 $delete_wire$131875 $delete_wire$131874 $delete_wire$131873 $delete_wire$131872 $delete_wire$131871 $delete_wire$131870 $delete_wire$131869 $delete_wire$131868 }
    connect \REN_A \design195_5_10_inst.memory_cntrl_instance108.rd_en
    connect \REN_B 1'0
    connect \RPARITY_A { $delete_wire$131903 $delete_wire$131902 $delete_wire$131901 $delete_wire$131900 }
    connect \RPARITY_B { $delete_wire$131907 $delete_wire$131906 $delete_wire$131905 $delete_wire$131904 }
    connect \WDATA_A 32'11111111111111111111111111111111
    connect \WDATA_B { \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[31] \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[30] \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[29] \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[28] \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[27] \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[26] \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[25] \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[24] \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[23] \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[22] \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[21] \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[20] \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[19] \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[18] \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[17] \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[16] \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[15] \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[14] \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[13] \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[12] \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[11] \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[10] \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[9] \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[8] \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[7] \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[6] \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[5] \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[4] \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[3] \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[2] \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[1] \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[0] }
    connect \WEN_A 1'0
    connect \WEN_B \design195_5_10_inst.memory_cntrl_instance108.wr_en
    connect \WPARITY_A 4'1111
    connect \WPARITY_B 4'x
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[10]_85164
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6588_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[30]_85165
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6586_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[0]_85166
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6716_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[10]_85167
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6696_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[11]_85168
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6694_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[12]_85169
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6692_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[13]_85170
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6690_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[14]_85171
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6688_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[15]_85172
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6686_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[16]_85173
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6684_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[17]_85174
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6682_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[18]_85175
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6680_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[19]_85176
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6678_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[1]_85177
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6714_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[20]_85178
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6676_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[21]_85179
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6674_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[22]_85180
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6672_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[23]_85181
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6670_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[24]_85182
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6668_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[25]_85183
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6666_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[26]_85184
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6664_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[27]_85185
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6662_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[28]_85186
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6660_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[29]_85187
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6658_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[2]_85188
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6712_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[30]_85189
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6656_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[31]_85190
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6654_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[3]_85191
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6710_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[4]_85192
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6708_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[5]_85193
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6706_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[6]_85194
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6704_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[7]_85195
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6702_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[8]_85196
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6700_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[9]_85197
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6698_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[0]_85198
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6584_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[1]_85199
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6582_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[24]_85200
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6564_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[2]_85201
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6580_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[3]_85202
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6578_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[4]_85203
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6576_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[5]_85204
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6574_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[6]_85205
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6572_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[7]_85206
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6570_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[8]_85207
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6568_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[0]_85209
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6821_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[10]_85210
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6801_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[11]_85211
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6799_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[12]_85212
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6797_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[13]_85213
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6795_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[14]_85214
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6793_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[15]_85215
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6791_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[16]_85216
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6789_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[17]_85217
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6787_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[18]_85218
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6785_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[19]_85219
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6783_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[1]_85220
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6819_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[20]_85221
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6781_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[21]_85222
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6779_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[22]_85223
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6777_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[23]_85224
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6775_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[24]_85225
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6773_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[25]_85226
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6771_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[26]_85227
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6769_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[27]_85228
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6767_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[28]_85229
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6765_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[29]_85230
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6763_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[2]_85231
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6817_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[30]_85232
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6761_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[31]_85233
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6759_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[3]_85234
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6815_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[4]_85235
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6813_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[5]_85236
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6811_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[6]_85237
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6809_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[7]_85238
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6807_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[8]_85239
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6805_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[9]_85240
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6803_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[0]_85241
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6652_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[10]_85242
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6632_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[11]_85243
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6630_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[12]_85244
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6628_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[13]_85245
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6626_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[14]_85246
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6624_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[15]_85247
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6622_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[16]_85248
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6620_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[17]_85249
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6618_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[18]_85158
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6616_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[19]_85154
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6614_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[1]_85159
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6650_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[20]_85163
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6612_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[21]_85155
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6610_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[22]_85157
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6608_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[23]_85161
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6606_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[24]_85162
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6604_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[25]_85144
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6602_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[26]_85145
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6600_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[27]_85146
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6598_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[28]_85156
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6596_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[29]_85160
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6594_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[2]_85141
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6648_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[30]_85142
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6592_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[31]_85143
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6590_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[3]_85147
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6646_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[4]_85148
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6644_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[5]_85149
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6642_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[6]_85150
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6640_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[7]_85151
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6638_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[8]_85152
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6636_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65"
  cell \DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[9]_85153
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$128410$abc$64559$new_n6634_
    connect \E $abc$128410$abc$64559$new_n6554_
    connect \Q \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[9]
    connect \R 1'1
  end
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:31.1-38.10"
module \gclkbuff
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:32.12-32.13"
  wire input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:33.12-33.13"
  wire output 2 \Z
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:4.1-9.10"
module \inv
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:6.12-6.13"
  wire input 2 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:5.12-5.13"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:18.1-22.10"
module \logic_0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:19.12-19.13"
  wire output 1 \a
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:24.1-28.10"
module \logic_1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:25.12-25.13"
  wire output 1 \a
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:8.1-15.12"
module \rs__CLK_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:9.13-9.14"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:10.13-10.14"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:54.1-64.10"
module \rs__IO_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:56.13-56.14"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:58.13-58.15"
  wire inout 3 \IO
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:59.13-59.14"
  wire output 4 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:57.13-57.14"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:23.3-34.10"
module \rs__I_BUF
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:27.12-27.14"
  wire input 2 \EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:26.12-26.13"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:28.13-28.14"
  wire output 3 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:41.1-48.10"
module \rs__O_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:42.9-42.10"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:43.10-43.11"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:70.1-80.10"
module \rs__O_BUFT
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:73.13-73.14"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:75.13-75.14"
  wire output 3 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:74.13-74.14"
  wire input 2 \T
end
