{
    "code": "module TopModule (\n    input logic clk,\n    input logic areset,\n    input logic x,\n    output logic z\n);\n\n    // State encoding\n    logic [1:0] state;\n    parameter A = 2'b01;\n    parameter B = 2'b10;\n\n    // Sequential logic\n    always_ff @(posedge clk or posedge areset) begin\n        if (areset) begin\n            state <= A;\n            z <= 0;\n        end else begin\n            case (state)\n                A: begin\n                    if (x) begin\n                        state <= B;\n                        z <= 1;\n                    end else begin\n                        z <= 0;\n                    end\n                end\n                B: begin\n                    if (x) begin\n                        z <= 0;\n                    end else begin\n                        z <= 1;\n                    end\n                end\n            endcase\n        end\n    end\nendmodule",
    "test_results": {
        "num_mismatch": 209,
        "passfail": "R"
    }
}