// Seed: 2632530159
module module_0 (
    output wor id_0,
    input tri0 id_1,
    input supply0 id_2,
    input tri0 id_3
);
  tri0 id_5;
  wire id_6, id_7;
  assign id_0 = 1;
  wire id_8;
  assign id_0 = id_1 - 1;
  assign id_5 = id_1 ? id_2 : 1'h0;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input tri0 id_2,
    input wire id_3,
    output wire id_4,
    input tri0 id_5,
    output wor id_6,
    output tri0 id_7,
    input supply0 id_8,
    input tri1 id_9,
    output wand id_10,
    output uwire id_11
);
  assign id_6 = 1;
  module_0(
      id_10, id_0, id_8, id_5
  );
  assign id_7 = id_3;
endmodule
