verilog xil_defaultlib --include "/home/theo/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../zybo-z7-tdoa.gen/sources_1/bd/tdoa/ipshared/ec67/hdl" --include "../../../../zybo-z7-tdoa.gen/sources_1/bd/tdoa/ipshared/ee60/hdl" --include "../../../../zybo-z7-tdoa.gen/sources_1/bd/tdoa/ipshared/1b7e/hdl/verilog" --include "../../../../zybo-z7-tdoa.gen/sources_1/bd/tdoa/ipshared/122e/hdl/verilog" --include "../../../../zybo-z7-tdoa.gen/sources_1/bd/tdoa/ipshared/b205/hdl/verilog" --include "../../../../zybo-z7-tdoa.gen/sources_1/bd/tdoa/ipshared/fd26/hdl/verilog" --include "../../../../zybo-z7-tdoa.gen/sources_1/bd/tdoa/ipshared/8713/hdl" \
"../../../bd/tdoa/ip/tdoa_processing_system7_0_2/sim/tdoa_processing_system7_0_2.v" \
"../../../bd/tdoa/ipshared/aa00/axi_channel_demux.srcs/sources_1/new/axi_channel_demux.v" \
"../../../bd/tdoa/ip/tdoa_axi_channel_demux_0_1/sim/tdoa_axi_channel_demux_0_1.v" \
"../../../bd/tdoa/ip/tdoa_system_ila_0_0/bd_0/sim/bd_64f5.v" \
"../../../bd/tdoa/ip/tdoa_system_ila_0_0/bd_0/ip/ip_0/sim/bd_64f5_ila_lib_0.v" \
"../../../bd/tdoa/ip/tdoa_system_ila_0_0/bd_0/ip/ip_1/bd_64f5_g_inst_0_gigantic_mux.v" \
"../../../bd/tdoa/ip/tdoa_system_ila_0_0/bd_0/ip/ip_1/sim/bd_64f5_g_inst_0.v" \
"../../../bd/tdoa/ip/tdoa_system_ila_0_0/sim/tdoa_system_ila_0_0.v" \
"../../../bd/tdoa/ip/tdoa_util_vector_logic_0_0/sim/tdoa_util_vector_logic_0_0.v" \
"../../../bd/tdoa/ip/tdoa_axi_xadc_sampler_0_3/src/xadc_wiz_0_3/xadc_wiz_0.v" \
"../../../bd/tdoa/ipshared/a97c/hdl/axi_xadc_sampler_v1_0.v" \
"../../../bd/tdoa/ip/tdoa_axi_xadc_sampler_0_3/sim/tdoa_axi_xadc_sampler_0_3.v" \
"../../../bd/tdoa/ip/tdoa_axis_broadcaster_0_0/hdl/tdata_tdoa_axis_broadcaster_0_0.v" \
"../../../bd/tdoa/ip/tdoa_axis_broadcaster_0_0/hdl/tuser_tdoa_axis_broadcaster_0_0.v" \
"../../../bd/tdoa/ip/tdoa_axis_broadcaster_0_0/hdl/top_tdoa_axis_broadcaster_0_0.v" \
"../../../bd/tdoa/ip/tdoa_axis_broadcaster_0_0/sim/tdoa_axis_broadcaster_0_0.v" \
"../../../bd/tdoa/ip/tdoa_xbar_1/sim/tdoa_xbar_1.v" \
"../../../bd/tdoa/ipshared/7335/led_debug.v" \
"../../../bd/tdoa/ip/tdoa_led_debug_0_0/sim/tdoa_led_debug_0_0.v" \
"../../../bd/tdoa/ipshared/e0dc/axi_fsk_demod.srcs/sources_1/new/cmult.v" \
"../../../bd/tdoa/ipshared/e0dc/axi_fsk_demod.srcs/sources_1/new/axi_fsk_demod.v" \
"../../../bd/tdoa/ip/tdoa_axi_fsk_demod_0_4/sim/tdoa_axi_fsk_demod_0_4.v" \
"../../../bd/tdoa/ip/tdoa_axi_fsk_demod_0_5/sim/tdoa_axi_fsk_demod_0_5.v" \
"../../../bd/tdoa/ip/tdoa_axi_fsk_demod_0_6/sim/tdoa_axi_fsk_demod_0_6.v" \
"../../../bd/tdoa/ip/tdoa_axi_fsk_demod_0_7/sim/tdoa_axi_fsk_demod_0_7.v" \
"../../../bd/tdoa/ip/tdoa_auto_pc_1/sim/tdoa_auto_pc_1.v" \
"../../../bd/tdoa/ip/tdoa_auto_us_0/sim/tdoa_auto_us_0.v" \
"../../../bd/tdoa/ip/tdoa_auto_ds_0/sim/tdoa_auto_ds_0.v" \
"../../../bd/tdoa/ip/tdoa_auto_pc_0/sim/tdoa_auto_pc_0.v" \
"../../../bd/tdoa/sim/tdoa.v" \

verilog xil_defaultlib "glbl.v"

nosort
