$date
	Sat Feb 23 22:27:15 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux51test $end
$scope module DUT $end
$var wire 5 ! inA [4:0] $end
$var wire 5 " inB [4:0] $end
$var wire 1 # inS $end
$var wire 5 $ outO [4:0] $end
$scope module mux0 $end
$var wire 1 % Snot $end
$var wire 1 & T1 $end
$var wire 1 ' T2 $end
$var wire 1 ( inA $end
$var wire 1 ) inB $end
$var wire 1 # inS $end
$var wire 1 * outO $end
$upscope $end
$scope module mux1 $end
$var wire 1 + Snot $end
$var wire 1 , T1 $end
$var wire 1 - T2 $end
$var wire 1 . inA $end
$var wire 1 / inB $end
$var wire 1 # inS $end
$var wire 1 0 outO $end
$upscope $end
$scope module mux2 $end
$var wire 1 1 Snot $end
$var wire 1 2 T1 $end
$var wire 1 3 T2 $end
$var wire 1 4 inA $end
$var wire 1 5 inB $end
$var wire 1 # inS $end
$var wire 1 6 outO $end
$upscope $end
$scope module mux3 $end
$var wire 1 7 Snot $end
$var wire 1 8 T1 $end
$var wire 1 9 T2 $end
$var wire 1 : inA $end
$var wire 1 ; inB $end
$var wire 1 # inS $end
$var wire 1 < outO $end
$upscope $end
$scope module mux4 $end
$var wire 1 = Snot $end
$var wire 1 > T1 $end
$var wire 1 ? T2 $end
$var wire 1 @ inA $end
$var wire 1 A inB $end
$var wire 1 # inS $end
$var wire 1 B outO $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xB
1A
0@
x?
x>
x=
x<
0;
1:
x9
x8
x7
x6
05
14
x3
x2
x1
x0
0/
1.
x-
x,
x+
x*
1)
0(
x'
x&
x%
bx $
0#
b10001 "
b1110 !
$end
#1
1%
1+
11
17
1=
#4
0&
0>
0'
0-
03
09
0?
#5
1,
12
18
#8
0*
b0xxx0 $
0B
#9
10
16
b1110 $
1<
#10
1#
#11
0%
0+
01
07
0=
#14
1'
1?
#15
0,
02
08
#18
1*
b11111 $
1B
#19
00
06
b10001 $
0<
#20
0)
1/
15
1;
0A
1(
0.
04
0:
1@
0#
b1110 "
b10001 !
#21
1%
1+
11
17
1=
#24
0'
0?
#25
1&
1>
#30
1#
#31
0%
0+
01
07
0=
#34
1-
13
19
#35
0&
0>
#38
10
16
b11111 $
1<
#39
0*
b1110 $
0B
#40
