Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue May 24 17:52:25 2022
| Host         : stud209-5 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.070        0.000                      0                   79        0.216        0.000                      0                   79        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk100MHz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100MHz           6.070        0.000                      0                   79        0.216        0.000                      0                   79        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz
  To Clock:  clk100MHz

Setup :            0  Failing Endpoints,  Worst Slack        6.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 deb/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.704ns (20.441%)  route 2.740ns (79.559%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.822     5.584    deb/CLK
    SLICE_X1Y29          FDRE                                         r  deb/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456     6.040 r  deb/cnt_reg[12]/Q
                         net (fo=2, routed)           0.850     6.890    deb/cnt_reg[12]
    SLICE_X2Y28          LUT4 (Prop_lut4_I3_O)        0.124     7.014 f  deb/cnt[0]_i_3/O
                         net (fo=2, routed)           1.013     8.027    deb/cnt[0]_i_3_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I1_O)        0.124     8.151 r  deb/cnt[0]_i_1/O
                         net (fo=22, routed)          0.878     9.029    deb/cnt
    SLICE_X1Y31          FDRE                                         r  deb/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.646    15.129    deb/CLK
    SLICE_X1Y31          FDRE                                         r  deb/cnt_reg[20]/C
                         clock pessimism              0.433    15.562    
                         clock uncertainty           -0.035    15.527    
    SLICE_X1Y31          FDRE (Setup_fdre_C_R)       -0.429    15.098    deb/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 deb/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.704ns (20.441%)  route 2.740ns (79.559%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.822     5.584    deb/CLK
    SLICE_X1Y29          FDRE                                         r  deb/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456     6.040 r  deb/cnt_reg[12]/Q
                         net (fo=2, routed)           0.850     6.890    deb/cnt_reg[12]
    SLICE_X2Y28          LUT4 (Prop_lut4_I3_O)        0.124     7.014 f  deb/cnt[0]_i_3/O
                         net (fo=2, routed)           1.013     8.027    deb/cnt[0]_i_3_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I1_O)        0.124     8.151 r  deb/cnt[0]_i_1/O
                         net (fo=22, routed)          0.878     9.029    deb/cnt
    SLICE_X1Y31          FDRE                                         r  deb/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.646    15.129    deb/CLK
    SLICE_X1Y31          FDRE                                         r  deb/cnt_reg[21]/C
                         clock pessimism              0.433    15.562    
                         clock uncertainty           -0.035    15.527    
    SLICE_X1Y31          FDRE (Setup_fdre_C_R)       -0.429    15.098    deb/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.243ns  (required time - arrival time)
  Source:                 deb/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.704ns (21.538%)  route 2.565ns (78.462%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.822     5.584    deb/CLK
    SLICE_X1Y29          FDRE                                         r  deb/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456     6.040 r  deb/cnt_reg[12]/Q
                         net (fo=2, routed)           0.850     6.890    deb/cnt_reg[12]
    SLICE_X2Y28          LUT4 (Prop_lut4_I3_O)        0.124     7.014 f  deb/cnt[0]_i_3/O
                         net (fo=2, routed)           1.013     8.027    deb/cnt[0]_i_3_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I1_O)        0.124     8.151 r  deb/cnt[0]_i_1/O
                         net (fo=22, routed)          0.702     8.853    deb/cnt
    SLICE_X1Y28          FDRE                                         r  deb/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.644    15.127    deb/CLK
    SLICE_X1Y28          FDRE                                         r  deb/cnt_reg[10]/C
                         clock pessimism              0.433    15.560    
                         clock uncertainty           -0.035    15.525    
    SLICE_X1Y28          FDRE (Setup_fdre_C_R)       -0.429    15.096    deb/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  6.243    

Slack (MET) :             6.243ns  (required time - arrival time)
  Source:                 deb/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.704ns (21.538%)  route 2.565ns (78.462%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.822     5.584    deb/CLK
    SLICE_X1Y29          FDRE                                         r  deb/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456     6.040 r  deb/cnt_reg[12]/Q
                         net (fo=2, routed)           0.850     6.890    deb/cnt_reg[12]
    SLICE_X2Y28          LUT4 (Prop_lut4_I3_O)        0.124     7.014 f  deb/cnt[0]_i_3/O
                         net (fo=2, routed)           1.013     8.027    deb/cnt[0]_i_3_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I1_O)        0.124     8.151 r  deb/cnt[0]_i_1/O
                         net (fo=22, routed)          0.702     8.853    deb/cnt
    SLICE_X1Y28          FDRE                                         r  deb/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.644    15.127    deb/CLK
    SLICE_X1Y28          FDRE                                         r  deb/cnt_reg[11]/C
                         clock pessimism              0.433    15.560    
                         clock uncertainty           -0.035    15.525    
    SLICE_X1Y28          FDRE (Setup_fdre_C_R)       -0.429    15.096    deb/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  6.243    

Slack (MET) :             6.243ns  (required time - arrival time)
  Source:                 deb/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.704ns (21.538%)  route 2.565ns (78.462%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.822     5.584    deb/CLK
    SLICE_X1Y29          FDRE                                         r  deb/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456     6.040 r  deb/cnt_reg[12]/Q
                         net (fo=2, routed)           0.850     6.890    deb/cnt_reg[12]
    SLICE_X2Y28          LUT4 (Prop_lut4_I3_O)        0.124     7.014 f  deb/cnt[0]_i_3/O
                         net (fo=2, routed)           1.013     8.027    deb/cnt[0]_i_3_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I1_O)        0.124     8.151 r  deb/cnt[0]_i_1/O
                         net (fo=22, routed)          0.702     8.853    deb/cnt
    SLICE_X1Y28          FDRE                                         r  deb/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.644    15.127    deb/CLK
    SLICE_X1Y28          FDRE                                         r  deb/cnt_reg[8]/C
                         clock pessimism              0.433    15.560    
                         clock uncertainty           -0.035    15.525    
    SLICE_X1Y28          FDRE (Setup_fdre_C_R)       -0.429    15.096    deb/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  6.243    

Slack (MET) :             6.243ns  (required time - arrival time)
  Source:                 deb/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.704ns (21.538%)  route 2.565ns (78.462%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.822     5.584    deb/CLK
    SLICE_X1Y29          FDRE                                         r  deb/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456     6.040 r  deb/cnt_reg[12]/Q
                         net (fo=2, routed)           0.850     6.890    deb/cnt_reg[12]
    SLICE_X2Y28          LUT4 (Prop_lut4_I3_O)        0.124     7.014 f  deb/cnt[0]_i_3/O
                         net (fo=2, routed)           1.013     8.027    deb/cnt[0]_i_3_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I1_O)        0.124     8.151 r  deb/cnt[0]_i_1/O
                         net (fo=22, routed)          0.702     8.853    deb/cnt
    SLICE_X1Y28          FDRE                                         r  deb/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.644    15.127    deb/CLK
    SLICE_X1Y28          FDRE                                         r  deb/cnt_reg[9]/C
                         clock pessimism              0.433    15.560    
                         clock uncertainty           -0.035    15.525    
    SLICE_X1Y28          FDRE (Setup_fdre_C_R)       -0.429    15.096    deb/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  6.243    

Slack (MET) :             6.272ns  (required time - arrival time)
  Source:                 deb/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.704ns (21.721%)  route 2.537ns (78.279%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.822     5.584    deb/CLK
    SLICE_X1Y29          FDRE                                         r  deb/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456     6.040 r  deb/cnt_reg[12]/Q
                         net (fo=2, routed)           0.850     6.890    deb/cnt_reg[12]
    SLICE_X2Y28          LUT4 (Prop_lut4_I3_O)        0.124     7.014 f  deb/cnt[0]_i_3/O
                         net (fo=2, routed)           1.013     8.027    deb/cnt[0]_i_3_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I1_O)        0.124     8.151 r  deb/cnt[0]_i_1/O
                         net (fo=22, routed)          0.675     8.825    deb/cnt
    SLICE_X1Y30          FDRE                                         r  deb/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.645    15.128    deb/CLK
    SLICE_X1Y30          FDRE                                         r  deb/cnt_reg[16]/C
                         clock pessimism              0.433    15.561    
                         clock uncertainty           -0.035    15.526    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    15.097    deb/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  6.272    

Slack (MET) :             6.272ns  (required time - arrival time)
  Source:                 deb/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.704ns (21.721%)  route 2.537ns (78.279%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.822     5.584    deb/CLK
    SLICE_X1Y29          FDRE                                         r  deb/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456     6.040 r  deb/cnt_reg[12]/Q
                         net (fo=2, routed)           0.850     6.890    deb/cnt_reg[12]
    SLICE_X2Y28          LUT4 (Prop_lut4_I3_O)        0.124     7.014 f  deb/cnt[0]_i_3/O
                         net (fo=2, routed)           1.013     8.027    deb/cnt[0]_i_3_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I1_O)        0.124     8.151 r  deb/cnt[0]_i_1/O
                         net (fo=22, routed)          0.675     8.825    deb/cnt
    SLICE_X1Y30          FDRE                                         r  deb/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.645    15.128    deb/CLK
    SLICE_X1Y30          FDRE                                         r  deb/cnt_reg[17]/C
                         clock pessimism              0.433    15.561    
                         clock uncertainty           -0.035    15.526    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    15.097    deb/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  6.272    

Slack (MET) :             6.272ns  (required time - arrival time)
  Source:                 deb/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.704ns (21.721%)  route 2.537ns (78.279%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.822     5.584    deb/CLK
    SLICE_X1Y29          FDRE                                         r  deb/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456     6.040 r  deb/cnt_reg[12]/Q
                         net (fo=2, routed)           0.850     6.890    deb/cnt_reg[12]
    SLICE_X2Y28          LUT4 (Prop_lut4_I3_O)        0.124     7.014 f  deb/cnt[0]_i_3/O
                         net (fo=2, routed)           1.013     8.027    deb/cnt[0]_i_3_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I1_O)        0.124     8.151 r  deb/cnt[0]_i_1/O
                         net (fo=22, routed)          0.675     8.825    deb/cnt
    SLICE_X1Y30          FDRE                                         r  deb/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.645    15.128    deb/CLK
    SLICE_X1Y30          FDRE                                         r  deb/cnt_reg[18]/C
                         clock pessimism              0.433    15.561    
                         clock uncertainty           -0.035    15.526    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    15.097    deb/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  6.272    

Slack (MET) :             6.272ns  (required time - arrival time)
  Source:                 deb/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb/cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.704ns (21.721%)  route 2.537ns (78.279%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.584ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.822     5.584    deb/CLK
    SLICE_X1Y29          FDRE                                         r  deb/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.456     6.040 r  deb/cnt_reg[12]/Q
                         net (fo=2, routed)           0.850     6.890    deb/cnt_reg[12]
    SLICE_X2Y28          LUT4 (Prop_lut4_I3_O)        0.124     7.014 f  deb/cnt[0]_i_3/O
                         net (fo=2, routed)           1.013     8.027    deb/cnt[0]_i_3_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I1_O)        0.124     8.151 r  deb/cnt[0]_i_1/O
                         net (fo=22, routed)          0.675     8.825    deb/cnt
    SLICE_X1Y30          FDRE                                         r  deb/cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.645    15.128    deb/CLK
    SLICE_X1Y30          FDRE                                         r  deb/cnt_reg[19]/C
                         clock pessimism              0.433    15.561    
                         clock uncertainty           -0.035    15.526    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    15.097    deb/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  6.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 spiToPmod/shr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiToPmod/shr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.246ns (73.158%)  route 0.090ns (26.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.615     1.562    spiToPmod/CLK
    SLICE_X0Y30          FDCE                                         r  spiToPmod/shr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.148     1.710 r  spiToPmod/shr_reg[9]/Q
                         net (fo=1, routed)           0.090     1.800    spiToPmod/shr[9]
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.098     1.898 r  spiToPmod/shr[10]_i_1/O
                         net (fo=1, routed)           0.000     1.898    spiToPmod/p_1_in[10]
    SLICE_X0Y30          FDCE                                         r  spiToPmod/shr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.883     2.077    spiToPmod/CLK
    SLICE_X0Y30          FDCE                                         r  spiToPmod/shr_reg[10]/C
                         clock pessimism             -0.515     1.562    
    SLICE_X0Y30          FDCE (Hold_fdce_C_D)         0.120     1.682    spiToPmod/shr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 spiToPmod/dcnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiToPmod/dcnt_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.613     1.560    spiToPmod/CLK
    SLICE_X3Y28          FDCE                                         r  spiToPmod/dcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.128     1.688 r  spiToPmod/dcnt_reg[3]/Q
                         net (fo=3, routed)           0.082     1.770    spiToPmod/dcnt_reg_n_0_[3]
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.099     1.869 r  spiToPmod/dcnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.869    spiToPmod/dcnt[4]_i_2_n_0
    SLICE_X3Y28          FDPE                                         r  spiToPmod/dcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.881     2.075    spiToPmod/CLK
    SLICE_X3Y28          FDPE                                         r  spiToPmod/dcnt_reg[4]/C
                         clock pessimism             -0.515     1.560    
    SLICE_X3Y28          FDPE (Hold_fdpe_C_D)         0.092     1.652    spiToPmod/dcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 spiToPmod/dcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiToPmod/dcnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.613     1.560    spiToPmod/CLK
    SLICE_X2Y28          FDCE                                         r  spiToPmod/dcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.164     1.724 r  spiToPmod/dcnt_reg[0]/Q
                         net (fo=6, routed)           0.127     1.850    spiToPmod/dcnt_reg_n_0_[0]
    SLICE_X3Y28          LUT5 (Prop_lut5_I3_O)        0.048     1.898 r  spiToPmod/dcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.898    spiToPmod/dcnt[3]_i_1_n_0
    SLICE_X3Y28          FDCE                                         r  spiToPmod/dcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.881     2.075    spiToPmod/CLK
    SLICE_X3Y28          FDCE                                         r  spiToPmod/dcnt_reg[3]/C
                         clock pessimism             -0.502     1.573    
    SLICE_X3Y28          FDCE (Hold_fdce_C_D)         0.107     1.680    spiToPmod/dcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 spiToPmod/dcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiToPmod/dcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.291%)  route 0.127ns (37.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.613     1.560    spiToPmod/CLK
    SLICE_X2Y28          FDCE                                         r  spiToPmod/dcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.164     1.724 r  spiToPmod/dcnt_reg[0]/Q
                         net (fo=6, routed)           0.127     1.850    spiToPmod/dcnt_reg_n_0_[0]
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.045     1.895 r  spiToPmod/dcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.895    spiToPmod/dcnt[2]_i_1_n_0
    SLICE_X3Y28          FDCE                                         r  spiToPmod/dcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.881     2.075    spiToPmod/CLK
    SLICE_X3Y28          FDCE                                         r  spiToPmod/dcnt_reg[2]/C
                         clock pessimism             -0.502     1.573    
    SLICE_X3Y28          FDCE (Hold_fdce_C_D)         0.091     1.664    spiToPmod/dcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 spiToPmod/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiToPmod/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.799%)  route 0.146ns (41.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.614     1.561    spiToPmod/CLK
    SLICE_X2Y29          FDCE                                         r  spiToPmod/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164     1.725 r  spiToPmod/cnt_reg[0]/Q
                         net (fo=5, routed)           0.146     1.871    spiToPmod/cnt[0]
    SLICE_X2Y29          LUT6 (Prop_lut6_I1_O)        0.045     1.916 r  spiToPmod/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.916    spiToPmod/cnt[2]_i_1_n_0
    SLICE_X2Y29          FDCE                                         r  spiToPmod/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.882     2.076    spiToPmod/CLK
    SLICE_X2Y29          FDCE                                         r  spiToPmod/cnt_reg[2]/C
                         clock pessimism             -0.515     1.561    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.121     1.682    spiToPmod/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 spiToPmod/shr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiToPmod/shr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.615     1.562    spiToPmod/CLK
    SLICE_X0Y30          FDCE                                         r  spiToPmod/shr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.164     1.726 r  spiToPmod/shr_reg[10]/Q
                         net (fo=1, routed)           0.163     1.889    spiToPmod/shr[10]
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.043     1.932 r  spiToPmod/shr[11]_i_1/O
                         net (fo=1, routed)           0.000     1.932    spiToPmod/p_1_in[11]
    SLICE_X0Y30          FDCE                                         r  spiToPmod/shr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.883     2.077    spiToPmod/CLK
    SLICE_X0Y30          FDCE                                         r  spiToPmod/shr_reg[11]/C
                         clock pessimism             -0.515     1.562    
    SLICE_X0Y30          FDCE (Hold_fdce_C_D)         0.131     1.693    spiToPmod/shr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 spiToPmod/shr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiToPmod/shr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.616     1.563    spiToPmod/CLK
    SLICE_X0Y31          FDCE                                         r  spiToPmod/shr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.164     1.727 r  spiToPmod/shr_reg[14]/Q
                         net (fo=1, routed)           0.163     1.890    spiToPmod/shr[14]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.043     1.933 r  spiToPmod/shr[15]_i_2/O
                         net (fo=1, routed)           0.000     1.933    spiToPmod/shr[15]_i_2_n_0
    SLICE_X0Y31          FDCE                                         r  spiToPmod/shr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.884     2.078    spiToPmod/CLK
    SLICE_X0Y31          FDCE                                         r  spiToPmod/shr_reg[15]/C
                         clock pessimism             -0.515     1.563    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.131     1.694    spiToPmod/shr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 spiToPmod/FSM_sequential_st_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiToPmod/FSM_sequential_st_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.426%)  route 0.161ns (43.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.614     1.561    spiToPmod/CLK
    SLICE_X2Y29          FDCE                                         r  spiToPmod/FSM_sequential_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164     1.725 r  spiToPmod/FSM_sequential_st_reg[0]/Q
                         net (fo=12, routed)          0.161     1.886    spiToPmod/st[0]
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.045     1.931 r  spiToPmod/FSM_sequential_st[0]_i_1/O
                         net (fo=1, routed)           0.000     1.931    spiToPmod/nst[0]
    SLICE_X2Y29          FDCE                                         r  spiToPmod/FSM_sequential_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.882     2.076    spiToPmod/CLK
    SLICE_X2Y29          FDCE                                         r  spiToPmod/FSM_sequential_st_reg[0]/C
                         clock pessimism             -0.515     1.561    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.121     1.682    spiToPmod/FSM_sequential_st_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 spiToPmod/FSM_sequential_st_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiToPmod/dcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.466%)  route 0.175ns (45.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.614     1.561    spiToPmod/CLK
    SLICE_X2Y29          FDCE                                         r  spiToPmod/FSM_sequential_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164     1.725 f  spiToPmod/FSM_sequential_st_reg[1]/Q
                         net (fo=12, routed)          0.175     1.900    spiToPmod/st[1]
    SLICE_X2Y28          LUT6 (Prop_lut6_I1_O)        0.045     1.945 r  spiToPmod/dcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.945    spiToPmod/dcnt[1]_i_1_n_0
    SLICE_X2Y28          FDCE                                         r  spiToPmod/dcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.881     2.075    spiToPmod/CLK
    SLICE_X2Y28          FDCE                                         r  spiToPmod/dcnt_reg[1]/C
                         clock pessimism             -0.501     1.574    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.121     1.695    spiToPmod/dcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 spiToPmod/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiToPmod/FSM_sequential_st_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.246ns (64.903%)  route 0.133ns (35.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.614     1.561    spiToPmod/CLK
    SLICE_X2Y29          FDCE                                         r  spiToPmod/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.148     1.709 r  spiToPmod/cnt_reg[1]/Q
                         net (fo=4, routed)           0.133     1.842    spiToPmod/cnt[1]
    SLICE_X2Y29          LUT6 (Prop_lut6_I1_O)        0.098     1.940 r  spiToPmod/FSM_sequential_st[1]_i_1/O
                         net (fo=1, routed)           0.000     1.940    spiToPmod/nst[1]
    SLICE_X2Y29          FDCE                                         r  spiToPmod/FSM_sequential_st_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.882     2.076    spiToPmod/CLK
    SLICE_X2Y29          FDCE                                         r  spiToPmod/FSM_sequential_st_reg[1]/C
                         clock pessimism             -0.515     1.561    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.120     1.681    spiToPmod/FSM_sequential_st_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y26    deb/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y28    deb/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y28    deb/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y29    deb/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y29    deb/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y29    deb/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y29    deb/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y30    deb/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y30    deb/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    deb/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    deb/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    deb/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    deb/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    deb/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    deb/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    deb/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    deb/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    deb/cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    deb/cnt_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    deb/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    deb/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    deb/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    deb/cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    deb/cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    deb/cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    deb/cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    deb/cnt_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    deb/cnt_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    deb/cnt_reg[1]/C



