Total Cycles:                              767942 (7679.42 msec)
Execution Cycles:                          718530 ( 93.57%)
Stall Cycles:                               49412 (  6.43%)
Nops:                                         172 (  0.02%)
Executed operations:                      6243936

Executed branches:                          57832 (  0.93% ops)( 8.05% insts)
Not taken branches:                         27164 (  0.44% ops)( 3.78% insts)(46.97% br)
Taken branches:                             30668 (  0.49% ops)( 4.27% insts)(53.03% br)
  Taken uncond branches:                    27192 (  0.44% ops)( 3.78% insts)(47.02% br)
  Taken cond branches:                       3476 (  0.06% ops)( 0.48% insts)( 6.01% br)
Size of Loaded Code:                         9728 Bytes

Instruction Memory Operations:
  Accesses:                               1082068
    Hits (Hit Rate):                      1081956 ( 99.99%)
    Misses (Miss Rate):                       112 (  0.01%)
Instruction Memory Stall Cycles
  Total (in cycles):                         1844 (100.00%)
    Due to Misses:                           1680 ( 91.11%)
    Due to Bus Conflicts:                     164 (  8.89%)

Data Memory Operations:                     Cache          
  Accesses:                                354399 (100.00%)
    Hits (Hit Rate):                       353396 ( 99.72%)
    Misses (Miss Rate):                      1003 (  0.28%)
  Write Backs (% of Misses):                  603 ( 60.12%)
Data Memory Stall Cycles
  Total (in cycles):                        16900 (100.00%)
    Due to Misses:                          14042 ( 83.09%)
    Due to Bus Conflicts:                    2858 ( 16.91%)

Prefetches:                                 Cache          
  Accesses:                                 50589 (100.00%)
    Misses:                                    76 (  0.15%)
      Target Used too early:                    0 (  0.00%)
  Write Backs (% of Pft Misses):                5 (  6.58%)

Percentage Bus Bandwidth Consumed:           3.06%


Avg. IPC (no stalls):   8.69
Avg. IPC (with stalls): 8.13

  cycle counter =       718530
  total ops     =      6243936
   width[ 0] =           13
   width[ 1] =        57907
   width[ 2] =        30461
   width[ 3] =          239
   width[ 4] =          100
   width[ 5] =        53824
   width[ 6] =        23548
   width[ 7] =        47224
   width[ 8] =        23548
   width[ 9] =         3806
   width[10] =        94192
   width[11] =       383496

Flat profile (cycles)
       Total   Total%        Insts   Insts%       Dcache  Dcache%       Icache  Icache% Function
      764900    99.60       717602    99.87        13552     1.85          360     0.05 __vex_main
         453     0.06          144     0.02           56     0.01          210     0.03 __sfvwrite
         240     0.03           52     0.01           28     0.00          120     0.02 __smakebuf
         228     0.03           54     0.01           14     0.00          150     0.02 _bcopy
         227     0.03          121     0.02            0     0.00           90     0.01 fflush
         203     0.03           64     0.01           28     0.00          105     0.01 _malloc_r
         195     0.03           54     0.01           42     0.01           75     0.01 __swsetup
         194     0.03           45     0.01           98     0.01           30     0.00 std
         149     0.02           49     0.01           14     0.00           75     0.01 _morecore_r
         137     0.02           70     0.01           28     0.00           30     0.00 __wrap_strlen
         134     0.02           21     0.00           14     0.00           60     0.01 __sinit
         129     0.02           27     0.00           28     0.00           60     0.01 exit
         126     0.02           54     0.01           14     0.00           45     0.01 _fwalk
         114     0.01           18     0.00           42     0.01           45     0.01 _fstat_r
         105     0.01           25     0.00           42     0.01           30     0.00 _puts_r
         104     0.01           48     0.01           14     0.00           30     0.00 _sbrk_r
          79     0.01            9     0.00           28     0.00           30     0.00 puts
          71     0.01           22     0.00            0     0.00           45     0.01 __swrite
          69     0.01           20     0.00            0     0.00           45     0.01 _write_r
          58     0.01           22     0.00            0     0.00           30     0.00 __wrap_memmove
          24     0.00            7     0.00            0     0.00           15     0.00 _cleanup_r
           3     0.00            2     0.00            0     0.00            0     0.00 NOP
          -0             0            -0  (others not profiled)

Simulation time  =     0.2360 s
Simulation speed =    26.4622 MOPS


ta_init using <run_dir>/vex.cfg

	CoreCkFreq           0.1
	BusCkFreq            0.1
	lg2CacheSize         15	# (CacheSize            = 32768)
	lg2Sets              2	# (Sets                 = 4)
	lg2LineSize          5	# (LineSize             = 32)
	MissPenalty          14
	WBPenalty            11
	lg2StrSize           9	# (StrSize              = 512)
	lg2StrSets           4	# (StrSets              = 16)
	lg2StrLineSize       5	# (StrLineSize          = 32)
	StrMissPenalty       14
	StrWBPenalty         11
	lg2ICacheSize        15	# (ICacheSize           = 32768)
	lg2ICacheSets        0	# (ICacheSets           = 1)
	lg2ICacheLineSize    6	# (ICacheLineSize       = 64)
	ICachePenalty        15
	NumCaches            1
	BranchStall          1
	StreamEnable         FALSE
	PrefetchEnable       TRUE
	LockEnable           FALSE
	ProfGranularity      AUTO


