#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000170d7a1a010 .scope module, "PipeLine_sim" "PipeLine_sim" 2 51;
 .timescale 0 0;
v00000170d7c843f0_0 .net "PC", 31 0, L_00000170d7d00630;  1 drivers
v00000170d7c83630_0 .net "cycles_consumed", 31 0, v00000170d7c82730_0;  1 drivers
v00000170d7c845d0_0 .var "input_clk", 0 0;
v00000170d7c84670_0 .var "rst", 0 0;
S_00000170d799d800 .scope module, "cpu" "PL_CPU" 2 57, 3 2 0, S_00000170d7a1a010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_00000170d7bbcaa0 .functor NOR 1, v00000170d7c845d0_0, v00000170d7c6d7f0_0, C4<0>, C4<0>;
L_00000170d7bbd520 .functor AND 1, v00000170d7c512f0_0, v00000170d7c50e90_0, C4<1>, C4<1>;
L_00000170d7bbe390 .functor AND 1, L_00000170d7bbd520, L_00000170d7c82910, C4<1>, C4<1>;
L_00000170d7bbcb10 .functor AND 1, v00000170d7c40190_0, v00000170d7c3f0b0_0, C4<1>, C4<1>;
L_00000170d7bbd6e0 .functor AND 1, L_00000170d7bbcb10, L_00000170d7c84710, C4<1>, C4<1>;
L_00000170d7bbdfa0 .functor AND 1, v00000170d7c6d6b0_0, v00000170d7c6d250_0, C4<1>, C4<1>;
L_00000170d7bbcdb0 .functor AND 1, L_00000170d7bbdfa0, L_00000170d7c82050, C4<1>, C4<1>;
L_00000170d7bbcfe0 .functor AND 1, v00000170d7c512f0_0, v00000170d7c50e90_0, C4<1>, C4<1>;
L_00000170d7bbdad0 .functor AND 1, L_00000170d7bbcfe0, L_00000170d7c82410, C4<1>, C4<1>;
L_00000170d7bbd0c0 .functor AND 1, v00000170d7c40190_0, v00000170d7c3f0b0_0, C4<1>, C4<1>;
L_00000170d7bbdde0 .functor AND 1, L_00000170d7bbd0c0, L_00000170d7c824b0, C4<1>, C4<1>;
L_00000170d7bbd1a0 .functor AND 1, v00000170d7c6d6b0_0, v00000170d7c6d250_0, C4<1>, C4<1>;
L_00000170d7bbd980 .functor AND 1, L_00000170d7bbd1a0, L_00000170d7c82550, C4<1>, C4<1>;
L_00000170d7c864d0 .functor NOT 1, L_00000170d7bbcaa0, C4<0>, C4<0>, C4<0>;
L_00000170d7c85eb0 .functor NOT 1, L_00000170d7bbcaa0, C4<0>, C4<0>, C4<0>;
L_00000170d7c9d210 .functor NOT 1, L_00000170d7bbcaa0, C4<0>, C4<0>, C4<0>;
L_00000170d7c9d360 .functor NOT 1, L_00000170d7bbcaa0, C4<0>, C4<0>, C4<0>;
L_00000170d7c9d280 .functor NOT 1, L_00000170d7bbcaa0, C4<0>, C4<0>, C4<0>;
L_00000170d7d00630 .functor BUFZ 32, v00000170d7c6aeb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000170d7c6e290_0 .net "EX1_ALU_OPER1", 31 0, L_00000170d7c872d0;  1 drivers
v00000170d7c6e510_0 .net "EX1_ALU_OPER2", 31 0, L_00000170d7c9cb10;  1 drivers
v00000170d7c6e6f0_0 .net "EX1_PC", 31 0, v00000170d7c4ea50_0;  1 drivers
v00000170d7c6e830_0 .net "EX1_PFC", 31 0, v00000170d7c4f4f0_0;  1 drivers
v00000170d7c6e5b0_0 .net "EX1_PFC_to_IF", 31 0, L_00000170d7c7f7b0;  1 drivers
v00000170d7c6e790_0 .net "EX1_forward_to_B", 31 0, v00000170d7c4e910_0;  1 drivers
v00000170d7c6e8d0_0 .net "EX1_is_beq", 0 0, v00000170d7c4ec30_0;  1 drivers
v00000170d7c6e1f0_0 .net "EX1_is_bne", 0 0, v00000170d7c4f1d0_0;  1 drivers
v00000170d7c68430_0 .net "EX1_is_jal", 0 0, v00000170d7c4e730_0;  1 drivers
v00000170d7c66e50_0 .net "EX1_is_jr", 0 0, v00000170d7c4f090_0;  1 drivers
v00000170d7c677b0_0 .net "EX1_is_oper2_immed", 0 0, v00000170d7c4df10_0;  1 drivers
v00000170d7c67cb0_0 .net "EX1_memread", 0 0, v00000170d7c4e4b0_0;  1 drivers
v00000170d7c67670_0 .net "EX1_memwrite", 0 0, v00000170d7c4e550_0;  1 drivers
v00000170d7c689d0_0 .net "EX1_opcode", 11 0, v00000170d7c4e7d0_0;  1 drivers
v00000170d7c69150_0 .net "EX1_predicted", 0 0, v00000170d7c4fa90_0;  1 drivers
v00000170d7c68bb0_0 .net "EX1_rd_ind", 4 0, v00000170d7c4e0f0_0;  1 drivers
v00000170d7c690b0_0 .net "EX1_rd_indzero", 0 0, v00000170d7c4dd30_0;  1 drivers
v00000170d7c687f0_0 .net "EX1_regwrite", 0 0, v00000170d7c4dc90_0;  1 drivers
v00000170d7c67d50_0 .net "EX1_rs1", 31 0, v00000170d7c4e5f0_0;  1 drivers
v00000170d7c673f0_0 .net "EX1_rs1_ind", 4 0, v00000170d7c4f770_0;  1 drivers
v00000170d7c67c10_0 .net "EX1_rs2", 31 0, v00000170d7c4db50_0;  1 drivers
v00000170d7c68cf0_0 .net "EX1_rs2_ind", 4 0, v00000170d7c4e870_0;  1 drivers
v00000170d7c66f90_0 .net "EX1_rs2_out", 31 0, L_00000170d7c9c8e0;  1 drivers
v00000170d7c68070_0 .net "EX2_ALU_OPER1", 31 0, v00000170d7c505d0_0;  1 drivers
v00000170d7c67030_0 .net "EX2_ALU_OPER2", 31 0, v00000170d7c51610_0;  1 drivers
v00000170d7c684d0_0 .net "EX2_ALU_OUT", 31 0, L_00000170d7c810b0;  1 drivers
v00000170d7c67fd0_0 .net "EX2_PC", 31 0, v00000170d7c50d50_0;  1 drivers
v00000170d7c66b30_0 .net "EX2_PFC_to_IF", 31 0, v00000170d7c507b0_0;  1 drivers
v00000170d7c68110_0 .net "EX2_forward_to_B", 31 0, v00000170d7c514d0_0;  1 drivers
v00000170d7c670d0_0 .net "EX2_is_beq", 0 0, v00000170d7c50ad0_0;  1 drivers
v00000170d7c67170_0 .net "EX2_is_bne", 0 0, v00000170d7c50990_0;  1 drivers
v00000170d7c68570_0 .net "EX2_is_jal", 0 0, v00000170d7c51250_0;  1 drivers
v00000170d7c686b0_0 .net "EX2_is_jr", 0 0, v00000170d7c50a30_0;  1 drivers
v00000170d7c68d90_0 .net "EX2_is_oper2_immed", 0 0, v00000170d7c503f0_0;  1 drivers
v00000170d7c68610_0 .net "EX2_memread", 0 0, v00000170d7c50b70_0;  1 drivers
v00000170d7c669f0_0 .net "EX2_memwrite", 0 0, v00000170d7c50f30_0;  1 drivers
v00000170d7c67530_0 .net "EX2_opcode", 11 0, v00000170d7c516b0_0;  1 drivers
v00000170d7c66c70_0 .net "EX2_predicted", 0 0, v00000170d7c50c10_0;  1 drivers
v00000170d7c67710_0 .net "EX2_rd_ind", 4 0, v00000170d7c50cb0_0;  1 drivers
v00000170d7c68f70_0 .net "EX2_rd_indzero", 0 0, v00000170d7c50e90_0;  1 drivers
v00000170d7c66bd0_0 .net "EX2_regwrite", 0 0, v00000170d7c512f0_0;  1 drivers
v00000170d7c67df0_0 .net "EX2_rs1", 31 0, v00000170d7c50350_0;  1 drivers
v00000170d7c67490_0 .net "EX2_rs1_ind", 4 0, v00000170d7c51070_0;  1 drivers
v00000170d7c67e90_0 .net "EX2_rs2_ind", 4 0, v00000170d7c51110_0;  1 drivers
v00000170d7c66d10_0 .net "EX2_rs2_out", 31 0, v00000170d7c511b0_0;  1 drivers
v00000170d7c68e30_0 .net "ID_INST", 31 0, v00000170d7c58630_0;  1 drivers
v00000170d7c66a90_0 .net "ID_PC", 31 0, v00000170d7c592b0_0;  1 drivers
v00000170d7c67f30_0 .net "ID_PFC_to_EX", 31 0, L_00000170d7c7f2b0;  1 drivers
v00000170d7c67ad0_0 .net "ID_PFC_to_IF", 31 0, L_00000170d7c7e590;  1 drivers
v00000170d7c66db0_0 .net "ID_forward_to_B", 31 0, L_00000170d7c7e4f0;  1 drivers
v00000170d7c672b0_0 .net "ID_is_beq", 0 0, L_00000170d7c7e8b0;  1 drivers
v00000170d7c67350_0 .net "ID_is_bne", 0 0, L_00000170d7c7d7d0;  1 drivers
v00000170d7c67a30_0 .net "ID_is_j", 0 0, L_00000170d7c7e310;  1 drivers
v00000170d7c681b0_0 .net "ID_is_jal", 0 0, L_00000170d7c7e1d0;  1 drivers
v00000170d7c67850_0 .net "ID_is_jr", 0 0, L_00000170d7c7e130;  1 drivers
v00000170d7c66ef0_0 .net "ID_is_oper2_immed", 0 0, L_00000170d7c86460;  1 drivers
v00000170d7c68750_0 .net "ID_memread", 0 0, L_00000170d7c7f3f0;  1 drivers
v00000170d7c68250_0 .net "ID_memwrite", 0 0, L_00000170d7c7f490;  1 drivers
v00000170d7c67210_0 .net "ID_opcode", 11 0, v00000170d7c6acd0_0;  1 drivers
v00000170d7c678f0_0 .net "ID_predicted", 0 0, v00000170d7c595d0_0;  1 drivers
v00000170d7c67990_0 .net "ID_rd_ind", 4 0, v00000170d7c696f0_0;  1 drivers
v00000170d7c682f0_0 .net "ID_regwrite", 0 0, L_00000170d7c7f170;  1 drivers
v00000170d7c675d0_0 .net "ID_rs1", 31 0, v00000170d7c56150_0;  1 drivers
v00000170d7c68390_0 .net "ID_rs1_ind", 4 0, v00000170d7c6af50_0;  1 drivers
v00000170d7c67b70_0 .net "ID_rs2", 31 0, v00000170d7c561f0_0;  1 drivers
v00000170d7c68930_0 .net "ID_rs2_ind", 4 0, v00000170d7c698d0_0;  1 drivers
v00000170d7c68890_0 .net "IF_INST", 31 0, L_00000170d7c85660;  1 drivers
v00000170d7c68a70_0 .net "IF_pc", 31 0, v00000170d7c6aeb0_0;  1 drivers
v00000170d7c68b10_0 .net "MEM_ALU_OUT", 31 0, v00000170d7c3f010_0;  1 drivers
v00000170d7c68c50_0 .net "MEM_Data_mem_out", 31 0, v00000170d7c6d390_0;  1 drivers
v00000170d7c68ed0_0 .net "MEM_memread", 0 0, v00000170d7c40730_0;  1 drivers
v00000170d7c69010_0 .net "MEM_memwrite", 0 0, v00000170d7c3f330_0;  1 drivers
v00000170d7c84030_0 .net "MEM_opcode", 11 0, v00000170d7c3f6f0_0;  1 drivers
v00000170d7c836d0_0 .net "MEM_rd_ind", 4 0, v00000170d7c3ed90_0;  1 drivers
v00000170d7c82af0_0 .net "MEM_rd_indzero", 0 0, v00000170d7c3f0b0_0;  1 drivers
v00000170d7c83770_0 .net "MEM_regwrite", 0 0, v00000170d7c40190_0;  1 drivers
v00000170d7c82690_0 .net "MEM_rs2", 31 0, v00000170d7c3fa10_0;  1 drivers
v00000170d7c82b90_0 .net "PC", 31 0, L_00000170d7d00630;  alias, 1 drivers
v00000170d7c82c30_0 .net "STALL_ID1_FLUSH", 0 0, v00000170d7c5ba10_0;  1 drivers
v00000170d7c82cd0_0 .net "STALL_ID2_FLUSH", 0 0, v00000170d7c593f0_0;  1 drivers
v00000170d7c82eb0_0 .net "STALL_IF_FLUSH", 0 0, v00000170d7c5be70_0;  1 drivers
v00000170d7c82230_0 .net "WB_ALU_OUT", 31 0, v00000170d7c6c670_0;  1 drivers
v00000170d7c822d0_0 .net "WB_Data_mem_out", 31 0, v00000170d7c6d070_0;  1 drivers
v00000170d7c831d0_0 .net "WB_memread", 0 0, v00000170d7c6d110_0;  1 drivers
v00000170d7c83b30_0 .net "WB_rd_ind", 4 0, v00000170d7c6de30_0;  1 drivers
v00000170d7c84170_0 .net "WB_rd_indzero", 0 0, v00000170d7c6d250_0;  1 drivers
v00000170d7c83590_0 .net "WB_regwrite", 0 0, v00000170d7c6d6b0_0;  1 drivers
v00000170d7c82d70_0 .net "Wrong_prediction", 0 0, L_00000170d7c9d590;  1 drivers
v00000170d7c83d10_0 .net *"_ivl_1", 0 0, L_00000170d7bbd520;  1 drivers
v00000170d7c83a90_0 .net *"_ivl_13", 0 0, L_00000170d7bbdfa0;  1 drivers
v00000170d7c83950_0 .net *"_ivl_14", 0 0, L_00000170d7c82050;  1 drivers
v00000170d7c83db0_0 .net *"_ivl_19", 0 0, L_00000170d7bbcfe0;  1 drivers
v00000170d7c84210_0 .net *"_ivl_2", 0 0, L_00000170d7c82910;  1 drivers
v00000170d7c839f0_0 .net *"_ivl_20", 0 0, L_00000170d7c82410;  1 drivers
v00000170d7c825f0_0 .net *"_ivl_25", 0 0, L_00000170d7bbd0c0;  1 drivers
v00000170d7c82e10_0 .net *"_ivl_26", 0 0, L_00000170d7c824b0;  1 drivers
v00000170d7c83e50_0 .net *"_ivl_31", 0 0, L_00000170d7bbd1a0;  1 drivers
v00000170d7c82a50_0 .net *"_ivl_32", 0 0, L_00000170d7c82550;  1 drivers
v00000170d7c833b0_0 .net *"_ivl_40", 31 0, L_00000170d7c7f530;  1 drivers
L_00000170d7ca0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c83810_0 .net *"_ivl_43", 26 0, L_00000170d7ca0c58;  1 drivers
L_00000170d7ca0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c84490_0 .net/2u *"_ivl_44", 31 0, L_00000170d7ca0ca0;  1 drivers
v00000170d7c83270_0 .net *"_ivl_52", 31 0, L_00000170d7cf3230;  1 drivers
L_00000170d7ca0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c83310_0 .net *"_ivl_55", 26 0, L_00000170d7ca0d30;  1 drivers
L_00000170d7ca0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c829b0_0 .net/2u *"_ivl_56", 31 0, L_00000170d7ca0d78;  1 drivers
v00000170d7c83450_0 .net *"_ivl_7", 0 0, L_00000170d7bbcb10;  1 drivers
v00000170d7c842b0_0 .net *"_ivl_8", 0 0, L_00000170d7c84710;  1 drivers
v00000170d7c81fb0_0 .net "alu_selA", 1 0, L_00000170d7c82190;  1 drivers
v00000170d7c83bd0_0 .net "alu_selB", 1 0, L_00000170d7c84b70;  1 drivers
v00000170d7c83c70_0 .net "clk", 0 0, L_00000170d7bbcaa0;  1 drivers
v00000170d7c82730_0 .var "cycles_consumed", 31 0;
v00000170d7c82f50_0 .net "exhaz", 0 0, L_00000170d7bbd6e0;  1 drivers
v00000170d7c82ff0_0 .net "exhaz2", 0 0, L_00000170d7bbdde0;  1 drivers
v00000170d7c820f0_0 .net "hlt", 0 0, v00000170d7c6d7f0_0;  1 drivers
v00000170d7c838b0_0 .net "idhaz", 0 0, L_00000170d7bbe390;  1 drivers
v00000170d7c83090_0 .net "idhaz2", 0 0, L_00000170d7bbdad0;  1 drivers
v00000170d7c827d0_0 .net "if_id_write", 0 0, v00000170d7c5bb50_0;  1 drivers
v00000170d7c83ef0_0 .net "input_clk", 0 0, v00000170d7c845d0_0;  1 drivers
v00000170d7c83f90_0 .net "is_branch_and_taken", 0 0, L_00000170d7c862a0;  1 drivers
v00000170d7c82870_0 .net "memhaz", 0 0, L_00000170d7bbcdb0;  1 drivers
v00000170d7c84530_0 .net "memhaz2", 0 0, L_00000170d7bbd980;  1 drivers
v00000170d7c840d0_0 .net "pc_src", 2 0, L_00000170d7c7deb0;  1 drivers
v00000170d7c83130_0 .net "pc_write", 0 0, v00000170d7c5bdd0_0;  1 drivers
v00000170d7c82370_0 .net "rst", 0 0, v00000170d7c84670_0;  1 drivers
v00000170d7c834f0_0 .net "store_rs2_forward", 1 0, L_00000170d7c84a30;  1 drivers
v00000170d7c84350_0 .net "wdata_to_reg_file", 31 0, L_00000170d7d006a0;  1 drivers
E_00000170d7bd7e40/0 .event negedge, v00000170d7c5a930_0;
E_00000170d7bd7e40/1 .event posedge, v00000170d7c3f150_0;
E_00000170d7bd7e40 .event/or E_00000170d7bd7e40/0, E_00000170d7bd7e40/1;
L_00000170d7c82910 .cmp/eq 5, v00000170d7c50cb0_0, v00000170d7c4f770_0;
L_00000170d7c84710 .cmp/eq 5, v00000170d7c3ed90_0, v00000170d7c4f770_0;
L_00000170d7c82050 .cmp/eq 5, v00000170d7c6de30_0, v00000170d7c4f770_0;
L_00000170d7c82410 .cmp/eq 5, v00000170d7c50cb0_0, v00000170d7c4e870_0;
L_00000170d7c824b0 .cmp/eq 5, v00000170d7c3ed90_0, v00000170d7c4e870_0;
L_00000170d7c82550 .cmp/eq 5, v00000170d7c6de30_0, v00000170d7c4e870_0;
L_00000170d7c7f530 .concat [ 5 27 0 0], v00000170d7c696f0_0, L_00000170d7ca0c58;
L_00000170d7c7f5d0 .cmp/ne 32, L_00000170d7c7f530, L_00000170d7ca0ca0;
L_00000170d7cf3230 .concat [ 5 27 0 0], v00000170d7c50cb0_0, L_00000170d7ca0d30;
L_00000170d7cf4810 .cmp/ne 32, L_00000170d7cf3230, L_00000170d7ca0d78;
S_00000170d799d990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_00000170d799d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_00000170d7bbcf00 .functor NOT 1, L_00000170d7bbd6e0, C4<0>, C4<0>, C4<0>;
L_00000170d7bbd360 .functor AND 1, L_00000170d7bbcdb0, L_00000170d7bbcf00, C4<1>, C4<1>;
L_00000170d7bbcf70 .functor OR 1, L_00000170d7bbe390, L_00000170d7bbd360, C4<0>, C4<0>;
L_00000170d7bbe0f0 .functor OR 1, L_00000170d7bbe390, L_00000170d7bbd6e0, C4<0>, C4<0>;
v00000170d7be7f50_0 .net *"_ivl_12", 0 0, L_00000170d7bbe0f0;  1 drivers
v00000170d7be7690_0 .net *"_ivl_2", 0 0, L_00000170d7bbcf00;  1 drivers
v00000170d7be7730_0 .net *"_ivl_5", 0 0, L_00000170d7bbd360;  1 drivers
v00000170d7be7b90_0 .net *"_ivl_7", 0 0, L_00000170d7bbcf70;  1 drivers
v00000170d7be84f0_0 .net "alu_selA", 1 0, L_00000170d7c82190;  alias, 1 drivers
v00000170d7be72d0_0 .net "exhaz", 0 0, L_00000170d7bbd6e0;  alias, 1 drivers
v00000170d7be7910_0 .net "idhaz", 0 0, L_00000170d7bbe390;  alias, 1 drivers
v00000170d7be6a10_0 .net "memhaz", 0 0, L_00000170d7bbcdb0;  alias, 1 drivers
L_00000170d7c82190 .concat8 [ 1 1 0 0], L_00000170d7bbcf70, L_00000170d7bbe0f0;
S_00000170d79b29c0 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_00000170d799d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_00000170d7bbd830 .functor NOT 1, L_00000170d7bbdde0, C4<0>, C4<0>, C4<0>;
L_00000170d7bbdd70 .functor AND 1, L_00000170d7bbd980, L_00000170d7bbd830, C4<1>, C4<1>;
L_00000170d7bbde50 .functor OR 1, L_00000170d7bbdad0, L_00000170d7bbdd70, C4<0>, C4<0>;
L_00000170d7bbe010 .functor NOT 1, v00000170d7c4df10_0, C4<0>, C4<0>, C4<0>;
L_00000170d7bbe080 .functor AND 1, L_00000170d7bbde50, L_00000170d7bbe010, C4<1>, C4<1>;
L_00000170d7bbe160 .functor OR 1, L_00000170d7bbdad0, L_00000170d7bbdde0, C4<0>, C4<0>;
L_00000170d7bbe1d0 .functor NOT 1, v00000170d7c4df10_0, C4<0>, C4<0>, C4<0>;
L_00000170d7bbe470 .functor AND 1, L_00000170d7bbe160, L_00000170d7bbe1d0, C4<1>, C4<1>;
v00000170d7be6b50_0 .net "EX1_is_oper2_immed", 0 0, v00000170d7c4df10_0;  alias, 1 drivers
v00000170d7be7ff0_0 .net *"_ivl_11", 0 0, L_00000170d7bbe080;  1 drivers
v00000170d7be6f10_0 .net *"_ivl_16", 0 0, L_00000170d7bbe160;  1 drivers
v00000170d7be7230_0 .net *"_ivl_17", 0 0, L_00000170d7bbe1d0;  1 drivers
v00000170d7be8590_0 .net *"_ivl_2", 0 0, L_00000170d7bbd830;  1 drivers
v00000170d7be6c90_0 .net *"_ivl_20", 0 0, L_00000170d7bbe470;  1 drivers
v00000170d7be6d30_0 .net *"_ivl_5", 0 0, L_00000170d7bbdd70;  1 drivers
v00000170d7be7a50_0 .net *"_ivl_7", 0 0, L_00000170d7bbde50;  1 drivers
v00000170d7be7370_0 .net *"_ivl_8", 0 0, L_00000170d7bbe010;  1 drivers
v00000170d7be79b0_0 .net "alu_selB", 1 0, L_00000170d7c84b70;  alias, 1 drivers
v00000170d7be7c30_0 .net "exhaz", 0 0, L_00000170d7bbdde0;  alias, 1 drivers
v00000170d7be7af0_0 .net "idhaz", 0 0, L_00000170d7bbdad0;  alias, 1 drivers
v00000170d7be8130_0 .net "memhaz", 0 0, L_00000170d7bbd980;  alias, 1 drivers
L_00000170d7c84b70 .concat8 [ 1 1 0 0], L_00000170d7bbe080, L_00000170d7bbe470;
S_00000170d79b2b50 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_00000170d799d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000170d7bbe780 .functor NOT 1, L_00000170d7bbdde0, C4<0>, C4<0>, C4<0>;
L_00000170d7bbe710 .functor AND 1, L_00000170d7bbd980, L_00000170d7bbe780, C4<1>, C4<1>;
L_00000170d7bbe5c0 .functor OR 1, L_00000170d7bbdad0, L_00000170d7bbe710, C4<0>, C4<0>;
L_00000170d7bbe630 .functor OR 1, L_00000170d7bbdad0, L_00000170d7bbdde0, C4<0>, C4<0>;
v00000170d7be81d0_0 .net *"_ivl_12", 0 0, L_00000170d7bbe630;  1 drivers
v00000170d7be6dd0_0 .net *"_ivl_2", 0 0, L_00000170d7bbe780;  1 drivers
v00000170d7be8310_0 .net *"_ivl_5", 0 0, L_00000170d7bbe710;  1 drivers
v00000170d7be8270_0 .net *"_ivl_7", 0 0, L_00000170d7bbe5c0;  1 drivers
v00000170d7be83b0_0 .net "exhaz", 0 0, L_00000170d7bbdde0;  alias, 1 drivers
v00000170d7be8450_0 .net "idhaz", 0 0, L_00000170d7bbdad0;  alias, 1 drivers
v00000170d7b62d90_0 .net "memhaz", 0 0, L_00000170d7bbd980;  alias, 1 drivers
v00000170d7b62430_0 .net "store_rs2_forward", 1 0, L_00000170d7c84a30;  alias, 1 drivers
L_00000170d7c84a30 .concat8 [ 1 1 0 0], L_00000170d7bbe5c0, L_00000170d7bbe630;
S_00000170d7a09b60 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_00000170d799d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v00000170d7b63150_0 .net "EX_ALU_OUT", 31 0, L_00000170d7c810b0;  alias, 1 drivers
v00000170d7b63330_0 .net "EX_memread", 0 0, v00000170d7c50b70_0;  alias, 1 drivers
v00000170d7b4d600_0 .net "EX_memwrite", 0 0, v00000170d7c50f30_0;  alias, 1 drivers
v00000170d7b4df60_0 .net "EX_opcode", 11 0, v00000170d7c516b0_0;  alias, 1 drivers
v00000170d7c3e930_0 .net "EX_rd_ind", 4 0, v00000170d7c50cb0_0;  alias, 1 drivers
v00000170d7c3e430_0 .net "EX_rd_indzero", 0 0, L_00000170d7cf4810;  1 drivers
v00000170d7c3f290_0 .net "EX_regwrite", 0 0, v00000170d7c512f0_0;  alias, 1 drivers
v00000170d7c3ec50_0 .net "EX_rs2_out", 31 0, v00000170d7c511b0_0;  alias, 1 drivers
v00000170d7c3f010_0 .var "MEM_ALU_OUT", 31 0;
v00000170d7c40730_0 .var "MEM_memread", 0 0;
v00000170d7c3f330_0 .var "MEM_memwrite", 0 0;
v00000170d7c3f6f0_0 .var "MEM_opcode", 11 0;
v00000170d7c3ed90_0 .var "MEM_rd_ind", 4 0;
v00000170d7c3f0b0_0 .var "MEM_rd_indzero", 0 0;
v00000170d7c40190_0 .var "MEM_regwrite", 0 0;
v00000170d7c3fa10_0 .var "MEM_rs2", 31 0;
v00000170d7c3e070_0 .net "clk", 0 0, L_00000170d7c9d360;  1 drivers
v00000170d7c3f150_0 .net "rst", 0 0, v00000170d7c84670_0;  alias, 1 drivers
E_00000170d7bd81c0 .event posedge, v00000170d7c3f150_0, v00000170d7c3e070_0;
S_00000170d7a09cf0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_00000170d799d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_00000170d79f1500 .param/l "add" 0 9 6, C4<000000100000>;
P_00000170d79f1538 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000170d79f1570 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000170d79f15a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000170d79f15e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000170d79f1618 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000170d79f1650 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000170d79f1688 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000170d79f16c0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000170d79f16f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000170d79f1730 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000170d79f1768 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000170d79f17a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000170d79f17d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000170d79f1810 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000170d79f1848 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000170d79f1880 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000170d79f18b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000170d79f18f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000170d79f1928 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000170d79f1960 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000170d79f1998 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000170d79f19d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000170d79f1a08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000170d79f1a40 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000170d7c9c410 .functor XOR 1, L_00000170d7c9c3a0, v00000170d7c50c10_0, C4<0>, C4<0>;
L_00000170d7c9d4b0 .functor NOT 1, L_00000170d7c9c410, C4<0>, C4<0>, C4<0>;
L_00000170d7c9d520 .functor OR 1, v00000170d7c84670_0, L_00000170d7c9d4b0, C4<0>, C4<0>;
L_00000170d7c9d590 .functor NOT 1, L_00000170d7c9d520, C4<0>, C4<0>, C4<0>;
v00000170d7c423a0_0 .net "ALU_OP", 3 0, v00000170d7c421c0_0;  1 drivers
v00000170d7c45e60_0 .net "BranchDecision", 0 0, L_00000170d7c9c3a0;  1 drivers
v00000170d7c45000_0 .net "CF", 0 0, v00000170d7c43fc0_0;  1 drivers
v00000170d7c44e20_0 .net "EX_opcode", 11 0, v00000170d7c516b0_0;  alias, 1 drivers
v00000170d7c45780_0 .net "Wrong_prediction", 0 0, L_00000170d7c9d590;  alias, 1 drivers
v00000170d7c447e0_0 .net "ZF", 0 0, L_00000170d7c9c950;  1 drivers
L_00000170d7ca0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000170d7c45280_0 .net/2u *"_ivl_0", 31 0, L_00000170d7ca0ce8;  1 drivers
v00000170d7c45140_0 .net *"_ivl_11", 0 0, L_00000170d7c9d520;  1 drivers
v00000170d7c45aa0_0 .net *"_ivl_2", 31 0, L_00000170d7c801b0;  1 drivers
v00000170d7c44d80_0 .net *"_ivl_6", 0 0, L_00000170d7c9c410;  1 drivers
v00000170d7c44880_0 .net *"_ivl_8", 0 0, L_00000170d7c9d4b0;  1 drivers
v00000170d7c44ba0_0 .net "alu_out", 31 0, L_00000170d7c810b0;  alias, 1 drivers
v00000170d7c449c0_0 .net "alu_outw", 31 0, v00000170d7c42080_0;  1 drivers
v00000170d7c451e0_0 .net "is_beq", 0 0, v00000170d7c50ad0_0;  alias, 1 drivers
v00000170d7c44920_0 .net "is_bne", 0 0, v00000170d7c50990_0;  alias, 1 drivers
v00000170d7c45b40_0 .net "is_jal", 0 0, v00000170d7c51250_0;  alias, 1 drivers
v00000170d7c45c80_0 .net "oper1", 31 0, v00000170d7c505d0_0;  alias, 1 drivers
v00000170d7c44a60_0 .net "oper2", 31 0, v00000170d7c51610_0;  alias, 1 drivers
v00000170d7c45dc0_0 .net "pc", 31 0, v00000170d7c50d50_0;  alias, 1 drivers
v00000170d7c44ec0_0 .net "predicted", 0 0, v00000170d7c50c10_0;  alias, 1 drivers
v00000170d7c44b00_0 .net "rst", 0 0, v00000170d7c84670_0;  alias, 1 drivers
L_00000170d7c801b0 .arith/sum 32, v00000170d7c50d50_0, L_00000170d7ca0ce8;
L_00000170d7c810b0 .functor MUXZ 32, v00000170d7c42080_0, L_00000170d7c801b0, v00000170d7c51250_0, C4<>;
S_00000170d7a50200 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_00000170d7a09cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_00000170d7c9c100 .functor AND 1, v00000170d7c50ad0_0, L_00000170d7c9c5d0, C4<1>, C4<1>;
L_00000170d7c9c170 .functor NOT 1, L_00000170d7c9c5d0, C4<0>, C4<0>, C4<0>;
L_00000170d7c9c640 .functor AND 1, v00000170d7c50990_0, L_00000170d7c9c170, C4<1>, C4<1>;
L_00000170d7c9c3a0 .functor OR 1, L_00000170d7c9c100, L_00000170d7c9c640, C4<0>, C4<0>;
v00000170d7c43160_0 .net "BranchDecision", 0 0, L_00000170d7c9c3a0;  alias, 1 drivers
v00000170d7c42bc0_0 .net *"_ivl_2", 0 0, L_00000170d7c9c170;  1 drivers
v00000170d7c43660_0 .net "is_beq", 0 0, v00000170d7c50ad0_0;  alias, 1 drivers
v00000170d7c42260_0 .net "is_beq_taken", 0 0, L_00000170d7c9c100;  1 drivers
v00000170d7c42940_0 .net "is_bne", 0 0, v00000170d7c50990_0;  alias, 1 drivers
v00000170d7c432a0_0 .net "is_bne_taken", 0 0, L_00000170d7c9c640;  1 drivers
v00000170d7c42a80_0 .net "is_eq", 0 0, L_00000170d7c9c5d0;  1 drivers
v00000170d7c43520_0 .net "oper1", 31 0, v00000170d7c505d0_0;  alias, 1 drivers
v00000170d7c44740_0 .net "oper2", 31 0, v00000170d7c51610_0;  alias, 1 drivers
S_00000170d7a50390 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_00000170d7a50200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_00000170d7c9ce90 .functor XOR 1, L_00000170d7c7f8f0, L_00000170d7c7f990, C4<0>, C4<0>;
L_00000170d7c9cc60 .functor XOR 1, L_00000170d7c7fa30, L_00000170d7c80250, C4<0>, C4<0>;
L_00000170d7c9bbc0 .functor XOR 1, L_00000170d7c80390, L_00000170d7c80a70, C4<0>, C4<0>;
L_00000170d7c9c250 .functor XOR 1, L_00000170d7c81150, L_00000170d7c807f0, C4<0>, C4<0>;
L_00000170d7c9cfe0 .functor XOR 1, L_00000170d7c80890, L_00000170d7c80b10, C4<0>, C4<0>;
L_00000170d7c9cd40 .functor XOR 1, L_00000170d7c80bb0, L_00000170d7c80c50, C4<0>, C4<0>;
L_00000170d7c9b990 .functor XOR 1, L_00000170d7cf0f30, L_00000170d7cf1b10, C4<0>, C4<0>;
L_00000170d7c9cdb0 .functor XOR 1, L_00000170d7cf1d90, L_00000170d7cf08f0, C4<0>, C4<0>;
L_00000170d7c9bca0 .functor XOR 1, L_00000170d7cf0a30, L_00000170d7cf1f70, C4<0>, C4<0>;
L_00000170d7c9ce20 .functor XOR 1, L_00000170d7cf1e30, L_00000170d7cf1bb0, C4<0>, C4<0>;
L_00000170d7c9c9c0 .functor XOR 1, L_00000170d7ceff90, L_00000170d7cf1610, C4<0>, C4<0>;
L_00000170d7c9bdf0 .functor XOR 1, L_00000170d7cf2650, L_00000170d7cf0e90, C4<0>, C4<0>;
L_00000170d7c9c2c0 .functor XOR 1, L_00000170d7cf1c50, L_00000170d7cf2470, C4<0>, C4<0>;
L_00000170d7c9b680 .functor XOR 1, L_00000170d7cf00d0, L_00000170d7cf1390, C4<0>, C4<0>;
L_00000170d7c9ca30 .functor XOR 1, L_00000170d7cf0990, L_00000170d7cf16b0, C4<0>, C4<0>;
L_00000170d7c9be60 .functor XOR 1, L_00000170d7cf0530, L_00000170d7cf0fd0, C4<0>, C4<0>;
L_00000170d7c9c330 .functor XOR 1, L_00000170d7cf20b0, L_00000170d7cf26f0, C4<0>, C4<0>;
L_00000170d7c9cf00 .functor XOR 1, L_00000170d7cf1cf0, L_00000170d7cf0170, C4<0>, C4<0>;
L_00000170d7c9caa0 .functor XOR 1, L_00000170d7cf11b0, L_00000170d7cf0ad0, C4<0>, C4<0>;
L_00000170d7c9c560 .functor XOR 1, L_00000170d7cf1250, L_00000170d7cf0c10, C4<0>, C4<0>;
L_00000170d7c9cf70 .functor XOR 1, L_00000170d7cf02b0, L_00000170d7cf0710, C4<0>, C4<0>;
L_00000170d7c9d0c0 .functor XOR 1, L_00000170d7cf0490, L_00000170d7cf0b70, C4<0>, C4<0>;
L_00000170d7c9bf40 .functor XOR 1, L_00000170d7cf1070, L_00000170d7cf2510, C4<0>, C4<0>;
L_00000170d7c9d130 .functor XOR 1, L_00000170d7cf1110, L_00000170d7cf07b0, C4<0>, C4<0>;
L_00000170d7c9d1a0 .functor XOR 1, L_00000170d7cf1890, L_00000170d7cf12f0, C4<0>, C4<0>;
L_00000170d7c9ba70 .functor XOR 1, L_00000170d7cf1430, L_00000170d7cf23d0, C4<0>, C4<0>;
L_00000170d7c9bfb0 .functor XOR 1, L_00000170d7cf2290, L_00000170d7cf05d0, C4<0>, C4<0>;
L_00000170d7c9b6f0 .functor XOR 1, L_00000170d7cf0cb0, L_00000170d7cf0210, C4<0>, C4<0>;
L_00000170d7c9b7d0 .functor XOR 1, L_00000170d7cf1a70, L_00000170d7cf1ed0, C4<0>, C4<0>;
L_00000170d7c9b8b0 .functor XOR 1, L_00000170d7cf19d0, L_00000170d7cf0d50, C4<0>, C4<0>;
L_00000170d7c9c020 .functor XOR 1, L_00000170d7cf25b0, L_00000170d7cf0850, C4<0>, C4<0>;
L_00000170d7c9c090 .functor XOR 1, L_00000170d7cf14d0, L_00000170d7cf1570, C4<0>, C4<0>;
L_00000170d7c9c5d0/0/0 .functor OR 1, L_00000170d7cf0030, L_00000170d7cf2330, L_00000170d7cf0350, L_00000170d7cf1750;
L_00000170d7c9c5d0/0/4 .functor OR 1, L_00000170d7cf17f0, L_00000170d7cf03f0, L_00000170d7cf2010, L_00000170d7cf1930;
L_00000170d7c9c5d0/0/8 .functor OR 1, L_00000170d7cf2150, L_00000170d7cf0670, L_00000170d7cf21f0, L_00000170d7cf2dd0;
L_00000170d7c9c5d0/0/12 .functor OR 1, L_00000170d7cf3910, L_00000170d7cf2b50, L_00000170d7cf2d30, L_00000170d7cf4630;
L_00000170d7c9c5d0/0/16 .functor OR 1, L_00000170d7cf3ff0, L_00000170d7cf4310, L_00000170d7cf3c30, L_00000170d7cf39b0;
L_00000170d7c9c5d0/0/20 .functor OR 1, L_00000170d7cf37d0, L_00000170d7cf3870, L_00000170d7cf2e70, L_00000170d7cf4090;
L_00000170d7c9c5d0/0/24 .functor OR 1, L_00000170d7cf3cd0, L_00000170d7cf4770, L_00000170d7cf4590, L_00000170d7cf4bd0;
L_00000170d7c9c5d0/0/28 .functor OR 1, L_00000170d7cf4ef0, L_00000170d7cf43b0, L_00000170d7cf4270, L_00000170d7cf2c90;
L_00000170d7c9c5d0/1/0 .functor OR 1, L_00000170d7c9c5d0/0/0, L_00000170d7c9c5d0/0/4, L_00000170d7c9c5d0/0/8, L_00000170d7c9c5d0/0/12;
L_00000170d7c9c5d0/1/4 .functor OR 1, L_00000170d7c9c5d0/0/16, L_00000170d7c9c5d0/0/20, L_00000170d7c9c5d0/0/24, L_00000170d7c9c5d0/0/28;
L_00000170d7c9c5d0 .functor NOR 1, L_00000170d7c9c5d0/1/0, L_00000170d7c9c5d0/1/4, C4<0>, C4<0>;
v00000170d7c3e110_0 .net *"_ivl_0", 0 0, L_00000170d7c9ce90;  1 drivers
v00000170d7c3f790_0 .net *"_ivl_101", 0 0, L_00000170d7cf26f0;  1 drivers
v00000170d7c40230_0 .net *"_ivl_102", 0 0, L_00000170d7c9cf00;  1 drivers
v00000170d7c3fab0_0 .net *"_ivl_105", 0 0, L_00000170d7cf1cf0;  1 drivers
v00000170d7c3dfd0_0 .net *"_ivl_107", 0 0, L_00000170d7cf0170;  1 drivers
v00000170d7c40690_0 .net *"_ivl_108", 0 0, L_00000170d7c9caa0;  1 drivers
v00000170d7c3ffb0_0 .net *"_ivl_11", 0 0, L_00000170d7c80250;  1 drivers
v00000170d7c3e2f0_0 .net *"_ivl_111", 0 0, L_00000170d7cf11b0;  1 drivers
v00000170d7c3f1f0_0 .net *"_ivl_113", 0 0, L_00000170d7cf0ad0;  1 drivers
v00000170d7c3e4d0_0 .net *"_ivl_114", 0 0, L_00000170d7c9c560;  1 drivers
v00000170d7c3e1b0_0 .net *"_ivl_117", 0 0, L_00000170d7cf1250;  1 drivers
v00000170d7c3ee30_0 .net *"_ivl_119", 0 0, L_00000170d7cf0c10;  1 drivers
v00000170d7c402d0_0 .net *"_ivl_12", 0 0, L_00000170d7c9bbc0;  1 drivers
v00000170d7c40050_0 .net *"_ivl_120", 0 0, L_00000170d7c9cf70;  1 drivers
v00000170d7c40410_0 .net *"_ivl_123", 0 0, L_00000170d7cf02b0;  1 drivers
v00000170d7c3ff10_0 .net *"_ivl_125", 0 0, L_00000170d7cf0710;  1 drivers
v00000170d7c3f3d0_0 .net *"_ivl_126", 0 0, L_00000170d7c9d0c0;  1 drivers
v00000170d7c3fb50_0 .net *"_ivl_129", 0 0, L_00000170d7cf0490;  1 drivers
v00000170d7c3e890_0 .net *"_ivl_131", 0 0, L_00000170d7cf0b70;  1 drivers
v00000170d7c3fc90_0 .net *"_ivl_132", 0 0, L_00000170d7c9bf40;  1 drivers
v00000170d7c3eed0_0 .net *"_ivl_135", 0 0, L_00000170d7cf1070;  1 drivers
v00000170d7c40370_0 .net *"_ivl_137", 0 0, L_00000170d7cf2510;  1 drivers
v00000170d7c3f830_0 .net *"_ivl_138", 0 0, L_00000170d7c9d130;  1 drivers
v00000170d7c404b0_0 .net *"_ivl_141", 0 0, L_00000170d7cf1110;  1 drivers
v00000170d7c3e570_0 .net *"_ivl_143", 0 0, L_00000170d7cf07b0;  1 drivers
v00000170d7c3ef70_0 .net *"_ivl_144", 0 0, L_00000170d7c9d1a0;  1 drivers
v00000170d7c40550_0 .net *"_ivl_147", 0 0, L_00000170d7cf1890;  1 drivers
v00000170d7c3e250_0 .net *"_ivl_149", 0 0, L_00000170d7cf12f0;  1 drivers
v00000170d7c3f510_0 .net *"_ivl_15", 0 0, L_00000170d7c80390;  1 drivers
v00000170d7c3ebb0_0 .net *"_ivl_150", 0 0, L_00000170d7c9ba70;  1 drivers
v00000170d7c400f0_0 .net *"_ivl_153", 0 0, L_00000170d7cf1430;  1 drivers
v00000170d7c3f8d0_0 .net *"_ivl_155", 0 0, L_00000170d7cf23d0;  1 drivers
v00000170d7c3e9d0_0 .net *"_ivl_156", 0 0, L_00000170d7c9bfb0;  1 drivers
v00000170d7c3f5b0_0 .net *"_ivl_159", 0 0, L_00000170d7cf2290;  1 drivers
v00000170d7c3f650_0 .net *"_ivl_161", 0 0, L_00000170d7cf05d0;  1 drivers
v00000170d7c3e390_0 .net *"_ivl_162", 0 0, L_00000170d7c9b6f0;  1 drivers
v00000170d7c3f970_0 .net *"_ivl_165", 0 0, L_00000170d7cf0cb0;  1 drivers
v00000170d7c3e610_0 .net *"_ivl_167", 0 0, L_00000170d7cf0210;  1 drivers
v00000170d7c3e6b0_0 .net *"_ivl_168", 0 0, L_00000170d7c9b7d0;  1 drivers
v00000170d7c3fbf0_0 .net *"_ivl_17", 0 0, L_00000170d7c80a70;  1 drivers
v00000170d7c3e750_0 .net *"_ivl_171", 0 0, L_00000170d7cf1a70;  1 drivers
v00000170d7c3fd30_0 .net *"_ivl_173", 0 0, L_00000170d7cf1ed0;  1 drivers
v00000170d7c3e7f0_0 .net *"_ivl_174", 0 0, L_00000170d7c9b8b0;  1 drivers
v00000170d7c3ea70_0 .net *"_ivl_177", 0 0, L_00000170d7cf19d0;  1 drivers
v00000170d7c3fdd0_0 .net *"_ivl_179", 0 0, L_00000170d7cf0d50;  1 drivers
v00000170d7c3eb10_0 .net *"_ivl_18", 0 0, L_00000170d7c9c250;  1 drivers
v00000170d7c3fe70_0 .net *"_ivl_180", 0 0, L_00000170d7c9c020;  1 drivers
v00000170d7c3ecf0_0 .net *"_ivl_183", 0 0, L_00000170d7cf25b0;  1 drivers
v00000170d7c405f0_0 .net *"_ivl_185", 0 0, L_00000170d7cf0850;  1 drivers
v00000170d7c41130_0 .net *"_ivl_186", 0 0, L_00000170d7c9c090;  1 drivers
v00000170d7c41270_0 .net *"_ivl_190", 0 0, L_00000170d7cf14d0;  1 drivers
v00000170d7c40cd0_0 .net *"_ivl_192", 0 0, L_00000170d7cf1570;  1 drivers
v00000170d7c414f0_0 .net *"_ivl_194", 0 0, L_00000170d7cf0030;  1 drivers
v00000170d7c41810_0 .net *"_ivl_196", 0 0, L_00000170d7cf2330;  1 drivers
v00000170d7c40af0_0 .net *"_ivl_198", 0 0, L_00000170d7cf0350;  1 drivers
v00000170d7c40f50_0 .net *"_ivl_200", 0 0, L_00000170d7cf1750;  1 drivers
v00000170d7c418b0_0 .net *"_ivl_202", 0 0, L_00000170d7cf17f0;  1 drivers
v00000170d7c407d0_0 .net *"_ivl_204", 0 0, L_00000170d7cf03f0;  1 drivers
v00000170d7c40d70_0 .net *"_ivl_206", 0 0, L_00000170d7cf2010;  1 drivers
v00000170d7c41b30_0 .net *"_ivl_208", 0 0, L_00000170d7cf1930;  1 drivers
v00000170d7c41bd0_0 .net *"_ivl_21", 0 0, L_00000170d7c81150;  1 drivers
v00000170d7c41950_0 .net *"_ivl_210", 0 0, L_00000170d7cf2150;  1 drivers
v00000170d7c40e10_0 .net *"_ivl_212", 0 0, L_00000170d7cf0670;  1 drivers
v00000170d7c419f0_0 .net *"_ivl_214", 0 0, L_00000170d7cf21f0;  1 drivers
v00000170d7c41090_0 .net *"_ivl_216", 0 0, L_00000170d7cf2dd0;  1 drivers
v00000170d7c41c70_0 .net *"_ivl_218", 0 0, L_00000170d7cf3910;  1 drivers
v00000170d7c41590_0 .net *"_ivl_220", 0 0, L_00000170d7cf2b50;  1 drivers
v00000170d7c41d10_0 .net *"_ivl_222", 0 0, L_00000170d7cf2d30;  1 drivers
v00000170d7c40b90_0 .net *"_ivl_224", 0 0, L_00000170d7cf4630;  1 drivers
v00000170d7c411d0_0 .net *"_ivl_226", 0 0, L_00000170d7cf3ff0;  1 drivers
v00000170d7c41db0_0 .net *"_ivl_228", 0 0, L_00000170d7cf4310;  1 drivers
v00000170d7c40870_0 .net *"_ivl_23", 0 0, L_00000170d7c807f0;  1 drivers
v00000170d7c41310_0 .net *"_ivl_230", 0 0, L_00000170d7cf3c30;  1 drivers
v00000170d7c40ff0_0 .net *"_ivl_232", 0 0, L_00000170d7cf39b0;  1 drivers
v00000170d7c41e50_0 .net *"_ivl_234", 0 0, L_00000170d7cf37d0;  1 drivers
v00000170d7c41770_0 .net *"_ivl_236", 0 0, L_00000170d7cf3870;  1 drivers
v00000170d7c40eb0_0 .net *"_ivl_238", 0 0, L_00000170d7cf2e70;  1 drivers
v00000170d7c413b0_0 .net *"_ivl_24", 0 0, L_00000170d7c9cfe0;  1 drivers
v00000170d7c41450_0 .net *"_ivl_240", 0 0, L_00000170d7cf4090;  1 drivers
v00000170d7c40c30_0 .net *"_ivl_242", 0 0, L_00000170d7cf3cd0;  1 drivers
v00000170d7c41630_0 .net *"_ivl_244", 0 0, L_00000170d7cf4770;  1 drivers
v00000170d7c40a50_0 .net *"_ivl_246", 0 0, L_00000170d7cf4590;  1 drivers
v00000170d7c416d0_0 .net *"_ivl_248", 0 0, L_00000170d7cf4bd0;  1 drivers
v00000170d7c41a90_0 .net *"_ivl_250", 0 0, L_00000170d7cf4ef0;  1 drivers
v00000170d7c40910_0 .net *"_ivl_252", 0 0, L_00000170d7cf43b0;  1 drivers
v00000170d7c409b0_0 .net *"_ivl_254", 0 0, L_00000170d7cf4270;  1 drivers
v00000170d7b626b0_0 .net *"_ivl_256", 0 0, L_00000170d7cf2c90;  1 drivers
v00000170d7c42d00_0 .net *"_ivl_27", 0 0, L_00000170d7c80890;  1 drivers
v00000170d7c44420_0 .net *"_ivl_29", 0 0, L_00000170d7c80b10;  1 drivers
v00000170d7c426c0_0 .net *"_ivl_3", 0 0, L_00000170d7c7f8f0;  1 drivers
v00000170d7c438e0_0 .net *"_ivl_30", 0 0, L_00000170d7c9cd40;  1 drivers
v00000170d7c44240_0 .net *"_ivl_33", 0 0, L_00000170d7c80bb0;  1 drivers
v00000170d7c43480_0 .net *"_ivl_35", 0 0, L_00000170d7c80c50;  1 drivers
v00000170d7c42e40_0 .net *"_ivl_36", 0 0, L_00000170d7c9b990;  1 drivers
v00000170d7c44100_0 .net *"_ivl_39", 0 0, L_00000170d7cf0f30;  1 drivers
v00000170d7c435c0_0 .net *"_ivl_41", 0 0, L_00000170d7cf1b10;  1 drivers
v00000170d7c42440_0 .net *"_ivl_42", 0 0, L_00000170d7c9cdb0;  1 drivers
v00000170d7c42ee0_0 .net *"_ivl_45", 0 0, L_00000170d7cf1d90;  1 drivers
v00000170d7c43b60_0 .net *"_ivl_47", 0 0, L_00000170d7cf08f0;  1 drivers
v00000170d7c441a0_0 .net *"_ivl_48", 0 0, L_00000170d7c9bca0;  1 drivers
v00000170d7c42b20_0 .net *"_ivl_5", 0 0, L_00000170d7c7f990;  1 drivers
v00000170d7c43ac0_0 .net *"_ivl_51", 0 0, L_00000170d7cf0a30;  1 drivers
v00000170d7c43d40_0 .net *"_ivl_53", 0 0, L_00000170d7cf1f70;  1 drivers
v00000170d7c442e0_0 .net *"_ivl_54", 0 0, L_00000170d7c9ce20;  1 drivers
v00000170d7c424e0_0 .net *"_ivl_57", 0 0, L_00000170d7cf1e30;  1 drivers
v00000170d7c42da0_0 .net *"_ivl_59", 0 0, L_00000170d7cf1bb0;  1 drivers
v00000170d7c42c60_0 .net *"_ivl_6", 0 0, L_00000170d7c9cc60;  1 drivers
v00000170d7c433e0_0 .net *"_ivl_60", 0 0, L_00000170d7c9c9c0;  1 drivers
v00000170d7c43840_0 .net *"_ivl_63", 0 0, L_00000170d7ceff90;  1 drivers
v00000170d7c42760_0 .net *"_ivl_65", 0 0, L_00000170d7cf1610;  1 drivers
v00000170d7c43ca0_0 .net *"_ivl_66", 0 0, L_00000170d7c9bdf0;  1 drivers
v00000170d7c43340_0 .net *"_ivl_69", 0 0, L_00000170d7cf2650;  1 drivers
v00000170d7c429e0_0 .net *"_ivl_71", 0 0, L_00000170d7cf0e90;  1 drivers
v00000170d7c43200_0 .net *"_ivl_72", 0 0, L_00000170d7c9c2c0;  1 drivers
v00000170d7c43de0_0 .net *"_ivl_75", 0 0, L_00000170d7cf1c50;  1 drivers
v00000170d7c43c00_0 .net *"_ivl_77", 0 0, L_00000170d7cf2470;  1 drivers
v00000170d7c42620_0 .net *"_ivl_78", 0 0, L_00000170d7c9b680;  1 drivers
v00000170d7c42f80_0 .net *"_ivl_81", 0 0, L_00000170d7cf00d0;  1 drivers
v00000170d7c446a0_0 .net *"_ivl_83", 0 0, L_00000170d7cf1390;  1 drivers
v00000170d7c43700_0 .net *"_ivl_84", 0 0, L_00000170d7c9ca30;  1 drivers
v00000170d7c42800_0 .net *"_ivl_87", 0 0, L_00000170d7cf0990;  1 drivers
v00000170d7c42120_0 .net *"_ivl_89", 0 0, L_00000170d7cf16b0;  1 drivers
v00000170d7c437a0_0 .net *"_ivl_9", 0 0, L_00000170d7c7fa30;  1 drivers
v00000170d7c43e80_0 .net *"_ivl_90", 0 0, L_00000170d7c9be60;  1 drivers
v00000170d7c428a0_0 .net *"_ivl_93", 0 0, L_00000170d7cf0530;  1 drivers
v00000170d7c43020_0 .net *"_ivl_95", 0 0, L_00000170d7cf0fd0;  1 drivers
v00000170d7c44380_0 .net *"_ivl_96", 0 0, L_00000170d7c9c330;  1 drivers
v00000170d7c43980_0 .net *"_ivl_99", 0 0, L_00000170d7cf20b0;  1 drivers
v00000170d7c444c0_0 .net "a", 31 0, v00000170d7c505d0_0;  alias, 1 drivers
v00000170d7c42580_0 .net "b", 31 0, v00000170d7c51610_0;  alias, 1 drivers
v00000170d7c430c0_0 .net "out", 0 0, L_00000170d7c9c5d0;  alias, 1 drivers
v00000170d7c44560_0 .net "temp", 31 0, L_00000170d7cf0df0;  1 drivers
L_00000170d7c7f8f0 .part v00000170d7c505d0_0, 0, 1;
L_00000170d7c7f990 .part v00000170d7c51610_0, 0, 1;
L_00000170d7c7fa30 .part v00000170d7c505d0_0, 1, 1;
L_00000170d7c80250 .part v00000170d7c51610_0, 1, 1;
L_00000170d7c80390 .part v00000170d7c505d0_0, 2, 1;
L_00000170d7c80a70 .part v00000170d7c51610_0, 2, 1;
L_00000170d7c81150 .part v00000170d7c505d0_0, 3, 1;
L_00000170d7c807f0 .part v00000170d7c51610_0, 3, 1;
L_00000170d7c80890 .part v00000170d7c505d0_0, 4, 1;
L_00000170d7c80b10 .part v00000170d7c51610_0, 4, 1;
L_00000170d7c80bb0 .part v00000170d7c505d0_0, 5, 1;
L_00000170d7c80c50 .part v00000170d7c51610_0, 5, 1;
L_00000170d7cf0f30 .part v00000170d7c505d0_0, 6, 1;
L_00000170d7cf1b10 .part v00000170d7c51610_0, 6, 1;
L_00000170d7cf1d90 .part v00000170d7c505d0_0, 7, 1;
L_00000170d7cf08f0 .part v00000170d7c51610_0, 7, 1;
L_00000170d7cf0a30 .part v00000170d7c505d0_0, 8, 1;
L_00000170d7cf1f70 .part v00000170d7c51610_0, 8, 1;
L_00000170d7cf1e30 .part v00000170d7c505d0_0, 9, 1;
L_00000170d7cf1bb0 .part v00000170d7c51610_0, 9, 1;
L_00000170d7ceff90 .part v00000170d7c505d0_0, 10, 1;
L_00000170d7cf1610 .part v00000170d7c51610_0, 10, 1;
L_00000170d7cf2650 .part v00000170d7c505d0_0, 11, 1;
L_00000170d7cf0e90 .part v00000170d7c51610_0, 11, 1;
L_00000170d7cf1c50 .part v00000170d7c505d0_0, 12, 1;
L_00000170d7cf2470 .part v00000170d7c51610_0, 12, 1;
L_00000170d7cf00d0 .part v00000170d7c505d0_0, 13, 1;
L_00000170d7cf1390 .part v00000170d7c51610_0, 13, 1;
L_00000170d7cf0990 .part v00000170d7c505d0_0, 14, 1;
L_00000170d7cf16b0 .part v00000170d7c51610_0, 14, 1;
L_00000170d7cf0530 .part v00000170d7c505d0_0, 15, 1;
L_00000170d7cf0fd0 .part v00000170d7c51610_0, 15, 1;
L_00000170d7cf20b0 .part v00000170d7c505d0_0, 16, 1;
L_00000170d7cf26f0 .part v00000170d7c51610_0, 16, 1;
L_00000170d7cf1cf0 .part v00000170d7c505d0_0, 17, 1;
L_00000170d7cf0170 .part v00000170d7c51610_0, 17, 1;
L_00000170d7cf11b0 .part v00000170d7c505d0_0, 18, 1;
L_00000170d7cf0ad0 .part v00000170d7c51610_0, 18, 1;
L_00000170d7cf1250 .part v00000170d7c505d0_0, 19, 1;
L_00000170d7cf0c10 .part v00000170d7c51610_0, 19, 1;
L_00000170d7cf02b0 .part v00000170d7c505d0_0, 20, 1;
L_00000170d7cf0710 .part v00000170d7c51610_0, 20, 1;
L_00000170d7cf0490 .part v00000170d7c505d0_0, 21, 1;
L_00000170d7cf0b70 .part v00000170d7c51610_0, 21, 1;
L_00000170d7cf1070 .part v00000170d7c505d0_0, 22, 1;
L_00000170d7cf2510 .part v00000170d7c51610_0, 22, 1;
L_00000170d7cf1110 .part v00000170d7c505d0_0, 23, 1;
L_00000170d7cf07b0 .part v00000170d7c51610_0, 23, 1;
L_00000170d7cf1890 .part v00000170d7c505d0_0, 24, 1;
L_00000170d7cf12f0 .part v00000170d7c51610_0, 24, 1;
L_00000170d7cf1430 .part v00000170d7c505d0_0, 25, 1;
L_00000170d7cf23d0 .part v00000170d7c51610_0, 25, 1;
L_00000170d7cf2290 .part v00000170d7c505d0_0, 26, 1;
L_00000170d7cf05d0 .part v00000170d7c51610_0, 26, 1;
L_00000170d7cf0cb0 .part v00000170d7c505d0_0, 27, 1;
L_00000170d7cf0210 .part v00000170d7c51610_0, 27, 1;
L_00000170d7cf1a70 .part v00000170d7c505d0_0, 28, 1;
L_00000170d7cf1ed0 .part v00000170d7c51610_0, 28, 1;
L_00000170d7cf19d0 .part v00000170d7c505d0_0, 29, 1;
L_00000170d7cf0d50 .part v00000170d7c51610_0, 29, 1;
L_00000170d7cf25b0 .part v00000170d7c505d0_0, 30, 1;
L_00000170d7cf0850 .part v00000170d7c51610_0, 30, 1;
LS_00000170d7cf0df0_0_0 .concat8 [ 1 1 1 1], L_00000170d7c9ce90, L_00000170d7c9cc60, L_00000170d7c9bbc0, L_00000170d7c9c250;
LS_00000170d7cf0df0_0_4 .concat8 [ 1 1 1 1], L_00000170d7c9cfe0, L_00000170d7c9cd40, L_00000170d7c9b990, L_00000170d7c9cdb0;
LS_00000170d7cf0df0_0_8 .concat8 [ 1 1 1 1], L_00000170d7c9bca0, L_00000170d7c9ce20, L_00000170d7c9c9c0, L_00000170d7c9bdf0;
LS_00000170d7cf0df0_0_12 .concat8 [ 1 1 1 1], L_00000170d7c9c2c0, L_00000170d7c9b680, L_00000170d7c9ca30, L_00000170d7c9be60;
LS_00000170d7cf0df0_0_16 .concat8 [ 1 1 1 1], L_00000170d7c9c330, L_00000170d7c9cf00, L_00000170d7c9caa0, L_00000170d7c9c560;
LS_00000170d7cf0df0_0_20 .concat8 [ 1 1 1 1], L_00000170d7c9cf70, L_00000170d7c9d0c0, L_00000170d7c9bf40, L_00000170d7c9d130;
LS_00000170d7cf0df0_0_24 .concat8 [ 1 1 1 1], L_00000170d7c9d1a0, L_00000170d7c9ba70, L_00000170d7c9bfb0, L_00000170d7c9b6f0;
LS_00000170d7cf0df0_0_28 .concat8 [ 1 1 1 1], L_00000170d7c9b7d0, L_00000170d7c9b8b0, L_00000170d7c9c020, L_00000170d7c9c090;
LS_00000170d7cf0df0_1_0 .concat8 [ 4 4 4 4], LS_00000170d7cf0df0_0_0, LS_00000170d7cf0df0_0_4, LS_00000170d7cf0df0_0_8, LS_00000170d7cf0df0_0_12;
LS_00000170d7cf0df0_1_4 .concat8 [ 4 4 4 4], LS_00000170d7cf0df0_0_16, LS_00000170d7cf0df0_0_20, LS_00000170d7cf0df0_0_24, LS_00000170d7cf0df0_0_28;
L_00000170d7cf0df0 .concat8 [ 16 16 0 0], LS_00000170d7cf0df0_1_0, LS_00000170d7cf0df0_1_4;
L_00000170d7cf14d0 .part v00000170d7c505d0_0, 31, 1;
L_00000170d7cf1570 .part v00000170d7c51610_0, 31, 1;
L_00000170d7cf0030 .part L_00000170d7cf0df0, 0, 1;
L_00000170d7cf2330 .part L_00000170d7cf0df0, 1, 1;
L_00000170d7cf0350 .part L_00000170d7cf0df0, 2, 1;
L_00000170d7cf1750 .part L_00000170d7cf0df0, 3, 1;
L_00000170d7cf17f0 .part L_00000170d7cf0df0, 4, 1;
L_00000170d7cf03f0 .part L_00000170d7cf0df0, 5, 1;
L_00000170d7cf2010 .part L_00000170d7cf0df0, 6, 1;
L_00000170d7cf1930 .part L_00000170d7cf0df0, 7, 1;
L_00000170d7cf2150 .part L_00000170d7cf0df0, 8, 1;
L_00000170d7cf0670 .part L_00000170d7cf0df0, 9, 1;
L_00000170d7cf21f0 .part L_00000170d7cf0df0, 10, 1;
L_00000170d7cf2dd0 .part L_00000170d7cf0df0, 11, 1;
L_00000170d7cf3910 .part L_00000170d7cf0df0, 12, 1;
L_00000170d7cf2b50 .part L_00000170d7cf0df0, 13, 1;
L_00000170d7cf2d30 .part L_00000170d7cf0df0, 14, 1;
L_00000170d7cf4630 .part L_00000170d7cf0df0, 15, 1;
L_00000170d7cf3ff0 .part L_00000170d7cf0df0, 16, 1;
L_00000170d7cf4310 .part L_00000170d7cf0df0, 17, 1;
L_00000170d7cf3c30 .part L_00000170d7cf0df0, 18, 1;
L_00000170d7cf39b0 .part L_00000170d7cf0df0, 19, 1;
L_00000170d7cf37d0 .part L_00000170d7cf0df0, 20, 1;
L_00000170d7cf3870 .part L_00000170d7cf0df0, 21, 1;
L_00000170d7cf2e70 .part L_00000170d7cf0df0, 22, 1;
L_00000170d7cf4090 .part L_00000170d7cf0df0, 23, 1;
L_00000170d7cf3cd0 .part L_00000170d7cf0df0, 24, 1;
L_00000170d7cf4770 .part L_00000170d7cf0df0, 25, 1;
L_00000170d7cf4590 .part L_00000170d7cf0df0, 26, 1;
L_00000170d7cf4bd0 .part L_00000170d7cf0df0, 27, 1;
L_00000170d7cf4ef0 .part L_00000170d7cf0df0, 28, 1;
L_00000170d7cf43b0 .part L_00000170d7cf0df0, 29, 1;
L_00000170d7cf4270 .part L_00000170d7cf0df0, 30, 1;
L_00000170d7cf2c90 .part L_00000170d7cf0df0, 31, 1;
S_00000170d7a082c0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_00000170d7a09cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000170d7bd8500 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_00000170d7c9c950 .functor NOT 1, L_00000170d7c7f850, C4<0>, C4<0>, C4<0>;
v00000170d7c43a20_0 .net "A", 31 0, v00000170d7c505d0_0;  alias, 1 drivers
v00000170d7c43f20_0 .net "ALUOP", 3 0, v00000170d7c421c0_0;  alias, 1 drivers
v00000170d7c41fe0_0 .net "B", 31 0, v00000170d7c51610_0;  alias, 1 drivers
v00000170d7c43fc0_0 .var "CF", 0 0;
v00000170d7c44060_0 .net "ZF", 0 0, L_00000170d7c9c950;  alias, 1 drivers
v00000170d7c44600_0 .net *"_ivl_1", 0 0, L_00000170d7c7f850;  1 drivers
v00000170d7c42080_0 .var "res", 31 0;
E_00000170d7bd8580 .event anyedge, v00000170d7c43f20_0, v00000170d7c444c0_0, v00000170d7c42580_0, v00000170d7c43fc0_0;
L_00000170d7c7f850 .reduce/or v00000170d7c42080_0;
S_00000170d7a08450 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_00000170d7a09cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000170d7bf8e90 .param/l "add" 0 9 6, C4<000000100000>;
P_00000170d7bf8ec8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000170d7bf8f00 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000170d7bf8f38 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000170d7bf8f70 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000170d7bf8fa8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000170d7bf8fe0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000170d7bf9018 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000170d7bf9050 .param/l "j" 0 9 19, C4<000010000000>;
P_00000170d7bf9088 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000170d7bf90c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000170d7bf90f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000170d7bf9130 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000170d7bf9168 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000170d7bf91a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000170d7bf91d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000170d7bf9210 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000170d7bf9248 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000170d7bf9280 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000170d7bf92b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000170d7bf92f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000170d7bf9328 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000170d7bf9360 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000170d7bf9398 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000170d7bf93d0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000170d7c421c0_0 .var "ALU_OP", 3 0;
v00000170d7c42300_0 .net "opcode", 11 0, v00000170d7c516b0_0;  alias, 1 drivers
E_00000170d7bd8540 .event anyedge, v00000170d7b4df60_0;
S_00000170d7a4d960 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_00000170d799d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v00000170d7c4dab0_0 .net "EX1_forward_to_B", 31 0, v00000170d7c4e910_0;  alias, 1 drivers
v00000170d7c4e690_0 .net "EX_PFC", 31 0, v00000170d7c4f4f0_0;  alias, 1 drivers
v00000170d7c4f3b0_0 .net "EX_PFC_to_IF", 31 0, L_00000170d7c7f7b0;  alias, 1 drivers
v00000170d7c4ee10_0 .net "alu_selA", 1 0, L_00000170d7c82190;  alias, 1 drivers
v00000170d7c4f590_0 .net "alu_selB", 1 0, L_00000170d7c84b70;  alias, 1 drivers
v00000170d7c4f630_0 .net "ex_haz", 31 0, v00000170d7c3f010_0;  alias, 1 drivers
v00000170d7c4f9f0_0 .net "id_haz", 31 0, L_00000170d7c810b0;  alias, 1 drivers
v00000170d7c4f270_0 .net "is_jr", 0 0, v00000170d7c4f090_0;  alias, 1 drivers
v00000170d7c4de70_0 .net "mem_haz", 31 0, L_00000170d7d006a0;  alias, 1 drivers
v00000170d7c4eaf0_0 .net "oper1", 31 0, L_00000170d7c872d0;  alias, 1 drivers
v00000170d7c4e2d0_0 .net "oper2", 31 0, L_00000170d7c9cb10;  alias, 1 drivers
v00000170d7c4f810_0 .net "pc", 31 0, v00000170d7c4ea50_0;  alias, 1 drivers
v00000170d7c4f310_0 .net "rs1", 31 0, v00000170d7c4e5f0_0;  alias, 1 drivers
v00000170d7c4e370_0 .net "rs2_in", 31 0, v00000170d7c4db50_0;  alias, 1 drivers
v00000170d7c4e9b0_0 .net "rs2_out", 31 0, L_00000170d7c9c8e0;  alias, 1 drivers
v00000170d7c4f450_0 .net "store_rs2_forward", 1 0, L_00000170d7c84a30;  alias, 1 drivers
L_00000170d7c7f7b0 .functor MUXZ 32, v00000170d7c4f4f0_0, L_00000170d7c872d0, v00000170d7c4f090_0, C4<>;
S_00000170d7a4daf0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_00000170d7a4d960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000170d7bd8780 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000170d7c85970 .functor NOT 1, L_00000170d7c81290, C4<0>, C4<0>, C4<0>;
L_00000170d7c861c0 .functor NOT 1, L_00000170d7c80430, C4<0>, C4<0>, C4<0>;
L_00000170d7c86230 .functor NOT 1, L_00000170d7c80610, C4<0>, C4<0>, C4<0>;
L_00000170d7c86690 .functor NOT 1, L_00000170d7c7ffd0, C4<0>, C4<0>, C4<0>;
L_00000170d7c860e0 .functor AND 32, L_00000170d7c85740, v00000170d7c4e5f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000170d7c86310 .functor AND 32, L_00000170d7c86150, L_00000170d7d006a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000170d7c86380 .functor OR 32, L_00000170d7c860e0, L_00000170d7c86310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000170d7c86770 .functor AND 32, L_00000170d7c86620, v00000170d7c3f010_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000170d7c87030 .functor OR 32, L_00000170d7c86380, L_00000170d7c86770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000170d7c86fc0 .functor AND 32, L_00000170d7c859e0, L_00000170d7c810b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000170d7c872d0 .functor OR 32, L_00000170d7c87030, L_00000170d7c86fc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000170d7c45820_0 .net *"_ivl_1", 0 0, L_00000170d7c81290;  1 drivers
v00000170d7c458c0_0 .net *"_ivl_13", 0 0, L_00000170d7c80610;  1 drivers
v00000170d7c45a00_0 .net *"_ivl_14", 0 0, L_00000170d7c86230;  1 drivers
v00000170d7c45be0_0 .net *"_ivl_19", 0 0, L_00000170d7c7fe90;  1 drivers
v00000170d7c45d20_0 .net *"_ivl_2", 0 0, L_00000170d7c85970;  1 drivers
v00000170d7c48350_0 .net *"_ivl_23", 0 0, L_00000170d7c815b0;  1 drivers
v00000170d7c48df0_0 .net *"_ivl_27", 0 0, L_00000170d7c7ffd0;  1 drivers
v00000170d7c47c70_0 .net *"_ivl_28", 0 0, L_00000170d7c86690;  1 drivers
v00000170d7c48670_0 .net *"_ivl_33", 0 0, L_00000170d7c7fcb0;  1 drivers
v00000170d7c49390_0 .net *"_ivl_37", 0 0, L_00000170d7c813d0;  1 drivers
v00000170d7c47810_0 .net *"_ivl_40", 31 0, L_00000170d7c860e0;  1 drivers
v00000170d7c49570_0 .net *"_ivl_42", 31 0, L_00000170d7c86310;  1 drivers
v00000170d7c48530_0 .net *"_ivl_44", 31 0, L_00000170d7c86380;  1 drivers
v00000170d7c49610_0 .net *"_ivl_46", 31 0, L_00000170d7c86770;  1 drivers
v00000170d7c48170_0 .net *"_ivl_48", 31 0, L_00000170d7c87030;  1 drivers
v00000170d7c47e50_0 .net *"_ivl_50", 31 0, L_00000170d7c86fc0;  1 drivers
v00000170d7c48ad0_0 .net *"_ivl_7", 0 0, L_00000170d7c80430;  1 drivers
v00000170d7c497f0_0 .net *"_ivl_8", 0 0, L_00000170d7c861c0;  1 drivers
v00000170d7c49f70_0 .net "ina", 31 0, v00000170d7c4e5f0_0;  alias, 1 drivers
v00000170d7c48f30_0 .net "inb", 31 0, L_00000170d7d006a0;  alias, 1 drivers
v00000170d7c49890_0 .net "inc", 31 0, v00000170d7c3f010_0;  alias, 1 drivers
v00000170d7c49e30_0 .net "ind", 31 0, L_00000170d7c810b0;  alias, 1 drivers
v00000170d7c48d50_0 .net "out", 31 0, L_00000170d7c872d0;  alias, 1 drivers
v00000170d7c479f0_0 .net "s0", 31 0, L_00000170d7c85740;  1 drivers
v00000170d7c49b10_0 .net "s1", 31 0, L_00000170d7c86150;  1 drivers
v00000170d7c47db0_0 .net "s2", 31 0, L_00000170d7c86620;  1 drivers
v00000170d7c49430_0 .net "s3", 31 0, L_00000170d7c859e0;  1 drivers
v00000170d7c492f0_0 .net "sel", 1 0, L_00000170d7c82190;  alias, 1 drivers
L_00000170d7c81290 .part L_00000170d7c82190, 1, 1;
LS_00000170d7c811f0_0_0 .concat [ 1 1 1 1], L_00000170d7c85970, L_00000170d7c85970, L_00000170d7c85970, L_00000170d7c85970;
LS_00000170d7c811f0_0_4 .concat [ 1 1 1 1], L_00000170d7c85970, L_00000170d7c85970, L_00000170d7c85970, L_00000170d7c85970;
LS_00000170d7c811f0_0_8 .concat [ 1 1 1 1], L_00000170d7c85970, L_00000170d7c85970, L_00000170d7c85970, L_00000170d7c85970;
LS_00000170d7c811f0_0_12 .concat [ 1 1 1 1], L_00000170d7c85970, L_00000170d7c85970, L_00000170d7c85970, L_00000170d7c85970;
LS_00000170d7c811f0_0_16 .concat [ 1 1 1 1], L_00000170d7c85970, L_00000170d7c85970, L_00000170d7c85970, L_00000170d7c85970;
LS_00000170d7c811f0_0_20 .concat [ 1 1 1 1], L_00000170d7c85970, L_00000170d7c85970, L_00000170d7c85970, L_00000170d7c85970;
LS_00000170d7c811f0_0_24 .concat [ 1 1 1 1], L_00000170d7c85970, L_00000170d7c85970, L_00000170d7c85970, L_00000170d7c85970;
LS_00000170d7c811f0_0_28 .concat [ 1 1 1 1], L_00000170d7c85970, L_00000170d7c85970, L_00000170d7c85970, L_00000170d7c85970;
LS_00000170d7c811f0_1_0 .concat [ 4 4 4 4], LS_00000170d7c811f0_0_0, LS_00000170d7c811f0_0_4, LS_00000170d7c811f0_0_8, LS_00000170d7c811f0_0_12;
LS_00000170d7c811f0_1_4 .concat [ 4 4 4 4], LS_00000170d7c811f0_0_16, LS_00000170d7c811f0_0_20, LS_00000170d7c811f0_0_24, LS_00000170d7c811f0_0_28;
L_00000170d7c811f0 .concat [ 16 16 0 0], LS_00000170d7c811f0_1_0, LS_00000170d7c811f0_1_4;
L_00000170d7c80430 .part L_00000170d7c82190, 0, 1;
LS_00000170d7c81790_0_0 .concat [ 1 1 1 1], L_00000170d7c861c0, L_00000170d7c861c0, L_00000170d7c861c0, L_00000170d7c861c0;
LS_00000170d7c81790_0_4 .concat [ 1 1 1 1], L_00000170d7c861c0, L_00000170d7c861c0, L_00000170d7c861c0, L_00000170d7c861c0;
LS_00000170d7c81790_0_8 .concat [ 1 1 1 1], L_00000170d7c861c0, L_00000170d7c861c0, L_00000170d7c861c0, L_00000170d7c861c0;
LS_00000170d7c81790_0_12 .concat [ 1 1 1 1], L_00000170d7c861c0, L_00000170d7c861c0, L_00000170d7c861c0, L_00000170d7c861c0;
LS_00000170d7c81790_0_16 .concat [ 1 1 1 1], L_00000170d7c861c0, L_00000170d7c861c0, L_00000170d7c861c0, L_00000170d7c861c0;
LS_00000170d7c81790_0_20 .concat [ 1 1 1 1], L_00000170d7c861c0, L_00000170d7c861c0, L_00000170d7c861c0, L_00000170d7c861c0;
LS_00000170d7c81790_0_24 .concat [ 1 1 1 1], L_00000170d7c861c0, L_00000170d7c861c0, L_00000170d7c861c0, L_00000170d7c861c0;
LS_00000170d7c81790_0_28 .concat [ 1 1 1 1], L_00000170d7c861c0, L_00000170d7c861c0, L_00000170d7c861c0, L_00000170d7c861c0;
LS_00000170d7c81790_1_0 .concat [ 4 4 4 4], LS_00000170d7c81790_0_0, LS_00000170d7c81790_0_4, LS_00000170d7c81790_0_8, LS_00000170d7c81790_0_12;
LS_00000170d7c81790_1_4 .concat [ 4 4 4 4], LS_00000170d7c81790_0_16, LS_00000170d7c81790_0_20, LS_00000170d7c81790_0_24, LS_00000170d7c81790_0_28;
L_00000170d7c81790 .concat [ 16 16 0 0], LS_00000170d7c81790_1_0, LS_00000170d7c81790_1_4;
L_00000170d7c80610 .part L_00000170d7c82190, 1, 1;
LS_00000170d7c7fd50_0_0 .concat [ 1 1 1 1], L_00000170d7c86230, L_00000170d7c86230, L_00000170d7c86230, L_00000170d7c86230;
LS_00000170d7c7fd50_0_4 .concat [ 1 1 1 1], L_00000170d7c86230, L_00000170d7c86230, L_00000170d7c86230, L_00000170d7c86230;
LS_00000170d7c7fd50_0_8 .concat [ 1 1 1 1], L_00000170d7c86230, L_00000170d7c86230, L_00000170d7c86230, L_00000170d7c86230;
LS_00000170d7c7fd50_0_12 .concat [ 1 1 1 1], L_00000170d7c86230, L_00000170d7c86230, L_00000170d7c86230, L_00000170d7c86230;
LS_00000170d7c7fd50_0_16 .concat [ 1 1 1 1], L_00000170d7c86230, L_00000170d7c86230, L_00000170d7c86230, L_00000170d7c86230;
LS_00000170d7c7fd50_0_20 .concat [ 1 1 1 1], L_00000170d7c86230, L_00000170d7c86230, L_00000170d7c86230, L_00000170d7c86230;
LS_00000170d7c7fd50_0_24 .concat [ 1 1 1 1], L_00000170d7c86230, L_00000170d7c86230, L_00000170d7c86230, L_00000170d7c86230;
LS_00000170d7c7fd50_0_28 .concat [ 1 1 1 1], L_00000170d7c86230, L_00000170d7c86230, L_00000170d7c86230, L_00000170d7c86230;
LS_00000170d7c7fd50_1_0 .concat [ 4 4 4 4], LS_00000170d7c7fd50_0_0, LS_00000170d7c7fd50_0_4, LS_00000170d7c7fd50_0_8, LS_00000170d7c7fd50_0_12;
LS_00000170d7c7fd50_1_4 .concat [ 4 4 4 4], LS_00000170d7c7fd50_0_16, LS_00000170d7c7fd50_0_20, LS_00000170d7c7fd50_0_24, LS_00000170d7c7fd50_0_28;
L_00000170d7c7fd50 .concat [ 16 16 0 0], LS_00000170d7c7fd50_1_0, LS_00000170d7c7fd50_1_4;
L_00000170d7c7fe90 .part L_00000170d7c82190, 0, 1;
LS_00000170d7c80ed0_0_0 .concat [ 1 1 1 1], L_00000170d7c7fe90, L_00000170d7c7fe90, L_00000170d7c7fe90, L_00000170d7c7fe90;
LS_00000170d7c80ed0_0_4 .concat [ 1 1 1 1], L_00000170d7c7fe90, L_00000170d7c7fe90, L_00000170d7c7fe90, L_00000170d7c7fe90;
LS_00000170d7c80ed0_0_8 .concat [ 1 1 1 1], L_00000170d7c7fe90, L_00000170d7c7fe90, L_00000170d7c7fe90, L_00000170d7c7fe90;
LS_00000170d7c80ed0_0_12 .concat [ 1 1 1 1], L_00000170d7c7fe90, L_00000170d7c7fe90, L_00000170d7c7fe90, L_00000170d7c7fe90;
LS_00000170d7c80ed0_0_16 .concat [ 1 1 1 1], L_00000170d7c7fe90, L_00000170d7c7fe90, L_00000170d7c7fe90, L_00000170d7c7fe90;
LS_00000170d7c80ed0_0_20 .concat [ 1 1 1 1], L_00000170d7c7fe90, L_00000170d7c7fe90, L_00000170d7c7fe90, L_00000170d7c7fe90;
LS_00000170d7c80ed0_0_24 .concat [ 1 1 1 1], L_00000170d7c7fe90, L_00000170d7c7fe90, L_00000170d7c7fe90, L_00000170d7c7fe90;
LS_00000170d7c80ed0_0_28 .concat [ 1 1 1 1], L_00000170d7c7fe90, L_00000170d7c7fe90, L_00000170d7c7fe90, L_00000170d7c7fe90;
LS_00000170d7c80ed0_1_0 .concat [ 4 4 4 4], LS_00000170d7c80ed0_0_0, LS_00000170d7c80ed0_0_4, LS_00000170d7c80ed0_0_8, LS_00000170d7c80ed0_0_12;
LS_00000170d7c80ed0_1_4 .concat [ 4 4 4 4], LS_00000170d7c80ed0_0_16, LS_00000170d7c80ed0_0_20, LS_00000170d7c80ed0_0_24, LS_00000170d7c80ed0_0_28;
L_00000170d7c80ed0 .concat [ 16 16 0 0], LS_00000170d7c80ed0_1_0, LS_00000170d7c80ed0_1_4;
L_00000170d7c815b0 .part L_00000170d7c82190, 1, 1;
LS_00000170d7c80e30_0_0 .concat [ 1 1 1 1], L_00000170d7c815b0, L_00000170d7c815b0, L_00000170d7c815b0, L_00000170d7c815b0;
LS_00000170d7c80e30_0_4 .concat [ 1 1 1 1], L_00000170d7c815b0, L_00000170d7c815b0, L_00000170d7c815b0, L_00000170d7c815b0;
LS_00000170d7c80e30_0_8 .concat [ 1 1 1 1], L_00000170d7c815b0, L_00000170d7c815b0, L_00000170d7c815b0, L_00000170d7c815b0;
LS_00000170d7c80e30_0_12 .concat [ 1 1 1 1], L_00000170d7c815b0, L_00000170d7c815b0, L_00000170d7c815b0, L_00000170d7c815b0;
LS_00000170d7c80e30_0_16 .concat [ 1 1 1 1], L_00000170d7c815b0, L_00000170d7c815b0, L_00000170d7c815b0, L_00000170d7c815b0;
LS_00000170d7c80e30_0_20 .concat [ 1 1 1 1], L_00000170d7c815b0, L_00000170d7c815b0, L_00000170d7c815b0, L_00000170d7c815b0;
LS_00000170d7c80e30_0_24 .concat [ 1 1 1 1], L_00000170d7c815b0, L_00000170d7c815b0, L_00000170d7c815b0, L_00000170d7c815b0;
LS_00000170d7c80e30_0_28 .concat [ 1 1 1 1], L_00000170d7c815b0, L_00000170d7c815b0, L_00000170d7c815b0, L_00000170d7c815b0;
LS_00000170d7c80e30_1_0 .concat [ 4 4 4 4], LS_00000170d7c80e30_0_0, LS_00000170d7c80e30_0_4, LS_00000170d7c80e30_0_8, LS_00000170d7c80e30_0_12;
LS_00000170d7c80e30_1_4 .concat [ 4 4 4 4], LS_00000170d7c80e30_0_16, LS_00000170d7c80e30_0_20, LS_00000170d7c80e30_0_24, LS_00000170d7c80e30_0_28;
L_00000170d7c80e30 .concat [ 16 16 0 0], LS_00000170d7c80e30_1_0, LS_00000170d7c80e30_1_4;
L_00000170d7c7ffd0 .part L_00000170d7c82190, 0, 1;
LS_00000170d7c7ff30_0_0 .concat [ 1 1 1 1], L_00000170d7c86690, L_00000170d7c86690, L_00000170d7c86690, L_00000170d7c86690;
LS_00000170d7c7ff30_0_4 .concat [ 1 1 1 1], L_00000170d7c86690, L_00000170d7c86690, L_00000170d7c86690, L_00000170d7c86690;
LS_00000170d7c7ff30_0_8 .concat [ 1 1 1 1], L_00000170d7c86690, L_00000170d7c86690, L_00000170d7c86690, L_00000170d7c86690;
LS_00000170d7c7ff30_0_12 .concat [ 1 1 1 1], L_00000170d7c86690, L_00000170d7c86690, L_00000170d7c86690, L_00000170d7c86690;
LS_00000170d7c7ff30_0_16 .concat [ 1 1 1 1], L_00000170d7c86690, L_00000170d7c86690, L_00000170d7c86690, L_00000170d7c86690;
LS_00000170d7c7ff30_0_20 .concat [ 1 1 1 1], L_00000170d7c86690, L_00000170d7c86690, L_00000170d7c86690, L_00000170d7c86690;
LS_00000170d7c7ff30_0_24 .concat [ 1 1 1 1], L_00000170d7c86690, L_00000170d7c86690, L_00000170d7c86690, L_00000170d7c86690;
LS_00000170d7c7ff30_0_28 .concat [ 1 1 1 1], L_00000170d7c86690, L_00000170d7c86690, L_00000170d7c86690, L_00000170d7c86690;
LS_00000170d7c7ff30_1_0 .concat [ 4 4 4 4], LS_00000170d7c7ff30_0_0, LS_00000170d7c7ff30_0_4, LS_00000170d7c7ff30_0_8, LS_00000170d7c7ff30_0_12;
LS_00000170d7c7ff30_1_4 .concat [ 4 4 4 4], LS_00000170d7c7ff30_0_16, LS_00000170d7c7ff30_0_20, LS_00000170d7c7ff30_0_24, LS_00000170d7c7ff30_0_28;
L_00000170d7c7ff30 .concat [ 16 16 0 0], LS_00000170d7c7ff30_1_0, LS_00000170d7c7ff30_1_4;
L_00000170d7c7fcb0 .part L_00000170d7c82190, 1, 1;
LS_00000170d7c81330_0_0 .concat [ 1 1 1 1], L_00000170d7c7fcb0, L_00000170d7c7fcb0, L_00000170d7c7fcb0, L_00000170d7c7fcb0;
LS_00000170d7c81330_0_4 .concat [ 1 1 1 1], L_00000170d7c7fcb0, L_00000170d7c7fcb0, L_00000170d7c7fcb0, L_00000170d7c7fcb0;
LS_00000170d7c81330_0_8 .concat [ 1 1 1 1], L_00000170d7c7fcb0, L_00000170d7c7fcb0, L_00000170d7c7fcb0, L_00000170d7c7fcb0;
LS_00000170d7c81330_0_12 .concat [ 1 1 1 1], L_00000170d7c7fcb0, L_00000170d7c7fcb0, L_00000170d7c7fcb0, L_00000170d7c7fcb0;
LS_00000170d7c81330_0_16 .concat [ 1 1 1 1], L_00000170d7c7fcb0, L_00000170d7c7fcb0, L_00000170d7c7fcb0, L_00000170d7c7fcb0;
LS_00000170d7c81330_0_20 .concat [ 1 1 1 1], L_00000170d7c7fcb0, L_00000170d7c7fcb0, L_00000170d7c7fcb0, L_00000170d7c7fcb0;
LS_00000170d7c81330_0_24 .concat [ 1 1 1 1], L_00000170d7c7fcb0, L_00000170d7c7fcb0, L_00000170d7c7fcb0, L_00000170d7c7fcb0;
LS_00000170d7c81330_0_28 .concat [ 1 1 1 1], L_00000170d7c7fcb0, L_00000170d7c7fcb0, L_00000170d7c7fcb0, L_00000170d7c7fcb0;
LS_00000170d7c81330_1_0 .concat [ 4 4 4 4], LS_00000170d7c81330_0_0, LS_00000170d7c81330_0_4, LS_00000170d7c81330_0_8, LS_00000170d7c81330_0_12;
LS_00000170d7c81330_1_4 .concat [ 4 4 4 4], LS_00000170d7c81330_0_16, LS_00000170d7c81330_0_20, LS_00000170d7c81330_0_24, LS_00000170d7c81330_0_28;
L_00000170d7c81330 .concat [ 16 16 0 0], LS_00000170d7c81330_1_0, LS_00000170d7c81330_1_4;
L_00000170d7c813d0 .part L_00000170d7c82190, 0, 1;
LS_00000170d7c81510_0_0 .concat [ 1 1 1 1], L_00000170d7c813d0, L_00000170d7c813d0, L_00000170d7c813d0, L_00000170d7c813d0;
LS_00000170d7c81510_0_4 .concat [ 1 1 1 1], L_00000170d7c813d0, L_00000170d7c813d0, L_00000170d7c813d0, L_00000170d7c813d0;
LS_00000170d7c81510_0_8 .concat [ 1 1 1 1], L_00000170d7c813d0, L_00000170d7c813d0, L_00000170d7c813d0, L_00000170d7c813d0;
LS_00000170d7c81510_0_12 .concat [ 1 1 1 1], L_00000170d7c813d0, L_00000170d7c813d0, L_00000170d7c813d0, L_00000170d7c813d0;
LS_00000170d7c81510_0_16 .concat [ 1 1 1 1], L_00000170d7c813d0, L_00000170d7c813d0, L_00000170d7c813d0, L_00000170d7c813d0;
LS_00000170d7c81510_0_20 .concat [ 1 1 1 1], L_00000170d7c813d0, L_00000170d7c813d0, L_00000170d7c813d0, L_00000170d7c813d0;
LS_00000170d7c81510_0_24 .concat [ 1 1 1 1], L_00000170d7c813d0, L_00000170d7c813d0, L_00000170d7c813d0, L_00000170d7c813d0;
LS_00000170d7c81510_0_28 .concat [ 1 1 1 1], L_00000170d7c813d0, L_00000170d7c813d0, L_00000170d7c813d0, L_00000170d7c813d0;
LS_00000170d7c81510_1_0 .concat [ 4 4 4 4], LS_00000170d7c81510_0_0, LS_00000170d7c81510_0_4, LS_00000170d7c81510_0_8, LS_00000170d7c81510_0_12;
LS_00000170d7c81510_1_4 .concat [ 4 4 4 4], LS_00000170d7c81510_0_16, LS_00000170d7c81510_0_20, LS_00000170d7c81510_0_24, LS_00000170d7c81510_0_28;
L_00000170d7c81510 .concat [ 16 16 0 0], LS_00000170d7c81510_1_0, LS_00000170d7c81510_1_4;
S_00000170d7a40a00 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000170d7a4daf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000170d7c85740 .functor AND 32, L_00000170d7c811f0, L_00000170d7c81790, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000170d7c45320_0 .net "in1", 31 0, L_00000170d7c811f0;  1 drivers
v00000170d7c44f60_0 .net "in2", 31 0, L_00000170d7c81790;  1 drivers
v00000170d7c44c40_0 .net "out", 31 0, L_00000170d7c85740;  alias, 1 drivers
S_00000170d7a40b90 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000170d7a4daf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000170d7c86150 .functor AND 32, L_00000170d7c7fd50, L_00000170d7c80ed0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000170d7c45460_0 .net "in1", 31 0, L_00000170d7c7fd50;  1 drivers
v00000170d7c44ce0_0 .net "in2", 31 0, L_00000170d7c80ed0;  1 drivers
v00000170d7c450a0_0 .net "out", 31 0, L_00000170d7c86150;  alias, 1 drivers
S_00000170d79ec4a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000170d7a4daf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000170d7c86620 .functor AND 32, L_00000170d7c80e30, L_00000170d7c7ff30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000170d7c45500_0 .net "in1", 31 0, L_00000170d7c80e30;  1 drivers
v00000170d7c45960_0 .net "in2", 31 0, L_00000170d7c7ff30;  1 drivers
v00000170d7c453c0_0 .net "out", 31 0, L_00000170d7c86620;  alias, 1 drivers
S_00000170d7c47150 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000170d7a4daf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000170d7c859e0 .functor AND 32, L_00000170d7c81330, L_00000170d7c81510, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000170d7c455a0_0 .net "in1", 31 0, L_00000170d7c81330;  1 drivers
v00000170d7c45640_0 .net "in2", 31 0, L_00000170d7c81510;  1 drivers
v00000170d7c456e0_0 .net "out", 31 0, L_00000170d7c859e0;  alias, 1 drivers
S_00000170d7c46980 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_00000170d7a4d960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000170d7bd7ac0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000170d7c87260 .functor NOT 1, L_00000170d7c81e70, C4<0>, C4<0>, C4<0>;
L_00000170d7c870a0 .functor NOT 1, L_00000170d7c7fb70, C4<0>, C4<0>, C4<0>;
L_00000170d7c871f0 .functor NOT 1, L_00000170d7c802f0, C4<0>, C4<0>, C4<0>;
L_00000170d7c9bed0 .functor NOT 1, L_00000170d7c80570, C4<0>, C4<0>, C4<0>;
L_00000170d7c9b840 .functor AND 32, L_00000170d7c87110, v00000170d7c4e910_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000170d7c9cbf0 .functor AND 32, L_00000170d7c87180, L_00000170d7d006a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000170d7c9c480 .functor OR 32, L_00000170d7c9b840, L_00000170d7c9cbf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000170d7c9d050 .functor AND 32, L_00000170d7bbdc90, v00000170d7c3f010_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000170d7c9cb80 .functor OR 32, L_00000170d7c9c480, L_00000170d7c9d050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000170d7c9c6b0 .functor AND 32, L_00000170d7c9ba00, L_00000170d7c810b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000170d7c9cb10 .functor OR 32, L_00000170d7c9cb80, L_00000170d7c9c6b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000170d7c48fd0_0 .net *"_ivl_1", 0 0, L_00000170d7c81e70;  1 drivers
v00000170d7c496b0_0 .net *"_ivl_13", 0 0, L_00000170d7c802f0;  1 drivers
v00000170d7c47b30_0 .net *"_ivl_14", 0 0, L_00000170d7c871f0;  1 drivers
v00000170d7c49110_0 .net *"_ivl_19", 0 0, L_00000170d7c81ab0;  1 drivers
v00000170d7c49a70_0 .net *"_ivl_2", 0 0, L_00000170d7c87260;  1 drivers
v00000170d7c483f0_0 .net *"_ivl_23", 0 0, L_00000170d7c7fad0;  1 drivers
v00000170d7c47ef0_0 .net *"_ivl_27", 0 0, L_00000170d7c80570;  1 drivers
v00000170d7c491b0_0 .net *"_ivl_28", 0 0, L_00000170d7c9bed0;  1 drivers
v00000170d7c494d0_0 .net *"_ivl_33", 0 0, L_00000170d7c809d0;  1 drivers
v00000170d7c47bd0_0 .net *"_ivl_37", 0 0, L_00000170d7c7fdf0;  1 drivers
v00000170d7c48b70_0 .net *"_ivl_40", 31 0, L_00000170d7c9b840;  1 drivers
v00000170d7c49750_0 .net *"_ivl_42", 31 0, L_00000170d7c9cbf0;  1 drivers
v00000170d7c499d0_0 .net *"_ivl_44", 31 0, L_00000170d7c9c480;  1 drivers
v00000170d7c49bb0_0 .net *"_ivl_46", 31 0, L_00000170d7c9d050;  1 drivers
v00000170d7c49c50_0 .net *"_ivl_48", 31 0, L_00000170d7c9cb80;  1 drivers
v00000170d7c49cf0_0 .net *"_ivl_50", 31 0, L_00000170d7c9c6b0;  1 drivers
v00000170d7c49d90_0 .net *"_ivl_7", 0 0, L_00000170d7c7fb70;  1 drivers
v00000170d7c487b0_0 .net *"_ivl_8", 0 0, L_00000170d7c870a0;  1 drivers
v00000170d7c48490_0 .net "ina", 31 0, v00000170d7c4e910_0;  alias, 1 drivers
v00000170d7c48c10_0 .net "inb", 31 0, L_00000170d7d006a0;  alias, 1 drivers
v00000170d7c49ed0_0 .net "inc", 31 0, v00000170d7c3f010_0;  alias, 1 drivers
v00000170d7c47f90_0 .net "ind", 31 0, L_00000170d7c810b0;  alias, 1 drivers
v00000170d7c47d10_0 .net "out", 31 0, L_00000170d7c9cb10;  alias, 1 drivers
v00000170d7c48030_0 .net "s0", 31 0, L_00000170d7c87110;  1 drivers
v00000170d7c480d0_0 .net "s1", 31 0, L_00000170d7c87180;  1 drivers
v00000170d7c48210_0 .net "s2", 31 0, L_00000170d7bbdc90;  1 drivers
v00000170d7c482b0_0 .net "s3", 31 0, L_00000170d7c9ba00;  1 drivers
v00000170d7c488f0_0 .net "sel", 1 0, L_00000170d7c84b70;  alias, 1 drivers
L_00000170d7c81e70 .part L_00000170d7c84b70, 1, 1;
LS_00000170d7c81470_0_0 .concat [ 1 1 1 1], L_00000170d7c87260, L_00000170d7c87260, L_00000170d7c87260, L_00000170d7c87260;
LS_00000170d7c81470_0_4 .concat [ 1 1 1 1], L_00000170d7c87260, L_00000170d7c87260, L_00000170d7c87260, L_00000170d7c87260;
LS_00000170d7c81470_0_8 .concat [ 1 1 1 1], L_00000170d7c87260, L_00000170d7c87260, L_00000170d7c87260, L_00000170d7c87260;
LS_00000170d7c81470_0_12 .concat [ 1 1 1 1], L_00000170d7c87260, L_00000170d7c87260, L_00000170d7c87260, L_00000170d7c87260;
LS_00000170d7c81470_0_16 .concat [ 1 1 1 1], L_00000170d7c87260, L_00000170d7c87260, L_00000170d7c87260, L_00000170d7c87260;
LS_00000170d7c81470_0_20 .concat [ 1 1 1 1], L_00000170d7c87260, L_00000170d7c87260, L_00000170d7c87260, L_00000170d7c87260;
LS_00000170d7c81470_0_24 .concat [ 1 1 1 1], L_00000170d7c87260, L_00000170d7c87260, L_00000170d7c87260, L_00000170d7c87260;
LS_00000170d7c81470_0_28 .concat [ 1 1 1 1], L_00000170d7c87260, L_00000170d7c87260, L_00000170d7c87260, L_00000170d7c87260;
LS_00000170d7c81470_1_0 .concat [ 4 4 4 4], LS_00000170d7c81470_0_0, LS_00000170d7c81470_0_4, LS_00000170d7c81470_0_8, LS_00000170d7c81470_0_12;
LS_00000170d7c81470_1_4 .concat [ 4 4 4 4], LS_00000170d7c81470_0_16, LS_00000170d7c81470_0_20, LS_00000170d7c81470_0_24, LS_00000170d7c81470_0_28;
L_00000170d7c81470 .concat [ 16 16 0 0], LS_00000170d7c81470_1_0, LS_00000170d7c81470_1_4;
L_00000170d7c7fb70 .part L_00000170d7c84b70, 0, 1;
LS_00000170d7c804d0_0_0 .concat [ 1 1 1 1], L_00000170d7c870a0, L_00000170d7c870a0, L_00000170d7c870a0, L_00000170d7c870a0;
LS_00000170d7c804d0_0_4 .concat [ 1 1 1 1], L_00000170d7c870a0, L_00000170d7c870a0, L_00000170d7c870a0, L_00000170d7c870a0;
LS_00000170d7c804d0_0_8 .concat [ 1 1 1 1], L_00000170d7c870a0, L_00000170d7c870a0, L_00000170d7c870a0, L_00000170d7c870a0;
LS_00000170d7c804d0_0_12 .concat [ 1 1 1 1], L_00000170d7c870a0, L_00000170d7c870a0, L_00000170d7c870a0, L_00000170d7c870a0;
LS_00000170d7c804d0_0_16 .concat [ 1 1 1 1], L_00000170d7c870a0, L_00000170d7c870a0, L_00000170d7c870a0, L_00000170d7c870a0;
LS_00000170d7c804d0_0_20 .concat [ 1 1 1 1], L_00000170d7c870a0, L_00000170d7c870a0, L_00000170d7c870a0, L_00000170d7c870a0;
LS_00000170d7c804d0_0_24 .concat [ 1 1 1 1], L_00000170d7c870a0, L_00000170d7c870a0, L_00000170d7c870a0, L_00000170d7c870a0;
LS_00000170d7c804d0_0_28 .concat [ 1 1 1 1], L_00000170d7c870a0, L_00000170d7c870a0, L_00000170d7c870a0, L_00000170d7c870a0;
LS_00000170d7c804d0_1_0 .concat [ 4 4 4 4], LS_00000170d7c804d0_0_0, LS_00000170d7c804d0_0_4, LS_00000170d7c804d0_0_8, LS_00000170d7c804d0_0_12;
LS_00000170d7c804d0_1_4 .concat [ 4 4 4 4], LS_00000170d7c804d0_0_16, LS_00000170d7c804d0_0_20, LS_00000170d7c804d0_0_24, LS_00000170d7c804d0_0_28;
L_00000170d7c804d0 .concat [ 16 16 0 0], LS_00000170d7c804d0_1_0, LS_00000170d7c804d0_1_4;
L_00000170d7c802f0 .part L_00000170d7c84b70, 1, 1;
LS_00000170d7c80930_0_0 .concat [ 1 1 1 1], L_00000170d7c871f0, L_00000170d7c871f0, L_00000170d7c871f0, L_00000170d7c871f0;
LS_00000170d7c80930_0_4 .concat [ 1 1 1 1], L_00000170d7c871f0, L_00000170d7c871f0, L_00000170d7c871f0, L_00000170d7c871f0;
LS_00000170d7c80930_0_8 .concat [ 1 1 1 1], L_00000170d7c871f0, L_00000170d7c871f0, L_00000170d7c871f0, L_00000170d7c871f0;
LS_00000170d7c80930_0_12 .concat [ 1 1 1 1], L_00000170d7c871f0, L_00000170d7c871f0, L_00000170d7c871f0, L_00000170d7c871f0;
LS_00000170d7c80930_0_16 .concat [ 1 1 1 1], L_00000170d7c871f0, L_00000170d7c871f0, L_00000170d7c871f0, L_00000170d7c871f0;
LS_00000170d7c80930_0_20 .concat [ 1 1 1 1], L_00000170d7c871f0, L_00000170d7c871f0, L_00000170d7c871f0, L_00000170d7c871f0;
LS_00000170d7c80930_0_24 .concat [ 1 1 1 1], L_00000170d7c871f0, L_00000170d7c871f0, L_00000170d7c871f0, L_00000170d7c871f0;
LS_00000170d7c80930_0_28 .concat [ 1 1 1 1], L_00000170d7c871f0, L_00000170d7c871f0, L_00000170d7c871f0, L_00000170d7c871f0;
LS_00000170d7c80930_1_0 .concat [ 4 4 4 4], LS_00000170d7c80930_0_0, LS_00000170d7c80930_0_4, LS_00000170d7c80930_0_8, LS_00000170d7c80930_0_12;
LS_00000170d7c80930_1_4 .concat [ 4 4 4 4], LS_00000170d7c80930_0_16, LS_00000170d7c80930_0_20, LS_00000170d7c80930_0_24, LS_00000170d7c80930_0_28;
L_00000170d7c80930 .concat [ 16 16 0 0], LS_00000170d7c80930_1_0, LS_00000170d7c80930_1_4;
L_00000170d7c81ab0 .part L_00000170d7c84b70, 0, 1;
LS_00000170d7c81dd0_0_0 .concat [ 1 1 1 1], L_00000170d7c81ab0, L_00000170d7c81ab0, L_00000170d7c81ab0, L_00000170d7c81ab0;
LS_00000170d7c81dd0_0_4 .concat [ 1 1 1 1], L_00000170d7c81ab0, L_00000170d7c81ab0, L_00000170d7c81ab0, L_00000170d7c81ab0;
LS_00000170d7c81dd0_0_8 .concat [ 1 1 1 1], L_00000170d7c81ab0, L_00000170d7c81ab0, L_00000170d7c81ab0, L_00000170d7c81ab0;
LS_00000170d7c81dd0_0_12 .concat [ 1 1 1 1], L_00000170d7c81ab0, L_00000170d7c81ab0, L_00000170d7c81ab0, L_00000170d7c81ab0;
LS_00000170d7c81dd0_0_16 .concat [ 1 1 1 1], L_00000170d7c81ab0, L_00000170d7c81ab0, L_00000170d7c81ab0, L_00000170d7c81ab0;
LS_00000170d7c81dd0_0_20 .concat [ 1 1 1 1], L_00000170d7c81ab0, L_00000170d7c81ab0, L_00000170d7c81ab0, L_00000170d7c81ab0;
LS_00000170d7c81dd0_0_24 .concat [ 1 1 1 1], L_00000170d7c81ab0, L_00000170d7c81ab0, L_00000170d7c81ab0, L_00000170d7c81ab0;
LS_00000170d7c81dd0_0_28 .concat [ 1 1 1 1], L_00000170d7c81ab0, L_00000170d7c81ab0, L_00000170d7c81ab0, L_00000170d7c81ab0;
LS_00000170d7c81dd0_1_0 .concat [ 4 4 4 4], LS_00000170d7c81dd0_0_0, LS_00000170d7c81dd0_0_4, LS_00000170d7c81dd0_0_8, LS_00000170d7c81dd0_0_12;
LS_00000170d7c81dd0_1_4 .concat [ 4 4 4 4], LS_00000170d7c81dd0_0_16, LS_00000170d7c81dd0_0_20, LS_00000170d7c81dd0_0_24, LS_00000170d7c81dd0_0_28;
L_00000170d7c81dd0 .concat [ 16 16 0 0], LS_00000170d7c81dd0_1_0, LS_00000170d7c81dd0_1_4;
L_00000170d7c7fad0 .part L_00000170d7c84b70, 1, 1;
LS_00000170d7c80cf0_0_0 .concat [ 1 1 1 1], L_00000170d7c7fad0, L_00000170d7c7fad0, L_00000170d7c7fad0, L_00000170d7c7fad0;
LS_00000170d7c80cf0_0_4 .concat [ 1 1 1 1], L_00000170d7c7fad0, L_00000170d7c7fad0, L_00000170d7c7fad0, L_00000170d7c7fad0;
LS_00000170d7c80cf0_0_8 .concat [ 1 1 1 1], L_00000170d7c7fad0, L_00000170d7c7fad0, L_00000170d7c7fad0, L_00000170d7c7fad0;
LS_00000170d7c80cf0_0_12 .concat [ 1 1 1 1], L_00000170d7c7fad0, L_00000170d7c7fad0, L_00000170d7c7fad0, L_00000170d7c7fad0;
LS_00000170d7c80cf0_0_16 .concat [ 1 1 1 1], L_00000170d7c7fad0, L_00000170d7c7fad0, L_00000170d7c7fad0, L_00000170d7c7fad0;
LS_00000170d7c80cf0_0_20 .concat [ 1 1 1 1], L_00000170d7c7fad0, L_00000170d7c7fad0, L_00000170d7c7fad0, L_00000170d7c7fad0;
LS_00000170d7c80cf0_0_24 .concat [ 1 1 1 1], L_00000170d7c7fad0, L_00000170d7c7fad0, L_00000170d7c7fad0, L_00000170d7c7fad0;
LS_00000170d7c80cf0_0_28 .concat [ 1 1 1 1], L_00000170d7c7fad0, L_00000170d7c7fad0, L_00000170d7c7fad0, L_00000170d7c7fad0;
LS_00000170d7c80cf0_1_0 .concat [ 4 4 4 4], LS_00000170d7c80cf0_0_0, LS_00000170d7c80cf0_0_4, LS_00000170d7c80cf0_0_8, LS_00000170d7c80cf0_0_12;
LS_00000170d7c80cf0_1_4 .concat [ 4 4 4 4], LS_00000170d7c80cf0_0_16, LS_00000170d7c80cf0_0_20, LS_00000170d7c80cf0_0_24, LS_00000170d7c80cf0_0_28;
L_00000170d7c80cf0 .concat [ 16 16 0 0], LS_00000170d7c80cf0_1_0, LS_00000170d7c80cf0_1_4;
L_00000170d7c80570 .part L_00000170d7c84b70, 0, 1;
LS_00000170d7c81830_0_0 .concat [ 1 1 1 1], L_00000170d7c9bed0, L_00000170d7c9bed0, L_00000170d7c9bed0, L_00000170d7c9bed0;
LS_00000170d7c81830_0_4 .concat [ 1 1 1 1], L_00000170d7c9bed0, L_00000170d7c9bed0, L_00000170d7c9bed0, L_00000170d7c9bed0;
LS_00000170d7c81830_0_8 .concat [ 1 1 1 1], L_00000170d7c9bed0, L_00000170d7c9bed0, L_00000170d7c9bed0, L_00000170d7c9bed0;
LS_00000170d7c81830_0_12 .concat [ 1 1 1 1], L_00000170d7c9bed0, L_00000170d7c9bed0, L_00000170d7c9bed0, L_00000170d7c9bed0;
LS_00000170d7c81830_0_16 .concat [ 1 1 1 1], L_00000170d7c9bed0, L_00000170d7c9bed0, L_00000170d7c9bed0, L_00000170d7c9bed0;
LS_00000170d7c81830_0_20 .concat [ 1 1 1 1], L_00000170d7c9bed0, L_00000170d7c9bed0, L_00000170d7c9bed0, L_00000170d7c9bed0;
LS_00000170d7c81830_0_24 .concat [ 1 1 1 1], L_00000170d7c9bed0, L_00000170d7c9bed0, L_00000170d7c9bed0, L_00000170d7c9bed0;
LS_00000170d7c81830_0_28 .concat [ 1 1 1 1], L_00000170d7c9bed0, L_00000170d7c9bed0, L_00000170d7c9bed0, L_00000170d7c9bed0;
LS_00000170d7c81830_1_0 .concat [ 4 4 4 4], LS_00000170d7c81830_0_0, LS_00000170d7c81830_0_4, LS_00000170d7c81830_0_8, LS_00000170d7c81830_0_12;
LS_00000170d7c81830_1_4 .concat [ 4 4 4 4], LS_00000170d7c81830_0_16, LS_00000170d7c81830_0_20, LS_00000170d7c81830_0_24, LS_00000170d7c81830_0_28;
L_00000170d7c81830 .concat [ 16 16 0 0], LS_00000170d7c81830_1_0, LS_00000170d7c81830_1_4;
L_00000170d7c809d0 .part L_00000170d7c84b70, 1, 1;
LS_00000170d7c806b0_0_0 .concat [ 1 1 1 1], L_00000170d7c809d0, L_00000170d7c809d0, L_00000170d7c809d0, L_00000170d7c809d0;
LS_00000170d7c806b0_0_4 .concat [ 1 1 1 1], L_00000170d7c809d0, L_00000170d7c809d0, L_00000170d7c809d0, L_00000170d7c809d0;
LS_00000170d7c806b0_0_8 .concat [ 1 1 1 1], L_00000170d7c809d0, L_00000170d7c809d0, L_00000170d7c809d0, L_00000170d7c809d0;
LS_00000170d7c806b0_0_12 .concat [ 1 1 1 1], L_00000170d7c809d0, L_00000170d7c809d0, L_00000170d7c809d0, L_00000170d7c809d0;
LS_00000170d7c806b0_0_16 .concat [ 1 1 1 1], L_00000170d7c809d0, L_00000170d7c809d0, L_00000170d7c809d0, L_00000170d7c809d0;
LS_00000170d7c806b0_0_20 .concat [ 1 1 1 1], L_00000170d7c809d0, L_00000170d7c809d0, L_00000170d7c809d0, L_00000170d7c809d0;
LS_00000170d7c806b0_0_24 .concat [ 1 1 1 1], L_00000170d7c809d0, L_00000170d7c809d0, L_00000170d7c809d0, L_00000170d7c809d0;
LS_00000170d7c806b0_0_28 .concat [ 1 1 1 1], L_00000170d7c809d0, L_00000170d7c809d0, L_00000170d7c809d0, L_00000170d7c809d0;
LS_00000170d7c806b0_1_0 .concat [ 4 4 4 4], LS_00000170d7c806b0_0_0, LS_00000170d7c806b0_0_4, LS_00000170d7c806b0_0_8, LS_00000170d7c806b0_0_12;
LS_00000170d7c806b0_1_4 .concat [ 4 4 4 4], LS_00000170d7c806b0_0_16, LS_00000170d7c806b0_0_20, LS_00000170d7c806b0_0_24, LS_00000170d7c806b0_0_28;
L_00000170d7c806b0 .concat [ 16 16 0 0], LS_00000170d7c806b0_1_0, LS_00000170d7c806b0_1_4;
L_00000170d7c7fdf0 .part L_00000170d7c84b70, 0, 1;
LS_00000170d7c80070_0_0 .concat [ 1 1 1 1], L_00000170d7c7fdf0, L_00000170d7c7fdf0, L_00000170d7c7fdf0, L_00000170d7c7fdf0;
LS_00000170d7c80070_0_4 .concat [ 1 1 1 1], L_00000170d7c7fdf0, L_00000170d7c7fdf0, L_00000170d7c7fdf0, L_00000170d7c7fdf0;
LS_00000170d7c80070_0_8 .concat [ 1 1 1 1], L_00000170d7c7fdf0, L_00000170d7c7fdf0, L_00000170d7c7fdf0, L_00000170d7c7fdf0;
LS_00000170d7c80070_0_12 .concat [ 1 1 1 1], L_00000170d7c7fdf0, L_00000170d7c7fdf0, L_00000170d7c7fdf0, L_00000170d7c7fdf0;
LS_00000170d7c80070_0_16 .concat [ 1 1 1 1], L_00000170d7c7fdf0, L_00000170d7c7fdf0, L_00000170d7c7fdf0, L_00000170d7c7fdf0;
LS_00000170d7c80070_0_20 .concat [ 1 1 1 1], L_00000170d7c7fdf0, L_00000170d7c7fdf0, L_00000170d7c7fdf0, L_00000170d7c7fdf0;
LS_00000170d7c80070_0_24 .concat [ 1 1 1 1], L_00000170d7c7fdf0, L_00000170d7c7fdf0, L_00000170d7c7fdf0, L_00000170d7c7fdf0;
LS_00000170d7c80070_0_28 .concat [ 1 1 1 1], L_00000170d7c7fdf0, L_00000170d7c7fdf0, L_00000170d7c7fdf0, L_00000170d7c7fdf0;
LS_00000170d7c80070_1_0 .concat [ 4 4 4 4], LS_00000170d7c80070_0_0, LS_00000170d7c80070_0_4, LS_00000170d7c80070_0_8, LS_00000170d7c80070_0_12;
LS_00000170d7c80070_1_4 .concat [ 4 4 4 4], LS_00000170d7c80070_0_16, LS_00000170d7c80070_0_20, LS_00000170d7c80070_0_24, LS_00000170d7c80070_0_28;
L_00000170d7c80070 .concat [ 16 16 0 0], LS_00000170d7c80070_1_0, LS_00000170d7c80070_1_4;
S_00000170d7c472e0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000170d7c46980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000170d7c87110 .functor AND 32, L_00000170d7c81470, L_00000170d7c804d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000170d7c47950_0 .net "in1", 31 0, L_00000170d7c81470;  1 drivers
v00000170d7c49250_0 .net "in2", 31 0, L_00000170d7c804d0;  1 drivers
v00000170d7c478b0_0 .net "out", 31 0, L_00000170d7c87110;  alias, 1 drivers
S_00000170d7c46b10 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000170d7c46980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000170d7c87180 .functor AND 32, L_00000170d7c80930, L_00000170d7c81dd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000170d7c48e90_0 .net "in1", 31 0, L_00000170d7c80930;  1 drivers
v00000170d7c48a30_0 .net "in2", 31 0, L_00000170d7c81dd0;  1 drivers
v00000170d7c49930_0 .net "out", 31 0, L_00000170d7c87180;  alias, 1 drivers
S_00000170d7c46fc0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000170d7c46980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000170d7bbdc90 .functor AND 32, L_00000170d7c80cf0, L_00000170d7c81830, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000170d7c47a90_0 .net "in1", 31 0, L_00000170d7c80cf0;  1 drivers
v00000170d7c485d0_0 .net "in2", 31 0, L_00000170d7c81830;  1 drivers
v00000170d7c48710_0 .net "out", 31 0, L_00000170d7bbdc90;  alias, 1 drivers
S_00000170d7c46ca0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000170d7c46980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000170d7c9ba00 .functor AND 32, L_00000170d7c806b0, L_00000170d7c80070, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000170d7c49070_0 .net "in1", 31 0, L_00000170d7c806b0;  1 drivers
v00000170d7c48cb0_0 .net "in2", 31 0, L_00000170d7c80070;  1 drivers
v00000170d7c48850_0 .net "out", 31 0, L_00000170d7c9ba00;  alias, 1 drivers
S_00000170d7c47600 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_00000170d7a4d960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000170d7bd8800 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000170d7c9c720 .functor NOT 1, L_00000170d7c81f10, C4<0>, C4<0>, C4<0>;
L_00000170d7c9b760 .functor NOT 1, L_00000170d7c816f0, C4<0>, C4<0>, C4<0>;
L_00000170d7c9c800 .functor NOT 1, L_00000170d7c80110, C4<0>, C4<0>, C4<0>;
L_00000170d7c9c870 .functor NOT 1, L_00000170d7c81bf0, C4<0>, C4<0>, C4<0>;
L_00000170d7c9bd10 .functor AND 32, L_00000170d7c9bae0, v00000170d7c4db50_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000170d7c9bb50 .functor AND 32, L_00000170d7c9bc30, L_00000170d7d006a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000170d7c9b920 .functor OR 32, L_00000170d7c9bd10, L_00000170d7c9bb50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000170d7c9c790 .functor AND 32, L_00000170d7c9ccd0, v00000170d7c3f010_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000170d7c9c4f0 .functor OR 32, L_00000170d7c9b920, L_00000170d7c9c790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000170d7c9c1e0 .functor AND 32, L_00000170d7c9bd80, L_00000170d7c810b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000170d7c9c8e0 .functor OR 32, L_00000170d7c9c4f0, L_00000170d7c9c1e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000170d7c4a8d0_0 .net *"_ivl_1", 0 0, L_00000170d7c81f10;  1 drivers
v00000170d7c4a970_0 .net *"_ivl_13", 0 0, L_00000170d7c80110;  1 drivers
v00000170d7c4a510_0 .net *"_ivl_14", 0 0, L_00000170d7c9c800;  1 drivers
v00000170d7c4a330_0 .net *"_ivl_19", 0 0, L_00000170d7c81970;  1 drivers
v00000170d7c4aab0_0 .net *"_ivl_2", 0 0, L_00000170d7c9c720;  1 drivers
v00000170d7c4b4b0_0 .net *"_ivl_23", 0 0, L_00000170d7c80d90;  1 drivers
v00000170d7c4b050_0 .net *"_ivl_27", 0 0, L_00000170d7c81bf0;  1 drivers
v00000170d7c4a3d0_0 .net *"_ivl_28", 0 0, L_00000170d7c9c870;  1 drivers
v00000170d7c4b5f0_0 .net *"_ivl_33", 0 0, L_00000170d7c80750;  1 drivers
v00000170d7c4a830_0 .net *"_ivl_37", 0 0, L_00000170d7c7fc10;  1 drivers
v00000170d7c4abf0_0 .net *"_ivl_40", 31 0, L_00000170d7c9bd10;  1 drivers
v00000170d7c4a5b0_0 .net *"_ivl_42", 31 0, L_00000170d7c9bb50;  1 drivers
v00000170d7c4b550_0 .net *"_ivl_44", 31 0, L_00000170d7c9b920;  1 drivers
v00000170d7c4ac90_0 .net *"_ivl_46", 31 0, L_00000170d7c9c790;  1 drivers
v00000170d7c4a290_0 .net *"_ivl_48", 31 0, L_00000170d7c9c4f0;  1 drivers
v00000170d7c4b230_0 .net *"_ivl_50", 31 0, L_00000170d7c9c1e0;  1 drivers
v00000170d7c4ad30_0 .net *"_ivl_7", 0 0, L_00000170d7c816f0;  1 drivers
v00000170d7c4b190_0 .net *"_ivl_8", 0 0, L_00000170d7c9b760;  1 drivers
v00000170d7c4add0_0 .net "ina", 31 0, v00000170d7c4db50_0;  alias, 1 drivers
v00000170d7c4af10_0 .net "inb", 31 0, L_00000170d7d006a0;  alias, 1 drivers
v00000170d7c4a0b0_0 .net "inc", 31 0, v00000170d7c3f010_0;  alias, 1 drivers
v00000170d7c4a150_0 .net "ind", 31 0, L_00000170d7c810b0;  alias, 1 drivers
v00000170d7c4a1f0_0 .net "out", 31 0, L_00000170d7c9c8e0;  alias, 1 drivers
v00000170d7c4a650_0 .net "s0", 31 0, L_00000170d7c9bae0;  1 drivers
v00000170d7c4a6f0_0 .net "s1", 31 0, L_00000170d7c9bc30;  1 drivers
v00000170d7c4a790_0 .net "s2", 31 0, L_00000170d7c9ccd0;  1 drivers
v00000170d7c4eff0_0 .net "s3", 31 0, L_00000170d7c9bd80;  1 drivers
v00000170d7c4e410_0 .net "sel", 1 0, L_00000170d7c84a30;  alias, 1 drivers
L_00000170d7c81f10 .part L_00000170d7c84a30, 1, 1;
LS_00000170d7c81650_0_0 .concat [ 1 1 1 1], L_00000170d7c9c720, L_00000170d7c9c720, L_00000170d7c9c720, L_00000170d7c9c720;
LS_00000170d7c81650_0_4 .concat [ 1 1 1 1], L_00000170d7c9c720, L_00000170d7c9c720, L_00000170d7c9c720, L_00000170d7c9c720;
LS_00000170d7c81650_0_8 .concat [ 1 1 1 1], L_00000170d7c9c720, L_00000170d7c9c720, L_00000170d7c9c720, L_00000170d7c9c720;
LS_00000170d7c81650_0_12 .concat [ 1 1 1 1], L_00000170d7c9c720, L_00000170d7c9c720, L_00000170d7c9c720, L_00000170d7c9c720;
LS_00000170d7c81650_0_16 .concat [ 1 1 1 1], L_00000170d7c9c720, L_00000170d7c9c720, L_00000170d7c9c720, L_00000170d7c9c720;
LS_00000170d7c81650_0_20 .concat [ 1 1 1 1], L_00000170d7c9c720, L_00000170d7c9c720, L_00000170d7c9c720, L_00000170d7c9c720;
LS_00000170d7c81650_0_24 .concat [ 1 1 1 1], L_00000170d7c9c720, L_00000170d7c9c720, L_00000170d7c9c720, L_00000170d7c9c720;
LS_00000170d7c81650_0_28 .concat [ 1 1 1 1], L_00000170d7c9c720, L_00000170d7c9c720, L_00000170d7c9c720, L_00000170d7c9c720;
LS_00000170d7c81650_1_0 .concat [ 4 4 4 4], LS_00000170d7c81650_0_0, LS_00000170d7c81650_0_4, LS_00000170d7c81650_0_8, LS_00000170d7c81650_0_12;
LS_00000170d7c81650_1_4 .concat [ 4 4 4 4], LS_00000170d7c81650_0_16, LS_00000170d7c81650_0_20, LS_00000170d7c81650_0_24, LS_00000170d7c81650_0_28;
L_00000170d7c81650 .concat [ 16 16 0 0], LS_00000170d7c81650_1_0, LS_00000170d7c81650_1_4;
L_00000170d7c816f0 .part L_00000170d7c84a30, 0, 1;
LS_00000170d7c81010_0_0 .concat [ 1 1 1 1], L_00000170d7c9b760, L_00000170d7c9b760, L_00000170d7c9b760, L_00000170d7c9b760;
LS_00000170d7c81010_0_4 .concat [ 1 1 1 1], L_00000170d7c9b760, L_00000170d7c9b760, L_00000170d7c9b760, L_00000170d7c9b760;
LS_00000170d7c81010_0_8 .concat [ 1 1 1 1], L_00000170d7c9b760, L_00000170d7c9b760, L_00000170d7c9b760, L_00000170d7c9b760;
LS_00000170d7c81010_0_12 .concat [ 1 1 1 1], L_00000170d7c9b760, L_00000170d7c9b760, L_00000170d7c9b760, L_00000170d7c9b760;
LS_00000170d7c81010_0_16 .concat [ 1 1 1 1], L_00000170d7c9b760, L_00000170d7c9b760, L_00000170d7c9b760, L_00000170d7c9b760;
LS_00000170d7c81010_0_20 .concat [ 1 1 1 1], L_00000170d7c9b760, L_00000170d7c9b760, L_00000170d7c9b760, L_00000170d7c9b760;
LS_00000170d7c81010_0_24 .concat [ 1 1 1 1], L_00000170d7c9b760, L_00000170d7c9b760, L_00000170d7c9b760, L_00000170d7c9b760;
LS_00000170d7c81010_0_28 .concat [ 1 1 1 1], L_00000170d7c9b760, L_00000170d7c9b760, L_00000170d7c9b760, L_00000170d7c9b760;
LS_00000170d7c81010_1_0 .concat [ 4 4 4 4], LS_00000170d7c81010_0_0, LS_00000170d7c81010_0_4, LS_00000170d7c81010_0_8, LS_00000170d7c81010_0_12;
LS_00000170d7c81010_1_4 .concat [ 4 4 4 4], LS_00000170d7c81010_0_16, LS_00000170d7c81010_0_20, LS_00000170d7c81010_0_24, LS_00000170d7c81010_0_28;
L_00000170d7c81010 .concat [ 16 16 0 0], LS_00000170d7c81010_1_0, LS_00000170d7c81010_1_4;
L_00000170d7c80110 .part L_00000170d7c84a30, 1, 1;
LS_00000170d7c818d0_0_0 .concat [ 1 1 1 1], L_00000170d7c9c800, L_00000170d7c9c800, L_00000170d7c9c800, L_00000170d7c9c800;
LS_00000170d7c818d0_0_4 .concat [ 1 1 1 1], L_00000170d7c9c800, L_00000170d7c9c800, L_00000170d7c9c800, L_00000170d7c9c800;
LS_00000170d7c818d0_0_8 .concat [ 1 1 1 1], L_00000170d7c9c800, L_00000170d7c9c800, L_00000170d7c9c800, L_00000170d7c9c800;
LS_00000170d7c818d0_0_12 .concat [ 1 1 1 1], L_00000170d7c9c800, L_00000170d7c9c800, L_00000170d7c9c800, L_00000170d7c9c800;
LS_00000170d7c818d0_0_16 .concat [ 1 1 1 1], L_00000170d7c9c800, L_00000170d7c9c800, L_00000170d7c9c800, L_00000170d7c9c800;
LS_00000170d7c818d0_0_20 .concat [ 1 1 1 1], L_00000170d7c9c800, L_00000170d7c9c800, L_00000170d7c9c800, L_00000170d7c9c800;
LS_00000170d7c818d0_0_24 .concat [ 1 1 1 1], L_00000170d7c9c800, L_00000170d7c9c800, L_00000170d7c9c800, L_00000170d7c9c800;
LS_00000170d7c818d0_0_28 .concat [ 1 1 1 1], L_00000170d7c9c800, L_00000170d7c9c800, L_00000170d7c9c800, L_00000170d7c9c800;
LS_00000170d7c818d0_1_0 .concat [ 4 4 4 4], LS_00000170d7c818d0_0_0, LS_00000170d7c818d0_0_4, LS_00000170d7c818d0_0_8, LS_00000170d7c818d0_0_12;
LS_00000170d7c818d0_1_4 .concat [ 4 4 4 4], LS_00000170d7c818d0_0_16, LS_00000170d7c818d0_0_20, LS_00000170d7c818d0_0_24, LS_00000170d7c818d0_0_28;
L_00000170d7c818d0 .concat [ 16 16 0 0], LS_00000170d7c818d0_1_0, LS_00000170d7c818d0_1_4;
L_00000170d7c81970 .part L_00000170d7c84a30, 0, 1;
LS_00000170d7c81a10_0_0 .concat [ 1 1 1 1], L_00000170d7c81970, L_00000170d7c81970, L_00000170d7c81970, L_00000170d7c81970;
LS_00000170d7c81a10_0_4 .concat [ 1 1 1 1], L_00000170d7c81970, L_00000170d7c81970, L_00000170d7c81970, L_00000170d7c81970;
LS_00000170d7c81a10_0_8 .concat [ 1 1 1 1], L_00000170d7c81970, L_00000170d7c81970, L_00000170d7c81970, L_00000170d7c81970;
LS_00000170d7c81a10_0_12 .concat [ 1 1 1 1], L_00000170d7c81970, L_00000170d7c81970, L_00000170d7c81970, L_00000170d7c81970;
LS_00000170d7c81a10_0_16 .concat [ 1 1 1 1], L_00000170d7c81970, L_00000170d7c81970, L_00000170d7c81970, L_00000170d7c81970;
LS_00000170d7c81a10_0_20 .concat [ 1 1 1 1], L_00000170d7c81970, L_00000170d7c81970, L_00000170d7c81970, L_00000170d7c81970;
LS_00000170d7c81a10_0_24 .concat [ 1 1 1 1], L_00000170d7c81970, L_00000170d7c81970, L_00000170d7c81970, L_00000170d7c81970;
LS_00000170d7c81a10_0_28 .concat [ 1 1 1 1], L_00000170d7c81970, L_00000170d7c81970, L_00000170d7c81970, L_00000170d7c81970;
LS_00000170d7c81a10_1_0 .concat [ 4 4 4 4], LS_00000170d7c81a10_0_0, LS_00000170d7c81a10_0_4, LS_00000170d7c81a10_0_8, LS_00000170d7c81a10_0_12;
LS_00000170d7c81a10_1_4 .concat [ 4 4 4 4], LS_00000170d7c81a10_0_16, LS_00000170d7c81a10_0_20, LS_00000170d7c81a10_0_24, LS_00000170d7c81a10_0_28;
L_00000170d7c81a10 .concat [ 16 16 0 0], LS_00000170d7c81a10_1_0, LS_00000170d7c81a10_1_4;
L_00000170d7c80d90 .part L_00000170d7c84a30, 1, 1;
LS_00000170d7c81b50_0_0 .concat [ 1 1 1 1], L_00000170d7c80d90, L_00000170d7c80d90, L_00000170d7c80d90, L_00000170d7c80d90;
LS_00000170d7c81b50_0_4 .concat [ 1 1 1 1], L_00000170d7c80d90, L_00000170d7c80d90, L_00000170d7c80d90, L_00000170d7c80d90;
LS_00000170d7c81b50_0_8 .concat [ 1 1 1 1], L_00000170d7c80d90, L_00000170d7c80d90, L_00000170d7c80d90, L_00000170d7c80d90;
LS_00000170d7c81b50_0_12 .concat [ 1 1 1 1], L_00000170d7c80d90, L_00000170d7c80d90, L_00000170d7c80d90, L_00000170d7c80d90;
LS_00000170d7c81b50_0_16 .concat [ 1 1 1 1], L_00000170d7c80d90, L_00000170d7c80d90, L_00000170d7c80d90, L_00000170d7c80d90;
LS_00000170d7c81b50_0_20 .concat [ 1 1 1 1], L_00000170d7c80d90, L_00000170d7c80d90, L_00000170d7c80d90, L_00000170d7c80d90;
LS_00000170d7c81b50_0_24 .concat [ 1 1 1 1], L_00000170d7c80d90, L_00000170d7c80d90, L_00000170d7c80d90, L_00000170d7c80d90;
LS_00000170d7c81b50_0_28 .concat [ 1 1 1 1], L_00000170d7c80d90, L_00000170d7c80d90, L_00000170d7c80d90, L_00000170d7c80d90;
LS_00000170d7c81b50_1_0 .concat [ 4 4 4 4], LS_00000170d7c81b50_0_0, LS_00000170d7c81b50_0_4, LS_00000170d7c81b50_0_8, LS_00000170d7c81b50_0_12;
LS_00000170d7c81b50_1_4 .concat [ 4 4 4 4], LS_00000170d7c81b50_0_16, LS_00000170d7c81b50_0_20, LS_00000170d7c81b50_0_24, LS_00000170d7c81b50_0_28;
L_00000170d7c81b50 .concat [ 16 16 0 0], LS_00000170d7c81b50_1_0, LS_00000170d7c81b50_1_4;
L_00000170d7c81bf0 .part L_00000170d7c84a30, 0, 1;
LS_00000170d7c80f70_0_0 .concat [ 1 1 1 1], L_00000170d7c9c870, L_00000170d7c9c870, L_00000170d7c9c870, L_00000170d7c9c870;
LS_00000170d7c80f70_0_4 .concat [ 1 1 1 1], L_00000170d7c9c870, L_00000170d7c9c870, L_00000170d7c9c870, L_00000170d7c9c870;
LS_00000170d7c80f70_0_8 .concat [ 1 1 1 1], L_00000170d7c9c870, L_00000170d7c9c870, L_00000170d7c9c870, L_00000170d7c9c870;
LS_00000170d7c80f70_0_12 .concat [ 1 1 1 1], L_00000170d7c9c870, L_00000170d7c9c870, L_00000170d7c9c870, L_00000170d7c9c870;
LS_00000170d7c80f70_0_16 .concat [ 1 1 1 1], L_00000170d7c9c870, L_00000170d7c9c870, L_00000170d7c9c870, L_00000170d7c9c870;
LS_00000170d7c80f70_0_20 .concat [ 1 1 1 1], L_00000170d7c9c870, L_00000170d7c9c870, L_00000170d7c9c870, L_00000170d7c9c870;
LS_00000170d7c80f70_0_24 .concat [ 1 1 1 1], L_00000170d7c9c870, L_00000170d7c9c870, L_00000170d7c9c870, L_00000170d7c9c870;
LS_00000170d7c80f70_0_28 .concat [ 1 1 1 1], L_00000170d7c9c870, L_00000170d7c9c870, L_00000170d7c9c870, L_00000170d7c9c870;
LS_00000170d7c80f70_1_0 .concat [ 4 4 4 4], LS_00000170d7c80f70_0_0, LS_00000170d7c80f70_0_4, LS_00000170d7c80f70_0_8, LS_00000170d7c80f70_0_12;
LS_00000170d7c80f70_1_4 .concat [ 4 4 4 4], LS_00000170d7c80f70_0_16, LS_00000170d7c80f70_0_20, LS_00000170d7c80f70_0_24, LS_00000170d7c80f70_0_28;
L_00000170d7c80f70 .concat [ 16 16 0 0], LS_00000170d7c80f70_1_0, LS_00000170d7c80f70_1_4;
L_00000170d7c80750 .part L_00000170d7c84a30, 1, 1;
LS_00000170d7c81d30_0_0 .concat [ 1 1 1 1], L_00000170d7c80750, L_00000170d7c80750, L_00000170d7c80750, L_00000170d7c80750;
LS_00000170d7c81d30_0_4 .concat [ 1 1 1 1], L_00000170d7c80750, L_00000170d7c80750, L_00000170d7c80750, L_00000170d7c80750;
LS_00000170d7c81d30_0_8 .concat [ 1 1 1 1], L_00000170d7c80750, L_00000170d7c80750, L_00000170d7c80750, L_00000170d7c80750;
LS_00000170d7c81d30_0_12 .concat [ 1 1 1 1], L_00000170d7c80750, L_00000170d7c80750, L_00000170d7c80750, L_00000170d7c80750;
LS_00000170d7c81d30_0_16 .concat [ 1 1 1 1], L_00000170d7c80750, L_00000170d7c80750, L_00000170d7c80750, L_00000170d7c80750;
LS_00000170d7c81d30_0_20 .concat [ 1 1 1 1], L_00000170d7c80750, L_00000170d7c80750, L_00000170d7c80750, L_00000170d7c80750;
LS_00000170d7c81d30_0_24 .concat [ 1 1 1 1], L_00000170d7c80750, L_00000170d7c80750, L_00000170d7c80750, L_00000170d7c80750;
LS_00000170d7c81d30_0_28 .concat [ 1 1 1 1], L_00000170d7c80750, L_00000170d7c80750, L_00000170d7c80750, L_00000170d7c80750;
LS_00000170d7c81d30_1_0 .concat [ 4 4 4 4], LS_00000170d7c81d30_0_0, LS_00000170d7c81d30_0_4, LS_00000170d7c81d30_0_8, LS_00000170d7c81d30_0_12;
LS_00000170d7c81d30_1_4 .concat [ 4 4 4 4], LS_00000170d7c81d30_0_16, LS_00000170d7c81d30_0_20, LS_00000170d7c81d30_0_24, LS_00000170d7c81d30_0_28;
L_00000170d7c81d30 .concat [ 16 16 0 0], LS_00000170d7c81d30_1_0, LS_00000170d7c81d30_1_4;
L_00000170d7c7fc10 .part L_00000170d7c84a30, 0, 1;
LS_00000170d7c81c90_0_0 .concat [ 1 1 1 1], L_00000170d7c7fc10, L_00000170d7c7fc10, L_00000170d7c7fc10, L_00000170d7c7fc10;
LS_00000170d7c81c90_0_4 .concat [ 1 1 1 1], L_00000170d7c7fc10, L_00000170d7c7fc10, L_00000170d7c7fc10, L_00000170d7c7fc10;
LS_00000170d7c81c90_0_8 .concat [ 1 1 1 1], L_00000170d7c7fc10, L_00000170d7c7fc10, L_00000170d7c7fc10, L_00000170d7c7fc10;
LS_00000170d7c81c90_0_12 .concat [ 1 1 1 1], L_00000170d7c7fc10, L_00000170d7c7fc10, L_00000170d7c7fc10, L_00000170d7c7fc10;
LS_00000170d7c81c90_0_16 .concat [ 1 1 1 1], L_00000170d7c7fc10, L_00000170d7c7fc10, L_00000170d7c7fc10, L_00000170d7c7fc10;
LS_00000170d7c81c90_0_20 .concat [ 1 1 1 1], L_00000170d7c7fc10, L_00000170d7c7fc10, L_00000170d7c7fc10, L_00000170d7c7fc10;
LS_00000170d7c81c90_0_24 .concat [ 1 1 1 1], L_00000170d7c7fc10, L_00000170d7c7fc10, L_00000170d7c7fc10, L_00000170d7c7fc10;
LS_00000170d7c81c90_0_28 .concat [ 1 1 1 1], L_00000170d7c7fc10, L_00000170d7c7fc10, L_00000170d7c7fc10, L_00000170d7c7fc10;
LS_00000170d7c81c90_1_0 .concat [ 4 4 4 4], LS_00000170d7c81c90_0_0, LS_00000170d7c81c90_0_4, LS_00000170d7c81c90_0_8, LS_00000170d7c81c90_0_12;
LS_00000170d7c81c90_1_4 .concat [ 4 4 4 4], LS_00000170d7c81c90_0_16, LS_00000170d7c81c90_0_20, LS_00000170d7c81c90_0_24, LS_00000170d7c81c90_0_28;
L_00000170d7c81c90 .concat [ 16 16 0 0], LS_00000170d7c81c90_1_0, LS_00000170d7c81c90_1_4;
S_00000170d7c467f0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000170d7c47600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000170d7c9bae0 .functor AND 32, L_00000170d7c81650, L_00000170d7c81010, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000170d7c48990_0 .net "in1", 31 0, L_00000170d7c81650;  1 drivers
v00000170d7c4a470_0 .net "in2", 31 0, L_00000170d7c81010;  1 drivers
v00000170d7c4ab50_0 .net "out", 31 0, L_00000170d7c9bae0;  alias, 1 drivers
S_00000170d7c46e30 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000170d7c47600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000170d7c9bc30 .functor AND 32, L_00000170d7c818d0, L_00000170d7c81a10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000170d7c4b370_0 .net "in1", 31 0, L_00000170d7c818d0;  1 drivers
v00000170d7c4afb0_0 .net "in2", 31 0, L_00000170d7c81a10;  1 drivers
v00000170d7c4b690_0 .net "out", 31 0, L_00000170d7c9bc30;  alias, 1 drivers
S_00000170d7c47470 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000170d7c47600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000170d7c9ccd0 .functor AND 32, L_00000170d7c81b50, L_00000170d7c80f70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000170d7c4a010_0 .net "in1", 31 0, L_00000170d7c81b50;  1 drivers
v00000170d7c4b0f0_0 .net "in2", 31 0, L_00000170d7c80f70;  1 drivers
v00000170d7c4ae70_0 .net "out", 31 0, L_00000170d7c9ccd0;  alias, 1 drivers
S_00000170d7c4c7b0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000170d7c47600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000170d7c9bd80 .functor AND 32, L_00000170d7c81d30, L_00000170d7c81c90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000170d7c4b2d0_0 .net "in1", 31 0, L_00000170d7c81d30;  1 drivers
v00000170d7c4b410_0 .net "in2", 31 0, L_00000170d7c81c90;  1 drivers
v00000170d7c4aa10_0 .net "out", 31 0, L_00000170d7c9bd80;  alias, 1 drivers
S_00000170d7c4d5c0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_00000170d799d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_00000170d7c517e0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000170d7c51818 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000170d7c51850 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000170d7c51888 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000170d7c518c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000170d7c518f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000170d7c51930 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000170d7c51968 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000170d7c519a0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000170d7c519d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000170d7c51a10 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000170d7c51a48 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000170d7c51a80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000170d7c51ab8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000170d7c51af0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000170d7c51b28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000170d7c51b60 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000170d7c51b98 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000170d7c51bd0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000170d7c51c08 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000170d7c51c40 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000170d7c51c78 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000170d7c51cb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000170d7c51ce8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000170d7c51d20 .param/l "xori" 0 9 12, C4<001110000000>;
v00000170d7c4ea50_0 .var "EX1_PC", 31 0;
v00000170d7c4f4f0_0 .var "EX1_PFC", 31 0;
v00000170d7c4e910_0 .var "EX1_forward_to_B", 31 0;
v00000170d7c4ec30_0 .var "EX1_is_beq", 0 0;
v00000170d7c4f1d0_0 .var "EX1_is_bne", 0 0;
v00000170d7c4e730_0 .var "EX1_is_jal", 0 0;
v00000170d7c4f090_0 .var "EX1_is_jr", 0 0;
v00000170d7c4df10_0 .var "EX1_is_oper2_immed", 0 0;
v00000170d7c4e4b0_0 .var "EX1_memread", 0 0;
v00000170d7c4e550_0 .var "EX1_memwrite", 0 0;
v00000170d7c4e7d0_0 .var "EX1_opcode", 11 0;
v00000170d7c4fa90_0 .var "EX1_predicted", 0 0;
v00000170d7c4e0f0_0 .var "EX1_rd_ind", 4 0;
v00000170d7c4dd30_0 .var "EX1_rd_indzero", 0 0;
v00000170d7c4dc90_0 .var "EX1_regwrite", 0 0;
v00000170d7c4e5f0_0 .var "EX1_rs1", 31 0;
v00000170d7c4f770_0 .var "EX1_rs1_ind", 4 0;
v00000170d7c4db50_0 .var "EX1_rs2", 31 0;
v00000170d7c4e870_0 .var "EX1_rs2_ind", 4 0;
v00000170d7c4eb90_0 .net "FLUSH", 0 0, v00000170d7c5ba10_0;  alias, 1 drivers
v00000170d7c4f130_0 .net "ID_PC", 31 0, v00000170d7c592b0_0;  alias, 1 drivers
v00000170d7c4ef50_0 .net "ID_PFC_to_EX", 31 0, L_00000170d7c7f2b0;  alias, 1 drivers
v00000170d7c4ecd0_0 .net "ID_forward_to_B", 31 0, L_00000170d7c7e4f0;  alias, 1 drivers
v00000170d7c4fc70_0 .net "ID_is_beq", 0 0, L_00000170d7c7e8b0;  alias, 1 drivers
v00000170d7c4ff90_0 .net "ID_is_bne", 0 0, L_00000170d7c7d7d0;  alias, 1 drivers
v00000170d7c4f6d0_0 .net "ID_is_jal", 0 0, L_00000170d7c7e1d0;  alias, 1 drivers
v00000170d7c4f8b0_0 .net "ID_is_jr", 0 0, L_00000170d7c7e130;  alias, 1 drivers
v00000170d7c4e050_0 .net "ID_is_oper2_immed", 0 0, L_00000170d7c86460;  alias, 1 drivers
v00000170d7c4f950_0 .net "ID_memread", 0 0, L_00000170d7c7f3f0;  alias, 1 drivers
v00000170d7c4fb30_0 .net "ID_memwrite", 0 0, L_00000170d7c7f490;  alias, 1 drivers
v00000170d7c4fbd0_0 .net "ID_opcode", 11 0, v00000170d7c6acd0_0;  alias, 1 drivers
v00000170d7c4ed70_0 .net "ID_predicted", 0 0, v00000170d7c595d0_0;  alias, 1 drivers
v00000170d7c4eeb0_0 .net "ID_rd_ind", 4 0, v00000170d7c696f0_0;  alias, 1 drivers
v00000170d7c4fd10_0 .net "ID_rd_indzero", 0 0, L_00000170d7c7f5d0;  1 drivers
v00000170d7c4ddd0_0 .net "ID_regwrite", 0 0, L_00000170d7c7f170;  alias, 1 drivers
v00000170d7c4dbf0_0 .net "ID_rs1", 31 0, v00000170d7c56150_0;  alias, 1 drivers
v00000170d7c4fdb0_0 .net "ID_rs1_ind", 4 0, v00000170d7c6af50_0;  alias, 1 drivers
v00000170d7c4fe50_0 .net "ID_rs2", 31 0, v00000170d7c561f0_0;  alias, 1 drivers
v00000170d7c4fef0_0 .net "ID_rs2_ind", 4 0, v00000170d7c698d0_0;  alias, 1 drivers
v00000170d7c4d830_0 .net "clk", 0 0, L_00000170d7c85eb0;  1 drivers
v00000170d7c4d8d0_0 .net "rst", 0 0, v00000170d7c84670_0;  alias, 1 drivers
E_00000170d7bd95c0 .event posedge, v00000170d7c3f150_0, v00000170d7c4d830_0;
S_00000170d7c4cdf0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_00000170d799d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_00000170d7c51d60 .param/l "add" 0 9 6, C4<000000100000>;
P_00000170d7c51d98 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000170d7c51dd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000170d7c51e08 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000170d7c51e40 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000170d7c51e78 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000170d7c51eb0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000170d7c51ee8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000170d7c51f20 .param/l "j" 0 9 19, C4<000010000000>;
P_00000170d7c51f58 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000170d7c51f90 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000170d7c51fc8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000170d7c52000 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000170d7c52038 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000170d7c52070 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000170d7c520a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000170d7c520e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000170d7c52118 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000170d7c52150 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000170d7c52188 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000170d7c521c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000170d7c521f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000170d7c52230 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000170d7c52268 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000170d7c522a0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000170d7c4d970_0 .net "EX1_ALU_OPER1", 31 0, L_00000170d7c872d0;  alias, 1 drivers
v00000170d7c4da10_0 .net "EX1_ALU_OPER2", 31 0, L_00000170d7c9cb10;  alias, 1 drivers
v00000170d7c4dfb0_0 .net "EX1_PC", 31 0, v00000170d7c4ea50_0;  alias, 1 drivers
v00000170d7c4e190_0 .net "EX1_PFC_to_IF", 31 0, L_00000170d7c7f7b0;  alias, 1 drivers
v00000170d7c4e230_0 .net "EX1_forward_to_B", 31 0, v00000170d7c4e910_0;  alias, 1 drivers
v00000170d7c502b0_0 .net "EX1_is_beq", 0 0, v00000170d7c4ec30_0;  alias, 1 drivers
v00000170d7c50850_0 .net "EX1_is_bne", 0 0, v00000170d7c4f1d0_0;  alias, 1 drivers
v00000170d7c50030_0 .net "EX1_is_jal", 0 0, v00000170d7c4e730_0;  alias, 1 drivers
v00000170d7c508f0_0 .net "EX1_is_jr", 0 0, v00000170d7c4f090_0;  alias, 1 drivers
v00000170d7c50df0_0 .net "EX1_is_oper2_immed", 0 0, v00000170d7c4df10_0;  alias, 1 drivers
v00000170d7c51430_0 .net "EX1_memread", 0 0, v00000170d7c4e4b0_0;  alias, 1 drivers
v00000170d7c51390_0 .net "EX1_memwrite", 0 0, v00000170d7c4e550_0;  alias, 1 drivers
v00000170d7c50710_0 .net "EX1_opcode", 11 0, v00000170d7c4e7d0_0;  alias, 1 drivers
v00000170d7c500d0_0 .net "EX1_predicted", 0 0, v00000170d7c4fa90_0;  alias, 1 drivers
v00000170d7c51570_0 .net "EX1_rd_ind", 4 0, v00000170d7c4e0f0_0;  alias, 1 drivers
v00000170d7c50170_0 .net "EX1_rd_indzero", 0 0, v00000170d7c4dd30_0;  alias, 1 drivers
v00000170d7c50490_0 .net "EX1_regwrite", 0 0, v00000170d7c4dc90_0;  alias, 1 drivers
v00000170d7c50670_0 .net "EX1_rs1", 31 0, v00000170d7c4e5f0_0;  alias, 1 drivers
v00000170d7c50210_0 .net "EX1_rs1_ind", 4 0, v00000170d7c4f770_0;  alias, 1 drivers
v00000170d7c50fd0_0 .net "EX1_rs2_ind", 4 0, v00000170d7c4e870_0;  alias, 1 drivers
v00000170d7c50530_0 .net "EX1_rs2_out", 31 0, L_00000170d7c9c8e0;  alias, 1 drivers
v00000170d7c505d0_0 .var "EX2_ALU_OPER1", 31 0;
v00000170d7c51610_0 .var "EX2_ALU_OPER2", 31 0;
v00000170d7c50d50_0 .var "EX2_PC", 31 0;
v00000170d7c507b0_0 .var "EX2_PFC_to_IF", 31 0;
v00000170d7c514d0_0 .var "EX2_forward_to_B", 31 0;
v00000170d7c50ad0_0 .var "EX2_is_beq", 0 0;
v00000170d7c50990_0 .var "EX2_is_bne", 0 0;
v00000170d7c51250_0 .var "EX2_is_jal", 0 0;
v00000170d7c50a30_0 .var "EX2_is_jr", 0 0;
v00000170d7c503f0_0 .var "EX2_is_oper2_immed", 0 0;
v00000170d7c50b70_0 .var "EX2_memread", 0 0;
v00000170d7c50f30_0 .var "EX2_memwrite", 0 0;
v00000170d7c516b0_0 .var "EX2_opcode", 11 0;
v00000170d7c50c10_0 .var "EX2_predicted", 0 0;
v00000170d7c50cb0_0 .var "EX2_rd_ind", 4 0;
v00000170d7c50e90_0 .var "EX2_rd_indzero", 0 0;
v00000170d7c512f0_0 .var "EX2_regwrite", 0 0;
v00000170d7c50350_0 .var "EX2_rs1", 31 0;
v00000170d7c51070_0 .var "EX2_rs1_ind", 4 0;
v00000170d7c51110_0 .var "EX2_rs2_ind", 4 0;
v00000170d7c511b0_0 .var "EX2_rs2_out", 31 0;
v00000170d7c598f0_0 .net "FLUSH", 0 0, v00000170d7c593f0_0;  alias, 1 drivers
v00000170d7c5a390_0 .net "clk", 0 0, L_00000170d7c9d210;  1 drivers
v00000170d7c5a4d0_0 .net "rst", 0 0, v00000170d7c84670_0;  alias, 1 drivers
E_00000170d7bd9080 .event posedge, v00000170d7c3f150_0, v00000170d7c5a390_0;
S_00000170d7c4cf80 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_00000170d799d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_00000170d7c5c300 .param/l "add" 0 9 6, C4<000000100000>;
P_00000170d7c5c338 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000170d7c5c370 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000170d7c5c3a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000170d7c5c3e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000170d7c5c418 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000170d7c5c450 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000170d7c5c488 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000170d7c5c4c0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000170d7c5c4f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000170d7c5c530 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000170d7c5c568 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000170d7c5c5a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000170d7c5c5d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000170d7c5c610 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000170d7c5c648 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000170d7c5c680 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000170d7c5c6b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000170d7c5c6f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000170d7c5c728 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000170d7c5c760 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000170d7c5c798 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000170d7c5c7d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000170d7c5c808 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000170d7c5c840 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000170d7c85f20 .functor OR 1, L_00000170d7c7e8b0, L_00000170d7c7d7d0, C4<0>, C4<0>;
L_00000170d7c862a0 .functor AND 1, L_00000170d7c85f20, L_00000170d7c86540, C4<1>, C4<1>;
L_00000170d7c854a0 .functor OR 1, L_00000170d7c7e8b0, L_00000170d7c7d7d0, C4<0>, C4<0>;
L_00000170d7c85890 .functor AND 1, L_00000170d7c854a0, L_00000170d7c86540, C4<1>, C4<1>;
L_00000170d7c853c0 .functor OR 1, L_00000170d7c7e8b0, L_00000170d7c7d7d0, C4<0>, C4<0>;
L_00000170d7c86850 .functor AND 1, L_00000170d7c853c0, v00000170d7c595d0_0, C4<1>, C4<1>;
v00000170d7c574b0_0 .net "EX1_memread", 0 0, v00000170d7c4e4b0_0;  alias, 1 drivers
v00000170d7c58a90_0 .net "EX1_opcode", 11 0, v00000170d7c4e7d0_0;  alias, 1 drivers
v00000170d7c57d70_0 .net "EX1_rd_ind", 4 0, v00000170d7c4e0f0_0;  alias, 1 drivers
v00000170d7c58b30_0 .net "EX1_rd_indzero", 0 0, v00000170d7c4dd30_0;  alias, 1 drivers
v00000170d7c586d0_0 .net "EX2_memread", 0 0, v00000170d7c50b70_0;  alias, 1 drivers
v00000170d7c56d30_0 .net "EX2_opcode", 11 0, v00000170d7c516b0_0;  alias, 1 drivers
v00000170d7c57c30_0 .net "EX2_rd_ind", 4 0, v00000170d7c50cb0_0;  alias, 1 drivers
v00000170d7c58810_0 .net "EX2_rd_indzero", 0 0, v00000170d7c50e90_0;  alias, 1 drivers
v00000170d7c57f50_0 .net "ID_EX1_flush", 0 0, v00000170d7c5ba10_0;  alias, 1 drivers
v00000170d7c56b50_0 .net "ID_EX2_flush", 0 0, v00000170d7c593f0_0;  alias, 1 drivers
v00000170d7c579b0_0 .net "ID_is_beq", 0 0, L_00000170d7c7e8b0;  alias, 1 drivers
v00000170d7c58310_0 .net "ID_is_bne", 0 0, L_00000170d7c7d7d0;  alias, 1 drivers
v00000170d7c56dd0_0 .net "ID_is_j", 0 0, L_00000170d7c7e310;  alias, 1 drivers
v00000170d7c57870_0 .net "ID_is_jal", 0 0, L_00000170d7c7e1d0;  alias, 1 drivers
v00000170d7c583b0_0 .net "ID_is_jr", 0 0, L_00000170d7c7e130;  alias, 1 drivers
v00000170d7c56c90_0 .net "ID_opcode", 11 0, v00000170d7c6acd0_0;  alias, 1 drivers
v00000170d7c57ff0_0 .net "ID_rs1_ind", 4 0, v00000170d7c6af50_0;  alias, 1 drivers
v00000170d7c575f0_0 .net "ID_rs2_ind", 4 0, v00000170d7c698d0_0;  alias, 1 drivers
v00000170d7c58e50_0 .net "IF_ID_flush", 0 0, v00000170d7c5be70_0;  alias, 1 drivers
v00000170d7c57690_0 .net "IF_ID_write", 0 0, v00000170d7c5bb50_0;  alias, 1 drivers
v00000170d7c56e70_0 .net "PC_src", 2 0, L_00000170d7c7deb0;  alias, 1 drivers
v00000170d7c58ef0_0 .net "PFC_to_EX", 31 0, L_00000170d7c7f2b0;  alias, 1 drivers
v00000170d7c57cd0_0 .net "PFC_to_IF", 31 0, L_00000170d7c7e590;  alias, 1 drivers
v00000170d7c57af0_0 .net "WB_rd_ind", 4 0, v00000170d7c6de30_0;  alias, 1 drivers
v00000170d7c56bf0_0 .net "Wrong_prediction", 0 0, L_00000170d7c9d590;  alias, 1 drivers
v00000170d7c56f10_0 .net *"_ivl_11", 0 0, L_00000170d7c85890;  1 drivers
v00000170d7c57410_0 .net *"_ivl_13", 10 0, L_00000170d7c7d4b0;  1 drivers
v00000170d7c58270_0 .net *"_ivl_15", 10 0, L_00000170d7c7db90;  1 drivers
v00000170d7c58770_0 .net *"_ivl_16", 10 0, L_00000170d7c7df50;  1 drivers
v00000170d7c570f0_0 .net *"_ivl_19", 10 0, L_00000170d7c7d2d0;  1 drivers
v00000170d7c57910_0 .net *"_ivl_20", 10 0, L_00000170d7c7d370;  1 drivers
v00000170d7c588b0_0 .net *"_ivl_25", 0 0, L_00000170d7c853c0;  1 drivers
v00000170d7c56fb0_0 .net *"_ivl_27", 0 0, L_00000170d7c86850;  1 drivers
v00000170d7c58090_0 .net *"_ivl_29", 10 0, L_00000170d7c7ed10;  1 drivers
v00000170d7c58bd0_0 .net *"_ivl_3", 0 0, L_00000170d7c85f20;  1 drivers
L_00000170d7ca01f0 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v00000170d7c58c70_0 .net/2u *"_ivl_30", 10 0, L_00000170d7ca01f0;  1 drivers
v00000170d7c58d10_0 .net *"_ivl_32", 10 0, L_00000170d7c7dc30;  1 drivers
v00000170d7c58950_0 .net *"_ivl_35", 10 0, L_00000170d7c7e270;  1 drivers
v00000170d7c57550_0 .net *"_ivl_37", 10 0, L_00000170d7c7dcd0;  1 drivers
v00000170d7c589f0_0 .net *"_ivl_38", 10 0, L_00000170d7c7ef90;  1 drivers
v00000170d7c57a50_0 .net *"_ivl_40", 10 0, L_00000170d7c7cfb0;  1 drivers
L_00000170d7ca0238 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c58db0_0 .net/2s *"_ivl_45", 20 0, L_00000170d7ca0238;  1 drivers
L_00000170d7ca0280 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c58450_0 .net/2s *"_ivl_50", 20 0, L_00000170d7ca0280;  1 drivers
v00000170d7c58f90_0 .net *"_ivl_9", 0 0, L_00000170d7c854a0;  1 drivers
v00000170d7c59030_0 .net "clk", 0 0, L_00000170d7bbcaa0;  alias, 1 drivers
v00000170d7c57050_0 .net "forward_to_B", 31 0, L_00000170d7c7e4f0;  alias, 1 drivers
v00000170d7c57b90_0 .net "imm", 31 0, v00000170d7c55ed0_0;  1 drivers
v00000170d7c590d0_0 .net "inst", 31 0, v00000170d7c58630_0;  alias, 1 drivers
v00000170d7c57190_0 .net "is_branch_and_taken", 0 0, L_00000170d7c862a0;  alias, 1 drivers
v00000170d7c57230_0 .net "is_oper2_immed", 0 0, L_00000170d7c86460;  alias, 1 drivers
v00000170d7c572d0_0 .net "mem_read", 0 0, L_00000170d7c7f3f0;  alias, 1 drivers
v00000170d7c57730_0 .net "mem_write", 0 0, L_00000170d7c7f490;  alias, 1 drivers
v00000170d7c59170_0 .net "pc", 31 0, v00000170d7c592b0_0;  alias, 1 drivers
v00000170d7c57e10_0 .net "pc_write", 0 0, v00000170d7c5bdd0_0;  alias, 1 drivers
v00000170d7c57370_0 .net "predicted", 0 0, L_00000170d7c86540;  1 drivers
v00000170d7c577d0_0 .net "predicted_to_EX", 0 0, v00000170d7c595d0_0;  alias, 1 drivers
v00000170d7c57eb0_0 .net "reg_write", 0 0, L_00000170d7c7f170;  alias, 1 drivers
v00000170d7c58130_0 .net "reg_write_from_wb", 0 0, v00000170d7c6d6b0_0;  alias, 1 drivers
v00000170d7c581d0_0 .net "rs1", 31 0, v00000170d7c56150_0;  alias, 1 drivers
v00000170d7c59210_0 .net "rs2", 31 0, v00000170d7c561f0_0;  alias, 1 drivers
v00000170d7c584f0_0 .net "rst", 0 0, v00000170d7c84670_0;  alias, 1 drivers
v00000170d7c58590_0 .net "wr_reg_data", 31 0, L_00000170d7d006a0;  alias, 1 drivers
L_00000170d7c7e4f0 .functor MUXZ 32, v00000170d7c561f0_0, v00000170d7c55ed0_0, L_00000170d7c86460, C4<>;
L_00000170d7c7d4b0 .part v00000170d7c592b0_0, 0, 11;
L_00000170d7c7db90 .part v00000170d7c58630_0, 0, 11;
L_00000170d7c7df50 .arith/sum 11, L_00000170d7c7d4b0, L_00000170d7c7db90;
L_00000170d7c7d2d0 .part v00000170d7c58630_0, 0, 11;
L_00000170d7c7d370 .functor MUXZ 11, L_00000170d7c7d2d0, L_00000170d7c7df50, L_00000170d7c85890, C4<>;
L_00000170d7c7ed10 .part v00000170d7c592b0_0, 0, 11;
L_00000170d7c7dc30 .arith/sum 11, L_00000170d7c7ed10, L_00000170d7ca01f0;
L_00000170d7c7e270 .part v00000170d7c592b0_0, 0, 11;
L_00000170d7c7dcd0 .part v00000170d7c58630_0, 0, 11;
L_00000170d7c7ef90 .arith/sum 11, L_00000170d7c7e270, L_00000170d7c7dcd0;
L_00000170d7c7cfb0 .functor MUXZ 11, L_00000170d7c7ef90, L_00000170d7c7dc30, L_00000170d7c86850, C4<>;
L_00000170d7c7e590 .concat8 [ 11 21 0 0], L_00000170d7c7d370, L_00000170d7ca0238;
L_00000170d7c7f2b0 .concat8 [ 11 21 0 0], L_00000170d7c7cfb0, L_00000170d7ca0280;
S_00000170d7c4b810 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_00000170d7c4cf80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_00000170d7c5c880 .param/l "add" 0 9 6, C4<000000100000>;
P_00000170d7c5c8b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000170d7c5c8f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000170d7c5c928 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000170d7c5c960 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000170d7c5c998 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000170d7c5c9d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000170d7c5ca08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000170d7c5ca40 .param/l "j" 0 9 19, C4<000010000000>;
P_00000170d7c5ca78 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000170d7c5cab0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000170d7c5cae8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000170d7c5cb20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000170d7c5cb58 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000170d7c5cb90 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000170d7c5cbc8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000170d7c5cc00 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000170d7c5cc38 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000170d7c5cc70 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000170d7c5cca8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000170d7c5cce0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000170d7c5cd18 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000170d7c5cd50 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000170d7c5cd88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000170d7c5cdc0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000170d7c85dd0 .functor OR 1, L_00000170d7c86540, L_00000170d7c7d5f0, C4<0>, C4<0>;
L_00000170d7c86c40 .functor OR 1, L_00000170d7c85dd0, L_00000170d7c7de10, C4<0>, C4<0>;
v00000170d7c5b150_0 .net "EX1_opcode", 11 0, v00000170d7c4e7d0_0;  alias, 1 drivers
v00000170d7c59cb0_0 .net "EX2_opcode", 11 0, v00000170d7c516b0_0;  alias, 1 drivers
v00000170d7c59990_0 .net "ID_opcode", 11 0, v00000170d7c6acd0_0;  alias, 1 drivers
v00000170d7c5b1f0_0 .net "PC_src", 2 0, L_00000170d7c7deb0;  alias, 1 drivers
v00000170d7c5b330_0 .net "Wrong_prediction", 0 0, L_00000170d7c9d590;  alias, 1 drivers
L_00000170d7ca03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000170d7c59350_0 .net/2u *"_ivl_0", 2 0, L_00000170d7ca03e8;  1 drivers
v00000170d7c5ac50_0 .net *"_ivl_10", 0 0, L_00000170d7c7dff0;  1 drivers
L_00000170d7ca0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000170d7c59e90_0 .net/2u *"_ivl_12", 2 0, L_00000170d7ca0508;  1 drivers
L_00000170d7ca0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c5a570_0 .net/2u *"_ivl_14", 11 0, L_00000170d7ca0550;  1 drivers
v00000170d7c5a9d0_0 .net *"_ivl_16", 0 0, L_00000170d7c7d5f0;  1 drivers
v00000170d7c5ad90_0 .net *"_ivl_19", 0 0, L_00000170d7c85dd0;  1 drivers
L_00000170d7ca0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c5a610_0 .net/2u *"_ivl_2", 11 0, L_00000170d7ca0430;  1 drivers
L_00000170d7ca0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c5b290_0 .net/2u *"_ivl_20", 11 0, L_00000170d7ca0598;  1 drivers
v00000170d7c5b010_0 .net *"_ivl_22", 0 0, L_00000170d7c7de10;  1 drivers
v00000170d7c5b3d0_0 .net *"_ivl_25", 0 0, L_00000170d7c86c40;  1 drivers
L_00000170d7ca05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000170d7c59710_0 .net/2u *"_ivl_26", 2 0, L_00000170d7ca05e0;  1 drivers
L_00000170d7ca0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000170d7c5ae30_0 .net/2u *"_ivl_28", 2 0, L_00000170d7ca0628;  1 drivers
v00000170d7c5a6b0_0 .net *"_ivl_30", 2 0, L_00000170d7c7eb30;  1 drivers
v00000170d7c59d50_0 .net *"_ivl_32", 2 0, L_00000170d7c7edb0;  1 drivers
v00000170d7c5b470_0 .net *"_ivl_34", 2 0, L_00000170d7c7d690;  1 drivers
v00000170d7c59df0_0 .net *"_ivl_4", 0 0, L_00000170d7c7d550;  1 drivers
L_00000170d7ca0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000170d7c5b510_0 .net/2u *"_ivl_6", 2 0, L_00000170d7ca0478;  1 drivers
L_00000170d7ca04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000170d7c5a750_0 .net/2u *"_ivl_8", 11 0, L_00000170d7ca04c0;  1 drivers
v00000170d7c59f30_0 .net "clk", 0 0, L_00000170d7bbcaa0;  alias, 1 drivers
v00000170d7c59670_0 .net "predicted", 0 0, L_00000170d7c86540;  alias, 1 drivers
v00000170d7c5b5b0_0 .net "predicted_to_EX", 0 0, v00000170d7c595d0_0;  alias, 1 drivers
v00000170d7c5b650_0 .net "rst", 0 0, v00000170d7c84670_0;  alias, 1 drivers
v00000170d7c5b8d0_0 .net "state", 1 0, v00000170d7c5af70_0;  1 drivers
L_00000170d7c7d550 .cmp/eq 12, v00000170d7c6acd0_0, L_00000170d7ca0430;
L_00000170d7c7dff0 .cmp/eq 12, v00000170d7c4e7d0_0, L_00000170d7ca04c0;
L_00000170d7c7d5f0 .cmp/eq 12, v00000170d7c6acd0_0, L_00000170d7ca0550;
L_00000170d7c7de10 .cmp/eq 12, v00000170d7c6acd0_0, L_00000170d7ca0598;
L_00000170d7c7eb30 .functor MUXZ 3, L_00000170d7ca0628, L_00000170d7ca05e0, L_00000170d7c86c40, C4<>;
L_00000170d7c7edb0 .functor MUXZ 3, L_00000170d7c7eb30, L_00000170d7ca0508, L_00000170d7c7dff0, C4<>;
L_00000170d7c7d690 .functor MUXZ 3, L_00000170d7c7edb0, L_00000170d7ca0478, L_00000170d7c7d550, C4<>;
L_00000170d7c7deb0 .functor MUXZ 3, L_00000170d7c7d690, L_00000170d7ca03e8, L_00000170d7c9d590, C4<>;
S_00000170d7c4cad0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_00000170d7c4b810;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_00000170d7c5ce00 .param/l "add" 0 9 6, C4<000000100000>;
P_00000170d7c5ce38 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000170d7c5ce70 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000170d7c5cea8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000170d7c5cee0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000170d7c5cf18 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000170d7c5cf50 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000170d7c5cf88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000170d7c5cfc0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000170d7c5cff8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000170d7c5d030 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000170d7c5d068 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000170d7c5d0a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000170d7c5d0d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000170d7c5d110 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000170d7c5d148 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000170d7c5d180 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000170d7c5d1b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000170d7c5d1f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000170d7c5d228 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000170d7c5d260 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000170d7c5d298 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000170d7c5d2d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000170d7c5d308 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000170d7c5d340 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000170d7c86000 .functor OR 1, L_00000170d7c7d410, L_00000170d7c7d050, C4<0>, C4<0>;
L_00000170d7c85580 .functor OR 1, L_00000170d7c7d0f0, L_00000170d7c7d190, C4<0>, C4<0>;
L_00000170d7c85510 .functor AND 1, L_00000170d7c86000, L_00000170d7c85580, C4<1>, C4<1>;
L_00000170d7c85d60 .functor NOT 1, L_00000170d7c85510, C4<0>, C4<0>, C4<0>;
L_00000170d7c855f0 .functor OR 1, v00000170d7c84670_0, L_00000170d7c85d60, C4<0>, C4<0>;
L_00000170d7c86540 .functor NOT 1, L_00000170d7c855f0, C4<0>, C4<0>, C4<0>;
v00000170d7c5a890_0 .net "EX_opcode", 11 0, v00000170d7c516b0_0;  alias, 1 drivers
v00000170d7c59a30_0 .net "ID_opcode", 11 0, v00000170d7c6acd0_0;  alias, 1 drivers
v00000170d7c5aa70_0 .net "Wrong_prediction", 0 0, L_00000170d7c9d590;  alias, 1 drivers
L_00000170d7ca02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c5a430_0 .net/2u *"_ivl_0", 11 0, L_00000170d7ca02c8;  1 drivers
L_00000170d7ca0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000170d7c5abb0_0 .net/2u *"_ivl_10", 1 0, L_00000170d7ca0358;  1 drivers
v00000170d7c5a110_0 .net *"_ivl_12", 0 0, L_00000170d7c7d0f0;  1 drivers
L_00000170d7ca03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000170d7c5a070_0 .net/2u *"_ivl_14", 1 0, L_00000170d7ca03a0;  1 drivers
v00000170d7c5b790_0 .net *"_ivl_16", 0 0, L_00000170d7c7d190;  1 drivers
v00000170d7c5bab0_0 .net *"_ivl_19", 0 0, L_00000170d7c85580;  1 drivers
v00000170d7c5a1b0_0 .net *"_ivl_2", 0 0, L_00000170d7c7d410;  1 drivers
v00000170d7c5a250_0 .net *"_ivl_21", 0 0, L_00000170d7c85510;  1 drivers
v00000170d7c59850_0 .net *"_ivl_22", 0 0, L_00000170d7c85d60;  1 drivers
v00000170d7c5b0b0_0 .net *"_ivl_25", 0 0, L_00000170d7c855f0;  1 drivers
L_00000170d7ca0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c5acf0_0 .net/2u *"_ivl_4", 11 0, L_00000170d7ca0310;  1 drivers
v00000170d7c5a2f0_0 .net *"_ivl_6", 0 0, L_00000170d7c7d050;  1 drivers
v00000170d7c5a7f0_0 .net *"_ivl_9", 0 0, L_00000170d7c86000;  1 drivers
v00000170d7c5a930_0 .net "clk", 0 0, L_00000170d7bbcaa0;  alias, 1 drivers
v00000170d7c597b0_0 .net "predicted", 0 0, L_00000170d7c86540;  alias, 1 drivers
v00000170d7c595d0_0 .var "predicted_to_EX", 0 0;
v00000170d7c5ab10_0 .net "rst", 0 0, v00000170d7c84670_0;  alias, 1 drivers
v00000170d7c5af70_0 .var "state", 1 0;
E_00000170d7bd8b80 .event posedge, v00000170d7c5a930_0, v00000170d7c3f150_0;
L_00000170d7c7d410 .cmp/eq 12, v00000170d7c6acd0_0, L_00000170d7ca02c8;
L_00000170d7c7d050 .cmp/eq 12, v00000170d7c6acd0_0, L_00000170d7ca0310;
L_00000170d7c7d0f0 .cmp/eq 2, v00000170d7c5af70_0, L_00000170d7ca0358;
L_00000170d7c7d190 .cmp/eq 2, v00000170d7c5af70_0, L_00000170d7ca03a0;
S_00000170d7c4d110 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_00000170d7c4cf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_00000170d7c5d380 .param/l "add" 0 9 6, C4<000000100000>;
P_00000170d7c5d3b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000170d7c5d3f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000170d7c5d428 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000170d7c5d460 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000170d7c5d498 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000170d7c5d4d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000170d7c5d508 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000170d7c5d540 .param/l "j" 0 9 19, C4<000010000000>;
P_00000170d7c5d578 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000170d7c5d5b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000170d7c5d5e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000170d7c5d620 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000170d7c5d658 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000170d7c5d690 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000170d7c5d6c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000170d7c5d700 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000170d7c5d738 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000170d7c5d770 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000170d7c5d7a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000170d7c5d7e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000170d7c5d818 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000170d7c5d850 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000170d7c5d888 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000170d7c5d8c0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000170d7c5b6f0_0 .net "EX1_memread", 0 0, v00000170d7c4e4b0_0;  alias, 1 drivers
v00000170d7c59fd0_0 .net "EX1_rd_ind", 4 0, v00000170d7c4e0f0_0;  alias, 1 drivers
v00000170d7c5b830_0 .net "EX1_rd_indzero", 0 0, v00000170d7c4dd30_0;  alias, 1 drivers
v00000170d7c59ad0_0 .net "EX2_memread", 0 0, v00000170d7c50b70_0;  alias, 1 drivers
v00000170d7c59b70_0 .net "EX2_rd_ind", 4 0, v00000170d7c50cb0_0;  alias, 1 drivers
v00000170d7c5b970_0 .net "EX2_rd_indzero", 0 0, v00000170d7c50e90_0;  alias, 1 drivers
v00000170d7c5ba10_0 .var "ID_EX1_flush", 0 0;
v00000170d7c593f0_0 .var "ID_EX2_flush", 0 0;
v00000170d7c59490_0 .net "ID_opcode", 11 0, v00000170d7c6acd0_0;  alias, 1 drivers
v00000170d7c59530_0 .net "ID_rs1_ind", 4 0, v00000170d7c6af50_0;  alias, 1 drivers
v00000170d7c59c10_0 .net "ID_rs2_ind", 4 0, v00000170d7c698d0_0;  alias, 1 drivers
v00000170d7c5bb50_0 .var "IF_ID_Write", 0 0;
v00000170d7c5be70_0 .var "IF_ID_flush", 0 0;
v00000170d7c5bdd0_0 .var "PC_Write", 0 0;
v00000170d7c5bbf0_0 .net "Wrong_prediction", 0 0, L_00000170d7c9d590;  alias, 1 drivers
E_00000170d7bd8e80/0 .event anyedge, v00000170d7c45780_0, v00000170d7c4e4b0_0, v00000170d7c4dd30_0, v00000170d7c4fdb0_0;
E_00000170d7bd8e80/1 .event anyedge, v00000170d7c4e0f0_0, v00000170d7c4fef0_0, v00000170d7b63330_0, v00000170d7c50e90_0;
E_00000170d7bd8e80/2 .event anyedge, v00000170d7c3e930_0, v00000170d7c4fbd0_0;
E_00000170d7bd8e80 .event/or E_00000170d7bd8e80/0, E_00000170d7bd8e80/1, E_00000170d7bd8e80/2;
S_00000170d7c4be50 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_00000170d7c4cf80;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_00000170d7c5d900 .param/l "add" 0 9 6, C4<000000100000>;
P_00000170d7c5d938 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000170d7c5d970 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000170d7c5d9a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000170d7c5d9e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000170d7c5da18 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000170d7c5da50 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000170d7c5da88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000170d7c5dac0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000170d7c5daf8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000170d7c5db30 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000170d7c5db68 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000170d7c5dba0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000170d7c5dbd8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000170d7c5dc10 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000170d7c5dc48 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000170d7c5dc80 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000170d7c5dcb8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000170d7c5dcf0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000170d7c5dd28 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000170d7c5dd60 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000170d7c5dd98 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000170d7c5ddd0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000170d7c5de08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000170d7c5de40 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000170d7c85430 .functor OR 1, L_00000170d7c7ea90, L_00000170d7c7e090, C4<0>, C4<0>;
L_00000170d7c856d0 .functor OR 1, L_00000170d7c85430, L_00000170d7c7e9f0, C4<0>, C4<0>;
L_00000170d7c86930 .functor OR 1, L_00000170d7c856d0, L_00000170d7c7e6d0, C4<0>, C4<0>;
L_00000170d7c86cb0 .functor OR 1, L_00000170d7c86930, L_00000170d7c7f0d0, C4<0>, C4<0>;
L_00000170d7c865b0 .functor OR 1, L_00000170d7c86cb0, L_00000170d7c7e810, C4<0>, C4<0>;
L_00000170d7c85a50 .functor OR 1, L_00000170d7c865b0, L_00000170d7c7f030, C4<0>, C4<0>;
L_00000170d7c86d20 .functor OR 1, L_00000170d7c85a50, L_00000170d7c7d730, C4<0>, C4<0>;
L_00000170d7c86460 .functor OR 1, L_00000170d7c86d20, L_00000170d7c7ec70, C4<0>, C4<0>;
L_00000170d7c85c10 .functor OR 1, L_00000170d7c7f350, L_00000170d7c7e950, C4<0>, C4<0>;
L_00000170d7c86d90 .functor OR 1, L_00000170d7c85c10, L_00000170d7c7ebd0, C4<0>, C4<0>;
L_00000170d7c86070 .functor OR 1, L_00000170d7c86d90, L_00000170d7c7ee50, C4<0>, C4<0>;
L_00000170d7c86e00 .functor OR 1, L_00000170d7c86070, L_00000170d7c7f210, C4<0>, C4<0>;
v00000170d7c5bf10_0 .net "ID_opcode", 11 0, v00000170d7c6acd0_0;  alias, 1 drivers
L_00000170d7ca0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c5bfb0_0 .net/2u *"_ivl_0", 11 0, L_00000170d7ca0670;  1 drivers
L_00000170d7ca0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c5c230_0 .net/2u *"_ivl_10", 11 0, L_00000170d7ca0700;  1 drivers
L_00000170d7ca0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c5c050_0 .net/2u *"_ivl_102", 11 0, L_00000170d7ca0bc8;  1 drivers
L_00000170d7ca0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c5c0f0_0 .net/2u *"_ivl_106", 11 0, L_00000170d7ca0c10;  1 drivers
v00000170d7c5bc90_0 .net *"_ivl_12", 0 0, L_00000170d7c7e9f0;  1 drivers
v00000170d7c5bd30_0 .net *"_ivl_15", 0 0, L_00000170d7c856d0;  1 drivers
L_00000170d7ca0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c5c190_0 .net/2u *"_ivl_16", 11 0, L_00000170d7ca0748;  1 drivers
v00000170d7c55110_0 .net *"_ivl_18", 0 0, L_00000170d7c7e6d0;  1 drivers
v00000170d7c54e90_0 .net *"_ivl_2", 0 0, L_00000170d7c7ea90;  1 drivers
v00000170d7c54670_0 .net *"_ivl_21", 0 0, L_00000170d7c86930;  1 drivers
L_00000170d7ca0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c548f0_0 .net/2u *"_ivl_22", 11 0, L_00000170d7ca0790;  1 drivers
v00000170d7c56ab0_0 .net *"_ivl_24", 0 0, L_00000170d7c7f0d0;  1 drivers
v00000170d7c55570_0 .net *"_ivl_27", 0 0, L_00000170d7c86cb0;  1 drivers
L_00000170d7ca07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c552f0_0 .net/2u *"_ivl_28", 11 0, L_00000170d7ca07d8;  1 drivers
v00000170d7c543f0_0 .net *"_ivl_30", 0 0, L_00000170d7c7e810;  1 drivers
v00000170d7c54710_0 .net *"_ivl_33", 0 0, L_00000170d7c865b0;  1 drivers
L_00000170d7ca0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c55390_0 .net/2u *"_ivl_34", 11 0, L_00000170d7ca0820;  1 drivers
v00000170d7c551b0_0 .net *"_ivl_36", 0 0, L_00000170d7c7f030;  1 drivers
v00000170d7c55f70_0 .net *"_ivl_39", 0 0, L_00000170d7c85a50;  1 drivers
L_00000170d7ca06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c54490_0 .net/2u *"_ivl_4", 11 0, L_00000170d7ca06b8;  1 drivers
L_00000170d7ca0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v00000170d7c55250_0 .net/2u *"_ivl_40", 11 0, L_00000170d7ca0868;  1 drivers
v00000170d7c56330_0 .net *"_ivl_42", 0 0, L_00000170d7c7d730;  1 drivers
v00000170d7c55610_0 .net *"_ivl_45", 0 0, L_00000170d7c86d20;  1 drivers
L_00000170d7ca08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c54cb0_0 .net/2u *"_ivl_46", 11 0, L_00000170d7ca08b0;  1 drivers
v00000170d7c54d50_0 .net *"_ivl_48", 0 0, L_00000170d7c7ec70;  1 drivers
L_00000170d7ca08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c56290_0 .net/2u *"_ivl_52", 11 0, L_00000170d7ca08f8;  1 drivers
L_00000170d7ca0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c556b0_0 .net/2u *"_ivl_56", 11 0, L_00000170d7ca0940;  1 drivers
v00000170d7c54a30_0 .net *"_ivl_6", 0 0, L_00000170d7c7e090;  1 drivers
L_00000170d7ca0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000170d7c54f30_0 .net/2u *"_ivl_60", 11 0, L_00000170d7ca0988;  1 drivers
L_00000170d7ca09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c54fd0_0 .net/2u *"_ivl_64", 11 0, L_00000170d7ca09d0;  1 drivers
L_00000170d7ca0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c54530_0 .net/2u *"_ivl_68", 11 0, L_00000170d7ca0a18;  1 drivers
L_00000170d7ca0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000170d7c56650_0 .net/2u *"_ivl_72", 11 0, L_00000170d7ca0a60;  1 drivers
v00000170d7c55e30_0 .net *"_ivl_74", 0 0, L_00000170d7c7f350;  1 drivers
L_00000170d7ca0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c55430_0 .net/2u *"_ivl_76", 11 0, L_00000170d7ca0aa8;  1 drivers
v00000170d7c55070_0 .net *"_ivl_78", 0 0, L_00000170d7c7e950;  1 drivers
v00000170d7c566f0_0 .net *"_ivl_81", 0 0, L_00000170d7c85c10;  1 drivers
L_00000170d7ca0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c55930_0 .net/2u *"_ivl_82", 11 0, L_00000170d7ca0af0;  1 drivers
v00000170d7c545d0_0 .net *"_ivl_84", 0 0, L_00000170d7c7ebd0;  1 drivers
v00000170d7c54df0_0 .net *"_ivl_87", 0 0, L_00000170d7c86d90;  1 drivers
L_00000170d7ca0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c554d0_0 .net/2u *"_ivl_88", 11 0, L_00000170d7ca0b38;  1 drivers
v00000170d7c54990_0 .net *"_ivl_9", 0 0, L_00000170d7c85430;  1 drivers
v00000170d7c55750_0 .net *"_ivl_90", 0 0, L_00000170d7c7ee50;  1 drivers
v00000170d7c547b0_0 .net *"_ivl_93", 0 0, L_00000170d7c86070;  1 drivers
L_00000170d7ca0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c54ad0_0 .net/2u *"_ivl_94", 11 0, L_00000170d7ca0b80;  1 drivers
v00000170d7c55890_0 .net *"_ivl_96", 0 0, L_00000170d7c7f210;  1 drivers
v00000170d7c557f0_0 .net *"_ivl_99", 0 0, L_00000170d7c86e00;  1 drivers
v00000170d7c54b70_0 .net "is_beq", 0 0, L_00000170d7c7e8b0;  alias, 1 drivers
v00000170d7c55d90_0 .net "is_bne", 0 0, L_00000170d7c7d7d0;  alias, 1 drivers
v00000170d7c55a70_0 .net "is_j", 0 0, L_00000170d7c7e310;  alias, 1 drivers
v00000170d7c559d0_0 .net "is_jal", 0 0, L_00000170d7c7e1d0;  alias, 1 drivers
v00000170d7c55b10_0 .net "is_jr", 0 0, L_00000170d7c7e130;  alias, 1 drivers
v00000170d7c55bb0_0 .net "is_oper2_immed", 0 0, L_00000170d7c86460;  alias, 1 drivers
v00000170d7c54850_0 .net "memread", 0 0, L_00000170d7c7f3f0;  alias, 1 drivers
v00000170d7c55c50_0 .net "memwrite", 0 0, L_00000170d7c7f490;  alias, 1 drivers
v00000170d7c55cf0_0 .net "regwrite", 0 0, L_00000170d7c7f170;  alias, 1 drivers
L_00000170d7c7ea90 .cmp/eq 12, v00000170d7c6acd0_0, L_00000170d7ca0670;
L_00000170d7c7e090 .cmp/eq 12, v00000170d7c6acd0_0, L_00000170d7ca06b8;
L_00000170d7c7e9f0 .cmp/eq 12, v00000170d7c6acd0_0, L_00000170d7ca0700;
L_00000170d7c7e6d0 .cmp/eq 12, v00000170d7c6acd0_0, L_00000170d7ca0748;
L_00000170d7c7f0d0 .cmp/eq 12, v00000170d7c6acd0_0, L_00000170d7ca0790;
L_00000170d7c7e810 .cmp/eq 12, v00000170d7c6acd0_0, L_00000170d7ca07d8;
L_00000170d7c7f030 .cmp/eq 12, v00000170d7c6acd0_0, L_00000170d7ca0820;
L_00000170d7c7d730 .cmp/eq 12, v00000170d7c6acd0_0, L_00000170d7ca0868;
L_00000170d7c7ec70 .cmp/eq 12, v00000170d7c6acd0_0, L_00000170d7ca08b0;
L_00000170d7c7e8b0 .cmp/eq 12, v00000170d7c6acd0_0, L_00000170d7ca08f8;
L_00000170d7c7d7d0 .cmp/eq 12, v00000170d7c6acd0_0, L_00000170d7ca0940;
L_00000170d7c7e130 .cmp/eq 12, v00000170d7c6acd0_0, L_00000170d7ca0988;
L_00000170d7c7e1d0 .cmp/eq 12, v00000170d7c6acd0_0, L_00000170d7ca09d0;
L_00000170d7c7e310 .cmp/eq 12, v00000170d7c6acd0_0, L_00000170d7ca0a18;
L_00000170d7c7f350 .cmp/eq 12, v00000170d7c6acd0_0, L_00000170d7ca0a60;
L_00000170d7c7e950 .cmp/eq 12, v00000170d7c6acd0_0, L_00000170d7ca0aa8;
L_00000170d7c7ebd0 .cmp/eq 12, v00000170d7c6acd0_0, L_00000170d7ca0af0;
L_00000170d7c7ee50 .cmp/eq 12, v00000170d7c6acd0_0, L_00000170d7ca0b38;
L_00000170d7c7f210 .cmp/eq 12, v00000170d7c6acd0_0, L_00000170d7ca0b80;
L_00000170d7c7f170 .reduce/nor L_00000170d7c86e00;
L_00000170d7c7f3f0 .cmp/eq 12, v00000170d7c6acd0_0, L_00000170d7ca0bc8;
L_00000170d7c7f490 .cmp/eq 12, v00000170d7c6acd0_0, L_00000170d7ca0c10;
S_00000170d7c4cc60 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_00000170d7c4cf80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000170d7c65e90 .param/l "add" 0 9 6, C4<000000100000>;
P_00000170d7c65ec8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000170d7c65f00 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000170d7c65f38 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000170d7c65f70 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000170d7c65fa8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000170d7c65fe0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000170d7c66018 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000170d7c66050 .param/l "j" 0 9 19, C4<000010000000>;
P_00000170d7c66088 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000170d7c660c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000170d7c660f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000170d7c66130 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000170d7c66168 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000170d7c661a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000170d7c661d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000170d7c66210 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000170d7c66248 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000170d7c66280 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000170d7c662b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000170d7c662f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000170d7c66328 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000170d7c66360 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000170d7c66398 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000170d7c663d0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000170d7c55ed0_0 .var "Immed", 31 0;
v00000170d7c54c10_0 .net "Inst", 31 0, v00000170d7c58630_0;  alias, 1 drivers
v00000170d7c56010_0 .net "opcode", 11 0, v00000170d7c6acd0_0;  alias, 1 drivers
E_00000170d7bd8e00 .event anyedge, v00000170d7c4fbd0_0, v00000170d7c54c10_0;
S_00000170d7c4c300 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_00000170d7c4cf80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v00000170d7c56150_0 .var "Read_data1", 31 0;
v00000170d7c561f0_0 .var "Read_data2", 31 0;
v00000170d7c563d0_0 .net "Read_reg1", 4 0, v00000170d7c6af50_0;  alias, 1 drivers
v00000170d7c56470_0 .net "Read_reg2", 4 0, v00000170d7c698d0_0;  alias, 1 drivers
v00000170d7c56510_0 .net "Write_data", 31 0, L_00000170d7d006a0;  alias, 1 drivers
v00000170d7c565b0_0 .net "Write_en", 0 0, v00000170d7c6d6b0_0;  alias, 1 drivers
v00000170d7c56790_0 .net "Write_reg", 4 0, v00000170d7c6de30_0;  alias, 1 drivers
v00000170d7c56a10_0 .net "clk", 0 0, L_00000170d7bbcaa0;  alias, 1 drivers
v00000170d7c56830_0 .var/i "i", 31 0;
v00000170d7c568d0 .array "reg_file", 0 31, 31 0;
v00000170d7c56970_0 .net "rst", 0 0, v00000170d7c84670_0;  alias, 1 drivers
E_00000170d7bd9140 .event posedge, v00000170d7c5a930_0;
S_00000170d7c4d2a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_00000170d7c4c300;
 .timescale 0 0;
v00000170d7c54350_0 .var/i "i", 31 0;
S_00000170d7c4c170 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_00000170d799d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000170d7c66410 .param/l "add" 0 9 6, C4<000000100000>;
P_00000170d7c66448 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000170d7c66480 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000170d7c664b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000170d7c664f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000170d7c66528 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000170d7c66560 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000170d7c66598 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000170d7c665d0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000170d7c66608 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000170d7c66640 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000170d7c66678 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000170d7c666b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000170d7c666e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000170d7c66720 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000170d7c66758 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000170d7c66790 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000170d7c667c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000170d7c66800 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000170d7c66838 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000170d7c66870 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000170d7c668a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000170d7c668e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000170d7c66918 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000170d7c66950 .param/l "xori" 0 9 12, C4<001110000000>;
v00000170d7c58630_0 .var "ID_INST", 31 0;
v00000170d7c592b0_0 .var "ID_PC", 31 0;
v00000170d7c6acd0_0 .var "ID_opcode", 11 0;
v00000170d7c696f0_0 .var "ID_rd_ind", 4 0;
v00000170d7c6af50_0 .var "ID_rs1_ind", 4 0;
v00000170d7c698d0_0 .var "ID_rs2_ind", 4 0;
v00000170d7c6a690_0 .net "IF_FLUSH", 0 0, v00000170d7c5be70_0;  alias, 1 drivers
v00000170d7c6a7d0_0 .net "IF_INST", 31 0, L_00000170d7c85660;  alias, 1 drivers
v00000170d7c69650_0 .net "IF_PC", 31 0, v00000170d7c6aeb0_0;  alias, 1 drivers
v00000170d7c6a9b0_0 .net "clk", 0 0, L_00000170d7c864d0;  1 drivers
v00000170d7c6ad70_0 .net "if_id_Write", 0 0, v00000170d7c5bb50_0;  alias, 1 drivers
v00000170d7c6a910_0 .net "rst", 0 0, v00000170d7c84670_0;  alias, 1 drivers
E_00000170d7bd8bc0 .event posedge, v00000170d7c3f150_0, v00000170d7c6a9b0_0;
S_00000170d7c4d430 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_00000170d799d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v00000170d7c6cc10_0 .net "EX1_PFC", 31 0, L_00000170d7c7f7b0;  alias, 1 drivers
v00000170d7c6cf30_0 .net "EX2_PFC", 31 0, v00000170d7c507b0_0;  alias, 1 drivers
v00000170d7c6d930_0 .net "ID_PFC", 31 0, L_00000170d7c7e590;  alias, 1 drivers
v00000170d7c6da70_0 .net "PC_src", 2 0, L_00000170d7c7deb0;  alias, 1 drivers
v00000170d7c6d9d0_0 .net "PC_write", 0 0, v00000170d7c5bdd0_0;  alias, 1 drivers
L_00000170d7ca0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000170d7c6ca30_0 .net/2u *"_ivl_0", 31 0, L_00000170d7ca0088;  1 drivers
v00000170d7c6cad0_0 .net "clk", 0 0, L_00000170d7bbcaa0;  alias, 1 drivers
v00000170d7c6d2f0_0 .net "inst", 31 0, L_00000170d7c85660;  alias, 1 drivers
v00000170d7c6bef0_0 .net "inst_mem_in", 31 0, v00000170d7c6aeb0_0;  alias, 1 drivers
v00000170d7c6bf90_0 .net "pc_reg_in", 31 0, L_00000170d7c868c0;  1 drivers
v00000170d7c6d1b0_0 .net "rst", 0 0, v00000170d7c84670_0;  alias, 1 drivers
L_00000170d7c7da50 .arith/sum 32, v00000170d7c6aeb0_0, L_00000170d7ca0088;
S_00000170d7c4c490 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_00000170d7c4d430;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_00000170d7c85660 .functor BUFZ 32, L_00000170d7c7eef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000170d7c6b1d0_0 .net "Data_Out", 31 0, L_00000170d7c85660;  alias, 1 drivers
v00000170d7c6aa50 .array "InstMem", 2047 0, 31 0;
v00000170d7c6b6d0_0 .net *"_ivl_0", 31 0, L_00000170d7c7eef0;  1 drivers
v00000170d7c6aff0_0 .net *"_ivl_3", 10 0, L_00000170d7c7d230;  1 drivers
v00000170d7c6ae10_0 .net *"_ivl_4", 12 0, L_00000170d7c7daf0;  1 drivers
L_00000170d7ca01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000170d7c693d0_0 .net *"_ivl_7", 1 0, L_00000170d7ca01a8;  1 drivers
v00000170d7c6b4f0_0 .net "addr", 31 0, v00000170d7c6aeb0_0;  alias, 1 drivers
v00000170d7c69830_0 .net "clk", 0 0, L_00000170d7bbcaa0;  alias, 1 drivers
v00000170d7c6a870_0 .var/i "i", 31 0;
L_00000170d7c7eef0 .array/port v00000170d7c6aa50, L_00000170d7c7daf0;
L_00000170d7c7d230 .part v00000170d7c6aeb0_0, 0, 11;
L_00000170d7c7daf0 .concat [ 11 2 0 0], L_00000170d7c7d230, L_00000170d7ca01a8;
S_00000170d7c4b9a0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_00000170d7c4d430;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000170d7bd9280 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v00000170d7c69330_0 .net "DataIn", 31 0, L_00000170d7c868c0;  alias, 1 drivers
v00000170d7c6aeb0_0 .var "DataOut", 31 0;
v00000170d7c6aaf0_0 .net "PC_Write", 0 0, v00000170d7c5bdd0_0;  alias, 1 drivers
v00000170d7c69470_0 .net "clk", 0 0, L_00000170d7bbcaa0;  alias, 1 drivers
v00000170d7c69510_0 .net "rst", 0 0, v00000170d7c84670_0;  alias, 1 drivers
S_00000170d7c4bb30 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_00000170d7c4d430;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000170d7bd8dc0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000170d7bbe4e0 .functor NOT 1, L_00000170d7c84ad0, C4<0>, C4<0>, C4<0>;
L_00000170d7bbe550 .functor NOT 1, L_00000170d7c84c10, C4<0>, C4<0>, C4<0>;
L_00000170d7bbe6a0 .functor AND 1, L_00000170d7bbe4e0, L_00000170d7bbe550, C4<1>, C4<1>;
L_00000170d7b5cf40 .functor NOT 1, L_00000170d7c84cb0, C4<0>, C4<0>, C4<0>;
L_00000170d7b5c7d0 .functor AND 1, L_00000170d7bbe6a0, L_00000170d7b5cf40, C4<1>, C4<1>;
L_00000170d7b5c610 .functor AND 32, L_00000170d7c84990, L_00000170d7c7da50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000170d7b5ca00 .functor NOT 1, L_00000170d7c84d50, C4<0>, C4<0>, C4<0>;
L_00000170d7c869a0 .functor NOT 1, L_00000170d7c84df0, C4<0>, C4<0>, C4<0>;
L_00000170d7c86e70 .functor AND 1, L_00000170d7b5ca00, L_00000170d7c869a0, C4<1>, C4<1>;
L_00000170d7c86b60 .functor AND 1, L_00000170d7c86e70, L_00000170d7c84e90, C4<1>, C4<1>;
L_00000170d7c86a10 .functor AND 32, L_00000170d7c847b0, L_00000170d7c7e590, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000170d7c86ee0 .functor OR 32, L_00000170d7b5c610, L_00000170d7c86a10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000170d7c863f0 .functor NOT 1, L_00000170d7c84850, C4<0>, C4<0>, C4<0>;
L_00000170d7c86700 .functor AND 1, L_00000170d7c863f0, L_00000170d7c848f0, C4<1>, C4<1>;
L_00000170d7c86f50 .functor NOT 1, L_00000170d7c7dd70, C4<0>, C4<0>, C4<0>;
L_00000170d7c85ac0 .functor AND 1, L_00000170d7c86700, L_00000170d7c86f50, C4<1>, C4<1>;
L_00000170d7c86a80 .functor AND 32, L_00000170d7c7f710, v00000170d7c6aeb0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000170d7c85cf0 .functor OR 32, L_00000170d7c86ee0, L_00000170d7c86a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000170d7c85b30 .functor NOT 1, L_00000170d7c7e3b0, C4<0>, C4<0>, C4<0>;
L_00000170d7c857b0 .functor AND 1, L_00000170d7c85b30, L_00000170d7c7e770, C4<1>, C4<1>;
L_00000170d7c86af0 .functor AND 1, L_00000170d7c857b0, L_00000170d7c7e450, C4<1>, C4<1>;
L_00000170d7c85820 .functor AND 32, L_00000170d7c7f670, L_00000170d7c7f7b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000170d7c85e40 .functor OR 32, L_00000170d7c85cf0, L_00000170d7c85820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000170d7c86bd0 .functor NOT 1, L_00000170d7c7d9b0, C4<0>, C4<0>, C4<0>;
L_00000170d7c85c80 .functor AND 1, L_00000170d7c7d910, L_00000170d7c86bd0, C4<1>, C4<1>;
L_00000170d7c867e0 .functor NOT 1, L_00000170d7c7d870, C4<0>, C4<0>, C4<0>;
L_00000170d7c85f90 .functor AND 1, L_00000170d7c85c80, L_00000170d7c867e0, C4<1>, C4<1>;
L_00000170d7c85ba0 .functor AND 32, L_00000170d7c7e630, v00000170d7c507b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000170d7c868c0 .functor OR 32, L_00000170d7c85e40, L_00000170d7c85ba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000170d7c695b0_0 .net *"_ivl_1", 0 0, L_00000170d7c84ad0;  1 drivers
v00000170d7c6a230_0 .net *"_ivl_11", 0 0, L_00000170d7c84cb0;  1 drivers
v00000170d7c6b8b0_0 .net *"_ivl_12", 0 0, L_00000170d7b5cf40;  1 drivers
v00000170d7c69290_0 .net *"_ivl_14", 0 0, L_00000170d7b5c7d0;  1 drivers
v00000170d7c69ab0_0 .net *"_ivl_16", 31 0, L_00000170d7c84990;  1 drivers
v00000170d7c6ab90_0 .net *"_ivl_18", 31 0, L_00000170d7b5c610;  1 drivers
v00000170d7c6b090_0 .net *"_ivl_2", 0 0, L_00000170d7bbe4e0;  1 drivers
v00000170d7c69970_0 .net *"_ivl_21", 0 0, L_00000170d7c84d50;  1 drivers
v00000170d7c69f10_0 .net *"_ivl_22", 0 0, L_00000170d7b5ca00;  1 drivers
v00000170d7c6a410_0 .net *"_ivl_25", 0 0, L_00000170d7c84df0;  1 drivers
v00000170d7c6a730_0 .net *"_ivl_26", 0 0, L_00000170d7c869a0;  1 drivers
v00000170d7c6b270_0 .net *"_ivl_28", 0 0, L_00000170d7c86e70;  1 drivers
v00000170d7c69a10_0 .net *"_ivl_31", 0 0, L_00000170d7c84e90;  1 drivers
v00000170d7c69e70_0 .net *"_ivl_32", 0 0, L_00000170d7c86b60;  1 drivers
v00000170d7c6a2d0_0 .net *"_ivl_34", 31 0, L_00000170d7c847b0;  1 drivers
v00000170d7c6a370_0 .net *"_ivl_36", 31 0, L_00000170d7c86a10;  1 drivers
v00000170d7c69b50_0 .net *"_ivl_38", 31 0, L_00000170d7c86ee0;  1 drivers
v00000170d7c69bf0_0 .net *"_ivl_41", 0 0, L_00000170d7c84850;  1 drivers
v00000170d7c6ac30_0 .net *"_ivl_42", 0 0, L_00000170d7c863f0;  1 drivers
v00000170d7c6b450_0 .net *"_ivl_45", 0 0, L_00000170d7c848f0;  1 drivers
v00000170d7c69c90_0 .net *"_ivl_46", 0 0, L_00000170d7c86700;  1 drivers
v00000170d7c6a0f0_0 .net *"_ivl_49", 0 0, L_00000170d7c7dd70;  1 drivers
v00000170d7c6b590_0 .net *"_ivl_5", 0 0, L_00000170d7c84c10;  1 drivers
v00000170d7c691f0_0 .net *"_ivl_50", 0 0, L_00000170d7c86f50;  1 drivers
v00000170d7c6a4b0_0 .net *"_ivl_52", 0 0, L_00000170d7c85ac0;  1 drivers
v00000170d7c69dd0_0 .net *"_ivl_54", 31 0, L_00000170d7c7f710;  1 drivers
v00000170d7c6b130_0 .net *"_ivl_56", 31 0, L_00000170d7c86a80;  1 drivers
v00000170d7c6b310_0 .net *"_ivl_58", 31 0, L_00000170d7c85cf0;  1 drivers
v00000170d7c69d30_0 .net *"_ivl_6", 0 0, L_00000170d7bbe550;  1 drivers
v00000170d7c6a050_0 .net *"_ivl_61", 0 0, L_00000170d7c7e3b0;  1 drivers
v00000170d7c6a550_0 .net *"_ivl_62", 0 0, L_00000170d7c85b30;  1 drivers
v00000170d7c69fb0_0 .net *"_ivl_65", 0 0, L_00000170d7c7e770;  1 drivers
v00000170d7c6b3b0_0 .net *"_ivl_66", 0 0, L_00000170d7c857b0;  1 drivers
v00000170d7c6b630_0 .net *"_ivl_69", 0 0, L_00000170d7c7e450;  1 drivers
v00000170d7c6a190_0 .net *"_ivl_70", 0 0, L_00000170d7c86af0;  1 drivers
v00000170d7c6a5f0_0 .net *"_ivl_72", 31 0, L_00000170d7c7f670;  1 drivers
v00000170d7c6b770_0 .net *"_ivl_74", 31 0, L_00000170d7c85820;  1 drivers
v00000170d7c6b950_0 .net *"_ivl_76", 31 0, L_00000170d7c85e40;  1 drivers
v00000170d7c6b810_0 .net *"_ivl_79", 0 0, L_00000170d7c7d910;  1 drivers
v00000170d7c6ba90_0 .net *"_ivl_8", 0 0, L_00000170d7bbe6a0;  1 drivers
v00000170d7c6bb30_0 .net *"_ivl_81", 0 0, L_00000170d7c7d9b0;  1 drivers
v00000170d7c6e150_0 .net *"_ivl_82", 0 0, L_00000170d7c86bd0;  1 drivers
v00000170d7c6c710_0 .net *"_ivl_84", 0 0, L_00000170d7c85c80;  1 drivers
v00000170d7c6bd10_0 .net *"_ivl_87", 0 0, L_00000170d7c7d870;  1 drivers
v00000170d7c6d4d0_0 .net *"_ivl_88", 0 0, L_00000170d7c867e0;  1 drivers
v00000170d7c6bc70_0 .net *"_ivl_90", 0 0, L_00000170d7c85f90;  1 drivers
v00000170d7c6d430_0 .net *"_ivl_92", 31 0, L_00000170d7c7e630;  1 drivers
v00000170d7c6bbd0_0 .net *"_ivl_94", 31 0, L_00000170d7c85ba0;  1 drivers
v00000170d7c6b9f0_0 .net "ina", 31 0, L_00000170d7c7da50;  1 drivers
v00000170d7c6c7b0_0 .net "inb", 31 0, L_00000170d7c7e590;  alias, 1 drivers
v00000170d7c6c530_0 .net "inc", 31 0, v00000170d7c6aeb0_0;  alias, 1 drivers
v00000170d7c6bdb0_0 .net "ind", 31 0, L_00000170d7c7f7b0;  alias, 1 drivers
v00000170d7c6dcf0_0 .net "ine", 31 0, v00000170d7c507b0_0;  alias, 1 drivers
L_00000170d7ca00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c6cb70_0 .net "inf", 31 0, L_00000170d7ca00d0;  1 drivers
L_00000170d7ca0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c6c990_0 .net "ing", 31 0, L_00000170d7ca0118;  1 drivers
L_00000170d7ca0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000170d7c6be50_0 .net "inh", 31 0, L_00000170d7ca0160;  1 drivers
v00000170d7c6c2b0_0 .net "out", 31 0, L_00000170d7c868c0;  alias, 1 drivers
v00000170d7c6e0b0_0 .net "sel", 2 0, L_00000170d7c7deb0;  alias, 1 drivers
L_00000170d7c84ad0 .part L_00000170d7c7deb0, 2, 1;
L_00000170d7c84c10 .part L_00000170d7c7deb0, 1, 1;
L_00000170d7c84cb0 .part L_00000170d7c7deb0, 0, 1;
LS_00000170d7c84990_0_0 .concat [ 1 1 1 1], L_00000170d7b5c7d0, L_00000170d7b5c7d0, L_00000170d7b5c7d0, L_00000170d7b5c7d0;
LS_00000170d7c84990_0_4 .concat [ 1 1 1 1], L_00000170d7b5c7d0, L_00000170d7b5c7d0, L_00000170d7b5c7d0, L_00000170d7b5c7d0;
LS_00000170d7c84990_0_8 .concat [ 1 1 1 1], L_00000170d7b5c7d0, L_00000170d7b5c7d0, L_00000170d7b5c7d0, L_00000170d7b5c7d0;
LS_00000170d7c84990_0_12 .concat [ 1 1 1 1], L_00000170d7b5c7d0, L_00000170d7b5c7d0, L_00000170d7b5c7d0, L_00000170d7b5c7d0;
LS_00000170d7c84990_0_16 .concat [ 1 1 1 1], L_00000170d7b5c7d0, L_00000170d7b5c7d0, L_00000170d7b5c7d0, L_00000170d7b5c7d0;
LS_00000170d7c84990_0_20 .concat [ 1 1 1 1], L_00000170d7b5c7d0, L_00000170d7b5c7d0, L_00000170d7b5c7d0, L_00000170d7b5c7d0;
LS_00000170d7c84990_0_24 .concat [ 1 1 1 1], L_00000170d7b5c7d0, L_00000170d7b5c7d0, L_00000170d7b5c7d0, L_00000170d7b5c7d0;
LS_00000170d7c84990_0_28 .concat [ 1 1 1 1], L_00000170d7b5c7d0, L_00000170d7b5c7d0, L_00000170d7b5c7d0, L_00000170d7b5c7d0;
LS_00000170d7c84990_1_0 .concat [ 4 4 4 4], LS_00000170d7c84990_0_0, LS_00000170d7c84990_0_4, LS_00000170d7c84990_0_8, LS_00000170d7c84990_0_12;
LS_00000170d7c84990_1_4 .concat [ 4 4 4 4], LS_00000170d7c84990_0_16, LS_00000170d7c84990_0_20, LS_00000170d7c84990_0_24, LS_00000170d7c84990_0_28;
L_00000170d7c84990 .concat [ 16 16 0 0], LS_00000170d7c84990_1_0, LS_00000170d7c84990_1_4;
L_00000170d7c84d50 .part L_00000170d7c7deb0, 2, 1;
L_00000170d7c84df0 .part L_00000170d7c7deb0, 1, 1;
L_00000170d7c84e90 .part L_00000170d7c7deb0, 0, 1;
LS_00000170d7c847b0_0_0 .concat [ 1 1 1 1], L_00000170d7c86b60, L_00000170d7c86b60, L_00000170d7c86b60, L_00000170d7c86b60;
LS_00000170d7c847b0_0_4 .concat [ 1 1 1 1], L_00000170d7c86b60, L_00000170d7c86b60, L_00000170d7c86b60, L_00000170d7c86b60;
LS_00000170d7c847b0_0_8 .concat [ 1 1 1 1], L_00000170d7c86b60, L_00000170d7c86b60, L_00000170d7c86b60, L_00000170d7c86b60;
LS_00000170d7c847b0_0_12 .concat [ 1 1 1 1], L_00000170d7c86b60, L_00000170d7c86b60, L_00000170d7c86b60, L_00000170d7c86b60;
LS_00000170d7c847b0_0_16 .concat [ 1 1 1 1], L_00000170d7c86b60, L_00000170d7c86b60, L_00000170d7c86b60, L_00000170d7c86b60;
LS_00000170d7c847b0_0_20 .concat [ 1 1 1 1], L_00000170d7c86b60, L_00000170d7c86b60, L_00000170d7c86b60, L_00000170d7c86b60;
LS_00000170d7c847b0_0_24 .concat [ 1 1 1 1], L_00000170d7c86b60, L_00000170d7c86b60, L_00000170d7c86b60, L_00000170d7c86b60;
LS_00000170d7c847b0_0_28 .concat [ 1 1 1 1], L_00000170d7c86b60, L_00000170d7c86b60, L_00000170d7c86b60, L_00000170d7c86b60;
LS_00000170d7c847b0_1_0 .concat [ 4 4 4 4], LS_00000170d7c847b0_0_0, LS_00000170d7c847b0_0_4, LS_00000170d7c847b0_0_8, LS_00000170d7c847b0_0_12;
LS_00000170d7c847b0_1_4 .concat [ 4 4 4 4], LS_00000170d7c847b0_0_16, LS_00000170d7c847b0_0_20, LS_00000170d7c847b0_0_24, LS_00000170d7c847b0_0_28;
L_00000170d7c847b0 .concat [ 16 16 0 0], LS_00000170d7c847b0_1_0, LS_00000170d7c847b0_1_4;
L_00000170d7c84850 .part L_00000170d7c7deb0, 2, 1;
L_00000170d7c848f0 .part L_00000170d7c7deb0, 1, 1;
L_00000170d7c7dd70 .part L_00000170d7c7deb0, 0, 1;
LS_00000170d7c7f710_0_0 .concat [ 1 1 1 1], L_00000170d7c85ac0, L_00000170d7c85ac0, L_00000170d7c85ac0, L_00000170d7c85ac0;
LS_00000170d7c7f710_0_4 .concat [ 1 1 1 1], L_00000170d7c85ac0, L_00000170d7c85ac0, L_00000170d7c85ac0, L_00000170d7c85ac0;
LS_00000170d7c7f710_0_8 .concat [ 1 1 1 1], L_00000170d7c85ac0, L_00000170d7c85ac0, L_00000170d7c85ac0, L_00000170d7c85ac0;
LS_00000170d7c7f710_0_12 .concat [ 1 1 1 1], L_00000170d7c85ac0, L_00000170d7c85ac0, L_00000170d7c85ac0, L_00000170d7c85ac0;
LS_00000170d7c7f710_0_16 .concat [ 1 1 1 1], L_00000170d7c85ac0, L_00000170d7c85ac0, L_00000170d7c85ac0, L_00000170d7c85ac0;
LS_00000170d7c7f710_0_20 .concat [ 1 1 1 1], L_00000170d7c85ac0, L_00000170d7c85ac0, L_00000170d7c85ac0, L_00000170d7c85ac0;
LS_00000170d7c7f710_0_24 .concat [ 1 1 1 1], L_00000170d7c85ac0, L_00000170d7c85ac0, L_00000170d7c85ac0, L_00000170d7c85ac0;
LS_00000170d7c7f710_0_28 .concat [ 1 1 1 1], L_00000170d7c85ac0, L_00000170d7c85ac0, L_00000170d7c85ac0, L_00000170d7c85ac0;
LS_00000170d7c7f710_1_0 .concat [ 4 4 4 4], LS_00000170d7c7f710_0_0, LS_00000170d7c7f710_0_4, LS_00000170d7c7f710_0_8, LS_00000170d7c7f710_0_12;
LS_00000170d7c7f710_1_4 .concat [ 4 4 4 4], LS_00000170d7c7f710_0_16, LS_00000170d7c7f710_0_20, LS_00000170d7c7f710_0_24, LS_00000170d7c7f710_0_28;
L_00000170d7c7f710 .concat [ 16 16 0 0], LS_00000170d7c7f710_1_0, LS_00000170d7c7f710_1_4;
L_00000170d7c7e3b0 .part L_00000170d7c7deb0, 2, 1;
L_00000170d7c7e770 .part L_00000170d7c7deb0, 1, 1;
L_00000170d7c7e450 .part L_00000170d7c7deb0, 0, 1;
LS_00000170d7c7f670_0_0 .concat [ 1 1 1 1], L_00000170d7c86af0, L_00000170d7c86af0, L_00000170d7c86af0, L_00000170d7c86af0;
LS_00000170d7c7f670_0_4 .concat [ 1 1 1 1], L_00000170d7c86af0, L_00000170d7c86af0, L_00000170d7c86af0, L_00000170d7c86af0;
LS_00000170d7c7f670_0_8 .concat [ 1 1 1 1], L_00000170d7c86af0, L_00000170d7c86af0, L_00000170d7c86af0, L_00000170d7c86af0;
LS_00000170d7c7f670_0_12 .concat [ 1 1 1 1], L_00000170d7c86af0, L_00000170d7c86af0, L_00000170d7c86af0, L_00000170d7c86af0;
LS_00000170d7c7f670_0_16 .concat [ 1 1 1 1], L_00000170d7c86af0, L_00000170d7c86af0, L_00000170d7c86af0, L_00000170d7c86af0;
LS_00000170d7c7f670_0_20 .concat [ 1 1 1 1], L_00000170d7c86af0, L_00000170d7c86af0, L_00000170d7c86af0, L_00000170d7c86af0;
LS_00000170d7c7f670_0_24 .concat [ 1 1 1 1], L_00000170d7c86af0, L_00000170d7c86af0, L_00000170d7c86af0, L_00000170d7c86af0;
LS_00000170d7c7f670_0_28 .concat [ 1 1 1 1], L_00000170d7c86af0, L_00000170d7c86af0, L_00000170d7c86af0, L_00000170d7c86af0;
LS_00000170d7c7f670_1_0 .concat [ 4 4 4 4], LS_00000170d7c7f670_0_0, LS_00000170d7c7f670_0_4, LS_00000170d7c7f670_0_8, LS_00000170d7c7f670_0_12;
LS_00000170d7c7f670_1_4 .concat [ 4 4 4 4], LS_00000170d7c7f670_0_16, LS_00000170d7c7f670_0_20, LS_00000170d7c7f670_0_24, LS_00000170d7c7f670_0_28;
L_00000170d7c7f670 .concat [ 16 16 0 0], LS_00000170d7c7f670_1_0, LS_00000170d7c7f670_1_4;
L_00000170d7c7d910 .part L_00000170d7c7deb0, 2, 1;
L_00000170d7c7d9b0 .part L_00000170d7c7deb0, 1, 1;
L_00000170d7c7d870 .part L_00000170d7c7deb0, 0, 1;
LS_00000170d7c7e630_0_0 .concat [ 1 1 1 1], L_00000170d7c85f90, L_00000170d7c85f90, L_00000170d7c85f90, L_00000170d7c85f90;
LS_00000170d7c7e630_0_4 .concat [ 1 1 1 1], L_00000170d7c85f90, L_00000170d7c85f90, L_00000170d7c85f90, L_00000170d7c85f90;
LS_00000170d7c7e630_0_8 .concat [ 1 1 1 1], L_00000170d7c85f90, L_00000170d7c85f90, L_00000170d7c85f90, L_00000170d7c85f90;
LS_00000170d7c7e630_0_12 .concat [ 1 1 1 1], L_00000170d7c85f90, L_00000170d7c85f90, L_00000170d7c85f90, L_00000170d7c85f90;
LS_00000170d7c7e630_0_16 .concat [ 1 1 1 1], L_00000170d7c85f90, L_00000170d7c85f90, L_00000170d7c85f90, L_00000170d7c85f90;
LS_00000170d7c7e630_0_20 .concat [ 1 1 1 1], L_00000170d7c85f90, L_00000170d7c85f90, L_00000170d7c85f90, L_00000170d7c85f90;
LS_00000170d7c7e630_0_24 .concat [ 1 1 1 1], L_00000170d7c85f90, L_00000170d7c85f90, L_00000170d7c85f90, L_00000170d7c85f90;
LS_00000170d7c7e630_0_28 .concat [ 1 1 1 1], L_00000170d7c85f90, L_00000170d7c85f90, L_00000170d7c85f90, L_00000170d7c85f90;
LS_00000170d7c7e630_1_0 .concat [ 4 4 4 4], LS_00000170d7c7e630_0_0, LS_00000170d7c7e630_0_4, LS_00000170d7c7e630_0_8, LS_00000170d7c7e630_0_12;
LS_00000170d7c7e630_1_4 .concat [ 4 4 4 4], LS_00000170d7c7e630_0_16, LS_00000170d7c7e630_0_20, LS_00000170d7c7e630_0_24, LS_00000170d7c7e630_0_28;
L_00000170d7c7e630 .concat [ 16 16 0 0], LS_00000170d7c7e630_1_0, LS_00000170d7c7e630_1_4;
S_00000170d7c4bcc0 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_00000170d799d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v00000170d7c6c8f0_0 .net "Write_Data", 31 0, v00000170d7c3fa10_0;  alias, 1 drivers
v00000170d7c6d570_0 .net "addr", 31 0, v00000170d7c3f010_0;  alias, 1 drivers
v00000170d7c6cdf0_0 .net "clk", 0 0, L_00000170d7bbcaa0;  alias, 1 drivers
v00000170d7c6c0d0_0 .net "mem_out", 31 0, v00000170d7c6d390_0;  alias, 1 drivers
v00000170d7c6c210_0 .net "mem_read", 0 0, v00000170d7c40730_0;  alias, 1 drivers
v00000170d7c6ce90_0 .net "mem_write", 0 0, v00000170d7c3f330_0;  alias, 1 drivers
S_00000170d7c4bfe0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_00000170d7c4bcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v00000170d7c6c170 .array "DataMem", 2047 0, 31 0;
v00000170d7c6dd90_0 .net "Data_In", 31 0, v00000170d7c3fa10_0;  alias, 1 drivers
v00000170d7c6d390_0 .var "Data_Out", 31 0;
v00000170d7c6c030_0 .net "Write_en", 0 0, v00000170d7c3f330_0;  alias, 1 drivers
v00000170d7c6c850_0 .net "addr", 31 0, v00000170d7c3f010_0;  alias, 1 drivers
v00000170d7c6cd50_0 .net "clk", 0 0, L_00000170d7bbcaa0;  alias, 1 drivers
v00000170d7c6ccb0_0 .var/i "i", 31 0;
S_00000170d7c4c620 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_00000170d799d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_00000170d7c789c0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000170d7c789f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000170d7c78a30 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000170d7c78a68 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000170d7c78aa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000170d7c78ad8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000170d7c78b10 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000170d7c78b48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000170d7c78b80 .param/l "j" 0 9 19, C4<000010000000>;
P_00000170d7c78bb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000170d7c78bf0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000170d7c78c28 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000170d7c78c60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000170d7c78c98 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000170d7c78cd0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000170d7c78d08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000170d7c78d40 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000170d7c78d78 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000170d7c78db0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000170d7c78de8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000170d7c78e20 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000170d7c78e58 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000170d7c78e90 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000170d7c78ec8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000170d7c78f00 .param/l "xori" 0 9 12, C4<001110000000>;
v00000170d7c6cfd0_0 .net "MEM_ALU_OUT", 31 0, v00000170d7c3f010_0;  alias, 1 drivers
v00000170d7c6c350_0 .net "MEM_Data_mem_out", 31 0, v00000170d7c6d390_0;  alias, 1 drivers
v00000170d7c6c3f0_0 .net "MEM_memread", 0 0, v00000170d7c40730_0;  alias, 1 drivers
v00000170d7c6d610_0 .net "MEM_opcode", 11 0, v00000170d7c3f6f0_0;  alias, 1 drivers
v00000170d7c6c490_0 .net "MEM_rd_ind", 4 0, v00000170d7c3ed90_0;  alias, 1 drivers
v00000170d7c6c5d0_0 .net "MEM_rd_indzero", 0 0, v00000170d7c3f0b0_0;  alias, 1 drivers
v00000170d7c6dc50_0 .net "MEM_regwrite", 0 0, v00000170d7c40190_0;  alias, 1 drivers
v00000170d7c6c670_0 .var "WB_ALU_OUT", 31 0;
v00000170d7c6d070_0 .var "WB_Data_mem_out", 31 0;
v00000170d7c6d110_0 .var "WB_memread", 0 0;
v00000170d7c6de30_0 .var "WB_rd_ind", 4 0;
v00000170d7c6d250_0 .var "WB_rd_indzero", 0 0;
v00000170d7c6d6b0_0 .var "WB_regwrite", 0 0;
v00000170d7c6d750_0 .net "clk", 0 0, L_00000170d7c9d280;  1 drivers
v00000170d7c6d7f0_0 .var "hlt", 0 0;
v00000170d7c6db10_0 .net "rst", 0 0, v00000170d7c84670_0;  alias, 1 drivers
E_00000170d7bd8ac0 .event posedge, v00000170d7c3f150_0, v00000170d7c6d750_0;
S_00000170d7c4c940 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_00000170d799d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_00000170d7c9d2f0 .functor AND 32, v00000170d7c6d070_0, L_00000170d7cf3d70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000170d7c9d3d0 .functor NOT 1, v00000170d7c6d110_0, C4<0>, C4<0>, C4<0>;
L_00000170d7c9d440 .functor AND 32, v00000170d7c6c670_0, L_00000170d7cf3190, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000170d7d006a0 .functor OR 32, L_00000170d7c9d2f0, L_00000170d7c9d440, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000170d7c6d890_0 .net "Write_Data_RegFile", 31 0, L_00000170d7d006a0;  alias, 1 drivers
v00000170d7c6dbb0_0 .net *"_ivl_0", 31 0, L_00000170d7cf3d70;  1 drivers
v00000170d7c6ded0_0 .net *"_ivl_2", 31 0, L_00000170d7c9d2f0;  1 drivers
v00000170d7c6df70_0 .net *"_ivl_4", 0 0, L_00000170d7c9d3d0;  1 drivers
v00000170d7c6e010_0 .net *"_ivl_6", 31 0, L_00000170d7cf3190;  1 drivers
v00000170d7c6e470_0 .net *"_ivl_8", 31 0, L_00000170d7c9d440;  1 drivers
v00000170d7c6e650_0 .net "alu_out", 31 0, v00000170d7c6c670_0;  alias, 1 drivers
v00000170d7c6e3d0_0 .net "mem_out", 31 0, v00000170d7c6d070_0;  alias, 1 drivers
v00000170d7c6e330_0 .net "mem_read", 0 0, v00000170d7c6d110_0;  alias, 1 drivers
LS_00000170d7cf3d70_0_0 .concat [ 1 1 1 1], v00000170d7c6d110_0, v00000170d7c6d110_0, v00000170d7c6d110_0, v00000170d7c6d110_0;
LS_00000170d7cf3d70_0_4 .concat [ 1 1 1 1], v00000170d7c6d110_0, v00000170d7c6d110_0, v00000170d7c6d110_0, v00000170d7c6d110_0;
LS_00000170d7cf3d70_0_8 .concat [ 1 1 1 1], v00000170d7c6d110_0, v00000170d7c6d110_0, v00000170d7c6d110_0, v00000170d7c6d110_0;
LS_00000170d7cf3d70_0_12 .concat [ 1 1 1 1], v00000170d7c6d110_0, v00000170d7c6d110_0, v00000170d7c6d110_0, v00000170d7c6d110_0;
LS_00000170d7cf3d70_0_16 .concat [ 1 1 1 1], v00000170d7c6d110_0, v00000170d7c6d110_0, v00000170d7c6d110_0, v00000170d7c6d110_0;
LS_00000170d7cf3d70_0_20 .concat [ 1 1 1 1], v00000170d7c6d110_0, v00000170d7c6d110_0, v00000170d7c6d110_0, v00000170d7c6d110_0;
LS_00000170d7cf3d70_0_24 .concat [ 1 1 1 1], v00000170d7c6d110_0, v00000170d7c6d110_0, v00000170d7c6d110_0, v00000170d7c6d110_0;
LS_00000170d7cf3d70_0_28 .concat [ 1 1 1 1], v00000170d7c6d110_0, v00000170d7c6d110_0, v00000170d7c6d110_0, v00000170d7c6d110_0;
LS_00000170d7cf3d70_1_0 .concat [ 4 4 4 4], LS_00000170d7cf3d70_0_0, LS_00000170d7cf3d70_0_4, LS_00000170d7cf3d70_0_8, LS_00000170d7cf3d70_0_12;
LS_00000170d7cf3d70_1_4 .concat [ 4 4 4 4], LS_00000170d7cf3d70_0_16, LS_00000170d7cf3d70_0_20, LS_00000170d7cf3d70_0_24, LS_00000170d7cf3d70_0_28;
L_00000170d7cf3d70 .concat [ 16 16 0 0], LS_00000170d7cf3d70_1_0, LS_00000170d7cf3d70_1_4;
LS_00000170d7cf3190_0_0 .concat [ 1 1 1 1], L_00000170d7c9d3d0, L_00000170d7c9d3d0, L_00000170d7c9d3d0, L_00000170d7c9d3d0;
LS_00000170d7cf3190_0_4 .concat [ 1 1 1 1], L_00000170d7c9d3d0, L_00000170d7c9d3d0, L_00000170d7c9d3d0, L_00000170d7c9d3d0;
LS_00000170d7cf3190_0_8 .concat [ 1 1 1 1], L_00000170d7c9d3d0, L_00000170d7c9d3d0, L_00000170d7c9d3d0, L_00000170d7c9d3d0;
LS_00000170d7cf3190_0_12 .concat [ 1 1 1 1], L_00000170d7c9d3d0, L_00000170d7c9d3d0, L_00000170d7c9d3d0, L_00000170d7c9d3d0;
LS_00000170d7cf3190_0_16 .concat [ 1 1 1 1], L_00000170d7c9d3d0, L_00000170d7c9d3d0, L_00000170d7c9d3d0, L_00000170d7c9d3d0;
LS_00000170d7cf3190_0_20 .concat [ 1 1 1 1], L_00000170d7c9d3d0, L_00000170d7c9d3d0, L_00000170d7c9d3d0, L_00000170d7c9d3d0;
LS_00000170d7cf3190_0_24 .concat [ 1 1 1 1], L_00000170d7c9d3d0, L_00000170d7c9d3d0, L_00000170d7c9d3d0, L_00000170d7c9d3d0;
LS_00000170d7cf3190_0_28 .concat [ 1 1 1 1], L_00000170d7c9d3d0, L_00000170d7c9d3d0, L_00000170d7c9d3d0, L_00000170d7c9d3d0;
LS_00000170d7cf3190_1_0 .concat [ 4 4 4 4], LS_00000170d7cf3190_0_0, LS_00000170d7cf3190_0_4, LS_00000170d7cf3190_0_8, LS_00000170d7cf3190_0_12;
LS_00000170d7cf3190_1_4 .concat [ 4 4 4 4], LS_00000170d7cf3190_0_16, LS_00000170d7cf3190_0_20, LS_00000170d7cf3190_0_24, LS_00000170d7cf3190_0_28;
L_00000170d7cf3190 .concat [ 16 16 0 0], LS_00000170d7cf3190_1_0, LS_00000170d7cf3190_1_4;
    .scope S_00000170d7c4b9a0;
T_0 ;
    %wait E_00000170d7bd8b80;
    %load/vec4 v00000170d7c69510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000170d7c6aeb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000170d7c6aaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000170d7c69330_0;
    %assign/vec4 v00000170d7c6aeb0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000170d7c4c490;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000170d7c6a870_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000170d7c6a870_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000170d7c6a870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000170d7c6aa50, 0, 4;
    %load/vec4 v00000170d7c6a870_0;
    %addi 1, 0, 32;
    %store/vec4 v00000170d7c6a870_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 941096965, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000170d7c6aa50, 0, 4;
    %pushi/vec4 941162499, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000170d7c6aa50, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000170d7c6aa50, 0, 4;
    %pushi/vec4 134217739, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000170d7c6aa50, 0, 4;
    %pushi/vec4 806813696, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000170d7c6aa50, 0, 4;
    %pushi/vec4 590807039, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000170d7c6aa50, 0, 4;
    %pushi/vec4 49854496, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000170d7c6aa50, 0, 4;
    %pushi/vec4 584515583, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000170d7c6aa50, 0, 4;
    %pushi/vec4 46139434, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000170d7c6aa50, 0, 4;
    %pushi/vec4 270598141, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000170d7c6aa50, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000170d7c6aa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000170d7c6aa50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000170d7c6aa50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000170d7c6aa50, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000170d7c6aa50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000170d7c6aa50, 0, 4;
    %end;
    .thread T_1;
    .scope S_00000170d7c4c170;
T_2 ;
    %wait E_00000170d7bd8bc0;
    %load/vec4 v00000170d7c6a910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000170d7c592b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000170d7c58630_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000170d7c696f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000170d7c698d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000170d7c6af50_0, 0;
    %assign/vec4 v00000170d7c6acd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000170d7c6ad70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000170d7c6a690_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000170d7c592b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000170d7c58630_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000170d7c696f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000170d7c698d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000170d7c6af50_0, 0;
    %assign/vec4 v00000170d7c6acd0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000170d7c6ad70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v00000170d7c6a7d0_0;
    %assign/vec4 v00000170d7c58630_0, 0;
    %load/vec4 v00000170d7c69650_0;
    %assign/vec4 v00000170d7c592b0_0, 0;
    %load/vec4 v00000170d7c6a7d0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000170d7c698d0_0, 0;
    %load/vec4 v00000170d7c6a7d0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000170d7c6acd0_0, 4, 5;
    %load/vec4 v00000170d7c6a7d0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v00000170d7c6a7d0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000170d7c6acd0_0, 4, 5;
    %load/vec4 v00000170d7c6a7d0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000170d7c6a7d0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000170d7c6a7d0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000170d7c6a7d0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000170d7c6a7d0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v00000170d7c6a7d0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v00000170d7c6af50_0, 0;
    %load/vec4 v00000170d7c6a7d0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v00000170d7c6a7d0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000170d7c696f0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000170d7c6a7d0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000170d7c696f0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000170d7c6a7d0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000170d7c696f0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000170d7c4c300;
T_3 ;
    %wait E_00000170d7bd8b80;
    %load/vec4 v00000170d7c56970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000170d7c56830_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000170d7c56830_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000170d7c56830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000170d7c568d0, 0, 4;
    %load/vec4 v00000170d7c56830_0;
    %addi 1, 0, 32;
    %store/vec4 v00000170d7c56830_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000170d7c56790_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v00000170d7c565b0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000170d7c56510_0;
    %load/vec4 v00000170d7c56790_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000170d7c568d0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000170d7c568d0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000170d7c4c300;
T_4 ;
    %wait E_00000170d7bd9140;
    %load/vec4 v00000170d7c56790_0;
    %load/vec4 v00000170d7c563d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v00000170d7c56790_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000170d7c565b0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000170d7c56510_0;
    %assign/vec4 v00000170d7c56150_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000170d7c563d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000170d7c568d0, 4;
    %assign/vec4 v00000170d7c56150_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000170d7c4c300;
T_5 ;
    %wait E_00000170d7bd9140;
    %load/vec4 v00000170d7c56790_0;
    %load/vec4 v00000170d7c56470_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v00000170d7c56790_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000170d7c565b0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000170d7c56510_0;
    %assign/vec4 v00000170d7c561f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000170d7c56470_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000170d7c568d0, 4;
    %assign/vec4 v00000170d7c561f0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000170d7c4c300;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_00000170d7c4d2a0;
    %jmp t_0;
    .scope S_00000170d7c4d2a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000170d7c54350_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000170d7c54350_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000170d7c54350_0;
    %ix/getv/s 4, v00000170d7c54350_0;
    %load/vec4a v00000170d7c568d0, 4;
    %ix/getv/s 4, v00000170d7c54350_0;
    %load/vec4a v00000170d7c568d0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000170d7c54350_0;
    %addi 1, 0, 32;
    %store/vec4 v00000170d7c54350_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_00000170d7c4c300;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_00000170d7c4cc60;
T_7 ;
    %wait E_00000170d7bd8e00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000170d7c55ed0_0, 0, 32;
    %load/vec4 v00000170d7c56010_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000170d7c56010_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000170d7c54c10_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000170d7c55ed0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000170d7c56010_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000170d7c56010_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000170d7c56010_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000170d7c54c10_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000170d7c55ed0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000170d7c56010_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000170d7c56010_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000170d7c56010_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000170d7c56010_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000170d7c56010_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000170d7c56010_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v00000170d7c54c10_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000170d7c54c10_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000170d7c55ed0_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000170d7c4cad0;
T_8 ;
    %wait E_00000170d7bd8b80;
    %load/vec4 v00000170d7c5ab10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000170d7c5af70_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000170d7c5a890_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000170d7c5a890_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000170d7c5af70_0;
    %load/vec4 v00000170d7c5aa70_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000170d7c5af70_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000170d7c5af70_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000170d7c5af70_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000170d7c5af70_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000170d7c5af70_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000170d7c5af70_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000170d7c4cad0;
T_9 ;
    %wait E_00000170d7bd8b80;
    %load/vec4 v00000170d7c5ab10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000170d7c595d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000170d7c597b0_0;
    %assign/vec4 v00000170d7c595d0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000170d7c4d110;
T_10 ;
    %wait E_00000170d7bd8e80;
    %load/vec4 v00000170d7c5bbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000170d7c5bdd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000170d7c5bb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000170d7c5be70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000170d7c5ba10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000170d7c593f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000170d7c5b6f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v00000170d7c5b830_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v00000170d7c59530_0;
    %load/vec4 v00000170d7c59fd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v00000170d7c59c10_0;
    %load/vec4 v00000170d7c59fd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v00000170d7c59ad0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v00000170d7c5b970_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v00000170d7c59530_0;
    %load/vec4 v00000170d7c59b70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v00000170d7c59c10_0;
    %load/vec4 v00000170d7c59b70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000170d7c5bdd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000170d7c5bb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000170d7c5be70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000170d7c5ba10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000170d7c593f0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000170d7c59490_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000170d7c5bdd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000170d7c5bb50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000170d7c5be70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000170d7c5ba10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000170d7c593f0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000170d7c5bdd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000170d7c5bb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000170d7c5be70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000170d7c5ba10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000170d7c593f0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000170d7c4d5c0;
T_11 ;
    %wait E_00000170d7bd95c0;
    %load/vec4 v00000170d7c4d8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000170d7c4dd30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000170d7c4e910_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c4e730_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c4f090_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c4f1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c4ec30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c4df10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c4fa90_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000170d7c4f4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c4e550_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c4e4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c4dc90_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000170d7c4db50_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000170d7c4e5f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000170d7c4ea50_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000170d7c4e0f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000170d7c4e870_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000170d7c4f770_0, 0;
    %assign/vec4 v00000170d7c4e7d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000170d7c4eb90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000170d7c4fbd0_0;
    %assign/vec4 v00000170d7c4e7d0_0, 0;
    %load/vec4 v00000170d7c4fdb0_0;
    %assign/vec4 v00000170d7c4f770_0, 0;
    %load/vec4 v00000170d7c4fef0_0;
    %assign/vec4 v00000170d7c4e870_0, 0;
    %load/vec4 v00000170d7c4eeb0_0;
    %assign/vec4 v00000170d7c4e0f0_0, 0;
    %load/vec4 v00000170d7c4f130_0;
    %assign/vec4 v00000170d7c4ea50_0, 0;
    %load/vec4 v00000170d7c4dbf0_0;
    %assign/vec4 v00000170d7c4e5f0_0, 0;
    %load/vec4 v00000170d7c4fe50_0;
    %assign/vec4 v00000170d7c4db50_0, 0;
    %load/vec4 v00000170d7c4ddd0_0;
    %assign/vec4 v00000170d7c4dc90_0, 0;
    %load/vec4 v00000170d7c4f950_0;
    %assign/vec4 v00000170d7c4e4b0_0, 0;
    %load/vec4 v00000170d7c4fb30_0;
    %assign/vec4 v00000170d7c4e550_0, 0;
    %load/vec4 v00000170d7c4ef50_0;
    %assign/vec4 v00000170d7c4f4f0_0, 0;
    %load/vec4 v00000170d7c4ed70_0;
    %assign/vec4 v00000170d7c4fa90_0, 0;
    %load/vec4 v00000170d7c4e050_0;
    %assign/vec4 v00000170d7c4df10_0, 0;
    %load/vec4 v00000170d7c4fc70_0;
    %assign/vec4 v00000170d7c4ec30_0, 0;
    %load/vec4 v00000170d7c4ff90_0;
    %assign/vec4 v00000170d7c4f1d0_0, 0;
    %load/vec4 v00000170d7c4f8b0_0;
    %assign/vec4 v00000170d7c4f090_0, 0;
    %load/vec4 v00000170d7c4f6d0_0;
    %assign/vec4 v00000170d7c4e730_0, 0;
    %load/vec4 v00000170d7c4ecd0_0;
    %assign/vec4 v00000170d7c4e910_0, 0;
    %load/vec4 v00000170d7c4fd10_0;
    %assign/vec4 v00000170d7c4dd30_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000170d7c4dd30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000170d7c4e910_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c4e730_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c4f090_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c4f1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c4ec30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c4df10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c4fa90_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000170d7c4f4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c4e550_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c4e4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c4dc90_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000170d7c4db50_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000170d7c4e5f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000170d7c4ea50_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000170d7c4e0f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000170d7c4e870_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000170d7c4f770_0, 0;
    %assign/vec4 v00000170d7c4e7d0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000170d7c4cdf0;
T_12 ;
    %wait E_00000170d7bd9080;
    %load/vec4 v00000170d7c5a4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000170d7c50e90_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000170d7c507b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000170d7c514d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c51250_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c50a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c50990_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c50ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c503f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c50c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c50f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c50b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c512f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000170d7c511b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000170d7c50350_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000170d7c50d50_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000170d7c50cb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000170d7c51110_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000170d7c51070_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000170d7c516b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000170d7c51610_0, 0;
    %assign/vec4 v00000170d7c505d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000170d7c598f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000170d7c4d970_0;
    %assign/vec4 v00000170d7c505d0_0, 0;
    %load/vec4 v00000170d7c4da10_0;
    %assign/vec4 v00000170d7c51610_0, 0;
    %load/vec4 v00000170d7c50710_0;
    %assign/vec4 v00000170d7c516b0_0, 0;
    %load/vec4 v00000170d7c50210_0;
    %assign/vec4 v00000170d7c51070_0, 0;
    %load/vec4 v00000170d7c50fd0_0;
    %assign/vec4 v00000170d7c51110_0, 0;
    %load/vec4 v00000170d7c51570_0;
    %assign/vec4 v00000170d7c50cb0_0, 0;
    %load/vec4 v00000170d7c4dfb0_0;
    %assign/vec4 v00000170d7c50d50_0, 0;
    %load/vec4 v00000170d7c50670_0;
    %assign/vec4 v00000170d7c50350_0, 0;
    %load/vec4 v00000170d7c50530_0;
    %assign/vec4 v00000170d7c511b0_0, 0;
    %load/vec4 v00000170d7c50490_0;
    %assign/vec4 v00000170d7c512f0_0, 0;
    %load/vec4 v00000170d7c51430_0;
    %assign/vec4 v00000170d7c50b70_0, 0;
    %load/vec4 v00000170d7c51390_0;
    %assign/vec4 v00000170d7c50f30_0, 0;
    %load/vec4 v00000170d7c500d0_0;
    %assign/vec4 v00000170d7c50c10_0, 0;
    %load/vec4 v00000170d7c50df0_0;
    %assign/vec4 v00000170d7c503f0_0, 0;
    %load/vec4 v00000170d7c502b0_0;
    %assign/vec4 v00000170d7c50ad0_0, 0;
    %load/vec4 v00000170d7c50850_0;
    %assign/vec4 v00000170d7c50990_0, 0;
    %load/vec4 v00000170d7c508f0_0;
    %assign/vec4 v00000170d7c50a30_0, 0;
    %load/vec4 v00000170d7c50030_0;
    %assign/vec4 v00000170d7c51250_0, 0;
    %load/vec4 v00000170d7c4e230_0;
    %assign/vec4 v00000170d7c514d0_0, 0;
    %load/vec4 v00000170d7c4e190_0;
    %assign/vec4 v00000170d7c507b0_0, 0;
    %load/vec4 v00000170d7c50170_0;
    %assign/vec4 v00000170d7c50e90_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000170d7c50e90_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000170d7c507b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000170d7c514d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c51250_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c50a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c50990_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c50ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c503f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c50c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c50f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c50b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c512f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000170d7c511b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000170d7c50350_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000170d7c50d50_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000170d7c50cb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000170d7c51110_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000170d7c51070_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000170d7c516b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000170d7c51610_0, 0;
    %assign/vec4 v00000170d7c505d0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000170d7a08450;
T_13 ;
    %wait E_00000170d7bd8540;
    %load/vec4 v00000170d7c42300_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000170d7c421c0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000170d7c421c0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000170d7c421c0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000170d7c421c0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000170d7c421c0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000170d7c421c0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000170d7c421c0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000170d7c421c0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000170d7c421c0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000170d7c421c0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000170d7c421c0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000170d7c421c0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000170d7c421c0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000170d7c421c0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000170d7c421c0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000170d7c421c0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000170d7c421c0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000170d7c421c0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000170d7c421c0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000170d7c421c0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000170d7c421c0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000170d7c421c0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000170d7a082c0;
T_14 ;
    %wait E_00000170d7bd8580;
    %load/vec4 v00000170d7c43f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v00000170d7c43a20_0;
    %pad/u 33;
    %load/vec4 v00000170d7c41fe0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000170d7c42080_0, 0;
    %assign/vec4 v00000170d7c43fc0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v00000170d7c43a20_0;
    %pad/u 33;
    %load/vec4 v00000170d7c41fe0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000170d7c42080_0, 0;
    %assign/vec4 v00000170d7c43fc0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v00000170d7c43a20_0;
    %pad/u 33;
    %load/vec4 v00000170d7c41fe0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000170d7c42080_0, 0;
    %assign/vec4 v00000170d7c43fc0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v00000170d7c43a20_0;
    %pad/u 33;
    %load/vec4 v00000170d7c41fe0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000170d7c42080_0, 0;
    %assign/vec4 v00000170d7c43fc0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v00000170d7c43a20_0;
    %pad/u 33;
    %load/vec4 v00000170d7c41fe0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000170d7c42080_0, 0;
    %assign/vec4 v00000170d7c43fc0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v00000170d7c43a20_0;
    %pad/u 33;
    %load/vec4 v00000170d7c41fe0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000170d7c42080_0, 0;
    %assign/vec4 v00000170d7c43fc0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000170d7c41fe0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v00000170d7c43fc0_0;
    %load/vec4 v00000170d7c41fe0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000170d7c43a20_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000170d7c41fe0_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000170d7c41fe0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v00000170d7c43fc0_0, 0;
    %load/vec4 v00000170d7c43a20_0;
    %ix/getv 4, v00000170d7c41fe0_0;
    %shiftl 4;
    %assign/vec4 v00000170d7c42080_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000170d7c41fe0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v00000170d7c43fc0_0;
    %load/vec4 v00000170d7c41fe0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000170d7c43a20_0;
    %load/vec4 v00000170d7c41fe0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000170d7c41fe0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v00000170d7c43fc0_0, 0;
    %load/vec4 v00000170d7c43a20_0;
    %ix/getv 4, v00000170d7c41fe0_0;
    %shiftr 4;
    %assign/vec4 v00000170d7c42080_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000170d7c43fc0_0, 0;
    %load/vec4 v00000170d7c43a20_0;
    %load/vec4 v00000170d7c41fe0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000170d7c42080_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000170d7c43fc0_0, 0;
    %load/vec4 v00000170d7c41fe0_0;
    %load/vec4 v00000170d7c43a20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000170d7c42080_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000170d7a09b60;
T_15 ;
    %wait E_00000170d7bd81c0;
    %load/vec4 v00000170d7c3f150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000170d7c3f0b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c40190_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c3f330_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c40730_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000170d7c3f6f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000170d7c3ed90_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000170d7c3fa10_0, 0;
    %assign/vec4 v00000170d7c3f010_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000170d7b63150_0;
    %assign/vec4 v00000170d7c3f010_0, 0;
    %load/vec4 v00000170d7c3ec50_0;
    %assign/vec4 v00000170d7c3fa10_0, 0;
    %load/vec4 v00000170d7c3e930_0;
    %assign/vec4 v00000170d7c3ed90_0, 0;
    %load/vec4 v00000170d7b4df60_0;
    %assign/vec4 v00000170d7c3f6f0_0, 0;
    %load/vec4 v00000170d7b63330_0;
    %assign/vec4 v00000170d7c40730_0, 0;
    %load/vec4 v00000170d7b4d600_0;
    %assign/vec4 v00000170d7c3f330_0, 0;
    %load/vec4 v00000170d7c3f290_0;
    %assign/vec4 v00000170d7c40190_0, 0;
    %load/vec4 v00000170d7c3e430_0;
    %assign/vec4 v00000170d7c3f0b0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000170d7c4bfe0;
T_16 ;
    %wait E_00000170d7bd9140;
    %load/vec4 v00000170d7c6c030_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000170d7c6dd90_0;
    %load/vec4 v00000170d7c6c850_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000170d7c6c170, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000170d7c4bfe0;
T_17 ;
    %wait E_00000170d7bd9140;
    %load/vec4 v00000170d7c6c850_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v00000170d7c6c170, 4;
    %assign/vec4 v00000170d7c6d390_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000170d7c4bfe0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000170d7c6ccb0_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000170d7c6ccb0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000170d7c6ccb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000170d7c6c170, 0, 4;
    %load/vec4 v00000170d7c6ccb0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000170d7c6ccb0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_00000170d7c4bfe0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000170d7c6ccb0_0, 0, 32;
T_19.0 ;
    %load/vec4 v00000170d7c6ccb0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v00000170d7c6ccb0_0;
    %load/vec4a v00000170d7c6c170, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v00000170d7c6ccb0_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000170d7c6ccb0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000170d7c6ccb0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_00000170d7c4c620;
T_20 ;
    %wait E_00000170d7bd8ac0;
    %load/vec4 v00000170d7c6db10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v00000170d7c6d250_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c6d7f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c6d6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000170d7c6d110_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000170d7c6de30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000170d7c6d070_0, 0;
    %assign/vec4 v00000170d7c6c670_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000170d7c6cfd0_0;
    %assign/vec4 v00000170d7c6c670_0, 0;
    %load/vec4 v00000170d7c6c350_0;
    %assign/vec4 v00000170d7c6d070_0, 0;
    %load/vec4 v00000170d7c6c3f0_0;
    %assign/vec4 v00000170d7c6d110_0, 0;
    %load/vec4 v00000170d7c6c490_0;
    %assign/vec4 v00000170d7c6de30_0, 0;
    %load/vec4 v00000170d7c6dc50_0;
    %assign/vec4 v00000170d7c6d6b0_0, 0;
    %load/vec4 v00000170d7c6c5d0_0;
    %assign/vec4 v00000170d7c6d250_0, 0;
    %load/vec4 v00000170d7c6d610_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v00000170d7c6d7f0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000170d799d800;
T_21 ;
    %wait E_00000170d7bd7e40;
    %load/vec4 v00000170d7c82370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000170d7c82730_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000170d7c82730_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000170d7c82730_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000170d7a1a010;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000170d7c845d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000170d7c84670_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000170d7a1a010;
T_23 ;
    %delay 1, 0;
    %load/vec4 v00000170d7c845d0_0;
    %inv;
    %assign/vec4 v00000170d7c845d0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_00000170d7a1a010;
T_24 ;
    %vpi_call 2 63 "$dumpfile", "./MultiplicationUsingAddition/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000170d7c84670_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000170d7c84670_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000170d7c83630_0;
    %addi 1, 0, 32;
    %vpi_call 2 78 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
