Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/86178/Desktop/Study/CO/p6/mips_tb_isim_beh.exe -prj C:/Users/86178/Desktop/Study/CO/p6/mips_tb_beh.prj work.mips_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p6/MUX_4.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p6/NPCcalu.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p6/MDU.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p6/GRF.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p6/Ext.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p6/Dm.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p6/Control.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p6/CdtWECmp.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p6/BrCmp.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p6/ATControl.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p6/ALU.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p6/WB_part.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p6/MEM_part.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p6/MEMtoWBreg.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p6/IFU.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p6/IFtoIDreg.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p6/IDtoEXreg.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p6/Ex_part.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p6/EXtoMEMreg.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p6/D_part.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p6/TransStallController.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p6/Datapath.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p6/mips.v" into library work
Analyzing Verilog file "C:/Users/86178/Desktop/Study/CO/p6/mips_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/86178/Desktop/Study/CO/p6/Datapath.v" Line 163: Port WriteA is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/86178/Desktop/Study/CO/p6/Datapath.v" Line 216: Port WriteA is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/86178/Desktop/Study/CO/p6/Datapath.v" Line 261: Port WriteA is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/86178/Desktop/Study/CO/p6/D_part.v" Line 147: Port ALUSrc is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/86178/Desktop/Study/CO/p6/D_part.v" Line 168: Port M_ifCdtWE is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/86178/Desktop/Study/CO/p6/Ex_part.v" Line 114: Port MemtoReg is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/86178/Desktop/Study/CO/p6/Ex_part.v" Line 123: Port Tuse1 is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/86178/Desktop/Study/CO/p6/MEM_part.v" Line 85: Port ALUSrc is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/86178/Desktop/Study/CO/p6/MEM_part.v" Line 96: Port RData1 is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/86178/Desktop/Study/CO/p6/MEM_part.v" Line 101: Port Tuse1 is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/86178/Desktop/Study/CO/p6/WB_part.v" Line 32: Port ALUSrc is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/86178/Desktop/Study/CO/p6/WB_part.v" Line 37: Port Tuse1 is not connected to this instance
Completed static elaboration
Compiling module IFU
Compiling module IFtoIDreg
Compiling module GRF
Compiling module Ext
Compiling module MUX_4
Compiling module NPCcalu
Compiling module Control
Compiling module BrCmp
Compiling module CdtWECmp
Compiling module ATControl
Compiling module D_part
Compiling module IDtoEXreg
Compiling module ALU
Compiling module MDU
Compiling module Ex_part
Compiling module EXtoMEMreg
Compiling module MUX_4(Width=8)
Compiling module Dm
Compiling module MEM_part
Compiling module MEMtoWBreg
Compiling module WB_part
Compiling module Datapath
Compiling module TransStallController
Compiling module mips
Compiling module mips_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\mips_tb_isim_beh.exe.sim\libPortability.dll".
Compiled 26 Verilog Units
Built simulation executable C:/Users/86178/Desktop/Study/CO/p6/mips_tb_isim_beh.exe
Fuse Memory Usage: 31656 KB
Fuse CPU Usage: 983 ms
