{"vcs1":{"timestamp_begin":1729834570.601117369, "rt":1.98, "ut":0.61, "st":0.28}}
{"vcselab":{"timestamp_begin":1729834572.664963267, "rt":0.90, "ut":0.25, "st":0.17}}
{"link":{"timestamp_begin":1729834573.645624963, "rt":0.47, "ut":0.15, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729834569.777305163}
{"VCS_COMP_START_TIME": 1729834569.777305163}
{"VCS_COMP_END_TIME": 1729834575.761443456}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 331848}}
{"stitch_vcselab": {"peak_mem": 223568}}
