This is the implementation of the VESPA processor addressed in the book `Designing Digital Computer Systems with Verilog` by David Lilja and Sachin Sapatnekar.

This implementation has contains some additional features that are not present in the Vespa.
