/Users/williamlemaire/dev/personal-projects/verilog-simulator/slpp_all/lib/work/examples/and_gate.v
