/* Generated by Yosys 0.3.0+ (git sha1 3b52121) */

(* src = "../../verilog/wordregister.v:1" *)
module WordRegister(Reset_n_i, Clk_i, D_i, Q_o, Enable_i);
  (* src = "../../verilog/wordregister.v:14" *)
  wire [15:0] \$0\Q_o[15:0] ;
  (* intersynth_port = "Clk_i" *)
  (* src = "../../verilog/wordregister.v:5" *)
  input Clk_i;
  (* intersynth_conntype = "Word" *)
  (* src = "../../verilog/wordregister.v:7" *)
  input [15:0] D_i;
  (* intersynth_conntype = "Bit" *)
  (* src = "../../verilog/wordregister.v:11" *)
  input Enable_i;
  (* intersynth_conntype = "Word" *)
  (* src = "../../verilog/wordregister.v:9" *)
  output [15:0] Q_o;
  (* intersynth_port = "Reset_n_i" *)
  (* src = "../../verilog/wordregister.v:3" *)
  input Reset_n_i;
  (* src = "../../verilog/wordregister.v:14" *)
  \$adff  #(
    .ARST_POLARITY(1'b0),
    .ARST_VALUE(16'b0000000000000000),
    .CLK_POLARITY(1'b1),
    .WIDTH(32'b00000000000000000000000000010000)
  ) \$procdff$16  (
    .ARST(Reset_n_i),
    .CLK(Clk_i),
    .D(\$0\Q_o[15:0] ),
    .Q(Q_o)
  );
  \$mux  #(
    .WIDTH(32'b00000000000000000000000000010000)
  ) \$procmux$8  (
    .A(Q_o),
    .B(D_i),
    .S(Enable_i),
    .Y(\$0\Q_o[15:0] )
  );
endmodule
