static struct meson_ee_pwrc_top_domain sm1_pwrc_vpu = SM1_EE_PD ( 8 ) ; static struct meson_ee_pwrc_top_domain sm1_pwrc_nna = SM1_EE_PD ( 16 ) ; static struct meson_ee_pwrc_top_domain sm1_pwrc_usb = SM1_EE_PD ( 17 ) ; static struct meson_ee_pwrc_top_domain sm1_pwrc_pci = SM1_EE_PD ( 18 ) ; { __reg , GENMASK ( 1 , 0 ) ; } , { __reg , GENMASK ( 3 , 2 ) ; } , { __reg , GENMASK ( 5 , 4 ) ; } , { __reg , GENMASK ( 7 , 6 ) ; } , { __reg , GENMASK ( 9 , 8 ) ; } , { __reg , GENMASK ( 11 , 10 ) ; } , { __reg , GENMASK ( 13 , 12 ) ; } , { __reg , GENMASK ( 15 , 14 ) ; } , { __reg , GENMASK ( 17 , 16 ) ; } , { __reg , GENMASK ( 19 , 18 ) ; } , { __reg , GENMASK ( 21 , 20 ) ; } , { __reg , GENMASK ( 23 , 22 ) ; } , { __reg , GENMASK ( 25 , 24 ) ; } , { __reg , GENMASK ( 27 , 26 ) ; } , { __reg , GENMASK ( 29 , 28 ) ; } , { __reg , GENMASK ( 31 , 30 ) ; } { __reg , BIT ( 8 ) ; } , { __reg , BIT ( 9 ) ; } , { __reg , BIT ( 10 ) ; } , { __reg , BIT ( 11 ) ; } , { __reg , BIT ( 12 ) ; } , { __reg , BIT ( 13 ) ; } , { __reg , BIT ( 14 ) ; } , { __reg , BIT ( 15 ) ; } static struct meson_ee_pwrc_mem_domain axg_pwrc_mem_vpu [ ] { VPU_MEMPD ( HHI_VPU_MEM_PD_REG0 ) VPU_HHI_MEMPD ( HHI_MEM_PD_REG0 ) } ; ; 