Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: DK_sch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DK_sch.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DK_sch"
Output Format                      : NGC
Target Device                      : xc7vx330t-3-ffg1157

---- Source Options
Top Module Name                    : DK_sch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Xilinx\backups\6\DK_lab4_\ipcore_dir\ADDER_32.vhd" into library work
Parsing entity <ADDER_32>.
Parsing architecture <ADDER_32_a> of entity <adder_32>.
Parsing VHDL file "D:\Xilinx\backups\6\DK_lab4_\ipcore_dir\MUL32.vhd" into library work
Parsing entity <MUL32>.
Parsing architecture <MUL32_a> of entity <mul32>.
Parsing VHDL file "D:\Xilinx\backups\6\DK_lab4_\ipcore_dir\DK_counter.vhd" into library work
Parsing entity <DK_counter>.
Parsing architecture <DK_counter_a> of entity <dk_counter>.
Parsing VHDL file "D:\Xilinx\backups\6\DK_lab4_\RAM32.vhd" into library work
Parsing entity <RAM_32>.
Parsing architecture <RAM_32> of entity <ram_32>.
Parsing VHDL file "D:\Xilinx\backups\6\DK_lab4_\MUX_32.vhd" into library work
Parsing entity <MUX_32>.
Parsing architecture <Behavioral> of entity <mux_32>.
Parsing VHDL file "D:\Xilinx\backups\6\DK_lab4_\DK_ROM.vhd" into library work
Parsing entity <ROM_DK>.
Parsing architecture <ROM_DK> of entity <rom_dk>.
Parsing VHDL file "D:\Xilinx\backups\6\DK_lab4_\DK_32_REGISTER.vhd" into library work
Parsing entity <DK_register32>.
Parsing architecture <description> of entity <dk_register32>.
Parsing VHDL file "D:\Xilinx\backups\6\DK_lab4_\BUS_8_32_CONV.vhd" into library work
Parsing entity <BUS_8_32_CONV>.
Parsing architecture <Behavioral> of entity <bus_8_32_conv>.
Parsing VHDL file "D:\Xilinx\backups\6\DK_lab4_\DK_sch.vhf" into library work
Parsing entity <DK_sch>.
Parsing architecture <BEHAVIORAL> of entity <dk_sch>.
Parsing VHDL file "D:\Xilinx\backups\6\DK_lab4_\test.vhf" into library work
Parsing entity <test>.
Parsing architecture <BEHAVIORAL> of entity <test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <DK_sch> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <DK_counter> (architecture <DK_counter_a>) from library <work>.

Elaborating entity <MUL32> (architecture <MUL32_a>) from library <work>.

Elaborating entity <ROM_DK> (architecture <ROM_DK>) from library <work>.

Elaborating entity <BUS_8_32_CONV> (architecture <Behavioral>) from library <work>.

Elaborating entity <ADDER_32> (architecture <ADDER_32_a>) from library <work>.

Elaborating entity <DK_register32> (architecture <description>) from library <work>.

Elaborating entity <MUX_32> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "D:\Xilinx\backups\6\DK_lab4_\MUX_32.vhd" Line 50. Case statement is complete. others clause is never selected

Elaborating entity <RAM_32> (architecture <RAM_32>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DK_sch>.
    Related source file is "D:\Xilinx\backups\6\DK_lab4_\DK_sch.vhf".
    Summary:
	no macro.
Unit <DK_sch> synthesized.

Synthesizing Unit <ROM_DK>.
    Related source file is "D:\Xilinx\backups\6\DK_lab4_\DK_ROM.vhd".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <D<23>> created at line 47
    Found 1-bit tristate buffer for signal <D<22>> created at line 47
    Found 1-bit tristate buffer for signal <D<21>> created at line 47
    Found 1-bit tristate buffer for signal <D<20>> created at line 47
    Found 1-bit tristate buffer for signal <D<19>> created at line 47
    Found 1-bit tristate buffer for signal <D<18>> created at line 47
    Found 1-bit tristate buffer for signal <D<17>> created at line 47
    Found 1-bit tristate buffer for signal <D<16>> created at line 47
    Found 1-bit tristate buffer for signal <D<15>> created at line 47
    Found 1-bit tristate buffer for signal <D<14>> created at line 47
    Found 1-bit tristate buffer for signal <D<13>> created at line 47
    Found 1-bit tristate buffer for signal <D<12>> created at line 47
    Found 1-bit tristate buffer for signal <D<11>> created at line 47
    Found 1-bit tristate buffer for signal <D<10>> created at line 47
    Found 1-bit tristate buffer for signal <D<9>> created at line 47
    Found 1-bit tristate buffer for signal <D<8>> created at line 47
    Found 1-bit tristate buffer for signal <D<7>> created at line 47
    Found 1-bit tristate buffer for signal <D<6>> created at line 47
    Found 1-bit tristate buffer for signal <D<5>> created at line 47
    Found 1-bit tristate buffer for signal <D<4>> created at line 47
    Found 1-bit tristate buffer for signal <D<3>> created at line 47
    Found 1-bit tristate buffer for signal <D<2>> created at line 47
    Found 1-bit tristate buffer for signal <D<1>> created at line 47
    Found 1-bit tristate buffer for signal <D<0>> created at line 47
    Summary:
	inferred  24 Tristate(s).
Unit <ROM_DK> synthesized.

Synthesizing Unit <BUS_8_32_CONV>.
    Related source file is "D:\Xilinx\backups\6\DK_lab4_\BUS_8_32_CONV.vhd".
    Summary:
	no macro.
Unit <BUS_8_32_CONV> synthesized.

Synthesizing Unit <DK_register32>.
    Related source file is "D:\Xilinx\backups\6\DK_lab4_\DK_32_REGISTER.vhd".
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <DK_register32> synthesized.

Synthesizing Unit <MUX_32>.
    Related source file is "D:\Xilinx\backups\6\DK_lab4_\MUX_32.vhd".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_32> synthesized.

Synthesizing Unit <RAM_32>.
    Related source file is "D:\Xilinx\backups\6\DK_lab4_\RAM32.vhd".
WARNING:Xst:647 - Input <WE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x32-bit single-port RAM <Mram_RAM_MEM> for signal <RAM_MEM>.
    Found 32-bit register for signal <DQ>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <RAM_32> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x32-bit single-port RAM                             : 4
# Registers                                            : 5
 32-bit register                                       : 5
# Multiplexers                                         : 4
 32-bit 2-to-1 multiplexer                             : 4
# Tristates                                            : 24
 1-bit tristate buffer                                 : 24

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ADDER_32.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/DK_counter.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/MUL32.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <ADDER_32> for timing and area information for instance <XLXI_15>.
Loading core <DK_counter> for timing and area information for instance <CNT>.
Loading core <MUL32> for timing and area information for instance <MUL>.

Synthesizing (advanced) Unit <RAM_32>.
INFO:Xst:3231 - The small RAM <Mram_RAM_MEM> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to signal <CLK>           | fall     |
    |     weA            | connected to signal <OE>            | low      |
    |     addrA          | connected to signal <A>             |          |
    |     diA            | connected to signal <DI>            |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAM_32> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x32-bit single-port distributed RAM                 : 4
# Registers                                            : 160
 Flip-Flops                                            : 160
# Multiplexers                                         : 4
 32-bit 2-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2042 - Unit DK_sch: 23 internal tristates are replaced by logic (pull-up yes): N10, N11, N12, N13, N14, N15, N16, N17, N18, N19, N2, N20, N21, N22, N23, N24, N3, N4, N5, N6, N7, N8, N9.

Optimizing unit <RAM_32> ...

Optimizing unit <DK_register32> ...

Optimizing unit <DK_sch> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2399 - RAMs <XLXI_26/Mram_RAM_MEM32>, <XLXI_26/Mram_RAM_MEM31> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <XLXI_26/Mram_RAM_MEM32>, <XLXI_26/Mram_RAM_MEM30> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <XLXI_26/Mram_RAM_MEM32>, <XLXI_26/Mram_RAM_MEM29> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <XLXI_26/Mram_RAM_MEM32>, <XLXI_26/Mram_RAM_MEM28> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <XLXI_26/Mram_RAM_MEM32>, <XLXI_26/Mram_RAM_MEM27> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <XLXI_26/Mram_RAM_MEM32>, <XLXI_26/Mram_RAM_MEM26> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <XLXI_26/Mram_RAM_MEM32>, <XLXI_26/Mram_RAM_MEM25> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <XLXI_26/Mram_RAM_MEM32>, <XLXI_26/Mram_RAM_MEM24> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <XLXI_26/Mram_RAM_MEM32>, <XLXI_26/Mram_RAM_MEM23> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <XLXI_26/Mram_RAM_MEM32>, <XLXI_26/Mram_RAM_MEM22> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <XLXI_26/Mram_RAM_MEM32>, <XLXI_26/Mram_RAM_MEM21> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <XLXI_26/Mram_RAM_MEM32>, <XLXI_26/Mram_RAM_MEM20> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <XLXI_26/Mram_RAM_MEM32>, <XLXI_26/Mram_RAM_MEM19> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <XLXI_26/Mram_RAM_MEM32>, <XLXI_26/Mram_RAM_MEM18> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <XLXI_26/Mram_RAM_MEM32>, <XLXI_26/Mram_RAM_MEM17> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <XLXI_26/Mram_RAM_MEM32>, <XLXI_26/Mram_RAM_MEM16> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <XLXI_26/Mram_RAM_MEM32>, <XLXI_26/Mram_RAM_MEM15> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <XLXI_26/Mram_RAM_MEM32>, <XLXI_26/Mram_RAM_MEM14> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <XLXI_26/Mram_RAM_MEM32>, <XLXI_26/Mram_RAM_MEM13> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <XLXI_26/Mram_RAM_MEM32>, <XLXI_26/Mram_RAM_MEM12> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <XLXI_26/Mram_RAM_MEM32>, <XLXI_26/Mram_RAM_MEM11> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <XLXI_26/Mram_RAM_MEM32>, <XLXI_26/Mram_RAM_MEM10> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <XLXI_26/Mram_RAM_MEM32>, <XLXI_26/Mram_RAM_MEM9> are equivalent, second RAM is removed
Found area constraint ratio of 100 (+ 5) on block DK_sch, actual ratio is 0.
INFO:Xst:2260 - The FF/Latch <XLXI_26/DQ_31> in Unit <DK_sch> is equivalent to the following 23 FFs/Latches : <XLXI_26/DQ_30> <XLXI_26/DQ_29> <XLXI_26/DQ_28> <XLXI_26/DQ_27> <XLXI_26/DQ_26> <XLXI_26/DQ_25> <XLXI_26/DQ_24> <XLXI_26/DQ_23> <XLXI_26/DQ_22> <XLXI_26/DQ_21> <XLXI_26/DQ_20> <XLXI_26/DQ_19> <XLXI_26/DQ_18> <XLXI_26/DQ_17> <XLXI_26/DQ_16> <XLXI_26/DQ_15> <XLXI_26/DQ_14> <XLXI_26/DQ_13> <XLXI_26/DQ_12> <XLXI_26/DQ_11> <XLXI_26/DQ_10> <XLXI_26/DQ_9> <XLXI_26/DQ_8> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 160
 Flip-Flops                                            : 160

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DK_sch.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3113
#      GND                         : 3
#      INV                         : 3
#      LUT1                        : 2
#      LUT2                        : 257
#      LUT3                        : 66
#      LUT4                        : 565
#      LUT5                        : 72
#      LUT6                        : 8
#      MULT_AND                    : 528
#      MUXCY                       : 787
#      VCC                         : 2
#      XORCY                       : 820
# FlipFlops/Latches                : 228
#      FD                          : 36
#      FDCE                        : 32
#      FDE                         : 32
#      FDE_1                       : 128
# RAMS                             : 105
#      RAM32X1S                    : 105
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 93
#      IBUF                        : 37
#      OBUF                        : 32
#      OBUFT                       : 24

Device utilization summary:
---------------------------

Selected Device : 7vx330tffg1157-3 


Slice Logic Utilization: 
 Number of Slice Registers:             228  out of  408000     0%  
 Number of Slice LUTs:                 1078  out of  204000     0%  
    Number used as Logic:               973  out of  204000     0%  
    Number used as Memory:              105  out of  70200     0%  
       Number used as RAM:              105

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1189
   Number with an unused Flip Flop:     961  out of   1189    80%  
   Number with an unused LUT:           111  out of   1189     9%  
   Number of fully used LUT-FF pairs:   117  out of   1189     9%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          95
 Number of bonded IOBs:                  94  out of    600    15%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 333   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 11.089ns (Maximum Frequency: 90.183MHz)
   Minimum input arrival time before clock: 0.808ns
   Maximum output required time after clock: 1.291ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 11.089ns (frequency: 90.183MHz)
  Total number of paths / destination ports: 1269473436 / 1005
-------------------------------------------------------------------------
Delay:               5.544ns (Levels of Logic = 42)
  Source:            XLXI_30/DQ_0 (FF)
  Destination:       sec_inst (FF)
  Source Clock:      CLK falling
  Destination Clock: CLK rising

  Data Path: XLXI_30/DQ_0 to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           35   0.236   0.397  XLXI_30/DQ_0 (XLXI_30/DQ_0)
     LUT4:I3->O           32   0.043   0.563  XLXI_18/Mmux_data_o11 (MUX1_MUL_A<0>)
     begin scope: 'MUL:a<0>'
     begin scope: 'MUL/blk00000001:A<0>'
     SEC:in->out           1   0.043   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.230   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.012   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.012   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.012   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.013   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.013   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.013   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.013   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.013   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.013   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.013   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.013   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.013   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.013   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.013   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.013   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.013   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.013   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.013   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.013   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.013   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.013   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.013   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.013   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.013   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.013   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.251   0.343  sec_inst (sec_net)
     SEC:in->out           1   0.043   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.230   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.251   0.343  sec_inst (sec_net)
     SEC:in->out           1   0.043   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.230   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.251   0.343  sec_inst (sec_net)
     SEC:in->out           1   0.043   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.230   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.251   0.343  sec_inst (sec_net)
     SEC:in->out           1   0.043   0.000  sec_inst (sec_net)
     SEC:in->out           0   0.230   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.251   0.000  sec_inst (sec_net)
     SEC:in                   -0.001          sec_inst
    ----------------------------------------
    Total                      5.544ns (3.211ns logic, 2.333ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 228 / 132
-------------------------------------------------------------------------
Offset:              0.808ns (Levels of Logic = 2)
  Source:            ZERO<3> (PAD)
  Destination:       XLXI_26/DQ_31 (FF)
  Destination Clock: CLK falling

  Data Path: ZERO<3> to XLXI_26/DQ_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.000   0.316  ZERO_3_IBUF (ZERO_3_IBUF)
     RAM32X1S:A3->O       24   0.043   0.382  XLXI_26/Mram_RAM_MEM32 (XLXI_26/_n0011<31>)
     FDE_1:D                  -0.001          XLXI_26/DQ_31
    ----------------------------------------
    Total                      0.808ns (0.110ns logic, 0.698ns route)
                                       (13.6% logic, 86.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 177 / 56
-------------------------------------------------------------------------
Offset:              1.291ns (Levels of Logic = 3)
  Source:            sec_inst (FF)
  Destination:       CU_bus<23> (PAD)
  Source Clock:      CLK rising

  Data Path: sec_inst to CU_bus<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:C->out          105   0.232   0.574  sec_inst (sec_net)
     end scope: 'CNT/blk00000001:Q<2>'
     end scope: 'CNT:q<2>'
     LUT4:I0->O          392   0.043   0.441  ROM/_n0054<1>_inv1 (ROM/_n0054<1>_inv)
     OBUFT:T->O                0.000          CU_bus_23_OBUFT (CU_bus<23>)
    ----------------------------------------
    Total                      1.291ns (0.275ns logic, 1.016ns route)
                                       (21.3% logic, 78.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.351|    5.544|    1.680|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.92 secs
 
--> 

Total memory usage is 444524 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :   25 (   0 filtered)

