library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity MEM_WB is
	port(MEM_WB_EN,RST: in std_logic;
		  LS7_in,ALUout_in,DR_in,PCn_in: in std_logic_vector(15 downto 0);
		  OP_in: in std_logic_vector(3 downto 0);
		  flag_in: in std_logic_vector(1 downto 0);
		  D113_in: in std_logic_vector(8 downto 0);
		  LS7_out,ALUout_out,DR_out,PCn_out: out std_logic_vector(15 downto 0);
		  OP_out: out std_logic_vector(3 downto 0);
		  flag_out: out std_logic_vector(1 downto 0);
		  D113_out: out std_logic_vector(8 downto 0));
end entity;

architecture MEM_WB_Arch of MEM_WB is
	signal LS7,ALUout,DR,PCn: std_logic_vector(15 downto 0):=("0000000000000000");
	signal OP: std_logic_vector(3 downto 0):=("0000");
	signal flag: std_logic_vector(1 downto 0):=("00");
	signal D113: std_logic_vector(8 downto 0):=("000000000");
begin
	process(MEM_WB_EN,RST,LS7_in,ALUout_in,DR_in,PCn_in,OP_in,flag_in,D113_in)
	begin
		if RST='0' then
			if MEM_WB_EN='1' then 
				LS7 <= LS7_in;
				ALUout <= ALUout_in;
				DR <= DR_in;
				PCn <= PCn_in;
				OP <= OP_in;
				flag <= flag_in;
				D113 <= D113_in;
			end if;
		else 
			LS7 <= "0000000000000000";
			ALUout <= "0000000000000000";
			DR <= "0000000000000000";
			PCn <= "0000000000000000";
			OP <= "0000";
			flag <= "00";
			D113 <= "000000000";
		end if;
	end process;
	LS7_out <= LS7;
	ALUout_out <= ALUout;
	DR_out <= DR;
	PCn_out <= PCn;
	OP_out <= OP;
	flag_out <= flag;
	D113_out <= D113;
end architecture;