Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon May  6 23:36:26 2024
| Host         : LAPTOP-KTP5C24J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Pong_control_sets_placed.rpt
| Design       : Pong
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    74 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              50 |           18 |
| Yes          | No                    | No                     |              30 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+--------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal    |                   Enable Signal                  |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+--------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  clock_25Mhz_BUFG   |                                                  | sync_porch/Sync_to_Count_wrap/out_Hsync0         |                1 |              1 |         1.00 |
|  clock_25Mhz_BUFG   |                                                  | sync_porch/Sync_to_Count_wrap/out_Vsync0         |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG    |                                                  |                                                  |                2 |              2 |         1.00 |
|  clock_IBUF_BUFG    |                                                  | clock_div/clear                                  |                1 |              2 |         2.00 |
|  clock_debounce/CLK |                                                  |                                                  |                2 |              3 |         1.50 |
|  clock_25Mhz_BUFG   |                                                  | pong_fsm_wrap/VGA_Sync_to_Count_wrap/row_count_0 |                4 |             10 |         2.50 |
|  clock_25Mhz_BUFG   |                                                  | sync_porch/Sync_to_Count_wrap/row_count          |                4 |             10 |         2.50 |
|  clock_25Mhz_BUFG   |                                                  | sync_pulse_gen/column_count[9]_i_1__1_n_0        |                3 |             10 |         3.33 |
|  clock_25Mhz_BUFG   | pong_fsm_wrap/VGA_Sync_to_Count_wrap/row_count_0 |                                                  |                3 |             10 |         3.33 |
|  clock_25Mhz_BUFG   | sync_porch/Sync_to_Count_wrap/row_count          |                                                  |                3 |             10 |         3.33 |
|  clock_25Mhz_BUFG   | sync_pulse_gen/column_count[9]_i_1__1_n_0        |                                                  |                3 |             10 |         3.33 |
|  clock_IBUF_BUFG    |                                                  | clock_debounce/counter0_carry__0_n_1             |                4 |             16 |         4.00 |
|  clock_25Mhz_BUFG   |                                                  |                                                  |               11 |             27 |         2.45 |
+---------------------+--------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+


