 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : SYS_TOP
Version: K-2015.06
Date   : Fri Sep 26 23:34:21 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/REG_FILE_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_FILE_reg[1][7]/CK (SDFFRQX2M)            0.00       0.00 r
  U0_RegFile/REG_FILE_reg[1][7]/Q (SDFFRQX2M)             0.45       0.45 f
  U0_RegFile/REG1[7] (RegFile_DEPTH16_WIDTH8_test_1)      0.00       0.45 f
  U0_ALU/B[7] (ALU_WIDTH8_test_1)                         0.00       0.45 f
  U0_ALU/U132/Y (BUFX2M)                                  0.23       0.68 f
  U0_ALU/div_46/b[7] (ALU_WIDTH8_DW_div_uns_0)            0.00       0.68 f
  U0_ALU/div_46/U71/Y (NOR2X1M)                           0.17       0.85 r
  U0_ALU/div_46/U68/Y (AND3X1M)                           0.20       1.06 r
  U0_ALU/div_46/U66/Y (AND2X1M)                           0.16       1.22 r
  U0_ALU/div_46/U63/Y (AND4X1M)                           0.25       1.47 r
  U0_ALU/div_46/U41/Y (CLKMX2X2M)                         0.24       1.71 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.15 f
  U0_ALU/div_46/U64/Y (AND3X1M)                           0.32       2.47 f
  U0_ALU/div_46/U47/Y (CLKMX2X2M)                         0.24       2.71 r
  U0_ALU/div_46/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.19 r
  U0_ALU/div_46/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.43 r
  U0_ALU/div_46/U65/Y (AND2X1M)                           0.24       3.68 r
  U0_ALU/div_46/U52/Y (CLKMX2X2M)                         0.27       3.94 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.40 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.72 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.03 f
  U0_ALU/div_46/U67/Y (AND2X1M)                           0.28       5.31 f
  U0_ALU/div_46/U56/Y (CLKMX2X2M)                         0.24       5.55 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       6.00 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.33 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.66 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.97 f
  U0_ALU/div_46/U69/Y (AND3X1M)                           0.39       7.36 f
  U0_ALU/div_46/U59/Y (CLKMX2X2M)                         0.25       7.60 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.06 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.39 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.72 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.05 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.35 f
  U0_ALU/div_46/U70/Y (AND2X1M)                           0.32       9.67 f
  U0_ALU/div_46/U61/Y (CLKMX2X2M)                         0.25       9.93 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.46      10.38 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.33      10.71 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.33      11.04 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.33      11.37 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.33      11.70 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.31      12.00 f
  U0_ALU/div_46/U72/Y (AND2X1M)                           0.34      12.35 f
  U0_ALU/div_46/U62/Y (CLKMX2X2M)                         0.24      12.59 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)     0.45      13.04 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)     0.33      13.36 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)     0.33      13.69 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)     0.33      14.02 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)     0.33      14.35 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)     0.33      14.68 f
  U0_ALU/div_46/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)     0.32      14.99 f
  U0_ALU/div_46/quotient[0] (ALU_WIDTH8_DW_div_uns_0)     0.00      14.99 f
  U0_ALU/U71/Y (AOI222X1M)                                0.26      15.25 r
  U0_ALU/U68/Y (AOI31X2M)                                 0.14      15.39 f
  U0_ALU/ALU_OUT_reg[0]/D (SDFFRQX2M)                     0.00      15.39 f
  data arrival time                                                 15.39

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -15.39
  --------------------------------------------------------------------------
  slack (MET)                                                        3.99


1
