# compile vhdl design source files
vhdl xil_defaultlib  "../../../rat3.srcs/sources_1/new/register_file.vhd"
vhdl xil_defaultlib  "../../../rat3.srcs/sim_1/new/REG_FILE_TB.vhd"

# Do not sort compile order
nosort
